

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Mar 26 22:47:17 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|    10.489|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------------+------+-------------+---------+
    |       Latency      |      Interval      | Pipeline|
    |  min |     max     |  min |     max     |   Type  |
    +------+-------------+------+-------------+---------+
    |  4821|  11438876931|  4821|  11438876931|   none  |
    +------+-------------+------+-------------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+--------+-------------+--------+-------------+---------+
        |                      |           |        Latency       |       Interval       | Pipeline|
        |       Instance       |   Module  |   min  |     max     |   min  |     max     |   Type  |
        +----------------------+-----------+--------+-------------+--------+-------------+---------+
        |grp_bin_conv_fu_409   |bin_conv   |  310790|       344439|  310790|       344439|   none  |
        |grp_fp_conv_fu_425    |fp_conv    |       1|  11438872111|       1|  11438872111|   none  |
        |grp_bin_dense_fu_440  |bin_dense  |      13|           13|      13|           13|   none  |
        +----------------------+-----------+--------+-------------+--------+-------------+---------+

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DMEM_I  |    64|    64|         2|          1|          1|    64|    yes   |
        |- LOOP_WT_I    |  4682|  4682|         2|          1|          1|  4682|    yes   |
        |- LOOP_KH_I    |    64|    64|         2|          1|          1|    64|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 14 11 12 
11 --> 13 
12 --> 13 
13 --> 15 
14 --> 13 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !879"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !885"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !891"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !897"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !903"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !909"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !913"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !917"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !921"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !925"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !929"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !933"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 29 'read' 'norm_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 30 'read' 'width_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 31 'read' 'dmem_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 32 'read' 'layer_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)" [cpp/accel/Accel.cpp:723]   --->   Operation 33 'read' 'n_outputs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 0" [cpp/accel/Accel.cpp:723]   --->   Operation 34 'getelementptr' 'dmem_o_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)" [cpp/accel/Accel.cpp:734]   --->   Operation 36 'partselect' 'layer_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln792 = trunc i3 %layer_mode_V_read to i1" [cpp/accel/Accel.cpp:758]   --->   Operation 37 'trunc' 'trunc_ln792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_V)   --->   "%p_Result_s = xor i1 %trunc_ln792, true" [cpp/accel/Accel.cpp:758]   --->   Operation 38 'xor' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:762]   --->   Operation 39 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln807 = trunc i16 %p_Val2_s to i1" [cpp/accel/Accel.cpp:807]   --->   Operation 40 'trunc' 'trunc_ln807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%o_index_V_load = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:807]   --->   Operation 41 'load' 'o_index_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.61ns) (out node of the LUT)   --->   "%t_V = and i1 %trunc_ln807, %p_Result_s" [cpp/accel/Accel.cpp:758]   --->   Operation 42 'and' 't_V' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln758 = zext i1 %t_V to i16" [cpp/accel/Accel.cpp:758]   --->   Operation 43 'zext' 'zext_ln758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.54ns)   --->   "%t_V_1 = select i1 %trunc_ln792, i16 0, i16 %o_index_V_load" [cpp/accel/Accel.cpp:758]   --->   Operation 44 'select' 't_V_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.61ns)   --->   "%r_V_2 = xor i1 %dmem_mode_V_read, true" [cpp/accel/Accel.cpp:766]   --->   Operation 45 'xor' 'r_V_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:769]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln769 = zext i3 %shl_ln to i16" [cpp/accel/Accel.cpp:769]   --->   Operation 47 'zext' 'zext_ln769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln769_1 = zext i3 %shl_ln to i5" [cpp/accel/Accel.cpp:769]   --->   Operation 48 'zext' 'zext_ln769_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.50ns)   --->   "%words_per_image_V = shl i5 1, %zext_ln769_1" [cpp/accel/Accel.cpp:769]   --->   Operation 49 'shl' 'words_per_image_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %layer_type_V, 1" [cpp/accel/Accel.cpp:774]   --->   Operation 50 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V to i10" [cpp/accel/Accel.cpp:779]   --->   Operation 51 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.64ns)   --->   "%icmp_ln879_1 = icmp eq i2 %layer_type_V, 0" [cpp/accel/Accel.cpp:779]   --->   Operation 52 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:772]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_0701_0 = phi i16 [ 0, %._crit_edge ], [ %select_ln784, %LOOP_DMEM_I_end ]" [cpp/accel/Accel.cpp:784]   --->   Operation 54 'phi' 'p_0701_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_0869_0 = phi i10 [ 0, %._crit_edge ], [ %select_ln784_1, %LOOP_DMEM_I_end ]" [cpp/accel/Accel.cpp:784]   --->   Operation 55 'phi' 'p_0869_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_0229_0 = phi i7 [ 0, %._crit_edge ], [ %i_V_2, %LOOP_DMEM_I_end ]"   --->   Operation 56 'phi' 'p_0229_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.18ns)   --->   "%icmp_ln887 = icmp eq i7 %p_0229_0, -64" [cpp/accel/Accel.cpp:772]   --->   Operation 57 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.37ns)   --->   "%i_V_2 = add i7 %p_0229_0, 1" [cpp/accel/Accel.cpp:772]   --->   Operation 59 'add' 'i_V_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader1450.preheader, label %LOOP_DMEM_I_begin" [cpp/accel/Accel.cpp:772]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_V_7 = trunc i16 %p_0701_0 to i1" [cpp/accel/Accel.cpp:772]   --->   Operation 61 'trunc' 'ret_V_7' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_5 = trunc i7 %p_0229_0 to i1" [cpp/accel/Accel.cpp:772]   --->   Operation 62 'trunc' 'ret_V_5' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_V_3 = trunc i7 %p_0229_0 to i6" [cpp/accel/Accel.cpp:772]   --->   Operation 63 'trunc' 'ret_V_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %2, label %3" [cpp/accel/Accel.cpp:779]   --->   Operation 64 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_V_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %p_0229_0, i32 1, i32 6)" [cpp/accel/Accel.cpp:782]   --->   Operation 65 'partselect' 'ret_V_6' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i7 %p_0229_0 to i64" [cpp/accel/Accel.cpp:782]   --->   Operation 66 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_3" [cpp/accel/Accel.cpp:782]   --->   Operation 67 'getelementptr' 'dmem_i_V_addr_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:782]   --->   Operation 68 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i7 %p_0229_0 to i64" [cpp/accel/Accel.cpp:780]   --->   Operation 69 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_2" [cpp/accel/Accel.cpp:780]   --->   Operation 70 'getelementptr' 'dmem_i_V_addr_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:780]   --->   Operation 71 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %LOOP_DMEM_I_end"   --->   Operation 72 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ret_V_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0701_0, i32 1, i32 15)" [cpp/accel/Accel.cpp:776]   --->   Operation 73 'partselect' 'ret_V_9' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_V_8 = zext i15 %ret_V_9 to i16" [cpp/accel/Accel.cpp:776]   --->   Operation 74 'zext' 'ret_V_8' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.54ns)   --->   "%r_V = shl i16 %ret_V_8, %zext_ln769" [cpp/accel/Accel.cpp:777]   --->   Operation 75 'shl' 'r_V' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.54> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i16 %r_V to i14" [cpp/accel/Accel.cpp:777]   --->   Operation 76 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i10 %p_0869_0 to i14" [cpp/accel/Accel.cpp:777]   --->   Operation 77 'zext' 'zext_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180_2 = add i14 %trunc_ln180, %zext_ln180" [cpp/accel/Accel.cpp:777]   --->   Operation 78 'add' 'add_ln180_2' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %ret_V_7, i10 0)" [cpp/accel/Accel.cpp:777]   --->   Operation 79 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i12 %tmp_3 to i14" [cpp/accel/Accel.cpp:777]   --->   Operation 80 'zext' 'zext_ln180_4' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %add_ln180_2, %zext_ln180_4" [cpp/accel/Accel.cpp:777]   --->   Operation 81 'add' 'add_ln180' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i7 %p_0229_0 to i64" [cpp/accel/Accel.cpp:777]   --->   Operation 82 'zext' 'zext_ln544' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:777]   --->   Operation 83 'getelementptr' 'dmem_i_V_addr' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:777]   --->   Operation 84 'load' 'dmem_i_V_load' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 85 [1/1] (1.41ns)   --->   "%img_off_V = add i10 %p_0869_0, 1" [cpp/accel/Accel.cpp:784]   --->   Operation 85 'add' 'img_off_V' <Predicate = (!icmp_ln887)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.29ns)   --->   "%icmp_ln879_2 = icmp eq i10 %img_off_V, %zext_ln879" [cpp/accel/Accel.cpp:784]   --->   Operation 86 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln887)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.48ns)   --->   "%img_idx_V = add i16 %p_0701_0, 1" [cpp/accel/Accel.cpp:786]   --->   Operation 87 'add' 'img_idx_V' <Predicate = (!icmp_ln887)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.54ns)   --->   "%select_ln784 = select i1 %icmp_ln879_2, i16 %img_idx_V, i16 %p_0701_0" [cpp/accel/Accel.cpp:784]   --->   Operation 88 'select' 'select_ln784' <Predicate = (!icmp_ln887)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.45ns)   --->   "%select_ln784_1 = select i1 %icmp_ln879_2, i10 0, i10 %img_off_V" [cpp/accel/Accel.cpp:784]   --->   Operation 89 'select' 'select_ln784_1' <Predicate = (!icmp_ln887)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str44) nounwind" [cpp/accel/Accel.cpp:772]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44)" [cpp/accel/Accel.cpp:772]   --->   Operation 91 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [cpp/accel/Accel.cpp:773]   --->   Operation 92 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit, label %1" [cpp/accel/Accel.cpp:774]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%ret_V_4 = zext i6 %ret_V_6 to i7" [cpp/accel/Accel.cpp:782]   --->   Operation 94 'zext' 'ret_V_4' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7(i1 %dmem_mode_V_read, i1 %ret_V_5, i3 0, i7 %ret_V_4)" [cpp/accel/Accel.cpp:782]   --->   Operation 95 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i12 %tmp_5 to i64" [cpp/accel/Accel.cpp:782]   --->   Operation 96 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%dmem_V_addr_2 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_2" [cpp/accel/Accel.cpp:782]   --->   Operation 97 'getelementptr' 'dmem_V_addr_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:782]   --->   Operation 98 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_2, i64* %dmem_V_addr_2, align 8" [cpp/accel/Accel.cpp:782]   --->   Operation 99 'store' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 100 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i5.i6(i1 %dmem_mode_V_read, i5 0, i6 %ret_V_3)" [cpp/accel/Accel.cpp:780]   --->   Operation 101 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i12 %tmp_4 to i64" [cpp/accel/Accel.cpp:780]   --->   Operation 102 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%dmem_V_addr_1 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_1" [cpp/accel/Accel.cpp:780]   --->   Operation 103 'getelementptr' 'dmem_V_addr_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:780]   --->   Operation 104 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 105 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_1, i64* %dmem_V_addr_1, align 8" [cpp/accel/Accel.cpp:780]   --->   Operation 105 'store' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %4" [cpp/accel/Accel.cpp:780]   --->   Operation 106 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i14 %add_ln180 to i64" [cpp/accel/Accel.cpp:777]   --->   Operation 107 'zext' 'zext_ln180_5' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_5" [cpp/accel/Accel.cpp:777]   --->   Operation 108 'getelementptr' 'dmem_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 109 [1/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:777]   --->   Operation 109 'load' 'dmem_i_V_load' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 110 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load, i64* %dmem_V_addr, align 8" [cpp/accel/Accel.cpp:777]   --->   Operation 110 'store' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %LOOP_DMEM_I_end" [cpp/accel/Accel.cpp:778]   --->   Operation 111 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp)" [cpp/accel/Accel.cpp:788]   --->   Operation 112 'specregionend' 'empty_35' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:772]   --->   Operation 113 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.06>
ST_4 : Operation 114 [1/1] (1.06ns)   --->   "br label %.preheader1450" [cpp/accel/Accel.cpp:792]   --->   Operation 114 'br' <Predicate = true> <Delay = 1.06>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%p_0492_0 = phi i13 [ %i_V, %LOOP_WT_I ], [ 0, %.preheader1450.preheader ]"   --->   Operation 115 'phi' 'p_0492_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.39ns)   --->   "%icmp_ln887_1 = icmp eq i13 %p_0492_0, -3510" [cpp/accel/Accel.cpp:792]   --->   Operation 116 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)"   --->   Operation 117 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.45ns)   --->   "%i_V = add i13 %p_0492_0, 1" [cpp/accel/Accel.cpp:792]   --->   Operation 118 'add' 'i_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %.preheader.preheader, label %LOOP_WT_I" [cpp/accel/Accel.cpp:792]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%ret_V = trunc i13 %p_0492_0 to i1" [cpp/accel/Accel.cpp:792]   --->   Operation 120 'trunc' 'ret_V' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_0492_0, i32 1, i32 12)" [cpp/accel/Accel.cpp:794]   --->   Operation 121 'partselect' 'tmp_7' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%zext_ln1372 = zext i12 %tmp_7 to i13" [cpp/accel/Accel.cpp:794]   --->   Operation 122 'zext' 'zext_ln1372' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%select_ln180 = select i1 %ret_V, i13 2341, i13 0" [cpp/accel/Accel.cpp:794]   --->   Operation 123 'select' 'select_ln180' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln180_1 = add i13 %select_ln180, %zext_ln1372" [cpp/accel/Accel.cpp:794]   --->   Operation 124 'add' 'add_ln180_1' <Predicate = (!icmp_ln887_1)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i13 %p_0492_0 to i64" [cpp/accel/Accel.cpp:794]   --->   Operation 125 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %zext_ln544_1" [cpp/accel/Accel.cpp:794]   --->   Operation 126 'getelementptr' 'wt_i_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:794]   --->   Operation 127 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str45) nounwind" [cpp/accel/Accel.cpp:792]   --->   Operation 128 'specloopname' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str45)" [cpp/accel/Accel.cpp:792]   --->   Operation 129 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [cpp/accel/Accel.cpp:793]   --->   Operation 130 'specpipeline' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i13 %add_ln180_1 to i64" [cpp/accel/Accel.cpp:794]   --->   Operation 131 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr [4682 x i64]* @wt_mem_V, i64 0, i64 %zext_ln180_6" [cpp/accel/Accel.cpp:794]   --->   Operation 132 'getelementptr' 'wt_mem_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:794]   --->   Operation 133 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 134 [1/1] (2.66ns)   --->   "store i64 %wt_i_V_load, i64* %wt_mem_V_addr, align 8" [cpp/accel/Accel.cpp:794]   --->   Operation 134 'store' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str45, i32 %tmp_1)" [cpp/accel/Accel.cpp:795]   --->   Operation 135 'specregionend' 'empty_37' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader1450" [cpp/accel/Accel.cpp:792]   --->   Operation 136 'br' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.06>
ST_7 : Operation 137 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:799]   --->   Operation 137 'br' <Predicate = true> <Delay = 1.06>

State 8 <SV = 5> <Delay = 2.66>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%p_0595_0 = phi i7 [ %i_V_1, %LOOP_KH_I ], [ 0, %.preheader.preheader ]"   --->   Operation 138 'phi' 'p_0595_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.18ns)   --->   "%icmp_ln887_2 = icmp eq i7 %p_0595_0, -64" [cpp/accel/Accel.cpp:799]   --->   Operation 139 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 140 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.37ns)   --->   "%i_V_1 = add i7 %p_0595_0, 1" [cpp/accel/Accel.cpp:799]   --->   Operation 141 'add' 'i_V_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %5, label %LOOP_KH_I" [cpp/accel/Accel.cpp:799]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i7 %p_0595_0 to i64" [cpp/accel/Accel.cpp:801]   --->   Operation 143 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:801]   --->   Operation 144 'getelementptr' 'kh_i_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 145 [2/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:801]   --->   Operation 145 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 9 <SV = 6> <Delay = 5.32>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str46) nounwind" [cpp/accel/Accel.cpp:799]   --->   Operation 146 'specloopname' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str46)" [cpp/accel/Accel.cpp:799]   --->   Operation 147 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [cpp/accel/Accel.cpp:800]   --->   Operation 148 'specpipeline' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 149 [1/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:801]   --->   Operation 149 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:801]   --->   Operation 150 'getelementptr' 'kh_mem_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (2.66ns)   --->   "store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8" [cpp/accel/Accel.cpp:801]   --->   Operation 151 'store' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str46, i32 %tmp_2)" [cpp/accel/Accel.cpp:802]   --->   Operation 152 'specregionend' 'empty_39' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:799]   --->   Operation 153 'br' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 2.66>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %._crit_edge1468, label %6" [cpp/accel/Accel.cpp:804]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %._crit_edge1469_ifconv, label %7" [cpp/accel/Accel.cpp:821]   --->   Operation 155 'br' <Predicate = (!icmp_ln879_1)> <Delay = 0.00>
ST_10 : Operation 156 [2/2] (2.66ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:856]   --->   Operation 156 'call' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 157 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:830]   --->   Operation 157 'load' 'kh_word_V' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_10 : Operation 158 [2/2] (0.00ns)   --->   "call fastcc void @fp_conv([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i1 %t_V, i16 %t_V_1, i16 %n_outputs_V_read)" [cpp/accel/Accel.cpp:815]   --->   Operation 158 'call' <Predicate = (icmp_ln879_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 1.12>
ST_11 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:856]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 160 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 160 'br' <Predicate = true> <Delay = 1.12>

State 12 <SV = 7> <Delay = 8.45>
ST_12 : Operation 161 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:830]   --->   Operation 161 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%xor_ln879 = xor i1 %trunc_ln807, true" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:830]   --->   Operation 162 'xor' 'xor_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%or_ln879 = or i1 %trunc_ln792, %xor_ln879" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:830]   --->   Operation 163 'or' 'or_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.h:82->cpp/accel/Accel.cpp:830]   --->   Operation 164 'trunc' 'tmp_V' <Predicate = (!t_V)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.h:84->cpp/accel/Accel.cpp:830]   --->   Operation 165 'partselect' 'tmp_V_1' <Predicate = (t_V)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.h:88->cpp/accel/Accel.cpp:830]   --->   Operation 166 'partselect' 'tmp_V_2' <Predicate = (!t_V)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%select_ln879 = select i1 %or_ln879, i16 %tmp_V, i16 %tmp_V_2" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:830]   --->   Operation 167 'select' 'select_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.61ns) (out node of the LUT)   --->   "%nc_V = select i1 %t_V, i16 %tmp_V_1, i16 %select_ln879" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:830]   --->   Operation 168 'select' 'nc_V' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 169 [2/2] (5.17ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:839]   --->   Operation 169 'call' <Predicate = true> <Delay = 5.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 1.12>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str50) nounwind" [cpp/accel/Accel.cpp:826]   --->   Operation 170 'specloopname' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_13 : Operation 171 [1/2] (0.00ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:839]   --->   Operation 171 'call' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 172 [1/1] (0.65ns)   --->   "%select_ln700 = select i1 %t_V, i16 2, i16 1" [cpp/accel/Accel.cpp:844]   --->   Operation 172 'select' 'select_ln700' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 173 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.12>

State 14 <SV = 7> <Delay = 1.48>
ST_14 : Operation 174 [1/2] (0.00ns)   --->   "call fastcc void @fp_conv([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i1 %t_V, i16 %t_V_1, i16 %n_outputs_V_read)" [cpp/accel/Accel.cpp:815]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 175 [1/1] (1.48ns)   --->   "%add_ln700 = add i16 %zext_ln758, %n_outputs_V_read" [cpp/accel/Accel.cpp:818]   --->   Operation 175 'add' 'add_ln700' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv" [cpp/accel/Accel.cpp:820]   --->   Operation 176 'br' <Predicate = true> <Delay = 1.12>

State 15 <SV = 9> <Delay = 2.66>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%kh_index_V_new_1 = phi i16 [ %add_ln700, %._crit_edge1468 ], [ %select_ln700, %._crit_edge1469_ifconv ], [ %zext_ln758, %7 ]" [cpp/accel/Accel.cpp:818]   --->   Operation 177 'phi' 'kh_index_V_new_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%n_outputs_V_pn = phi i16 [ %n_outputs_V_read, %._crit_edge1468 ], [ 1, %._crit_edge1469_ifconv ], [ %n_outputs_V_read, %7 ]" [cpp/accel/Accel.cpp:723]   --->   Operation 178 'phi' 'n_outputs_V_pn' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln700_6 = add i16 %t_V_1, %n_outputs_V_pn" [cpp/accel/Accel.cpp:859]   --->   Operation 179 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %r_V_2, i11 0)" [cpp/accel/Accel.cpp:876]   --->   Operation 180 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i12 %tmp_6 to i64" [cpp/accel/Accel.cpp:876]   --->   Operation 181 'zext' 'zext_ln180_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%dmem_V_addr_3 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_3" [cpp/accel/Accel.cpp:876]   --->   Operation 182 'getelementptr' 'dmem_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "store i16 %add_ln700_6, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:760]   --->   Operation 183 'store' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "store i16 %kh_index_V_new_1, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:759]   --->   Operation 184 'store' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [2/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:876]   --->   Operation 185 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 16 <SV = 10> <Delay = 5.32>
ST_16 : Operation 186 [1/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:876]   --->   Operation 186 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 187 [1/1] (2.66ns)   --->   "store i64 %dmem_V_load, i64* %dmem_o_V_addr, align 8" [cpp/accel/Accel.cpp:873]   --->   Operation 187 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:883]   --->   Operation 188 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_inputs_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
norm_mode_V_read   (read             ) [ 00111111111111100]
width_mode_V_read  (read             ) [ 00111111111111100]
dmem_mode_V_read   (read             ) [ 00111111111111100]
layer_mode_V_read  (read             ) [ 00000000000000000]
n_outputs_V_read   (read             ) [ 00111111111111110]
dmem_o_V_addr      (getelementptr    ) [ 00111111111111111]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000]
layer_type_V       (partselect       ) [ 00111111111100000]
trunc_ln792        (trunc            ) [ 00111111111010000]
p_Result_s         (xor              ) [ 00000000000000000]
p_Val2_s           (load             ) [ 00000000000000000]
trunc_ln807        (trunc            ) [ 00111111111010000]
o_index_V_load     (load             ) [ 00000000000000000]
t_V                (and              ) [ 00111111111111100]
zext_ln758         (zext             ) [ 00111111111111110]
t_V_1              (select           ) [ 00111111111111110]
r_V_2              (xor              ) [ 00111111111111110]
shl_ln             (bitconcatenate   ) [ 00000000000000000]
zext_ln769         (zext             ) [ 00110000000000000]
zext_ln769_1       (zext             ) [ 00000000000000000]
words_per_image_V  (shl              ) [ 00000000000000000]
icmp_ln879         (icmp             ) [ 00111111111111100]
zext_ln879         (zext             ) [ 00110000000000000]
icmp_ln879_1       (icmp             ) [ 00111111111111100]
br_ln772           (br               ) [ 01110000000000000]
p_0701_0           (phi              ) [ 00100000000000000]
p_0869_0           (phi              ) [ 00100000000000000]
p_0229_0           (phi              ) [ 00100000000000000]
icmp_ln887         (icmp             ) [ 00110000000000000]
empty              (speclooptripcount) [ 00000000000000000]
i_V_2              (add              ) [ 01110000000000000]
br_ln772           (br               ) [ 00000000000000000]
ret_V_7            (trunc            ) [ 00000000000000000]
ret_V_5            (trunc            ) [ 00110000000000000]
ret_V_3            (trunc            ) [ 00110000000000000]
br_ln779           (br               ) [ 00000000000000000]
ret_V_6            (partselect       ) [ 00110000000000000]
zext_ln544_3       (zext             ) [ 00000000000000000]
dmem_i_V_addr_2    (getelementptr    ) [ 00110000000000000]
zext_ln544_2       (zext             ) [ 00000000000000000]
dmem_i_V_addr_1    (getelementptr    ) [ 00110000000000000]
br_ln0             (br               ) [ 00000000000000000]
ret_V_9            (partselect       ) [ 00000000000000000]
ret_V_8            (zext             ) [ 00000000000000000]
r_V                (shl              ) [ 00000000000000000]
trunc_ln180        (trunc            ) [ 00000000000000000]
zext_ln180         (zext             ) [ 00000000000000000]
add_ln180_2        (add              ) [ 00000000000000000]
tmp_3              (bitconcatenate   ) [ 00000000000000000]
zext_ln180_4       (zext             ) [ 00000000000000000]
add_ln180          (add              ) [ 00110000000000000]
zext_ln544         (zext             ) [ 00000000000000000]
dmem_i_V_addr      (getelementptr    ) [ 00110000000000000]
img_off_V          (add              ) [ 00000000000000000]
icmp_ln879_2       (icmp             ) [ 00000000000000000]
img_idx_V          (add              ) [ 00000000000000000]
select_ln784       (select           ) [ 01110000000000000]
select_ln784_1     (select           ) [ 01110000000000000]
specloopname_ln772 (specloopname     ) [ 00000000000000000]
tmp                (specregionbegin  ) [ 00000000000000000]
specpipeline_ln773 (specpipeline     ) [ 00000000000000000]
br_ln774           (br               ) [ 00000000000000000]
ret_V_4            (zext             ) [ 00000000000000000]
tmp_5              (bitconcatenate   ) [ 00000000000000000]
zext_ln180_2       (zext             ) [ 00000000000000000]
dmem_V_addr_2      (getelementptr    ) [ 00000000000000000]
dmem_i_V_load_2    (load             ) [ 00000000000000000]
store_ln782        (store            ) [ 00000000000000000]
br_ln0             (br               ) [ 00000000000000000]
tmp_4              (bitconcatenate   ) [ 00000000000000000]
zext_ln180_1       (zext             ) [ 00000000000000000]
dmem_V_addr_1      (getelementptr    ) [ 00000000000000000]
dmem_i_V_load_1    (load             ) [ 00000000000000000]
store_ln780        (store            ) [ 00000000000000000]
br_ln780           (br               ) [ 00000000000000000]
zext_ln180_5       (zext             ) [ 00000000000000000]
dmem_V_addr        (getelementptr    ) [ 00000000000000000]
dmem_i_V_load      (load             ) [ 00000000000000000]
store_ln777        (store            ) [ 00000000000000000]
br_ln778           (br               ) [ 00000000000000000]
empty_35           (specregionend    ) [ 00000000000000000]
br_ln772           (br               ) [ 01110000000000000]
br_ln792           (br               ) [ 00001110000000000]
p_0492_0           (phi              ) [ 00000100000000000]
icmp_ln887_1       (icmp             ) [ 00000110000000000]
empty_36           (speclooptripcount) [ 00000000000000000]
i_V                (add              ) [ 00001110000000000]
br_ln792           (br               ) [ 00000000000000000]
ret_V              (trunc            ) [ 00000000000000000]
tmp_7              (partselect       ) [ 00000000000000000]
zext_ln1372        (zext             ) [ 00000000000000000]
select_ln180       (select           ) [ 00000000000000000]
add_ln180_1        (add              ) [ 00000110000000000]
zext_ln544_1       (zext             ) [ 00000000000000000]
wt_i_V_addr        (getelementptr    ) [ 00000110000000000]
specloopname_ln792 (specloopname     ) [ 00000000000000000]
tmp_1              (specregionbegin  ) [ 00000000000000000]
specpipeline_ln793 (specpipeline     ) [ 00000000000000000]
zext_ln180_6       (zext             ) [ 00000000000000000]
wt_mem_V_addr      (getelementptr    ) [ 00000000000000000]
wt_i_V_load        (load             ) [ 00000000000000000]
store_ln794        (store            ) [ 00000000000000000]
empty_37           (specregionend    ) [ 00000000000000000]
br_ln792           (br               ) [ 00001110000000000]
br_ln799           (br               ) [ 00000001110000000]
p_0595_0           (phi              ) [ 00000000100000000]
icmp_ln887_2       (icmp             ) [ 00000000110000000]
empty_38           (speclooptripcount) [ 00000000000000000]
i_V_1              (add              ) [ 00000001110000000]
br_ln799           (br               ) [ 00000000000000000]
zext_ln544_4       (zext             ) [ 00000000110000000]
kh_i_V_addr        (getelementptr    ) [ 00000000110000000]
specloopname_ln799 (specloopname     ) [ 00000000000000000]
tmp_2              (specregionbegin  ) [ 00000000000000000]
specpipeline_ln800 (specpipeline     ) [ 00000000000000000]
kh_i_V_load        (load             ) [ 00000000000000000]
kh_mem_V_addr      (getelementptr    ) [ 00000000000000000]
store_ln801        (store            ) [ 00000000000000000]
empty_39           (specregionend    ) [ 00000000000000000]
br_ln799           (br               ) [ 00000001110000000]
br_ln804           (br               ) [ 00000000000000000]
br_ln821           (br               ) [ 00000000000000000]
call_ln856         (call             ) [ 00000000000000000]
br_ln0             (br               ) [ 00000000000101110]
kh_word_V          (load             ) [ 00000000000000000]
xor_ln879          (xor              ) [ 00000000000000000]
or_ln879           (or               ) [ 00000000000000000]
tmp_V              (trunc            ) [ 00000000000000000]
tmp_V_1            (partselect       ) [ 00000000000000000]
tmp_V_2            (partselect       ) [ 00000000000000000]
select_ln879       (select           ) [ 00000000000000000]
nc_V               (select           ) [ 00000000000001000]
specloopname_ln826 (specloopname     ) [ 00000000000000000]
call_ln839         (call             ) [ 00000000000000000]
select_ln700       (select           ) [ 00000000000101110]
br_ln0             (br               ) [ 00000000000101110]
call_ln815         (call             ) [ 00000000000000000]
add_ln700          (add              ) [ 00000000000101110]
br_ln820           (br               ) [ 00000000000101110]
kh_index_V_new_1   (phi              ) [ 00000000000000010]
n_outputs_V_pn     (phi              ) [ 00000000000000010]
add_ln700_6        (add              ) [ 00000000000000000]
tmp_6              (bitconcatenate   ) [ 00000000000000000]
zext_ln180_3       (zext             ) [ 00000000000000000]
dmem_V_addr_3      (getelementptr    ) [ 00000000000000001]
store_ln760        (store            ) [ 00000000000000000]
store_ln759        (store            ) [ 00000000000000000]
dmem_V_load        (load             ) [ 00000000000000000]
store_ln873        (store            ) [ 00000000000000000]
ret_ln883          (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dmem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kh_mem_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outword_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="norm_mode_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="width_mode_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="dmem_mode_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_V_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="layer_mode_V_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_V_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="n_outputs_V_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_V_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="dmem_o_V_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dmem_i_V_addr_2_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_2/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_i_V_load_2/2 dmem_i_V_load_1/2 dmem_i_V_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="dmem_i_V_addr_1_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="dmem_i_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="dmem_V_addr_2_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="12" slack="0"/>
<pin id="235" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln782/3 store_ln780/3 store_ln777/3 dmem_V_load/15 "/>
</bind>
</comp>

<comp id="245" class="1004" name="dmem_V_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="dmem_V_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="14" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="wt_i_V_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="13" slack="0"/>
<pin id="265" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_i_V_addr/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_i_V_load/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="wt_mem_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="13" slack="0"/>
<pin id="278" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_addr/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln794_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln794/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="kh_i_V_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_i_V_addr/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_i_V_load/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="kh_mem_V_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="1"/>
<pin id="305" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln801/9 kh_word_V/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="dmem_V_addr_3_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="12" slack="0"/>
<pin id="320" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_3/15 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln873_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="10"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln873/16 "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_0701_0_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0701_0 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_0701_0_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="16" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0701_0/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_0869_0_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="1"/>
<pin id="343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0869_0 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_0869_0_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="10" slack="0"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0869_0/2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="p_0229_0_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="1"/>
<pin id="354" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0229_0 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_0229_0_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0229_0/2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_0492_0_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="1"/>
<pin id="365" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0492_0 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_0492_0_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="1" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0492_0/5 "/>
</bind>
</comp>

<comp id="374" class="1005" name="p_0595_0_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="1"/>
<pin id="376" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0595_0 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_0595_0_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0595_0/8 "/>
</bind>
</comp>

<comp id="385" class="1005" name="kh_index_V_new_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="387" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="kh_index_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="kh_index_V_new_1_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="2"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="3" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="4" bw="1" slack="9"/>
<pin id="394" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kh_index_V_new_1/15 "/>
</bind>
</comp>

<comp id="396" class="1005" name="n_outputs_V_pn_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="n_outputs_V_pn (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="n_outputs_V_pn_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="9"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="4" bw="16" slack="9"/>
<pin id="406" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_outputs_V_pn/15 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_bin_conv_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="16" slack="0"/>
<pin id="413" dir="0" index="3" bw="64" slack="0"/>
<pin id="414" dir="0" index="4" bw="1" slack="7"/>
<pin id="415" dir="0" index="5" bw="1" slack="7"/>
<pin id="416" dir="0" index="6" bw="16" slack="7"/>
<pin id="417" dir="0" index="7" bw="2" slack="7"/>
<pin id="418" dir="0" index="8" bw="2" slack="7"/>
<pin id="419" dir="0" index="9" bw="64" slack="0"/>
<pin id="420" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln839/12 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fp_conv_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="0"/>
<pin id="428" dir="0" index="2" bw="64" slack="0"/>
<pin id="429" dir="0" index="3" bw="64" slack="0"/>
<pin id="430" dir="0" index="4" bw="1" slack="6"/>
<pin id="431" dir="0" index="5" bw="1" slack="6"/>
<pin id="432" dir="0" index="6" bw="1" slack="6"/>
<pin id="433" dir="0" index="7" bw="16" slack="6"/>
<pin id="434" dir="0" index="8" bw="16" slack="6"/>
<pin id="435" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln815/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_bin_dense_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="0" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="64" slack="0"/>
<pin id="444" dir="0" index="3" bw="64" slack="0"/>
<pin id="445" dir="0" index="4" bw="2" slack="6"/>
<pin id="446" dir="0" index="5" bw="1" slack="6"/>
<pin id="447" dir="0" index="6" bw="1" slack="6"/>
<pin id="448" dir="0" index="7" bw="16" slack="6"/>
<pin id="449" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln856/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="layer_type_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="0" index="3" bw="3" slack="0"/>
<pin id="459" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln792_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln792/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_Result_s_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_Val2_s_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln807_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln807/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="o_index_V_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="t_V_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln758_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln758/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="t_V_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="16" slack="0"/>
<pin id="500" dir="1" index="3" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_V_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="shl_ln_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln769_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln769/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln769_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln769_1/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="words_per_image_V_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="3" slack="0"/>
<pin id="529" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln879_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln879_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln879_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln887_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="i_V_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="ret_V_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_7/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="ret_V_5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="0"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="ret_V_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="ret_V_6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="0" index="1" bw="7" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="0" index="3" bw="4" slack="0"/>
<pin id="577" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln544_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln544_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ret_V_9_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="15" slack="0"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="0" index="3" bw="5" slack="0"/>
<pin id="597" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="ret_V_8_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="15" slack="0"/>
<pin id="604" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_8/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="r_V_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="15" slack="0"/>
<pin id="608" dir="0" index="1" bw="3" slack="1"/>
<pin id="609" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln180_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="14" slack="0"/>
<pin id="613" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln180_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln180_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="0"/>
<pin id="622" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="1"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="0" index="3" bw="1" slack="0"/>
<pin id="630" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln180_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="12" slack="0"/>
<pin id="636" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_4/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln180_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="14" slack="0"/>
<pin id="640" dir="0" index="1" bw="12" slack="0"/>
<pin id="641" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln544_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="img_off_V_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln879_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="1"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="img_idx_V_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln784_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="16" slack="0"/>
<pin id="669" dir="0" index="2" bw="16" slack="0"/>
<pin id="670" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln784/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln784_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="10" slack="0"/>
<pin id="678" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln784_1/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="ret_V_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="1"/>
<pin id="684" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="2"/>
<pin id="688" dir="0" index="2" bw="1" slack="1"/>
<pin id="689" dir="0" index="3" bw="1" slack="0"/>
<pin id="690" dir="0" index="4" bw="6" slack="0"/>
<pin id="691" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln180_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="12" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="2"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="0" index="3" bw="6" slack="1"/>
<pin id="705" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln180_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln180_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="1"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln887_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="13" slack="0"/>
<pin id="719" dir="0" index="1" bw="13" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="i_V_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="ret_V_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="13" slack="0"/>
<pin id="731" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_7_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="12" slack="0"/>
<pin id="735" dir="0" index="1" bw="13" slack="0"/>
<pin id="736" dir="0" index="2" bw="1" slack="0"/>
<pin id="737" dir="0" index="3" bw="5" slack="0"/>
<pin id="738" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln1372_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="0"/>
<pin id="745" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1372/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln180_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="13" slack="0"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln180_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="13" slack="0"/>
<pin id="757" dir="0" index="1" bw="12" slack="0"/>
<pin id="758" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln544_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="13" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln180_6_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="13" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="icmp_ln887_2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="0"/>
<pin id="772" dir="0" index="1" bw="7" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="i_V_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln544_4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="xor_ln879_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="7"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/12 "/>
</bind>
</comp>

<comp id="792" class="1004" name="or_ln879_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="7"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/12 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_V_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="0"/>
<pin id="799" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_V_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="0" index="1" bw="64" slack="0"/>
<pin id="804" dir="0" index="2" bw="6" slack="0"/>
<pin id="805" dir="0" index="3" bw="6" slack="0"/>
<pin id="806" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/12 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_V_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="0"/>
<pin id="813" dir="0" index="1" bw="64" slack="0"/>
<pin id="814" dir="0" index="2" bw="7" slack="0"/>
<pin id="815" dir="0" index="3" bw="7" slack="0"/>
<pin id="816" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="select_ln879_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="16" slack="0"/>
<pin id="824" dir="0" index="2" bw="16" slack="0"/>
<pin id="825" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/12 "/>
</bind>
</comp>

<comp id="829" class="1004" name="nc_V_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="7"/>
<pin id="831" dir="0" index="1" bw="16" slack="0"/>
<pin id="832" dir="0" index="2" bw="16" slack="0"/>
<pin id="833" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="select_ln700_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="8"/>
<pin id="839" dir="0" index="1" bw="3" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln700/13 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln700_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="7"/>
<pin id="846" dir="0" index="1" bw="16" slack="7"/>
<pin id="847" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/14 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln700_6_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="9"/>
<pin id="850" dir="0" index="1" bw="16" slack="0"/>
<pin id="851" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/15 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_6_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="12" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="9"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln180_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="12" slack="0"/>
<pin id="862" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="store_ln760_store_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="0"/>
<pin id="867" dir="0" index="1" bw="16" slack="0"/>
<pin id="868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln760/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="store_ln759_store_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="0"/>
<pin id="873" dir="0" index="1" bw="16" slack="0"/>
<pin id="874" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln759/15 "/>
</bind>
</comp>

<comp id="877" class="1005" name="norm_mode_V_read_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="2" slack="7"/>
<pin id="879" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="norm_mode_V_read "/>
</bind>
</comp>

<comp id="882" class="1005" name="width_mode_V_read_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="7"/>
<pin id="884" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="width_mode_V_read "/>
</bind>
</comp>

<comp id="887" class="1005" name="dmem_mode_V_read_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dmem_mode_V_read "/>
</bind>
</comp>

<comp id="897" class="1005" name="n_outputs_V_read_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="6"/>
<pin id="899" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="n_outputs_V_read "/>
</bind>
</comp>

<comp id="905" class="1005" name="dmem_o_V_addr_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="10"/>
<pin id="907" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="dmem_o_V_addr "/>
</bind>
</comp>

<comp id="910" class="1005" name="layer_type_V_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="2" slack="6"/>
<pin id="912" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="layer_type_V "/>
</bind>
</comp>

<comp id="915" class="1005" name="trunc_ln792_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="7"/>
<pin id="917" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln792 "/>
</bind>
</comp>

<comp id="920" class="1005" name="trunc_ln807_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="7"/>
<pin id="922" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln807 "/>
</bind>
</comp>

<comp id="925" class="1005" name="t_V_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="6"/>
<pin id="927" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="932" class="1005" name="zext_ln758_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="7"/>
<pin id="934" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln758 "/>
</bind>
</comp>

<comp id="938" class="1005" name="t_V_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="6"/>
<pin id="940" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="r_V_2_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="6"/>
<pin id="948" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="zext_ln769_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="1"/>
<pin id="956" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln769 "/>
</bind>
</comp>

<comp id="959" class="1005" name="icmp_ln879_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="963" class="1005" name="zext_ln879_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="10" slack="1"/>
<pin id="965" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln879 "/>
</bind>
</comp>

<comp id="968" class="1005" name="icmp_ln879_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln887_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="976" class="1005" name="i_V_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="7" slack="0"/>
<pin id="978" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="ret_V_5_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="986" class="1005" name="ret_V_3_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="1"/>
<pin id="988" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="991" class="1005" name="ret_V_6_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="6" slack="1"/>
<pin id="993" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="996" class="1005" name="dmem_i_V_addr_2_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="11" slack="1"/>
<pin id="998" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_2 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="dmem_i_V_addr_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="11" slack="1"/>
<pin id="1003" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="add_ln180_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="14" slack="1"/>
<pin id="1008" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="dmem_i_V_addr_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="11" slack="1"/>
<pin id="1013" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="select_ln784_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="0"/>
<pin id="1018" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="select_ln784 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="select_ln784_1_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="10" slack="0"/>
<pin id="1023" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln784_1 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="icmp_ln887_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="i_V_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="13" slack="0"/>
<pin id="1032" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1035" class="1005" name="add_ln180_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="13" slack="1"/>
<pin id="1037" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="wt_i_V_addr_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="13" slack="1"/>
<pin id="1042" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_i_V_addr "/>
</bind>
</comp>

<comp id="1045" class="1005" name="icmp_ln887_2_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_2 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="i_V_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="7" slack="0"/>
<pin id="1051" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="zext_ln544_4_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="64" slack="1"/>
<pin id="1056" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_4 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="kh_i_V_addr_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="6" slack="1"/>
<pin id="1061" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_i_V_addr "/>
</bind>
</comp>

<comp id="1064" class="1005" name="nc_V_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="1"/>
<pin id="1066" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="1069" class="1005" name="select_ln700_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="1"/>
<pin id="1071" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln700 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="add_ln700_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="2"/>
<pin id="1076" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="dmem_V_addr_3_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="12" slack="1"/>
<pin id="1081" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="209" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="268" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="2" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="295" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="140" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="329"><net_src comp="238" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="120" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="74" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="399"><net_src comp="96" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="408"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="421"><net_src comp="154" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="422"><net_src comp="30" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="409" pin=9"/></net>

<net id="436"><net_src comp="142" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="437"><net_src comp="30" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="438"><net_src comp="32" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="450"><net_src comp="138" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="32" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="182" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="56" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="467"><net_src comp="182" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="24" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="26" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="478" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="468" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="464" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="482" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="176" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="170" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="510" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="66" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="454" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="68" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="526" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="454" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="70" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="356" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="76" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="356" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="82" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="334" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="356" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="356" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="356" pin="4"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="54" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="86" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="356" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="590"><net_src comp="356" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="598"><net_src comp="88" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="334" pin="4"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="54" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="90" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="592" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="345" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="611" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="92" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="560" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="633"><net_src comp="72" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="637"><net_src comp="625" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="619" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="356" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="653"><net_src comp="345" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="94" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="334" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="96" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="655" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="660" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="334" pin="4"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="655" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="72" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="649" pin="2"/><net_sink comp="674" pin=2"/></net>

<net id="692"><net_src comp="110" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="112" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="694"><net_src comp="682" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="698"><net_src comp="685" pin="5"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="706"><net_src comp="114" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="116" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="700" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="721"><net_src comp="367" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="122" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="367" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="126" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="367" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="739"><net_src comp="128" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="367" pin="4"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="54" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="742"><net_src comp="130" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="746"><net_src comp="733" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="752"><net_src comp="729" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="132" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="120" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="747" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="743" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="367" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="769"><net_src comp="766" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="774"><net_src comp="378" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="76" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="378" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="82" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="378" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="791"><net_src comp="58" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="787" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="308" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="807"><net_src comp="144" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="308" pin="3"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="146" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="148" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="817"><net_src comp="144" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="308" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="150" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="152" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="826"><net_src comp="792" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="797" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="811" pin="4"/><net_sink comp="821" pin=2"/></net>

<net id="834"><net_src comp="801" pin="4"/><net_sink comp="829" pin=1"/></net>

<net id="835"><net_src comp="821" pin="3"/><net_sink comp="829" pin=2"/></net>

<net id="836"><net_src comp="829" pin="3"/><net_sink comp="409" pin=2"/></net>

<net id="842"><net_src comp="158" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="843"><net_src comp="96" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="852"><net_src comp="400" pin="6"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="160" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="162" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="863"><net_src comp="853" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="869"><net_src comp="848" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="26" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="388" pin="6"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="24" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="880"><net_src comp="164" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="409" pin=8"/></net>

<net id="885"><net_src comp="170" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="409" pin=7"/></net>

<net id="890"><net_src comp="176" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="440" pin=5"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="425" pin=4"/></net>

<net id="896"><net_src comp="887" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="900"><net_src comp="188" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="425" pin=8"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="903"><net_src comp="897" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="904"><net_src comp="897" pin="1"/><net_sink comp="400" pin=4"/></net>

<net id="908"><net_src comp="194" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="913"><net_src comp="454" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="440" pin=4"/></net>

<net id="918"><net_src comp="464" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="923"><net_src comp="478" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="928"><net_src comp="486" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="425" pin=6"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="931"><net_src comp="925" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="935"><net_src comp="492" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="941"><net_src comp="496" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="440" pin=7"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="425" pin=7"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="409" pin=6"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="949"><net_src comp="504" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="440" pin=6"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="425" pin=5"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="409" pin=5"/></net>

<net id="953"><net_src comp="946" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="957"><net_src comp="518" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="962"><net_src comp="532" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="538" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="971"><net_src comp="542" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="548" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="554" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="984"><net_src comp="564" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="989"><net_src comp="568" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="700" pin=3"/></net>

<net id="994"><net_src comp="572" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="999"><net_src comp="202" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1004"><net_src comp="215" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1009"><net_src comp="638" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1014"><net_src comp="223" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1019"><net_src comp="666" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1024"><net_src comp="674" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1029"><net_src comp="717" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="723" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1038"><net_src comp="755" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1043"><net_src comp="261" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1048"><net_src comp="770" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="776" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1057"><net_src comp="782" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1062"><net_src comp="288" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1067"><net_src comp="829" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1072"><net_src comp="837" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1077"><net_src comp="844" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1082"><net_src comp="316" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o_V | {16 }
	Port: kh_index_V | {15 }
	Port: o_index_V | {15 }
	Port: dmem_V | {3 10 11 12 13 14 }
	Port: wt_mem_V | {6 }
	Port: kh_mem_V | {9 }
	Port: outword_V | {12 13 }
 - Input state : 
	Port: top : wt_i_V | {5 6 }
	Port: top : kh_i_V | {8 9 }
	Port: top : dmem_i_V | {2 3 }
	Port: top : n_outputs_V | {1 }
	Port: top : layer_mode_V | {1 }
	Port: top : dmem_mode_V | {1 }
	Port: top : width_mode_V | {1 }
	Port: top : norm_mode_V | {1 }
	Port: top : kh_index_V | {1 }
	Port: top : o_index_V | {1 }
	Port: top : dmem_V | {10 11 12 13 14 15 16 }
	Port: top : wt_mem_V | {10 11 12 13 14 }
	Port: top : kh_mem_V | {10 11 12 14 }
	Port: top : outword_V | {12 13 }
  - Chain level:
	State 1
		p_Result_s : 1
		trunc_ln807 : 1
		t_V : 1
		zext_ln758 : 1
		t_V_1 : 1
		zext_ln769 : 1
		zext_ln769_1 : 1
		words_per_image_V : 2
		icmp_ln879 : 1
		zext_ln879 : 3
		icmp_ln879_1 : 1
	State 2
		icmp_ln887 : 1
		i_V_2 : 1
		br_ln772 : 2
		ret_V_7 : 1
		ret_V_5 : 1
		ret_V_3 : 1
		ret_V_6 : 1
		zext_ln544_3 : 1
		dmem_i_V_addr_2 : 2
		dmem_i_V_load_2 : 3
		zext_ln544_2 : 1
		dmem_i_V_addr_1 : 2
		dmem_i_V_load_1 : 3
		ret_V_9 : 1
		ret_V_8 : 2
		r_V : 3
		trunc_ln180 : 4
		zext_ln180 : 1
		add_ln180_2 : 5
		tmp_3 : 2
		zext_ln180_4 : 3
		add_ln180 : 6
		zext_ln544 : 1
		dmem_i_V_addr : 2
		dmem_i_V_load : 3
		img_off_V : 1
		icmp_ln879_2 : 2
		img_idx_V : 1
		select_ln784 : 3
		select_ln784_1 : 3
	State 3
		tmp_5 : 1
		zext_ln180_2 : 2
		dmem_V_addr_2 : 3
		store_ln782 : 4
		zext_ln180_1 : 1
		dmem_V_addr_1 : 2
		store_ln780 : 3
		dmem_V_addr : 1
		store_ln777 : 2
		empty_35 : 1
	State 4
	State 5
		icmp_ln887_1 : 1
		i_V : 1
		br_ln792 : 2
		ret_V : 1
		tmp_7 : 1
		zext_ln1372 : 2
		select_ln180 : 2
		add_ln180_1 : 3
		zext_ln544_1 : 1
		wt_i_V_addr : 2
		wt_i_V_load : 3
	State 6
		wt_mem_V_addr : 1
		store_ln794 : 2
		empty_37 : 1
	State 7
	State 8
		icmp_ln887_2 : 1
		i_V_1 : 1
		br_ln799 : 2
		zext_ln544_4 : 1
		kh_i_V_addr : 2
		kh_i_V_load : 3
	State 9
		store_ln801 : 1
		empty_39 : 1
	State 10
	State 11
	State 12
		tmp_V : 1
		tmp_V_1 : 1
		tmp_V_2 : 1
		nc_V : 1
		call_ln839 : 2
	State 13
	State 14
	State 15
		add_ln700_6 : 1
		zext_ln180_3 : 1
		dmem_V_addr_3 : 2
		store_ln760 : 2
		store_ln759 : 1
		dmem_V_load : 3
	State 16
		store_ln873 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_bin_conv_fu_409      |    7    |    1    | 63.7274 |   3142  |   5173  |    0    |
|   call   |       grp_fp_conv_fu_425      |    4    |    0    | 17.7555 |   732   |   2300  |    0    |
|          |      grp_bin_dense_fu_440     |    0    |    0    |  6.5715 |   300   |   891   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          i_V_2_fu_554         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln180_2_fu_619      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        add_ln180_fu_638       |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        img_off_V_fu_649       |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |        img_idx_V_fu_660       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |           i_V_fu_723          |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       add_ln180_1_fu_755      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |          i_V_1_fu_776         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_fu_844       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln700_6_fu_848      |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          t_V_1_fu_496         |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln784_fu_666      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |     select_ln784_1_fu_674     |    0    |    0    |    0    |    0    |    10   |    0    |
|  select  |      select_ln180_fu_747      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      select_ln879_fu_821      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |          nc_V_fu_829          |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln700_fu_837      |    0    |    0    |    0    |    0    |    3    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       icmp_ln879_fu_532       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln879_1_fu_542      |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |       icmp_ln887_fu_548       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln879_2_fu_655      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_1_fu_717      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_2_fu_770      |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    words_per_image_V_fu_526   |    0    |    0    |    0    |    0    |    10   |    0    |
|          |           r_V_fu_606          |    0    |    0    |    0    |    0    |    33   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_s_fu_468       |    0    |    0    |    0    |    0    |    6    |    0    |
|    xor   |          r_V_2_fu_504         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        xor_ln879_fu_787       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |           t_V_fu_486          |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |        or_ln879_fu_792        |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |  norm_mode_V_read_read_fu_164 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | width_mode_V_read_read_fu_170 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |  dmem_mode_V_read_read_fu_176 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | layer_mode_V_read_read_fu_182 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  n_outputs_V_read_read_fu_188 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      layer_type_V_fu_454      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_6_fu_572        |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|         ret_V_9_fu_592        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_733         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_1_fu_801        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_2_fu_811        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln792_fu_464      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln807_fu_478      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_7_fu_560        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         ret_V_5_fu_564        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_3_fu_568        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln180_fu_611      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_fu_729         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_V_fu_797         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       zext_ln758_fu_492       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln769_fu_518       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln769_1_fu_522      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln879_fu_538       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_3_fu_582      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_587      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_8_fu_602        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_fu_615       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_4_fu_634      |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln544_fu_644       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_4_fu_682        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_2_fu_695      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_1_fu_708      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_5_fu_713      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1372_fu_743      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_761      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_6_fu_766      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_4_fu_782      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_3_fu_860      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |         shl_ln_fu_510         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_625         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_5_fu_685         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_700         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_853         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    11   |    1    | 88.0544 |   4174  |   8775  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| dmem_V |   16   |    0   |    0   |    0   |
|kh_mem_V|    2   |    0   |    0   |    0   |
|wt_mem_V|   32   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   50   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln180_1_reg_1035  |   13   |
|    add_ln180_reg_1006   |   14   |
|    add_ln700_reg_1074   |   16   |
|  dmem_V_addr_3_reg_1079 |   12   |
| dmem_i_V_addr_1_reg_1001|   11   |
| dmem_i_V_addr_2_reg_996 |   11   |
|  dmem_i_V_addr_reg_1011 |   11   |
| dmem_mode_V_read_reg_887|    1   |
|  dmem_o_V_addr_reg_905  |    7   |
|      i_V_1_reg_1049     |    7   |
|      i_V_2_reg_976      |    7   |
|       i_V_reg_1030      |   13   |
|   icmp_ln879_1_reg_968  |    1   |
|    icmp_ln879_reg_959   |    1   |
|  icmp_ln887_1_reg_1026  |    1   |
|  icmp_ln887_2_reg_1045  |    1   |
|    icmp_ln887_reg_972   |    1   |
|   kh_i_V_addr_reg_1059  |    6   |
| kh_index_V_new_1_reg_385|   16   |
|   layer_type_V_reg_910  |    2   |
|  n_outputs_V_pn_reg_396 |   16   |
| n_outputs_V_read_reg_897|   16   |
|      nc_V_reg_1064      |   16   |
| norm_mode_V_read_reg_877|    2   |
|     p_0229_0_reg_352    |    7   |
|     p_0492_0_reg_363    |   13   |
|     p_0595_0_reg_374    |    7   |
|     p_0701_0_reg_330    |   16   |
|     p_0869_0_reg_341    |   10   |
|      r_V_2_reg_946      |    1   |
|     ret_V_3_reg_986     |    6   |
|     ret_V_5_reg_981     |    1   |
|     ret_V_6_reg_991     |    6   |
|  select_ln700_reg_1069  |   16   |
| select_ln784_1_reg_1021 |   10   |
|  select_ln784_reg_1016  |   16   |
|      t_V_1_reg_938      |   16   |
|       t_V_reg_925       |    1   |
|   trunc_ln792_reg_915   |    1   |
|   trunc_ln807_reg_920   |    1   |
|width_mode_V_read_reg_882|    2   |
|   wt_i_V_addr_reg_1040  |   13   |
|  zext_ln544_4_reg_1054  |   64   |
|    zext_ln758_reg_932   |   16   |
|    zext_ln769_reg_954   |   16   |
|    zext_ln879_reg_963   |   10   |
+-------------------------+--------+
|          Total          |   451  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_209  |  p0  |   6  |  11  |   66   ||    33   |
|  grp_access_fu_238  |  p0  |   5  |  12  |   60   ||    27   |
|  grp_access_fu_268  |  p0  |   2  |  13  |   26   ||    9    |
|  grp_access_fu_295  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_308  |  p0  |   2  |   6  |   12   ||    9    |
| grp_bin_conv_fu_409 |  p2  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   208  ||  6.8455 ||    96   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   11   |    1   |   88   |  4174  |  8775  |    0   |
|   Memory  |   50   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   96   |    -   |
|  Register |    -   |    -   |    -   |   451  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   61   |    1   |   94   |  4625  |  8871  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
