QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap ta_dma_v1_0_11 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ta_dma_v1_0_11 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:29:32 on Jul 13,2023
vlog -64 -L ta_dma_v1_0_11 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work ta_dma_v1_0_11 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/ta_dma_v1_0_11/.cxl.systemverilog.ta_dma_v1_0_11.ta_dma_v1_0_11.lin64.cmf 
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/ta_dma_v1_0/hdl/ta_dma_v1_0_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 11:29:33 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
