

================================================================
== Vitis HLS Report for 'RANSAC_PnP_Pipeline_44'
================================================================
* Date:           Sun Feb  5 16:59:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.483 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     3003|     3003|  0.180 ms|  0.180 ms|  3003|  3003|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3001|     3001|         2|          1|          1|  3000|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     231|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       28|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       28|     276|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |empty_4701_fu_100_p2   |         +|   0|  0|   19|          12|           1|
    |exitcond443_fu_106_p2  |      icmp|   0|  0|   12|          12|          12|
    |empty_4699_fu_132_p2   |       shl|   0|  0|   16|           4|           8|
    |ref_tmp115_d0          |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  231|          93|          87|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i172_load  |   9|          2|   12|         24|
    |loop_index_i172_fu_44                  |   9|          2|   12|         24|
    |ref_tmp115_we0                         |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  45|         10|   34|         68|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_173                     |   1|   0|    1|          0|
    |loop_index_i172_fu_44             |  12|   0|   12|          0|
    |tmp_2672_reg_179                  |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  28|   0|   28|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_44|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_44|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_44|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_44|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_44|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_44|  return value|
|ref_tmp115_address0  |  out|   11|   ap_memory|              ref_tmp115|         array|
|ref_tmp115_ce0       |  out|    1|   ap_memory|              ref_tmp115|         array|
|ref_tmp115_we0       |  out|    8|   ap_memory|              ref_tmp115|         array|
|ref_tmp115_d0        |  out|   64|   ap_memory|              ref_tmp115|         array|
|tmpArray_address0    |  out|   19|   ap_memory|                tmpArray|         array|
|tmpArray_ce0         |  out|    1|   ap_memory|                tmpArray|         array|
|tmpArray_q0          |   in|    1|   ap_memory|                tmpArray|         array|
+---------------------+-----+-----+------------+------------------------+--------------+

