Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar 15 16:16:46 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  12          
TIMING-16  Warning           Large setup violation        47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.699    -1305.174                     51                 1584        0.088        0.000                      0                 1584        2.100        0.000                       0                   564  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -29.699    -1305.174                     51                 1569        0.088        0.000                      0                 1569        2.100        0.000                       0                   560  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.990        0.000                      0                   15        0.334        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :           51  Failing Endpoints,  Worst Slack      -29.699ns,  Total Violation    -1305.174ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.699ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.501ns  (logic 22.968ns (66.572%)  route 11.533ns (33.428%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    31.656    adjustable_clock/clear
    SLICE_X163Y303       FDRE                                         r  adjustable_clock/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y303       FDRE                                         r  adjustable_clock/counter_reg[28]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y303       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.656    
  -------------------------------------------------------------------
                         slack                                -29.699    

Slack (VIOLATED) :        -29.699ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.501ns  (logic 22.968ns (66.572%)  route 11.533ns (33.428%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    31.656    adjustable_clock/clear
    SLICE_X163Y303       FDRE                                         r  adjustable_clock/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y303       FDRE                                         r  adjustable_clock/counter_reg[29]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y303       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.656    
  -------------------------------------------------------------------
                         slack                                -29.699    

Slack (VIOLATED) :        -29.699ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.501ns  (logic 22.968ns (66.572%)  route 11.533ns (33.428%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    31.656    adjustable_clock/clear
    SLICE_X163Y303       FDRE                                         r  adjustable_clock/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y303       FDRE                                         r  adjustable_clock/counter_reg[30]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y303       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.656    
  -------------------------------------------------------------------
                         slack                                -29.699    

Slack (VIOLATED) :        -29.699ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.501ns  (logic 22.968ns (66.572%)  route 11.533ns (33.428%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.538    31.656    adjustable_clock/clear
    SLICE_X163Y303       FDRE                                         r  adjustable_clock/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y303       FDRE                                         r  adjustable_clock/counter_reg[31]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y303       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.656    
  -------------------------------------------------------------------
                         slack                                -29.699    

Slack (VIOLATED) :        -29.611ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.413ns  (logic 22.968ns (66.743%)  route 11.445ns (33.257%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.450    31.568    adjustable_clock/clear
    SLICE_X163Y302       FDRE                                         r  adjustable_clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y302       FDRE                                         r  adjustable_clock/counter_reg[24]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y302       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.568    
  -------------------------------------------------------------------
                         slack                                -29.611    

Slack (VIOLATED) :        -29.611ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.413ns  (logic 22.968ns (66.743%)  route 11.445ns (33.257%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.450    31.568    adjustable_clock/clear
    SLICE_X163Y302       FDRE                                         r  adjustable_clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y302       FDRE                                         r  adjustable_clock/counter_reg[25]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y302       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.568    
  -------------------------------------------------------------------
                         slack                                -29.611    

Slack (VIOLATED) :        -29.611ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.413ns  (logic 22.968ns (66.743%)  route 11.445ns (33.257%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.450    31.568    adjustable_clock/clear
    SLICE_X163Y302       FDRE                                         r  adjustable_clock/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y302       FDRE                                         r  adjustable_clock/counter_reg[26]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y302       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.568    
  -------------------------------------------------------------------
                         slack                                -29.611    

Slack (VIOLATED) :        -29.611ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.413ns  (logic 22.968ns (66.743%)  route 11.445ns (33.257%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.450    31.568    adjustable_clock/clear
    SLICE_X163Y302       FDRE                                         r  adjustable_clock/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y302       FDRE                                         r  adjustable_clock/counter_reg[27]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y302       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.568    
  -------------------------------------------------------------------
                         slack                                -29.611    

Slack (VIOLATED) :        -29.608ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.409ns  (logic 22.968ns (66.750%)  route 11.441ns (33.250%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.565    adjustable_clock/clear
    SLICE_X163Y301       FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y301       FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y301       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.565    
  -------------------------------------------------------------------
                         slack                                -29.608    

Slack (VIOLATED) :        -29.608ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.409ns  (logic 22.968ns (66.750%)  route 11.441ns (33.250%))
  Logic Levels:           199  (CARRY4=177 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 2.737 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.296    -2.845    clk
    SLICE_X163Y169       FDSE                                         r  r_dacActiveCore_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y169       FDSE (Prop_fdse_C_Q)         0.223    -2.622 r  r_dacActiveCore_reg[5]/Q
                         net (fo=1, routed)           0.322    -2.299    adjustable_clock/divisor[13]
    DSP48_X15Y66         DSP48E1 (Prop_dsp48e1_A[13]_P[2])
                                                      2.737     0.438 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.616     1.054    adjustable_clock/counter3_n_103
    SLICE_X161Y172       LUT1 (Prop_lut1_I0_O)        0.043     1.097 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.097    adjustable_clock/clk_out_i_576_n_0
    SLICE_X161Y172       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.292 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.292    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X161Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.345 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.345    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.398 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.007     1.405    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.458 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.458    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X161Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.511 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.511    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.564 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.524     2.088    adjustable_clock/counter2[24]
    SLICE_X160Y175       LUT2 (Prop_lut2_I1_O)        0.043     2.131 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.131    adjustable_clock/clk_out_i_691_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.387 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.387    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.441 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.495 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.495    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.549 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.549    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X160Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.603 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.603    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X160Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.657 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.657    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X160Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.790 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.513     3.303    adjustable_clock/counter2[23]
    SLICE_X159Y178       LUT2 (Prop_lut2_I1_O)        0.128     3.431 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.431    adjustable_clock/clk_out_i_698_n_0
    SLICE_X159Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.698 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.698    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X159Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.751 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.751    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X159Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.804 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.804    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X159Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.857 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.857    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.910 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.910    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.963 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.963    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.102 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.425     4.528    adjustable_clock/counter2[22]
    SLICE_X161Y181       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     4.903 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.903    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.956 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.956    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.009 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.009    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X161Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.115 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.115    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X161Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.168 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.168    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X161Y187       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.307 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.322     5.629    adjustable_clock/counter2[21]
    SLICE_X160Y186       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     6.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.068 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.068    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.122 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.122    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.176 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.176    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.230 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.230    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.284 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.284    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.417 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.370     6.787    adjustable_clock/counter2[20]
    SLICE_X161Y191       LUT2 (Prop_lut2_I1_O)        0.128     6.915 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.915    adjustable_clock/clk_out_i_702_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.182 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.182    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.235 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.235    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.288 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.288    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.341 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.341    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.394    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.447 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.447    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.586 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.372     7.957    adjustable_clock/counter2[19]
    SLICE_X160Y196       LUT2 (Prop_lut2_I1_O)        0.131     8.088 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.088    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y196       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.344 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.344    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.398 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.398    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.452 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.452    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.506 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.001     8.507    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.561 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.561    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.615 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.615    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y202       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.748 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385     9.133    adjustable_clock/counter2[18]
    SLICE_X161Y202       LUT2 (Prop_lut2_I1_O)        0.128     9.261 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.261    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y202       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.528 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.528    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.581 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.581    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.634 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.634    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.687 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.687    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.740 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.740    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.793 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.793    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y208       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.932 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.322    10.254    adjustable_clock/counter2[17]
    SLICE_X160Y207       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.639 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.639    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X160Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.693 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.693    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X160Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.747 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.747    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X160Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.801 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.801    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X160Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.855 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.855    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X160Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.909 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.909    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X160Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.042 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.385    11.427    adjustable_clock/counter2[16]
    SLICE_X161Y213       LUT2 (Prop_lut2_I1_O)        0.128    11.555 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.555    adjustable_clock/clk_out_i_757_n_0
    SLICE_X161Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.822 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.822    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X161Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.875 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.875    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.928 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.928    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.981 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.981    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.034 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    12.034    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.087 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.087    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.226 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.370    12.596    adjustable_clock/counter2[15]
    SLICE_X162Y219       LUT2 (Prop_lut2_I1_O)        0.131    12.727 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.727    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y219       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.983 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.983    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.037 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    13.037    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.091 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    13.091    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.145 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    13.145    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.199 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.199    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.253 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.007    13.260    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y225       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.393 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.455    13.848    adjustable_clock/counter2[14]
    SLICE_X161Y227       LUT3 (Prop_lut3_I0_O)        0.128    13.976 r  adjustable_clock/clk_out_i_540/O
                         net (fo=1, routed)           0.000    13.976    adjustable_clock/clk_out_i_540_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.243 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.243    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.296 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.296    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.349 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.349    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.402 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.402    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.541 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.809    adjustable_clock/counter2[13]
    SLICE_X160Y231       LUT2 (Prop_lut2_I1_O)        0.131    14.940 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.940    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y231       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.196 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.196    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.250 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.250    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.304 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.304    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.358 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.358    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.412 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.412    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.466 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.466    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.599 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.339    15.938    adjustable_clock/counter2[12]
    SLICE_X161Y235       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.310 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.310    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.363 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.363    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.416 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.416    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.469 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.469    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.522 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.522    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.575 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.575    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.714 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.458    17.172    adjustable_clock/counter2[11]
    SLICE_X161Y244       LUT3 (Prop_lut3_I0_O)        0.131    17.303 r  adjustable_clock/clk_out_i_562/O
                         net (fo=1, routed)           0.000    17.303    adjustable_clock/clk_out_i_562_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.496 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.496    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.549 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.549    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.602 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.602    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.655 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.655    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y248       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.794 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.384    18.178    adjustable_clock/counter2[10]
    SLICE_X160Y246       LUT2 (Prop_lut2_I1_O)        0.131    18.309 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.309    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y246       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.565 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.565    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.619 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.619    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.673 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.673    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.727 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001    18.728    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.782 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.782    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.836 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.836    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y252       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.969 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.403    19.372    adjustable_clock/counter2[9]
    SLICE_X162Y250       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    19.754 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.754    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.808 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.808    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X162Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.862 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.862    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X162Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.916 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.916    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X162Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.970 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.970    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X162Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.024 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    20.024    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X162Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.157 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.374    20.531    adjustable_clock/counter2[8]
    SLICE_X163Y255       LUT2 (Prop_lut2_I1_O)        0.128    20.659 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.659    adjustable_clock/clk_out_i_785_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.926 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.926    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.979 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.979    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.032 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X163Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.085 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    21.085    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X163Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.138 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    21.138    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X163Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.191 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    21.191    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X163Y261       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.330 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.268    21.598    adjustable_clock/counter2[7]
    SLICE_X162Y261       LUT2 (Prop_lut2_I1_O)        0.131    21.729 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.729    adjustable_clock/clk_out_i_796_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.985 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.985    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.039 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.039    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.093 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    22.093    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X162Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.147 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    22.147    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X162Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.201 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.201    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X162Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.255 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.255    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X162Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.388 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.296    22.684    adjustable_clock/counter2[6]
    SLICE_X162Y268       LUT2 (Prop_lut2_I1_O)        0.128    22.812 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.812    adjustable_clock/clk_out_i_792_n_0
    SLICE_X162Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.068 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    23.068    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.122 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    23.122    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.176 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.230 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.284 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.284    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.338 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.338    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.471 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.381    23.852    adjustable_clock/counter2[5]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    23.980 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.980    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.247 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.247    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.300 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.007    24.308    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.361 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.361    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.414 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.414    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.467 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.467    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.520 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.659 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.394    25.052    adjustable_clock/counter2[4]
    SLICE_X162Y278       LUT2 (Prop_lut2_I1_O)        0.131    25.183 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.183    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.439 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.439    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.493 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.493    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.547 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.547    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.601 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.601    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.655 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.655    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.709 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.709    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.842 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.392    26.235    adjustable_clock/counter2[3]
    SLICE_X163Y284       LUT2 (Prop_lut2_I1_O)        0.128    26.363 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.363    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y284       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.630 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.630    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.683 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.683    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.736 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.736    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.789 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.789    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.842 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.842    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.895 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.895    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.034 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.384    27.418    adjustable_clock/counter2[2]
    SLICE_X162Y288       LUT2 (Prop_lut2_I1_O)        0.131    27.549 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.549    adjustable_clock/clk_out_i_808_n_0
    SLICE_X162Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.805 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.805    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X162Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.859 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.859    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X162Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.913 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.913    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X162Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.967 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.967    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X162Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.021 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    28.021    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X162Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.075 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    28.075    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X162Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.208 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.533    28.741    adjustable_clock/counter2[1]
    SLICE_X164Y289       LUT3 (Prop_lut3_I0_O)        0.128    28.869 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    28.869    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X164Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    29.049 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.049    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X164Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.103 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.103    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X164Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.157 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.157    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X164Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.211 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.211    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X164Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.265 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.265    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X164Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.319 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.338    29.657    adjustable_clock/counter2[0]
    SLICE_X162Y295       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.954 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.954    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X162Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.008 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.008    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X162Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.062 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.062    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X162Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.116 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.116    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X162Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.170 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.001    30.171    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X162Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.225 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.225    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X162Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.358 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.376    30.734    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X164Y300       LUT3 (Prop_lut3_I2_O)        0.128    30.862 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.862    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X164Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.118 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.565    adjustable_clock/clear
    SLICE_X163Y301       FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.418     2.737    adjustable_clock/CLK_OUT1
    SLICE_X163Y301       FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism             -0.460     2.277    
                         clock uncertainty           -0.067     2.210    
    SLICE_X163Y301       FDRE (Setup_fdre_C_R)       -0.253     1.957    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                         -31.565    
  -------------------------------------------------------------------
                         slack                                -29.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 r_dac_I_msb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.733%)  route 0.165ns (58.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.619    -0.692    clk
    SLICE_X166Y166       FDRE                                         r  r_dac_I_msb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y166       FDRE (Prop_fdre_C_Q)         0.118    -0.574 r  r_dac_I_msb_reg[3]/Q
                         net (fo=1, routed)           0.165    -0.409    signalgen/I_Idata[11]
    RAMB36_X10Y33        RAMB36E1                                     r  signalgen/r_memory_I_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.846    -0.792    signalgen/CLK_OUT1
    RAMB36_X10Y33        RAMB36E1                                     r  signalgen/r_memory_I_reg_5/CLKARDCLK
                         clock pessimism              0.140    -0.652    
    RAMB36_X10Y33        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.497    signalgen/r_memory_I_reg_5
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.147%)  route 0.201ns (68.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.584    -0.727    signalgen/CLK_OUT1
    SLICE_X149Y166       FDRE                                         r  signalgen/uart_data_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y166       FDRE (Prop_fdre_C_Q)         0.091    -0.636 r  signalgen/uart_data_count_reg[9]/Q
                         net (fo=13, routed)          0.201    -0.435    signalgen/uart_data_count_reg_n_0_[9]
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.811    -0.827    signalgen/CLK_OUT1
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_1/CLKARDCLK
                         clock pessimism              0.140    -0.687    
    RAMB36_X9Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.147    -0.540    signalgen/r_memory_I_reg_1
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.226%)  route 0.208ns (63.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.588    -0.723    clk
    SLICE_X150Y165       FDRE                                         r  r_dac_I_lsb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y165       FDRE (Prop_fdre_C_Q)         0.118    -0.605 r  r_dac_I_lsb_reg[3]/Q
                         net (fo=1, routed)           0.208    -0.397    signalgen/I_Idata[3]
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.811    -0.827    signalgen/CLK_OUT1
    RAMB36_X9Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_1/CLKARDCLK
                         clock pessimism              0.159    -0.668    
    RAMB36_X9Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.513    signalgen/r_memory_I_reg_1
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SYNCING/r_syncRequestForwarded_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SYNCING/r_syncTrigger_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    -0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.587    -0.724    SYNCING/CLK_OUT1
    SLICE_X161Y168       FDRE                                         r  SYNCING/r_syncRequestForwarded_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDRE (Prop_fdre_C_Q)         0.100    -0.624 r  SYNCING/r_syncRequestForwarded_reg/Q
                         net (fo=2, routed)           0.064    -0.559    SYNCING/r_syncRequestForwarded_reg_n_0
    SLICE_X161Y168       FDRE                                         r  SYNCING/r_syncTrigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.787    -0.851    SYNCING/CLK_OUT1
    SLICE_X161Y168       FDRE                                         r  SYNCING/r_syncTrigger_reg/C
                         clock pessimism              0.127    -0.724    
    SLICE_X161Y168       FDRE (Hold_fdre_C_D)         0.047    -0.677    SYNCING/r_syncTrigger_reg
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.665%)  route 0.222ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.589    -0.722    clk
    SLICE_X150Y162       FDRE                                         r  r_dac_Q_lsb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.118    -0.604 r  r_dac_Q_lsb_reg[2]/Q
                         net (fo=1, routed)           0.222    -0.381    signalgen/I_Qdata[2]
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.815    -0.823    signalgen/CLK_OUT1
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_1/CLKARDCLK
                         clock pessimism              0.159    -0.664    
    RAMB36_X9Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.509    signalgen/r_memory_Q_reg_1
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.665%)  route 0.222ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.589    -0.722    clk
    SLICE_X150Y162       FDRE                                         r  r_dac_Q_lsb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y162       FDRE (Prop_fdre_C_Q)         0.118    -0.604 r  r_dac_Q_lsb_reg[3]/Q
                         net (fo=1, routed)           0.222    -0.381    signalgen/I_Qdata[3]
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.815    -0.823    signalgen/CLK_OUT1
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_1/CLKARDCLK
                         clock pessimism              0.159    -0.664    
    RAMB36_X9Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.509    signalgen/r_memory_Q_reg_1
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.973%)  route 0.219ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    clk
    SLICE_X150Y168       FDRE                                         r  r_dac_I_lsb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y168       FDRE (Prop_fdre_C_Q)         0.118    -0.608 r  r_dac_I_lsb_reg[5]/Q
                         net (fo=1, routed)           0.219    -0.388    signalgen/I_Idata[5]
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.805    -0.833    signalgen/CLK_OUT1
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/CLKARDCLK
                         clock pessimism              0.159    -0.674    
    RAMB36_X9Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.519    signalgen/r_memory_I_reg_2
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.118ns (66.243%)  route 0.060ns (33.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.589    -0.722    clk
    SLICE_X164Y167       FDRE                                         r  r_spiTXMSB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y167       FDRE (Prop_fdre_C_Q)         0.118    -0.604 r  r_spiTXMSB_reg[2]/Q
                         net (fo=2, routed)           0.060    -0.544    DAC_SPI/r_dataToSend_reg[15]_0[10]
    SLICE_X165Y167       FDRE                                         r  DAC_SPI/r_dataToSend_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.788    -0.850    DAC_SPI/CLK_OUT1
    SLICE_X165Y167       FDRE                                         r  DAC_SPI/r_dataToSend_reg[10]/C
                         clock pessimism              0.139    -0.711    
    SLICE_X165Y167       FDRE (Hold_fdre_C_D)         0.032    -0.679    DAC_SPI/r_dataToSend_reg[10]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.590    -0.721    clk
    SLICE_X165Y166       FDRE                                         r  r_spiTXLSB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y166       FDRE (Prop_fdre_C_Q)         0.091    -0.630 r  r_spiTXLSB_reg[7]/Q
                         net (fo=2, routed)           0.060    -0.570    PLL_SPI/I_data[7]
    SLICE_X164Y166       FDRE                                         r  PLL_SPI/r_dataToSend_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.789    -0.849    PLL_SPI/CLK_OUT1
    SLICE_X164Y166       FDRE                                         r  PLL_SPI/r_dataToSend_reg[7]/C
                         clock pessimism              0.139    -0.710    
    SLICE_X164Y166       FDRE (Hold_fdre_C_D)         0.002    -0.708    PLL_SPI/r_dataToSend_reg[7]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 r_tempRegVal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dac_Q_lsb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.264%)  route 0.060ns (39.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.591    -0.720    clk
    SLICE_X165Y163       FDRE                                         r  r_tempRegVal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y163       FDRE (Prop_fdre_C_Q)         0.091    -0.629 r  r_tempRegVal_reg[6]/Q
                         net (fo=15, routed)          0.060    -0.569    r_tempRegVal_reg_n_0_[6]
    SLICE_X164Y163       FDRE                                         r  r_dac_Q_lsb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.791    -0.847    clk
    SLICE_X164Y163       FDRE                                         r  r_dac_Q_lsb_reg[6]/C
                         clock pessimism              0.138    -0.709    
    SLICE_X164Y163       FDRE (Hold_fdre_C_D)         0.001    -0.708    r_dac_Q_lsb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y34    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y33    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y34    signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y34   signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y31   signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y33   signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y32    signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y31    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y32   signalgen/r_memory_Q_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X162Y163  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X162Y163  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X161Y167  r_dacActiveCore_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X161Y167  r_dacActiveCore_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X161Y167  r_dacActiveCore_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X161Y167  r_dacActiveCore_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X163Y168  r_dacActiveCore_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X163Y168  r_dacActiveCore_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X158Y164  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X158Y164  r_dacDataLength_lsb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y163  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y163  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y163  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y163  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y163  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X162Y163  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y167  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y167  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y167  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X161Y167  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.204ns (32.461%)  route 0.424ns (67.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 2.482 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.424    -2.218    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.163     2.482    trx/div/CLK_OUT1
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.351     2.131    
                         clock uncertainty           -0.067     2.064    
    SLICE_X159Y170       FDCE (Recov_fdce_C_CLR)     -0.292     1.772    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.772    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.204ns (32.461%)  route 0.424ns (67.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 2.482 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.424    -2.218    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.163     2.482    trx/div/CLK_OUT1
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.351     2.131    
                         clock uncertainty           -0.067     2.064    
    SLICE_X159Y170       FDCE (Recov_fdce_C_CLR)     -0.292     1.772    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.772    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.204ns (32.461%)  route 0.424ns (67.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 2.482 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.424    -2.218    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.163     2.482    trx/div/CLK_OUT1
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.351     2.131    
                         clock uncertainty           -0.067     2.064    
    SLICE_X159Y170       FDCE (Recov_fdce_C_CLR)     -0.292     1.772    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.772    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.204ns (32.461%)  route 0.424ns (67.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 2.482 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.424    -2.218    trx/div/AR[0]
    SLICE_X159Y170       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.163     2.482    trx/div/CLK_OUT1
    SLICE_X159Y170       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.351     2.131    
                         clock uncertainty           -0.067     2.064    
    SLICE_X159Y170       FDCE (Recov_fdce_C_CLR)     -0.292     1.772    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.772    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.204ns (34.115%)  route 0.394ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.521ns = ( 2.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.394    -2.249    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.160     2.479    trx/div/CLK_OUT1
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.351     2.128    
                         clock uncertainty           -0.067     2.061    
    SLICE_X159Y172       FDCE (Recov_fdce_C_CLR)     -0.292     1.769    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.769    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.204ns (34.115%)  route 0.394ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.521ns = ( 2.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.394    -2.249    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.160     2.479    trx/div/CLK_OUT1
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.351     2.128    
                         clock uncertainty           -0.067     2.061    
    SLICE_X159Y172       FDCE (Recov_fdce_C_CLR)     -0.292     1.769    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.769    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.204ns (34.115%)  route 0.394ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.521ns = ( 2.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.394    -2.249    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.160     2.479    trx/div/CLK_OUT1
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.351     2.128    
                         clock uncertainty           -0.067     2.061    
    SLICE_X159Y172       FDCE (Recov_fdce_C_CLR)     -0.292     1.769    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          1.769    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.204ns (34.115%)  route 0.394ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.521ns = ( 2.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.394    -2.249    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.160     2.479    trx/div/CLK_OUT1
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.351     2.128    
                         clock uncertainty           -0.067     2.061    
    SLICE_X159Y172       FDCE (Recov_fdce_C_CLR)     -0.292     1.769    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.769    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.193%)  route 0.344ns (62.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 2.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.344    -2.298    trx/div/AR[0]
    SLICE_X157Y171       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.161     2.480    trx/div/CLK_OUT1
    SLICE_X157Y171       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.351     2.129    
                         clock uncertainty           -0.067     2.062    
    SLICE_X157Y171       FDCE (Recov_fdce_C_CLR)     -0.292     1.770    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.770    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.193%)  route 0.344ns (62.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.520ns = ( 2.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.643 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.344    -2.298    trx/div/AR[0]
    SLICE_X157Y171       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.161     2.480    trx/div/CLK_OUT1
    SLICE_X157Y171       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.351     2.129    
                         clock uncertainty           -0.067     2.062    
    SLICE_X157Y171       FDCE (Recov_fdce_C_CLR)     -0.292     1.770    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.770    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  4.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.091ns (35.069%)  route 0.168ns (64.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.168    -0.466    trx/div/AR[0]
    SLICE_X156Y171       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X156Y171       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.140    -0.715    
    SLICE_X156Y171       FDCE (Remov_fdce_C_CLR)     -0.086    -0.801    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.086%)  route 0.161ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.161    -0.474    trx/div/AR[0]
    SLICE_X159Y171       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X159Y171       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X159Y171       FDCE (Remov_fdce_C_CLR)     -0.105    -0.820    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.086%)  route 0.161ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.161    -0.474    trx/div/AR[0]
    SLICE_X159Y171       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X159Y171       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X159Y171       FDCE (Remov_fdce_C_CLR)     -0.105    -0.820    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.086%)  route 0.161ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.161    -0.474    trx/div/AR[0]
    SLICE_X159Y171       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X159Y171       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X159Y171       FDCE (Remov_fdce_C_CLR)     -0.105    -0.820    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.086%)  route 0.161ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.161    -0.474    trx/div/AR[0]
    SLICE_X159Y171       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X159Y171       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X159Y171       FDCE (Remov_fdce_C_CLR)     -0.105    -0.820    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.091ns (35.069%)  route 0.168ns (64.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.168    -0.466    trx/div/AR[0]
    SLICE_X157Y171       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X157Y171       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X157Y171       FDCE (Remov_fdce_C_CLR)     -0.105    -0.820    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.091ns (35.069%)  route 0.168ns (64.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.168    -0.466    trx/div/AR[0]
    SLICE_X157Y171       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X157Y171       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X157Y171       FDCE (Remov_fdce_C_CLR)     -0.105    -0.820    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.045%)  route 0.193ns (67.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.193    -0.442    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.782    -0.856    trx/div/CLK_OUT1
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.140    -0.716    
    SLICE_X159Y172       FDCE (Remov_fdce_C_CLR)     -0.105    -0.821    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.045%)  route 0.193ns (67.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.193    -0.442    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.782    -0.856    trx/div/CLK_OUT1
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.140    -0.716    
    SLICE_X159Y172       FDCE (Remov_fdce_C_CLR)     -0.105    -0.821    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.045%)  route 0.193ns (67.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.585    -0.726    trx/CLK_OUT1
    SLICE_X157Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.635 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.193    -0.442    trx/div/AR[0]
    SLICE_X159Y172       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.782    -0.856    trx/div/CLK_OUT1
    SLICE_X159Y172       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.140    -0.716    
    SLICE_X159Y172       FDCE (Remov_fdce_C_CLR)     -0.105    -0.821    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.379    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_OB)    1.370     1.736 r  OBUFDS_DACData1[11]/OB
                         net (fo=0)                   0.000     1.736    DACData1_N[11]
    AK38                                                              r  DACData1_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_O)     1.370     1.736 r  OBUFDS_DACData1[11]/O
                         net (fo=0)                   0.000     1.736    DACData1_P[11]
    AJ38                                                              r  DACData1_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_OB)    1.340     1.706 r  OBUFDS_DACData1[4]/OB
                         net (fo=0)                   0.000     1.706    DACData1_N[4]
    AB42                                                              r  DACData1_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_O)     1.340     1.706 r  OBUFDS_DACData1[4]/O
                         net (fo=0)                   0.000     1.706    DACData1_P[4]
    AB41                                                              r  DACData1_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[10]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[10]
    Y40                                                               r  DACData1_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[10]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[10]
    W40                                                               r  DACData1_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[7]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[7]
    AH36                                                              r  DACData1_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[7]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[7]
    AG36                                                              r  DACData1_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_OB)    1.324     1.690 r  OBUFDS_DACData1[9]/OB
                         net (fo=0)                   0.000     1.690    DACData1_N[9]
    V34                                                               r  DACData1_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_O)     1.324     1.690 r  OBUFDS_DACData1[9]/O
                         net (fo=0)                   0.000     1.690    DACData1_P[9]
    V33                                                               r  DACData1_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.829 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.829    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.829 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.829    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.577    -0.064    adjustable_clock/CLK_OUT1
    SLICE_X164Y164       LUT3 (Prop_lut3_I0_O)        0.043    -0.021 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.383     4.362    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366     4.728 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000     4.728    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_OB)    1.316     6.044 r  OBUFDS_DACData7[3]/OB
                         net (fo=0)                   0.000     6.044    DACData7_N[3]
    K38                                                               r  DACData7_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.577    -0.064    adjustable_clock/CLK_OUT1
    SLICE_X164Y164       LUT3 (Prop_lut3_I0_O)        0.043    -0.021 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.383     4.362    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366     4.728 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000     4.728    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_O)     1.316     6.044 r  OBUFDS_DACData7[3]/O
                         net (fo=0)                   0.000     6.044    DACData7_P[3]
    K37                                                               r  DACData7_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.577    -0.064    adjustable_clock/CLK_OUT1
    SLICE_X164Y164       LUT3 (Prop_lut3_I0_O)        0.043    -0.021 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.286     4.265    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366     4.631 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000     4.631    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_OB)    1.340     5.971 r  OBUFDS_DACData7[2]/OB
                         net (fo=0)                   0.000     5.971    DACData7_N[2]
    L37                                                               r  DACData7_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     3.105 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     4.203    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -3.868 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -1.734    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.641 f  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.577    -0.064    adjustable_clock/CLK_OUT1
    SLICE_X164Y164       LUT3 (Prop_lut3_I0_O)        0.043    -0.021 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          4.286     4.265    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366     4.631 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000     4.631    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_O)     1.340     5.971 r  OBUFDS_DACData7[2]/O
                         net (fo=0)                   0.000     5.971    DACData7_P[2]
    M36                                                               r  DACData7_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 2.334ns (27.470%)  route 6.163ns (72.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X158Y170       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y170       FDSE (Prop_fdse_C_Q)         0.259    -2.588 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           6.163     3.576    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075     5.651 r  UART_Buffer/O
                         net (fo=0)                   0.000     5.651    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 1.685ns (22.348%)  route 5.856ns (77.652%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.458    -2.683    adjustable_clock/CLK_OUT1
    SLICE_X159Y298       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223    -2.460 r  adjustable_clock/clk_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           5.856     3.397    lopt_50
    H38                  OBUFDS (Prop_obufds_I_OB)    1.462     4.859 r  OBUFDS_DACData6[11]/OB
                         net (fo=0)                   0.000     4.859    DACData6_N[11]
    G38                                                               r  DACData6_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 1.685ns (22.348%)  route 5.856ns (77.652%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.458    -2.683    adjustable_clock/CLK_OUT1
    SLICE_X159Y298       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDRE (Prop_fdre_C_Q)         0.223    -2.460 r  adjustable_clock/clk_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           5.856     3.397    lopt_50
    H38                  OBUFDS (Prop_obufds_I_O)     1.462     4.859 r  OBUFDS_DACData6[11]/O
                         net (fo=0)                   0.000     4.859    DACData6_P[11]
    H38                                                               r  DACData6_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[10]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.115ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.957     1.819    adjustable_clock/CLK_OUT1
    SLICE_X164Y164       LUT3 (Prop_lut3_I0_O)        0.035     1.854 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.548     3.402    adjustable_clock_n_0
    OLOGIC_X1Y72         ODDR                                         f  ODDR_DACData8[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.221     3.623 r  ODDR_DACData8[10]/Q
                         net (fo=1, routed)           0.000     3.623    w_DACData8_toDIFF[10]
    P30                  OBUFDS (Prop_obufds_I_OB)    0.894     4.517 r  OBUFDS_DACData8[10]/OB
                         net (fo=0)                   0.000     4.517    DACData8_N[10]
    N31                                                               r  DACData8_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[10]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.115ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.957     1.819    adjustable_clock/CLK_OUT1
    SLICE_X164Y164       LUT3 (Prop_lut3_I0_O)        0.035     1.854 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.548     3.402    adjustable_clock_n_0
    OLOGIC_X1Y72         ODDR                                         f  ODDR_DACData8[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.221     3.623 r  ODDR_DACData8[10]/Q
                         net (fo=1, routed)           0.000     3.623    w_DACData8_toDIFF[10]
    P30                  OBUFDS (Prop_obufds_I_O)     0.894     4.517 r  OBUFDS_DACData8[10]/O
                         net (fo=0)                   0.000     4.517    DACData8_P[10]
    P30                                                               r  DACData8_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[9]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 1.800ns (24.856%)  route 5.442ns (75.144%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.393    -2.748    signalgen/CLK_OUT1
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_I_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y31        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800    -0.948 r  signalgen/r_memory_I_reg_4/DOBDO[1]
                         net (fo=2, routed)           5.442     4.494    w_DACData_I[9]
    OLOGIC_X0Y270        ODDR                                         r  ODDR_DACData1[9]/D1
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 1.274ns (23.919%)  route 4.052ns (76.081%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.043    -1.638    clk
    AA29                 OBUFDS (Prop_obufds_I_OB)    1.191    -0.447 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000    -0.447    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 1.274ns (23.919%)  route 4.052ns (76.081%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.043    -1.638    clk
    AA29                 OBUFDS (Prop_obufds_I_O)     1.191    -0.447 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000    -0.447    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.328ns  (logic 1.285ns (24.124%)  route 4.043ns (75.876%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.034    -1.647    clk
    AA34                 OBUFDS (Prop_obufds_I_OB)    1.202    -0.445 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000    -0.445    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.328ns  (logic 1.285ns (24.124%)  route 4.043ns (75.876%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.034    -1.647    clk
    AA34                 OBUFDS (Prop_obufds_I_O)     1.202    -0.445 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000    -0.445    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 1.307ns (24.437%)  route 4.042ns (75.563%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.033    -1.648    clk
    AE32                 OBUFDS (Prop_obufds_I_OB)    1.224    -0.424 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000    -0.424    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 1.307ns (24.437%)  route 4.042ns (75.563%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.033    -1.648    clk
    AE32                 OBUFDS (Prop_obufds_I_O)     1.224    -0.424 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000    -0.424    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.384ns  (logic 1.357ns (25.209%)  route 4.027ns (74.791%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.018    -1.663    clk
    AC40                 OBUFDS (Prop_obufds_I_OB)    1.274    -0.389 r  OBUFDS_DATACLK[2]/OB
                         net (fo=0)                   0.000    -0.389    DATACLK_N[2]
    AC41                                                              r  DATACLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.384ns  (logic 1.357ns (25.209%)  route 4.027ns (74.791%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.018    -1.663    clk
    AC40                 OBUFDS (Prop_obufds_I_O)     1.274    -0.389 r  OBUFDS_DATACLK[2]/O
                         net (fo=0)                   0.000    -0.389    DATACLK_P[2]
    AC40                                                              r  DATACLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 1.381ns (25.557%)  route 4.023ns (74.443%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.014    -1.667    clk
    AF41                 OBUFDS (Prop_obufds_I_OB)    1.298    -0.369 r  OBUFDS_DATACLK[1]/OB
                         net (fo=0)                   0.000    -0.369    DATACLK_N[1]
    AG41                                                              r  DATACLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 1.381ns (25.557%)  route 4.023ns (74.443%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         2.014    -1.667    clk
    AF41                 OBUFDS (Prop_obufds_I_O)     1.298    -0.369 r  OBUFDS_DATACLK[1]/O
                         net (fo=0)                   0.000    -0.369    DATACLK_P[1]
    AF41                                                              r  DATACLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 0.636ns (10.636%)  route 5.343ns (89.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           5.343     5.979    rcv/dataRcv
    SLICE_X152Y157       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.170    -2.511    rcv/CLK_OUT1
    SLICE_X152Y157       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.281ns  (logic 0.143ns (4.345%)  route 3.138ns (95.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.138     3.281    rcv/dataRcv
    SLICE_X152Y157       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.792    -0.846    rcv/CLK_OUT1
    SLICE_X152Y157       FDRE                                         r  rcv/r_DataR_reg/C





