!!!!! DO NOT EDIT THIS FILE !!!!!
***** Section 0 *****
pins: 28
flash: 2048
ram: 128
eeprom: 128
config: 23C4
config2: 3EFF
configmask: 3FFF
config2mask: 3FFF
simconf: 1
portbpullupsconf: 5
vrefconf: 5,2
compinoutconf: 3,2,0,1,9,10,a,4,a,5
compconf: 9
analogconf: 14
adcconf: 8
inonlyconf: e,3
portsconf: 6
portbintconf: 5
int0conf: 2,b,0
intconf: 4
tmr0conf: 2,a,4
tmr1conf: 2,c,0
tmr1gconf: 5,b,5
tmr2conf: 2
ccp1conf: 6,c,2
ccp2conf: 3,c,1
ccp3conf: 1,x,0
eeconf: 3
uartconf: 7
***** Section 1 *****
; bank0
000	000	XXXX	00	00
001	001	TMR0	00	FF
002	002	PCL	00	FF
003	003	STATUS	18	FF
004	004	FSR	00	FF
005	005	PORTA	00	FF
006	006	PORTB	00	FF
007	007	PORTC	00	FF
008	008	XXXX	00	00
009	009	PORTE	00	08
00A	00A	PCLATH	00	1F
00B	00B	INTCON	00	FF
00C	00C	PIR1	00	7F
00D	00D	PIR2	00	FD
00E	00E	TMR1L	00	FF
00F	00F	TMR1H	00	FF
010	010	T1CON	00	FF
011	011	TMR2	00	FF
012	012	T2CON	00	7F
013	013	SSPBUF	00	FF
014	014	SSPCON	00	FF
015	015	CCPR1L	00	FF
016	016	CCPR1H	00	FF
017	017	CCP1CON	00	FF
018	018	RCSTA	00	FF
019	019	TXREG	00	FF
01A	01A	RCREG	00	FF
01B	01B	CCPR2L	00	FF
01C	01C	CCPR2H	00	FF
01D	01D	CCP2CON	00	3F
01E	01E	ADRESH	00	FF
01F	01F	ADCON0	00	FF
020	020	RAM	00	FF
021	021	RAM	00	FF
022	022	RAM	00	FF
023	023	RAM	00	FF
024	024	RAM	00	FF
025	025	RAM	00	FF
026	026	RAM	00	FF
027	027	RAM	00	FF
028	028	RAM	00	FF
029	029	RAM	00	FF
02A	02A	RAM	00	FF
02B	02B	RAM	00	FF
02C	02C	RAM	00	FF
02D	02D	RAM	00	FF
02E	02E	RAM	00	FF
02F	02F	RAM	00	FF
030	030	RAM	00	FF
031	031	RAM	00	FF
032	032	RAM	00	FF
033	033	RAM	00	FF
034	034	RAM	00	FF
035	035	RAM	00	FF
036	036	RAM	00	FF
037	037	RAM	00	FF
038	038	RAM	00	FF
039	039	RAM	00	FF
03A	03A	RAM	00	FF
03B	03B	RAM	00	FF
03C	03C	RAM	00	FF
03D	03D	RAM	00	FF
03E	03E	RAM	00	FF
03F	03F	RAM	00	FF
040	040	RAM	00	FF
041	041	RAM	00	FF
042	042	RAM	00	FF
043	043	RAM	00	FF
044	044	RAM	00	FF
045	045	RAM	00	FF
046	046	RAM	00	FF
047	047	RAM	00	FF
048	048	RAM	00	FF
049	049	RAM	00	FF
04A	04A	RAM	00	FF
04B	04B	RAM	00	FF
04C	04C	RAM	00	FF
04D	04D	RAM	00	FF
04E	04E	RAM	00	FF
04F	04F	RAM	00	FF
050	050	RAM	00	FF
051	051	RAM	00	FF
052	052	RAM	00	FF
053	053	RAM	00	FF
054	054	RAM	00	FF
055	055	RAM	00	FF
056	056	RAM	00	FF
057	057	RAM	00	FF
058	058	RAM	00	FF
059	059	RAM	00	FF
05A	05A	RAM	00	FF
05B	05B	RAM	00	FF
05C	05C	RAM	00	FF
05D	05D	RAM	00	FF
05E	05E	RAM	00	FF
05F	05F	RAM	00	FF
060	060	RAM	00	FF
061	061	RAM	00	FF
062	062	RAM	00	FF
063	063	RAM	00	FF
064	064	RAM	00	FF
065	065	RAM	00	FF
066	066	RAM	00	FF
067	067	RAM	00	FF
068	068	RAM	00	FF
069	069	RAM	00	FF
06A	06A	RAM	00	FF
06B	06B	RAM	00	FF
06C	06C	RAM	00	FF
06D	06D	RAM	00	FF
06E	06E	RAM	00	FF
06F	06F	RAM	00	FF
070	070	RAM	00	FF
071	071	RAM	00	FF
072	072	RAM	00	FF
073	073	RAM	00	FF
074	074	RAM	00	FF
075	075	RAM	00	FF
076	076	RAM	00	FF
077	077	RAM	00	FF
078	078	RAM	00	FF
079	079	RAM	00	FF
07A	07A	RAM	00	FF
07B	07B	RAM	00	FF
07C	07C	RAM	00	FF
07D	07D	RAM	00	FF
07E	07E	RAM	00	FF
07F	07F	RAM	00	FF
; bank1
080	000	XXXX	00	00
081	081	OPTION_REG	FF	FF
082	002	XXXX	00	00
083	003	XXXX	00	00
084	004	XXXX	00	00
085	085	TRISA	FF	FF
086	086	TRISB	FF	FF
087	087	TRISC	FF	FF
088	088	XXXX	00	00
089	089	TRISE	08	08
08A	00A	XXXX	00	00
08B	00B	XXXX	00	00
08C	08C	PIE1	00	7F
08D	08D	PIE2	00	FD
08E	08E	PCON	10	33
08F	08F	OSCCON	60	7F
090	090	OSCTUNE	00	1F
091	091	SSPCON2	00	FF
092	092	PR2	FF	FF
093	093	SSPADD	00	FF
094	094	SSPSTAT	00	FF
095	095	WPUB	FF	FF
096	096	IOCB	00	FF
097	097	VRCON	00	FF
098	098	TXSTA	02	FF
099	099	SPBRG	00	FF
09A	09A	SPBRGH	00	FF
09B	09B	PWM1CON	00	FF
09C	09C	ECCPAS	00	FF
09D	09D	PSTRCON	01	1F
09E	09E	ADRESL	00	FF
09F	09F	ADCON1	00	B0
0A0	0A0	RAM	00	FF
0A1	0A1	RAM	00	FF
0A2	0A2	RAM	00	FF
0A3	0A3	RAM	00	FF
0A4	0A4	RAM	00	FF
0A5	0A5	RAM	00	FF
0A6	0A6	RAM	00	FF
0A7	0A7	RAM	00	FF
0A8	0A8	RAM	00	FF
0A9	0A9	RAM	00	FF
0AA	0AA	RAM	00	FF
0AB	0AB	RAM	00	FF
0AC	0AC	RAM	00	FF
0AD	0AD	RAM	00	FF
0AE	0AE	RAM	00	FF
0AF	0AF	RAM	00	FF
0B0	0B0	RAM	00	FF
0B1	0B1	RAM	00	FF
0B2	0B2	RAM	00	FF
0B3	0B3	RAM	00	FF
0B4	0B4	RAM	00	FF
0B5	0B5	RAM	00	FF
0B6	0B6	RAM	00	FF
0B7	0B7	RAM	00	FF
0B8	0B8	RAM	00	FF
0B9	0B9	RAM	00	FF
0BA	0BA	RAM	00	FF
0BB	0BB	RAM	00	FF
0BC	0BC	RAM	00	FF
0BD	0BD	RAM	00	FF
0BE	0BE	RAM	00	FF
0BF	0BF	RAM	00	FF
0C0	0C0	XXXX	00	00
0C1	0C1	XXXX	00	00
0C2	0C2	XXXX	00	00
0C3	0C3	XXXX	00	00
0C4	0C4	XXXX	00	00
0C5	0C5	XXXX	00	00
0C6	0C6	XXXX	00	00
0C7	0C7	XXXX	00	00
0C8	0C8	XXXX	00	00
0C9	0C9	XXXX	00	00
0CA	0CA	XXXX	00	00
0CB	0CB	XXXX	00	00
0CC	0CC	XXXX	00	00
0CD	0CD	XXXX	00	00
0CE	0CE	XXXX	00	00
0CF	0CF	XXXX	00	00
0D0	0D0	XXXX	00	00
0D1	0D1	XXXX	00	00
0D2	0D2	XXXX	00	00
0D3	0D3	XXXX	00	00
0D4	0D4	XXXX	00	00
0D5	0D5	XXXX	00	00
0D6	0D6	XXXX	00	00
0D7	0D7	XXXX	00	00
0D8	0D8	XXXX	00	00
0D9	0D9	XXXX	00	00
0DA	0DA	XXXX	00	00
0DB	0DB	XXXX	00	00
0DC	0DC	XXXX	00	00
0DD	0DD	XXXX	00	00
0DE	0DE	XXXX	00	00
0DF	0DF	XXXX	00	00
0E0	0E0	XXXX	00	00
0E1	0E1	XXXX	00	00
0E2	0E2	XXXX	00	00
0E3	0E3	XXXX	00	00
0E4	0E4	XXXX	00	00
0E5	0E5	XXXX	00	00
0E6	0E6	XXXX	00	00
0E7	0E7	XXXX	00	00
0E8	0E8	XXXX	00	00
0E9	0E9	XXXX	00	00
0EA	0EA	XXXX	00	00
0EB	0EB	XXXX	00	00
0EC	0EC	XXXX	00	00
0ED	0ED	XXXX	00	00
0EE	0EE	XXXX	00	00
0EF	0EF	XXXX	00	00
0F0	070	XXXX	00	00
0F1	071	XXXX	00	00
0F2	072	XXXX	00	00
0F3	073	XXXX	00	00
0F4	074	XXXX	00	00
0F5	075	XXXX	00	00
0F6	076	XXXX	00	00
0F7	077	XXXX	00	00
0F8	078	XXXX	00	00
0F9	079	XXXX	00	00
0FA	07A	XXXX	00	00
0FB	07B	XXXX	00	00
0FC	07C	XXXX	00	00
0FD	07D	XXXX	00	00
0FE	07E	XXXX	00	00
0FF	07F	XXXX	00	00
; bank2
100	000	XXXX	00	00
101	001	XXXX	00	00
102	002	XXXX	00	00
103	003	XXXX	00	00
104	004	XXXX	00	00
105	105	WDTCON	08	1F
106	006	XXXX	00	00
107	107	CM1CON0	00	F7
108	108	CM2CON0	00	F7
109	109	CM2CON1	02	F3
10A	00A	XXXX	00	00
10B	00B	XXXX	00	00
10C	10C	EEDAT	00	FF
10D	10D	EEADR	00	FF
10E	10E	EEDATH	00	3F
10F	10F	EEADRH	00	0F
110	110	XXXX	00	00
111	111	XXXX	00	00
112	112	XXXX	00	00
113	113	XXXX	00	00
114	114	XXXX	00	00
115	115	XXXX	00	00
116	116	XXXX	00	00
117	117	XXXX	00	00
118	118	XXXX	00	00
119	119	XXXX	00	00
11A	11A	XXXX	00	00
11B	11B	XXXX	00	00
11C	11C	XXXX	00	00
11D	11D	XXXX	00	00
11E	11E	XXXX	00	00
11F	11F	XXXX	00	00
120	120	XXXX	00	00
121	121	XXXX	00	00
122	122	XXXX	00	00
123	123	XXXX	00	00
124	124	XXXX	00	00
125	125	XXXX	00	00
126	126	XXXX	00	00
127	127	XXXX	00	00
128	128	XXXX	00	00
129	129	XXXX	00	00
12A	12A	XXXX	00	00
12B	12B	XXXX	00	00
12C	12C	XXXX	00	00
12D	12D	XXXX	00	00
12E	12E	XXXX	00	00
12F	12F	XXXX	00	00
130	130	XXXX	00	00
131	131	XXXX	00	00
132	132	XXXX	00	00
133	133	XXXX	00	00
134	134	XXXX	00	00
135	135	XXXX	00	00
136	136	XXXX	00	00
137	137	XXXX	00	00
138	138	XXXX	00	00
139	139	XXXX	00	00
13A	13A	XXXX	00	00
13B	13B	XXXX	00	00
13C	13C	XXXX	00	00
13D	13D	XXXX	00	00
13E	13E	XXXX	00	00
13F	13F	XXXX	00	00
140	140	XXXX	00	00
141	141	XXXX	00	00
142	142	XXXX	00	00
143	143	XXXX	00	00
144	144	XXXX	00	00
145	145	XXXX	00	00
146	146	XXXX	00	00
147	147	XXXX	00	00
148	148	XXXX	00	00
149	149	XXXX	00	00
14A	14A	XXXX	00	00
14B	14B	XXXX	00	00
14C	14C	XXXX	00	00
14D	14D	XXXX	00	00
14E	14E	XXXX	00	00
14F	14F	XXXX	00	00
150	150	XXXX	00	00
151	151	XXXX	00	00
152	152	XXXX	00	00
153	153	XXXX	00	00
154	154	XXXX	00	00
155	155	XXXX	00	00
156	156	XXXX	00	00
157	157	XXXX	00	00
158	158	XXXX	00	00
159	159	XXXX	00	00
15A	15A	XXXX	00	00
15B	15B	XXXX	00	00
15C	15C	XXXX	00	00
15D	15D	XXXX	00	00
15E	15E	XXXX	00	00
15F	15F	XXXX	00	00
160	160	XXXX	00	00
161	161	XXXX	00	00
162	162	XXXX	00	00
163	163	XXXX	00	00
164	164	XXXX	00	00
165	165	XXXX	00	00
166	166	XXXX	00	00
167	167	XXXX	00	00
168	168	XXXX	00	00
169	169	XXXX	00	00
16A	16A	XXXX	00	00
16B	16B	XXXX	00	00
16C	16C	XXXX	00	00
16D	16D	XXXX	00	00
16E	16E	XXXX	00	00
16F	16F	XXXX	00	00
170	070	XXXX	00	00
171	071	XXXX	00	00
172	072	XXXX	00	00
173	073	XXXX	00	00
174	074	XXXX	00	00
175	075	XXXX	00	00
176	076	XXXX	00	00
177	077	XXXX	00	00
178	078	XXXX	00	00
179	079	XXXX	00	00
17A	07A	XXXX	00	00
17B	07B	XXXX	00	00
17C	07C	XXXX	00	00
17D	07D	XXXX	00	00
17E	07E	XXXX	00	00
17F	07F	XXXX	00	00
; bank3
180	000	XXXX	00	00
181	081	XXXX	00	00
182	002	XXXX	00	00
183	003	XXXX	00	00
184	004	XXXX	00	00
185	185	SRCON	00	FD
186	086	XXXX	00	00
187	187	BAUDCTL	40	DB
188	188	ANSEL	1F	1F
189	189	ANSELH	3F	3F
18A	00A	XXXX	00	00
18B	00B	XXXX	00	00
18C	18C	EECON1	00	8F
18D	18D	XXXX	00	00
18E	18E	XXXX	00	00
18F	18F	XXXX	00	00
190	190	XXXX	00	00
191	191	XXXX	00	00
192	192	XXXX	00	00
193	193	XXXX	00	00
194	194	XXXX	00	00
195	195	XXXX	00	00
196	196	XXXX	00	00
197	197	XXXX	00	00
198	198	XXXX	00	00
199	199	XXXX	00	00
19A	19A	XXXX	00	00
19B	19B	XXXX	00	00
19C	19C	XXXX	00	00
19D	19D	XXXX	00	00
19E	19E	XXXX	00	00
19F	19F	XXXX	00	00
1A0	1A0	XXXX	00	00
1A1	1A1	XXXX	00	00
1A2	1A2	XXXX	00	00
1A3	1A3	XXXX	00	00
1A4	1A4	XXXX	00	00
1A5	1A5	XXXX	00	00
1A6	1A6	XXXX	00	00
1A7	1A7	XXXX	00	00
1A8	1A8	XXXX	00	00
1A9	1A9	XXXX	00	00
1AA	1AA	XXXX	00	00
1AB	1AB	XXXX	00	00
1AC	1AC	XXXX	00	00
1AD	1AD	XXXX	00	00
1AE	1AE	XXXX	00	00
1AF	1AF	XXXX	00	00
1B0	1B0	XXXX	00	00
1B1	1B1	XXXX	00	00
1B2	1B2	XXXX	00	00
1B3	1B3	XXXX	00	00
1B4	1B4	XXXX	00	00
1B5	1B5	XXXX	00	00
1B6	1B6	XXXX	00	00
1B7	1B7	XXXX	00	00
1B8	1B8	XXXX	00	00
1B9	1B9	XXXX	00	00
1BA	1BA	XXXX	00	00
1BB	1BB	XXXX	00	00
1BC	1BC	XXXX	00	00
1BD	1BD	XXXX	00	00
1BE	1BE	XXXX	00	00
1BF	1BF	XXXX	00	00
1C0	1C0	XXXX	00	00
1C1	1C1	XXXX	00	00
1C2	1C2	XXXX	00	00
1C3	1C3	XXXX	00	00
1C4	1C4	XXXX	00	00
1C5	1C5	XXXX	00	00
1C6	1C6	XXXX	00	00
1C7	1C7	XXXX	00	00
1C8	1C8	XXXX	00	00
1C9	1C9	XXXX	00	00
1CA	1CA	XXXX	00	00
1CB	1CB	XXXX	00	00
1CC	1CC	XXXX	00	00
1CD	1CD	XXXX	00	00
1CE	1CE	XXXX	00	00
1CF	1CF	XXXX	00	00
1D0	1D0	XXXX	00	00
1D1	1D1	XXXX	00	00
1D2	1D2	XXXX	00	00
1D3	1D3	XXXX	00	00
1D4	1D4	XXXX	00	00
1D5	1D5	XXXX	00	00
1D6	1D6	XXXX	00	00
1D7	1D7	XXXX	00	00
1D8	1D8	XXXX	00	00
1D9	1D9	XXXX	00	00
1DA	1DA	XXXX	00	00
1DB	1DB	XXXX	00	00
1DC	1DC	XXXX	00	00
1DD	1DD	XXXX	00	00
1DE	1DE	XXXX	00	00
1DF	1DF	XXXX	00	00
1E0	1E0	XXXX	00	00
1E1	1E1	XXXX	00	00
1E2	1E2	XXXX	00	00
1E3	1E3	XXXX	00	00
1E4	1E4	XXXX	00	00
1E5	1E5	XXXX	00	00
1E6	1E6	XXXX	00	00
1E7	1E7	XXXX	00	00
1E8	1E8	XXXX	00	00
1E9	1E9	XXXX	00	00
1EA	1EA	XXXX	00	00
1EB	1EB	XXXX	00	00
1EC	1EC	XXXX	00	00
1ED	1ED	XXXX	00	00
1EE	1EE	XXXX	00	00
1EF	1EF	XXXX	00	00
1F0	070	XXXX	00	00
1F1	071	XXXX	00	00
1F2	072	XXXX	00	00
1F3	073	XXXX	00	00
1F4	074	XXXX	00	00
1F5	075	XXXX	00	00
1F6	076	XXXX	00	00
1F7	077	XXXX	00	00
1F8	078	XXXX	00	00
1F9	079	XXXX	00	00
1FA	07A	XXXX	00	00
1FB	07B	XXXX	00	00
1FC	07C	XXXX	00	00
1FD	07D	XXXX	00	00
1FE	07E	XXXX	00	00
1FF	07F	XXXX	00	00
***** Section 2 *****
; registers - bank0
	INDF EQU 0x0
	TMR0 EQU 0x1
	PCL EQU 0x2
	STATUS EQU 0x3
	FSR EQU 0x4
	PORTA EQU 0x5
	PORTB EQU 0x6
	PORTC EQU 0x7
	PORTE EQU 0x9
	PCLATH EQU 0xA
	INTCON EQU 0xB
	PIR1 EQU 0xC
	PIR2 EQU 0xD
	TMR1L EQU 0xE
	TMR1H EQU 0xF
	T1CON EQU 0x10
	TMR2 EQU 0x11
	T2CON EQU 0x12
	SSPBUF EQU 0x13
	SSPCON EQU 0x14
	CCPR1L EQU 0x15
	CCPR1H EQU 0x16
	CCP1CON EQU 0x17
	RCSTA EQU 0x18
	TXREG EQU 0x19
	RCREG EQU 0x1A
	CCPR2L EQU 0x1B
	CCPR2H EQU 0x1C
	CCP2CON EQU 0x1D
	ADRESH EQU 0x1E
	ADCON0 EQU 0x1F
; registers - bank1
	OPTION_REG EQU 0x81
	OPTION EQU 0x81
	TRISA EQU 0x85
	TRISB EQU 0x86
	TRISC EQU 0x87
	TRISE EQU 0x89
	PIE1 EQU 0x8C
	PIE2 EQU 0x8D
	PCON EQU 0x8E
	OSCCON EQU 0x8F
	OSCTUNE EQU 0x90
	SSPCON2 EQU 0x91
	PR2 EQU 0x92
	SSPADD EQU 0x93
	SSPMSK EQU 0x93
	MSK EQU 0x93
	SSPSTAT EQU 0x94
	WPUB EQU 0x95
	IOCB EQU 0x96
	VRCON EQU 0x97
	TXSTA EQU 0x98
	SPBRG EQU 0x99
	SPBRGH EQU 0x9A
	PWM1CON EQU 0x9B
	ECCPAS EQU 0x9C
	PSTRCON EQU 0x9D
	ADRESL EQU 0x9E
	ADCON1 EQU 0x9F
; registers - bank2
	WDTCON EQU 0x105
	CM1CON0 EQU 0x107
	CM2CON0 EQU 0x108
	CM2CON1 EQU 0x109
	EEDATA EQU 0x10C
	EEDAT EQU 0x10C
	EEADR EQU 0x10D
	EEDATH EQU 0x10E
	EEADRH EQU 0x10F
; registers - bank3
	SRCON EQU 0x185
	BAUDCTL EQU 0x187
	ANSEL EQU 0x188
	ANSELH EQU 0x189
	EECON1 EQU 0x18C
	EECON2 EQU 0x18D
***** Section 3 *****
; STATUS bits
	IRP EQU 0x7
	RP1 EQU 0x6
	RP0 EQU 0x5
	NOT_TO EQU 0x4
	NOT_PD EQU 0x3
	Z EQU 0x2
	DC EQU 0x1
	C EQU 0x0
; INTCON bits
	GIE EQU 0x7
	PEIE EQU 0x6
	T0IE EQU 0x5
	TMR0IE EQU 0x5
	INTE EQU 0x4
	RBIE EQU 0x3
	T0IF EQU 0x2
	TMR0IF EQU 0x2
	INTF EQU 0x1
	RBIF EQU 0x0
; PIR1 bits
	ADIF EQU 0x6
	RCIF EQU 0x5
	TXIF EQU 0x4
	SSPIF EQU 0x3
	CCP1IF EQU 0x2
	TMR2IF EQU 0x1
	TMR1IF EQU 0x0
; PIR2 bits
	OSFIF EQU 0x7
	C2IF EQU 0x6
	C1IF EQU 0x5
	EEIF EQU 0x4
	BCLIF EQU 0x3
	ULPWUIF EQU 0x2
	CCP2IF EQU 0x0
; T1CON bits
	T1GIV EQU 0x7
	TMR1GE EQU 0x6
	T1CKPS1 EQU 0x5
	T1CKPS0 EQU 0x4
	T1OSCEN EQU 0x3
	NOT_T1SYNC EQU 0x2
	T1INSYNC EQU 0x2
	T1SYNC EQU 0x2
	TMR1CS EQU 0x1
	TMR1ON EQU 0x0
; T2CON bits
	TOUTPS3 EQU 0x6
	TOUTPS2 EQU 0x5
	TOUTPS1 EQU 0x4
	TOUTPS0 EQU 0x3
	TMR2ON EQU 0x2
	T2CKPS1 EQU 0x1
	T2CKPS0 EQU 0x0
; SSPCON bits
	WCOL EQU 0x7
	SSPOV EQU 0x6
	SSPEN EQU 0x5
	CKP EQU 0x4
	SSPM3 EQU 0x3
	SSPM2 EQU 0x2
	SSPM1 EQU 0x1
	SSPM0 EQU 0x0
; CCP1CON bits
	P1M1 EQU 0x7
	P1M0 EQU 0x6
	DC1B1 EQU 0x5
	CCP1X EQU 0x5
	DC1B0 EQU 0x4
	CCP1Y EQU 0x4
	CCP1M3 EQU 0x3
	CCP1M2 EQU 0x2
	CCP1M1 EQU 0x1
	CCP1M0 EQU 0x0
; RCSTA bits
	SPEN EQU 0x7
	RX9 EQU 0x6
	RC9 EQU 0x6
	NOT_RC8 EQU 0x6
	RC8_9 EQU 0x6
	SREN EQU 0x5
	CREN EQU 0x4
	ADDEN EQU 0x3
	FERR EQU 0x2
	OERR EQU 0x1
	RX9D EQU 0x0
	RCD8 EQU 0x0
; CCP2CON bits
	CCP2X EQU 0x5
	DC2B1 EQU 0x5
	CCP2Y EQU 0x4
	DC2B0 EQU 0x4
	CCP2M3 EQU 0x3
	CCP2M2 EQU 0x2
	CCP2M1 EQU 0x1
	CCP2M0 EQU 0x0
; ADCON0 bits
	ADCS1 EQU 0x7
	ADCS0 EQU 0x6
	CHS3 EQU 0x5
	CHS2 EQU 0x4
	CHS1 EQU 0x3
	CHS0 EQU 0x2
	GO EQU 0x1
	NOT_DONE EQU 0x1
	GO_DONE EQU 0x1
	ADON EQU 0x0
; OPTION_REG bits
	NOT_RBPU EQU 0x7
	INTEDG EQU 0x6
	T0CS EQU 0x5
	T0SE EQU 0x4
	PSA EQU 0x3
	PS2 EQU 0x2
	PS1 EQU 0x1
	PS0 EQU 0x0
; PIE1 bits
	ADIE EQU 0x6
	RCIE EQU 0x5
	TXIE EQU 0x4
	SSPIE EQU 0x3
	CCP1IE EQU 0x2
	TMR2IE EQU 0x1
	TMR1IE EQU 0x0
; PIE2 bits
	OSFIE EQU 0x7
	C2IE EQU 0x6
	C1IE EQU 0x5
	EEIE EQU 0x4
	BCLIE EQU 0x3
	ULPWUIE EQU 0x2
	CCP2IE EQU 0x0
; PCON bits
	ULPWUE EQU 0x5
	SBOREN EQU 0x4
	NOT_POR EQU 0x1
	NOT_BO EQU 0x0
	NOT_BOR EQU 0x0
; OSCCON bits
	IRCF2 EQU 0x6
	IRCF1 EQU 0x5
	IRCF0 EQU 0x4
	OSTS EQU 0x3
	HTS EQU 0x2
	LTS EQU 0x1
	SCS EQU 0x0
; OSCTUNE bits
	TUN4 EQU 0x4
	TUN3 EQU 0x3
	TUN2 EQU 0x2
	TUN1 EQU 0x1
	TUN0 EQU 0x0
; SSPCON2 bits
	GCEN EQU 0x7
	ACKSTAT EQU 0x6
	ACKDT EQU 0x5
	ACKEN EQU 0x4
	RCEN EQU 0x3
	PEN EQU 0x2
	RSEN EQU 0x1
	SEN EQU 0x0
; SSPSTAT bits
	SMP EQU 0x7
	CKE EQU 0x6
	D EQU 0x5
	I2C_DATA EQU 0x5
	NOT_A EQU 0x5
	NOT_ADDRESS EQU 0x5
	D_A EQU 0x5
	DATA_ADDRESS EQU 0x5
	P EQU 0x4
	I2C_STOP EQU 0x4
	S EQU 0x3
	I2C_START EQU 0x3
	R EQU 0x2
	I2C_READ EQU 0x2
	NOT_W EQU 0x2
	NOT_WRITE EQU 0x2
	R_W EQU 0x2
	READ_WRITE EQU 0x2
	UA EQU 0x1
	BF EQU 0x0
; WPUB bits
	WPUB7 EQU 0x7
	WPUB6 EQU 0x6
	WPUB5 EQU 0x5
	WPUB4 EQU 0x4
	WPUB3 EQU 0x3
	WPUB2 EQU 0x2
	WPUB1 EQU 0x1
	WPUB0 EQU 0x0
; IOCB bits
	IOCB7 EQU 0x7
	IOCB6 EQU 0x6
	IOCB5 EQU 0x5
	IOCB4 EQU 0x4
	IOCB3 EQU 0x3
	IOCB2 EQU 0x2
	IOCB1 EQU 0x1
	IOCB0 EQU 0x0
; VRCON bits
	VREN EQU 0x7
	VROE EQU 0x6
	VRR EQU 0x5
	VRSS EQU 0x4
	VR3 EQU 0x3
	VR2 EQU 0x2
	VR1 EQU 0x1
	VR0 EQU 0x0
; TXSTA bits
	CSRC EQU 0x7
	TX9 EQU 0x6
	NOT_TX8 EQU 0x6
	TX8_9 EQU 0x6
	TXEN EQU 0x5
	SYNC EQU 0x4
	SENDB EQU 0x3
	BRGH EQU 0x2
	TRMT EQU 0x1
	TX9D EQU 0x0
	TXD8 EQU 0x0
; SPBRG bits
	BRG7 EQU 0x7
	BRG6 EQU 0x6
	BRG5 EQU 0x5
	BRG4 EQU 0x4
	BRG3 EQU 0x3
	BRG2 EQU 0x2
	BRG1 EQU 0x1
	BRG0 EQU 0x0
; SPBRGH bits
	BRG15 EQU 0x7
	BRG14 EQU 0x6
	BRG13 EQU 0x5
	BRG12 EQU 0x4
	BRG11 EQU 0x3
	BRG10 EQU 0x2
	BRG9 EQU 0x1
	BRG8 EQU 0x0
; PWM1CON bits
	PRSEN EQU 0x7
	PDC6 EQU 0x6
	PDC5 EQU 0x5
	PDC4 EQU 0x4
	PDC3 EQU 0x3
	PDC2 EQU 0x2
	PDC1 EQU 0x1
	PDC0 EQU 0x0
; ECCPAS bits
	ECCPASE EQU 0x7
	ECCPAS2 EQU 0x6
	ECCPAS1 EQU 0x5
	ECCPAS0 EQU 0x4
	PSSAC1 EQU 0x3
	PSSAC0 EQU 0x2
	PSSBD1 EQU 0x1
	PSSBD0 EQU 0x0
; PSTRCON bits
	STRSYNC EQU 0x4
	STRD EQU 0x3
	STRC EQU 0x2
	STRB EQU 0x1
	STRA EQU 0x0
; ADCON1 bits
	ADFM EQU 0x7
	VCFG1 EQU 0x5
	VCFG0 EQU 0x4
; WDTCON bits
	WDTPS3 EQU 0x4
	WDTPS2 EQU 0x3
	WDTPS1 EQU 0x2
	WDTPS0 EQU 0x1
	SWDTEN EQU 0x0
; CM1CON0 bits
	C1ON EQU 0x7
	C1OUT EQU 0x6
	C1OE EQU 0x5
	C1POL EQU 0x4
	C1R EQU 0x2
	C1CH1 EQU 0x1
	C1CH0 EQU 0x0
; CM2CON0 bits
	C2ON EQU 0x7
	C2OUT EQU 0x6
	C2OE EQU 0x5
	C2POL EQU 0x4
	C2R EQU 0x2
	C2CH1 EQU 0x1
	C2CH0 EQU 0x0
; CM2CON1 bits
	MC1OUT EQU 0x7
	MC2OUT EQU 0x6
	C1RSEL EQU 0x5
	C2RSEL EQU 0x4
	T1GSS EQU 0x1
	C2SYNC EQU 0x0
; SRCON bits
	SR1 EQU 0x7
	SR0 EQU 0x6
	C1SEN EQU 0x5
	C2REN EQU 0x4
	PULSS EQU 0x3
	PULSR EQU 0x2
	FVREN EQU 0x0
; BAUDCTL bits
	ABDOVF EQU 0x7
	RCIDL EQU 0x6
	SCKP EQU 0x4
	BRG16 EQU 0x3
	WUE EQU 0x1
	ABDEN EQU 0x0
; ANSEL bits
	ANS4 EQU 0x4
	ANS3 EQU 0x3
	ANS2 EQU 0x2
	ANS1 EQU 0x1
	ANS0 EQU 0x0
; ANSELH bits
	ANS13 EQU 0x5
	ANS12 EQU 0x4
	ANS11 EQU 0x3
	ANS10 EQU 0x2
	ANS9 EQU 0x1
	ANS8 EQU 0x0
; EECON1 bits
	EEPGD EQU 0x7
	WRERR EQU 0x3
	WREN EQU 0x2
	WR EQU 0x1
	RD EQU 0x0
***** Section 4 *****
_DEBUG_ON,1FFF,1,In-Circuit Debugger,Enabled,
_DEBUG_OFF,3FFF,1,In-Circuit Debugger,Disabled,
_LVP_ON,3FFF,1,Low Voltage In-Circuit Serial Programming,Enabled,
_LVP_OFF,2FFF,1,Low Voltage In-Circuit Serial Programming,Disabled,
_FCMEN_ON,3FFF,1,Fail-Safe Clock Monitor,Enabled,
_FCMEN_OFF,37FF,1,Fail-Safe Clock Monitor,Disabled,
_IESO_ON,3FFF,1,Internal/External Switchover Mode,Enabled,
_IESO_OFF,3BFF,1,Internal/External Switchover Mode,Disabled,
_BOR_ON,3FFF,1,Brown-out Reset,Enabled,
_BOR_NSLEEP,3EFF,1,Brown-out Reset,Disabled in SLEEP,
_BOR_SBODEN,3DFF,1,Brown-out Reset,Controlled by SBOREN bit,
_BOR_OFF,3CFF,1,Brown-out Reset,Disabled,
_CPD_ON,3F7F,1,Data EEPROM Memory Code Protection,ON,
_CPD_OFF,3FFF,1,Data EEPROM Memory Code Protection,OFF,
_CP_ON,3FBF,1,Flash Program Memory Code Protection,ON,
_CP_OFF,3FFF,1,Flash Program Memory Code Protection,OFF,
_MCLRE_ON,3FFF,1,RE3/\MCLR Pin Function Select,\MCLR,
_MCLRE_OFF,3FDF,1,RE3/\MCLR Pin Function Select,Digital input,
_PWRTE_ON,3FEF,1,Power-up Timer,Enabled,
_PWRTE_OFF,3FFF,1,Power-up Timer,Disabled,
_WDT_ON,3FFF,1,Watchdog Timer,Enabled,
_WDT_OFF,3FF7,1,Watchdog Timer,Disabled,
_LP_OSC,3FF8,1,Oscillator Selection,LP,
_XT_OSC,3FF9,1,Oscillator Selection,XT,
_HS_OSC,3FFA,1,Oscillator Selection,HS,
_EC_OSC,3FFB,1,Oscillator Selection,EC,
_INTRC_OSC_NOCLKOUT,3FFC,1,Oscillator Selection,INTOSC,
_INTRC_OSC_CLKOUT,3FFD,1,Oscillator Selection,INTOSC +ClkOut,
_EXTRC_OSC_NOCLKOUT,3FFE,1,Oscillator Selection,RC,
_EXTRC_OSC_CLKOUT,3FFF,1,Oscillator Selection,RC +ClkOut,
_WRT_OFF,3FFF,2,Flash Program Memory Write Protection,OFF,
_WRT_256,3DFF,2,Flash Program Memory Write Protection,0000h to 00FFh,
_WRT_1FOURTH,3BFF,2,Flash Program Memory Write Protection,0000h to 03FFh,
_WRT_HALF,39FF,2,Flash Program Memory Write Protection,0000h to 07FFh,
_BOR21V,3EFF,2,Brown-out Reset Voltage,2.1V,
_BOR40V,3FFF,2,Brown-out Reset Voltage,4.0V,
***** Section 5 *****
1,RE3/\MCLR/Vpp,e,3,x,1
2,RA0/AN0/ULPWU/C12IN0-,a,0,0,2
3,RA1/AN1/C12IN1-,a,1,1,2
4,RA2/AN2/Vref-/CVref/C2IN+,a,2,2,5
5,RA3/AN3/Vref+/C1IN+,a,3,3,3
6,RA4/T0CKI/C1OUT,a,4,x,1
7,RA5/AN4/\SS/C2OUT,a,5,4,2
8,Vss,x,x,x,0
9,RA7/OSC1/CLKIN,a,7,x,1
10,RA6/OSC2/CLKOUT,a,6,x,1
11,RC0/T1OSO/T1CKI,c,0,x,1
12,RC1/T1OSI/CCP2,c,1,x,1
13,RC2/P1A/CCP1,c,2,x,1
14,RC3/SCK/SCL,c,3,x,1
15,RC4/SDI/SDA,c,4,x,1
16,RC5/SDO,c,5,x,1
17,RC6/TX/CK,c,6,x,1
18,RC7/RX/DT,c,7,x,1
19,Vss,x,x,x,0
20,Vdd,x,x,x,0
21,RB0/AN12/INT,b,0,12,2
22,RB1/AN10/P1C/C12IN3-,b,1,10,2
23,RB2/AN8/P1B,b,2,8,2
24,RB3/AN9/PGM/C12IN2-,b,3,9,2
25,RB4/AN11/P1D,b,4,11,2
26,RB5/AN13/\T1G,b,5,13,2
27,RB6/ICSPCLK,b,6,x,1
28,RB7/ICSPDAT,b,7,x,1
