0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_x_mealy_fsm/project_x_mealy_fsm.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_x_mealy_fsm/project_x_mealy_fsm.srcs/sim_1/new/mealy_fsm_tb.sv,1759415324,systemVerilog,,,,mealy_fsm_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/VLSI_Verify/project_x_mealy_fsm/project_x_mealy_fsm.srcs/sources_1/new/mealy_fsm.v,1759415057,verilog,,,,mealy_fsm,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
