Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f4029a2a41a8450bb9bf0ebe6d288a7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Parameterizable_Multiplier_tb_behav xil_defaultlib.Parameterizable_Multiplier_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'data_width_mul' [C:/Users/ABIOLA/Desktop/Lab_5_Parameterizable_Multiplier/Lab_5_Parameterizable_Multiplier.srcs/sim_1/new/Parameterizable_Multiplier_tb.vhd:25]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'data_width_mul' [C:/Users/ABIOLA/Desktop/Lab_5_Parameterizable_Multiplier/Lab_5_Parameterizable_Multiplier.srcs/sim_1/new/Parameterizable_Multiplier_tb.vhd:26]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'data_width_mul' [C:/Users/ABIOLA/Desktop/Lab_5_Parameterizable_Multiplier/Lab_5_Parameterizable_Multiplier.srcs/sim_1/new/Parameterizable_Multiplier_tb.vhd:27]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'data_width_mul' [C:/Users/ABIOLA/Desktop/Lab_5_Parameterizable_Multiplier/Lab_5_Parameterizable_Multiplier.srcs/sim_1/new/Parameterizable_Multiplier_tb.vhd:30]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'data_width_mul' [C:/Users/ABIOLA/Desktop/Lab_5_Parameterizable_Multiplier/Lab_5_Parameterizable_Multiplier.srcs/sim_1/new/Parameterizable_Multiplier_tb.vhd:31]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'data_width_mul' [C:/Users/ABIOLA/Desktop/Lab_5_Parameterizable_Multiplier/Lab_5_Parameterizable_Multiplier.srcs/sim_1/new/Parameterizable_Multiplier_tb.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Ripple_Carry_Adder [\Ripple_Carry_Adder(data_width_r...]
Compiling architecture behavioral of entity xil_defaultlib.Parameterizable_Multiplier [parameterizable_multiplier_defau...]
Compiling architecture behavioral of entity xil_defaultlib.parameterizable_multiplier_tb
Built simulation snapshot Parameterizable_Multiplier_tb_behav
