INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.sim/sim_1/synth/func/xsim/alu_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
