<profile>

<section name = "Vivado HLS Report for 'sha256_mem'" level="0">
<item name = "Date">Sat May  6 21:35:31 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">sha256_mem</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-1-i-es1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_update_fu_311">update, 2, 2488, 2, 2488, none</column>
<column name="grp_final_fu_324">final, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 645 ~ 3131, -, -, ?, no</column>
<column name=" + Loop 1.1">640, 640, 10, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 244, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">17, -, 2521, 6358, -</column>
<column name="Memory">3, -, 16, 8, -</column>
<column name="Multiplexer">-, -, -, 552, -</column>
<column name="Register">-, -, 460, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_final_fu_324">final, 5, 0, 735, 2024</column>
<column name="sha256_mem_AXILiteS_s_axi_U">sha256_mem_AXILiteS_s_axi, 0, 0, 106, 168</column>
<column name="sha256_mem_mem_m_axi_U">sha256_mem_mem_m_axi, 2, 0, 548, 700</column>
<column name="grp_update_fu_311">update, 10, 0, 1132, 3466</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cipher_m_block_U">sha256_mem_ciphereOg, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="cipher_m_h_U">sha256_mem_cipherfYi, 2, 0, 0, 8, 32, 1, 256</column>
<column name="data_buffer_U">sha256_mem_data_bdEe, 0, 16, 8, 64, 8, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="block_counter_1_fu_343_p2">+, 0, 0, 39, 32, 1</column>
<column name="buffer_index_1_fu_361_p2">+, 0, 0, 15, 7, 1</column>
<column name="data_index_2_fu_349_p2">+, 0, 0, 39, 32, 7</column>
<column name="indvars_iv_next_fu_388_p2">+, 0, 0, 39, 32, 7</column>
<column name="tmp_3_fu_382_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_fu_367_p2">+, 0, 0, 39, 32, 32</column>
<column name="exitcond2_fu_338_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="exitcond_fu_355_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="ap_sig_ioackin_mem_ARREADY">9, 2, 1, 2</column>
<column name="block_counter_reg_266">9, 2, 32, 64</column>
<column name="buffer_index_reg_299">9, 2, 7, 14</column>
<column name="cipher_m_block_address0">15, 3, 7, 21</column>
<column name="cipher_m_block_address1">15, 3, 7, 21</column>
<column name="cipher_m_block_ce0">15, 3, 1, 3</column>
<column name="cipher_m_block_ce1">15, 3, 1, 3</column>
<column name="cipher_m_block_d0">15, 3, 8, 24</column>
<column name="cipher_m_block_we0">15, 3, 1, 3</column>
<column name="cipher_m_h_address0">38, 7, 3, 21</column>
<column name="cipher_m_h_address1">27, 5, 3, 15</column>
<column name="cipher_m_h_ce0">21, 4, 1, 4</column>
<column name="cipher_m_h_d0">38, 7, 32, 224</column>
<column name="cipher_m_h_d1">27, 5, 32, 160</column>
<column name="cipher_m_h_we0">21, 4, 1, 4</column>
<column name="cipher_m_len_reg_230">9, 2, 32, 64</column>
<column name="cipher_m_tot_len_reg_242">9, 2, 32, 64</column>
<column name="data_buffer_address0">15, 3, 6, 18</column>
<column name="data_buffer_ce0">15, 3, 1, 3</column>
<column name="data_buffer_ce1">9, 2, 1, 2</column>
<column name="data_index_1_reg_289">9, 2, 32, 64</column>
<column name="data_index_reg_277">9, 2, 32, 64</column>
<column name="indvars_iv_reg_254">9, 2, 32, 64</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="message_addr_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="message_addr_ap_vld_preg">9, 2, 1, 2</column>
<column name="message_addr_blk_n">9, 2, 1, 2</column>
<column name="message_addr_in_sig">9, 2, 32, 64</column>
<column name="num_blocks_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="num_blocks_ap_vld_preg">9, 2, 1, 2</column>
<column name="num_blocks_blk_n">9, 2, 1, 2</column>
<column name="num_blocks_in_sig">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_reg_grp_final_fu_324_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_update_fu_311_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_ARREADY">1, 0, 1, 0</column>
<column name="block_counter_1_reg_420">32, 0, 32, 0</column>
<column name="block_counter_reg_266">32, 0, 32, 0</column>
<column name="buffer_index_1_reg_433">7, 0, 7, 0</column>
<column name="buffer_index_reg_299">7, 0, 7, 0</column>
<column name="cipher_m_len_reg_230">32, 0, 32, 0</column>
<column name="cipher_m_tot_len_reg_242">32, 0, 32, 0</column>
<column name="data_index_1_reg_289">32, 0, 32, 0</column>
<column name="data_index_2_reg_425">32, 0, 32, 0</column>
<column name="data_index_reg_277">32, 0, 32, 0</column>
<column name="indvars_iv_next_reg_449">32, 0, 32, 0</column>
<column name="indvars_iv_reg_254">32, 0, 32, 0</column>
<column name="mem_addr_read_reg_454">8, 0, 8, 0</column>
<column name="mem_addr_reg_438">32, 0, 32, 0</column>
<column name="message_addr_ap_vld_preg">1, 0, 1, 0</column>
<column name="message_addr_preg">32, 0, 32, 0</column>
<column name="num_blocks_ap_vld_preg">1, 0, 1, 0</column>
<column name="num_blocks_preg">32, 0, 32, 0</column>
<column name="tmp_3_reg_444">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sha256_mem, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sha256_mem, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sha256_mem, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sha256_mem, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sha256_mem, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sha256_mem, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="digest_out_address0">out, 5, ap_memory, digest_out, array</column>
<column name="digest_out_ce0">out, 1, ap_memory, digest_out, array</column>
<column name="digest_out_we0">out, 1, ap_memory, digest_out, array</column>
<column name="digest_out_d0">out, 8, ap_memory, digest_out, array</column>
<column name="digest_out_address1">out, 5, ap_memory, digest_out, array</column>
<column name="digest_out_ce1">out, 1, ap_memory, digest_out, array</column>
<column name="digest_out_we1">out, 1, ap_memory, digest_out, array</column>
<column name="digest_out_d1">out, 8, ap_memory, digest_out, array</column>
<column name="digest_valid">out, 1, ap_none, digest_valid, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'mem_load_req', sha256_mem/src/sha256_mem.cpp:145">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;mem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
