/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef CFG_GPIO_H
#define CFG_GPIO_H

#include <gpio.h>

/* Pad configuration was generated automatically using intelp2m utility */

static const struct pad_config gpio_table[] = {

	/* ------- GPIO Community 0 ------- */

	/* ------- GPIO Group GPP_A ------- */

	/* GPP_A0 - ESPI_ALERT1# */
	/* DW0: 0x44000d02, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A0, NONE, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A0, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A1 - ESPI_IO0 */
	/* DW0: 0x44000c00, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) - IGNORED */
	/* PAD_CFG_NF(GPP_A1, UP_20K, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A1, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF), PAD_PULL(UP_20K)),

	/* GPP_A2 - ESPI_IO1 */
	/* DW0: 0x44000c02, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A2, UP_20K, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A2, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_A3 - ESPI_IO2 */
	/* DW0: 0x44000c00, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) - IGNORED */
	/* PAD_CFG_NF(GPP_A3, UP_20K, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A3, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF), PAD_PULL(UP_20K)),

	/* GPP_A4 - ESPI_IO3 */
	/* DW0: 0x44000c00, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) - IGNORED */
	/* PAD_CFG_NF(GPP_A4, UP_20K, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A4, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF), PAD_PULL(UP_20K)),

	/* GPP_A5 - ESPI_CS0# */
	/* DW0: 0x44000e00, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A5, UP_20K, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A5, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(UP_20K)),

	/* GPP_A6 - ESPI_CS1# */
	/* DW0: 0x44000e00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A6, NONE, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A6, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_A7 - ESPI_ALERT0# */
	/* DW0: 0x44000d02, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A7, NONE, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A7, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A8 - CLKRUN# */
	/* DW0: 0x44000400, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) - IGNORED */
	/* PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A8, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF), 0),

	/* GPP_A9 - ESPI_CLK */
	/* DW0: 0x44000e00, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A9, DN_20K, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A9, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(DN_20K)),

	/* GPP_A10 - CLKOUT_LPC1 */
	/* DW0: 0x44000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A10, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_A11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A11, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A11, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A12 - GPIO */
	/* DW0: 0x80880102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_SCI(GPP_A12, NONE, PLTRST, LEVEL, INVERT), */
	_PAD_CFG_STRUCT(GPP_A12, PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(SCI) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A13 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A13, 0, DEEP),

	/* GPP_A14 - ESPI_RESET# */
	/* DW0: 0x44000e00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A14, NONE, DEEP, NF3), */
	_PAD_CFG_STRUCT(GPP_A14, PAD_FUNC(NF3) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_A15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A15, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A15, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A16 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A16, 1, DEEP),

	/* GPP_A17 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A17, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A17, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A18 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_A18, NONE, PLTRST, OFF, ACPI),

	/* GPP_A19 - RESERVED */

	/* GPP_A20 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A20, 0, DEEP),

	/* GPP_A21 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A21, 0, DEEP),

	/* GPP_A22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A22, 0, DEEP),

	/* GPP_A23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A23, 0, DEEP),

	/* ------- GPIO Group GPP_B ------- */

	/* GPP_B0 - CORE_VID0 */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B0, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_B0, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_B1 - CORE_VID1 */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B1, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_B1, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_B2 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B2, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B2, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B3 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B3, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B3, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B4 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B4, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B4, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B5 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B5, 0, DEEP),

	/* GPP_B6 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B6, 0, DEEP),

	/* GPP_B7 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B7, 0, DEEP),

	/* GPP_B8 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B8, 0, DEEP),

	/* GPP_B9 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B9, 0, DEEP),

	/* GPP_B10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B10, 0, DEEP),

	/* GPP_B11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B11, 0, DEEP),

	/* GPP_B12 - GPIO */
	/* DW0: 0x04000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_B12, NONE, RSMRST, OFF, ACPI),

	/* GPP_B13 - PLTRST# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B13, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_B13, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_B14 - SPKR */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B14, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_B14, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_B15 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B15, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B15, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B16 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B16, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B16, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B17 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B17, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B17, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B18 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B18, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B18, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B19, 0, DEEP),

	/* GPP_B20 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B20, 1, PLTRST),

	/* GPP_B21 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B21, 0, DEEP),

	/* GPP_B22 - GPIO */
	/* DW0: 0x04000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_B22, NONE, RSMRST, OFF, ACPI),

	/* GPP_B23 - PCHHOT# */
	/* DW0: 0x04000a00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B23, NONE, RSMRST, NF2), */
	_PAD_CFG_STRUCT(GPP_B23, PAD_FUNC(NF2) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* ------- GPIO Group GPP_F ------- */

	/* GPP_F0 - SATAXPCIE3 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F0, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F0, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_F1 - SATAXPCIE4 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F1, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F1, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_F2 - SATAXPCIE5 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F2, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F2, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_F3 - SATAXPCIE6 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F3, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F3, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_F4 - SATAXPCIE7 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F4, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F4, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_F5 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F5, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F5, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F6 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F6, 0, DEEP),

	/* GPP_F7 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F7, 0, DEEP),

	/* GPP_F8 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F8, 0, DEEP),

	/* GPP_F9 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F9, 0, DEEP),

	/* GPP_F10 - SATA_SCLOCK */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F10, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F10, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_F11 - SATA_SLOAD */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F11, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F11, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_F12 - SATA_SDATAOUT1 */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F12, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F12, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_F13 - SATA_SDATAOUT2 */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F13, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F13, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_F14 - SSATA_LED# */
	/* DW0: 0x04000e00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F14, NONE, RSMRST, NF3), */
	_PAD_CFG_STRUCT(GPP_F14, PAD_FUNC(NF3) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_F15 - USB_OC4# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F15, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F15, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F16 - USB_OC5# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F16, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F16, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F17 - USB_OC6# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F17, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F17, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F18 - USB_OC7# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F18, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F18, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F19, 0, DEEP),

	/* GPP_F20 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_F20, 0, DEEP),

	/* GPP_F21 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_F21, 0, DEEP),

	/* GPP_F22 - SSATA_SCLOCK */
	/* DW0: 0x04000e00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F22, NONE, RSMRST, NF3), */
	//_PAD_CFG_STRUCT(GPP_F22, PAD_FUNC(NF3) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_F23 - SSATA_SLOAD */
	/* DW0: 0x04000e00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F23, NONE, RSMRST, NF3), */
	//_PAD_CFG_STRUCT(GPP_F23, PAD_FUNC(NF3) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* ------- GPIO Community 1 ------- */

	/* ------- GPIO Group GPP_C ------- */

	/* GPP_C0 - RESERVED */

	/* GPP_C1 - RESERVED */

	/* GPP_C2 - GPIO */
	/* DW0: 0x00000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C2, NONE, RSMRST, LEVEL, ACPI), */
	_PAD_CFG_STRUCT(GPP_C2, PAD_RESET(RSMRST) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C3 - RESERVED */

	/* GPP_C4 - RESERVED */

	/* GPP_C5 - SML0ALERT# */
	/* DW0: 0x04000602, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C5, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C5, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), 0),

	/* GPP_C6 - RESERVED */

	/* GPP_C7 - RESERVED */

	/* GPP_C8 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C8, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C8, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C9 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C9, 0, RSMRST),

	/* GPP_C10 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C10, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C10, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C11, 0, DEEP),

	/* GPP_C12 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_C12, NONE, DEEP, OFF, ACPI),

	/* GPP_C13 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_C13, NONE, DEEP, OFF, ACPI),

	/* GPP_C14 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C14, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C14, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C15, 0, DEEP),

	/* GPP_C16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C16, 0, DEEP),

	/* GPP_C17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C17, 0, DEEP),

	/* GPP_C18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C18, 0, DEEP),

	/* GPP_C19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C19, 0, DEEP),

	/* GPP_C20 - RESERVED */

	/* GPP_C21 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C21, 0, RSMRST),

	/* GPP_C22 - GPIO */
	/* DW0: 0x82040102, DW1: 0x00003000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_SMI(GPP_C22, UP_20K, PLTRST, EDGE_SINGLE, NONE), */
	_PAD_CFG_STRUCT(GPP_C22, PAD_RESET(PLTRST) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(SMI) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_C23 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C23, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C23, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* ------- GPIO Group GPP_D ------- */

	/* GPP_D0 - GPIO */
	/* DW0: 0x82020102, DW1: 0x00003000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_NMI(GPP_D0, UP_20K, PLTRST, EDGE_SINGLE, NONE), */
	_PAD_CFG_STRUCT(GPP_D0, PAD_RESET(PLTRST) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(NMI) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_D1 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D1, 0, RSMRST),

	/* GPP_D2 - GPIO */
	/* DW0: 0x82020102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_NMI(GPP_D2, NONE, PLTRST, EDGE_SINGLE, NONE), */
	_PAD_CFG_STRUCT(GPP_D2, PAD_RESET(PLTRST) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(NMI) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D3 - GPIO */
	/* DW0: 0x42020102, DW1: 0x00003000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_NMI(GPP_D3, UP_20K, DEEP, EDGE_SINGLE, NONE), */
	_PAD_CFG_STRUCT(GPP_D3, PAD_RESET(DEEP) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(NMI) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_D4 - GPIO */
	/* DW0: 0x04000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D4, 1, RSMRST),

	/* GPP_D5 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D5, 0, DEEP),

	/* GPP_D6 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D6, 0, DEEP),

	/* GPP_D7 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D7, 0, DEEP),

	/* GPP_D8 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D8, NONE, DEEP, OFF, ACPI),

	/* GPP_D9 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D9, 0, DEEP),

	/* GPP_D10 - SSATA_DEVSLP4 */
	/* DW0: 0x04000e00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D10, NONE, RSMRST, NF3), */
	_PAD_CFG_STRUCT(GPP_D10, PAD_FUNC(NF3) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_D11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D11, 0, DEEP),

	/* GPP_D12 - SSATA_SDATAOUT1 */
	/* DW0: 0x04000e00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D12, NONE, RSMRST, NF3), */
	_PAD_CFG_STRUCT(GPP_D12, PAD_FUNC(NF3) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_D13 - SML0BCLK_IE */
	/* DW0: 0x04000c02, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_D13, NONE, RSMRST, NF3), */
	_PAD_CFG_STRUCT(GPP_D13, PAD_FUNC(NF3) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | (1 << 1), 0),

	/* GPP_D14 - SML0BDATA_IE */
	/* DW0: 0x04000c02, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_D14, NONE, RSMRST, NF3), */
	_PAD_CFG_STRUCT(GPP_D14, PAD_FUNC(NF3) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | (1 << 1), 0),

	/* GPP_D15 - SSATA_SDATAOUT0 */
	/* DW0: 0x04000e00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D15, NONE, RSMRST, NF3), */
	_PAD_CFG_STRUCT(GPP_D15, PAD_FUNC(NF3) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_D16 - GPIO */
	/* DW0: 0x44000103, DW1: 0x00000000 */
	/* DW0: (1 << 1) | 1 - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D16, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D16, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) | 1, 0),

	/* GPP_D17 - GPIO */
	/* DW0: 0x44000103, DW1: 0x00000000 */
	/* DW0: (1 << 1) | 1 - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D17, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D17, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) | 1, 0),

	/* GPP_D18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D18, 0, DEEP),

	/* GPP_D19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D19, 0, DEEP),

	/* GPP_D20 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_D20, 0, DEEP),

	/* GPP_D21 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_D21, 0, DEEP),

	/* GPP_D22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_D22, 0, DEEP),

	/* GPP_D23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_D23, 0, DEEP),

	/* ------- GPIO Group GPP_E ------- */

	/* GPP_E0 - SATAXPCIE0 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_E0, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E0, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_E1 - SATAXPCIE1 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_E1, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E1, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_E2 - SATAXPCIE2 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_E2, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E2, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_E3 - CPU_GP0 */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E3, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E3, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E4 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E4, 0, DEEP),

	/* GPP_E5 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E5, 0, DEEP),

	/* GPP_E6 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E6, 0, DEEP),

	/* GPP_E7 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_E7, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_E7, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E8 - SATA_LED# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_E8, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E8, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_E9 - USB_OC0# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E9, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E9, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E10 - USB_OC1# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E10, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E10, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E11 - USB_OC2# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E11, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E11, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E12 - USB_OC3# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E12, NONE, RSMRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E12, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* ------- GPIO Community 2 ------- */

	/* -------- GPIO Group GPD -------- */

	/* GPD0 - RESERVED */

	/* GPD1 - ACPRESENT */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPD1, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD1, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPD2 - GBE_WAKE# */
	/* DW0: 0x04000602, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPD2, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD2, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), 0),

	/* GPD3 - PWRBTN# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPD3, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD3, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPD4 - SLP_S3# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPD4, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD4, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPD5 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD5, 0, PWROK),

	/* GPD6 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD6, 0, PWROK),

	/* GPD7 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD7, 0, DEEP),

	/* GPD8 - GPIO */
	/* DW0: 0x04000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPD8, NONE, PWROK, OFF, ACPI),

	/* GPD9 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD9, 0, DEEP),

	/* GPD10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD10, 0, DEEP),

	/* GPD11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD11, 0, DEEP),

	/* ------- GPIO Community 3 ------- */

	/* ------- GPIO Group GPP_I ------- */

	/* GPP_I0 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_I0, 0, DEEP),

	/* GPP_I1 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_I1, 0, DEEP),

	/* GPP_I2 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_I2, 0, DEEP),

	/* GPP_I3 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_I3, 0, DEEP),

	/* GPP_I4 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_I4, 0, DEEP),

	/* GPP_I5 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_I5, 0, DEEP),

	/* GPP_I6 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_I6, 0, DEEP),

	/* GPP_I7 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_I7, 0, DEEP),

	/* GPP_I8 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	//PAD_CFG_GPI_TRIG_OWN(GPP_I8, NONE, DEEP, OFF, ACPI),

	/* GPP_I9 - GPIO */
	/* DW0: 0x44000101, DW1: 0x00000000 */
	/* DW0: 1 - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_I9, NONE, DEEP, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_I9, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | 1, 0),

	/* GPP_I10 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_I10, NONE, RSMRST, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_I10, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* ------- GPIO Community 4 ------- */

	/* ------- GPIO Group GPP_J ------- */

	/* GPP_J0 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J0, 0, DEEP),

	/* GPP_J1 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J1, 0, DEEP),

	/* GPP_J2 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J2, 0, DEEP),

	/* GPP_J3 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J3, 0, DEEP),

	/* GPP_J4 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J4, 0, DEEP),

	/* GPP_J5 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J5, 0, DEEP),

	/* GPP_J6 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J6, 0, DEEP),

	/* GPP_J7 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J7, 0, DEEP),

	/* GPP_J8 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J8, 0, DEEP),

	/* GPP_J9 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J9, 0, DEEP),

	/* GPP_J10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J10, 0, DEEP),

	/* GPP_J11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J11, 0, DEEP),

	/* GPP_J12 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J12, 0, DEEP),

	/* GPP_J13 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J13, 0, DEEP),

	/* GPP_J14 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J14, 0, DEEP),

	/* GPP_J15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J15, 0, DEEP),

	/* GPP_J16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J16, 0, DEEP),

	/* GPP_J17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J17, 0, DEEP),

	/* GPP_J18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J18, 0, DEEP),

	/* GPP_J19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J19, 0, DEEP),

	/* GPP_J20 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J20, 0, DEEP),

	/* GPP_J21 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J21, 0, DEEP),

	/* GPP_J22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J22, 0, DEEP),

	/* GPP_J23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_J23, 0, DEEP),

	/* ------- GPIO Group GPP_K ------- */

	/* GPP_K0 - LAN_NCSI_CLK_IN */
	/* DW0: 0x04000400, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) - IGNORED */
	/* PAD_CFG_NF(GPP_K0, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K0, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF), 0),

	/* GPP_K1 - LAN_NCSI_TXD0 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_K1, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K1, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_K2 - LAN_NCSI_TXD1 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_K2, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K2, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_K3 - LAN_NCSI_TX_EN */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_K3, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K3, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_K4 - LAN_NCSI_CRS_DV */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_K4, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K4, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_K5 - LAN_NCSI_RXD0 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_K5, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K5, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_K6 - LAN_NCSI_RXD1 */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_K6, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K6, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_K7 - RESERVED */
	/* DW0: 0x04000400, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) - IGNORED */
	/* PAD_CFG_NF(GPP_K7, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K7, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF), 0),

	/* GPP_K8 - LAN_NCSI_ARB_IN */
	/* DW0: 0x04000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_K8, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K8, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_K9 - LAN_NCSI_ARB_OUT */
	/* DW0: 0x04000602, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_K9, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K9, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), 0),

	/* GPP_K10 - PE_RST# */
	/* DW0: 0x04000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_K10, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_K10, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* ------- GPIO Community 5 ------- */

	/* ------- GPIO Group GPP_G ------- */

	/* GPP_G0 - GPIO */
	/* DW0: 0x04000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_G0, NONE, RSMRST, OFF, ACPI),

	/* GPP_G1 - GPIO */
	/* DW0: 0x04000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_G1, NONE, RSMRST, OFF, ACPI),

	/* GPP_G2 - GPIO */
	/* DW0: 0x04000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_G2, NONE, RSMRST, OFF, ACPI),

	/* GPP_G3 - GPIO */
	/* DW0: 0x04000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, RSMRST, OFF, ACPI),

	/* GPP_G4 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G4, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G4, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G5, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G5, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G6, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G6, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G7, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G7, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G8, NONE, DEEP, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_G8, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G9, NONE, DEEP, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_G9, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G10, NONE, DEEP, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_G10, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_G11, 0, DEEP),

	/* GPP_G12 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_G12, 0, DEEP),

	/* GPP_G13 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_G13, 0, DEEP),

	/* GPP_G14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G14, NONE, DEEP, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_G14, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G15, NONE, DEEP, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_G15, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_G16, 0, DEEP),

	/* GPP_G17 - ADR_COMPLETE */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_G17, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_G17, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_G18 - NMI# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_G18, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_G18, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_G19 - SMI# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_G19, NONE, RSMRST, NF1), */
	//_PAD_CFG_STRUCT(GPP_G19, PAD_FUNC(NF1) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_G20 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G20, NONE, RSMRST, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_G20, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G21, NONE, DEEP, OFF, ACPI), */
	//_PAD_CFG_STRUCT(GPP_G21, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G22 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_G22, 0, DEEP),

	/* GPP_G23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_G23, 0, DEEP),

	/* ------- GPIO Group GPP_H ------- */

	/* GPP_H0 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H0, 0, DEEP),

	/* GPP_H1 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_H1, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_H1, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_H2 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H2, 0, DEEP),

	/* GPP_H3 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H3, 0, DEEP),

	/* GPP_H4 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H4, 0, DEEP),

	/* GPP_H5 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_H5, NONE),

	/* GPP_H6 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H6, 0, DEEP),

	/* GPP_H7 - GPIO */
	/* DW0: 0x04000000, DW1: 0x00000000 */
	// PAD_CFG_GPIO_BIDIRECT(GPP_H7, 0, NONE, RSMRST, OFF, ACPI),

	/* GPP_H8 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H8, 0, DEEP),

	/* GPP_H9 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H9, 0, DEEP),

	/* GPP_H10 - RESERVED */

	/* GPP_H11 - RESERVED */

	/* GPP_H12 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H12, 0, DEEP),

	/* GPP_H13 - RESERVED */

	/* GPP_H14 - RESERVED */

	/* GPP_H15 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_H15, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_H15, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_H16 - RESERVED */

	/* GPP_H17 - RESERVED */

	/* GPP_H18 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_H18, NONE, RSMRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_H18, PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_H19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H19, 0, DEEP),

	/* GPP_H20 - SSATAXPCIE2 */
	/* DW0: 0x84000902, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_H20, NONE, PLTRST, NF2), */
	_PAD_CFG_STRUCT(GPP_H20, PAD_FUNC(NF2) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_H21 - GPIO */
	/* DW0: 0x04000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H21, 1, RSMRST),

	/* GPP_H22 - GPIO */
	/* DW0: 0x04000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H22, 1, RSMRST),

	/* GPP_H23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H23, 0, DEEP),

	/* ------- GPIO Group GPP_L ------- */

	/* GPP_L0 - RESERVED */

	/* GPP_L1 - CSME_INTR_OUT */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_L1, NONE, DEEP, NF1), */
	//_PAD_CFG_STRUCT(GPP_L1, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_L2 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L2, 0, DEEP),

	/* GPP_L3 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L3, 0, DEEP),

	/* GPP_L4 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L4, 0, DEEP),

	/* GPP_L5 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L5, 0, DEEP),

	/* GPP_L6 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L6, 0, DEEP),

	/* GPP_L7 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L7, 0, DEEP),

	/* GPP_L8 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L8, 0, DEEP),

	/* GPP_L9 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L9, 0, DEEP),

	/* GPP_L10 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L10, 0, DEEP),

	/* GPP_L11 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L11, 0, DEEP),

	/* GPP_L12 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L12, 0, DEEP),

	/* GPP_L13 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L13, 0, DEEP),

	/* GPP_L14 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L14, 0, DEEP),

	/* GPP_L15 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L15, 0, DEEP),

	/* GPP_L16 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L16, 0, DEEP),

	/* GPP_L17 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L17, 0, DEEP),

	/* GPP_L18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L18, 0, DEEP),

	/* GPP_L19 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	//PAD_CFG_GPO(GPP_L19, 0, DEEP),
};

#endif /* CFG_GPIO_H */
