Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun 15 17:03:41 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.232        0.000                      0                  178        0.171        0.000                      0                  178        2.000        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           1.232        0.000                      0                  178        0.171        0.000                      0                  178        2.000        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_bits_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.971ns (27.463%)  route 2.565ns (72.537%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 8.794 - 5.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.386     4.036    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.379     4.415 r  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=2, routed)           0.537     4.952    uart_rx_inst/cycle_cnt[9]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.105     5.057 f  uart_rx_inst/FSM_sequential_state[1]_i_5__0/O
                         net (fo=7, routed)           0.718     5.775    uart_rx_inst/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I3_O)        0.118     5.893 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=8, routed)           0.495     6.387    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.264     6.651 r  uart_rx_inst/rx_bits[7]_i_2/O
                         net (fo=8, routed)           0.361     7.012    uart_rx_inst/rx_bits[7]_i_2_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I0_O)        0.105     7.117 r  uart_rx_inst/rx_bits[7]_i_1/O
                         net (fo=1, routed)           0.455     7.571    uart_rx_inst/rx_bits[7]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  uart_rx_inst/rx_bits_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.275     8.794    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y87          FDCE                                         r  uart_rx_inst/rx_bits_reg[7]/C
                         clock pessimism              0.213     9.007    
                         clock uncertainty           -0.035     8.971    
    SLICE_X9Y87          FDCE (Setup_fdce_C_CE)      -0.168     8.803    uart_rx_inst/rx_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_bits_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.971ns (27.656%)  route 2.540ns (72.344%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 8.860 - 5.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.386     4.036    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.379     4.415 r  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=2, routed)           0.537     4.952    uart_rx_inst/cycle_cnt[9]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.105     5.057 f  uart_rx_inst/FSM_sequential_state[1]_i_5__0/O
                         net (fo=7, routed)           0.718     5.775    uart_rx_inst/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I3_O)        0.118     5.893 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=8, routed)           0.495     6.387    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.264     6.651 r  uart_rx_inst/rx_bits[7]_i_2/O
                         net (fo=8, routed)           0.362     7.013    uart_rx_inst/rx_bits[7]_i_2_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.105     7.118 r  uart_rx_inst/rx_bits[2]_i_1/O
                         net (fo=1, routed)           0.429     7.547    uart_rx_inst/rx_bits[2]_i_1_n_0
    SLICE_X7Y86          FDCE                                         r  uart_rx_inst/rx_bits_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.341     8.860    uart_rx_inst/sys_clk_BUFG
    SLICE_X7Y86          FDCE                                         r  uart_rx_inst/rx_bits_reg[2]/C
                         clock pessimism              0.197     9.057    
                         clock uncertainty           -0.035     9.021    
    SLICE_X7Y86          FDCE (Setup_fdce_C_CE)      -0.168     8.853    uart_rx_inst/rx_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.971ns (27.629%)  route 2.543ns (72.371%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 8.794 - 5.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.386     4.036    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.379     4.415 r  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=2, routed)           0.537     4.952    uart_rx_inst/cycle_cnt[9]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.105     5.057 f  uart_rx_inst/FSM_sequential_state[1]_i_5__0/O
                         net (fo=7, routed)           0.718     5.775    uart_rx_inst/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I3_O)        0.118     5.893 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=8, routed)           0.526     6.419    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I3_O)        0.264     6.683 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=3, routed)           0.371     7.054    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I3_O)        0.105     7.159 r  uart_rx_inst/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.391     7.550    uart_rx_inst/bit_cnt[2]_i_1_n_0
    SLICE_X11Y87         FDCE                                         r  uart_rx_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.275     8.794    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y87         FDCE                                         r  uart_rx_inst/bit_cnt_reg[2]/C
                         clock pessimism              0.197     8.991    
                         clock uncertainty           -0.035     8.955    
    SLICE_X11Y87         FDCE (Setup_fdce_C_D)       -0.047     8.908    uart_rx_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_bits_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.971ns (28.405%)  route 2.447ns (71.595%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 8.794 - 5.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.386     4.036    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.379     4.415 r  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=2, routed)           0.537     4.952    uart_rx_inst/cycle_cnt[9]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.105     5.057 f  uart_rx_inst/FSM_sequential_state[1]_i_5__0/O
                         net (fo=7, routed)           0.718     5.775    uart_rx_inst/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I3_O)        0.118     5.893 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=8, routed)           0.495     6.387    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.264     6.651 r  uart_rx_inst/rx_bits[7]_i_2/O
                         net (fo=8, routed)           0.362     7.013    uart_rx_inst/rx_bits[7]_i_2_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I3_O)        0.105     7.118 r  uart_rx_inst/rx_bits[3]_i_1/O
                         net (fo=1, routed)           0.336     7.454    uart_rx_inst/rx_bits[3]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  uart_rx_inst/rx_bits_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.275     8.794    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y87          FDCE                                         r  uart_rx_inst/rx_bits_reg[3]/C
                         clock pessimism              0.213     9.007    
                         clock uncertainty           -0.035     8.971    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.136     8.835    uart_rx_inst/rx_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_bits_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.971ns (28.349%)  route 2.454ns (71.651%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 8.861 - 5.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.386     4.036    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.379     4.415 r  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=2, routed)           0.537     4.952    uart_rx_inst/cycle_cnt[9]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.105     5.057 f  uart_rx_inst/FSM_sequential_state[1]_i_5__0/O
                         net (fo=7, routed)           0.718     5.775    uart_rx_inst/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I3_O)        0.118     5.893 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=8, routed)           0.495     6.387    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.264     6.651 r  uart_rx_inst/rx_bits[7]_i_2/O
                         net (fo=8, routed)           0.246     6.897    uart_rx_inst/rx_bits[7]_i_2_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I3_O)        0.105     7.002 r  uart_rx_inst/rx_bits[0]_i_1/O
                         net (fo=1, routed)           0.459     7.461    uart_rx_inst/rx_bits[0]_i_1_n_0
    SLICE_X7Y87          FDCE                                         r  uart_rx_inst/rx_bits_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.342     8.861    uart_rx_inst/sys_clk_BUFG
    SLICE_X7Y87          FDCE                                         r  uart_rx_inst/rx_bits_reg[0]/C
                         clock pessimism              0.197     9.058    
                         clock uncertainty           -0.035     9.022    
    SLICE_X7Y87          FDCE (Setup_fdce_C_CE)      -0.168     8.854    uart_rx_inst/rx_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_bits_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.971ns (28.309%)  route 2.459ns (71.691%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 8.860 - 5.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.386     4.036    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.379     4.415 r  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=2, routed)           0.537     4.952    uart_rx_inst/cycle_cnt[9]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.105     5.057 f  uart_rx_inst/FSM_sequential_state[1]_i_5__0/O
                         net (fo=7, routed)           0.718     5.775    uart_rx_inst/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I3_O)        0.118     5.893 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=8, routed)           0.495     6.387    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.264     6.651 r  uart_rx_inst/rx_bits[7]_i_2/O
                         net (fo=8, routed)           0.281     6.932    uart_rx_inst/rx_bits[7]_i_2_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.105     7.037 r  uart_rx_inst/rx_bits[5]_i_1/O
                         net (fo=1, routed)           0.429     7.466    uart_rx_inst/rx_bits[5]_i_1_n_0
    SLICE_X6Y86          FDCE                                         r  uart_rx_inst/rx_bits_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.341     8.860    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y86          FDCE                                         r  uart_rx_inst/rx_bits_reg[5]/C
                         clock pessimism              0.197     9.057    
                         clock uncertainty           -0.035     9.021    
    SLICE_X6Y86          FDCE (Setup_fdce_C_CE)      -0.136     8.885    uart_rx_inst/rx_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_bits_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.971ns (29.132%)  route 2.362ns (70.868%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 8.859 - 5.000 ) 
    Source Clock Delay      (SCD):    4.036ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.386     4.036    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.379     4.415 r  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=2, routed)           0.537     4.952    uart_rx_inst/cycle_cnt[9]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.105     5.057 f  uart_rx_inst/FSM_sequential_state[1]_i_5__0/O
                         net (fo=7, routed)           0.718     5.775    uart_rx_inst/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I3_O)        0.118     5.893 f  uart_rx_inst/FSM_sequential_state[1]_i_3__0/O
                         net (fo=8, routed)           0.495     6.387    uart_rx_inst/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.264     6.651 r  uart_rx_inst/rx_bits[7]_i_2/O
                         net (fo=8, routed)           0.358     7.009    uart_rx_inst/rx_bits[7]_i_2_n_0
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.105     7.114 r  uart_rx_inst/rx_bits[1]_i_1/O
                         net (fo=1, routed)           0.255     7.369    uart_rx_inst/rx_bits[1]_i_1_n_0
    SLICE_X7Y85          FDCE                                         r  uart_rx_inst/rx_bits_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.340     8.859    uart_rx_inst/sys_clk_BUFG
    SLICE_X7Y85          FDCE                                         r  uart_rx_inst/rx_bits_reg[1]/C
                         clock pessimism              0.197     9.056    
                         clock uncertainty           -0.035     9.020    
    SLICE_X7Y85          FDCE (Setup_fdce_C_CE)      -0.168     8.852    uart_rx_inst/rx_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.029ns (29.870%)  route 2.416ns (70.130%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 8.796 - 5.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.385     4.035    uart_rx_inst/sys_clk_BUFG
    SLICE_X10Y87         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDCE (Prop_fdce_C_Q)         0.433     4.468 r  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.714     5.181    uart_rx_inst/cycle_cnt[5]
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.119     5.300 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           0.621     5.921    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.267     6.188 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.241     6.429    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I2_O)        0.105     6.534 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          0.840     7.374    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.105     7.479 r  uart_rx_inst/cycle_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     7.479    uart_rx_inst/cycle_cnt[11]_i_1_n_0
    SLICE_X11Y90         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.277     8.796    uart_rx_inst/sys_clk_BUFG
    SLICE_X11Y90         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[11]/C
                         clock pessimism              0.214     9.010    
                         clock uncertainty           -0.035     8.974    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.030     9.004    uart_rx_inst/cycle_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.029ns (31.421%)  route 2.246ns (68.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 8.861 - 5.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.385     4.035    uart_rx_inst/sys_clk_BUFG
    SLICE_X10Y87         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDCE (Prop_fdce_C_Q)         0.433     4.468 r  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.714     5.181    uart_rx_inst/cycle_cnt[5]
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.119     5.300 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           0.603     5.903    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I0_O)        0.267     6.170 r  uart_rx_inst/cycle_cnt[15]_i_10/O
                         net (fo=1, routed)           0.205     6.375    uart_rx_inst/cycle_cnt[15]_i_10_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.105     6.480 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=16, routed)          0.469     6.949    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.105     7.054 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.255     7.309    uart_rx_inst/rx_data_valid01_out
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.342     8.861    uart_rx_inst/sys_clk_BUFG
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism              0.197     9.058    
                         clock uncertainty           -0.035     9.022    
    SLICE_X7Y88          FDCE (Setup_fdce_C_CE)      -0.168     8.854    uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.029ns (31.421%)  route 2.246ns (68.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 8.861 - 5.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.385     4.035    uart_rx_inst/sys_clk_BUFG
    SLICE_X10Y87         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDCE (Prop_fdce_C_Q)         0.433     4.468 r  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=6, routed)           0.714     5.181    uart_rx_inst/cycle_cnt[5]
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.119     5.300 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           0.603     5.903    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I0_O)        0.267     6.170 r  uart_rx_inst/cycle_cnt[15]_i_10/O
                         net (fo=1, routed)           0.205     6.375    uart_rx_inst/cycle_cnt[15]_i_10_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.105     6.480 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=16, routed)          0.469     6.949    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I0_O)        0.105     7.054 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.255     7.309    uart_rx_inst/rx_data_valid01_out
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         1.342     8.861    uart_rx_inst/sys_clk_BUFG
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism              0.197     9.058    
                         clock uncertainty           -0.035     9.022    
    SLICE_X7Y88          FDCE (Setup_fdce_C_CE)      -0.168     8.854    uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  1.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.598     1.637    sys_clk_BUFG
    SLICE_X6Y87          FDCE                                         r  tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.164     1.801 r  tx_data_reg[6]/Q
                         net (fo=1, routed)           0.098     1.900    uart_tx_inst/tx_data_reg[7][6]
    SLICE_X5Y87          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.996    uart_tx_inst/sys_clk_BUFG
    SLICE_X5Y87          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[6]/C
                         clock pessimism             -0.344     1.652    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.076     1.728    uart_tx_inst/tx_data_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.237%)  route 0.145ns (43.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.599     1.638    sys_clk_BUFG
    SLICE_X5Y89          FDCE                                         r  tx_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.779 f  tx_cnt_reg[1]/Q
                         net (fo=10, routed)          0.145     1.924    uart_rx_inst/tx_cnt_reg[1]
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.045     1.969 r  uart_rx_inst/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.969    uart_rx_inst_n_4
    SLICE_X6Y88          FDCE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.870     1.998    sys_clk_BUFG
    SLICE_X6Y88          FDCE                                         r  tx_data_reg[5]/C
                         clock pessimism             -0.344     1.654    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.121     1.775    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.609%)  route 0.143ns (43.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.599     1.638    uart_rx_inst/sys_clk_BUFG
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.779 r  uart_rx_inst/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.143     1.922    uart_rx_inst/rx_data[2]
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.967 r  uart_rx_inst/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.967    uart_rx_inst_n_7
    SLICE_X6Y88          FDCE                                         r  tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.870     1.998    sys_clk_BUFG
    SLICE_X6Y88          FDCE                                         r  tx_data_reg[2]/C
                         clock pessimism             -0.347     1.651    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.120     1.771    tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.426%)  route 0.095ns (36.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.598     1.637    sys_clk_BUFG
    SLICE_X6Y87          FDCE                                         r  tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.164     1.801 r  tx_data_reg[3]/Q
                         net (fo=1, routed)           0.095     1.896    uart_tx_inst/tx_data_reg[7][3]
    SLICE_X5Y87          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.868     1.996    uart_tx_inst/sys_clk_BUFG
    SLICE_X5Y87          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[3]/C
                         clock pessimism             -0.344     1.652    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.047     1.699    uart_tx_inst/tx_data_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.023%)  route 0.153ns (51.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.597     1.636    uart_rx_inst/sys_clk_BUFG
    SLICE_X5Y86          FDCE                                         r  uart_rx_inst/rx_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.777 r  uart_rx_inst/rx_bits_reg[4]/Q
                         net (fo=1, routed)           0.153     1.930    uart_rx_inst/rx_bits[4]
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.870     1.998    uart_rx_inst/sys_clk_BUFG
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism             -0.344     1.654    
    SLICE_X7Y88          FDCE (Hold_fdce_C_D)         0.075     1.729    uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.114%)  route 0.151ns (44.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.569     1.608    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y86          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     1.749 f  uart_rx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.151     1.901    uart_rx_inst/state[0]
    SLICE_X8Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.946 r  uart_rx_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.946    uart_rx_inst/bit_cnt[0]_i_1_n_0
    SLICE_X8Y86          FDCE                                         r  uart_rx_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.839     1.967    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y86          FDCE                                         r  uart_rx_inst/bit_cnt_reg[0]/C
                         clock pessimism             -0.346     1.621    
    SLICE_X8Y86          FDCE (Hold_fdce_C_D)         0.120     1.741    uart_rx_inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.468%)  route 0.155ns (45.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.569     1.608    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y86          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     1.749 f  uart_rx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.155     1.905    uart_rx_inst/state[0]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.950 r  uart_rx_inst/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.950    uart_rx_inst/bit_cnt[1]_i_1_n_0
    SLICE_X8Y86          FDCE                                         r  uart_rx_inst/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.839     1.967    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y86          FDCE                                         r  uart_rx_inst/bit_cnt_reg[1]/C
                         clock pessimism             -0.346     1.621    
    SLICE_X8Y86          FDCE (Hold_fdce_C_D)         0.121     1.742    uart_rx_inst/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tx_data_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.120%)  route 0.178ns (48.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.599     1.638    sys_clk_BUFG
    SLICE_X5Y88          FDCE                                         r  tx_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.779 f  tx_data_valid_reg/Q
                         net (fo=24, routed)          0.178     1.957    uart_tx_inst/tx_data_valid_reg_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.045     2.002 r  uart_tx_inst/cycle_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.002    uart_tx_inst/cycle_cnt[7]_i_1__0_n_0
    SLICE_X3Y88          FDCE                                         r  uart_tx_inst/cycle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.873     2.001    uart_tx_inst/sys_clk_BUFG
    SLICE_X3Y88          FDCE                                         r  uart_tx_inst/cycle_cnt_reg[7]/C
                         clock pessimism             -0.323     1.678    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.092     1.770    uart_tx_inst/cycle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.118%)  route 0.185ns (49.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.599     1.638    sys_clk_BUFG
    SLICE_X5Y89          FDCE                                         r  tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.779 f  tx_cnt_reg[0]/Q
                         net (fo=11, routed)          0.185     1.964    uart_rx_inst/tx_cnt_reg[0]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.045     2.009 r  uart_rx_inst/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.009    uart_rx_inst_n_5
    SLICE_X6Y88          FDCE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.870     1.998    sys_clk_BUFG
    SLICE_X6Y88          FDCE                                         r  tx_data_reg[4]/C
                         clock pessimism             -0.344     1.654    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.121     1.775    tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.783%)  route 0.220ns (54.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.569     1.608    uart_rx_inst/sys_clk_BUFG
    SLICE_X9Y86          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     1.749 f  uart_rx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.220     1.970    uart_rx_inst/state[0]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.015 r  uart_rx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.015    uart_rx_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=119, routed)         0.840     1.968    uart_rx_inst/sys_clk_BUFG
    SLICE_X10Y87         FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.323     1.645    
    SLICE_X10Y87         FDCE (Hold_fdce_C_D)         0.120     1.765    uart_rx_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y88    state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y88    state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X5Y89    tx_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X5Y89    tx_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X5Y89    tx_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X5Y88    tx_data_valid_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X11Y89   uart_rx_inst/cycle_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X11Y90   uart_rx_inst/cycle_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X11Y90   uart_rx_inst/cycle_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y93    wait_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y93    wait_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y92    wait_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y93    wait_cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y92    wait_cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y92    wait_cnt_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y93    wait_cnt_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y93    wait_cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y92    wait_cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y93    wait_cnt_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y89   uart_rx_inst/cycle_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y88   uart_rx_inst/cycle_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y88   uart_rx_inst/cycle_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y88   uart_rx_inst/cycle_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y89   uart_rx_inst/cycle_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y89   uart_rx_inst/cycle_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y89   uart_rx_inst/cycle_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X7Y85    uart_rx_inst/rx_bits_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X7Y86    uart_rx_inst/rx_bits_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y86    uart_rx_inst/rx_bits_reg[4]/C



