-incr -mfcu -sv

-work work
-L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
+acc

+define+DUMP_WLF
+define+TESTCASE_0
+define+MODELSIM

+incdir+D:/Codes/Modelsim/Modelsim_10_7/verilog_src/uvm-1.1d/src
D:/Codes/Modelsim/Modelsim_10_7/verilog_src/uvm-1.1d/src/uvm_pkg.sv

+incdir+D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/axi
+incdir+D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/env
+incdir+D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/top
+incdir+D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/wrapper
+incdir+D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/axi/agent
+incdir+D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/axi/channel
+incdir+D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/axi/env
+incdir+D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/axi/seq

D:/Prjs/SV/AXI_DDR/AXI_SRAM/sim/top/TB.sv

D:/Prjs/SV/AXI_DDR/AXI_SRAM/dut/axi_ram.sv

