/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
!!GlobalInfo
product: Pins v10.0
processor: MIMXRT1176xxxxx
package_id: MIMXRT1176DVMAA
mcu_data: ksdk2_0
processor_version: 10.0.0
pin_labels:
- {pin_num: E13, pin_signal: GPIO_DISP_B1_00, label: ENET_QOS_RX_EN, identifier: ENET_QOS_RX_EN}
- {pin_num: D13, pin_signal: GPIO_DISP_B1_01, label: ENET_QOS_RX_CLK, identifier: ENET_QOS_RX_CLK}
- {pin_num: D11, pin_signal: GPIO_DISP_B1_02, label: ENET_QOS_RX0, identifier: ENET_QOS_RX0}
- {pin_num: E11, pin_signal: GPIO_DISP_B1_03, label: ENET_QOS_RX1, identifier: ENET_QOS_RX1}
- {pin_num: E10, pin_signal: GPIO_DISP_B1_04, label: ENET_QOS_RX2, identifier: ENET_QOS_RX2}
- {pin_num: C11, pin_signal: GPIO_DISP_B1_05, label: ENET_QOS_RX3, identifier: ENET_QOS_RX3}
- {pin_num: D10, pin_signal: GPIO_DISP_B1_06, label: ENET_QOS_TX3, identifier: ENET_QOS_TX3_BOOT_CFG0}
- {pin_num: E12, pin_signal: GPIO_DISP_B1_07, label: ENET_QOS_TX2, identifier: ENET_QOS_TX2_BOOT_CFG1}
- {pin_num: A15, pin_signal: GPIO_DISP_B1_08, label: ENET_QOS_TX1, identifier: ENET_QOS_TX1_BOOT_CFG2}
- {pin_num: C13, pin_signal: GPIO_DISP_B1_09, label: ENET_QOS_TX0, identifier: ENET_QOS_TX0_BOOT_CFG3}
- {pin_num: B14, pin_signal: GPIO_DISP_B1_10, label: ENET_QOS_TX_EN, identifier: ENET_QOS_TX_EN_BOOT_CFG4}
- {pin_num: A14, pin_signal: GPIO_DISP_B1_11, label: ENET_QOS_TX_CLK, identifier: ENET_QOS_TX_CLK_BOOT_CFG5}
- {pin_num: B2, pin_signal: GPIO_EMC_B1_23, label: PWM1_A0, identifier: PWM1_A0}
- {pin_num: J4, pin_signal: GPIO_EMC_B1_25, label: PWM1_A1, identifier: PWM1_A1}
- {pin_num: G5, pin_signal: GPIO_EMC_B1_27, label: PWM1_A2, identifier: PWM1_A2}
- {pin_num: J5, pin_signal: GPIO_EMC_B1_24, label: PWM1_B0, identifier: PWM1_B0}
- {pin_num: J3, pin_signal: GPIO_EMC_B1_26, label: PWM1_B1, identifier: PWM1_B1}
- {pin_num: E5, pin_signal: GPIO_EMC_B1_28, label: PWM1_B2, identifier: PWM1_B2}
- {pin_num: H4, pin_signal: GPIO_EMC_B1_06, label: PWM2_A0, identifier: PWM2_A0}
- {pin_num: F5, pin_signal: GPIO_EMC_B1_08, label: PWM2_A1, identifier: PWM2_A1}
- {pin_num: A2, pin_signal: GPIO_EMC_B1_10, label: PWM2_A2, identifier: PWM2_A2}
- {pin_num: H3, pin_signal: GPIO_EMC_B1_07, label: PWM2_B0, identifier: PWM2_B0}
- {pin_num: A3, pin_signal: GPIO_EMC_B1_09, label: PWM2_B1, identifier: PWM2_B1}
- {pin_num: C2, pin_signal: GPIO_EMC_B1_11, label: PWM2_B2, identifier: PWM2_B2}
- {pin_num: D2, pin_signal: GPIO_EMC_B1_31, label: PWM3_A1, identifier: PWM3_A1}
- {pin_num: E3, pin_signal: GPIO_EMC_B1_30, label: PWM3_B0, identifier: PWM3_B0}
- {pin_num: D1, pin_signal: GPIO_EMC_B1_32, label: PWM3_B1, identifier: PWM3_B1}
- {pin_num: E1, pin_signal: GPIO_EMC_B1_34, label: PWM3_B2, identifier: PWM3_B2}
- {pin_num: F3, pin_signal: GPIO_EMC_B1_00, label: PWM4_A0, identifier: PWM4_A0}
- {pin_num: G4, pin_signal: GPIO_EMC_B1_02, label: PWM4_A1, identifier: PWM4_A1}
- {pin_num: H5, pin_signal: GPIO_EMC_B1_04, label: PWM4_A2, identifier: PWM4_A2}
- {pin_num: F2, pin_signal: GPIO_EMC_B1_01, label: PWM4_B0, identifier: PWM4_B0}
- {pin_num: E4, pin_signal: GPIO_EMC_B1_03, label: PWM4_B1, identifier: PWM4_B1}
- {pin_num: F4, pin_signal: GPIO_EMC_B1_05, label: PWM4_B2, identifier: PWM4_B2}
- {pin_num: B16, pin_signal: GPIO_SD_B1_00, label: SD1_CMD, identifier: SD1_CMD}
- {pin_num: N13, pin_signal: GPIO_AD_06, label: IA1_ADC1_A0, identifier: IA1_ADC1_A0}
- {pin_num: R15, pin_signal: GPIO_AD_08, label: IA2_ADC1_A1, identifier: IA2_ADC1_A1}
- {pin_num: R17, pin_signal: GPIO_AD_10, label: IA3_ADC1_A2, identifier: IA3_ADC1_A2}
- {pin_num: P17, pin_signal: GPIO_AD_12, label: IC1_ADC1_A3, identifier: IC1_ADC12_A3}
- {pin_num: N14, pin_signal: GPIO_AD_14, label: IC2_ADC1_A4, identifier: IC2_ADC12_A4}
- {pin_num: N17, pin_signal: GPIO_AD_16, label: IC3_ADC1_A5, identifier: IC3_ADC12_A5}
- {pin_num: M16, pin_signal: GPIO_AD_18, label: IB1_ADC2_A0, identifier: IB1_ADC2_A0}
- {pin_num: K13, pin_signal: GPIO_AD_20, label: IB2_ADC2_A1, identifier: IB2_ADC2_A1}
- {pin_num: K12, pin_signal: GPIO_AD_22, label: IB3_ADC2_A2, identifier: IB3_ADC2_A2}
- {pin_num: L13, pin_signal: GPIO_AD_24, label: VDC3_ADC2_A6, identifier: VDC3_ADC2_A6_LPUART1_TX}
- {pin_num: T17, pin_signal: GPIO_AD_07, label: IA4_ADC1_B0, identifier: IA4_ADC1_B0}
- {pin_num: R16, pin_signal: GPIO_AD_09, label: IDC1_ADC1_B1, identifier: IDC1_ADC1_B1}
- {pin_num: P16, pin_signal: GPIO_AD_11, label: IDC2_ADC1_B2, identifier: IDC2_ADC1_B2}
- {pin_num: L12, pin_signal: GPIO_AD_13, label: IC4_ADC1_B3, identifier: IC4_ADC12_B3}
- {pin_num: M14, pin_signal: GPIO_AD_15, label: VDC1_ADC1_B4, identifier: VDC1_ADC12_B4}
- {pin_num: N15, pin_signal: GPIO_AD_17, label: VDC2_ADC1_B5, identifier: VDC2_ADC12_B5}
- {pin_num: L16, pin_signal: GPIO_AD_19, label: IB4_ADC2_B0, identifier: IB4_ADC2_B0}
- {pin_num: K14, pin_signal: GPIO_AD_21, label: IDC3_ADC2_B1, identifier: IDC3_ADC2_B1}
- {pin_num: J12, pin_signal: GPIO_AD_23, label: IDC4_ADC2_B2, identifier: IDC4_ADC2_B2}
- {pin_num: M15, pin_signal: GPIO_AD_25, label: VDC4_ADC2_B6, identifier: VDC4_ADC2_B6_LPUART1_RX}
- {pin_num: K4, pin_signal: GPIO_EMC_B2_01, label: ENC1_A, identifier: ENC1_A}
- {pin_num: K3, pin_signal: GPIO_EMC_B2_02, label: ENC1_B, identifier: ENC1_B}
- {pin_num: R1, pin_signal: GPIO_EMC_B2_03, label: ENC2_I, identifier: ENC2_I_ABS_ENC_SYNC}
- {pin_num: R2, pin_signal: GPIO_EMC_B2_10, label: FLEXSPI2_A_SCK, identifier: FLEXSPI2_A_SCK}
- {pin_num: L4, pin_signal: GPIO_EMC_B2_11, label: FLEXSPI2_A_SS_B, identifier: FLEXSPI2_A_SS_B}
- {pin_num: M2, pin_signal: GPIO_EMC_B2_12, label: FLEXSPI2_A_DQS, identifier: FLEXSPI2_A_DQS}
- {pin_num: K5, pin_signal: GPIO_EMC_B2_13, label: FLEXSPI2_A_D0, identifier: FLEXSPI2_A_D0}
- {pin_num: T6, pin_signal: GPIO_LPSR_14, label: SWD_CLK, identifier: SWD_CLK_JTAG_CLK}
- {pin_num: U7, pin_signal: GPIO_LPSR_15, label: SWD_IO, identifier: SWD_DIO_JTAG_TMS}
- {pin_num: G17, pin_signal: GPIO_AD_35, label: SD_PWREN_B, identifier: SD_PWREN_B}
- {pin_num: A16, pin_signal: GPIO_SD_B1_05, label: SD1_D3, identifier: SD1_D3}
- {pin_num: B15, pin_signal: GPIO_SD_B1_04, label: SD1_D2, identifier: SD1_D2}
- {pin_num: B17, pin_signal: GPIO_SD_B1_03, label: SD1_D1, identifier: SD1_D1}
- {pin_num: C15, pin_signal: GPIO_SD_B1_02, label: SD1_D0, identifier: SD1_D0}
- {pin_num: D15, pin_signal: GPIO_SD_B1_01, label: SD1_CLK, identifier: SD1_CLK}
- {pin_num: K16, pin_signal: GPIO_AD_32, label: SD1_CD_B, identifier: SD1_CD_B}
- {pin_num: J16, pin_signal: GPIO_AD_34, label: SD1_VSELECT, identifier: SD1_VSELECT}
- {pin_num: F15, pin_signal: GPIO_SD_B2_08, label: FLEXSPI1_A_D0, identifier: FLEXSPI1_A_D0}
- {pin_num: H15, pin_signal: GPIO_SD_B2_09, label: FLEXSPI1_A_D1, identifier: FLEXSPI1_A_D1}
- {pin_num: H14, pin_signal: GPIO_SD_B2_10, label: FLEXSPI1_A_D2, identifier: FLEXSPI1_A_D2}
- {pin_num: F16, pin_signal: GPIO_SD_B2_11, label: FLEXSPI1_A_D3, identifier: FLEXSPI1_A_D3}
- {pin_num: E15, pin_signal: GPIO_SD_B2_03, label: FLEXSPI1_B_D0, identifier: FLEXSPI1_B_D0}
- {pin_num: H13, pin_signal: GPIO_SD_B2_02, label: FLEXSPI1_B_D1, identifier: FLEXSPI1_B_D1}
- {pin_num: J14, pin_signal: GPIO_SD_B2_01, label: FLEXSPI1_B_D2, identifier: FLEXSPI1_B_D2}
- {pin_num: J15, pin_signal: GPIO_SD_B2_00, label: FLEXSPI1_B_D3, identifier: FLEXSPI1_B_D3}
- {pin_num: E14, pin_signal: GPIO_SD_B2_05, label: FLEXSPI1_A_DQS, identifier: FLEXSPI1_A_DQS}
- {pin_num: G14, pin_signal: GPIO_SD_B2_07, label: FLEXSPI1_A_CLK, identifier: FLEXSPI1_A_CLK}
- {pin_num: F14, pin_signal: GPIO_SD_B2_04, label: FLEXSPI1_A_SS1_B_B_CLK, identifier: FLEXSPI1_A_SS1_B_B_CLK}
- {pin_num: F17, pin_signal: GPIO_SD_B2_06, label: FLEXSPI1_A_SS0_B, identifier: FLEXSPI1_A_SS0_B}
- {pin_num: M4, pin_signal: GPIO_EMC_B2_14, label: FLEXSPI2_A_D1, identifier: FLEXSPI2_A_D1}
- {pin_num: L2, pin_signal: GPIO_EMC_B2_15, label: FLEXSPI2_A_D2, identifier: FLEXSPI2_A_D2}
- {pin_num: K1, pin_signal: GPIO_EMC_B1_40, label: LPUART6_TX, identifier: LPUART6_TX_CCM_CLKO1}
- {pin_num: L1, pin_signal: GPIO_EMC_B1_41, label: LPUART6_RX, identifier: LPUART6_RX_CCM_CLKO2}
- {pin_num: E6, pin_signal: GPIO_EMC_B1_29, label: PWM3_A0, identifier: PWM3_A0}
- {pin_num: E2, pin_signal: GPIO_EMC_B1_33, label: PWM3_A2, identifier: PWM3_A2}
- {pin_num: N3, pin_signal: GPIO_EMC_B2_18, label: ENET_QOS_PHY_INTB, identifier: ENET_QOS_PHY_INTB}
- {pin_num: U2, pin_signal: GPIO_EMC_B2_19, label: ENET_QOS_MDC_3V3, identifier: ENET_QOS_MDC_3V3}
- {pin_num: R3, pin_signal: GPIO_EMC_B2_20, label: ENET_QOS_MDIO_3V3, identifier: ENET_QOS_MDIO_3V3}
- {pin_num: P2, pin_signal: GPIO_EMC_B2_16, label: FLEXSPI2_A_D3, identifier: FLEXSPI2_A_D3}
- {pin_num: M1, pin_signal: GPIO_EMC_B2_04, label: ENC2_A, identifier: ENC2_A}
- {pin_num: N1, pin_signal: GPIO_EMC_B2_05, label: ENC2_B, identifier: ENC2_B}
- {pin_num: C5, pin_signal: GPIO_EMC_B1_12, label: ENC3_I, identifier: ENC3_I_ABS_ENC_SYNC}
- {pin_num: D5, pin_signal: GPIO_EMC_B1_13, label: ENC3_A, identifier: ENC3_A}
- {pin_num: B1, pin_signal: GPIO_EMC_B1_14, label: ENC3_B, identifier: ENC3_B}
- {pin_num: F1, pin_signal: GPIO_EMC_B1_35, label: ENC4_I, identifier: ENC4_I_ABS_ENC_SYNC}
- {pin_num: G1, pin_signal: GPIO_EMC_B1_36, label: ENC4_A, identifier: ENC4_A}
- {pin_num: H1, pin_signal: GPIO_EMC_B1_37, label: ENC4_B, identifier: ENC4_B}
- {pin_num: N6, pin_signal: GPIO_LPSR_00, label: CAN3_TX, identifier: CAN3_TX}
- {pin_num: R6, pin_signal: GPIO_LPSR_01, label: CAN3_RX, identifier: CAN3_RX}
- {pin_num: B6, pin_signal: GPIO_DISP_B2_12, label: SECURE_CAN1_TX, identifier: SECURE_CAN1_TX}
- {pin_num: A5, pin_signal: GPIO_DISP_B2_13, label: SECURE_CAN1_RX, identifier: SECURE_CAN1_RX}
- {pin_num: P6, pin_signal: GPIO_LPSR_02, label: CAN3_STBY, identifier: CAN3_STBY_BOOT_MODE0}
- {pin_num: A7, pin_signal: GPIO_DISP_B2_14, label: SECURE_CAN1_STBY, identifier: SECURE_CAN1_STBY}
- {pin_num: N12, pin_signal: GPIO_AD_00, label: RS485_RXD, identifier: RS485_RXD}
- {pin_num: R14, pin_signal: GPIO_AD_01, label: RS485_TXD, identifier: RS485_TXD}
- {pin_num: P15, pin_signal: GPIO_AD_03, label: RS485_DE, identifier: RS485_DE}
- {pin_num: R13, pin_signal: GPIO_AD_02, label: RS485_RE, identifier: RS485_RE}
- {pin_num: N7, pin_signal: GPIO_LPSR_04, label: SECURITY_I2C5_SDA, identifier: SECURITY_I2C5_SDA}
- {pin_num: N8, pin_signal: GPIO_LPSR_05, label: SECURITY_I2C5_SCL, identifier: SECURITY_I2C5_SCL}
- {pin_num: T7, pin_signal: GPIO_LPSR_03, label: SECURITY_RST, identifier: SECURITY_RST_BOOT_MODE1}
- {pin_num: P8, pin_signal: GPIO_LPSR_06, label: USER_BUTTON1, identifier: USER_BUTTON1}
- {pin_num: R8, pin_signal: GPIO_LPSR_07, label: USER_BUTTON2, identifier: USER_BUTTON2}
- {pin_num: U8, pin_signal: GPIO_LPSR_08, label: USER_BUTTON3, identifier: USER_BUTTON3}
- {pin_num: P5, pin_signal: GPIO_LPSR_09, label: USER_BUTTON4, identifier: USER_BUTTON4}
- {pin_num: C1, pin_signal: GPIO_EMC_B1_15, label: SPI1_SCK_FXIO1_D15, identifier: SPI1_SCK_FXIO1_D15}
- {pin_num: D3, pin_signal: GPIO_EMC_B1_16, label: SPI1_CS_FXIO1_D16, identifier: SPI1_CS_FXIO1_D16}
- {pin_num: B3, pin_signal: GPIO_EMC_B1_17, label: SPI1_MISO_FXIO1_D17, identifier: SPI1_MISO_FXIO1_D17}
- {pin_num: B4, pin_signal: GPIO_EMC_B1_18, label: SPI1_MOSI_FXIO1_D18, identifier: SPI1_MOSI_FXIO1_D18}
- {pin_num: C4, pin_signal: GPIO_EMC_B1_19, label: SPI2_SCK_FXIO1_D19, identifier: SPI2_SCK_FXIO1_D19}
- {pin_num: C3, pin_signal: GPIO_EMC_B1_20, label: SPI2_CS_FXIO1_D20, identifier: SPI2_CS_FXIO1_D20}
- {pin_num: G2, pin_signal: GPIO_EMC_B1_21, label: SPI2_MISO_FXIO1_D21, identifier: SPI2_MISO_FXIO1_D21}
- {pin_num: H2, pin_signal: GPIO_EMC_B1_22, label: SPI2_MOSI_FXIO1_D22, identifier: SPI2_MOSI_FXIO1_D22}
- {pin_num: R5, pin_signal: GPIO_LPSR_10, label: SPI_CS_SEL0, identifier: SPI_CS_SEL0_I2C6_SDA}
- {pin_num: T5, pin_signal: GPIO_LPSR_11, label: SPI_CS_SEL1, identifier: SPI_CS_SEL1_I2C6_SCL_SWO}
- {pin_num: U5, pin_signal: GPIO_LPSR_12, label: ENET_QOS_PHY_RST_B, identifier: ENET_QOS_PHY_RST_B}
- {pin_num: U6, pin_signal: GPIO_LPSR_13, label: JTAG_MOD, identifier: JTAG_MOD}
- {pin_num: D9, pin_signal: GPIO_DISP_B2_10, label: I2C3_SCL, identifier: I2C3_SCL}
- {pin_num: A6, pin_signal: GPIO_DISP_B2_11, label: I2C3_SDA, identifier: I2C3_SDA}
- {pin_num: M13, pin_signal: GPIO_AD_04, label: SPI3_SCK_FXIO2_D04, identifier: SPI3_SCK_FXIO2_D04}
- {pin_num: P13, pin_signal: GPIO_AD_05, label: SPI3_CS_FXIO2_D05, identifier: SPI3_CS_FXIO2_D05}
- {pin_num: L14, pin_signal: GPIO_AD_26, label: SPI3_MISO_FXIO2_D26, identifier: SPI3_MISO_FXIO2_D26}
- {pin_num: N16, pin_signal: GPIO_AD_27, label: SPI3_MOSI_FXIO2_D27, identifier: SPI3_MOSI_FXIO2_D27}
- {pin_num: L17, pin_signal: GPIO_AD_28, label: SPI4_SCK_FXIO2_D28, identifier: SPI4_SCK_FXIO2_D28}
- {pin_num: M17, pin_signal: GPIO_AD_29, label: SPI4_CS_FXIO2_D29, identifier: SPI4_CS_FXIO2_D29}
- {pin_num: K17, pin_signal: GPIO_AD_30, label: SPI4_MISO_FXIO2_D30, identifier: SPI4_MISO_FXIO2_D30}
- {pin_num: J17, pin_signal: GPIO_AD_31, label: SPI4_MOSI_FXIO2_D31, identifier: SPI4_MOSI_FXIO2_D31}
- {pin_num: E8, pin_signal: GPIO_DISP_B2_00, label: DIG_OUT_0, identifier: DIG_OUT_0_BOOT_CFG6}
- {pin_num: F8, pin_signal: GPIO_DISP_B2_01, label: DIG_OUT_1, identifier: DIG_OUT_1_BOOT_CFG7}
- {pin_num: E9, pin_signal: GPIO_DISP_B2_02, label: DIG_OUT_2, identifier: DIG_OUT_2_BOOT_CFG8}
- {pin_num: D7, pin_signal: GPIO_DISP_B2_03, label: DIG_OUT_3, identifier: DIG_OUT_3_BOOT_CFG9}
- {pin_num: C7, pin_signal: GPIO_DISP_B2_04, label: USER_LED1, identifier: USER_LED1_BOOT_CFG10}
- {pin_num: C9, pin_signal: GPIO_DISP_B2_05, label: USER_LED2, identifier: USER_LED2_BOOT_CFG11}
- {pin_num: C6, pin_signal: GPIO_DISP_B2_06, label: USER_LED3, identifier: USER_LED3}
- {pin_num: D6, pin_signal: GPIO_DISP_B2_07, label: USER_LED4, identifier: USER_LED4}
- {pin_num: A4, pin_signal: GPIO_DISP_B2_15, label: WDOG_B, identifier: WDOG_B}
- {pin_num: T1, pin_signal: GPIO_EMC_B2_06, label: PWM1_FAULT, identifier: PWM1_FAULT}
- {pin_num: M3, pin_signal: GPIO_EMC_B2_07, label: PWM2_FAULT, identifier: PWM2_FAULT}
- {pin_num: P1, pin_signal: GPIO_EMC_B2_08, label: PWM3_FAULT, identifier: PWM3_FAULT}
- {pin_num: N2, pin_signal: GPIO_EMC_B2_09, label: PWM4_FAULT, identifier: PWM4_FAULT}
- {pin_num: J1, pin_signal: GPIO_EMC_B1_38, label: DIG_INPUT_0, identifier: DIG_INPUT_0}
- {pin_num: J2, pin_signal: GPIO_EMC_B1_39, label: DIG_INPUT_1, identifier: DIG_INPUT_1}
- {pin_num: T2, pin_signal: GPIO_EMC_B2_17, label: DIG_INPUT_2, identifier: DIG_INPUT_2}
- {pin_num: H17, pin_signal: GPIO_AD_33, label: DIG_INPUT_3, identifier: DIG_INPUT_3}
- {pin_num: K2, pin_signal: GPIO_EMC_B2_00, label: ENC1_I, identifier: ENC1_I_ABS_ENC_SYNC}
- {pin_num: B5, pin_signal: GPIO_DISP_B2_08, label: LPUART8_TX, identifier: LPUART8_TX}
- {pin_num: D8, pin_signal: GPIO_DISP_B2_09, label: LPUART8_RX, identifier: LPUART8_RX}
- {pin_num: N9, pin_signal: GPIO_SNVS_08, label: SPI_CS_SEL0, identifier: SPI_CS_SEL0_SNVS}
- {pin_num: R11, pin_signal: GPIO_SNVS_09, label: SPI_CS_SEL1, identifier: SPI_CS_SEL1_SNVS}
- {pin_num: N10, pin_signal: GPIO_SNVS_04, label: DIG_INPUT_4, identifier: DIG_INPUT_4_SNVS}
- {pin_num: P9, pin_signal: GPIO_SNVS_05, label: DIG_INPUT_5, identifier: DIG_INPUT_5_SNVS}
- {pin_num: M9, pin_signal: GPIO_SNVS_06, label: DIG_INPUT_6, identifier: DIG_INPUT_6_SNVS}
- {pin_num: R9, pin_signal: GPIO_SNVS_07, label: DIG_INPUT_7, identifier: DIG_INPUT_7_SNVS}
- {pin_num: R10, pin_signal: GPIO_SNVS_00, label: DIG_OUT_4, identifier: DIG_OUT_4_SNVS}
- {pin_num: P10, pin_signal: GPIO_SNVS_01, label: DIG_OUT_5, identifier: DIG_OUT_5_SNVS}
- {pin_num: L9, pin_signal: GPIO_SNVS_02, label: DIG_OUT_6, identifier: DIG_OUT_6_SNVS}
- {pin_num: M10, pin_signal: GPIO_SNVS_03, label: DIG_OUT_7, identifier: DIG_OUT_7_SNVS}
power_domains: {ADC_VREFH: '1.8', DCDC_ANA: '1.8', DCDC_ANA_SENSE: '1.8', DCDC_DIG: '1.0', DCDC_DIG_SENSE: '1.0', DCDC_IN: '3.3', DCDC_IN_Q: '3.3', DCDC_LN: '1.8',
  DCDC_LP: '1.8', DCDC_PSWITCH: '3.3', NVCC_DISP1: '1.8', NVCC_DISP2: '3.3', NVCC_EMC1: '3.3', NVCC_EMC2: '3.3', NVCC_GPIO: '3.3', NVCC_LPSR: '3.3', NVCC_SD1: '1.8',
  NVCC_SD2: '3.3', NVCC_SNVS: '1.8', VDDA_1P0: '1.0', VDDA_1P8_IN: '1.8', VDDA_ADC_1P8: '1.8', VDDA_ADC_3P3: '3.3', VDD_LPSR_ANA: '1.8', VDD_LPSR_DIG: '1.0', VDD_LPSR_IN: '3.3',
  VDD_MIPI_1P0: '1.0', VDD_MIPI_1P8: '1.8', VDD_SNVS_ANA: '1.8', VDD_SNVS_DIG: '0.85', VDD_SNVS_IN: '3.3', VDD_SOC_IN: '1.0', VDD_USB_1P8: '1.8', VDD_USB_3P3: '3.3'}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

#include "fsl_common.h"
#include "fsl_xbara.h"
#include "fsl_iomuxc.h"
#include "fsl_gpio.h"
#include "pin_mux.h"

/* FUNCTION ************************************************************************************************************
 * 
 * Function Name : BOARD_InitBootPins
 * Description   : Calls initialization functions.
 * 
 * END ****************************************************************************************************************/
void BOARD_InitBootPins(void) {
    BOARD_InitPins();
    BOARD_InitAdcPins();
    BOARD_InitPwmPins();
    BOARD_InitPwmFaultPins();
    BOARD_InitEncPins();
    BOARD_InitPowerStageSPIsPins();
    BOARD_InitTsnEnet1GPins();
    BOARD_InitSdPins();
    BOARD_InitSdpUart1Pins();
    BOARD_InitDebugUartsPins();
    BOARD_InitSecureCan1Pins();
    BOARD_InitFlexioPins();
    BOARD_InitUserButtonsPins();
    BOARD_InitUserLedsPins();
    BOARD_InitSecureI2cPins();
    BOARD_InitI2cPins();
    BOARD_InitDigitalOutputPins();
    BOARD_InitDigitalInputPins();
    MC_InitXbar();
}

/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitPins(void) {
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitAdcPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: N13, peripheral: LPADC1, signal: 'A, 1_0', pin_signal: GPIO_AD_06, pull_keeper_select: Keeper}
  - {pin_num: R15, peripheral: LPADC1, signal: 'A, 1_1', pin_signal: GPIO_AD_08, pull_keeper_select: Keeper}
  - {pin_num: R17, peripheral: LPADC1, signal: 'A, 1_2', pin_signal: GPIO_AD_10, pull_keeper_select: Keeper}
  - {pin_num: P17, peripheral: LPADC1, signal: 'A, 1_3', pin_signal: GPIO_AD_12, identifier: '', pull_keeper_select: Keeper}
  - {pin_num: N14, peripheral: LPADC1, signal: 'A, 1_4', pin_signal: GPIO_AD_14, pull_keeper_select: Keeper}
  - {pin_num: N17, peripheral: LPADC1, signal: 'A, 1_5', pin_signal: GPIO_AD_16, pull_keeper_select: Keeper}
  - {pin_num: T17, peripheral: LPADC1, signal: 'B, 1_0', pin_signal: GPIO_AD_07, pull_keeper_select: Keeper}
  - {pin_num: R16, peripheral: LPADC1, signal: 'B, 1_1', pin_signal: GPIO_AD_09, pull_keeper_select: Keeper}
  - {pin_num: P16, peripheral: LPADC1, signal: 'B, 1_2', pin_signal: GPIO_AD_11, pull_keeper_select: Keeper}
  - {pin_num: L12, peripheral: LPADC1, signal: 'B, 1_3', pin_signal: GPIO_AD_13, pull_keeper_select: Keeper}
  - {pin_num: M14, peripheral: LPADC1, signal: 'B, 1_4', pin_signal: GPIO_AD_15, pull_keeper_select: Keeper}
  - {pin_num: N15, peripheral: LPADC1, signal: 'B, 1_5', pin_signal: GPIO_AD_17, pull_keeper_select: Keeper}
  - {pin_num: M16, peripheral: LPADC2, signal: 'A, 2_0', pin_signal: GPIO_AD_18, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper}
  - {pin_num: K13, peripheral: LPADC2, signal: 'A, 2_1', pin_signal: GPIO_AD_20, pull_keeper_select: Keeper}
  - {pin_num: K12, peripheral: LPADC2, signal: 'A, 2_2', pin_signal: GPIO_AD_22, pull_keeper_select: Keeper}
  - {pin_num: P17, peripheral: LPADC2, signal: 'A, 2_3', pin_signal: GPIO_AD_12, pull_keeper_select: Keeper}
  - {pin_num: N14, peripheral: LPADC2, signal: 'A, 2_4', pin_signal: GPIO_AD_14, identifier: '', pull_keeper_select: Keeper}
  - {pin_num: N17, peripheral: LPADC2, signal: 'A, 2_5', pin_signal: GPIO_AD_16, identifier: '', pull_keeper_select: Keeper}
  - {pin_num: L13, peripheral: LPADC2, signal: 'A, 2_6', pin_signal: GPIO_AD_24, pull_keeper_select: Keeper}
  - {pin_num: L16, peripheral: LPADC2, signal: 'B, 2_0', pin_signal: GPIO_AD_19, pull_keeper_select: Keeper}
  - {pin_num: K14, peripheral: LPADC2, signal: 'B, 2_1', pin_signal: GPIO_AD_21, pull_keeper_select: Keeper}
  - {pin_num: J12, peripheral: LPADC2, signal: 'B, 2_2', pin_signal: GPIO_AD_23, pull_keeper_select: Keeper}
  - {pin_num: L12, peripheral: LPADC2, signal: 'B, 2_3', pin_signal: GPIO_AD_13, identifier: '', pull_keeper_select: Keeper}
  - {pin_num: M14, peripheral: LPADC2, signal: 'B, 2_4', pin_signal: GPIO_AD_15, identifier: '', pull_keeper_select: Keeper}
  - {pin_num: N15, peripheral: LPADC2, signal: 'B, 2_5', pin_signal: GPIO_AD_17, identifier: '', pull_keeper_select: Keeper}
  - {pin_num: M15, peripheral: LPADC2, signal: 'B, 2_6', pin_signal: GPIO_AD_25, pull_keeper_select: Keeper}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitAdcPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitAdcPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_06_GPIO_MUX3_IO05,       /* GPIO_AD_06 is configured as GPIO_MUX3_IO05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_07_GPIO_MUX3_IO06,       /* GPIO_AD_07 is configured as GPIO_MUX3_IO06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_08_GPIO_MUX3_IO07,       /* GPIO_AD_08 is configured as GPIO_MUX3_IO07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_09_GPIO_MUX3_IO08,       /* GPIO_AD_09 is configured as GPIO_MUX3_IO08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_10_GPIO_MUX3_IO09,       /* GPIO_AD_10 is configured as GPIO_MUX3_IO09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_11_GPIO_MUX3_IO10,       /* GPIO_AD_11 is configured as GPIO_MUX3_IO10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11,       /* GPIO_AD_12 is configured as GPIO_MUX3_IO11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_13_GPIO_MUX3_IO12,       /* GPIO_AD_13 is configured as GPIO_MUX3_IO12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_14_GPIO_MUX3_IO13,       /* GPIO_AD_14 is configured as GPIO_MUX3_IO13 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_15_GPIO_MUX3_IO14,       /* GPIO_AD_15 is configured as GPIO_MUX3_IO14 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_16_GPIO_MUX3_IO15,       /* GPIO_AD_16 is configured as GPIO_MUX3_IO15 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_17_GPIO_MUX3_IO16,       /* GPIO_AD_17 is configured as GPIO_MUX3_IO16 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_18_GPIO_MUX3_IO17,       /* GPIO_AD_18 is configured as GPIO_MUX3_IO17 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_19_GPIO_MUX3_IO18,       /* GPIO_AD_19 is configured as GPIO_MUX3_IO18 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_20_GPIO_MUX3_IO19,       /* GPIO_AD_20 is configured as GPIO_MUX3_IO19 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_21_GPIO_MUX3_IO20,       /* GPIO_AD_21 is configured as GPIO_MUX3_IO20 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_22_GPIO_MUX3_IO21,       /* GPIO_AD_22 is configured as GPIO_MUX3_IO21 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_23_GPIO_MUX3_IO22,       /* GPIO_AD_23 is configured as GPIO_MUX3_IO22 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_24_GPIO_MUX3_IO23,       /* GPIO_AD_24 is configured as GPIO_MUX3_IO23 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_25_GPIO_MUX3_IO24,       /* GPIO_AD_25 is configured as GPIO_MUX3_IO24 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_06_GPIO_MUX3_IO05,       /* GPIO_AD_06 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_07_GPIO_MUX3_IO06,       /* GPIO_AD_07 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_08_GPIO_MUX3_IO07,       /* GPIO_AD_08 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_09_GPIO_MUX3_IO08,       /* GPIO_AD_09 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_10_GPIO_MUX3_IO09,       /* GPIO_AD_10 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_11_GPIO_MUX3_IO10,       /* GPIO_AD_11 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_12_GPIO_MUX3_IO11,       /* GPIO_AD_12 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_13_GPIO_MUX3_IO12,       /* GPIO_AD_13 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_14_GPIO_MUX3_IO13,       /* GPIO_AD_14 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_15_GPIO_MUX3_IO14,       /* GPIO_AD_15 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_16_GPIO_MUX3_IO15,       /* GPIO_AD_16 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_17_GPIO_MUX3_IO16,       /* GPIO_AD_17 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_18_GPIO_MUX3_IO17,       /* GPIO_AD_18 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_19_GPIO_MUX3_IO18,       /* GPIO_AD_19 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_20_GPIO_MUX3_IO19,       /* GPIO_AD_20 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_21_GPIO_MUX3_IO20,       /* GPIO_AD_21 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_22_GPIO_MUX3_IO21,       /* GPIO_AD_22 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_23_GPIO_MUX3_IO22,       /* GPIO_AD_23 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_24_GPIO_MUX3_IO23,       /* GPIO_AD_24 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_AD_25_GPIO_MUX3_IO24,       /* GPIO_AD_25 PAD functional properties : */
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Disable, Highz
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitPwmPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: B2, peripheral: PWM1, signal: 'A, 0', pin_signal: GPIO_EMC_B1_23}
  - {pin_num: J4, peripheral: PWM1, signal: 'A, 1', pin_signal: GPIO_EMC_B1_25}
  - {pin_num: G5, peripheral: PWM1, signal: 'A, 2', pin_signal: GPIO_EMC_B1_27}
  - {pin_num: J5, peripheral: PWM1, signal: 'B, 0', pin_signal: GPIO_EMC_B1_24}
  - {pin_num: J3, peripheral: PWM1, signal: 'B, 1', pin_signal: GPIO_EMC_B1_26}
  - {pin_num: E5, peripheral: PWM1, signal: 'B, 2', pin_signal: GPIO_EMC_B1_28}
  - {pin_num: H4, peripheral: PWM2, signal: 'A, 0', pin_signal: GPIO_EMC_B1_06}
  - {pin_num: F5, peripheral: PWM2, signal: 'A, 1', pin_signal: GPIO_EMC_B1_08}
  - {pin_num: A2, peripheral: PWM2, signal: 'A, 2', pin_signal: GPIO_EMC_B1_10}
  - {pin_num: H3, peripheral: PWM2, signal: 'B, 0', pin_signal: GPIO_EMC_B1_07}
  - {pin_num: A3, peripheral: PWM2, signal: 'B, 1', pin_signal: GPIO_EMC_B1_09}
  - {pin_num: C2, peripheral: PWM2, signal: 'B, 2', pin_signal: GPIO_EMC_B1_11}
  - {pin_num: E6, peripheral: PWM3, signal: 'A, 0', pin_signal: GPIO_EMC_B1_29}
  - {pin_num: D2, peripheral: PWM3, signal: 'A, 1', pin_signal: GPIO_EMC_B1_31}
  - {pin_num: E2, peripheral: PWM3, signal: 'A, 2', pin_signal: GPIO_EMC_B1_33}
  - {pin_num: E3, peripheral: PWM3, signal: 'B, 0', pin_signal: GPIO_EMC_B1_30}
  - {pin_num: D1, peripheral: PWM3, signal: 'B, 1', pin_signal: GPIO_EMC_B1_32}
  - {pin_num: E1, peripheral: PWM3, signal: 'B, 2', pin_signal: GPIO_EMC_B1_34}
  - {pin_num: F3, peripheral: PWM4, signal: 'A, 0', pin_signal: GPIO_EMC_B1_00}
  - {pin_num: G4, peripheral: PWM4, signal: 'A, 1', pin_signal: GPIO_EMC_B1_02}
  - {pin_num: H5, peripheral: PWM4, signal: 'A, 2', pin_signal: GPIO_EMC_B1_04}
  - {pin_num: F2, peripheral: PWM4, signal: 'B, 0', pin_signal: GPIO_EMC_B1_01}
  - {pin_num: E4, peripheral: PWM4, signal: 'B, 1', pin_signal: GPIO_EMC_B1_03}
  - {pin_num: F4, peripheral: PWM4, signal: 'B, 2', pin_signal: GPIO_EMC_B1_05}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitPwmPins, assigned for the Cortex-M7F core.
 * Description   : Configures PWM pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitPwmPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_00_FLEXPWM4_PWM0_A,  /* GPIO_EMC_B1_00 is configured as FLEXPWM4_PWM0_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_01_FLEXPWM4_PWM0_B,  /* GPIO_EMC_B1_01 is configured as FLEXPWM4_PWM0_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_02_FLEXPWM4_PWM1_A,  /* GPIO_EMC_B1_02 is configured as FLEXPWM4_PWM1_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_03_FLEXPWM4_PWM1_B,  /* GPIO_EMC_B1_03 is configured as FLEXPWM4_PWM1_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_04_FLEXPWM4_PWM2_A,  /* GPIO_EMC_B1_04 is configured as FLEXPWM4_PWM2_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_05_FLEXPWM4_PWM2_B,  /* GPIO_EMC_B1_05 is configured as FLEXPWM4_PWM2_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_06_FLEXPWM2_PWM0_A,  /* GPIO_EMC_B1_06 is configured as FLEXPWM2_PWM0_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_07_FLEXPWM2_PWM0_B,  /* GPIO_EMC_B1_07 is configured as FLEXPWM2_PWM0_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_08_FLEXPWM2_PWM1_A,  /* GPIO_EMC_B1_08 is configured as FLEXPWM2_PWM1_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_09_FLEXPWM2_PWM1_B,  /* GPIO_EMC_B1_09 is configured as FLEXPWM2_PWM1_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_10_FLEXPWM2_PWM2_A,  /* GPIO_EMC_B1_10 is configured as FLEXPWM2_PWM2_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_11_FLEXPWM2_PWM2_B,  /* GPIO_EMC_B1_11 is configured as FLEXPWM2_PWM2_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_23_FLEXPWM1_PWM0_A,  /* GPIO_EMC_B1_23 is configured as FLEXPWM1_PWM0_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_24_FLEXPWM1_PWM0_B,  /* GPIO_EMC_B1_24 is configured as FLEXPWM1_PWM0_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_25_FLEXPWM1_PWM1_A,  /* GPIO_EMC_B1_25 is configured as FLEXPWM1_PWM1_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_26_FLEXPWM1_PWM1_B,  /* GPIO_EMC_B1_26 is configured as FLEXPWM1_PWM1_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_27_FLEXPWM1_PWM2_A,  /* GPIO_EMC_B1_27 is configured as FLEXPWM1_PWM2_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_28_FLEXPWM1_PWM2_B,  /* GPIO_EMC_B1_28 is configured as FLEXPWM1_PWM2_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_29_FLEXPWM3_PWM0_A,  /* GPIO_EMC_B1_29 is configured as FLEXPWM3_PWM0_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_30_FLEXPWM3_PWM0_B,  /* GPIO_EMC_B1_30 is configured as FLEXPWM3_PWM0_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_31_FLEXPWM3_PWM1_A,  /* GPIO_EMC_B1_31 is configured as FLEXPWM3_PWM1_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_32_FLEXPWM3_PWM1_B,  /* GPIO_EMC_B1_32 is configured as FLEXPWM3_PWM1_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_33_FLEXPWM3_PWM2_A,  /* GPIO_EMC_B1_33 is configured as FLEXPWM3_PWM2_A */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_34_FLEXPWM3_PWM2_B,  /* GPIO_EMC_B1_34 is configured as FLEXPWM3_PWM2_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitPwmFaultPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: T1, peripheral: PWM1, signal: 'FAULT, 0', pin_signal: GPIO_EMC_B2_06}
  - {pin_num: M3, peripheral: PWM2, signal: 'FAULT, 0', pin_signal: GPIO_EMC_B2_07}
  - {pin_num: P1, peripheral: PWM3, signal: 'FAULT, 0', pin_signal: GPIO_EMC_B2_08}
  - {pin_num: N2, peripheral: PWM4, signal: 'FAULT, 0', pin_signal: GPIO_EMC_B2_09}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitPwmFaultPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitPwmFaultPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */
  CLOCK_EnableClock(kCLOCK_Xbar1);            /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_06_XBAR1_INOUT26,    /* GPIO_EMC_B2_06 is configured as XBAR1_INOUT26 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_07_XBAR1_INOUT27,    /* GPIO_EMC_B2_07 is configured as XBAR1_INOUT27 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_08_XBAR1_INOUT28,    /* GPIO_EMC_B2_08 is configured as XBAR1_INOUT28 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_09_XBAR1_INOUT29,    /* GPIO_EMC_B2_09 is configured as XBAR1_INOUT29 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_GPR->GPR20 = ((IOMUXC_GPR->GPR20 &
    (~(IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_26_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_27_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_28_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_29_MASK))) /* Mask bits to zero which are setting */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_26(0x00U) /* IOMUXC XBAR_INOUT26 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_27(0x00U) /* IOMUXC XBAR_INOUT27 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_28(0x00U) /* IOMUXC XBAR_INOUT28 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_29(0x00U) /* IOMUXC XBAR_INOUT29 function direction select: 0x00U */
    );
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout26, kXBARA1_OutputFlexpwm1Fault0); /* IOMUX_XBAR_INOUT26 output assigned to XBARA1_IN26 input is connected to XBARA1_OUT58 output assigned to FLEXPWM1_FAULT0 */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout27, kXBARA1_OutputFlexpwm2Fault0); /* IOMUX_XBAR_INOUT27 output assigned to XBARA1_IN27 input is connected to XBARA1_OUT72 output assigned to FLEXPWM2_FAULT0 */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout28, kXBARA1_OutputFlexpwm3Fault0); /* IOMUX_XBAR_INOUT28 output assigned to XBARA1_IN28 input is connected to XBARA1_OUT84 output assigned to FLEXPWM3_FAULT0 */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout29, kXBARA1_OutputFlexpwm4Fault0); /* IOMUX_XBAR_INOUT29 output assigned to XBARA1_IN29 input is connected to XBARA1_OUT91 output assigned to FLEXPWM4_FAULT0 */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitEncPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: K2, peripheral: ENC1, signal: INDEX, pin_signal: GPIO_EMC_B2_00}
  - {pin_num: K4, peripheral: ENC1, signal: 'PHASE, A', pin_signal: GPIO_EMC_B2_01}
  - {pin_num: K3, peripheral: ENC1, signal: 'PHASE, B', pin_signal: GPIO_EMC_B2_02}
  - {pin_num: R1, peripheral: ENC2, signal: INDEX, pin_signal: GPIO_EMC_B2_03}
  - {pin_num: M1, peripheral: ENC2, signal: 'PHASE, A', pin_signal: GPIO_EMC_B2_04}
  - {pin_num: N1, peripheral: ENC2, signal: 'PHASE, B', pin_signal: GPIO_EMC_B2_05}
  - {pin_num: C5, peripheral: ENC3, signal: INDEX, pin_signal: GPIO_EMC_B1_12}
  - {pin_num: D5, peripheral: ENC3, signal: 'PHASE, A', pin_signal: GPIO_EMC_B1_13}
  - {pin_num: B1, peripheral: ENC3, signal: 'PHASE, B', pin_signal: GPIO_EMC_B1_14}
  - {pin_num: F1, peripheral: ENC4, signal: INDEX, pin_signal: GPIO_EMC_B1_35}
  - {pin_num: G1, peripheral: ENC4, signal: 'PHASE, A', pin_signal: GPIO_EMC_B1_36}
  - {pin_num: H1, peripheral: ENC4, signal: 'PHASE, B', pin_signal: GPIO_EMC_B1_37}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitEncPins, assigned for the Cortex-M7F core.
 * Description   : Configures ENC pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitEncPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */
  CLOCK_EnableClock(kCLOCK_Xbar1);            /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_12_XBAR1_INOUT04,    /* GPIO_EMC_B1_12 is configured as XBAR1_INOUT04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_13_XBAR1_INOUT05,    /* GPIO_EMC_B1_13 is configured as XBAR1_INOUT05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_14_XBAR1_INOUT06,    /* GPIO_EMC_B1_14 is configured as XBAR1_INOUT06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_35_XBAR1_INOUT09,    /* GPIO_EMC_B1_35 is configured as XBAR1_INOUT09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_36_XBAR1_INOUT10,    /* GPIO_EMC_B1_36 is configured as XBAR1_INOUT10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_37_XBAR1_INOUT11,    /* GPIO_EMC_B1_37 is configured as XBAR1_INOUT11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_00_XBAR1_INOUT20,    /* GPIO_EMC_B2_00 is configured as XBAR1_INOUT20 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_01_XBAR1_INOUT21,    /* GPIO_EMC_B2_01 is configured as XBAR1_INOUT21 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_02_XBAR1_INOUT22,    /* GPIO_EMC_B2_02 is configured as XBAR1_INOUT22 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_03_XBAR1_INOUT23,    /* GPIO_EMC_B2_03 is configured as XBAR1_INOUT23 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_04_XBAR1_INOUT24,    /* GPIO_EMC_B2_04 is configured as XBAR1_INOUT24 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_05_XBAR1_INOUT25,    /* GPIO_EMC_B2_05 is configured as XBAR1_INOUT25 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_GPR->GPR20 = ((IOMUXC_GPR->GPR20 &
    (~(IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_4_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_5_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_6_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_9_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_10_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_11_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_20_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_21_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_22_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_23_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_24_MASK | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_25_MASK))) /* Mask bits to zero which are setting */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_4(0x00U) /* IOMUXC XBAR_INOUT4 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_5(0x00U) /* IOMUXC XBAR_INOUT5 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_6(0x00U) /* IOMUXC XBAR_INOUT6 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_9(0x00U) /* IOMUXC XBAR_INOUT9 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_10(0x00U) /* IOMUXC XBAR_INOUT10 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_11(0x00U) /* IOMUXC XBAR_INOUT11 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_20(0x00U) /* IOMUXC XBAR_INOUT20 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_21(0x00U) /* IOMUXC XBAR_INOUT21 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_22(0x00U) /* IOMUXC XBAR_INOUT22 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_23(0x00U) /* IOMUXC XBAR_INOUT23 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_24(0x00U) /* IOMUXC XBAR_INOUT24 function direction select: 0x00U */
      | IOMUXC_GPR_GPR20_IOMUXC_XBAR_DIR_SEL_25(0x00U) /* IOMUXC XBAR_INOUT25 function direction select: 0x00U */
    );
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout21, kXBARA1_OutputDec1Phasea); /* IOMUX_XBAR_INOUT21 output assigned to XBARA1_IN21 input is connected to XBARA1_OUT108 output assigned to DEC1_PHASEA */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout22, kXBARA1_OutputDec1Phaseb); /* IOMUX_XBAR_INOUT22 output assigned to XBARA1_IN22 input is connected to XBARA1_OUT109 output assigned to DEC1_PHASEB */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout20, kXBARA1_OutputDec1Index); /* IOMUX_XBAR_INOUT20 output assigned to XBARA1_IN20 input is connected to XBARA1_OUT110 output assigned to DEC1_INDEX */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout24, kXBARA1_OutputDec2Phasea); /* IOMUX_XBAR_INOUT24 output assigned to XBARA1_IN24 input is connected to XBARA1_OUT113 output assigned to DEC2_PHASEA */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout25, kXBARA1_OutputDec2Phaseb); /* IOMUX_XBAR_INOUT25 output assigned to XBARA1_IN25 input is connected to XBARA1_OUT114 output assigned to DEC2_PHASEB */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout23, kXBARA1_OutputDec2Index); /* IOMUX_XBAR_INOUT23 output assigned to XBARA1_IN23 input is connected to XBARA1_OUT115 output assigned to DEC2_INDEX */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout05, kXBARA1_OutputDec3Phasea); /* IOMUX_XBAR_INOUT05 output assigned to XBARA1_IN5 input is connected to XBARA1_OUT118 output assigned to DEC3_PHASEA */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout06, kXBARA1_OutputDec3Phaseb); /* IOMUX_XBAR_INOUT06 output assigned to XBARA1_IN6 input is connected to XBARA1_OUT119 output assigned to DEC3_PHASEB */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout04, kXBARA1_OutputDec3Index); /* IOMUX_XBAR_INOUT04 output assigned to XBARA1_IN4 input is connected to XBARA1_OUT120 output assigned to DEC3_INDEX */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout10, kXBARA1_OutputDec4Phasea); /* IOMUX_XBAR_INOUT10 output assigned to XBARA1_IN10 input is connected to XBARA1_OUT123 output assigned to DEC4_PHASEA */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout11, kXBARA1_OutputDec4Phaseb); /* IOMUX_XBAR_INOUT11 output assigned to XBARA1_IN11 input is connected to XBARA1_OUT124 output assigned to DEC4_PHASEB */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputIomuxXbarInout09, kXBARA1_OutputDec4Index); /* IOMUX_XBAR_INOUT09 output assigned to XBARA1_IN9 input is connected to XBARA1_OUT125 output assigned to DEC4_INDEX */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitPowerStageSPIsPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: C1, peripheral: FLEXIO1, signal: 'IO, 15', pin_signal: GPIO_EMC_B1_15, direction: OUTPUT}
  - {pin_num: D3, peripheral: FLEXIO1, signal: 'IO, 16', pin_signal: GPIO_EMC_B1_16, direction: INPUT}
  - {pin_num: B3, peripheral: FLEXIO1, signal: 'IO, 17', pin_signal: GPIO_EMC_B1_17, direction: OUTPUT}
  - {pin_num: B4, peripheral: FLEXIO1, signal: 'IO, 18', pin_signal: GPIO_EMC_B1_18, direction: OUTPUT}
  - {pin_num: C4, peripheral: FLEXIO1, signal: 'IO, 19', pin_signal: GPIO_EMC_B1_19, direction: OUTPUT}
  - {pin_num: C3, peripheral: FLEXIO1, signal: 'IO, 20', pin_signal: GPIO_EMC_B1_20, direction: INPUT}
  - {pin_num: G2, peripheral: FLEXIO1, signal: 'IO, 21', pin_signal: GPIO_EMC_B1_21, direction: OUTPUT}
  - {pin_num: H2, peripheral: FLEXIO1, signal: 'IO, 22', pin_signal: GPIO_EMC_B1_22, direction: OUTPUT}
  - {pin_num: M13, peripheral: FLEXIO2, signal: 'IO, 04', pin_signal: GPIO_AD_04, direction: OUTPUT}
  - {pin_num: P13, peripheral: FLEXIO2, signal: 'IO, 05', pin_signal: GPIO_AD_05, direction: INPUT}
  - {pin_num: L14, peripheral: FLEXIO2, signal: 'IO, 26', pin_signal: GPIO_AD_26}
  - {pin_num: N16, peripheral: FLEXIO2, signal: 'IO, 27', pin_signal: GPIO_AD_27, direction: OUTPUT}
  - {pin_num: L17, peripheral: FLEXIO2, signal: 'IO, 28', pin_signal: GPIO_AD_28, direction: OUTPUT}
  - {pin_num: M17, peripheral: FLEXIO2, signal: 'IO, 29', pin_signal: GPIO_AD_29, direction: INPUT}
  - {pin_num: K17, peripheral: FLEXIO2, signal: 'IO, 30', pin_signal: GPIO_AD_30, direction: OUTPUT}
  - {pin_num: J17, peripheral: FLEXIO2, signal: 'IO, 31', pin_signal: GPIO_AD_31, direction: OUTPUT}
  - {pin_num: N9, peripheral: GPIO13, signal: 'gpio_io, 11', pin_signal: GPIO_SNVS_08, direction: OUTPUT}
  - {pin_num: R11, peripheral: GPIO13, signal: 'gpio_io, 12', pin_signal: GPIO_SNVS_09, direction: OUTPUT}
  - {pin_num: R5, peripheral: GPIO12, signal: 'gpio_io, 10', pin_signal: GPIO_LPSR_10, direction: OUTPUT}
  - {pin_num: T5, peripheral: GPIO12, signal: 'gpio_io, 11', pin_signal: GPIO_LPSR_11, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitPowerStageSPIsPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitPowerStageSPIsPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */
  CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr);      /* LPCG on: LPCG is ON. */

  /* GPIO configuration of SPI_CS_SEL0_I2C6_SDA on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_10 (pin R5) */
  gpio_pin_config_t SPI_CS_SEL0_I2C6_SDA_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_10 (pin R5) */
  GPIO_PinInit(GPIO12, 10U, &SPI_CS_SEL0_I2C6_SDA_config);

  /* GPIO configuration of SPI_CS_SEL1_I2C6_SCL_SWO on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_11 (pin T5) */
  gpio_pin_config_t SPI_CS_SEL1_I2C6_SCL_SWO_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_11 (pin T5) */
  GPIO_PinInit(GPIO12, 11U, &SPI_CS_SEL1_I2C6_SCL_SWO_config);

  /* GPIO configuration of SPI_CS_SEL0_SNVS on GPIO_SNVS_08_DIG (pin N9) */
  gpio_pin_config_t SPI_CS_SEL0_SNVS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_08_DIG (pin N9) */
  GPIO_PinInit(GPIO13, 11U, &SPI_CS_SEL0_SNVS_config);

  /* GPIO configuration of SPI_CS_SEL1_SNVS on GPIO_SNVS_09_DIG (pin R11) */
  gpio_pin_config_t SPI_CS_SEL1_SNVS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_09_DIG (pin R11) */
  GPIO_PinInit(GPIO13, 12U, &SPI_CS_SEL1_SNVS_config);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_04_FLEXIO2_D04,          /* GPIO_AD_04 is configured as FLEXIO2_D04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_05_FLEXIO2_D05,          /* GPIO_AD_05 is configured as FLEXIO2_D05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_26_FLEXIO2_D26,          /* GPIO_AD_26 is configured as FLEXIO2_D26 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_27_FLEXIO2_D27,          /* GPIO_AD_27 is configured as FLEXIO2_D27 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_28_FLEXIO2_D28,          /* GPIO_AD_28 is configured as FLEXIO2_D28 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_29_FLEXIO2_D29,          /* GPIO_AD_29 is configured as FLEXIO2_D29 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_30_FLEXIO2_D30,          /* GPIO_AD_30 is configured as FLEXIO2_D30 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_31_FLEXIO2_D31,          /* GPIO_AD_31 is configured as FLEXIO2_D31 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_15_FLEXIO1_D15,      /* GPIO_EMC_B1_15 is configured as FLEXIO1_D15 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_16_FLEXIO1_D16,      /* GPIO_EMC_B1_16 is configured as FLEXIO1_D16 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_17_FLEXIO1_D17,      /* GPIO_EMC_B1_17 is configured as FLEXIO1_D17 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_18_FLEXIO1_D18,      /* GPIO_EMC_B1_18 is configured as FLEXIO1_D18 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_19_FLEXIO1_D19,      /* GPIO_EMC_B1_19 is configured as FLEXIO1_D19 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_20_FLEXIO1_D20,      /* GPIO_EMC_B1_20 is configured as FLEXIO1_D20 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_21_FLEXIO1_D21,      /* GPIO_EMC_B1_21 is configured as FLEXIO1_D21 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_22_FLEXIO1_D22,      /* GPIO_EMC_B1_22 is configured as FLEXIO1_D22 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_10_GPIO12_IO10,        /* GPIO_LPSR_10 is configured as GPIO12_IO10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_11_GPIO12_IO11,        /* GPIO_LPSR_11 is configured as GPIO12_IO11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_08_DIG_GPIO13_IO11,    /* GPIO_SNVS_08_DIG is configured as GPIO13_IO11 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_09_DIG_GPIO13_IO12,    /* GPIO_SNVS_09_DIG is configured as GPIO13_IO12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_11_GPIO12_IO11,        /* GPIO_LPSR_11 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high driver
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitTsnEnet1GPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: D11, peripheral: ENET_QOS, signal: 'enet_rdata, 00', pin_signal: GPIO_DISP_B1_02}
  - {pin_num: E11, peripheral: ENET_QOS, signal: 'enet_rdata, 01', pin_signal: GPIO_DISP_B1_03}
  - {pin_num: E10, peripheral: ENET_QOS, signal: 'enet_rdata, 02', pin_signal: GPIO_DISP_B1_04}
  - {pin_num: C11, peripheral: ENET_QOS, signal: 'enet_rdata, 03', pin_signal: GPIO_DISP_B1_05}
  - {pin_num: C13, peripheral: ENET_QOS, signal: 'enet_tdata, 00', pin_signal: GPIO_DISP_B1_09}
  - {pin_num: A15, peripheral: ENET_QOS, signal: 'enet_tdata, 01', pin_signal: GPIO_DISP_B1_08}
  - {pin_num: E12, peripheral: ENET_QOS, signal: 'enet_tdata, 02', pin_signal: GPIO_DISP_B1_07}
  - {pin_num: D10, peripheral: ENET_QOS, signal: 'enet_tdata, 03', pin_signal: GPIO_DISP_B1_06}
  - {pin_num: A14, peripheral: ENET_QOS, signal: enet_tx_clk, pin_signal: GPIO_DISP_B1_11}
  - {pin_num: D13, peripheral: ENET_QOS, signal: enet_rx_clk, pin_signal: GPIO_DISP_B1_01}
  - {pin_num: E13, peripheral: ENET_QOS, signal: enet_rx_en, pin_signal: GPIO_DISP_B1_00}
  - {pin_num: B14, peripheral: ENET_QOS, signal: enet_tx_en, pin_signal: GPIO_DISP_B1_10}
  - {pin_num: U2, peripheral: ENET_QOS, signal: enet_mdc, pin_signal: GPIO_EMC_B2_19}
  - {pin_num: R3, peripheral: ENET_QOS, signal: enet_mdio, pin_signal: GPIO_EMC_B2_20}
  - {pin_num: N3, peripheral: GPIO2, signal: 'gpio_mux_io, 28', pin_signal: GPIO_EMC_B2_18, direction: INPUT}
  - {pin_num: U5, peripheral: GPIO6, signal: 'gpio_mux_io, 12', pin_signal: GPIO_LPSR_12, direction: OUTPUT, pull_up_down_config: Pull_Down}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitTsnEnet1GPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitTsnEnet1GPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */
  CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr);      /* LPCG on: LPCG is ON. */

  /* GPIO configuration of ENET_QOS_PHY_INTB on GPIO_EMC_B2_18 (pin N3) */
  gpio_pin_config_t ENET_QOS_PHY_INTB_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_18 (pin N3) */
  GPIO_PinInit(GPIO2, 28U, &ENET_QOS_PHY_INTB_config);

  /* GPIO configuration of ENET_QOS_PHY_RST_B on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12 (pin U5) */
  gpio_pin_config_t ENET_QOS_PHY_RST_B_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12 (pin U5) */
  GPIO_PinInit(GPIO6, 12U, &ENET_QOS_PHY_RST_B_config);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_00_ENET_QOS_RX_EN,  /* GPIO_DISP_B1_00 is configured as ENET_QOS_RX_EN */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_01_ENET_QOS_RX_CLK,  /* GPIO_DISP_B1_01 is configured as ENET_QOS_RX_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_02_ENET_QOS_RX_DATA00,  /* GPIO_DISP_B1_02 is configured as ENET_QOS_RX_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_03_ENET_QOS_RX_DATA01,  /* GPIO_DISP_B1_03 is configured as ENET_QOS_RX_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_04_ENET_QOS_RX_DATA02,  /* GPIO_DISP_B1_04 is configured as ENET_QOS_RX_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_05_ENET_QOS_RX_DATA03,  /* GPIO_DISP_B1_05 is configured as ENET_QOS_RX_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_06_ENET_QOS_TX_DATA03,  /* GPIO_DISP_B1_06 is configured as ENET_QOS_TX_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_07_ENET_QOS_TX_DATA02,  /* GPIO_DISP_B1_07 is configured as ENET_QOS_TX_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_08_ENET_QOS_TX_DATA01,  /* GPIO_DISP_B1_08 is configured as ENET_QOS_TX_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_09_ENET_QOS_TX_DATA00,  /* GPIO_DISP_B1_09 is configured as ENET_QOS_TX_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_10_ENET_QOS_TX_EN,  /* GPIO_DISP_B1_10 is configured as ENET_QOS_TX_EN */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B1_11_ENET_QOS_TX_CLK,  /* GPIO_DISP_B1_11 is configured as ENET_QOS_TX_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_18_GPIO_MUX2_IO28,   /* GPIO_EMC_B2_18 is configured as GPIO_MUX2_IO28 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_19_ENET_QOS_MDC,     /* GPIO_EMC_B2_19 is configured as ENET_QOS_MDC */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_20_ENET_QOS_MDIO,    /* GPIO_EMC_B2_20 is configured as ENET_QOS_MDIO */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_GPR->GPR41 = ((IOMUXC_GPR->GPR41 &
    (~(IOMUXC_GPR_GPR41_GPIO_MUX2_GPIO_SEL_HIGH_MASK))) /* Mask bits to zero which are setting */
      | IOMUXC_GPR_GPR41_GPIO_MUX2_GPIO_SEL_HIGH(0x00U) /* GPIO2 and CM7_GPIO2 share same IO MUX function, GPIO_MUX2 selects one GPIO function: 0x00U */
    );
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_12_GPIO_MUX6_IO12,     /* GPIO_LPSR_12 is configured as GPIO_MUX6_IO12 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_12_GPIO_MUX6_IO12,     /* GPIO_LPSR_12 PAD functional properties : */
      0x06U);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high driver
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull down
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitDebugPins:
- options: {callFromInitBoot: 'false', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: T6, peripheral: JTAG, signal: TCK, pin_signal: GPIO_LPSR_14}
  - {pin_num: U7, peripheral: JTAG, signal: TMS, pin_signal: GPIO_LPSR_15}
  - {pin_num: U6, peripheral: JTAG, signal: MOD, pin_signal: GPIO_LPSR_13}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitDebugPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitDebugPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr);      /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_13_JTAG_MUX_MOD,       /* GPIO_LPSR_13 is configured as JTAG_MUX_MOD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_14_JTAG_MUX_TCK,       /* GPIO_LPSR_14 is configured as JTAG_MUX_TCK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_15_JTAG_MUX_TMS,       /* GPIO_LPSR_15 is configured as JTAG_MUX_TMS */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitSdPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: A16, peripheral: USDHC1, signal: 'usdhc_data, 3', pin_signal: GPIO_SD_B1_05}
  - {pin_num: B15, peripheral: USDHC1, signal: 'usdhc_data, 2', pin_signal: GPIO_SD_B1_04}
  - {pin_num: B17, peripheral: USDHC1, signal: 'usdhc_data, 1', pin_signal: GPIO_SD_B1_03}
  - {pin_num: C15, peripheral: USDHC1, signal: 'usdhc_data, 0', pin_signal: GPIO_SD_B1_02}
  - {pin_num: D15, peripheral: USDHC1, signal: usdhc_clk, pin_signal: GPIO_SD_B1_01}
  - {pin_num: B16, peripheral: USDHC1, signal: usdhc_cmd, pin_signal: GPIO_SD_B1_00}
  - {pin_num: K16, peripheral: USDHC1, signal: usdhc_cd_b, pin_signal: GPIO_AD_32}
  - {pin_num: J16, peripheral: USDHC1, signal: usdhc_vselect, pin_signal: GPIO_AD_34}
  - {pin_num: G17, peripheral: USDHC1, signal: usdhc_reset_b, pin_signal: GPIO_AD_35}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitSdPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitSdPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_32_USDHC1_CD_B,          /* GPIO_AD_32 is configured as USDHC1_CD_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_34_USDHC1_VSELECT,       /* GPIO_AD_34 is configured as USDHC1_VSELECT */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_35_USDHC1_RESET_B,       /* GPIO_AD_35 is configured as USDHC1_RESET_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_00_USDHC1_CMD,        /* GPIO_SD_B1_00 is configured as USDHC1_CMD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_01_USDHC1_CLK,        /* GPIO_SD_B1_01 is configured as USDHC1_CLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_02_USDHC1_DATA0,      /* GPIO_SD_B1_02 is configured as USDHC1_DATA0 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_03_USDHC1_DATA1,      /* GPIO_SD_B1_03 is configured as USDHC1_DATA1 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_04_USDHC1_DATA2,      /* GPIO_SD_B1_04 is configured as USDHC1_DATA2 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B1_05_USDHC1_DATA3,      /* GPIO_SD_B1_05 is configured as USDHC1_DATA3 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitXipFlexSPI1Pins:
- options: {callFromInitBoot: 'false', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: F15, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA0, pin_signal: GPIO_SD_B2_08}
  - {pin_num: H15, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA1, pin_signal: GPIO_SD_B2_09}
  - {pin_num: H14, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA2, pin_signal: GPIO_SD_B2_10}
  - {pin_num: F16, peripheral: FLEXSPI1, signal: FLEXSPI_A_DATA3, pin_signal: GPIO_SD_B2_11}
  - {pin_num: E14, peripheral: FLEXSPI1, signal: FLEXSPI_A_DQS, pin_signal: GPIO_SD_B2_05, pull_down_pull_up_config: No_Pull}
  - {pin_num: G14, peripheral: FLEXSPI1, signal: FLEXSPI_A_SCLK, pin_signal: GPIO_SD_B2_07}
  - {pin_num: E15, peripheral: FLEXSPI1, signal: FLEXSPI_B_DATA0, pin_signal: GPIO_SD_B2_03}
  - {pin_num: H13, peripheral: FLEXSPI1, signal: FLEXSPI_B_DATA1, pin_signal: GPIO_SD_B2_02}
  - {pin_num: J14, peripheral: FLEXSPI1, signal: FLEXSPI_B_DATA2, pin_signal: GPIO_SD_B2_01}
  - {pin_num: J15, peripheral: FLEXSPI1, signal: FLEXSPI_B_DATA3, pin_signal: GPIO_SD_B2_00}
  - {pin_num: F14, peripheral: FLEXSPI1, signal: FLEXSPI_A_SS1_B, pin_signal: GPIO_SD_B2_04}
  - {pin_num: F17, peripheral: FLEXSPI1, signal: FLEXSPI_A_SS0_B, pin_signal: GPIO_SD_B2_06}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitXipFlexSPI1Pins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitXipFlexSPI1Pins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_00_FLEXSPI1_B_DATA03,  /* GPIO_SD_B2_00 is configured as FLEXSPI1_B_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_01_FLEXSPI1_B_DATA02,  /* GPIO_SD_B2_01 is configured as FLEXSPI1_B_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_02_FLEXSPI1_B_DATA01,  /* GPIO_SD_B2_02 is configured as FLEXSPI1_B_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_03_FLEXSPI1_B_DATA00,  /* GPIO_SD_B2_03 is configured as FLEXSPI1_B_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_04_FLEXSPI1_A_SS1_B,  /* GPIO_SD_B2_04 is configured as FLEXSPI1_A_SS1_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_05_FLEXSPI1_A_DQS,    /* GPIO_SD_B2_05 is configured as FLEXSPI1_A_DQS */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_06_FLEXSPI1_A_SS0_B,  /* GPIO_SD_B2_06 is configured as FLEXSPI1_A_SS0_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_07_FLEXSPI1_A_SCLK,   /* GPIO_SD_B2_07 is configured as FLEXSPI1_A_SCLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_08_FLEXSPI1_A_DATA00,  /* GPIO_SD_B2_08 is configured as FLEXSPI1_A_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_09_FLEXSPI1_A_DATA01,  /* GPIO_SD_B2_09 is configured as FLEXSPI1_A_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_10_FLEXSPI1_A_DATA02,  /* GPIO_SD_B2_10 is configured as FLEXSPI1_A_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SD_B2_11_FLEXSPI1_A_DATA03,  /* GPIO_SD_B2_11 is configured as FLEXSPI1_A_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_SD_B2_05_FLEXSPI1_A_DQS,    /* GPIO_SD_B2_05 PAD functional properties : */
      0x0CU);                                 /* PDRV Field: high drive strength
                                                 Pull Down Pull Up Field: No Pull
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitLogFlexSPI2Pins:
- options: {callFromInitBoot: 'false', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: R2, peripheral: FLEXSPI2, signal: FLEXSPI_A_SCLK, pin_signal: GPIO_EMC_B2_10}
  - {pin_num: L4, peripheral: FLEXSPI2, signal: FLEXSPI_A_SS0_B, pin_signal: GPIO_EMC_B2_11}
  - {pin_num: K5, peripheral: FLEXSPI2, signal: FLEXSPI_A_DATA0, pin_signal: GPIO_EMC_B2_13}
  - {pin_num: M4, peripheral: FLEXSPI2, signal: FLEXSPI_A_DATA1, pin_signal: GPIO_EMC_B2_14}
  - {pin_num: L2, peripheral: FLEXSPI2, signal: FLEXSPI_A_DATA2, pin_signal: GPIO_EMC_B2_15}
  - {pin_num: P2, peripheral: FLEXSPI2, signal: FLEXSPI_A_DATA3, pin_signal: GPIO_EMC_B2_16}
  - {pin_num: M2, peripheral: FLEXSPI2, signal: FLEXSPI_A_DQS, pin_signal: GPIO_EMC_B2_12}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitLogFlexSPI2Pins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitLogFlexSPI2Pins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_10_FLEXSPI2_A_SCLK,  /* GPIO_EMC_B2_10 is configured as FLEXSPI2_A_SCLK */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_11_FLEXSPI2_A_SS0_B,  /* GPIO_EMC_B2_11 is configured as FLEXSPI2_A_SS0_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_12_FLEXSPI2_A_DQS,   /* GPIO_EMC_B2_12 is configured as FLEXSPI2_A_DQS */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_13_FLEXSPI2_A_DATA00,  /* GPIO_EMC_B2_13 is configured as FLEXSPI2_A_DATA00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_14_FLEXSPI2_A_DATA01,  /* GPIO_EMC_B2_14 is configured as FLEXSPI2_A_DATA01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_15_FLEXSPI2_A_DATA02,  /* GPIO_EMC_B2_15 is configured as FLEXSPI2_A_DATA02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_16_FLEXSPI2_A_DATA03,  /* GPIO_EMC_B2_16 is configured as FLEXSPI2_A_DATA03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitSdpUart1Pins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitSdpUart1Pins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitSdpUart1Pins(void) {
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitDebugUartsPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: K1, peripheral: LPUART6, signal: TXD, pin_signal: GPIO_EMC_B1_40}
  - {pin_num: L1, peripheral: LPUART6, signal: RXD, pin_signal: GPIO_EMC_B1_41}
  - {pin_num: B5, peripheral: LPUART8, signal: TXD, pin_signal: GPIO_DISP_B2_08}
  - {pin_num: D8, peripheral: LPUART8, signal: RXD, pin_signal: GPIO_DISP_B2_09}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitDebugUartsPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitDebugUartsPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_08_LPUART8_TXD,     /* GPIO_DISP_B2_08 is configured as LPUART8_TXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_09_LPUART8_RXD,     /* GPIO_DISP_B2_09 is configured as LPUART8_RXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_40_LPUART6_TXD,      /* GPIO_EMC_B1_40 is configured as LPUART6_TXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_41_LPUART6_RXD,      /* GPIO_EMC_B1_41 is configured as LPUART6_RXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitSecureCan1Pins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: B6, peripheral: CAN1, signal: TX, pin_signal: GPIO_DISP_B2_12}
  - {pin_num: A5, peripheral: CAN1, signal: RX, pin_signal: GPIO_DISP_B2_13}
  - {pin_num: A7, peripheral: GPIO11, signal: 'gpio_io, 15', pin_signal: GPIO_DISP_B2_14}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitSecureCan1Pins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitSecureCan1Pins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_12_FLEXCAN1_TX,     /* GPIO_DISP_B2_12 is configured as FLEXCAN1_TX */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_13_FLEXCAN1_RX,     /* GPIO_DISP_B2_13 is configured as FLEXCAN1_RX */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_14_GPIO11_IO15,     /* GPIO_DISP_B2_14 is configured as GPIO11_IO15 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitCansPins:
- options: {callFromInitBoot: 'false', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: N6, peripheral: CAN3, signal: TX, pin_signal: GPIO_LPSR_00}
  - {pin_num: R6, peripheral: CAN3, signal: RX, pin_signal: GPIO_LPSR_01}
  - {pin_num: P6, peripheral: GPIO12, signal: 'gpio_io, 02', pin_signal: GPIO_LPSR_02}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitCansPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitCansPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr);      /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_00_FLEXCAN3_TX,        /* GPIO_LPSR_00 is configured as FLEXCAN3_TX */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_01_FLEXCAN3_RX,        /* GPIO_LPSR_01 is configured as FLEXCAN3_RX */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_02_GPIO12_IO02,        /* GPIO_LPSR_02 is configured as GPIO12_IO02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitRs485Pins:
- options: {callFromInitBoot: 'false', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: N12, peripheral: LPUART7, signal: TXD, pin_signal: GPIO_AD_00}
  - {pin_num: R14, peripheral: LPUART7, signal: RXD, pin_signal: GPIO_AD_01}
  - {pin_num: P15, peripheral: LPUART7, signal: RTS_B, pin_signal: GPIO_AD_03}
  - {pin_num: R13, peripheral: LPUART7, signal: CTS_B, pin_signal: GPIO_AD_02}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitRs485Pins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitRs485Pins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_00_LPUART7_TXD,          /* GPIO_AD_00 is configured as LPUART7_TXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_01_LPUART7_RXD,          /* GPIO_AD_01 is configured as LPUART7_RXD */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_02_LPUART7_CTS_B,        /* GPIO_AD_02 is configured as LPUART7_CTS_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_03_LPUART7_RTS_B,        /* GPIO_AD_03 is configured as LPUART7_RTS_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitFlexioPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list: []
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitFlexioPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitFlexioPins(void) {
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitUserButtonsPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: P8, peripheral: GPIO6, signal: 'gpio_mux_io, 06', pin_signal: GPIO_LPSR_06, direction: INPUT, gpio_interrupt: kGPIO_IntRisingOrFallingEdge, pull_up_down_config: Pull_Up,
    pull_keeper_select: Pull, drive_strength: Normal}
  - {pin_num: R8, peripheral: GPIO6, signal: 'gpio_mux_io, 07', pin_signal: GPIO_LPSR_07, direction: INPUT, gpio_interrupt: kGPIO_IntRisingOrFallingEdge, pull_up_down_config: Pull_Up,
    pull_keeper_select: Pull, drive_strength: Normal}
  - {pin_num: U8, peripheral: GPIO6, signal: 'gpio_mux_io, 08', pin_signal: GPIO_LPSR_08, direction: INPUT, gpio_interrupt: kGPIO_IntRisingOrFallingEdge, pull_up_down_config: Pull_Up,
    pull_keeper_select: Pull, drive_strength: Normal}
  - {pin_num: P5, peripheral: GPIO6, signal: 'gpio_mux_io, 09', pin_signal: GPIO_LPSR_09, direction: INPUT, gpio_interrupt: kGPIO_IntRisingOrFallingEdge, pull_up_down_config: Pull_Up,
    pull_keeper_select: Pull, drive_strength: Normal}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitUserButtonsPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitUserButtonsPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr);      /* LPCG on: LPCG is ON. */

  /* GPIO configuration of USER_BUTTON1 on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_06 (pin P8) */
  gpio_pin_config_t USER_BUTTON1_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingOrFallingEdge
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_06 (pin P8) */
  GPIO_PinInit(GPIO6, 6U, &USER_BUTTON1_config);
  /* Enable GPIO pin interrupt on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_06 (pin P8) */
  GPIO_PortEnableInterrupts(GPIO6, 1U << 6U);

  /* GPIO configuration of USER_BUTTON2 on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_07 (pin R8) */
  gpio_pin_config_t USER_BUTTON2_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingOrFallingEdge
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_07 (pin R8) */
  GPIO_PinInit(GPIO6, 7U, &USER_BUTTON2_config);
  /* Enable GPIO pin interrupt on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_07 (pin R8) */
  GPIO_PortEnableInterrupts(GPIO6, 1U << 7U);

  /* GPIO configuration of USER_BUTTON3 on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08 (pin U8) */
  gpio_pin_config_t USER_BUTTON3_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingOrFallingEdge
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08 (pin U8) */
  GPIO_PinInit(GPIO6, 8U, &USER_BUTTON3_config);
  /* Enable GPIO pin interrupt on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_08 (pin U8) */
  GPIO_PortEnableInterrupts(GPIO6, 1U << 8U);

  /* GPIO configuration of USER_BUTTON4 on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_09 (pin P5) */
  gpio_pin_config_t USER_BUTTON4_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingOrFallingEdge
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_09 (pin P5) */
  GPIO_PinInit(GPIO6, 9U, &USER_BUTTON4_config);
  /* Enable GPIO pin interrupt on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_09 (pin P5) */
  GPIO_PortEnableInterrupts(GPIO6, 1U << 9U);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_06_GPIO_MUX6_IO06,     /* GPIO_LPSR_06 is configured as GPIO_MUX6_IO06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_07_GPIO_MUX6_IO07,     /* GPIO_LPSR_07 is configured as GPIO_MUX6_IO07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_08_GPIO_MUX6_IO08,     /* GPIO_LPSR_08 is configured as GPIO_MUX6_IO08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_09_GPIO_MUX6_IO09,     /* GPIO_LPSR_09 is configured as GPIO_MUX6_IO09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_06_GPIO_MUX6_IO06,     /* GPIO_LPSR_06 PAD functional properties : */
      0x0CU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: normal driver
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_07_GPIO_MUX6_IO07,     /* GPIO_LPSR_07 PAD functional properties : */
      0x0CU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: normal driver
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_08_GPIO_MUX6_IO08,     /* GPIO_LPSR_08 PAD functional properties : */
      0x0CU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: normal driver
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_09_GPIO_MUX6_IO09,     /* GPIO_LPSR_09 PAD functional properties : */
      0x0CU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: normal driver
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitUserLedsPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: C7, peripheral: GPIO5, signal: 'gpio_mux_io, 05', pin_signal: GPIO_DISP_B2_04, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
  - {pin_num: C9, peripheral: GPIO5, signal: 'gpio_mux_io, 06', pin_signal: GPIO_DISP_B2_05, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
  - {pin_num: C6, peripheral: GPIO5, signal: 'gpio_mux_io, 07', pin_signal: GPIO_DISP_B2_06, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
  - {pin_num: D6, peripheral: GPIO5, signal: 'gpio_mux_io, 08', pin_signal: GPIO_DISP_B2_07, direction: OUTPUT, pull_up_down_config: Pull_Up}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitUserLedsPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitUserLedsPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  /* GPIO configuration of USER_LED1_BOOT_CFG10 on GPIO_DISP_B2_04 (pin C7) */
  gpio_pin_config_t USER_LED1_BOOT_CFG10_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_04 (pin C7) */
  GPIO_PinInit(GPIO5, 5U, &USER_LED1_BOOT_CFG10_config);

  /* GPIO configuration of USER_LED2_BOOT_CFG11 on GPIO_DISP_B2_05 (pin C9) */
  gpio_pin_config_t USER_LED2_BOOT_CFG11_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_05 (pin C9) */
  GPIO_PinInit(GPIO5, 6U, &USER_LED2_BOOT_CFG11_config);

  /* GPIO configuration of USER_LED3 on GPIO_DISP_B2_06 (pin C6) */
  gpio_pin_config_t USER_LED3_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_06 (pin C6) */
  GPIO_PinInit(GPIO5, 7U, &USER_LED3_config);

  /* GPIO configuration of USER_LED4 on GPIO_DISP_B2_07 (pin D6) */
  gpio_pin_config_t USER_LED4_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_07 (pin D6) */
  GPIO_PinInit(GPIO5, 8U, &USER_LED4_config);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_04_GPIO_MUX5_IO05,  /* GPIO_DISP_B2_04 is configured as GPIO_MUX5_IO05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_05_GPIO_MUX5_IO06,  /* GPIO_DISP_B2_05 is configured as GPIO_MUX5_IO06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_06_GPIO_MUX5_IO07,  /* GPIO_DISP_B2_06 is configured as GPIO_MUX5_IO07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_07_GPIO_MUX5_IO08,  /* GPIO_DISP_B2_07 is configured as GPIO_MUX5_IO08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_04_GPIO_MUX5_IO05,  /* GPIO_DISP_B2_04 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_05_GPIO_MUX5_IO06,  /* GPIO_DISP_B2_05 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_06_GPIO_MUX5_IO07,  /* GPIO_DISP_B2_06 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_07_GPIO_MUX5_IO08,  /* GPIO_DISP_B2_07 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitSecureI2cPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: N7, peripheral: LPI2C5, signal: SDA, pin_signal: GPIO_LPSR_04}
  - {pin_num: N8, peripheral: LPI2C5, signal: SCL, pin_signal: GPIO_LPSR_05}
  - {pin_num: T7, peripheral: GPIO6, signal: 'gpio_mux_io, 03', pin_signal: GPIO_LPSR_03, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitSecureI2cPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitSecureI2cPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr);      /* LPCG on: LPCG is ON. */

  /* GPIO configuration of SECURITY_RST_BOOT_MODE1 on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_03 (pin T7) */
  gpio_pin_config_t SECURITY_RST_BOOT_MODE1_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_03 (pin T7) */
  GPIO_PinInit(GPIO6, 3U, &SECURITY_RST_BOOT_MODE1_config);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_03_GPIO_MUX6_IO03,     /* GPIO_LPSR_03 is configured as GPIO_MUX6_IO03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_04_LPI2C5_SDA,         /* GPIO_LPSR_04 is configured as LPI2C5_SDA */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_LPSR_05_LPI2C5_SCL,         /* GPIO_LPSR_05 is configured as LPI2C5_SCL */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_LPSR_03_GPIO_MUX6_IO03,     /* GPIO_LPSR_03 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high driver
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain LPSR Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitI2cPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: D9, peripheral: LPI2C3, signal: SCL, pin_signal: GPIO_DISP_B2_10, software_input_on: Enable, pull_up_down_config: Pull_Up, open_drain: Enable}
  - {pin_num: A6, peripheral: LPI2C3, signal: SDA, pin_signal: GPIO_DISP_B2_11, software_input_on: Enable, pull_up_down_config: Pull_Up, open_drain: Enable}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitI2cPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitI2cPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_10_LPI2C3_SCL,      /* GPIO_DISP_B2_10 is configured as LPI2C3_SCL */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_DISP_B2_10 */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_11_LPI2C3_SDA,      /* GPIO_DISP_B2_11 is configured as LPI2C3_SDA */
      1U);                                    /* Software Input On Field: Force input path of pad GPIO_DISP_B2_11 */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_10_LPI2C3_SCL,      /* GPIO_DISP_B2_10 PAD functional properties : */
      0x1EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_11_LPI2C3_SDA,      /* GPIO_DISP_B2_11 PAD functional properties : */
      0x1EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Enabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitDigitalOutputPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: E8, peripheral: GPIO5, signal: 'gpio_mux_io, 01', pin_signal: GPIO_DISP_B2_00, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
  - {pin_num: F8, peripheral: GPIO5, signal: 'gpio_mux_io, 02', pin_signal: GPIO_DISP_B2_01, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
  - {pin_num: E9, peripheral: GPIO5, signal: 'gpio_mux_io, 03', pin_signal: GPIO_DISP_B2_02, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
  - {pin_num: D7, peripheral: GPIO5, signal: 'gpio_mux_io, 04', pin_signal: GPIO_DISP_B2_03, direction: OUTPUT, pull_up_down_config: Pull_Up, pull_keeper_select: Pull}
  - {pin_num: R10, peripheral: GPIO13, signal: 'gpio_io, 03', pin_signal: GPIO_SNVS_00, direction: OUTPUT}
  - {pin_num: P10, peripheral: GPIO13, signal: 'gpio_io, 04', pin_signal: GPIO_SNVS_01, direction: OUTPUT}
  - {pin_num: L9, peripheral: GPIO13, signal: 'gpio_io, 05', pin_signal: GPIO_SNVS_02, direction: OUTPUT}
  - {pin_num: M10, peripheral: GPIO13, signal: 'gpio_io, 06', pin_signal: GPIO_SNVS_03, direction: OUTPUT}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitDigitalOutputPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitDigitalOutputPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  /* GPIO configuration of DIG_OUT_0_BOOT_CFG6 on GPIO_DISP_B2_00 (pin E8) */
  gpio_pin_config_t DIG_OUT_0_BOOT_CFG6_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_00 (pin E8) */
  GPIO_PinInit(GPIO5, 1U, &DIG_OUT_0_BOOT_CFG6_config);

  /* GPIO configuration of DIG_OUT_1_BOOT_CFG7 on GPIO_DISP_B2_01 (pin F8) */
  gpio_pin_config_t DIG_OUT_1_BOOT_CFG7_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_01 (pin F8) */
  GPIO_PinInit(GPIO5, 2U, &DIG_OUT_1_BOOT_CFG7_config);

  /* GPIO configuration of DIG_OUT_2_BOOT_CFG8 on GPIO_DISP_B2_02 (pin E9) */
  gpio_pin_config_t DIG_OUT_2_BOOT_CFG8_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_02 (pin E9) */
  GPIO_PinInit(GPIO5, 3U, &DIG_OUT_2_BOOT_CFG8_config);

  /* GPIO configuration of DIG_OUT_3_BOOT_CFG9 on GPIO_DISP_B2_03 (pin D7) */
  gpio_pin_config_t DIG_OUT_3_BOOT_CFG9_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_DISP_B2_03 (pin D7) */
  GPIO_PinInit(GPIO5, 4U, &DIG_OUT_3_BOOT_CFG9_config);

  /* GPIO configuration of DIG_OUT_4_SNVS on GPIO_SNVS_00_DIG (pin R10) */
  gpio_pin_config_t DIG_OUT_4_SNVS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_00_DIG (pin R10) */
  GPIO_PinInit(GPIO13, 3U, &DIG_OUT_4_SNVS_config);

  /* GPIO configuration of DIG_OUT_5_SNVS on GPIO_SNVS_01_DIG (pin P10) */
  gpio_pin_config_t DIG_OUT_5_SNVS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_01_DIG (pin P10) */
  GPIO_PinInit(GPIO13, 4U, &DIG_OUT_5_SNVS_config);

  /* GPIO configuration of DIG_OUT_6_SNVS on GPIO_SNVS_02_DIG (pin L9) */
  gpio_pin_config_t DIG_OUT_6_SNVS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_02_DIG (pin L9) */
  GPIO_PinInit(GPIO13, 5U, &DIG_OUT_6_SNVS_config);

  /* GPIO configuration of DIG_OUT_7_SNVS on GPIO_SNVS_03_DIG (pin M10) */
  gpio_pin_config_t DIG_OUT_7_SNVS_config = {
      .direction = kGPIO_DigitalOutput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_03_DIG (pin M10) */
  GPIO_PinInit(GPIO13, 6U, &DIG_OUT_7_SNVS_config);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_00_GPIO_MUX5_IO01,  /* GPIO_DISP_B2_00 is configured as GPIO_MUX5_IO01 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_01_GPIO_MUX5_IO02,  /* GPIO_DISP_B2_01 is configured as GPIO_MUX5_IO02 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_02_GPIO_MUX5_IO03,  /* GPIO_DISP_B2_02 is configured as GPIO_MUX5_IO03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_03_GPIO_MUX5_IO04,  /* GPIO_DISP_B2_03 is configured as GPIO_MUX5_IO04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_00_DIG_GPIO13_IO03,    /* GPIO_SNVS_00_DIG is configured as GPIO13_IO03 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_01_DIG_GPIO13_IO04,    /* GPIO_SNVS_01_DIG is configured as GPIO13_IO04 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_02_DIG_GPIO13_IO05,    /* GPIO_SNVS_02_DIG is configured as GPIO13_IO05 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_03_DIG_GPIO13_IO06,    /* GPIO_SNVS_03_DIG is configured as GPIO13_IO06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_00_GPIO_MUX5_IO01,  /* GPIO_DISP_B2_00 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_01_GPIO_MUX5_IO02,  /* GPIO_DISP_B2_01 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_02_GPIO_MUX5_IO03,  /* GPIO_DISP_B2_02 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
  IOMUXC_SetPinConfig(
      IOMUXC_GPIO_DISP_B2_03_GPIO_MUX5_IO04,  /* GPIO_DISP_B2_03 PAD functional properties : */
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
                                                 Drive Strength Field: high drive strength
                                                 Pull / Keep Select Field: Pull Enable
                                                 Pull Up / Down Config. Field: Weak pull up
                                                 Open Drain Field: Disabled
                                                 Domain write protection: Both cores are allowed
                                                 Domain write protection lock: Neither of DWP bits is locked */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitDigitalInputPins:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: J1, peripheral: GPIO2, signal: 'gpio_mux_io, 06', pin_signal: GPIO_EMC_B1_38, direction: INPUT, gpio_interrupt: kGPIO_IntRisingOrFallingEdge}
  - {pin_num: J2, peripheral: GPIO2, signal: 'gpio_mux_io, 07', pin_signal: GPIO_EMC_B1_39, direction: INPUT, gpio_interrupt: kGPIO_IntRisingOrFallingEdge}
  - {pin_num: T2, peripheral: GPIO2, signal: 'gpio_mux_io, 27', pin_signal: GPIO_EMC_B2_17, direction: INPUT, gpio_interrupt: kGPIO_IntRisingOrFallingEdge}
  - {pin_num: H17, peripheral: GPIO4, signal: 'gpio_mux_io, 00', pin_signal: GPIO_AD_33, direction: INPUT, gpio_interrupt: kGPIO_IntRisingOrFallingEdge}
  - {pin_num: N10, peripheral: GPIO13, signal: 'gpio_io, 07', pin_signal: GPIO_SNVS_04, direction: INPUT, gpio_interrupt: kGPIO_NoIntmode}
  - {pin_num: P9, peripheral: GPIO13, signal: 'gpio_io, 08', pin_signal: GPIO_SNVS_05, direction: INPUT, gpio_interrupt: kGPIO_NoIntmode}
  - {pin_num: M9, peripheral: GPIO13, signal: 'gpio_io, 09', pin_signal: GPIO_SNVS_06, direction: INPUT, gpio_interrupt: kGPIO_NoIntmode}
  - {pin_num: R9, peripheral: GPIO13, signal: 'gpio_io, 10', pin_signal: GPIO_SNVS_07, direction: INPUT}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitDigitalInputPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitDigitalInputPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  /* GPIO configuration of DIG_INPUT_0 on GPIO_EMC_B1_38 (pin J1) */
  gpio_pin_config_t DIG_INPUT_0_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingOrFallingEdge
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_38 (pin J1) */
  GPIO_PinInit(GPIO2, 6U, &DIG_INPUT_0_config);
  /* Enable GPIO pin interrupt on GPIO_EMC_B1_38 (pin J1) */
  GPIO_PortEnableInterrupts(GPIO2, 1U << 6U);

  /* GPIO configuration of DIG_INPUT_1 on GPIO_EMC_B1_39 (pin J2) */
  gpio_pin_config_t DIG_INPUT_1_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingOrFallingEdge
  };
  /* Initialize GPIO functionality on GPIO_EMC_B1_39 (pin J2) */
  GPIO_PinInit(GPIO2, 7U, &DIG_INPUT_1_config);
  /* Enable GPIO pin interrupt on GPIO_EMC_B1_39 (pin J2) */
  GPIO_PortEnableInterrupts(GPIO2, 1U << 7U);

  /* GPIO configuration of DIG_INPUT_2 on GPIO_EMC_B2_17 (pin T2) */
  gpio_pin_config_t DIG_INPUT_2_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingOrFallingEdge
  };
  /* Initialize GPIO functionality on GPIO_EMC_B2_17 (pin T2) */
  GPIO_PinInit(GPIO2, 27U, &DIG_INPUT_2_config);
  /* Enable GPIO pin interrupt on GPIO_EMC_B2_17 (pin T2) */
  GPIO_PortEnableInterrupts(GPIO2, 1U << 27U);

  /* GPIO configuration of DIG_INPUT_3 on GPIO_AD_33 (pin H17) */
  gpio_pin_config_t DIG_INPUT_3_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_IntRisingOrFallingEdge
  };
  /* Initialize GPIO functionality on GPIO_AD_33 (pin H17) */
  GPIO_PinInit(GPIO4, 0U, &DIG_INPUT_3_config);
  /* Enable GPIO pin interrupt on GPIO_AD_33 (pin H17) */
  GPIO_PortEnableInterrupts(GPIO4, 1U << 0U);

  /* GPIO configuration of DIG_INPUT_4_SNVS on GPIO_SNVS_04_DIG (pin N10) */
  gpio_pin_config_t DIG_INPUT_4_SNVS_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_04_DIG (pin N10) */
  GPIO_PinInit(GPIO13, 7U, &DIG_INPUT_4_SNVS_config);

  /* GPIO configuration of DIG_INPUT_5_SNVS on GPIO_SNVS_05_DIG (pin P9) */
  gpio_pin_config_t DIG_INPUT_5_SNVS_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_05_DIG (pin P9) */
  GPIO_PinInit(GPIO13, 8U, &DIG_INPUT_5_SNVS_config);

  /* GPIO configuration of DIG_INPUT_6_SNVS on GPIO_SNVS_06_DIG (pin M9) */
  gpio_pin_config_t DIG_INPUT_6_SNVS_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_06_DIG (pin M9) */
  GPIO_PinInit(GPIO13, 9U, &DIG_INPUT_6_SNVS_config);

  /* GPIO configuration of DIG_INPUT_7_SNVS on GPIO_SNVS_07_DIG (pin R9) */
  gpio_pin_config_t DIG_INPUT_7_SNVS_config = {
      .direction = kGPIO_DigitalInput,
      .outputLogic = 0U,
      .interruptMode = kGPIO_NoIntmode
  };
  /* Initialize GPIO functionality on GPIO_SNVS_07_DIG (pin R9) */
  GPIO_PinInit(GPIO13, 10U, &DIG_INPUT_7_SNVS_config);

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_AD_33_GPIO_MUX4_IO00,       /* GPIO_AD_33 is configured as GPIO_MUX4_IO00 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_38_GPIO_MUX2_IO06,   /* GPIO_EMC_B1_38 is configured as GPIO_MUX2_IO06 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_39_GPIO_MUX2_IO07,   /* GPIO_EMC_B1_39 is configured as GPIO_MUX2_IO07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B2_17_GPIO_MUX2_IO27,   /* GPIO_EMC_B2_17 is configured as GPIO_MUX2_IO27 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_GPR->GPR40 = ((IOMUXC_GPR->GPR40 &
    (~(IOMUXC_GPR_GPR40_GPIO_MUX2_GPIO_SEL_LOW_MASK))) /* Mask bits to zero which are setting */
      | IOMUXC_GPR_GPR40_GPIO_MUX2_GPIO_SEL_LOW(0x00U) /* GPIO2 and CM7_GPIO2 share same IO MUX function, GPIO_MUX2 selects one GPIO function: 0x00U */
    );
  IOMUXC_GPR->GPR41 = ((IOMUXC_GPR->GPR41 &
    (~(IOMUXC_GPR_GPR41_GPIO_MUX2_GPIO_SEL_HIGH_MASK))) /* Mask bits to zero which are setting */
      | IOMUXC_GPR_GPR41_GPIO_MUX2_GPIO_SEL_HIGH(0x00U) /* GPIO2 and CM7_GPIO2 share same IO MUX function, GPIO_MUX2 selects one GPIO function: 0x00U */
    );
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_04_DIG_GPIO13_IO07,    /* GPIO_SNVS_04_DIG is configured as GPIO13_IO07 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_05_DIG_GPIO13_IO08,    /* GPIO_SNVS_05_DIG is configured as GPIO13_IO08 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_06_DIG_GPIO13_IO09,    /* GPIO_SNVS_06_DIG is configured as GPIO13_IO09 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_SNVS_07_DIG_GPIO13_IO10,    /* GPIO_SNVS_07_DIG is configured as GPIO13_IO10 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitWdogPins:
- options: {callFromInitBoot: 'false', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: A4, peripheral: WDOG1, signal: wdog_wdog_b, pin_signal: GPIO_DISP_B2_15}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitWdogPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitWdogPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_DISP_B2_15_WDOG1_B,         /* GPIO_DISP_B2_15 is configured as WDOG1_B */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitClockOutputPins:
- options: {callFromInitBoot: 'false', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {pin_num: K1, peripheral: CCM, signal: CLKO1, pin_signal: GPIO_EMC_B1_40}
  - {pin_num: L1, peripheral: CCM, signal: CLKO2, pin_signal: GPIO_EMC_B1_41}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitClockOutputPins, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitClockOutputPins(void) {
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */

  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_40_CCM_CLKO1,        /* GPIO_EMC_B1_40 is configured as CCM_CLKO1 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
  IOMUXC_SetPinMux(
      IOMUXC_GPIO_EMC_B1_41_CCM_CLKO2,        /* GPIO_EMC_B1_41 is configured as CCM_CLKO2 */
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
}


/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
MC_InitXbar:
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- pin_list:
  - {peripheral: ADC_ETC, signal: 'XBAR0_TRIG, 0', pin_signal: FLEXPWM1_PWM0_OUT_TRIG1}
  - {peripheral: ADC_ETC, signal: 'XBAR0_TRIG, 1', pin_signal: FLEXPWM1_PWM1_OUT_TRIG0}
  - {peripheral: ADC_ETC, signal: 'XBAR0_TRIG, 2', pin_signal: FLEXPWM1_PWM1_OUT_TRIG1}
  - {peripheral: ADC_ETC, signal: 'XBAR0_TRIG, 3', pin_signal: FLEXPWM1_PWM2_OUT_TRIG0}
  - {peripheral: PWM2, signal: 'EXT_SYNC, 0', pin_signal: FLEXPWM1_PWM3_OUT_TRIG0}
  - {peripheral: PWM2, signal: 'EXT_SYNC, 1', pin_signal: FLEXPWM1_PWM3_OUT_TRIG0}
  - {peripheral: PWM2, signal: 'EXT_SYNC, 2', pin_signal: FLEXPWM1_PWM3_OUT_TRIG0}
  - {peripheral: PWM3, signal: 'EXT_SYNC, 0', pin_signal: FLEXPWM1_PWM3_OUT_TRIG1}
  - {peripheral: PWM3, signal: 'EXT_SYNC, 1', pin_signal: FLEXPWM1_PWM3_OUT_TRIG1}
  - {peripheral: PWM3, signal: 'EXT_SYNC, 2', pin_signal: FLEXPWM1_PWM3_OUT_TRIG1}
  - {peripheral: PWM4, signal: 'EXT_SYNC, 0', pin_signal: FLEXPWM1_PWM0_OUT_TRIG0}
  - {peripheral: PWM4, signal: 'EXT_SYNC, 1', pin_signal: FLEXPWM1_PWM0_OUT_TRIG0}
  - {peripheral: PWM4, signal: 'EXT_SYNC, 2', pin_signal: FLEXPWM1_PWM0_OUT_TRIG0}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : MC_InitXbar, assigned for the Cortex-M7F core.
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void MC_InitXbar(void) {
  CLOCK_EnableClock(kCLOCK_Xbar1);            /* LPCG on: LPCG is ON. */

  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm3OutTrig0, kXBARA1_OutputFlexpwm2Pwm0ExtSync); /* FLEXPWM1_PWM3_OUT_TRIG0 output assigned to XBARA1_IN80 input is connected to XBARA1_OUT67 output assigned to FLEXPWM2_PWM0_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm3OutTrig0, kXBARA1_OutputFlexpwm2Pwm1ExtSync); /* FLEXPWM1_PWM3_OUT_TRIG0 output assigned to XBARA1_IN80 input is connected to XBARA1_OUT68 output assigned to FLEXPWM2_PWM1_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm3OutTrig0, kXBARA1_OutputFlexpwm2Pwm2ExtSync); /* FLEXPWM1_PWM3_OUT_TRIG0 output assigned to XBARA1_IN80 input is connected to XBARA1_OUT69 output assigned to FLEXPWM2_PWM2_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm3OutTrig1, kXBARA1_OutputFlexpwm3Pwm0ExtSync); /* FLEXPWM1_PWM3_OUT_TRIG1 output assigned to XBARA1_IN81 input is connected to XBARA1_OUT80 output assigned to FLEXPWM3_PWM0_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm3OutTrig1, kXBARA1_OutputFlexpwm3Pwm1ExtSync); /* FLEXPWM1_PWM3_OUT_TRIG1 output assigned to XBARA1_IN81 input is connected to XBARA1_OUT81 output assigned to FLEXPWM3_PWM1_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm3OutTrig1, kXBARA1_OutputFlexpwm3Pwm2ExtSync); /* FLEXPWM1_PWM3_OUT_TRIG1 output assigned to XBARA1_IN81 input is connected to XBARA1_OUT82 output assigned to FLEXPWM3_PWM2_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm0OutTrig0, kXBARA1_OutputFlexpwm4Pwm0ExtSync); /* FLEXPWM1_PWM0_OUT_TRIG0 output assigned to XBARA1_IN74 input is connected to XBARA1_OUT87 output assigned to FLEXPWM4_PWM0_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm0OutTrig0, kXBARA1_OutputFlexpwm4Pwm1ExtSync); /* FLEXPWM1_PWM0_OUT_TRIG0 output assigned to XBARA1_IN74 input is connected to XBARA1_OUT88 output assigned to FLEXPWM4_PWM1_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm0OutTrig0, kXBARA1_OutputFlexpwm4Pwm2ExtSync); /* FLEXPWM1_PWM0_OUT_TRIG0 output assigned to XBARA1_IN74 input is connected to XBARA1_OUT89 output assigned to FLEXPWM4_PWM2_EXT_SYNC */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm0OutTrig1, kXBARA1_OutputAdcEtc0Coco0); /* FLEXPWM1_PWM0_OUT_TRIG1 output assigned to XBARA1_IN75 input is connected to XBARA1_OUT155 output assigned to ADC_ETC0_COCO0 */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm1OutTrig0, kXBARA1_OutputAdcEtc0Coco1); /* FLEXPWM1_PWM1_OUT_TRIG0 output assigned to XBARA1_IN76 input is connected to XBARA1_OUT156 output assigned to ADC_ETC0_COCO1 */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm1OutTrig1, kXBARA1_OutputAdcEtc0Coco2); /* FLEXPWM1_PWM1_OUT_TRIG1 output assigned to XBARA1_IN77 input is connected to XBARA1_OUT157 output assigned to ADC_ETC0_COCO2 */
  XBARA_SetSignalsConnection(XBARA1, kXBARA1_InputFlexpwm1Pwm2OutTrig0, kXBARA1_OutputAdcEtc0Coco3); /* FLEXPWM1_PWM2_OUT_TRIG0 output assigned to XBARA1_IN78 input is connected to XBARA1_OUT158 output assigned to ADC_ETC0_COCO3 */
}

/***********************************************************************************************************************
 * EOF
 **********************************************************************************************************************/
