dgn_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_clk_wiz_0/dgn_1_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_clk_wiz_0/dgn_1_clk_wiz_0.v,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_rst_clk_wiz_100M_0/sim/dgn_1_rst_clk_wiz_100M_0.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../p4.srcs/sources_1/bd/dgn_1/ip/dgn_1_slv_0_2/src/blk_mem_gen_0_1/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_slv_0_2/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
slv_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8726/hdl/slv_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
vga_sync.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8726/src/vga_sync.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
slv_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8726/hdl/slv_v1_0.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_slv_0_2.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_slv_0_2/sim/dgn_1_slv_0_2.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
char8x12_lookup_table.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8738/src/char8x12_lookup_table.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
scancode2ascii.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8738/src/scancode2ascii.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
videomemlab_v1_0_M00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8738/hdl/videomemlab_v1_0_M00_AXI.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
videomemlab_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ipshared/8738/hdl/videomemlab_v1_0.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1_videomemlab_0_1.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/ip/dgn_1_videomemlab_0_1/sim/dgn_1_videomemlab_0_1.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
dgn_1.vhd,vhdl,xil_defaultlib,../../../bd/dgn_1/sim/dgn_1.vhd,incdir="$ref_dir/../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"incdir="../../../../p4.srcs/sources_1/bd/dgn_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
