#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55dbb8eb9340 .scope module, "Top_tb" "Top_tb" 2 1;
 .timescale 0 0;
v0x55dbb8eda310_0 .var "branchPC", 31 0;
v0x55dbb8eda440_0 .var "clk", 0 0;
v0x55dbb8eda500_0 .net "instruction", 31 0, v0x55dbb8ea6f10_0;  1 drivers
v0x55dbb8eda5a0_0 .var "isBranchTaken", 0 0;
v0x55dbb8eda690_0 .net "pc", 31 0, v0x55dbb8ed9080_0;  1 drivers
v0x55dbb8eda780_0 .var "rst", 0 0;
S_0x55dbb8eb94d0 .scope module, "uut" "Top" 2 12, 3 1 0, S_0x55dbb8eb9340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "isBranchTaken";
    .port_info 3 /INPUT 32 "branchPC";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "instruction";
v0x55dbb8ed9ab0_0 .net "branchPC", 31 0, v0x55dbb8eda310_0;  1 drivers
v0x55dbb8ed9bc0_0 .net "branchPC_latch", 31 0, v0x55dbb8ed9640_0;  1 drivers
v0x55dbb8ed9cb0_0 .net "clk", 0 0, v0x55dbb8eda440_0;  1 drivers
v0x55dbb8ed9da0_0 .net "instruction", 31 0, v0x55dbb8ea6f10_0;  alias, 1 drivers
v0x55dbb8ed9e90_0 .net "isBranchTaken", 0 0, v0x55dbb8eda5a0_0;  1 drivers
v0x55dbb8ed9f80_0 .net "isBranchTaken_latch", 0 0, v0x55dbb8ed9870_0;  1 drivers
v0x55dbb8eda070_0 .net "pc", 31 0, v0x55dbb8ed9080_0;  alias, 1 drivers
v0x55dbb8eda160_0 .net "rst", 0 0, v0x55dbb8eda780_0;  1 drivers
S_0x55dbb8ec1540 .scope module, "IF_stage" "Fetch_Unit" 3 25, 4 1 0, S_0x55dbb8eb94d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "isBranchTaken";
    .port_info 3 /INPUT 32 "branchPC";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "instruction_reg";
    .port_info 6 /OUTPUT 32 "instruction";
v0x55dbb8ed8c70_0 .net "branchPC", 31 0, v0x55dbb8ed9640_0;  alias, 1 drivers
v0x55dbb8ed8d50_0 .net "clk", 0 0, v0x55dbb8eda440_0;  alias, 1 drivers
v0x55dbb8ed8e10_0 .net "instruction", 31 0, v0x55dbb8ea6f10_0;  alias, 1 drivers
v0x55dbb8ed8eb0_0 .var "instruction_reg", 31 0;
v0x55dbb8ed8f70_0 .net "isBranchTaken", 0 0, v0x55dbb8ed9870_0;  alias, 1 drivers
v0x55dbb8ed9080_0 .var "pc", 31 0;
v0x55dbb8ed9140_0 .net "rst", 0 0, v0x55dbb8eda780_0;  alias, 1 drivers
E_0x55dbb8e9ea30 .event posedge, v0x55dbb8ed9140_0, v0x55dbb8ed8d50_0;
S_0x55dbb8ec17d0 .scope module, "inst_mem" "Instruction_Memory" 4 30, 5 2 0, S_0x55dbb8ec1540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
v0x55dbb8e7c7b0_0 .net "addr", 31 0, v0x55dbb8ed9080_0;  alias, 1 drivers
v0x55dbb8ea6f10_0 .var "instruction", 31 0;
v0x55dbb8ea6fb0 .array "memory", 15 0, 31 0;
v0x55dbb8ea6fb0_0 .array/port v0x55dbb8ea6fb0, 0;
v0x55dbb8ea6fb0_1 .array/port v0x55dbb8ea6fb0, 1;
v0x55dbb8ea6fb0_2 .array/port v0x55dbb8ea6fb0, 2;
E_0x55dbb8ea8ca0/0 .event edge, v0x55dbb8e7c7b0_0, v0x55dbb8ea6fb0_0, v0x55dbb8ea6fb0_1, v0x55dbb8ea6fb0_2;
v0x55dbb8ea6fb0_3 .array/port v0x55dbb8ea6fb0, 3;
v0x55dbb8ea6fb0_4 .array/port v0x55dbb8ea6fb0, 4;
v0x55dbb8ea6fb0_5 .array/port v0x55dbb8ea6fb0, 5;
v0x55dbb8ea6fb0_6 .array/port v0x55dbb8ea6fb0, 6;
E_0x55dbb8ea8ca0/1 .event edge, v0x55dbb8ea6fb0_3, v0x55dbb8ea6fb0_4, v0x55dbb8ea6fb0_5, v0x55dbb8ea6fb0_6;
v0x55dbb8ea6fb0_7 .array/port v0x55dbb8ea6fb0, 7;
v0x55dbb8ea6fb0_8 .array/port v0x55dbb8ea6fb0, 8;
v0x55dbb8ea6fb0_9 .array/port v0x55dbb8ea6fb0, 9;
v0x55dbb8ea6fb0_10 .array/port v0x55dbb8ea6fb0, 10;
E_0x55dbb8ea8ca0/2 .event edge, v0x55dbb8ea6fb0_7, v0x55dbb8ea6fb0_8, v0x55dbb8ea6fb0_9, v0x55dbb8ea6fb0_10;
v0x55dbb8ea6fb0_11 .array/port v0x55dbb8ea6fb0, 11;
v0x55dbb8ea6fb0_12 .array/port v0x55dbb8ea6fb0, 12;
v0x55dbb8ea6fb0_13 .array/port v0x55dbb8ea6fb0, 13;
v0x55dbb8ea6fb0_14 .array/port v0x55dbb8ea6fb0, 14;
E_0x55dbb8ea8ca0/3 .event edge, v0x55dbb8ea6fb0_11, v0x55dbb8ea6fb0_12, v0x55dbb8ea6fb0_13, v0x55dbb8ea6fb0_14;
v0x55dbb8ea6fb0_15 .array/port v0x55dbb8ea6fb0, 15;
E_0x55dbb8ea8ca0/4 .event edge, v0x55dbb8ea6fb0_15;
E_0x55dbb8ea8ca0 .event/or E_0x55dbb8ea8ca0/0, E_0x55dbb8ea8ca0/1, E_0x55dbb8ea8ca0/2, E_0x55dbb8ea8ca0/3, E_0x55dbb8ea8ca0/4;
S_0x55dbb8ed92c0 .scope module, "latch" "IF_stage_latch" 3 15, 6 1 0, S_0x55dbb8eb94d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "isBranchTaken";
    .port_info 3 /INPUT 32 "branchPC";
    .port_info 4 /OUTPUT 1 "isBranchTaken_out";
    .port_info 5 /OUTPUT 32 "branchPC_out";
v0x55dbb8ed9560_0 .net "branchPC", 31 0, v0x55dbb8eda310_0;  alias, 1 drivers
v0x55dbb8ed9640_0 .var "branchPC_out", 31 0;
v0x55dbb8ed9700_0 .net "clk", 0 0, v0x55dbb8eda440_0;  alias, 1 drivers
v0x55dbb8ed97d0_0 .net "isBranchTaken", 0 0, v0x55dbb8eda5a0_0;  alias, 1 drivers
v0x55dbb8ed9870_0 .var "isBranchTaken_out", 0 0;
v0x55dbb8ed9960_0 .net "rst", 0 0, v0x55dbb8eda780_0;  alias, 1 drivers
    .scope S_0x55dbb8ed92c0;
T_0 ;
    %wait E_0x55dbb8e9ea30;
    %load/vec4 v0x55dbb8ed9960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbb8ed9870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbb8ed9640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dbb8ed97d0_0;
    %assign/vec4 v0x55dbb8ed9870_0, 0;
    %load/vec4 v0x55dbb8ed9560_0;
    %assign/vec4 v0x55dbb8ed9640_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dbb8ec17d0;
T_1 ;
    %vpi_call 5 12 "$readmemh", "instructions.mem", v0x55dbb8ea6fb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55dbb8ec17d0;
T_2 ;
    %wait E_0x55dbb8ea8ca0;
    %vpi_call 5 16 "$display", "Fetching instruction from addr: %h", v0x55dbb8e7c7b0_0 {0 0 0};
    %load/vec4 v0x55dbb8e7c7b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55dbb8ea6fb0, 4;
    %store/vec4 v0x55dbb8ea6f10_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dbb8ec1540;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbb8ed9080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbb8ed8eb0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55dbb8ec1540;
T_4 ;
    %wait E_0x55dbb8e9ea30;
    %load/vec4 v0x55dbb8ed9140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbb8ed9080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbb8ed8eb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55dbb8ed8f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55dbb8ed8c70_0;
    %assign/vec4 v0x55dbb8ed9080_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55dbb8ed9080_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55dbb8ed9080_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dbb8ec1540;
T_5 ;
    %wait E_0x55dbb8e9ea30;
    %load/vec4 v0x55dbb8ed9140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbb8ed8eb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55dbb8ed8e10_0;
    %assign/vec4 v0x55dbb8ed8eb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dbb8eb9340;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbb8eda440_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x55dbb8eda440_0;
    %inv;
    %store/vec4 v0x55dbb8eda440_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x55dbb8eb9340;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbb8eda780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbb8eda5a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbb8eda310_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbb8eda780_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 40 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55dbb8eb9340;
T_8 ;
    %vpi_call 2 45 "$monitor", "Time: %0t | rst: %b | isBranchTaken: %b | pc: %h | instruction: %h", $time, v0x55dbb8eda780_0, v0x55dbb8eda5a0_0, v0x55dbb8eda690_0, v0x55dbb8eda500_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "Top.v";
    "IF_stage.v";
    "Instruction_memory.v";
    "IF_stage_latch.v";
