                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.1.0 #12072 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim1
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _assert_failed
                                     12 	.globl _TIM1_DeInit
                                     13 	.globl _TIM1_TimeBaseInit
                                     14 	.globl _TIM1_OC1Init
                                     15 	.globl _TIM1_OC2Init
                                     16 	.globl _TIM1_OC3Init
                                     17 	.globl _TIM1_OC4Init
                                     18 	.globl _TIM1_BDTRConfig
                                     19 	.globl _TIM1_ICInit
                                     20 	.globl _TIM1_PWMIConfig
                                     21 	.globl _TIM1_Cmd
                                     22 	.globl _TIM1_CtrlPWMOutputs
                                     23 	.globl _TIM1_ITConfig
                                     24 	.globl _TIM1_InternalClockConfig
                                     25 	.globl _TIM1_ETRClockMode1Config
                                     26 	.globl _TIM1_ETRClockMode2Config
                                     27 	.globl _TIM1_ETRConfig
                                     28 	.globl _TIM1_TIxExternalClockConfig
                                     29 	.globl _TIM1_SelectInputTrigger
                                     30 	.globl _TIM1_UpdateDisableConfig
                                     31 	.globl _TIM1_UpdateRequestConfig
                                     32 	.globl _TIM1_SelectHallSensor
                                     33 	.globl _TIM1_SelectOnePulseMode
                                     34 	.globl _TIM1_SelectOutputTrigger
                                     35 	.globl _TIM1_SelectSlaveMode
                                     36 	.globl _TIM1_SelectMasterSlaveMode
                                     37 	.globl _TIM1_EncoderInterfaceConfig
                                     38 	.globl _TIM1_PrescalerConfig
                                     39 	.globl _TIM1_CounterModeConfig
                                     40 	.globl _TIM1_ForcedOC1Config
                                     41 	.globl _TIM1_ForcedOC2Config
                                     42 	.globl _TIM1_ForcedOC3Config
                                     43 	.globl _TIM1_ForcedOC4Config
                                     44 	.globl _TIM1_ARRPreloadConfig
                                     45 	.globl _TIM1_SelectCOM
                                     46 	.globl _TIM1_CCPreloadControl
                                     47 	.globl _TIM1_OC1PreloadConfig
                                     48 	.globl _TIM1_OC2PreloadConfig
                                     49 	.globl _TIM1_OC3PreloadConfig
                                     50 	.globl _TIM1_OC4PreloadConfig
                                     51 	.globl _TIM1_OC1FastConfig
                                     52 	.globl _TIM1_OC2FastConfig
                                     53 	.globl _TIM1_OC3FastConfig
                                     54 	.globl _TIM1_OC4FastConfig
                                     55 	.globl _TIM1_GenerateEvent
                                     56 	.globl _TIM1_OC1PolarityConfig
                                     57 	.globl _TIM1_OC1NPolarityConfig
                                     58 	.globl _TIM1_OC2PolarityConfig
                                     59 	.globl _TIM1_OC2NPolarityConfig
                                     60 	.globl _TIM1_OC3PolarityConfig
                                     61 	.globl _TIM1_OC3NPolarityConfig
                                     62 	.globl _TIM1_OC4PolarityConfig
                                     63 	.globl _TIM1_CCxCmd
                                     64 	.globl _TIM1_CCxNCmd
                                     65 	.globl _TIM1_SelectOCxM
                                     66 	.globl _TIM1_SetCounter
                                     67 	.globl _TIM1_SetAutoreload
                                     68 	.globl _TIM1_SetCompare1
                                     69 	.globl _TIM1_SetCompare2
                                     70 	.globl _TIM1_SetCompare3
                                     71 	.globl _TIM1_SetCompare4
                                     72 	.globl _TIM1_SetIC1Prescaler
                                     73 	.globl _TIM1_SetIC2Prescaler
                                     74 	.globl _TIM1_SetIC3Prescaler
                                     75 	.globl _TIM1_SetIC4Prescaler
                                     76 	.globl _TIM1_GetCapture1
                                     77 	.globl _TIM1_GetCapture2
                                     78 	.globl _TIM1_GetCapture3
                                     79 	.globl _TIM1_GetCapture4
                                     80 	.globl _TIM1_GetCounter
                                     81 	.globl _TIM1_GetPrescaler
                                     82 	.globl _TIM1_GetFlagStatus
                                     83 	.globl _TIM1_ClearFlag
                                     84 	.globl _TIM1_GetITStatus
                                     85 	.globl _TIM1_ClearITPendingBit
                                     86 ;--------------------------------------------------------
                                     87 ; ram data
                                     88 ;--------------------------------------------------------
                                     89 	.area DATA
                                     90 ;--------------------------------------------------------
                                     91 ; ram data
                                     92 ;--------------------------------------------------------
                                     93 	.area INITIALIZED
                                     94 ;--------------------------------------------------------
                                     95 ; absolute external ram data
                                     96 ;--------------------------------------------------------
                                     97 	.area DABS (ABS)
                                     98 
                                     99 ; default segment ordering for linker
                                    100 	.area HOME
                                    101 	.area GSINIT
                                    102 	.area GSFINAL
                                    103 	.area CONST
                                    104 	.area INITIALIZER
                                    105 	.area CODE
                                    106 
                                    107 ;--------------------------------------------------------
                                    108 ; global & static initialisations
                                    109 ;--------------------------------------------------------
                                    110 	.area HOME
                                    111 	.area GSINIT
                                    112 	.area GSFINAL
                                    113 	.area GSINIT
                                    114 ;--------------------------------------------------------
                                    115 ; Home
                                    116 ;--------------------------------------------------------
                                    117 	.area HOME
                                    118 	.area HOME
                                    119 ;--------------------------------------------------------
                                    120 ; code
                                    121 ;--------------------------------------------------------
                                    122 	.area CODE
                           000000   123 	Sstm8s_tim1$TIM1_DeInit$0 ==.
                                    124 ;	../SPL/src/stm8s_tim1.c: 58: void TIM1_DeInit(void)
                                    125 ; genLabel
                                    126 ;	-----------------------------------------
                                    127 ;	 function TIM1_DeInit
                                    128 ;	-----------------------------------------
                                    129 ;	Register assignment is optimal.
                                    130 ;	Stack space usage: 0 bytes.
      000000                        131 _TIM1_DeInit:
                           000000   132 	Sstm8s_tim1$TIM1_DeInit$1 ==.
                           000000   133 	Sstm8s_tim1$TIM1_DeInit$2 ==.
                                    134 ;	../SPL/src/stm8s_tim1.c: 60: TIM1->CR1  = TIM1_CR1_RESET_VALUE;
                                    135 ; genPointerSet
      000000 35 00 52 50      [ 1]  136 	mov	0x5250+0, #0x00
                           000004   137 	Sstm8s_tim1$TIM1_DeInit$3 ==.
                                    138 ;	../SPL/src/stm8s_tim1.c: 61: TIM1->CR2  = TIM1_CR2_RESET_VALUE;
                                    139 ; genPointerSet
      000004 35 00 52 51      [ 1]  140 	mov	0x5251+0, #0x00
                           000008   141 	Sstm8s_tim1$TIM1_DeInit$4 ==.
                                    142 ;	../SPL/src/stm8s_tim1.c: 62: TIM1->SMCR = TIM1_SMCR_RESET_VALUE;
                                    143 ; genPointerSet
      000008 35 00 52 52      [ 1]  144 	mov	0x5252+0, #0x00
                           00000C   145 	Sstm8s_tim1$TIM1_DeInit$5 ==.
                                    146 ;	../SPL/src/stm8s_tim1.c: 63: TIM1->ETR  = TIM1_ETR_RESET_VALUE;
                                    147 ; genPointerSet
      00000C 35 00 52 53      [ 1]  148 	mov	0x5253+0, #0x00
                           000010   149 	Sstm8s_tim1$TIM1_DeInit$6 ==.
                                    150 ;	../SPL/src/stm8s_tim1.c: 64: TIM1->IER  = TIM1_IER_RESET_VALUE;
                                    151 ; genPointerSet
      000010 35 00 52 54      [ 1]  152 	mov	0x5254+0, #0x00
                           000014   153 	Sstm8s_tim1$TIM1_DeInit$7 ==.
                                    154 ;	../SPL/src/stm8s_tim1.c: 65: TIM1->SR2  = TIM1_SR2_RESET_VALUE;
                                    155 ; genPointerSet
      000014 35 00 52 56      [ 1]  156 	mov	0x5256+0, #0x00
                           000018   157 	Sstm8s_tim1$TIM1_DeInit$8 ==.
                                    158 ;	../SPL/src/stm8s_tim1.c: 67: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                    159 ; genPointerSet
      000018 35 00 52 5C      [ 1]  160 	mov	0x525c+0, #0x00
                           00001C   161 	Sstm8s_tim1$TIM1_DeInit$9 ==.
                                    162 ;	../SPL/src/stm8s_tim1.c: 68: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                    163 ; genPointerSet
      00001C 35 00 52 5D      [ 1]  164 	mov	0x525d+0, #0x00
                           000020   165 	Sstm8s_tim1$TIM1_DeInit$10 ==.
                                    166 ;	../SPL/src/stm8s_tim1.c: 70: TIM1->CCMR1 = 0x01;
                                    167 ; genPointerSet
      000020 35 01 52 58      [ 1]  168 	mov	0x5258+0, #0x01
                           000024   169 	Sstm8s_tim1$TIM1_DeInit$11 ==.
                                    170 ;	../SPL/src/stm8s_tim1.c: 71: TIM1->CCMR2 = 0x01;
                                    171 ; genPointerSet
      000024 35 01 52 59      [ 1]  172 	mov	0x5259+0, #0x01
                           000028   173 	Sstm8s_tim1$TIM1_DeInit$12 ==.
                                    174 ;	../SPL/src/stm8s_tim1.c: 72: TIM1->CCMR3 = 0x01;
                                    175 ; genPointerSet
      000028 35 01 52 5A      [ 1]  176 	mov	0x525a+0, #0x01
                           00002C   177 	Sstm8s_tim1$TIM1_DeInit$13 ==.
                                    178 ;	../SPL/src/stm8s_tim1.c: 73: TIM1->CCMR4 = 0x01;
                                    179 ; genPointerSet
      00002C 35 01 52 5B      [ 1]  180 	mov	0x525b+0, #0x01
                           000030   181 	Sstm8s_tim1$TIM1_DeInit$14 ==.
                                    182 ;	../SPL/src/stm8s_tim1.c: 75: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                    183 ; genPointerSet
      000030 35 00 52 5C      [ 1]  184 	mov	0x525c+0, #0x00
                           000034   185 	Sstm8s_tim1$TIM1_DeInit$15 ==.
                                    186 ;	../SPL/src/stm8s_tim1.c: 76: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                    187 ; genPointerSet
      000034 35 00 52 5D      [ 1]  188 	mov	0x525d+0, #0x00
                           000038   189 	Sstm8s_tim1$TIM1_DeInit$16 ==.
                                    190 ;	../SPL/src/stm8s_tim1.c: 77: TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE;
                                    191 ; genPointerSet
      000038 35 00 52 58      [ 1]  192 	mov	0x5258+0, #0x00
                           00003C   193 	Sstm8s_tim1$TIM1_DeInit$17 ==.
                                    194 ;	../SPL/src/stm8s_tim1.c: 78: TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE;
                                    195 ; genPointerSet
      00003C 35 00 52 59      [ 1]  196 	mov	0x5259+0, #0x00
                           000040   197 	Sstm8s_tim1$TIM1_DeInit$18 ==.
                                    198 ;	../SPL/src/stm8s_tim1.c: 79: TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE;
                                    199 ; genPointerSet
      000040 35 00 52 5A      [ 1]  200 	mov	0x525a+0, #0x00
                           000044   201 	Sstm8s_tim1$TIM1_DeInit$19 ==.
                                    202 ;	../SPL/src/stm8s_tim1.c: 80: TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE;
                                    203 ; genPointerSet
      000044 35 00 52 5B      [ 1]  204 	mov	0x525b+0, #0x00
                           000048   205 	Sstm8s_tim1$TIM1_DeInit$20 ==.
                                    206 ;	../SPL/src/stm8s_tim1.c: 81: TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE;
                                    207 ; genPointerSet
      000048 35 00 52 5E      [ 1]  208 	mov	0x525e+0, #0x00
                           00004C   209 	Sstm8s_tim1$TIM1_DeInit$21 ==.
                                    210 ;	../SPL/src/stm8s_tim1.c: 82: TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE;
                                    211 ; genPointerSet
      00004C 35 00 52 5F      [ 1]  212 	mov	0x525f+0, #0x00
                           000050   213 	Sstm8s_tim1$TIM1_DeInit$22 ==.
                                    214 ;	../SPL/src/stm8s_tim1.c: 83: TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE;
                                    215 ; genPointerSet
      000050 35 00 52 60      [ 1]  216 	mov	0x5260+0, #0x00
                           000054   217 	Sstm8s_tim1$TIM1_DeInit$23 ==.
                                    218 ;	../SPL/src/stm8s_tim1.c: 84: TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE;
                                    219 ; genPointerSet
      000054 35 00 52 61      [ 1]  220 	mov	0x5261+0, #0x00
                           000058   221 	Sstm8s_tim1$TIM1_DeInit$24 ==.
                                    222 ;	../SPL/src/stm8s_tim1.c: 85: TIM1->ARRH  = TIM1_ARRH_RESET_VALUE;
                                    223 ; genPointerSet
      000058 35 FF 52 62      [ 1]  224 	mov	0x5262+0, #0xff
                           00005C   225 	Sstm8s_tim1$TIM1_DeInit$25 ==.
                                    226 ;	../SPL/src/stm8s_tim1.c: 86: TIM1->ARRL  = TIM1_ARRL_RESET_VALUE;
                                    227 ; genPointerSet
      00005C 35 FF 52 63      [ 1]  228 	mov	0x5263+0, #0xff
                           000060   229 	Sstm8s_tim1$TIM1_DeInit$26 ==.
                                    230 ;	../SPL/src/stm8s_tim1.c: 87: TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE;
                                    231 ; genPointerSet
      000060 35 00 52 65      [ 1]  232 	mov	0x5265+0, #0x00
                           000064   233 	Sstm8s_tim1$TIM1_DeInit$27 ==.
                                    234 ;	../SPL/src/stm8s_tim1.c: 88: TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE;
                                    235 ; genPointerSet
      000064 35 00 52 66      [ 1]  236 	mov	0x5266+0, #0x00
                           000068   237 	Sstm8s_tim1$TIM1_DeInit$28 ==.
                                    238 ;	../SPL/src/stm8s_tim1.c: 89: TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE;
                                    239 ; genPointerSet
      000068 35 00 52 67      [ 1]  240 	mov	0x5267+0, #0x00
                           00006C   241 	Sstm8s_tim1$TIM1_DeInit$29 ==.
                                    242 ;	../SPL/src/stm8s_tim1.c: 90: TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE;
                                    243 ; genPointerSet
      00006C 35 00 52 68      [ 1]  244 	mov	0x5268+0, #0x00
                           000070   245 	Sstm8s_tim1$TIM1_DeInit$30 ==.
                                    246 ;	../SPL/src/stm8s_tim1.c: 91: TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE;
                                    247 ; genPointerSet
      000070 35 00 52 69      [ 1]  248 	mov	0x5269+0, #0x00
                           000074   249 	Sstm8s_tim1$TIM1_DeInit$31 ==.
                                    250 ;	../SPL/src/stm8s_tim1.c: 92: TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE;
                                    251 ; genPointerSet
      000074 35 00 52 6A      [ 1]  252 	mov	0x526a+0, #0x00
                           000078   253 	Sstm8s_tim1$TIM1_DeInit$32 ==.
                                    254 ;	../SPL/src/stm8s_tim1.c: 93: TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE;
                                    255 ; genPointerSet
      000078 35 00 52 6B      [ 1]  256 	mov	0x526b+0, #0x00
                           00007C   257 	Sstm8s_tim1$TIM1_DeInit$33 ==.
                                    258 ;	../SPL/src/stm8s_tim1.c: 94: TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE;
                                    259 ; genPointerSet
      00007C 35 00 52 6C      [ 1]  260 	mov	0x526c+0, #0x00
                           000080   261 	Sstm8s_tim1$TIM1_DeInit$34 ==.
                                    262 ;	../SPL/src/stm8s_tim1.c: 95: TIM1->OISR  = TIM1_OISR_RESET_VALUE;
                                    263 ; genPointerSet
      000080 35 00 52 6F      [ 1]  264 	mov	0x526f+0, #0x00
                           000084   265 	Sstm8s_tim1$TIM1_DeInit$35 ==.
                                    266 ;	../SPL/src/stm8s_tim1.c: 96: TIM1->EGR   = 0x01; /* TIM1_EGR_UG */
                                    267 ; genPointerSet
      000084 35 01 52 57      [ 1]  268 	mov	0x5257+0, #0x01
                           000088   269 	Sstm8s_tim1$TIM1_DeInit$36 ==.
                                    270 ;	../SPL/src/stm8s_tim1.c: 97: TIM1->DTR   = TIM1_DTR_RESET_VALUE;
                                    271 ; genPointerSet
      000088 35 00 52 6E      [ 1]  272 	mov	0x526e+0, #0x00
                           00008C   273 	Sstm8s_tim1$TIM1_DeInit$37 ==.
                                    274 ;	../SPL/src/stm8s_tim1.c: 98: TIM1->BKR   = TIM1_BKR_RESET_VALUE;
                                    275 ; genPointerSet
      00008C 35 00 52 6D      [ 1]  276 	mov	0x526d+0, #0x00
                           000090   277 	Sstm8s_tim1$TIM1_DeInit$38 ==.
                                    278 ;	../SPL/src/stm8s_tim1.c: 99: TIM1->RCR   = TIM1_RCR_RESET_VALUE;
                                    279 ; genPointerSet
      000090 35 00 52 64      [ 1]  280 	mov	0x5264+0, #0x00
                           000094   281 	Sstm8s_tim1$TIM1_DeInit$39 ==.
                                    282 ;	../SPL/src/stm8s_tim1.c: 100: TIM1->SR1   = TIM1_SR1_RESET_VALUE;
                                    283 ; genPointerSet
      000094 35 00 52 55      [ 1]  284 	mov	0x5255+0, #0x00
                                    285 ; genLabel
      000098                        286 00101$:
                           000098   287 	Sstm8s_tim1$TIM1_DeInit$40 ==.
                                    288 ;	../SPL/src/stm8s_tim1.c: 101: }
                                    289 ; genEndFunction
                           000098   290 	Sstm8s_tim1$TIM1_DeInit$41 ==.
                           000098   291 	XG$TIM1_DeInit$0$0 ==.
      000098 81               [ 4]  292 	ret
                           000099   293 	Sstm8s_tim1$TIM1_DeInit$42 ==.
                           000099   294 	Sstm8s_tim1$TIM1_TimeBaseInit$43 ==.
                                    295 ;	../SPL/src/stm8s_tim1.c: 111: void TIM1_TimeBaseInit(uint16_t TIM1_Prescaler,
                                    296 ; genLabel
                                    297 ;	-----------------------------------------
                                    298 ;	 function TIM1_TimeBaseInit
                                    299 ;	-----------------------------------------
                                    300 ;	Register assignment is optimal.
                                    301 ;	Stack space usage: 0 bytes.
      000099                        302 _TIM1_TimeBaseInit:
                           000099   303 	Sstm8s_tim1$TIM1_TimeBaseInit$44 ==.
                           000099   304 	Sstm8s_tim1$TIM1_TimeBaseInit$45 ==.
                                    305 ;	../SPL/src/stm8s_tim1.c: 117: assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
                                    306 ; genIfx
      000099 0D 05            [ 1]  307 	tnz	(0x05, sp)
      00009B 26 03            [ 1]  308 	jrne	00142$
      00009D CCr00rD3         [ 2]  309 	jp	00104$
      0000A0                        310 00142$:
                                    311 ; genCmpEQorNE
      0000A0 7B 05            [ 1]  312 	ld	a, (0x05, sp)
      0000A2 A1 10            [ 1]  313 	cp	a, #0x10
      0000A4 26 03            [ 1]  314 	jrne	00144$
      0000A6 CCr00rD3         [ 2]  315 	jp	00104$
      0000A9                        316 00144$:
                           0000A9   317 	Sstm8s_tim1$TIM1_TimeBaseInit$46 ==.
                                    318 ; skipping generated iCode
                                    319 ; genCmpEQorNE
      0000A9 7B 05            [ 1]  320 	ld	a, (0x05, sp)
      0000AB A1 20            [ 1]  321 	cp	a, #0x20
      0000AD 26 03            [ 1]  322 	jrne	00147$
      0000AF CCr00rD3         [ 2]  323 	jp	00104$
      0000B2                        324 00147$:
                           0000B2   325 	Sstm8s_tim1$TIM1_TimeBaseInit$47 ==.
                                    326 ; skipping generated iCode
                                    327 ; genCmpEQorNE
      0000B2 7B 05            [ 1]  328 	ld	a, (0x05, sp)
      0000B4 A1 40            [ 1]  329 	cp	a, #0x40
      0000B6 26 03            [ 1]  330 	jrne	00150$
      0000B8 CCr00rD3         [ 2]  331 	jp	00104$
      0000BB                        332 00150$:
                           0000BB   333 	Sstm8s_tim1$TIM1_TimeBaseInit$48 ==.
                                    334 ; skipping generated iCode
                                    335 ; genCmpEQorNE
      0000BB 7B 05            [ 1]  336 	ld	a, (0x05, sp)
      0000BD A1 60            [ 1]  337 	cp	a, #0x60
      0000BF 26 03            [ 1]  338 	jrne	00153$
      0000C1 CCr00rD3         [ 2]  339 	jp	00104$
      0000C4                        340 00153$:
                           0000C4   341 	Sstm8s_tim1$TIM1_TimeBaseInit$49 ==.
                                    342 ; skipping generated iCode
                                    343 ; skipping iCode since result will be rematerialized
                                    344 ; skipping iCode since result will be rematerialized
                                    345 ; genIPush
      0000C4 4B 75            [ 1]  346 	push	#0x75
                           0000C6   347 	Sstm8s_tim1$TIM1_TimeBaseInit$50 ==.
      0000C6 5F               [ 1]  348 	clrw	x
      0000C7 89               [ 2]  349 	pushw	x
                           0000C8   350 	Sstm8s_tim1$TIM1_TimeBaseInit$51 ==.
      0000C8 4B 00            [ 1]  351 	push	#0x00
                           0000CA   352 	Sstm8s_tim1$TIM1_TimeBaseInit$52 ==.
                                    353 ; genIPush
      0000CA 4Br00            [ 1]  354 	push	#<(___str_0+0)
                           0000CC   355 	Sstm8s_tim1$TIM1_TimeBaseInit$53 ==.
      0000CC 4Bs00            [ 1]  356 	push	#((___str_0+0) >> 8)
                           0000CE   357 	Sstm8s_tim1$TIM1_TimeBaseInit$54 ==.
                                    358 ; genCall
      0000CE CDr00r00         [ 4]  359 	call	_assert_failed
      0000D1 5B 06            [ 2]  360 	addw	sp, #6
                           0000D3   361 	Sstm8s_tim1$TIM1_TimeBaseInit$55 ==.
                                    362 ; genLabel
      0000D3                        363 00104$:
                           0000D3   364 	Sstm8s_tim1$TIM1_TimeBaseInit$56 ==.
                                    365 ;	../SPL/src/stm8s_tim1.c: 120: TIM1->ARRH = (uint8_t)(TIM1_Period >> 8);
                                    366 ; genRightShiftLiteral
      0000D3 7B 06            [ 1]  367 	ld	a, (0x06, sp)
      0000D5 5F               [ 1]  368 	clrw	x
                                    369 ; genCast
                                    370 ; genAssign
                                    371 ; genPointerSet
      0000D6 C7 52 62         [ 1]  372 	ld	0x5262, a
                           0000D9   373 	Sstm8s_tim1$TIM1_TimeBaseInit$57 ==.
                                    374 ;	../SPL/src/stm8s_tim1.c: 121: TIM1->ARRL = (uint8_t)(TIM1_Period);
                                    375 ; genCast
                                    376 ; genAssign
      0000D9 7B 07            [ 1]  377 	ld	a, (0x07, sp)
                                    378 ; genPointerSet
      0000DB C7 52 63         [ 1]  379 	ld	0x5263, a
                           0000DE   380 	Sstm8s_tim1$TIM1_TimeBaseInit$58 ==.
                                    381 ;	../SPL/src/stm8s_tim1.c: 124: TIM1->PSCRH = (uint8_t)(TIM1_Prescaler >> 8);
                                    382 ; genRightShiftLiteral
      0000DE 7B 03            [ 1]  383 	ld	a, (0x03, sp)
      0000E0 5F               [ 1]  384 	clrw	x
                                    385 ; genCast
                                    386 ; genAssign
                                    387 ; genPointerSet
      0000E1 C7 52 60         [ 1]  388 	ld	0x5260, a
                           0000E4   389 	Sstm8s_tim1$TIM1_TimeBaseInit$59 ==.
                                    390 ;	../SPL/src/stm8s_tim1.c: 125: TIM1->PSCRL = (uint8_t)(TIM1_Prescaler);
                                    391 ; genCast
                                    392 ; genAssign
      0000E4 7B 04            [ 1]  393 	ld	a, (0x04, sp)
                                    394 ; genPointerSet
      0000E6 C7 52 61         [ 1]  395 	ld	0x5261, a
                           0000E9   396 	Sstm8s_tim1$TIM1_TimeBaseInit$60 ==.
                                    397 ;	../SPL/src/stm8s_tim1.c: 128: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)(~(TIM1_CR1_CMS | TIM1_CR1_DIR)))
                                    398 ; genPointerGet
      0000E9 C6 52 50         [ 1]  399 	ld	a, 0x5250
                                    400 ; genAnd
      0000EC A4 8F            [ 1]  401 	and	a, #0x8f
                           0000EE   402 	Sstm8s_tim1$TIM1_TimeBaseInit$61 ==.
                                    403 ;	../SPL/src/stm8s_tim1.c: 129: | (uint8_t)(TIM1_CounterMode));
                                    404 ; genOr
      0000EE 1A 05            [ 1]  405 	or	a, (0x05, sp)
                                    406 ; genPointerSet
      0000F0 C7 52 50         [ 1]  407 	ld	0x5250, a
                           0000F3   408 	Sstm8s_tim1$TIM1_TimeBaseInit$62 ==.
                                    409 ;	../SPL/src/stm8s_tim1.c: 132: TIM1->RCR = TIM1_RepetitionCounter;
                                    410 ; genPointerSet
      0000F3 AE 52 64         [ 2]  411 	ldw	x, #0x5264
      0000F6 7B 08            [ 1]  412 	ld	a, (0x08, sp)
      0000F8 F7               [ 1]  413 	ld	(x), a
                                    414 ; genLabel
      0000F9                        415 00101$:
                           0000F9   416 	Sstm8s_tim1$TIM1_TimeBaseInit$63 ==.
                                    417 ;	../SPL/src/stm8s_tim1.c: 133: }
                                    418 ; genEndFunction
                           0000F9   419 	Sstm8s_tim1$TIM1_TimeBaseInit$64 ==.
                           0000F9   420 	XG$TIM1_TimeBaseInit$0$0 ==.
      0000F9 81               [ 4]  421 	ret
                           0000FA   422 	Sstm8s_tim1$TIM1_TimeBaseInit$65 ==.
                           0000FA   423 	Sstm8s_tim1$TIM1_OC1Init$66 ==.
                                    424 ;	../SPL/src/stm8s_tim1.c: 154: void TIM1_OC1Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    425 ; genLabel
                                    426 ;	-----------------------------------------
                                    427 ;	 function TIM1_OC1Init
                                    428 ;	-----------------------------------------
                                    429 ;	Register assignment might be sub-optimal.
                                    430 ;	Stack space usage: 3 bytes.
      0000FA                        431 _TIM1_OC1Init:
                           0000FA   432 	Sstm8s_tim1$TIM1_OC1Init$67 ==.
      0000FA 52 03            [ 2]  433 	sub	sp, #3
                           0000FC   434 	Sstm8s_tim1$TIM1_OC1Init$68 ==.
                           0000FC   435 	Sstm8s_tim1$TIM1_OC1Init$69 ==.
                                    436 ;	../SPL/src/stm8s_tim1.c: 164: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                    437 ; genIfx
      0000FC 0D 06            [ 1]  438 	tnz	(0x06, sp)
      0000FE 26 03            [ 1]  439 	jrne	00240$
      000100 CCr01r3F         [ 2]  440 	jp	00104$
      000103                        441 00240$:
                                    442 ; genCmpEQorNE
      000103 7B 06            [ 1]  443 	ld	a, (0x06, sp)
      000105 A1 10            [ 1]  444 	cp	a, #0x10
      000107 26 03            [ 1]  445 	jrne	00242$
      000109 CCr01r3F         [ 2]  446 	jp	00104$
      00010C                        447 00242$:
                           00010C   448 	Sstm8s_tim1$TIM1_OC1Init$70 ==.
                                    449 ; skipping generated iCode
                                    450 ; genCmpEQorNE
      00010C 7B 06            [ 1]  451 	ld	a, (0x06, sp)
      00010E A1 20            [ 1]  452 	cp	a, #0x20
      000110 26 03            [ 1]  453 	jrne	00245$
      000112 CCr01r3F         [ 2]  454 	jp	00104$
      000115                        455 00245$:
                           000115   456 	Sstm8s_tim1$TIM1_OC1Init$71 ==.
                                    457 ; skipping generated iCode
                                    458 ; genCmpEQorNE
      000115 7B 06            [ 1]  459 	ld	a, (0x06, sp)
      000117 A1 30            [ 1]  460 	cp	a, #0x30
      000119 26 03            [ 1]  461 	jrne	00248$
      00011B CCr01r3F         [ 2]  462 	jp	00104$
      00011E                        463 00248$:
                           00011E   464 	Sstm8s_tim1$TIM1_OC1Init$72 ==.
                                    465 ; skipping generated iCode
                                    466 ; genCmpEQorNE
      00011E 7B 06            [ 1]  467 	ld	a, (0x06, sp)
      000120 A1 60            [ 1]  468 	cp	a, #0x60
      000122 26 03            [ 1]  469 	jrne	00251$
      000124 CCr01r3F         [ 2]  470 	jp	00104$
      000127                        471 00251$:
                           000127   472 	Sstm8s_tim1$TIM1_OC1Init$73 ==.
                                    473 ; skipping generated iCode
                                    474 ; genCmpEQorNE
      000127 7B 06            [ 1]  475 	ld	a, (0x06, sp)
      000129 A1 70            [ 1]  476 	cp	a, #0x70
      00012B 26 03            [ 1]  477 	jrne	00254$
      00012D CCr01r3F         [ 2]  478 	jp	00104$
      000130                        479 00254$:
                           000130   480 	Sstm8s_tim1$TIM1_OC1Init$74 ==.
                                    481 ; skipping generated iCode
                                    482 ; skipping iCode since result will be rematerialized
                                    483 ; skipping iCode since result will be rematerialized
                                    484 ; genIPush
      000130 4B A4            [ 1]  485 	push	#0xa4
                           000132   486 	Sstm8s_tim1$TIM1_OC1Init$75 ==.
      000132 5F               [ 1]  487 	clrw	x
      000133 89               [ 2]  488 	pushw	x
                           000134   489 	Sstm8s_tim1$TIM1_OC1Init$76 ==.
      000134 4B 00            [ 1]  490 	push	#0x00
                           000136   491 	Sstm8s_tim1$TIM1_OC1Init$77 ==.
                                    492 ; genIPush
      000136 4Br00            [ 1]  493 	push	#<(___str_0+0)
                           000138   494 	Sstm8s_tim1$TIM1_OC1Init$78 ==.
      000138 4Bs00            [ 1]  495 	push	#((___str_0+0) >> 8)
                           00013A   496 	Sstm8s_tim1$TIM1_OC1Init$79 ==.
                                    497 ; genCall
      00013A CDr00r00         [ 4]  498 	call	_assert_failed
      00013D 5B 06            [ 2]  499 	addw	sp, #6
                           00013F   500 	Sstm8s_tim1$TIM1_OC1Init$80 ==.
                                    501 ; genLabel
      00013F                        502 00104$:
                           00013F   503 	Sstm8s_tim1$TIM1_OC1Init$81 ==.
                                    504 ;	../SPL/src/stm8s_tim1.c: 165: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                    505 ; genIfx
      00013F 0D 07            [ 1]  506 	tnz	(0x07, sp)
      000141 26 03            [ 1]  507 	jrne	00256$
      000143 CCr01r5E         [ 2]  508 	jp	00121$
      000146                        509 00256$:
                                    510 ; genCmpEQorNE
      000146 7B 07            [ 1]  511 	ld	a, (0x07, sp)
      000148 A1 11            [ 1]  512 	cp	a, #0x11
      00014A 26 03            [ 1]  513 	jrne	00258$
      00014C CCr01r5E         [ 2]  514 	jp	00121$
      00014F                        515 00258$:
                           00014F   516 	Sstm8s_tim1$TIM1_OC1Init$82 ==.
                                    517 ; skipping generated iCode
                                    518 ; skipping iCode since result will be rematerialized
                                    519 ; skipping iCode since result will be rematerialized
                                    520 ; genIPush
      00014F 4B A5            [ 1]  521 	push	#0xa5
                           000151   522 	Sstm8s_tim1$TIM1_OC1Init$83 ==.
      000151 5F               [ 1]  523 	clrw	x
      000152 89               [ 2]  524 	pushw	x
                           000153   525 	Sstm8s_tim1$TIM1_OC1Init$84 ==.
      000153 4B 00            [ 1]  526 	push	#0x00
                           000155   527 	Sstm8s_tim1$TIM1_OC1Init$85 ==.
                                    528 ; genIPush
      000155 4Br00            [ 1]  529 	push	#<(___str_0+0)
                           000157   530 	Sstm8s_tim1$TIM1_OC1Init$86 ==.
      000157 4Bs00            [ 1]  531 	push	#((___str_0+0) >> 8)
                           000159   532 	Sstm8s_tim1$TIM1_OC1Init$87 ==.
                                    533 ; genCall
      000159 CDr00r00         [ 4]  534 	call	_assert_failed
      00015C 5B 06            [ 2]  535 	addw	sp, #6
                           00015E   536 	Sstm8s_tim1$TIM1_OC1Init$88 ==.
                                    537 ; genLabel
      00015E                        538 00121$:
                           00015E   539 	Sstm8s_tim1$TIM1_OC1Init$89 ==.
                                    540 ;	../SPL/src/stm8s_tim1.c: 166: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                    541 ; genIfx
      00015E 0D 08            [ 1]  542 	tnz	(0x08, sp)
      000160 26 03            [ 1]  543 	jrne	00260$
      000162 CCr01r7D         [ 2]  544 	jp	00126$
      000165                        545 00260$:
                                    546 ; genCmpEQorNE
      000165 7B 08            [ 1]  547 	ld	a, (0x08, sp)
      000167 A1 44            [ 1]  548 	cp	a, #0x44
      000169 26 03            [ 1]  549 	jrne	00262$
      00016B CCr01r7D         [ 2]  550 	jp	00126$
      00016E                        551 00262$:
                           00016E   552 	Sstm8s_tim1$TIM1_OC1Init$90 ==.
                                    553 ; skipping generated iCode
                                    554 ; skipping iCode since result will be rematerialized
                                    555 ; skipping iCode since result will be rematerialized
                                    556 ; genIPush
      00016E 4B A6            [ 1]  557 	push	#0xa6
                           000170   558 	Sstm8s_tim1$TIM1_OC1Init$91 ==.
      000170 5F               [ 1]  559 	clrw	x
      000171 89               [ 2]  560 	pushw	x
                           000172   561 	Sstm8s_tim1$TIM1_OC1Init$92 ==.
      000172 4B 00            [ 1]  562 	push	#0x00
                           000174   563 	Sstm8s_tim1$TIM1_OC1Init$93 ==.
                                    564 ; genIPush
      000174 4Br00            [ 1]  565 	push	#<(___str_0+0)
                           000176   566 	Sstm8s_tim1$TIM1_OC1Init$94 ==.
      000176 4Bs00            [ 1]  567 	push	#((___str_0+0) >> 8)
                           000178   568 	Sstm8s_tim1$TIM1_OC1Init$95 ==.
                                    569 ; genCall
      000178 CDr00r00         [ 4]  570 	call	_assert_failed
      00017B 5B 06            [ 2]  571 	addw	sp, #6
                           00017D   572 	Sstm8s_tim1$TIM1_OC1Init$96 ==.
                                    573 ; genLabel
      00017D                        574 00126$:
                           00017D   575 	Sstm8s_tim1$TIM1_OC1Init$97 ==.
                                    576 ;	../SPL/src/stm8s_tim1.c: 167: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                    577 ; genIfx
      00017D 0D 0B            [ 1]  578 	tnz	(0x0b, sp)
      00017F 26 03            [ 1]  579 	jrne	00264$
      000181 CCr01r9C         [ 2]  580 	jp	00131$
      000184                        581 00264$:
                                    582 ; genCmpEQorNE
      000184 7B 0B            [ 1]  583 	ld	a, (0x0b, sp)
      000186 A1 22            [ 1]  584 	cp	a, #0x22
      000188 26 03            [ 1]  585 	jrne	00266$
      00018A CCr01r9C         [ 2]  586 	jp	00131$
      00018D                        587 00266$:
                           00018D   588 	Sstm8s_tim1$TIM1_OC1Init$98 ==.
                                    589 ; skipping generated iCode
                                    590 ; skipping iCode since result will be rematerialized
                                    591 ; skipping iCode since result will be rematerialized
                                    592 ; genIPush
      00018D 4B A7            [ 1]  593 	push	#0xa7
                           00018F   594 	Sstm8s_tim1$TIM1_OC1Init$99 ==.
      00018F 5F               [ 1]  595 	clrw	x
      000190 89               [ 2]  596 	pushw	x
                           000191   597 	Sstm8s_tim1$TIM1_OC1Init$100 ==.
      000191 4B 00            [ 1]  598 	push	#0x00
                           000193   599 	Sstm8s_tim1$TIM1_OC1Init$101 ==.
                                    600 ; genIPush
      000193 4Br00            [ 1]  601 	push	#<(___str_0+0)
                           000195   602 	Sstm8s_tim1$TIM1_OC1Init$102 ==.
      000195 4Bs00            [ 1]  603 	push	#((___str_0+0) >> 8)
                           000197   604 	Sstm8s_tim1$TIM1_OC1Init$103 ==.
                                    605 ; genCall
      000197 CDr00r00         [ 4]  606 	call	_assert_failed
      00019A 5B 06            [ 2]  607 	addw	sp, #6
                           00019C   608 	Sstm8s_tim1$TIM1_OC1Init$104 ==.
                                    609 ; genLabel
      00019C                        610 00131$:
                           00019C   611 	Sstm8s_tim1$TIM1_OC1Init$105 ==.
                                    612 ;	../SPL/src/stm8s_tim1.c: 168: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                    613 ; genIfx
      00019C 0D 0C            [ 1]  614 	tnz	(0x0c, sp)
      00019E 26 03            [ 1]  615 	jrne	00268$
      0001A0 CCr01rBB         [ 2]  616 	jp	00136$
      0001A3                        617 00268$:
                                    618 ; genCmpEQorNE
      0001A3 7B 0C            [ 1]  619 	ld	a, (0x0c, sp)
      0001A5 A1 88            [ 1]  620 	cp	a, #0x88
      0001A7 26 03            [ 1]  621 	jrne	00270$
      0001A9 CCr01rBB         [ 2]  622 	jp	00136$
      0001AC                        623 00270$:
                           0001AC   624 	Sstm8s_tim1$TIM1_OC1Init$106 ==.
                                    625 ; skipping generated iCode
                                    626 ; skipping iCode since result will be rematerialized
                                    627 ; skipping iCode since result will be rematerialized
                                    628 ; genIPush
      0001AC 4B A8            [ 1]  629 	push	#0xa8
                           0001AE   630 	Sstm8s_tim1$TIM1_OC1Init$107 ==.
      0001AE 5F               [ 1]  631 	clrw	x
      0001AF 89               [ 2]  632 	pushw	x
                           0001B0   633 	Sstm8s_tim1$TIM1_OC1Init$108 ==.
      0001B0 4B 00            [ 1]  634 	push	#0x00
                           0001B2   635 	Sstm8s_tim1$TIM1_OC1Init$109 ==.
                                    636 ; genIPush
      0001B2 4Br00            [ 1]  637 	push	#<(___str_0+0)
                           0001B4   638 	Sstm8s_tim1$TIM1_OC1Init$110 ==.
      0001B4 4Bs00            [ 1]  639 	push	#((___str_0+0) >> 8)
                           0001B6   640 	Sstm8s_tim1$TIM1_OC1Init$111 ==.
                                    641 ; genCall
      0001B6 CDr00r00         [ 4]  642 	call	_assert_failed
      0001B9 5B 06            [ 2]  643 	addw	sp, #6
                           0001BB   644 	Sstm8s_tim1$TIM1_OC1Init$112 ==.
                                    645 ; genLabel
      0001BB                        646 00136$:
                           0001BB   647 	Sstm8s_tim1$TIM1_OC1Init$113 ==.
                                    648 ;	../SPL/src/stm8s_tim1.c: 169: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                    649 ; genCmpEQorNE
      0001BB 7B 0D            [ 1]  650 	ld	a, (0x0d, sp)
      0001BD A1 55            [ 1]  651 	cp	a, #0x55
      0001BF 26 03            [ 1]  652 	jrne	00273$
      0001C1 CCr01rDA         [ 2]  653 	jp	00141$
      0001C4                        654 00273$:
                           0001C4   655 	Sstm8s_tim1$TIM1_OC1Init$114 ==.
                                    656 ; skipping generated iCode
                                    657 ; genIfx
      0001C4 0D 0D            [ 1]  658 	tnz	(0x0d, sp)
      0001C6 26 03            [ 1]  659 	jrne	00275$
      0001C8 CCr01rDA         [ 2]  660 	jp	00141$
      0001CB                        661 00275$:
                                    662 ; skipping iCode since result will be rematerialized
                                    663 ; skipping iCode since result will be rematerialized
                                    664 ; genIPush
      0001CB 4B A9            [ 1]  665 	push	#0xa9
                           0001CD   666 	Sstm8s_tim1$TIM1_OC1Init$115 ==.
      0001CD 5F               [ 1]  667 	clrw	x
      0001CE 89               [ 2]  668 	pushw	x
                           0001CF   669 	Sstm8s_tim1$TIM1_OC1Init$116 ==.
      0001CF 4B 00            [ 1]  670 	push	#0x00
                           0001D1   671 	Sstm8s_tim1$TIM1_OC1Init$117 ==.
                                    672 ; genIPush
      0001D1 4Br00            [ 1]  673 	push	#<(___str_0+0)
                           0001D3   674 	Sstm8s_tim1$TIM1_OC1Init$118 ==.
      0001D3 4Bs00            [ 1]  675 	push	#((___str_0+0) >> 8)
                           0001D5   676 	Sstm8s_tim1$TIM1_OC1Init$119 ==.
                                    677 ; genCall
      0001D5 CDr00r00         [ 4]  678 	call	_assert_failed
      0001D8 5B 06            [ 2]  679 	addw	sp, #6
                           0001DA   680 	Sstm8s_tim1$TIM1_OC1Init$120 ==.
                                    681 ; genLabel
      0001DA                        682 00141$:
                           0001DA   683 	Sstm8s_tim1$TIM1_OC1Init$121 ==.
                                    684 ;	../SPL/src/stm8s_tim1.c: 170: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                    685 ; genCmpEQorNE
      0001DA 7B 0E            [ 1]  686 	ld	a, (0x0e, sp)
      0001DC A1 2A            [ 1]  687 	cp	a, #0x2a
      0001DE 26 03            [ 1]  688 	jrne	00277$
      0001E0 CCr01rF9         [ 2]  689 	jp	00146$
      0001E3                        690 00277$:
                           0001E3   691 	Sstm8s_tim1$TIM1_OC1Init$122 ==.
                                    692 ; skipping generated iCode
                                    693 ; genIfx
      0001E3 0D 0E            [ 1]  694 	tnz	(0x0e, sp)
      0001E5 26 03            [ 1]  695 	jrne	00279$
      0001E7 CCr01rF9         [ 2]  696 	jp	00146$
      0001EA                        697 00279$:
                                    698 ; skipping iCode since result will be rematerialized
                                    699 ; skipping iCode since result will be rematerialized
                                    700 ; genIPush
      0001EA 4B AA            [ 1]  701 	push	#0xaa
                           0001EC   702 	Sstm8s_tim1$TIM1_OC1Init$123 ==.
      0001EC 5F               [ 1]  703 	clrw	x
      0001ED 89               [ 2]  704 	pushw	x
                           0001EE   705 	Sstm8s_tim1$TIM1_OC1Init$124 ==.
      0001EE 4B 00            [ 1]  706 	push	#0x00
                           0001F0   707 	Sstm8s_tim1$TIM1_OC1Init$125 ==.
                                    708 ; genIPush
      0001F0 4Br00            [ 1]  709 	push	#<(___str_0+0)
                           0001F2   710 	Sstm8s_tim1$TIM1_OC1Init$126 ==.
      0001F2 4Bs00            [ 1]  711 	push	#((___str_0+0) >> 8)
                           0001F4   712 	Sstm8s_tim1$TIM1_OC1Init$127 ==.
                                    713 ; genCall
      0001F4 CDr00r00         [ 4]  714 	call	_assert_failed
      0001F7 5B 06            [ 2]  715 	addw	sp, #6
                           0001F9   716 	Sstm8s_tim1$TIM1_OC1Init$128 ==.
                                    717 ; genLabel
      0001F9                        718 00146$:
                           0001F9   719 	Sstm8s_tim1$TIM1_OC1Init$129 ==.
                                    720 ;	../SPL/src/stm8s_tim1.c: 174: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC1E | TIM1_CCER1_CC1NE 
                                    721 ; genPointerGet
      0001F9 C6 52 5C         [ 1]  722 	ld	a, 0x525c
                                    723 ; genAnd
      0001FC A4 F0            [ 1]  724 	and	a, #0xf0
                                    725 ; genPointerSet
      0001FE C7 52 5C         [ 1]  726 	ld	0x525c, a
                           000201   727 	Sstm8s_tim1$TIM1_OC1Init$130 ==.
                                    728 ;	../SPL/src/stm8s_tim1.c: 178: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC1E)
                                    729 ; genPointerGet
      000201 C6 52 5C         [ 1]  730 	ld	a, 0x525c
      000204 6B 01            [ 1]  731 	ld	(0x01, sp), a
                                    732 ; genAnd
      000206 7B 07            [ 1]  733 	ld	a, (0x07, sp)
      000208 A4 01            [ 1]  734 	and	a, #0x01
      00020A 6B 03            [ 1]  735 	ld	(0x03, sp), a
                           00020C   736 	Sstm8s_tim1$TIM1_OC1Init$131 ==.
                                    737 ;	../SPL/src/stm8s_tim1.c: 179: | (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC1NE))
                                    738 ; genAnd
      00020C 7B 08            [ 1]  739 	ld	a, (0x08, sp)
      00020E A4 04            [ 1]  740 	and	a, #0x04
                                    741 ; genOr
      000210 1A 03            [ 1]  742 	or	a, (0x03, sp)
      000212 6B 02            [ 1]  743 	ld	(0x02, sp), a
                           000214   744 	Sstm8s_tim1$TIM1_OC1Init$132 ==.
                                    745 ;	../SPL/src/stm8s_tim1.c: 180: | (uint8_t)( (uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC1P)
                                    746 ; genAnd
      000214 7B 0B            [ 1]  747 	ld	a, (0x0b, sp)
      000216 A4 02            [ 1]  748 	and	a, #0x02
      000218 6B 03            [ 1]  749 	ld	(0x03, sp), a
                           00021A   750 	Sstm8s_tim1$TIM1_OC1Init$133 ==.
                                    751 ;	../SPL/src/stm8s_tim1.c: 181: | (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC1NP)));
                                    752 ; genAnd
      00021A 7B 0C            [ 1]  753 	ld	a, (0x0c, sp)
      00021C A4 08            [ 1]  754 	and	a, #0x08
                                    755 ; genOr
      00021E 1A 03            [ 1]  756 	or	a, (0x03, sp)
                                    757 ; genOr
      000220 1A 02            [ 1]  758 	or	a, (0x02, sp)
                                    759 ; genOr
      000222 1A 01            [ 1]  760 	or	a, (0x01, sp)
                                    761 ; genPointerSet
      000224 C7 52 5C         [ 1]  762 	ld	0x525c, a
                           000227   763 	Sstm8s_tim1$TIM1_OC1Init$134 ==.
                                    764 ;	../SPL/src/stm8s_tim1.c: 184: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                    765 ; genPointerGet
      000227 C6 52 58         [ 1]  766 	ld	a, 0x5258
                                    767 ; genAnd
      00022A A4 8F            [ 1]  768 	and	a, #0x8f
                           00022C   769 	Sstm8s_tim1$TIM1_OC1Init$135 ==.
                                    770 ;	../SPL/src/stm8s_tim1.c: 185: (uint8_t)TIM1_OCMode);
                                    771 ; genOr
      00022C 1A 06            [ 1]  772 	or	a, (0x06, sp)
                                    773 ; genPointerSet
      00022E C7 52 58         [ 1]  774 	ld	0x5258, a
                           000231   775 	Sstm8s_tim1$TIM1_OC1Init$136 ==.
                                    776 ;	../SPL/src/stm8s_tim1.c: 188: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS1 | TIM1_OISR_OIS1N));
                                    777 ; genPointerGet
      000231 C6 52 6F         [ 1]  778 	ld	a, 0x526f
                                    779 ; genAnd
      000234 A4 FC            [ 1]  780 	and	a, #0xfc
                                    781 ; genPointerSet
      000236 C7 52 6F         [ 1]  782 	ld	0x526f, a
                           000239   783 	Sstm8s_tim1$TIM1_OC1Init$137 ==.
                                    784 ;	../SPL/src/stm8s_tim1.c: 190: TIM1->OISR |= (uint8_t)((uint8_t)( TIM1_OCIdleState & TIM1_OISR_OIS1 ) | 
                                    785 ; genPointerGet
      000239 C6 52 6F         [ 1]  786 	ld	a, 0x526f
      00023C 6B 02            [ 1]  787 	ld	(0x02, sp), a
                                    788 ; genAnd
      00023E 7B 0D            [ 1]  789 	ld	a, (0x0d, sp)
      000240 A4 01            [ 1]  790 	and	a, #0x01
      000242 6B 03            [ 1]  791 	ld	(0x03, sp), a
                           000244   792 	Sstm8s_tim1$TIM1_OC1Init$138 ==.
                                    793 ;	../SPL/src/stm8s_tim1.c: 191: (uint8_t)( TIM1_OCNIdleState & TIM1_OISR_OIS1N ));
                                    794 ; genAnd
      000244 7B 0E            [ 1]  795 	ld	a, (0x0e, sp)
      000246 A4 02            [ 1]  796 	and	a, #0x02
                                    797 ; genOr
      000248 1A 03            [ 1]  798 	or	a, (0x03, sp)
                                    799 ; genOr
      00024A 1A 02            [ 1]  800 	or	a, (0x02, sp)
                                    801 ; genPointerSet
      00024C C7 52 6F         [ 1]  802 	ld	0x526f, a
                           00024F   803 	Sstm8s_tim1$TIM1_OC1Init$139 ==.
                                    804 ;	../SPL/src/stm8s_tim1.c: 194: TIM1->CCR1H = (uint8_t)(TIM1_Pulse >> 8);
                                    805 ; genRightShiftLiteral
      00024F 7B 09            [ 1]  806 	ld	a, (0x09, sp)
      000251 5F               [ 1]  807 	clrw	x
                                    808 ; genCast
                                    809 ; genAssign
                                    810 ; genPointerSet
      000252 C7 52 65         [ 1]  811 	ld	0x5265, a
                           000255   812 	Sstm8s_tim1$TIM1_OC1Init$140 ==.
                                    813 ;	../SPL/src/stm8s_tim1.c: 195: TIM1->CCR1L = (uint8_t)(TIM1_Pulse);
                                    814 ; genCast
                                    815 ; genAssign
      000255 7B 0A            [ 1]  816 	ld	a, (0x0a, sp)
                                    817 ; genPointerSet
      000257 C7 52 66         [ 1]  818 	ld	0x5266, a
                                    819 ; genLabel
      00025A                        820 00101$:
                           00025A   821 	Sstm8s_tim1$TIM1_OC1Init$141 ==.
                                    822 ;	../SPL/src/stm8s_tim1.c: 196: }
                                    823 ; genEndFunction
      00025A 5B 03            [ 2]  824 	addw	sp, #3
                           00025C   825 	Sstm8s_tim1$TIM1_OC1Init$142 ==.
                           00025C   826 	Sstm8s_tim1$TIM1_OC1Init$143 ==.
                           00025C   827 	XG$TIM1_OC1Init$0$0 ==.
      00025C 81               [ 4]  828 	ret
                           00025D   829 	Sstm8s_tim1$TIM1_OC1Init$144 ==.
                           00025D   830 	Sstm8s_tim1$TIM1_OC2Init$145 ==.
                                    831 ;	../SPL/src/stm8s_tim1.c: 217: void TIM1_OC2Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    832 ; genLabel
                                    833 ;	-----------------------------------------
                                    834 ;	 function TIM1_OC2Init
                                    835 ;	-----------------------------------------
                                    836 ;	Register assignment might be sub-optimal.
                                    837 ;	Stack space usage: 3 bytes.
      00025D                        838 _TIM1_OC2Init:
                           00025D   839 	Sstm8s_tim1$TIM1_OC2Init$146 ==.
      00025D 52 03            [ 2]  840 	sub	sp, #3
                           00025F   841 	Sstm8s_tim1$TIM1_OC2Init$147 ==.
                           00025F   842 	Sstm8s_tim1$TIM1_OC2Init$148 ==.
                                    843 ;	../SPL/src/stm8s_tim1.c: 227: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                    844 ; genIfx
      00025F 0D 06            [ 1]  845 	tnz	(0x06, sp)
      000261 26 03            [ 1]  846 	jrne	00240$
      000263 CCr02rA2         [ 2]  847 	jp	00104$
      000266                        848 00240$:
                                    849 ; genCmpEQorNE
      000266 7B 06            [ 1]  850 	ld	a, (0x06, sp)
      000268 A1 10            [ 1]  851 	cp	a, #0x10
      00026A 26 03            [ 1]  852 	jrne	00242$
      00026C CCr02rA2         [ 2]  853 	jp	00104$
      00026F                        854 00242$:
                           00026F   855 	Sstm8s_tim1$TIM1_OC2Init$149 ==.
                                    856 ; skipping generated iCode
                                    857 ; genCmpEQorNE
      00026F 7B 06            [ 1]  858 	ld	a, (0x06, sp)
      000271 A1 20            [ 1]  859 	cp	a, #0x20
      000273 26 03            [ 1]  860 	jrne	00245$
      000275 CCr02rA2         [ 2]  861 	jp	00104$
      000278                        862 00245$:
                           000278   863 	Sstm8s_tim1$TIM1_OC2Init$150 ==.
                                    864 ; skipping generated iCode
                                    865 ; genCmpEQorNE
      000278 7B 06            [ 1]  866 	ld	a, (0x06, sp)
      00027A A1 30            [ 1]  867 	cp	a, #0x30
      00027C 26 03            [ 1]  868 	jrne	00248$
      00027E CCr02rA2         [ 2]  869 	jp	00104$
      000281                        870 00248$:
                           000281   871 	Sstm8s_tim1$TIM1_OC2Init$151 ==.
                                    872 ; skipping generated iCode
                                    873 ; genCmpEQorNE
      000281 7B 06            [ 1]  874 	ld	a, (0x06, sp)
      000283 A1 60            [ 1]  875 	cp	a, #0x60
      000285 26 03            [ 1]  876 	jrne	00251$
      000287 CCr02rA2         [ 2]  877 	jp	00104$
      00028A                        878 00251$:
                           00028A   879 	Sstm8s_tim1$TIM1_OC2Init$152 ==.
                                    880 ; skipping generated iCode
                                    881 ; genCmpEQorNE
      00028A 7B 06            [ 1]  882 	ld	a, (0x06, sp)
      00028C A1 70            [ 1]  883 	cp	a, #0x70
      00028E 26 03            [ 1]  884 	jrne	00254$
      000290 CCr02rA2         [ 2]  885 	jp	00104$
      000293                        886 00254$:
                           000293   887 	Sstm8s_tim1$TIM1_OC2Init$153 ==.
                                    888 ; skipping generated iCode
                                    889 ; skipping iCode since result will be rematerialized
                                    890 ; skipping iCode since result will be rematerialized
                                    891 ; genIPush
      000293 4B E3            [ 1]  892 	push	#0xe3
                           000295   893 	Sstm8s_tim1$TIM1_OC2Init$154 ==.
      000295 5F               [ 1]  894 	clrw	x
      000296 89               [ 2]  895 	pushw	x
                           000297   896 	Sstm8s_tim1$TIM1_OC2Init$155 ==.
      000297 4B 00            [ 1]  897 	push	#0x00
                           000299   898 	Sstm8s_tim1$TIM1_OC2Init$156 ==.
                                    899 ; genIPush
      000299 4Br00            [ 1]  900 	push	#<(___str_0+0)
                           00029B   901 	Sstm8s_tim1$TIM1_OC2Init$157 ==.
      00029B 4Bs00            [ 1]  902 	push	#((___str_0+0) >> 8)
                           00029D   903 	Sstm8s_tim1$TIM1_OC2Init$158 ==.
                                    904 ; genCall
      00029D CDr00r00         [ 4]  905 	call	_assert_failed
      0002A0 5B 06            [ 2]  906 	addw	sp, #6
                           0002A2   907 	Sstm8s_tim1$TIM1_OC2Init$159 ==.
                                    908 ; genLabel
      0002A2                        909 00104$:
                           0002A2   910 	Sstm8s_tim1$TIM1_OC2Init$160 ==.
                                    911 ;	../SPL/src/stm8s_tim1.c: 228: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                    912 ; genIfx
      0002A2 0D 07            [ 1]  913 	tnz	(0x07, sp)
      0002A4 26 03            [ 1]  914 	jrne	00256$
      0002A6 CCr02rC1         [ 2]  915 	jp	00121$
      0002A9                        916 00256$:
                                    917 ; genCmpEQorNE
      0002A9 7B 07            [ 1]  918 	ld	a, (0x07, sp)
      0002AB A1 11            [ 1]  919 	cp	a, #0x11
      0002AD 26 03            [ 1]  920 	jrne	00258$
      0002AF CCr02rC1         [ 2]  921 	jp	00121$
      0002B2                        922 00258$:
                           0002B2   923 	Sstm8s_tim1$TIM1_OC2Init$161 ==.
                                    924 ; skipping generated iCode
                                    925 ; skipping iCode since result will be rematerialized
                                    926 ; skipping iCode since result will be rematerialized
                                    927 ; genIPush
      0002B2 4B E4            [ 1]  928 	push	#0xe4
                           0002B4   929 	Sstm8s_tim1$TIM1_OC2Init$162 ==.
      0002B4 5F               [ 1]  930 	clrw	x
      0002B5 89               [ 2]  931 	pushw	x
                           0002B6   932 	Sstm8s_tim1$TIM1_OC2Init$163 ==.
      0002B6 4B 00            [ 1]  933 	push	#0x00
                           0002B8   934 	Sstm8s_tim1$TIM1_OC2Init$164 ==.
                                    935 ; genIPush
      0002B8 4Br00            [ 1]  936 	push	#<(___str_0+0)
                           0002BA   937 	Sstm8s_tim1$TIM1_OC2Init$165 ==.
      0002BA 4Bs00            [ 1]  938 	push	#((___str_0+0) >> 8)
                           0002BC   939 	Sstm8s_tim1$TIM1_OC2Init$166 ==.
                                    940 ; genCall
      0002BC CDr00r00         [ 4]  941 	call	_assert_failed
      0002BF 5B 06            [ 2]  942 	addw	sp, #6
                           0002C1   943 	Sstm8s_tim1$TIM1_OC2Init$167 ==.
                                    944 ; genLabel
      0002C1                        945 00121$:
                           0002C1   946 	Sstm8s_tim1$TIM1_OC2Init$168 ==.
                                    947 ;	../SPL/src/stm8s_tim1.c: 229: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                    948 ; genIfx
      0002C1 0D 08            [ 1]  949 	tnz	(0x08, sp)
      0002C3 26 03            [ 1]  950 	jrne	00260$
      0002C5 CCr02rE0         [ 2]  951 	jp	00126$
      0002C8                        952 00260$:
                                    953 ; genCmpEQorNE
      0002C8 7B 08            [ 1]  954 	ld	a, (0x08, sp)
      0002CA A1 44            [ 1]  955 	cp	a, #0x44
      0002CC 26 03            [ 1]  956 	jrne	00262$
      0002CE CCr02rE0         [ 2]  957 	jp	00126$
      0002D1                        958 00262$:
                           0002D1   959 	Sstm8s_tim1$TIM1_OC2Init$169 ==.
                                    960 ; skipping generated iCode
                                    961 ; skipping iCode since result will be rematerialized
                                    962 ; skipping iCode since result will be rematerialized
                                    963 ; genIPush
      0002D1 4B E5            [ 1]  964 	push	#0xe5
                           0002D3   965 	Sstm8s_tim1$TIM1_OC2Init$170 ==.
      0002D3 5F               [ 1]  966 	clrw	x
      0002D4 89               [ 2]  967 	pushw	x
                           0002D5   968 	Sstm8s_tim1$TIM1_OC2Init$171 ==.
      0002D5 4B 00            [ 1]  969 	push	#0x00
                           0002D7   970 	Sstm8s_tim1$TIM1_OC2Init$172 ==.
                                    971 ; genIPush
      0002D7 4Br00            [ 1]  972 	push	#<(___str_0+0)
                           0002D9   973 	Sstm8s_tim1$TIM1_OC2Init$173 ==.
      0002D9 4Bs00            [ 1]  974 	push	#((___str_0+0) >> 8)
                           0002DB   975 	Sstm8s_tim1$TIM1_OC2Init$174 ==.
                                    976 ; genCall
      0002DB CDr00r00         [ 4]  977 	call	_assert_failed
      0002DE 5B 06            [ 2]  978 	addw	sp, #6
                           0002E0   979 	Sstm8s_tim1$TIM1_OC2Init$175 ==.
                                    980 ; genLabel
      0002E0                        981 00126$:
                           0002E0   982 	Sstm8s_tim1$TIM1_OC2Init$176 ==.
                                    983 ;	../SPL/src/stm8s_tim1.c: 230: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                    984 ; genIfx
      0002E0 0D 0B            [ 1]  985 	tnz	(0x0b, sp)
      0002E2 26 03            [ 1]  986 	jrne	00264$
      0002E4 CCr02rFF         [ 2]  987 	jp	00131$
      0002E7                        988 00264$:
                                    989 ; genCmpEQorNE
      0002E7 7B 0B            [ 1]  990 	ld	a, (0x0b, sp)
      0002E9 A1 22            [ 1]  991 	cp	a, #0x22
      0002EB 26 03            [ 1]  992 	jrne	00266$
      0002ED CCr02rFF         [ 2]  993 	jp	00131$
      0002F0                        994 00266$:
                           0002F0   995 	Sstm8s_tim1$TIM1_OC2Init$177 ==.
                                    996 ; skipping generated iCode
                                    997 ; skipping iCode since result will be rematerialized
                                    998 ; skipping iCode since result will be rematerialized
                                    999 ; genIPush
      0002F0 4B E6            [ 1] 1000 	push	#0xe6
                           0002F2  1001 	Sstm8s_tim1$TIM1_OC2Init$178 ==.
      0002F2 5F               [ 1] 1002 	clrw	x
      0002F3 89               [ 2] 1003 	pushw	x
                           0002F4  1004 	Sstm8s_tim1$TIM1_OC2Init$179 ==.
      0002F4 4B 00            [ 1] 1005 	push	#0x00
                           0002F6  1006 	Sstm8s_tim1$TIM1_OC2Init$180 ==.
                                   1007 ; genIPush
      0002F6 4Br00            [ 1] 1008 	push	#<(___str_0+0)
                           0002F8  1009 	Sstm8s_tim1$TIM1_OC2Init$181 ==.
      0002F8 4Bs00            [ 1] 1010 	push	#((___str_0+0) >> 8)
                           0002FA  1011 	Sstm8s_tim1$TIM1_OC2Init$182 ==.
                                   1012 ; genCall
      0002FA CDr00r00         [ 4] 1013 	call	_assert_failed
      0002FD 5B 06            [ 2] 1014 	addw	sp, #6
                           0002FF  1015 	Sstm8s_tim1$TIM1_OC2Init$183 ==.
                                   1016 ; genLabel
      0002FF                       1017 00131$:
                           0002FF  1018 	Sstm8s_tim1$TIM1_OC2Init$184 ==.
                                   1019 ;	../SPL/src/stm8s_tim1.c: 231: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   1020 ; genIfx
      0002FF 0D 0C            [ 1] 1021 	tnz	(0x0c, sp)
      000301 26 03            [ 1] 1022 	jrne	00268$
      000303 CCr03r1E         [ 2] 1023 	jp	00136$
      000306                       1024 00268$:
                                   1025 ; genCmpEQorNE
      000306 7B 0C            [ 1] 1026 	ld	a, (0x0c, sp)
      000308 A1 88            [ 1] 1027 	cp	a, #0x88
      00030A 26 03            [ 1] 1028 	jrne	00270$
      00030C CCr03r1E         [ 2] 1029 	jp	00136$
      00030F                       1030 00270$:
                           00030F  1031 	Sstm8s_tim1$TIM1_OC2Init$185 ==.
                                   1032 ; skipping generated iCode
                                   1033 ; skipping iCode since result will be rematerialized
                                   1034 ; skipping iCode since result will be rematerialized
                                   1035 ; genIPush
      00030F 4B E7            [ 1] 1036 	push	#0xe7
                           000311  1037 	Sstm8s_tim1$TIM1_OC2Init$186 ==.
      000311 5F               [ 1] 1038 	clrw	x
      000312 89               [ 2] 1039 	pushw	x
                           000313  1040 	Sstm8s_tim1$TIM1_OC2Init$187 ==.
      000313 4B 00            [ 1] 1041 	push	#0x00
                           000315  1042 	Sstm8s_tim1$TIM1_OC2Init$188 ==.
                                   1043 ; genIPush
      000315 4Br00            [ 1] 1044 	push	#<(___str_0+0)
                           000317  1045 	Sstm8s_tim1$TIM1_OC2Init$189 ==.
      000317 4Bs00            [ 1] 1046 	push	#((___str_0+0) >> 8)
                           000319  1047 	Sstm8s_tim1$TIM1_OC2Init$190 ==.
                                   1048 ; genCall
      000319 CDr00r00         [ 4] 1049 	call	_assert_failed
      00031C 5B 06            [ 2] 1050 	addw	sp, #6
                           00031E  1051 	Sstm8s_tim1$TIM1_OC2Init$191 ==.
                                   1052 ; genLabel
      00031E                       1053 00136$:
                           00031E  1054 	Sstm8s_tim1$TIM1_OC2Init$192 ==.
                                   1055 ;	../SPL/src/stm8s_tim1.c: 232: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1056 ; genCmpEQorNE
      00031E 7B 0D            [ 1] 1057 	ld	a, (0x0d, sp)
      000320 A1 55            [ 1] 1058 	cp	a, #0x55
      000322 26 03            [ 1] 1059 	jrne	00273$
      000324 CCr03r3D         [ 2] 1060 	jp	00141$
      000327                       1061 00273$:
                           000327  1062 	Sstm8s_tim1$TIM1_OC2Init$193 ==.
                                   1063 ; skipping generated iCode
                                   1064 ; genIfx
      000327 0D 0D            [ 1] 1065 	tnz	(0x0d, sp)
      000329 26 03            [ 1] 1066 	jrne	00275$
      00032B CCr03r3D         [ 2] 1067 	jp	00141$
      00032E                       1068 00275$:
                                   1069 ; skipping iCode since result will be rematerialized
                                   1070 ; skipping iCode since result will be rematerialized
                                   1071 ; genIPush
      00032E 4B E8            [ 1] 1072 	push	#0xe8
                           000330  1073 	Sstm8s_tim1$TIM1_OC2Init$194 ==.
      000330 5F               [ 1] 1074 	clrw	x
      000331 89               [ 2] 1075 	pushw	x
                           000332  1076 	Sstm8s_tim1$TIM1_OC2Init$195 ==.
      000332 4B 00            [ 1] 1077 	push	#0x00
                           000334  1078 	Sstm8s_tim1$TIM1_OC2Init$196 ==.
                                   1079 ; genIPush
      000334 4Br00            [ 1] 1080 	push	#<(___str_0+0)
                           000336  1081 	Sstm8s_tim1$TIM1_OC2Init$197 ==.
      000336 4Bs00            [ 1] 1082 	push	#((___str_0+0) >> 8)
                           000338  1083 	Sstm8s_tim1$TIM1_OC2Init$198 ==.
                                   1084 ; genCall
      000338 CDr00r00         [ 4] 1085 	call	_assert_failed
      00033B 5B 06            [ 2] 1086 	addw	sp, #6
                           00033D  1087 	Sstm8s_tim1$TIM1_OC2Init$199 ==.
                                   1088 ; genLabel
      00033D                       1089 00141$:
                           00033D  1090 	Sstm8s_tim1$TIM1_OC2Init$200 ==.
                                   1091 ;	../SPL/src/stm8s_tim1.c: 233: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                   1092 ; genCmpEQorNE
      00033D 7B 0E            [ 1] 1093 	ld	a, (0x0e, sp)
      00033F A1 2A            [ 1] 1094 	cp	a, #0x2a
      000341 26 03            [ 1] 1095 	jrne	00277$
      000343 CCr03r5C         [ 2] 1096 	jp	00146$
      000346                       1097 00277$:
                           000346  1098 	Sstm8s_tim1$TIM1_OC2Init$201 ==.
                                   1099 ; skipping generated iCode
                                   1100 ; genIfx
      000346 0D 0E            [ 1] 1101 	tnz	(0x0e, sp)
      000348 26 03            [ 1] 1102 	jrne	00279$
      00034A CCr03r5C         [ 2] 1103 	jp	00146$
      00034D                       1104 00279$:
                                   1105 ; skipping iCode since result will be rematerialized
                                   1106 ; skipping iCode since result will be rematerialized
                                   1107 ; genIPush
      00034D 4B E9            [ 1] 1108 	push	#0xe9
                           00034F  1109 	Sstm8s_tim1$TIM1_OC2Init$202 ==.
      00034F 5F               [ 1] 1110 	clrw	x
      000350 89               [ 2] 1111 	pushw	x
                           000351  1112 	Sstm8s_tim1$TIM1_OC2Init$203 ==.
      000351 4B 00            [ 1] 1113 	push	#0x00
                           000353  1114 	Sstm8s_tim1$TIM1_OC2Init$204 ==.
                                   1115 ; genIPush
      000353 4Br00            [ 1] 1116 	push	#<(___str_0+0)
                           000355  1117 	Sstm8s_tim1$TIM1_OC2Init$205 ==.
      000355 4Bs00            [ 1] 1118 	push	#((___str_0+0) >> 8)
                           000357  1119 	Sstm8s_tim1$TIM1_OC2Init$206 ==.
                                   1120 ; genCall
      000357 CDr00r00         [ 4] 1121 	call	_assert_failed
      00035A 5B 06            [ 2] 1122 	addw	sp, #6
                           00035C  1123 	Sstm8s_tim1$TIM1_OC2Init$207 ==.
                                   1124 ; genLabel
      00035C                       1125 00146$:
                           00035C  1126 	Sstm8s_tim1$TIM1_OC2Init$208 ==.
                                   1127 ;	../SPL/src/stm8s_tim1.c: 237: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC2E | TIM1_CCER1_CC2NE | 
                                   1128 ; genPointerGet
      00035C C6 52 5C         [ 1] 1129 	ld	a, 0x525c
                                   1130 ; genAnd
      00035F A4 0F            [ 1] 1131 	and	a, #0x0f
                                   1132 ; genPointerSet
      000361 C7 52 5C         [ 1] 1133 	ld	0x525c, a
                           000364  1134 	Sstm8s_tim1$TIM1_OC2Init$209 ==.
                                   1135 ;	../SPL/src/stm8s_tim1.c: 242: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC2E  ) | 
                                   1136 ; genPointerGet
      000364 C6 52 5C         [ 1] 1137 	ld	a, 0x525c
      000367 6B 01            [ 1] 1138 	ld	(0x01, sp), a
                                   1139 ; genAnd
      000369 7B 07            [ 1] 1140 	ld	a, (0x07, sp)
      00036B A4 10            [ 1] 1141 	and	a, #0x10
      00036D 6B 03            [ 1] 1142 	ld	(0x03, sp), a
                           00036F  1143 	Sstm8s_tim1$TIM1_OC2Init$210 ==.
                                   1144 ;	../SPL/src/stm8s_tim1.c: 243: (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC2NE )) | 
                                   1145 ; genAnd
      00036F 7B 08            [ 1] 1146 	ld	a, (0x08, sp)
      000371 A4 40            [ 1] 1147 	and	a, #0x40
                                   1148 ; genOr
      000373 1A 03            [ 1] 1149 	or	a, (0x03, sp)
      000375 6B 02            [ 1] 1150 	ld	(0x02, sp), a
                           000377  1151 	Sstm8s_tim1$TIM1_OC2Init$211 ==.
                                   1152 ;	../SPL/src/stm8s_tim1.c: 244: (uint8_t)((uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC2P  ) | 
                                   1153 ; genAnd
      000377 7B 0B            [ 1] 1154 	ld	a, (0x0b, sp)
      000379 A4 20            [ 1] 1155 	and	a, #0x20
      00037B 6B 03            [ 1] 1156 	ld	(0x03, sp), a
                           00037D  1157 	Sstm8s_tim1$TIM1_OC2Init$212 ==.
                                   1158 ;	../SPL/src/stm8s_tim1.c: 245: (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC2NP )));
                                   1159 ; genAnd
      00037D 7B 0C            [ 1] 1160 	ld	a, (0x0c, sp)
      00037F A4 80            [ 1] 1161 	and	a, #0x80
                                   1162 ; genOr
      000381 1A 03            [ 1] 1163 	or	a, (0x03, sp)
                                   1164 ; genOr
      000383 1A 02            [ 1] 1165 	or	a, (0x02, sp)
                                   1166 ; genOr
      000385 1A 01            [ 1] 1167 	or	a, (0x01, sp)
                                   1168 ; genPointerSet
      000387 C7 52 5C         [ 1] 1169 	ld	0x525c, a
                           00038A  1170 	Sstm8s_tim1$TIM1_OC2Init$213 ==.
                                   1171 ;	../SPL/src/stm8s_tim1.c: 248: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1172 ; genPointerGet
      00038A C6 52 59         [ 1] 1173 	ld	a, 0x5259
                                   1174 ; genAnd
      00038D A4 8F            [ 1] 1175 	and	a, #0x8f
                           00038F  1176 	Sstm8s_tim1$TIM1_OC2Init$214 ==.
                                   1177 ;	../SPL/src/stm8s_tim1.c: 249: (uint8_t)TIM1_OCMode);
                                   1178 ; genOr
      00038F 1A 06            [ 1] 1179 	or	a, (0x06, sp)
                                   1180 ; genPointerSet
      000391 C7 52 59         [ 1] 1181 	ld	0x5259, a
                           000394  1182 	Sstm8s_tim1$TIM1_OC2Init$215 ==.
                                   1183 ;	../SPL/src/stm8s_tim1.c: 252: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS2 | TIM1_OISR_OIS2N));
                                   1184 ; genPointerGet
      000394 C6 52 6F         [ 1] 1185 	ld	a, 0x526f
                                   1186 ; genAnd
      000397 A4 F3            [ 1] 1187 	and	a, #0xf3
                                   1188 ; genPointerSet
      000399 C7 52 6F         [ 1] 1189 	ld	0x526f, a
                           00039C  1190 	Sstm8s_tim1$TIM1_OC2Init$216 ==.
                                   1191 ;	../SPL/src/stm8s_tim1.c: 254: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS2 & TIM1_OCIdleState) | 
                                   1192 ; genPointerGet
      00039C C6 52 6F         [ 1] 1193 	ld	a, 0x526f
      00039F 6B 02            [ 1] 1194 	ld	(0x02, sp), a
                                   1195 ; genAnd
      0003A1 7B 0D            [ 1] 1196 	ld	a, (0x0d, sp)
      0003A3 A4 04            [ 1] 1197 	and	a, #0x04
      0003A5 6B 03            [ 1] 1198 	ld	(0x03, sp), a
                           0003A7  1199 	Sstm8s_tim1$TIM1_OC2Init$217 ==.
                                   1200 ;	../SPL/src/stm8s_tim1.c: 255: (uint8_t)(TIM1_OISR_OIS2N & TIM1_OCNIdleState));
                                   1201 ; genAnd
      0003A7 7B 0E            [ 1] 1202 	ld	a, (0x0e, sp)
      0003A9 A4 08            [ 1] 1203 	and	a, #0x08
                                   1204 ; genOr
      0003AB 1A 03            [ 1] 1205 	or	a, (0x03, sp)
                                   1206 ; genOr
      0003AD 1A 02            [ 1] 1207 	or	a, (0x02, sp)
                                   1208 ; genPointerSet
      0003AF C7 52 6F         [ 1] 1209 	ld	0x526f, a
                           0003B2  1210 	Sstm8s_tim1$TIM1_OC2Init$218 ==.
                                   1211 ;	../SPL/src/stm8s_tim1.c: 258: TIM1->CCR2H = (uint8_t)(TIM1_Pulse >> 8);
                                   1212 ; genRightShiftLiteral
      0003B2 7B 09            [ 1] 1213 	ld	a, (0x09, sp)
      0003B4 5F               [ 1] 1214 	clrw	x
                                   1215 ; genCast
                                   1216 ; genAssign
                                   1217 ; genPointerSet
      0003B5 C7 52 67         [ 1] 1218 	ld	0x5267, a
                           0003B8  1219 	Sstm8s_tim1$TIM1_OC2Init$219 ==.
                                   1220 ;	../SPL/src/stm8s_tim1.c: 259: TIM1->CCR2L = (uint8_t)(TIM1_Pulse);
                                   1221 ; genCast
                                   1222 ; genAssign
      0003B8 7B 0A            [ 1] 1223 	ld	a, (0x0a, sp)
                                   1224 ; genPointerSet
      0003BA C7 52 68         [ 1] 1225 	ld	0x5268, a
                                   1226 ; genLabel
      0003BD                       1227 00101$:
                           0003BD  1228 	Sstm8s_tim1$TIM1_OC2Init$220 ==.
                                   1229 ;	../SPL/src/stm8s_tim1.c: 260: }
                                   1230 ; genEndFunction
      0003BD 5B 03            [ 2] 1231 	addw	sp, #3
                           0003BF  1232 	Sstm8s_tim1$TIM1_OC2Init$221 ==.
                           0003BF  1233 	Sstm8s_tim1$TIM1_OC2Init$222 ==.
                           0003BF  1234 	XG$TIM1_OC2Init$0$0 ==.
      0003BF 81               [ 4] 1235 	ret
                           0003C0  1236 	Sstm8s_tim1$TIM1_OC2Init$223 ==.
                           0003C0  1237 	Sstm8s_tim1$TIM1_OC3Init$224 ==.
                                   1238 ;	../SPL/src/stm8s_tim1.c: 281: void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                   1239 ; genLabel
                                   1240 ;	-----------------------------------------
                                   1241 ;	 function TIM1_OC3Init
                                   1242 ;	-----------------------------------------
                                   1243 ;	Register assignment might be sub-optimal.
                                   1244 ;	Stack space usage: 3 bytes.
      0003C0                       1245 _TIM1_OC3Init:
                           0003C0  1246 	Sstm8s_tim1$TIM1_OC3Init$225 ==.
      0003C0 52 03            [ 2] 1247 	sub	sp, #3
                           0003C2  1248 	Sstm8s_tim1$TIM1_OC3Init$226 ==.
                           0003C2  1249 	Sstm8s_tim1$TIM1_OC3Init$227 ==.
                                   1250 ;	../SPL/src/stm8s_tim1.c: 291: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                   1251 ; genIfx
      0003C2 0D 06            [ 1] 1252 	tnz	(0x06, sp)
      0003C4 26 03            [ 1] 1253 	jrne	00240$
      0003C6 CCr04r05         [ 2] 1254 	jp	00104$
      0003C9                       1255 00240$:
                                   1256 ; genCmpEQorNE
      0003C9 7B 06            [ 1] 1257 	ld	a, (0x06, sp)
      0003CB A1 10            [ 1] 1258 	cp	a, #0x10
      0003CD 26 03            [ 1] 1259 	jrne	00242$
      0003CF CCr04r05         [ 2] 1260 	jp	00104$
      0003D2                       1261 00242$:
                           0003D2  1262 	Sstm8s_tim1$TIM1_OC3Init$228 ==.
                                   1263 ; skipping generated iCode
                                   1264 ; genCmpEQorNE
      0003D2 7B 06            [ 1] 1265 	ld	a, (0x06, sp)
      0003D4 A1 20            [ 1] 1266 	cp	a, #0x20
      0003D6 26 03            [ 1] 1267 	jrne	00245$
      0003D8 CCr04r05         [ 2] 1268 	jp	00104$
      0003DB                       1269 00245$:
                           0003DB  1270 	Sstm8s_tim1$TIM1_OC3Init$229 ==.
                                   1271 ; skipping generated iCode
                                   1272 ; genCmpEQorNE
      0003DB 7B 06            [ 1] 1273 	ld	a, (0x06, sp)
      0003DD A1 30            [ 1] 1274 	cp	a, #0x30
      0003DF 26 03            [ 1] 1275 	jrne	00248$
      0003E1 CCr04r05         [ 2] 1276 	jp	00104$
      0003E4                       1277 00248$:
                           0003E4  1278 	Sstm8s_tim1$TIM1_OC3Init$230 ==.
                                   1279 ; skipping generated iCode
                                   1280 ; genCmpEQorNE
      0003E4 7B 06            [ 1] 1281 	ld	a, (0x06, sp)
      0003E6 A1 60            [ 1] 1282 	cp	a, #0x60
      0003E8 26 03            [ 1] 1283 	jrne	00251$
      0003EA CCr04r05         [ 2] 1284 	jp	00104$
      0003ED                       1285 00251$:
                           0003ED  1286 	Sstm8s_tim1$TIM1_OC3Init$231 ==.
                                   1287 ; skipping generated iCode
                                   1288 ; genCmpEQorNE
      0003ED 7B 06            [ 1] 1289 	ld	a, (0x06, sp)
      0003EF A1 70            [ 1] 1290 	cp	a, #0x70
      0003F1 26 03            [ 1] 1291 	jrne	00254$
      0003F3 CCr04r05         [ 2] 1292 	jp	00104$
      0003F6                       1293 00254$:
                           0003F6  1294 	Sstm8s_tim1$TIM1_OC3Init$232 ==.
                                   1295 ; skipping generated iCode
                                   1296 ; skipping iCode since result will be rematerialized
                                   1297 ; skipping iCode since result will be rematerialized
                                   1298 ; genIPush
      0003F6 4B 23            [ 1] 1299 	push	#0x23
                           0003F8  1300 	Sstm8s_tim1$TIM1_OC3Init$233 ==.
      0003F8 4B 01            [ 1] 1301 	push	#0x01
                           0003FA  1302 	Sstm8s_tim1$TIM1_OC3Init$234 ==.
      0003FA 5F               [ 1] 1303 	clrw	x
      0003FB 89               [ 2] 1304 	pushw	x
                           0003FC  1305 	Sstm8s_tim1$TIM1_OC3Init$235 ==.
                                   1306 ; genIPush
      0003FC 4Br00            [ 1] 1307 	push	#<(___str_0+0)
                           0003FE  1308 	Sstm8s_tim1$TIM1_OC3Init$236 ==.
      0003FE 4Bs00            [ 1] 1309 	push	#((___str_0+0) >> 8)
                           000400  1310 	Sstm8s_tim1$TIM1_OC3Init$237 ==.
                                   1311 ; genCall
      000400 CDr00r00         [ 4] 1312 	call	_assert_failed
      000403 5B 06            [ 2] 1313 	addw	sp, #6
                           000405  1314 	Sstm8s_tim1$TIM1_OC3Init$238 ==.
                                   1315 ; genLabel
      000405                       1316 00104$:
                           000405  1317 	Sstm8s_tim1$TIM1_OC3Init$239 ==.
                                   1318 ;	../SPL/src/stm8s_tim1.c: 292: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                   1319 ; genIfx
      000405 0D 07            [ 1] 1320 	tnz	(0x07, sp)
      000407 26 03            [ 1] 1321 	jrne	00256$
      000409 CCr04r24         [ 2] 1322 	jp	00121$
      00040C                       1323 00256$:
                                   1324 ; genCmpEQorNE
      00040C 7B 07            [ 1] 1325 	ld	a, (0x07, sp)
      00040E A1 11            [ 1] 1326 	cp	a, #0x11
      000410 26 03            [ 1] 1327 	jrne	00258$
      000412 CCr04r24         [ 2] 1328 	jp	00121$
      000415                       1329 00258$:
                           000415  1330 	Sstm8s_tim1$TIM1_OC3Init$240 ==.
                                   1331 ; skipping generated iCode
                                   1332 ; skipping iCode since result will be rematerialized
                                   1333 ; skipping iCode since result will be rematerialized
                                   1334 ; genIPush
      000415 4B 24            [ 1] 1335 	push	#0x24
                           000417  1336 	Sstm8s_tim1$TIM1_OC3Init$241 ==.
      000417 4B 01            [ 1] 1337 	push	#0x01
                           000419  1338 	Sstm8s_tim1$TIM1_OC3Init$242 ==.
      000419 5F               [ 1] 1339 	clrw	x
      00041A 89               [ 2] 1340 	pushw	x
                           00041B  1341 	Sstm8s_tim1$TIM1_OC3Init$243 ==.
                                   1342 ; genIPush
      00041B 4Br00            [ 1] 1343 	push	#<(___str_0+0)
                           00041D  1344 	Sstm8s_tim1$TIM1_OC3Init$244 ==.
      00041D 4Bs00            [ 1] 1345 	push	#((___str_0+0) >> 8)
                           00041F  1346 	Sstm8s_tim1$TIM1_OC3Init$245 ==.
                                   1347 ; genCall
      00041F CDr00r00         [ 4] 1348 	call	_assert_failed
      000422 5B 06            [ 2] 1349 	addw	sp, #6
                           000424  1350 	Sstm8s_tim1$TIM1_OC3Init$246 ==.
                                   1351 ; genLabel
      000424                       1352 00121$:
                           000424  1353 	Sstm8s_tim1$TIM1_OC3Init$247 ==.
                                   1354 ;	../SPL/src/stm8s_tim1.c: 293: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                   1355 ; genIfx
      000424 0D 08            [ 1] 1356 	tnz	(0x08, sp)
      000426 26 03            [ 1] 1357 	jrne	00260$
      000428 CCr04r43         [ 2] 1358 	jp	00126$
      00042B                       1359 00260$:
                                   1360 ; genCmpEQorNE
      00042B 7B 08            [ 1] 1361 	ld	a, (0x08, sp)
      00042D A1 44            [ 1] 1362 	cp	a, #0x44
      00042F 26 03            [ 1] 1363 	jrne	00262$
      000431 CCr04r43         [ 2] 1364 	jp	00126$
      000434                       1365 00262$:
                           000434  1366 	Sstm8s_tim1$TIM1_OC3Init$248 ==.
                                   1367 ; skipping generated iCode
                                   1368 ; skipping iCode since result will be rematerialized
                                   1369 ; skipping iCode since result will be rematerialized
                                   1370 ; genIPush
      000434 4B 25            [ 1] 1371 	push	#0x25
                           000436  1372 	Sstm8s_tim1$TIM1_OC3Init$249 ==.
      000436 4B 01            [ 1] 1373 	push	#0x01
                           000438  1374 	Sstm8s_tim1$TIM1_OC3Init$250 ==.
      000438 5F               [ 1] 1375 	clrw	x
      000439 89               [ 2] 1376 	pushw	x
                           00043A  1377 	Sstm8s_tim1$TIM1_OC3Init$251 ==.
                                   1378 ; genIPush
      00043A 4Br00            [ 1] 1379 	push	#<(___str_0+0)
                           00043C  1380 	Sstm8s_tim1$TIM1_OC3Init$252 ==.
      00043C 4Bs00            [ 1] 1381 	push	#((___str_0+0) >> 8)
                           00043E  1382 	Sstm8s_tim1$TIM1_OC3Init$253 ==.
                                   1383 ; genCall
      00043E CDr00r00         [ 4] 1384 	call	_assert_failed
      000441 5B 06            [ 2] 1385 	addw	sp, #6
                           000443  1386 	Sstm8s_tim1$TIM1_OC3Init$254 ==.
                                   1387 ; genLabel
      000443                       1388 00126$:
                           000443  1389 	Sstm8s_tim1$TIM1_OC3Init$255 ==.
                                   1390 ;	../SPL/src/stm8s_tim1.c: 294: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   1391 ; genIfx
      000443 0D 0B            [ 1] 1392 	tnz	(0x0b, sp)
      000445 26 03            [ 1] 1393 	jrne	00264$
      000447 CCr04r62         [ 2] 1394 	jp	00131$
      00044A                       1395 00264$:
                                   1396 ; genCmpEQorNE
      00044A 7B 0B            [ 1] 1397 	ld	a, (0x0b, sp)
      00044C A1 22            [ 1] 1398 	cp	a, #0x22
      00044E 26 03            [ 1] 1399 	jrne	00266$
      000450 CCr04r62         [ 2] 1400 	jp	00131$
      000453                       1401 00266$:
                           000453  1402 	Sstm8s_tim1$TIM1_OC3Init$256 ==.
                                   1403 ; skipping generated iCode
                                   1404 ; skipping iCode since result will be rematerialized
                                   1405 ; skipping iCode since result will be rematerialized
                                   1406 ; genIPush
      000453 4B 26            [ 1] 1407 	push	#0x26
                           000455  1408 	Sstm8s_tim1$TIM1_OC3Init$257 ==.
      000455 4B 01            [ 1] 1409 	push	#0x01
                           000457  1410 	Sstm8s_tim1$TIM1_OC3Init$258 ==.
      000457 5F               [ 1] 1411 	clrw	x
      000458 89               [ 2] 1412 	pushw	x
                           000459  1413 	Sstm8s_tim1$TIM1_OC3Init$259 ==.
                                   1414 ; genIPush
      000459 4Br00            [ 1] 1415 	push	#<(___str_0+0)
                           00045B  1416 	Sstm8s_tim1$TIM1_OC3Init$260 ==.
      00045B 4Bs00            [ 1] 1417 	push	#((___str_0+0) >> 8)
                           00045D  1418 	Sstm8s_tim1$TIM1_OC3Init$261 ==.
                                   1419 ; genCall
      00045D CDr00r00         [ 4] 1420 	call	_assert_failed
      000460 5B 06            [ 2] 1421 	addw	sp, #6
                           000462  1422 	Sstm8s_tim1$TIM1_OC3Init$262 ==.
                                   1423 ; genLabel
      000462                       1424 00131$:
                           000462  1425 	Sstm8s_tim1$TIM1_OC3Init$263 ==.
                                   1426 ;	../SPL/src/stm8s_tim1.c: 295: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   1427 ; genIfx
      000462 0D 0C            [ 1] 1428 	tnz	(0x0c, sp)
      000464 26 03            [ 1] 1429 	jrne	00268$
      000466 CCr04r81         [ 2] 1430 	jp	00136$
      000469                       1431 00268$:
                                   1432 ; genCmpEQorNE
      000469 7B 0C            [ 1] 1433 	ld	a, (0x0c, sp)
      00046B A1 88            [ 1] 1434 	cp	a, #0x88
      00046D 26 03            [ 1] 1435 	jrne	00270$
      00046F CCr04r81         [ 2] 1436 	jp	00136$
      000472                       1437 00270$:
                           000472  1438 	Sstm8s_tim1$TIM1_OC3Init$264 ==.
                                   1439 ; skipping generated iCode
                                   1440 ; skipping iCode since result will be rematerialized
                                   1441 ; skipping iCode since result will be rematerialized
                                   1442 ; genIPush
      000472 4B 27            [ 1] 1443 	push	#0x27
                           000474  1444 	Sstm8s_tim1$TIM1_OC3Init$265 ==.
      000474 4B 01            [ 1] 1445 	push	#0x01
                           000476  1446 	Sstm8s_tim1$TIM1_OC3Init$266 ==.
      000476 5F               [ 1] 1447 	clrw	x
      000477 89               [ 2] 1448 	pushw	x
                           000478  1449 	Sstm8s_tim1$TIM1_OC3Init$267 ==.
                                   1450 ; genIPush
      000478 4Br00            [ 1] 1451 	push	#<(___str_0+0)
                           00047A  1452 	Sstm8s_tim1$TIM1_OC3Init$268 ==.
      00047A 4Bs00            [ 1] 1453 	push	#((___str_0+0) >> 8)
                           00047C  1454 	Sstm8s_tim1$TIM1_OC3Init$269 ==.
                                   1455 ; genCall
      00047C CDr00r00         [ 4] 1456 	call	_assert_failed
      00047F 5B 06            [ 2] 1457 	addw	sp, #6
                           000481  1458 	Sstm8s_tim1$TIM1_OC3Init$270 ==.
                                   1459 ; genLabel
      000481                       1460 00136$:
                           000481  1461 	Sstm8s_tim1$TIM1_OC3Init$271 ==.
                                   1462 ;	../SPL/src/stm8s_tim1.c: 296: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1463 ; genCmpEQorNE
      000481 7B 0D            [ 1] 1464 	ld	a, (0x0d, sp)
      000483 A1 55            [ 1] 1465 	cp	a, #0x55
      000485 26 03            [ 1] 1466 	jrne	00273$
      000487 CCr04rA0         [ 2] 1467 	jp	00141$
      00048A                       1468 00273$:
                           00048A  1469 	Sstm8s_tim1$TIM1_OC3Init$272 ==.
                                   1470 ; skipping generated iCode
                                   1471 ; genIfx
      00048A 0D 0D            [ 1] 1472 	tnz	(0x0d, sp)
      00048C 26 03            [ 1] 1473 	jrne	00275$
      00048E CCr04rA0         [ 2] 1474 	jp	00141$
      000491                       1475 00275$:
                                   1476 ; skipping iCode since result will be rematerialized
                                   1477 ; skipping iCode since result will be rematerialized
                                   1478 ; genIPush
      000491 4B 28            [ 1] 1479 	push	#0x28
                           000493  1480 	Sstm8s_tim1$TIM1_OC3Init$273 ==.
      000493 4B 01            [ 1] 1481 	push	#0x01
                           000495  1482 	Sstm8s_tim1$TIM1_OC3Init$274 ==.
      000495 5F               [ 1] 1483 	clrw	x
      000496 89               [ 2] 1484 	pushw	x
                           000497  1485 	Sstm8s_tim1$TIM1_OC3Init$275 ==.
                                   1486 ; genIPush
      000497 4Br00            [ 1] 1487 	push	#<(___str_0+0)
                           000499  1488 	Sstm8s_tim1$TIM1_OC3Init$276 ==.
      000499 4Bs00            [ 1] 1489 	push	#((___str_0+0) >> 8)
                           00049B  1490 	Sstm8s_tim1$TIM1_OC3Init$277 ==.
                                   1491 ; genCall
      00049B CDr00r00         [ 4] 1492 	call	_assert_failed
      00049E 5B 06            [ 2] 1493 	addw	sp, #6
                           0004A0  1494 	Sstm8s_tim1$TIM1_OC3Init$278 ==.
                                   1495 ; genLabel
      0004A0                       1496 00141$:
                           0004A0  1497 	Sstm8s_tim1$TIM1_OC3Init$279 ==.
                                   1498 ;	../SPL/src/stm8s_tim1.c: 297: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                   1499 ; genCmpEQorNE
      0004A0 7B 0E            [ 1] 1500 	ld	a, (0x0e, sp)
      0004A2 A1 2A            [ 1] 1501 	cp	a, #0x2a
      0004A4 26 03            [ 1] 1502 	jrne	00277$
      0004A6 CCr04rBF         [ 2] 1503 	jp	00146$
      0004A9                       1504 00277$:
                           0004A9  1505 	Sstm8s_tim1$TIM1_OC3Init$280 ==.
                                   1506 ; skipping generated iCode
                                   1507 ; genIfx
      0004A9 0D 0E            [ 1] 1508 	tnz	(0x0e, sp)
      0004AB 26 03            [ 1] 1509 	jrne	00279$
      0004AD CCr04rBF         [ 2] 1510 	jp	00146$
      0004B0                       1511 00279$:
                                   1512 ; skipping iCode since result will be rematerialized
                                   1513 ; skipping iCode since result will be rematerialized
                                   1514 ; genIPush
      0004B0 4B 29            [ 1] 1515 	push	#0x29
                           0004B2  1516 	Sstm8s_tim1$TIM1_OC3Init$281 ==.
      0004B2 4B 01            [ 1] 1517 	push	#0x01
                           0004B4  1518 	Sstm8s_tim1$TIM1_OC3Init$282 ==.
      0004B4 5F               [ 1] 1519 	clrw	x
      0004B5 89               [ 2] 1520 	pushw	x
                           0004B6  1521 	Sstm8s_tim1$TIM1_OC3Init$283 ==.
                                   1522 ; genIPush
      0004B6 4Br00            [ 1] 1523 	push	#<(___str_0+0)
                           0004B8  1524 	Sstm8s_tim1$TIM1_OC3Init$284 ==.
      0004B8 4Bs00            [ 1] 1525 	push	#((___str_0+0) >> 8)
                           0004BA  1526 	Sstm8s_tim1$TIM1_OC3Init$285 ==.
                                   1527 ; genCall
      0004BA CDr00r00         [ 4] 1528 	call	_assert_failed
      0004BD 5B 06            [ 2] 1529 	addw	sp, #6
                           0004BF  1530 	Sstm8s_tim1$TIM1_OC3Init$286 ==.
                                   1531 ; genLabel
      0004BF                       1532 00146$:
                           0004BF  1533 	Sstm8s_tim1$TIM1_OC3Init$287 ==.
                                   1534 ;	../SPL/src/stm8s_tim1.c: 301: TIM1->CCER2 &= (uint8_t)(~( TIM1_CCER2_CC3E | TIM1_CCER2_CC3NE | 
                                   1535 ; genPointerGet
      0004BF C6 52 5D         [ 1] 1536 	ld	a, 0x525d
                                   1537 ; genAnd
      0004C2 A4 F0            [ 1] 1538 	and	a, #0xf0
                                   1539 ; genPointerSet
      0004C4 C7 52 5D         [ 1] 1540 	ld	0x525d, a
                           0004C7  1541 	Sstm8s_tim1$TIM1_OC3Init$288 ==.
                                   1542 ;	../SPL/src/stm8s_tim1.c: 305: TIM1->CCER2 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState  & TIM1_CCER2_CC3E   ) |
                                   1543 ; genPointerGet
      0004C7 C6 52 5D         [ 1] 1544 	ld	a, 0x525d
      0004CA 6B 01            [ 1] 1545 	ld	(0x01, sp), a
                                   1546 ; genAnd
      0004CC 7B 07            [ 1] 1547 	ld	a, (0x07, sp)
      0004CE A4 01            [ 1] 1548 	and	a, #0x01
      0004D0 6B 03            [ 1] 1549 	ld	(0x03, sp), a
                           0004D2  1550 	Sstm8s_tim1$TIM1_OC3Init$289 ==.
                                   1551 ;	../SPL/src/stm8s_tim1.c: 306: (uint8_t)(TIM1_OutputNState & TIM1_CCER2_CC3NE  )) | 
                                   1552 ; genAnd
      0004D2 7B 08            [ 1] 1553 	ld	a, (0x08, sp)
      0004D4 A4 04            [ 1] 1554 	and	a, #0x04
                                   1555 ; genOr
      0004D6 1A 03            [ 1] 1556 	or	a, (0x03, sp)
      0004D8 6B 02            [ 1] 1557 	ld	(0x02, sp), a
                           0004DA  1558 	Sstm8s_tim1$TIM1_OC3Init$290 ==.
                                   1559 ;	../SPL/src/stm8s_tim1.c: 307: (uint8_t)((uint8_t)(TIM1_OCPolarity   & TIM1_CCER2_CC3P   ) | 
                                   1560 ; genAnd
      0004DA 7B 0B            [ 1] 1561 	ld	a, (0x0b, sp)
      0004DC A4 02            [ 1] 1562 	and	a, #0x02
      0004DE 6B 03            [ 1] 1563 	ld	(0x03, sp), a
                           0004E0  1564 	Sstm8s_tim1$TIM1_OC3Init$291 ==.
                                   1565 ;	../SPL/src/stm8s_tim1.c: 308: (uint8_t)(TIM1_OCNPolarity  & TIM1_CCER2_CC3NP  )));
                                   1566 ; genAnd
      0004E0 7B 0C            [ 1] 1567 	ld	a, (0x0c, sp)
      0004E2 A4 08            [ 1] 1568 	and	a, #0x08
                                   1569 ; genOr
      0004E4 1A 03            [ 1] 1570 	or	a, (0x03, sp)
                                   1571 ; genOr
      0004E6 1A 02            [ 1] 1572 	or	a, (0x02, sp)
                                   1573 ; genOr
      0004E8 1A 01            [ 1] 1574 	or	a, (0x01, sp)
                                   1575 ; genPointerSet
      0004EA C7 52 5D         [ 1] 1576 	ld	0x525d, a
                           0004ED  1577 	Sstm8s_tim1$TIM1_OC3Init$292 ==.
                                   1578 ;	../SPL/src/stm8s_tim1.c: 311: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1579 ; genPointerGet
      0004ED C6 52 5A         [ 1] 1580 	ld	a, 0x525a
                                   1581 ; genAnd
      0004F0 A4 8F            [ 1] 1582 	and	a, #0x8f
                           0004F2  1583 	Sstm8s_tim1$TIM1_OC3Init$293 ==.
                                   1584 ;	../SPL/src/stm8s_tim1.c: 312: (uint8_t)TIM1_OCMode);
                                   1585 ; genOr
      0004F2 1A 06            [ 1] 1586 	or	a, (0x06, sp)
                                   1587 ; genPointerSet
      0004F4 C7 52 5A         [ 1] 1588 	ld	0x525a, a
                           0004F7  1589 	Sstm8s_tim1$TIM1_OC3Init$294 ==.
                                   1590 ;	../SPL/src/stm8s_tim1.c: 315: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS3 | TIM1_OISR_OIS3N));
                                   1591 ; genPointerGet
      0004F7 C6 52 6F         [ 1] 1592 	ld	a, 0x526f
                                   1593 ; genAnd
      0004FA A4 CF            [ 1] 1594 	and	a, #0xcf
                                   1595 ; genPointerSet
      0004FC C7 52 6F         [ 1] 1596 	ld	0x526f, a
                           0004FF  1597 	Sstm8s_tim1$TIM1_OC3Init$295 ==.
                                   1598 ;	../SPL/src/stm8s_tim1.c: 317: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS3 & TIM1_OCIdleState) | 
                                   1599 ; genPointerGet
      0004FF C6 52 6F         [ 1] 1600 	ld	a, 0x526f
      000502 6B 02            [ 1] 1601 	ld	(0x02, sp), a
                                   1602 ; genAnd
      000504 7B 0D            [ 1] 1603 	ld	a, (0x0d, sp)
      000506 A4 10            [ 1] 1604 	and	a, #0x10
      000508 6B 03            [ 1] 1605 	ld	(0x03, sp), a
                           00050A  1606 	Sstm8s_tim1$TIM1_OC3Init$296 ==.
                                   1607 ;	../SPL/src/stm8s_tim1.c: 318: (uint8_t)(TIM1_OISR_OIS3N & TIM1_OCNIdleState));
                                   1608 ; genAnd
      00050A 7B 0E            [ 1] 1609 	ld	a, (0x0e, sp)
      00050C A4 20            [ 1] 1610 	and	a, #0x20
                                   1611 ; genOr
      00050E 1A 03            [ 1] 1612 	or	a, (0x03, sp)
                                   1613 ; genOr
      000510 1A 02            [ 1] 1614 	or	a, (0x02, sp)
                                   1615 ; genPointerSet
      000512 C7 52 6F         [ 1] 1616 	ld	0x526f, a
                           000515  1617 	Sstm8s_tim1$TIM1_OC3Init$297 ==.
                                   1618 ;	../SPL/src/stm8s_tim1.c: 321: TIM1->CCR3H = (uint8_t)(TIM1_Pulse >> 8);
                                   1619 ; genRightShiftLiteral
      000515 7B 09            [ 1] 1620 	ld	a, (0x09, sp)
      000517 5F               [ 1] 1621 	clrw	x
                                   1622 ; genCast
                                   1623 ; genAssign
                                   1624 ; genPointerSet
      000518 C7 52 69         [ 1] 1625 	ld	0x5269, a
                           00051B  1626 	Sstm8s_tim1$TIM1_OC3Init$298 ==.
                                   1627 ;	../SPL/src/stm8s_tim1.c: 322: TIM1->CCR3L = (uint8_t)(TIM1_Pulse);
                                   1628 ; genCast
                                   1629 ; genAssign
      00051B 7B 0A            [ 1] 1630 	ld	a, (0x0a, sp)
                                   1631 ; genPointerSet
      00051D C7 52 6A         [ 1] 1632 	ld	0x526a, a
                                   1633 ; genLabel
      000520                       1634 00101$:
                           000520  1635 	Sstm8s_tim1$TIM1_OC3Init$299 ==.
                                   1636 ;	../SPL/src/stm8s_tim1.c: 323: }
                                   1637 ; genEndFunction
      000520 5B 03            [ 2] 1638 	addw	sp, #3
                           000522  1639 	Sstm8s_tim1$TIM1_OC3Init$300 ==.
                           000522  1640 	Sstm8s_tim1$TIM1_OC3Init$301 ==.
                           000522  1641 	XG$TIM1_OC3Init$0$0 ==.
      000522 81               [ 4] 1642 	ret
                           000523  1643 	Sstm8s_tim1$TIM1_OC3Init$302 ==.
                           000523  1644 	Sstm8s_tim1$TIM1_OC4Init$303 ==.
                                   1645 ;	../SPL/src/stm8s_tim1.c: 338: void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                   1646 ; genLabel
                                   1647 ;	-----------------------------------------
                                   1648 ;	 function TIM1_OC4Init
                                   1649 ;	-----------------------------------------
                                   1650 ;	Register assignment might be sub-optimal.
                                   1651 ;	Stack space usage: 2 bytes.
      000523                       1652 _TIM1_OC4Init:
                           000523  1653 	Sstm8s_tim1$TIM1_OC4Init$304 ==.
      000523 89               [ 2] 1654 	pushw	x
                           000524  1655 	Sstm8s_tim1$TIM1_OC4Init$305 ==.
                           000524  1656 	Sstm8s_tim1$TIM1_OC4Init$306 ==.
                                   1657 ;	../SPL/src/stm8s_tim1.c: 345: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                   1658 ; genIfx
      000524 0D 05            [ 1] 1659 	tnz	(0x05, sp)
      000526 26 03            [ 1] 1660 	jrne	00203$
      000528 CCr05r67         [ 2] 1661 	jp	00107$
      00052B                       1662 00203$:
                                   1663 ; genCmpEQorNE
      00052B 7B 05            [ 1] 1664 	ld	a, (0x05, sp)
      00052D A1 10            [ 1] 1665 	cp	a, #0x10
      00052F 26 03            [ 1] 1666 	jrne	00205$
      000531 CCr05r67         [ 2] 1667 	jp	00107$
      000534                       1668 00205$:
                           000534  1669 	Sstm8s_tim1$TIM1_OC4Init$307 ==.
                                   1670 ; skipping generated iCode
                                   1671 ; genCmpEQorNE
      000534 7B 05            [ 1] 1672 	ld	a, (0x05, sp)
      000536 A1 20            [ 1] 1673 	cp	a, #0x20
      000538 26 03            [ 1] 1674 	jrne	00208$
      00053A CCr05r67         [ 2] 1675 	jp	00107$
      00053D                       1676 00208$:
                           00053D  1677 	Sstm8s_tim1$TIM1_OC4Init$308 ==.
                                   1678 ; skipping generated iCode
                                   1679 ; genCmpEQorNE
      00053D 7B 05            [ 1] 1680 	ld	a, (0x05, sp)
      00053F A1 30            [ 1] 1681 	cp	a, #0x30
      000541 26 03            [ 1] 1682 	jrne	00211$
      000543 CCr05r67         [ 2] 1683 	jp	00107$
      000546                       1684 00211$:
                           000546  1685 	Sstm8s_tim1$TIM1_OC4Init$309 ==.
                                   1686 ; skipping generated iCode
                                   1687 ; genCmpEQorNE
      000546 7B 05            [ 1] 1688 	ld	a, (0x05, sp)
      000548 A1 60            [ 1] 1689 	cp	a, #0x60
      00054A 26 03            [ 1] 1690 	jrne	00214$
      00054C CCr05r67         [ 2] 1691 	jp	00107$
      00054F                       1692 00214$:
                           00054F  1693 	Sstm8s_tim1$TIM1_OC4Init$310 ==.
                                   1694 ; skipping generated iCode
                                   1695 ; genCmpEQorNE
      00054F 7B 05            [ 1] 1696 	ld	a, (0x05, sp)
      000551 A1 70            [ 1] 1697 	cp	a, #0x70
      000553 26 03            [ 1] 1698 	jrne	00217$
      000555 CCr05r67         [ 2] 1699 	jp	00107$
      000558                       1700 00217$:
                           000558  1701 	Sstm8s_tim1$TIM1_OC4Init$311 ==.
                                   1702 ; skipping generated iCode
                                   1703 ; skipping iCode since result will be rematerialized
                                   1704 ; skipping iCode since result will be rematerialized
                                   1705 ; genIPush
      000558 4B 59            [ 1] 1706 	push	#0x59
                           00055A  1707 	Sstm8s_tim1$TIM1_OC4Init$312 ==.
      00055A 4B 01            [ 1] 1708 	push	#0x01
                           00055C  1709 	Sstm8s_tim1$TIM1_OC4Init$313 ==.
      00055C 5F               [ 1] 1710 	clrw	x
      00055D 89               [ 2] 1711 	pushw	x
                           00055E  1712 	Sstm8s_tim1$TIM1_OC4Init$314 ==.
                                   1713 ; genIPush
      00055E 4Br00            [ 1] 1714 	push	#<(___str_0+0)
                           000560  1715 	Sstm8s_tim1$TIM1_OC4Init$315 ==.
      000560 4Bs00            [ 1] 1716 	push	#((___str_0+0) >> 8)
                           000562  1717 	Sstm8s_tim1$TIM1_OC4Init$316 ==.
                                   1718 ; genCall
      000562 CDr00r00         [ 4] 1719 	call	_assert_failed
      000565 5B 06            [ 2] 1720 	addw	sp, #6
                           000567  1721 	Sstm8s_tim1$TIM1_OC4Init$317 ==.
                                   1722 ; genLabel
      000567                       1723 00107$:
                           000567  1724 	Sstm8s_tim1$TIM1_OC4Init$318 ==.
                                   1725 ;	../SPL/src/stm8s_tim1.c: 346: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                   1726 ; genIfx
      000567 0D 06            [ 1] 1727 	tnz	(0x06, sp)
      000569 26 03            [ 1] 1728 	jrne	00219$
      00056B CCr05r86         [ 2] 1729 	jp	00124$
      00056E                       1730 00219$:
                                   1731 ; genCmpEQorNE
      00056E 7B 06            [ 1] 1732 	ld	a, (0x06, sp)
      000570 A1 11            [ 1] 1733 	cp	a, #0x11
      000572 26 03            [ 1] 1734 	jrne	00221$
      000574 CCr05r86         [ 2] 1735 	jp	00124$
      000577                       1736 00221$:
                           000577  1737 	Sstm8s_tim1$TIM1_OC4Init$319 ==.
                                   1738 ; skipping generated iCode
                                   1739 ; skipping iCode since result will be rematerialized
                                   1740 ; skipping iCode since result will be rematerialized
                                   1741 ; genIPush
      000577 4B 5A            [ 1] 1742 	push	#0x5a
                           000579  1743 	Sstm8s_tim1$TIM1_OC4Init$320 ==.
      000579 4B 01            [ 1] 1744 	push	#0x01
                           00057B  1745 	Sstm8s_tim1$TIM1_OC4Init$321 ==.
      00057B 5F               [ 1] 1746 	clrw	x
      00057C 89               [ 2] 1747 	pushw	x
                           00057D  1748 	Sstm8s_tim1$TIM1_OC4Init$322 ==.
                                   1749 ; genIPush
      00057D 4Br00            [ 1] 1750 	push	#<(___str_0+0)
                           00057F  1751 	Sstm8s_tim1$TIM1_OC4Init$323 ==.
      00057F 4Bs00            [ 1] 1752 	push	#((___str_0+0) >> 8)
                           000581  1753 	Sstm8s_tim1$TIM1_OC4Init$324 ==.
                                   1754 ; genCall
      000581 CDr00r00         [ 4] 1755 	call	_assert_failed
      000584 5B 06            [ 2] 1756 	addw	sp, #6
                           000586  1757 	Sstm8s_tim1$TIM1_OC4Init$325 ==.
                                   1758 ; genLabel
      000586                       1759 00124$:
                           000586  1760 	Sstm8s_tim1$TIM1_OC4Init$326 ==.
                                   1761 ;	../SPL/src/stm8s_tim1.c: 347: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   1762 ; genIfx
      000586 0D 09            [ 1] 1763 	tnz	(0x09, sp)
      000588 26 03            [ 1] 1764 	jrne	00223$
      00058A CCr05rA5         [ 2] 1765 	jp	00129$
      00058D                       1766 00223$:
                                   1767 ; genCmpEQorNE
      00058D 7B 09            [ 1] 1768 	ld	a, (0x09, sp)
      00058F A1 22            [ 1] 1769 	cp	a, #0x22
      000591 26 03            [ 1] 1770 	jrne	00225$
      000593 CCr05rA5         [ 2] 1771 	jp	00129$
      000596                       1772 00225$:
                           000596  1773 	Sstm8s_tim1$TIM1_OC4Init$327 ==.
                                   1774 ; skipping generated iCode
                                   1775 ; skipping iCode since result will be rematerialized
                                   1776 ; skipping iCode since result will be rematerialized
                                   1777 ; genIPush
      000596 4B 5B            [ 1] 1778 	push	#0x5b
                           000598  1779 	Sstm8s_tim1$TIM1_OC4Init$328 ==.
      000598 4B 01            [ 1] 1780 	push	#0x01
                           00059A  1781 	Sstm8s_tim1$TIM1_OC4Init$329 ==.
      00059A 5F               [ 1] 1782 	clrw	x
      00059B 89               [ 2] 1783 	pushw	x
                           00059C  1784 	Sstm8s_tim1$TIM1_OC4Init$330 ==.
                                   1785 ; genIPush
      00059C 4Br00            [ 1] 1786 	push	#<(___str_0+0)
                           00059E  1787 	Sstm8s_tim1$TIM1_OC4Init$331 ==.
      00059E 4Bs00            [ 1] 1788 	push	#((___str_0+0) >> 8)
                           0005A0  1789 	Sstm8s_tim1$TIM1_OC4Init$332 ==.
                                   1790 ; genCall
      0005A0 CDr00r00         [ 4] 1791 	call	_assert_failed
      0005A3 5B 06            [ 2] 1792 	addw	sp, #6
                           0005A5  1793 	Sstm8s_tim1$TIM1_OC4Init$333 ==.
                                   1794 ; genLabel
      0005A5                       1795 00129$:
                           0005A5  1796 	Sstm8s_tim1$TIM1_OC4Init$334 ==.
                                   1797 ;	../SPL/src/stm8s_tim1.c: 348: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1798 ; genCmpEQorNE
      0005A5 7B 0A            [ 1] 1799 	ld	a, (0x0a, sp)
      0005A7 A1 55            [ 1] 1800 	cp	a, #0x55
      0005A9 26 03            [ 1] 1801 	jrne	00228$
      0005AB CCr05rC4         [ 2] 1802 	jp	00134$
      0005AE                       1803 00228$:
                           0005AE  1804 	Sstm8s_tim1$TIM1_OC4Init$335 ==.
                                   1805 ; skipping generated iCode
                                   1806 ; genIfx
      0005AE 0D 0A            [ 1] 1807 	tnz	(0x0a, sp)
      0005B0 26 03            [ 1] 1808 	jrne	00230$
      0005B2 CCr05rC4         [ 2] 1809 	jp	00134$
      0005B5                       1810 00230$:
                                   1811 ; skipping iCode since result will be rematerialized
                                   1812 ; skipping iCode since result will be rematerialized
                                   1813 ; genIPush
      0005B5 4B 5C            [ 1] 1814 	push	#0x5c
                           0005B7  1815 	Sstm8s_tim1$TIM1_OC4Init$336 ==.
      0005B7 4B 01            [ 1] 1816 	push	#0x01
                           0005B9  1817 	Sstm8s_tim1$TIM1_OC4Init$337 ==.
      0005B9 5F               [ 1] 1818 	clrw	x
      0005BA 89               [ 2] 1819 	pushw	x
                           0005BB  1820 	Sstm8s_tim1$TIM1_OC4Init$338 ==.
                                   1821 ; genIPush
      0005BB 4Br00            [ 1] 1822 	push	#<(___str_0+0)
                           0005BD  1823 	Sstm8s_tim1$TIM1_OC4Init$339 ==.
      0005BD 4Bs00            [ 1] 1824 	push	#((___str_0+0) >> 8)
                           0005BF  1825 	Sstm8s_tim1$TIM1_OC4Init$340 ==.
                                   1826 ; genCall
      0005BF CDr00r00         [ 4] 1827 	call	_assert_failed
      0005C2 5B 06            [ 2] 1828 	addw	sp, #6
                           0005C4  1829 	Sstm8s_tim1$TIM1_OC4Init$341 ==.
                                   1830 ; genLabel
      0005C4                       1831 00134$:
                           0005C4  1832 	Sstm8s_tim1$TIM1_OC4Init$342 ==.
                                   1833 ;	../SPL/src/stm8s_tim1.c: 351: TIM1->CCER2 &= (uint8_t)(~(TIM1_CCER2_CC4E | TIM1_CCER2_CC4P));
                                   1834 ; genPointerGet
      0005C4 C6 52 5D         [ 1] 1835 	ld	a, 0x525d
                                   1836 ; genAnd
      0005C7 A4 CF            [ 1] 1837 	and	a, #0xcf
                                   1838 ; genPointerSet
      0005C9 C7 52 5D         [ 1] 1839 	ld	0x525d, a
                           0005CC  1840 	Sstm8s_tim1$TIM1_OC4Init$343 ==.
                                   1841 ;	../SPL/src/stm8s_tim1.c: 353: TIM1->CCER2 |= (uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER2_CC4E ) |  
                                   1842 ; genPointerGet
      0005CC C6 52 5D         [ 1] 1843 	ld	a, 0x525d
      0005CF 6B 01            [ 1] 1844 	ld	(0x01, sp), a
                                   1845 ; genAnd
      0005D1 7B 06            [ 1] 1846 	ld	a, (0x06, sp)
      0005D3 A4 10            [ 1] 1847 	and	a, #0x10
      0005D5 6B 02            [ 1] 1848 	ld	(0x02, sp), a
                           0005D7  1849 	Sstm8s_tim1$TIM1_OC4Init$344 ==.
                                   1850 ;	../SPL/src/stm8s_tim1.c: 354: (uint8_t)(TIM1_OCPolarity  & TIM1_CCER2_CC4P ));
                                   1851 ; genAnd
      0005D7 7B 09            [ 1] 1852 	ld	a, (0x09, sp)
      0005D9 A4 20            [ 1] 1853 	and	a, #0x20
                                   1854 ; genOr
      0005DB 1A 02            [ 1] 1855 	or	a, (0x02, sp)
                                   1856 ; genOr
      0005DD 1A 01            [ 1] 1857 	or	a, (0x01, sp)
                                   1858 ; genPointerSet
      0005DF C7 52 5D         [ 1] 1859 	ld	0x525d, a
                           0005E2  1860 	Sstm8s_tim1$TIM1_OC4Init$345 ==.
                                   1861 ;	../SPL/src/stm8s_tim1.c: 357: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1862 ; genPointerGet
      0005E2 C6 52 5B         [ 1] 1863 	ld	a, 0x525b
                                   1864 ; genAnd
      0005E5 A4 8F            [ 1] 1865 	and	a, #0x8f
                                   1866 ; genOr
      0005E7 1A 05            [ 1] 1867 	or	a, (0x05, sp)
                                   1868 ; genPointerSet
      0005E9 C7 52 5B         [ 1] 1869 	ld	0x525b, a
                           0005EC  1870 	Sstm8s_tim1$TIM1_OC4Init$346 ==.
                                   1871 ;	../SPL/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
                                   1872 ; genPointerGet
      0005EC C6 52 6F         [ 1] 1873 	ld	a, 0x526f
                           0005EF  1874 	Sstm8s_tim1$TIM1_OC4Init$347 ==.
                                   1875 ;	../SPL/src/stm8s_tim1.c: 361: if (TIM1_OCIdleState != TIM1_OCIDLESTATE_RESET)
                                   1876 ; genIfx
      0005EF 0D 0A            [ 1] 1877 	tnz	(0x0a, sp)
      0005F1 26 03            [ 1] 1878 	jrne	00231$
      0005F3 CCr05rFE         [ 2] 1879 	jp	00102$
      0005F6                       1880 00231$:
                           0005F6  1881 	Sstm8s_tim1$TIM1_OC4Init$348 ==.
                           0005F6  1882 	Sstm8s_tim1$TIM1_OC4Init$349 ==.
                                   1883 ;	../SPL/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
                                   1884 ; genOr
      0005F6 AA DF            [ 1] 1885 	or	a, #0xdf
                                   1886 ; genPointerSet
      0005F8 C7 52 6F         [ 1] 1887 	ld	0x526f, a
                           0005FB  1888 	Sstm8s_tim1$TIM1_OC4Init$350 ==.
                                   1889 ; genGoto
      0005FB CCr06r03         [ 2] 1890 	jp	00103$
                                   1891 ; genLabel
      0005FE                       1892 00102$:
                           0005FE  1893 	Sstm8s_tim1$TIM1_OC4Init$351 ==.
                           0005FE  1894 	Sstm8s_tim1$TIM1_OC4Init$352 ==.
                                   1895 ;	../SPL/src/stm8s_tim1.c: 367: TIM1->OISR &= (uint8_t)(~TIM1_OISR_OIS4);
                                   1896 ; genAnd
      0005FE A4 BF            [ 1] 1897 	and	a, #0xbf
                                   1898 ; genPointerSet
      000600 C7 52 6F         [ 1] 1899 	ld	0x526f, a
                           000603  1900 	Sstm8s_tim1$TIM1_OC4Init$353 ==.
                                   1901 ; genLabel
      000603                       1902 00103$:
                           000603  1903 	Sstm8s_tim1$TIM1_OC4Init$354 ==.
                                   1904 ;	../SPL/src/stm8s_tim1.c: 371: TIM1->CCR4H = (uint8_t)(TIM1_Pulse >> 8);
                                   1905 ; genRightShiftLiteral
      000603 7B 07            [ 1] 1906 	ld	a, (0x07, sp)
      000605 5F               [ 1] 1907 	clrw	x
                                   1908 ; genCast
                                   1909 ; genAssign
                                   1910 ; genPointerSet
      000606 C7 52 6B         [ 1] 1911 	ld	0x526b, a
                           000609  1912 	Sstm8s_tim1$TIM1_OC4Init$355 ==.
                                   1913 ;	../SPL/src/stm8s_tim1.c: 372: TIM1->CCR4L = (uint8_t)(TIM1_Pulse);
                                   1914 ; genCast
                                   1915 ; genAssign
      000609 7B 08            [ 1] 1916 	ld	a, (0x08, sp)
                                   1917 ; genPointerSet
      00060B C7 52 6C         [ 1] 1918 	ld	0x526c, a
                                   1919 ; genLabel
      00060E                       1920 00104$:
                           00060E  1921 	Sstm8s_tim1$TIM1_OC4Init$356 ==.
                                   1922 ;	../SPL/src/stm8s_tim1.c: 373: }
                                   1923 ; genEndFunction
      00060E 85               [ 2] 1924 	popw	x
                           00060F  1925 	Sstm8s_tim1$TIM1_OC4Init$357 ==.
                           00060F  1926 	Sstm8s_tim1$TIM1_OC4Init$358 ==.
                           00060F  1927 	XG$TIM1_OC4Init$0$0 ==.
      00060F 81               [ 4] 1928 	ret
                           000610  1929 	Sstm8s_tim1$TIM1_OC4Init$359 ==.
                           000610  1930 	Sstm8s_tim1$TIM1_BDTRConfig$360 ==.
                                   1931 ;	../SPL/src/stm8s_tim1.c: 388: void TIM1_BDTRConfig(TIM1_OSSIState_TypeDef TIM1_OSSIState,
                                   1932 ; genLabel
                                   1933 ;	-----------------------------------------
                                   1934 ;	 function TIM1_BDTRConfig
                                   1935 ;	-----------------------------------------
                                   1936 ;	Register assignment is optimal.
                                   1937 ;	Stack space usage: 1 bytes.
      000610                       1938 _TIM1_BDTRConfig:
                           000610  1939 	Sstm8s_tim1$TIM1_BDTRConfig$361 ==.
      000610 88               [ 1] 1940 	push	a
                           000611  1941 	Sstm8s_tim1$TIM1_BDTRConfig$362 ==.
                           000611  1942 	Sstm8s_tim1$TIM1_BDTRConfig$363 ==.
                                   1943 ;	../SPL/src/stm8s_tim1.c: 396: assert_param(IS_TIM1_OSSI_STATE_OK(TIM1_OSSIState));
                                   1944 ; genCmpEQorNE
      000611 7B 04            [ 1] 1945 	ld	a, (0x04, sp)
      000613 A1 04            [ 1] 1946 	cp	a, #0x04
      000615 26 03            [ 1] 1947 	jrne	00195$
      000617 CCr06r30         [ 2] 1948 	jp	00104$
      00061A                       1949 00195$:
                           00061A  1950 	Sstm8s_tim1$TIM1_BDTRConfig$364 ==.
                                   1951 ; skipping generated iCode
                                   1952 ; genIfx
      00061A 0D 04            [ 1] 1953 	tnz	(0x04, sp)
      00061C 26 03            [ 1] 1954 	jrne	00197$
      00061E CCr06r30         [ 2] 1955 	jp	00104$
      000621                       1956 00197$:
                                   1957 ; skipping iCode since result will be rematerialized
                                   1958 ; skipping iCode since result will be rematerialized
                                   1959 ; genIPush
      000621 4B 8C            [ 1] 1960 	push	#0x8c
                           000623  1961 	Sstm8s_tim1$TIM1_BDTRConfig$365 ==.
      000623 4B 01            [ 1] 1962 	push	#0x01
                           000625  1963 	Sstm8s_tim1$TIM1_BDTRConfig$366 ==.
      000625 5F               [ 1] 1964 	clrw	x
      000626 89               [ 2] 1965 	pushw	x
                           000627  1966 	Sstm8s_tim1$TIM1_BDTRConfig$367 ==.
                                   1967 ; genIPush
      000627 4Br00            [ 1] 1968 	push	#<(___str_0+0)
                           000629  1969 	Sstm8s_tim1$TIM1_BDTRConfig$368 ==.
      000629 4Bs00            [ 1] 1970 	push	#((___str_0+0) >> 8)
                           00062B  1971 	Sstm8s_tim1$TIM1_BDTRConfig$369 ==.
                                   1972 ; genCall
      00062B CDr00r00         [ 4] 1973 	call	_assert_failed
      00062E 5B 06            [ 2] 1974 	addw	sp, #6
                           000630  1975 	Sstm8s_tim1$TIM1_BDTRConfig$370 ==.
                                   1976 ; genLabel
      000630                       1977 00104$:
                           000630  1978 	Sstm8s_tim1$TIM1_BDTRConfig$371 ==.
                                   1979 ;	../SPL/src/stm8s_tim1.c: 397: assert_param(IS_TIM1_LOCK_LEVEL_OK(TIM1_LockLevel));
                                   1980 ; genIfx
      000630 0D 05            [ 1] 1981 	tnz	(0x05, sp)
      000632 26 03            [ 1] 1982 	jrne	00198$
      000634 CCr06r60         [ 2] 1983 	jp	00109$
      000637                       1984 00198$:
                                   1985 ; genCmpEQorNE
      000637 7B 05            [ 1] 1986 	ld	a, (0x05, sp)
      000639 4A               [ 1] 1987 	dec	a
      00063A 26 03            [ 1] 1988 	jrne	00200$
      00063C CCr06r60         [ 2] 1989 	jp	00109$
      00063F                       1990 00200$:
                           00063F  1991 	Sstm8s_tim1$TIM1_BDTRConfig$372 ==.
                                   1992 ; skipping generated iCode
                                   1993 ; genCmpEQorNE
      00063F 7B 05            [ 1] 1994 	ld	a, (0x05, sp)
      000641 A1 02            [ 1] 1995 	cp	a, #0x02
      000643 26 03            [ 1] 1996 	jrne	00203$
      000645 CCr06r60         [ 2] 1997 	jp	00109$
      000648                       1998 00203$:
                           000648  1999 	Sstm8s_tim1$TIM1_BDTRConfig$373 ==.
                                   2000 ; skipping generated iCode
                                   2001 ; genCmpEQorNE
      000648 7B 05            [ 1] 2002 	ld	a, (0x05, sp)
      00064A A1 03            [ 1] 2003 	cp	a, #0x03
      00064C 26 03            [ 1] 2004 	jrne	00206$
      00064E CCr06r60         [ 2] 2005 	jp	00109$
      000651                       2006 00206$:
                           000651  2007 	Sstm8s_tim1$TIM1_BDTRConfig$374 ==.
                                   2008 ; skipping generated iCode
                                   2009 ; skipping iCode since result will be rematerialized
                                   2010 ; skipping iCode since result will be rematerialized
                                   2011 ; genIPush
      000651 4B 8D            [ 1] 2012 	push	#0x8d
                           000653  2013 	Sstm8s_tim1$TIM1_BDTRConfig$375 ==.
      000653 4B 01            [ 1] 2014 	push	#0x01
                           000655  2015 	Sstm8s_tim1$TIM1_BDTRConfig$376 ==.
      000655 5F               [ 1] 2016 	clrw	x
      000656 89               [ 2] 2017 	pushw	x
                           000657  2018 	Sstm8s_tim1$TIM1_BDTRConfig$377 ==.
                                   2019 ; genIPush
      000657 4Br00            [ 1] 2020 	push	#<(___str_0+0)
                           000659  2021 	Sstm8s_tim1$TIM1_BDTRConfig$378 ==.
      000659 4Bs00            [ 1] 2022 	push	#((___str_0+0) >> 8)
                           00065B  2023 	Sstm8s_tim1$TIM1_BDTRConfig$379 ==.
                                   2024 ; genCall
      00065B CDr00r00         [ 4] 2025 	call	_assert_failed
      00065E 5B 06            [ 2] 2026 	addw	sp, #6
                           000660  2027 	Sstm8s_tim1$TIM1_BDTRConfig$380 ==.
                                   2028 ; genLabel
      000660                       2029 00109$:
                           000660  2030 	Sstm8s_tim1$TIM1_BDTRConfig$381 ==.
                                   2031 ;	../SPL/src/stm8s_tim1.c: 398: assert_param(IS_TIM1_BREAK_STATE_OK(TIM1_Break));
                                   2032 ; genCmpEQorNE
      000660 7B 07            [ 1] 2033 	ld	a, (0x07, sp)
      000662 A1 10            [ 1] 2034 	cp	a, #0x10
      000664 26 03            [ 1] 2035 	jrne	00209$
      000666 CCr06r7F         [ 2] 2036 	jp	00120$
      000669                       2037 00209$:
                           000669  2038 	Sstm8s_tim1$TIM1_BDTRConfig$382 ==.
                                   2039 ; skipping generated iCode
                                   2040 ; genIfx
      000669 0D 07            [ 1] 2041 	tnz	(0x07, sp)
      00066B 26 03            [ 1] 2042 	jrne	00211$
      00066D CCr06r7F         [ 2] 2043 	jp	00120$
      000670                       2044 00211$:
                                   2045 ; skipping iCode since result will be rematerialized
                                   2046 ; skipping iCode since result will be rematerialized
                                   2047 ; genIPush
      000670 4B 8E            [ 1] 2048 	push	#0x8e
                           000672  2049 	Sstm8s_tim1$TIM1_BDTRConfig$383 ==.
      000672 4B 01            [ 1] 2050 	push	#0x01
                           000674  2051 	Sstm8s_tim1$TIM1_BDTRConfig$384 ==.
      000674 5F               [ 1] 2052 	clrw	x
      000675 89               [ 2] 2053 	pushw	x
                           000676  2054 	Sstm8s_tim1$TIM1_BDTRConfig$385 ==.
                                   2055 ; genIPush
      000676 4Br00            [ 1] 2056 	push	#<(___str_0+0)
                           000678  2057 	Sstm8s_tim1$TIM1_BDTRConfig$386 ==.
      000678 4Bs00            [ 1] 2058 	push	#((___str_0+0) >> 8)
                           00067A  2059 	Sstm8s_tim1$TIM1_BDTRConfig$387 ==.
                                   2060 ; genCall
      00067A CDr00r00         [ 4] 2061 	call	_assert_failed
      00067D 5B 06            [ 2] 2062 	addw	sp, #6
                           00067F  2063 	Sstm8s_tim1$TIM1_BDTRConfig$388 ==.
                                   2064 ; genLabel
      00067F                       2065 00120$:
                           00067F  2066 	Sstm8s_tim1$TIM1_BDTRConfig$389 ==.
                                   2067 ;	../SPL/src/stm8s_tim1.c: 399: assert_param(IS_TIM1_BREAK_POLARITY_OK(TIM1_BreakPolarity));
                                   2068 ; genIfx
      00067F 0D 08            [ 1] 2069 	tnz	(0x08, sp)
      000681 26 03            [ 1] 2070 	jrne	00212$
      000683 CCr06r9E         [ 2] 2071 	jp	00125$
      000686                       2072 00212$:
                                   2073 ; genCmpEQorNE
      000686 7B 08            [ 1] 2074 	ld	a, (0x08, sp)
      000688 A1 20            [ 1] 2075 	cp	a, #0x20
      00068A 26 03            [ 1] 2076 	jrne	00214$
      00068C CCr06r9E         [ 2] 2077 	jp	00125$
      00068F                       2078 00214$:
                           00068F  2079 	Sstm8s_tim1$TIM1_BDTRConfig$390 ==.
                                   2080 ; skipping generated iCode
                                   2081 ; skipping iCode since result will be rematerialized
                                   2082 ; skipping iCode since result will be rematerialized
                                   2083 ; genIPush
      00068F 4B 8F            [ 1] 2084 	push	#0x8f
                           000691  2085 	Sstm8s_tim1$TIM1_BDTRConfig$391 ==.
      000691 4B 01            [ 1] 2086 	push	#0x01
                           000693  2087 	Sstm8s_tim1$TIM1_BDTRConfig$392 ==.
      000693 5F               [ 1] 2088 	clrw	x
      000694 89               [ 2] 2089 	pushw	x
                           000695  2090 	Sstm8s_tim1$TIM1_BDTRConfig$393 ==.
                                   2091 ; genIPush
      000695 4Br00            [ 1] 2092 	push	#<(___str_0+0)
                           000697  2093 	Sstm8s_tim1$TIM1_BDTRConfig$394 ==.
      000697 4Bs00            [ 1] 2094 	push	#((___str_0+0) >> 8)
                           000699  2095 	Sstm8s_tim1$TIM1_BDTRConfig$395 ==.
                                   2096 ; genCall
      000699 CDr00r00         [ 4] 2097 	call	_assert_failed
      00069C 5B 06            [ 2] 2098 	addw	sp, #6
                           00069E  2099 	Sstm8s_tim1$TIM1_BDTRConfig$396 ==.
                                   2100 ; genLabel
      00069E                       2101 00125$:
                           00069E  2102 	Sstm8s_tim1$TIM1_BDTRConfig$397 ==.
                                   2103 ;	../SPL/src/stm8s_tim1.c: 400: assert_param(IS_TIM1_AUTOMATIC_OUTPUT_STATE_OK(TIM1_AutomaticOutput));
                                   2104 ; genCmpEQorNE
      00069E 7B 09            [ 1] 2105 	ld	a, (0x09, sp)
      0006A0 A1 40            [ 1] 2106 	cp	a, #0x40
      0006A2 26 03            [ 1] 2107 	jrne	00217$
      0006A4 CCr06rBD         [ 2] 2108 	jp	00130$
      0006A7                       2109 00217$:
                           0006A7  2110 	Sstm8s_tim1$TIM1_BDTRConfig$398 ==.
                                   2111 ; skipping generated iCode
                                   2112 ; genIfx
      0006A7 0D 09            [ 1] 2113 	tnz	(0x09, sp)
      0006A9 26 03            [ 1] 2114 	jrne	00219$
      0006AB CCr06rBD         [ 2] 2115 	jp	00130$
      0006AE                       2116 00219$:
                                   2117 ; skipping iCode since result will be rematerialized
                                   2118 ; skipping iCode since result will be rematerialized
                                   2119 ; genIPush
      0006AE 4B 90            [ 1] 2120 	push	#0x90
                           0006B0  2121 	Sstm8s_tim1$TIM1_BDTRConfig$399 ==.
      0006B0 4B 01            [ 1] 2122 	push	#0x01
                           0006B2  2123 	Sstm8s_tim1$TIM1_BDTRConfig$400 ==.
      0006B2 5F               [ 1] 2124 	clrw	x
      0006B3 89               [ 2] 2125 	pushw	x
                           0006B4  2126 	Sstm8s_tim1$TIM1_BDTRConfig$401 ==.
                                   2127 ; genIPush
      0006B4 4Br00            [ 1] 2128 	push	#<(___str_0+0)
                           0006B6  2129 	Sstm8s_tim1$TIM1_BDTRConfig$402 ==.
      0006B6 4Bs00            [ 1] 2130 	push	#((___str_0+0) >> 8)
                           0006B8  2131 	Sstm8s_tim1$TIM1_BDTRConfig$403 ==.
                                   2132 ; genCall
      0006B8 CDr00r00         [ 4] 2133 	call	_assert_failed
      0006BB 5B 06            [ 2] 2134 	addw	sp, #6
                           0006BD  2135 	Sstm8s_tim1$TIM1_BDTRConfig$404 ==.
                                   2136 ; genLabel
      0006BD                       2137 00130$:
                           0006BD  2138 	Sstm8s_tim1$TIM1_BDTRConfig$405 ==.
                                   2139 ;	../SPL/src/stm8s_tim1.c: 402: TIM1->DTR = (uint8_t)(TIM1_DeadTime);
                                   2140 ; genPointerSet
      0006BD AE 52 6E         [ 2] 2141 	ldw	x, #0x526e
      0006C0 7B 06            [ 1] 2142 	ld	a, (0x06, sp)
      0006C2 F7               [ 1] 2143 	ld	(x), a
                           0006C3  2144 	Sstm8s_tim1$TIM1_BDTRConfig$406 ==.
                                   2145 ;	../SPL/src/stm8s_tim1.c: 406: TIM1->BKR  =  (uint8_t)((uint8_t)(TIM1_OSSIState | (uint8_t)TIM1_LockLevel)  | 
                                   2146 ; genOr
      0006C3 7B 04            [ 1] 2147 	ld	a, (0x04, sp)
      0006C5 1A 05            [ 1] 2148 	or	a, (0x05, sp)
      0006C7 6B 01            [ 1] 2149 	ld	(0x01, sp), a
                           0006C9  2150 	Sstm8s_tim1$TIM1_BDTRConfig$407 ==.
                                   2151 ;	../SPL/src/stm8s_tim1.c: 407: (uint8_t)((uint8_t)(TIM1_Break | (uint8_t)TIM1_BreakPolarity)  | 
                                   2152 ; genOr
      0006C9 7B 07            [ 1] 2153 	ld	a, (0x07, sp)
      0006CB 1A 08            [ 1] 2154 	or	a, (0x08, sp)
                           0006CD  2155 	Sstm8s_tim1$TIM1_BDTRConfig$408 ==.
                                   2156 ;	../SPL/src/stm8s_tim1.c: 408: (uint8_t)TIM1_AutomaticOutput));
                                   2157 ; genOr
      0006CD 1A 09            [ 1] 2158 	or	a, (0x09, sp)
                                   2159 ; genOr
      0006CF 1A 01            [ 1] 2160 	or	a, (0x01, sp)
                                   2161 ; genPointerSet
      0006D1 C7 52 6D         [ 1] 2162 	ld	0x526d, a
                                   2163 ; genLabel
      0006D4                       2164 00101$:
                           0006D4  2165 	Sstm8s_tim1$TIM1_BDTRConfig$409 ==.
                                   2166 ;	../SPL/src/stm8s_tim1.c: 409: }
                                   2167 ; genEndFunction
      0006D4 84               [ 1] 2168 	pop	a
                           0006D5  2169 	Sstm8s_tim1$TIM1_BDTRConfig$410 ==.
                           0006D5  2170 	Sstm8s_tim1$TIM1_BDTRConfig$411 ==.
                           0006D5  2171 	XG$TIM1_BDTRConfig$0$0 ==.
      0006D5 81               [ 4] 2172 	ret
                           0006D6  2173 	Sstm8s_tim1$TIM1_BDTRConfig$412 ==.
                           0006D6  2174 	Sstm8s_tim1$TIM1_ICInit$413 ==.
                                   2175 ;	../SPL/src/stm8s_tim1.c: 423: void TIM1_ICInit(TIM1_Channel_TypeDef TIM1_Channel,
                                   2176 ; genLabel
                                   2177 ;	-----------------------------------------
                                   2178 ;	 function TIM1_ICInit
                                   2179 ;	-----------------------------------------
                                   2180 ;	Register assignment might be sub-optimal.
                                   2181 ;	Stack space usage: 2 bytes.
      0006D6                       2182 _TIM1_ICInit:
                           0006D6  2183 	Sstm8s_tim1$TIM1_ICInit$414 ==.
      0006D6 89               [ 2] 2184 	pushw	x
                           0006D7  2185 	Sstm8s_tim1$TIM1_ICInit$415 ==.
                           0006D7  2186 	Sstm8s_tim1$TIM1_ICInit$416 ==.
                                   2187 ;	../SPL/src/stm8s_tim1.c: 430: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   2188 ; genCmpEQorNE
      0006D7 7B 05            [ 1] 2189 	ld	a, (0x05, sp)
      0006D9 4A               [ 1] 2190 	dec	a
      0006DA 26 07            [ 1] 2191 	jrne	00235$
      0006DC A6 01            [ 1] 2192 	ld	a, #0x01
      0006DE 6B 01            [ 1] 2193 	ld	(0x01, sp), a
      0006E0 CCr06rE5         [ 2] 2194 	jp	00236$
      0006E3                       2195 00235$:
      0006E3 0F 01            [ 1] 2196 	clr	(0x01, sp)
      0006E5                       2197 00236$:
                           0006E5  2198 	Sstm8s_tim1$TIM1_ICInit$417 ==.
                                   2199 ; genCmpEQorNE
      0006E5 7B 05            [ 1] 2200 	ld	a, (0x05, sp)
      0006E7 A1 02            [ 1] 2201 	cp	a, #0x02
      0006E9 26 07            [ 1] 2202 	jrne	00238$
      0006EB A6 01            [ 1] 2203 	ld	a, #0x01
      0006ED 6B 02            [ 1] 2204 	ld	(0x02, sp), a
      0006EF CCr06rF4         [ 2] 2205 	jp	00239$
      0006F2                       2206 00238$:
      0006F2 0F 02            [ 1] 2207 	clr	(0x02, sp)
      0006F4                       2208 00239$:
                           0006F4  2209 	Sstm8s_tim1$TIM1_ICInit$418 ==.
                                   2210 ; genIfx
      0006F4 0D 05            [ 1] 2211 	tnz	(0x05, sp)
      0006F6 26 03            [ 1] 2212 	jrne	00240$
      0006F8 CCr07r21         [ 2] 2213 	jp	00113$
      0006FB                       2214 00240$:
                                   2215 ; genIfx
      0006FB 0D 01            [ 1] 2216 	tnz	(0x01, sp)
      0006FD 27 03            [ 1] 2217 	jreq	00241$
      0006FF CCr07r21         [ 2] 2218 	jp	00113$
      000702                       2219 00241$:
                                   2220 ; genIfx
      000702 0D 02            [ 1] 2221 	tnz	(0x02, sp)
      000704 27 03            [ 1] 2222 	jreq	00242$
      000706 CCr07r21         [ 2] 2223 	jp	00113$
      000709                       2224 00242$:
                                   2225 ; genCmpEQorNE
      000709 7B 05            [ 1] 2226 	ld	a, (0x05, sp)
      00070B A1 03            [ 1] 2227 	cp	a, #0x03
      00070D 26 03            [ 1] 2228 	jrne	00244$
      00070F CCr07r21         [ 2] 2229 	jp	00113$
      000712                       2230 00244$:
                           000712  2231 	Sstm8s_tim1$TIM1_ICInit$419 ==.
                                   2232 ; skipping generated iCode
                                   2233 ; skipping iCode since result will be rematerialized
                                   2234 ; skipping iCode since result will be rematerialized
                                   2235 ; genIPush
      000712 4B AE            [ 1] 2236 	push	#0xae
                           000714  2237 	Sstm8s_tim1$TIM1_ICInit$420 ==.
      000714 4B 01            [ 1] 2238 	push	#0x01
                           000716  2239 	Sstm8s_tim1$TIM1_ICInit$421 ==.
      000716 5F               [ 1] 2240 	clrw	x
      000717 89               [ 2] 2241 	pushw	x
                           000718  2242 	Sstm8s_tim1$TIM1_ICInit$422 ==.
                                   2243 ; genIPush
      000718 4Br00            [ 1] 2244 	push	#<(___str_0+0)
                           00071A  2245 	Sstm8s_tim1$TIM1_ICInit$423 ==.
      00071A 4Bs00            [ 1] 2246 	push	#((___str_0+0) >> 8)
                           00071C  2247 	Sstm8s_tim1$TIM1_ICInit$424 ==.
                                   2248 ; genCall
      00071C CDr00r00         [ 4] 2249 	call	_assert_failed
      00071F 5B 06            [ 2] 2250 	addw	sp, #6
                           000721  2251 	Sstm8s_tim1$TIM1_ICInit$425 ==.
                                   2252 ; genLabel
      000721                       2253 00113$:
                           000721  2254 	Sstm8s_tim1$TIM1_ICInit$426 ==.
                                   2255 ;	../SPL/src/stm8s_tim1.c: 431: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   2256 ; genIfx
      000721 0D 06            [ 1] 2257 	tnz	(0x06, sp)
      000723 26 03            [ 1] 2258 	jrne	00246$
      000725 CCr07r3F         [ 2] 2259 	jp	00124$
      000728                       2260 00246$:
                                   2261 ; genCmpEQorNE
      000728 7B 06            [ 1] 2262 	ld	a, (0x06, sp)
      00072A 4A               [ 1] 2263 	dec	a
      00072B 26 03            [ 1] 2264 	jrne	00248$
      00072D CCr07r3F         [ 2] 2265 	jp	00124$
      000730                       2266 00248$:
                           000730  2267 	Sstm8s_tim1$TIM1_ICInit$427 ==.
                                   2268 ; skipping generated iCode
                                   2269 ; skipping iCode since result will be rematerialized
                                   2270 ; skipping iCode since result will be rematerialized
                                   2271 ; genIPush
      000730 4B AF            [ 1] 2272 	push	#0xaf
                           000732  2273 	Sstm8s_tim1$TIM1_ICInit$428 ==.
      000732 4B 01            [ 1] 2274 	push	#0x01
                           000734  2275 	Sstm8s_tim1$TIM1_ICInit$429 ==.
      000734 5F               [ 1] 2276 	clrw	x
      000735 89               [ 2] 2277 	pushw	x
                           000736  2278 	Sstm8s_tim1$TIM1_ICInit$430 ==.
                                   2279 ; genIPush
      000736 4Br00            [ 1] 2280 	push	#<(___str_0+0)
                           000738  2281 	Sstm8s_tim1$TIM1_ICInit$431 ==.
      000738 4Bs00            [ 1] 2282 	push	#((___str_0+0) >> 8)
                           00073A  2283 	Sstm8s_tim1$TIM1_ICInit$432 ==.
                                   2284 ; genCall
      00073A CDr00r00         [ 4] 2285 	call	_assert_failed
      00073D 5B 06            [ 2] 2286 	addw	sp, #6
                           00073F  2287 	Sstm8s_tim1$TIM1_ICInit$433 ==.
                                   2288 ; genLabel
      00073F                       2289 00124$:
                           00073F  2290 	Sstm8s_tim1$TIM1_ICInit$434 ==.
                                   2291 ;	../SPL/src/stm8s_tim1.c: 432: assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
                                   2292 ; genCmpEQorNE
      00073F 7B 07            [ 1] 2293 	ld	a, (0x07, sp)
      000741 4A               [ 1] 2294 	dec	a
      000742 26 03            [ 1] 2295 	jrne	00251$
      000744 CCr07r68         [ 2] 2296 	jp	00129$
      000747                       2297 00251$:
                           000747  2298 	Sstm8s_tim1$TIM1_ICInit$435 ==.
                                   2299 ; skipping generated iCode
                                   2300 ; genCmpEQorNE
      000747 7B 07            [ 1] 2301 	ld	a, (0x07, sp)
      000749 A1 02            [ 1] 2302 	cp	a, #0x02
      00074B 26 03            [ 1] 2303 	jrne	00254$
      00074D CCr07r68         [ 2] 2304 	jp	00129$
      000750                       2305 00254$:
                           000750  2306 	Sstm8s_tim1$TIM1_ICInit$436 ==.
                                   2307 ; skipping generated iCode
                                   2308 ; genCmpEQorNE
      000750 7B 07            [ 1] 2309 	ld	a, (0x07, sp)
      000752 A1 03            [ 1] 2310 	cp	a, #0x03
      000754 26 03            [ 1] 2311 	jrne	00257$
      000756 CCr07r68         [ 2] 2312 	jp	00129$
      000759                       2313 00257$:
                           000759  2314 	Sstm8s_tim1$TIM1_ICInit$437 ==.
                                   2315 ; skipping generated iCode
                                   2316 ; skipping iCode since result will be rematerialized
                                   2317 ; skipping iCode since result will be rematerialized
                                   2318 ; genIPush
      000759 4B B0            [ 1] 2319 	push	#0xb0
                           00075B  2320 	Sstm8s_tim1$TIM1_ICInit$438 ==.
      00075B 4B 01            [ 1] 2321 	push	#0x01
                           00075D  2322 	Sstm8s_tim1$TIM1_ICInit$439 ==.
      00075D 5F               [ 1] 2323 	clrw	x
      00075E 89               [ 2] 2324 	pushw	x
                           00075F  2325 	Sstm8s_tim1$TIM1_ICInit$440 ==.
                                   2326 ; genIPush
      00075F 4Br00            [ 1] 2327 	push	#<(___str_0+0)
                           000761  2328 	Sstm8s_tim1$TIM1_ICInit$441 ==.
      000761 4Bs00            [ 1] 2329 	push	#((___str_0+0) >> 8)
                           000763  2330 	Sstm8s_tim1$TIM1_ICInit$442 ==.
                                   2331 ; genCall
      000763 CDr00r00         [ 4] 2332 	call	_assert_failed
      000766 5B 06            [ 2] 2333 	addw	sp, #6
                           000768  2334 	Sstm8s_tim1$TIM1_ICInit$443 ==.
                                   2335 ; genLabel
      000768                       2336 00129$:
                           000768  2337 	Sstm8s_tim1$TIM1_ICInit$444 ==.
                                   2338 ;	../SPL/src/stm8s_tim1.c: 433: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
                                   2339 ; genIfx
      000768 0D 08            [ 1] 2340 	tnz	(0x08, sp)
      00076A 26 03            [ 1] 2341 	jrne	00259$
      00076C CCr07r99         [ 2] 2342 	jp	00137$
      00076F                       2343 00259$:
                                   2344 ; genCmpEQorNE
      00076F 7B 08            [ 1] 2345 	ld	a, (0x08, sp)
      000771 A1 04            [ 1] 2346 	cp	a, #0x04
      000773 26 03            [ 1] 2347 	jrne	00261$
      000775 CCr07r99         [ 2] 2348 	jp	00137$
      000778                       2349 00261$:
                           000778  2350 	Sstm8s_tim1$TIM1_ICInit$445 ==.
                                   2351 ; skipping generated iCode
                                   2352 ; genCmpEQorNE
      000778 7B 08            [ 1] 2353 	ld	a, (0x08, sp)
      00077A A1 08            [ 1] 2354 	cp	a, #0x08
      00077C 26 03            [ 1] 2355 	jrne	00264$
      00077E CCr07r99         [ 2] 2356 	jp	00137$
      000781                       2357 00264$:
                           000781  2358 	Sstm8s_tim1$TIM1_ICInit$446 ==.
                                   2359 ; skipping generated iCode
                                   2360 ; genCmpEQorNE
      000781 7B 08            [ 1] 2361 	ld	a, (0x08, sp)
      000783 A1 0C            [ 1] 2362 	cp	a, #0x0c
      000785 26 03            [ 1] 2363 	jrne	00267$
      000787 CCr07r99         [ 2] 2364 	jp	00137$
      00078A                       2365 00267$:
                           00078A  2366 	Sstm8s_tim1$TIM1_ICInit$447 ==.
                                   2367 ; skipping generated iCode
                                   2368 ; skipping iCode since result will be rematerialized
                                   2369 ; skipping iCode since result will be rematerialized
                                   2370 ; genIPush
      00078A 4B B1            [ 1] 2371 	push	#0xb1
                           00078C  2372 	Sstm8s_tim1$TIM1_ICInit$448 ==.
      00078C 4B 01            [ 1] 2373 	push	#0x01
                           00078E  2374 	Sstm8s_tim1$TIM1_ICInit$449 ==.
      00078E 5F               [ 1] 2375 	clrw	x
      00078F 89               [ 2] 2376 	pushw	x
                           000790  2377 	Sstm8s_tim1$TIM1_ICInit$450 ==.
                                   2378 ; genIPush
      000790 4Br00            [ 1] 2379 	push	#<(___str_0+0)
                           000792  2380 	Sstm8s_tim1$TIM1_ICInit$451 ==.
      000792 4Bs00            [ 1] 2381 	push	#((___str_0+0) >> 8)
                           000794  2382 	Sstm8s_tim1$TIM1_ICInit$452 ==.
                                   2383 ; genCall
      000794 CDr00r00         [ 4] 2384 	call	_assert_failed
      000797 5B 06            [ 2] 2385 	addw	sp, #6
                           000799  2386 	Sstm8s_tim1$TIM1_ICInit$453 ==.
                                   2387 ; genLabel
      000799                       2388 00137$:
                           000799  2389 	Sstm8s_tim1$TIM1_ICInit$454 ==.
                                   2390 ;	../SPL/src/stm8s_tim1.c: 434: assert_param(IS_TIM1_IC_FILTER_OK(TIM1_ICFilter));
                                   2391 ; genCmp
                                   2392 ; genCmpTop
      000799 7B 09            [ 1] 2393 	ld	a, (0x09, sp)
      00079B A1 0F            [ 1] 2394 	cp	a, #0x0f
      00079D 22 03            [ 1] 2395 	jrugt	00269$
      00079F CCr07rB1         [ 2] 2396 	jp	00148$
      0007A2                       2397 00269$:
                                   2398 ; skipping generated iCode
                                   2399 ; skipping iCode since result will be rematerialized
                                   2400 ; skipping iCode since result will be rematerialized
                                   2401 ; genIPush
      0007A2 4B B2            [ 1] 2402 	push	#0xb2
                           0007A4  2403 	Sstm8s_tim1$TIM1_ICInit$455 ==.
      0007A4 4B 01            [ 1] 2404 	push	#0x01
                           0007A6  2405 	Sstm8s_tim1$TIM1_ICInit$456 ==.
      0007A6 5F               [ 1] 2406 	clrw	x
      0007A7 89               [ 2] 2407 	pushw	x
                           0007A8  2408 	Sstm8s_tim1$TIM1_ICInit$457 ==.
                                   2409 ; genIPush
      0007A8 4Br00            [ 1] 2410 	push	#<(___str_0+0)
                           0007AA  2411 	Sstm8s_tim1$TIM1_ICInit$458 ==.
      0007AA 4Bs00            [ 1] 2412 	push	#((___str_0+0) >> 8)
                           0007AC  2413 	Sstm8s_tim1$TIM1_ICInit$459 ==.
                                   2414 ; genCall
      0007AC CDr00r00         [ 4] 2415 	call	_assert_failed
      0007AF 5B 06            [ 2] 2416 	addw	sp, #6
                           0007B1  2417 	Sstm8s_tim1$TIM1_ICInit$460 ==.
                                   2418 ; genLabel
      0007B1                       2419 00148$:
                           0007B1  2420 	Sstm8s_tim1$TIM1_ICInit$461 ==.
                                   2421 ;	../SPL/src/stm8s_tim1.c: 436: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   2422 ; genIfx
      0007B1 0D 05            [ 1] 2423 	tnz	(0x05, sp)
      0007B3 27 03            [ 1] 2424 	jreq	00270$
      0007B5 CCr07rD0         [ 2] 2425 	jp	00108$
      0007B8                       2426 00270$:
                           0007B8  2427 	Sstm8s_tim1$TIM1_ICInit$462 ==.
                           0007B8  2428 	Sstm8s_tim1$TIM1_ICInit$463 ==.
                                   2429 ;	../SPL/src/stm8s_tim1.c: 439: TI1_Config((uint8_t)TIM1_ICPolarity,
                                   2430 ; genIPush
      0007B8 7B 09            [ 1] 2431 	ld	a, (0x09, sp)
      0007BA 88               [ 1] 2432 	push	a
                           0007BB  2433 	Sstm8s_tim1$TIM1_ICInit$464 ==.
                                   2434 ; genIPush
      0007BB 7B 08            [ 1] 2435 	ld	a, (0x08, sp)
      0007BD 88               [ 1] 2436 	push	a
                           0007BE  2437 	Sstm8s_tim1$TIM1_ICInit$465 ==.
                                   2438 ; genIPush
      0007BE 7B 08            [ 1] 2439 	ld	a, (0x08, sp)
      0007C0 88               [ 1] 2440 	push	a
                           0007C1  2441 	Sstm8s_tim1$TIM1_ICInit$466 ==.
                                   2442 ; genCall
      0007C1 CDr19r54         [ 4] 2443 	call	_TI1_Config
      0007C4 5B 03            [ 2] 2444 	addw	sp, #3
                           0007C6  2445 	Sstm8s_tim1$TIM1_ICInit$467 ==.
                           0007C6  2446 	Sstm8s_tim1$TIM1_ICInit$468 ==.
                                   2447 ;	../SPL/src/stm8s_tim1.c: 443: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2448 ; genIPush
      0007C6 7B 08            [ 1] 2449 	ld	a, (0x08, sp)
      0007C8 88               [ 1] 2450 	push	a
                           0007C9  2451 	Sstm8s_tim1$TIM1_ICInit$469 ==.
                                   2452 ; genCall
      0007C9 CDr16r65         [ 4] 2453 	call	_TIM1_SetIC1Prescaler
      0007CC 84               [ 1] 2454 	pop	a
                           0007CD  2455 	Sstm8s_tim1$TIM1_ICInit$470 ==.
                           0007CD  2456 	Sstm8s_tim1$TIM1_ICInit$471 ==.
                                   2457 ; genGoto
      0007CD CCr08r25         [ 2] 2458 	jp	00110$
                                   2459 ; genLabel
      0007D0                       2460 00108$:
                           0007D0  2461 	Sstm8s_tim1$TIM1_ICInit$472 ==.
                                   2462 ;	../SPL/src/stm8s_tim1.c: 445: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   2463 ; genAssign
      0007D0 7B 01            [ 1] 2464 	ld	a, (0x01, sp)
                                   2465 ; genIfx
      0007D2 4D               [ 1] 2466 	tnz	a
      0007D3 26 03            [ 1] 2467 	jrne	00271$
      0007D5 CCr07rF0         [ 2] 2468 	jp	00105$
      0007D8                       2469 00271$:
                           0007D8  2470 	Sstm8s_tim1$TIM1_ICInit$473 ==.
                           0007D8  2471 	Sstm8s_tim1$TIM1_ICInit$474 ==.
                                   2472 ;	../SPL/src/stm8s_tim1.c: 448: TI2_Config((uint8_t)TIM1_ICPolarity,
                                   2473 ; genIPush
      0007D8 7B 09            [ 1] 2474 	ld	a, (0x09, sp)
      0007DA 88               [ 1] 2475 	push	a
                           0007DB  2476 	Sstm8s_tim1$TIM1_ICInit$475 ==.
                                   2477 ; genIPush
      0007DB 7B 08            [ 1] 2478 	ld	a, (0x08, sp)
      0007DD 88               [ 1] 2479 	push	a
                           0007DE  2480 	Sstm8s_tim1$TIM1_ICInit$476 ==.
                                   2481 ; genIPush
      0007DE 7B 08            [ 1] 2482 	ld	a, (0x08, sp)
      0007E0 88               [ 1] 2483 	push	a
                           0007E1  2484 	Sstm8s_tim1$TIM1_ICInit$477 ==.
                                   2485 ; genCall
      0007E1 CDr19r91         [ 4] 2486 	call	_TI2_Config
      0007E4 5B 03            [ 2] 2487 	addw	sp, #3
                           0007E6  2488 	Sstm8s_tim1$TIM1_ICInit$478 ==.
                           0007E6  2489 	Sstm8s_tim1$TIM1_ICInit$479 ==.
                                   2490 ;	../SPL/src/stm8s_tim1.c: 452: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2491 ; genIPush
      0007E6 7B 08            [ 1] 2492 	ld	a, (0x08, sp)
      0007E8 88               [ 1] 2493 	push	a
                           0007E9  2494 	Sstm8s_tim1$TIM1_ICInit$480 ==.
                                   2495 ; genCall
      0007E9 CDr16rA1         [ 4] 2496 	call	_TIM1_SetIC2Prescaler
      0007EC 84               [ 1] 2497 	pop	a
                           0007ED  2498 	Sstm8s_tim1$TIM1_ICInit$481 ==.
                           0007ED  2499 	Sstm8s_tim1$TIM1_ICInit$482 ==.
                                   2500 ; genGoto
      0007ED CCr08r25         [ 2] 2501 	jp	00110$
                                   2502 ; genLabel
      0007F0                       2503 00105$:
                           0007F0  2504 	Sstm8s_tim1$TIM1_ICInit$483 ==.
                                   2505 ;	../SPL/src/stm8s_tim1.c: 454: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   2506 ; genAssign
      0007F0 7B 02            [ 1] 2507 	ld	a, (0x02, sp)
                                   2508 ; genIfx
      0007F2 4D               [ 1] 2509 	tnz	a
      0007F3 26 03            [ 1] 2510 	jrne	00272$
      0007F5 CCr08r10         [ 2] 2511 	jp	00102$
      0007F8                       2512 00272$:
                           0007F8  2513 	Sstm8s_tim1$TIM1_ICInit$484 ==.
                           0007F8  2514 	Sstm8s_tim1$TIM1_ICInit$485 ==.
                                   2515 ;	../SPL/src/stm8s_tim1.c: 457: TI3_Config((uint8_t)TIM1_ICPolarity,
                                   2516 ; genIPush
      0007F8 7B 09            [ 1] 2517 	ld	a, (0x09, sp)
      0007FA 88               [ 1] 2518 	push	a
                           0007FB  2519 	Sstm8s_tim1$TIM1_ICInit$486 ==.
                                   2520 ; genIPush
      0007FB 7B 08            [ 1] 2521 	ld	a, (0x08, sp)
      0007FD 88               [ 1] 2522 	push	a
                           0007FE  2523 	Sstm8s_tim1$TIM1_ICInit$487 ==.
                                   2524 ; genIPush
      0007FE 7B 08            [ 1] 2525 	ld	a, (0x08, sp)
      000800 88               [ 1] 2526 	push	a
                           000801  2527 	Sstm8s_tim1$TIM1_ICInit$488 ==.
                                   2528 ; genCall
      000801 CDr19rCE         [ 4] 2529 	call	_TI3_Config
      000804 5B 03            [ 2] 2530 	addw	sp, #3
                           000806  2531 	Sstm8s_tim1$TIM1_ICInit$489 ==.
                           000806  2532 	Sstm8s_tim1$TIM1_ICInit$490 ==.
                                   2533 ;	../SPL/src/stm8s_tim1.c: 461: TIM1_SetIC3Prescaler(TIM1_ICPrescaler);
                                   2534 ; genIPush
      000806 7B 08            [ 1] 2535 	ld	a, (0x08, sp)
      000808 88               [ 1] 2536 	push	a
                           000809  2537 	Sstm8s_tim1$TIM1_ICInit$491 ==.
                                   2538 ; genCall
      000809 CDr16rDD         [ 4] 2539 	call	_TIM1_SetIC3Prescaler
      00080C 84               [ 1] 2540 	pop	a
                           00080D  2541 	Sstm8s_tim1$TIM1_ICInit$492 ==.
                           00080D  2542 	Sstm8s_tim1$TIM1_ICInit$493 ==.
                                   2543 ; genGoto
      00080D CCr08r25         [ 2] 2544 	jp	00110$
                                   2545 ; genLabel
      000810                       2546 00102$:
                           000810  2547 	Sstm8s_tim1$TIM1_ICInit$494 ==.
                           000810  2548 	Sstm8s_tim1$TIM1_ICInit$495 ==.
                                   2549 ;	../SPL/src/stm8s_tim1.c: 466: TI4_Config((uint8_t)TIM1_ICPolarity,
                                   2550 ; genIPush
      000810 7B 09            [ 1] 2551 	ld	a, (0x09, sp)
      000812 88               [ 1] 2552 	push	a
                           000813  2553 	Sstm8s_tim1$TIM1_ICInit$496 ==.
                                   2554 ; genIPush
      000813 7B 08            [ 1] 2555 	ld	a, (0x08, sp)
      000815 88               [ 1] 2556 	push	a
                           000816  2557 	Sstm8s_tim1$TIM1_ICInit$497 ==.
                                   2558 ; genIPush
      000816 7B 08            [ 1] 2559 	ld	a, (0x08, sp)
      000818 88               [ 1] 2560 	push	a
                           000819  2561 	Sstm8s_tim1$TIM1_ICInit$498 ==.
                                   2562 ; genCall
      000819 CDr1Ar0B         [ 4] 2563 	call	_TI4_Config
      00081C 5B 03            [ 2] 2564 	addw	sp, #3
                           00081E  2565 	Sstm8s_tim1$TIM1_ICInit$499 ==.
                           00081E  2566 	Sstm8s_tim1$TIM1_ICInit$500 ==.
                                   2567 ;	../SPL/src/stm8s_tim1.c: 470: TIM1_SetIC4Prescaler(TIM1_ICPrescaler);
                                   2568 ; genIPush
      00081E 7B 08            [ 1] 2569 	ld	a, (0x08, sp)
      000820 88               [ 1] 2570 	push	a
                           000821  2571 	Sstm8s_tim1$TIM1_ICInit$501 ==.
                                   2572 ; genCall
      000821 CDr17r19         [ 4] 2573 	call	_TIM1_SetIC4Prescaler
      000824 84               [ 1] 2574 	pop	a
                           000825  2575 	Sstm8s_tim1$TIM1_ICInit$502 ==.
                           000825  2576 	Sstm8s_tim1$TIM1_ICInit$503 ==.
                                   2577 ; genLabel
      000825                       2578 00110$:
                           000825  2579 	Sstm8s_tim1$TIM1_ICInit$504 ==.
                                   2580 ;	../SPL/src/stm8s_tim1.c: 472: }
                                   2581 ; genEndFunction
      000825 85               [ 2] 2582 	popw	x
                           000826  2583 	Sstm8s_tim1$TIM1_ICInit$505 ==.
                           000826  2584 	Sstm8s_tim1$TIM1_ICInit$506 ==.
                           000826  2585 	XG$TIM1_ICInit$0$0 ==.
      000826 81               [ 4] 2586 	ret
                           000827  2587 	Sstm8s_tim1$TIM1_ICInit$507 ==.
                           000827  2588 	Sstm8s_tim1$TIM1_PWMIConfig$508 ==.
                                   2589 ;	../SPL/src/stm8s_tim1.c: 488: void TIM1_PWMIConfig(TIM1_Channel_TypeDef TIM1_Channel,
                                   2590 ; genLabel
                                   2591 ;	-----------------------------------------
                                   2592 ;	 function TIM1_PWMIConfig
                                   2593 ;	-----------------------------------------
                                   2594 ;	Register assignment might be sub-optimal.
                                   2595 ;	Stack space usage: 2 bytes.
      000827                       2596 _TIM1_PWMIConfig:
                           000827  2597 	Sstm8s_tim1$TIM1_PWMIConfig$509 ==.
      000827 89               [ 2] 2598 	pushw	x
                           000828  2599 	Sstm8s_tim1$TIM1_PWMIConfig$510 ==.
                           000828  2600 	Sstm8s_tim1$TIM1_PWMIConfig$511 ==.
                                   2601 ;	../SPL/src/stm8s_tim1.c: 498: assert_param(IS_TIM1_PWMI_CHANNEL_OK(TIM1_Channel));
                                   2602 ; genIfx
      000828 0D 05            [ 1] 2603 	tnz	(0x05, sp)
      00082A 26 03            [ 1] 2604 	jrne	00211$
      00082C CCr08r46         [ 2] 2605 	jp	00113$
      00082F                       2606 00211$:
                                   2607 ; genCmpEQorNE
      00082F 7B 05            [ 1] 2608 	ld	a, (0x05, sp)
      000831 4A               [ 1] 2609 	dec	a
      000832 26 03            [ 1] 2610 	jrne	00213$
      000834 CCr08r46         [ 2] 2611 	jp	00113$
      000837                       2612 00213$:
                           000837  2613 	Sstm8s_tim1$TIM1_PWMIConfig$512 ==.
                                   2614 ; skipping generated iCode
                                   2615 ; skipping iCode since result will be rematerialized
                                   2616 ; skipping iCode since result will be rematerialized
                                   2617 ; genIPush
      000837 4B F2            [ 1] 2618 	push	#0xf2
                           000839  2619 	Sstm8s_tim1$TIM1_PWMIConfig$513 ==.
      000839 4B 01            [ 1] 2620 	push	#0x01
                           00083B  2621 	Sstm8s_tim1$TIM1_PWMIConfig$514 ==.
      00083B 5F               [ 1] 2622 	clrw	x
      00083C 89               [ 2] 2623 	pushw	x
                           00083D  2624 	Sstm8s_tim1$TIM1_PWMIConfig$515 ==.
                                   2625 ; genIPush
      00083D 4Br00            [ 1] 2626 	push	#<(___str_0+0)
                           00083F  2627 	Sstm8s_tim1$TIM1_PWMIConfig$516 ==.
      00083F 4Bs00            [ 1] 2628 	push	#((___str_0+0) >> 8)
                           000841  2629 	Sstm8s_tim1$TIM1_PWMIConfig$517 ==.
                                   2630 ; genCall
      000841 CDr00r00         [ 4] 2631 	call	_assert_failed
      000844 5B 06            [ 2] 2632 	addw	sp, #6
                           000846  2633 	Sstm8s_tim1$TIM1_PWMIConfig$518 ==.
                                   2634 ; genLabel
      000846                       2635 00113$:
                           000846  2636 	Sstm8s_tim1$TIM1_PWMIConfig$519 ==.
                                   2637 ;	../SPL/src/stm8s_tim1.c: 499: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   2638 ; genCmpEQorNE
      000846 7B 06            [ 1] 2639 	ld	a, (0x06, sp)
      000848 4A               [ 1] 2640 	dec	a
      000849 26 07            [ 1] 2641 	jrne	00216$
      00084B A6 01            [ 1] 2642 	ld	a, #0x01
      00084D 6B 01            [ 1] 2643 	ld	(0x01, sp), a
      00084F CCr08r54         [ 2] 2644 	jp	00217$
      000852                       2645 00216$:
      000852 0F 01            [ 1] 2646 	clr	(0x01, sp)
      000854                       2647 00217$:
                           000854  2648 	Sstm8s_tim1$TIM1_PWMIConfig$520 ==.
                                   2649 ; genIfx
      000854 0D 06            [ 1] 2650 	tnz	(0x06, sp)
      000856 26 03            [ 1] 2651 	jrne	00218$
      000858 CCr08r71         [ 2] 2652 	jp	00118$
      00085B                       2653 00218$:
                                   2654 ; genIfx
      00085B 0D 01            [ 1] 2655 	tnz	(0x01, sp)
      00085D 27 03            [ 1] 2656 	jreq	00219$
      00085F CCr08r71         [ 2] 2657 	jp	00118$
      000862                       2658 00219$:
                                   2659 ; skipping iCode since result will be rematerialized
                                   2660 ; skipping iCode since result will be rematerialized
                                   2661 ; genIPush
      000862 4B F3            [ 1] 2662 	push	#0xf3
                           000864  2663 	Sstm8s_tim1$TIM1_PWMIConfig$521 ==.
      000864 4B 01            [ 1] 2664 	push	#0x01
                           000866  2665 	Sstm8s_tim1$TIM1_PWMIConfig$522 ==.
      000866 5F               [ 1] 2666 	clrw	x
      000867 89               [ 2] 2667 	pushw	x
                           000868  2668 	Sstm8s_tim1$TIM1_PWMIConfig$523 ==.
                                   2669 ; genIPush
      000868 4Br00            [ 1] 2670 	push	#<(___str_0+0)
                           00086A  2671 	Sstm8s_tim1$TIM1_PWMIConfig$524 ==.
      00086A 4Bs00            [ 1] 2672 	push	#((___str_0+0) >> 8)
                           00086C  2673 	Sstm8s_tim1$TIM1_PWMIConfig$525 ==.
                                   2674 ; genCall
      00086C CDr00r00         [ 4] 2675 	call	_assert_failed
      00086F 5B 06            [ 2] 2676 	addw	sp, #6
                           000871  2677 	Sstm8s_tim1$TIM1_PWMIConfig$526 ==.
                                   2678 ; genLabel
      000871                       2679 00118$:
                           000871  2680 	Sstm8s_tim1$TIM1_PWMIConfig$527 ==.
                                   2681 ;	../SPL/src/stm8s_tim1.c: 500: assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
                                   2682 ; genCmpEQorNE
      000871 7B 07            [ 1] 2683 	ld	a, (0x07, sp)
      000873 4A               [ 1] 2684 	dec	a
      000874 26 07            [ 1] 2685 	jrne	00221$
      000876 A6 01            [ 1] 2686 	ld	a, #0x01
      000878 6B 02            [ 1] 2687 	ld	(0x02, sp), a
      00087A CCr08r7F         [ 2] 2688 	jp	00222$
      00087D                       2689 00221$:
      00087D 0F 02            [ 1] 2690 	clr	(0x02, sp)
      00087F                       2691 00222$:
                           00087F  2692 	Sstm8s_tim1$TIM1_PWMIConfig$528 ==.
                                   2693 ; genIfx
      00087F 0D 02            [ 1] 2694 	tnz	(0x02, sp)
      000881 27 03            [ 1] 2695 	jreq	00223$
      000883 CCr08rA7         [ 2] 2696 	jp	00123$
      000886                       2697 00223$:
                                   2698 ; genCmpEQorNE
      000886 7B 07            [ 1] 2699 	ld	a, (0x07, sp)
      000888 A1 02            [ 1] 2700 	cp	a, #0x02
      00088A 26 03            [ 1] 2701 	jrne	00225$
      00088C CCr08rA7         [ 2] 2702 	jp	00123$
      00088F                       2703 00225$:
                           00088F  2704 	Sstm8s_tim1$TIM1_PWMIConfig$529 ==.
                                   2705 ; skipping generated iCode
                                   2706 ; genCmpEQorNE
      00088F 7B 07            [ 1] 2707 	ld	a, (0x07, sp)
      000891 A1 03            [ 1] 2708 	cp	a, #0x03
      000893 26 03            [ 1] 2709 	jrne	00228$
      000895 CCr08rA7         [ 2] 2710 	jp	00123$
      000898                       2711 00228$:
                           000898  2712 	Sstm8s_tim1$TIM1_PWMIConfig$530 ==.
                                   2713 ; skipping generated iCode
                                   2714 ; skipping iCode since result will be rematerialized
                                   2715 ; skipping iCode since result will be rematerialized
                                   2716 ; genIPush
      000898 4B F4            [ 1] 2717 	push	#0xf4
                           00089A  2718 	Sstm8s_tim1$TIM1_PWMIConfig$531 ==.
      00089A 4B 01            [ 1] 2719 	push	#0x01
                           00089C  2720 	Sstm8s_tim1$TIM1_PWMIConfig$532 ==.
      00089C 5F               [ 1] 2721 	clrw	x
      00089D 89               [ 2] 2722 	pushw	x
                           00089E  2723 	Sstm8s_tim1$TIM1_PWMIConfig$533 ==.
                                   2724 ; genIPush
      00089E 4Br00            [ 1] 2725 	push	#<(___str_0+0)
                           0008A0  2726 	Sstm8s_tim1$TIM1_PWMIConfig$534 ==.
      0008A0 4Bs00            [ 1] 2727 	push	#((___str_0+0) >> 8)
                           0008A2  2728 	Sstm8s_tim1$TIM1_PWMIConfig$535 ==.
                                   2729 ; genCall
      0008A2 CDr00r00         [ 4] 2730 	call	_assert_failed
      0008A5 5B 06            [ 2] 2731 	addw	sp, #6
                           0008A7  2732 	Sstm8s_tim1$TIM1_PWMIConfig$536 ==.
                                   2733 ; genLabel
      0008A7                       2734 00123$:
                           0008A7  2735 	Sstm8s_tim1$TIM1_PWMIConfig$537 ==.
                                   2736 ;	../SPL/src/stm8s_tim1.c: 501: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
                                   2737 ; genIfx
      0008A7 0D 08            [ 1] 2738 	tnz	(0x08, sp)
      0008A9 26 03            [ 1] 2739 	jrne	00230$
      0008AB CCr08rD8         [ 2] 2740 	jp	00131$
      0008AE                       2741 00230$:
                                   2742 ; genCmpEQorNE
      0008AE 7B 08            [ 1] 2743 	ld	a, (0x08, sp)
      0008B0 A1 04            [ 1] 2744 	cp	a, #0x04
      0008B2 26 03            [ 1] 2745 	jrne	00232$
      0008B4 CCr08rD8         [ 2] 2746 	jp	00131$
      0008B7                       2747 00232$:
                           0008B7  2748 	Sstm8s_tim1$TIM1_PWMIConfig$538 ==.
                                   2749 ; skipping generated iCode
                                   2750 ; genCmpEQorNE
      0008B7 7B 08            [ 1] 2751 	ld	a, (0x08, sp)
      0008B9 A1 08            [ 1] 2752 	cp	a, #0x08
      0008BB 26 03            [ 1] 2753 	jrne	00235$
      0008BD CCr08rD8         [ 2] 2754 	jp	00131$
      0008C0                       2755 00235$:
                           0008C0  2756 	Sstm8s_tim1$TIM1_PWMIConfig$539 ==.
                                   2757 ; skipping generated iCode
                                   2758 ; genCmpEQorNE
      0008C0 7B 08            [ 1] 2759 	ld	a, (0x08, sp)
      0008C2 A1 0C            [ 1] 2760 	cp	a, #0x0c
      0008C4 26 03            [ 1] 2761 	jrne	00238$
      0008C6 CCr08rD8         [ 2] 2762 	jp	00131$
      0008C9                       2763 00238$:
                           0008C9  2764 	Sstm8s_tim1$TIM1_PWMIConfig$540 ==.
                                   2765 ; skipping generated iCode
                                   2766 ; skipping iCode since result will be rematerialized
                                   2767 ; skipping iCode since result will be rematerialized
                                   2768 ; genIPush
      0008C9 4B F5            [ 1] 2769 	push	#0xf5
                           0008CB  2770 	Sstm8s_tim1$TIM1_PWMIConfig$541 ==.
      0008CB 4B 01            [ 1] 2771 	push	#0x01
                           0008CD  2772 	Sstm8s_tim1$TIM1_PWMIConfig$542 ==.
      0008CD 5F               [ 1] 2773 	clrw	x
      0008CE 89               [ 2] 2774 	pushw	x
                           0008CF  2775 	Sstm8s_tim1$TIM1_PWMIConfig$543 ==.
                                   2776 ; genIPush
      0008CF 4Br00            [ 1] 2777 	push	#<(___str_0+0)
                           0008D1  2778 	Sstm8s_tim1$TIM1_PWMIConfig$544 ==.
      0008D1 4Bs00            [ 1] 2779 	push	#((___str_0+0) >> 8)
                           0008D3  2780 	Sstm8s_tim1$TIM1_PWMIConfig$545 ==.
                                   2781 ; genCall
      0008D3 CDr00r00         [ 4] 2782 	call	_assert_failed
      0008D6 5B 06            [ 2] 2783 	addw	sp, #6
                           0008D8  2784 	Sstm8s_tim1$TIM1_PWMIConfig$546 ==.
                                   2785 ; genLabel
      0008D8                       2786 00131$:
                           0008D8  2787 	Sstm8s_tim1$TIM1_PWMIConfig$547 ==.
                                   2788 ;	../SPL/src/stm8s_tim1.c: 504: if (TIM1_ICPolarity != TIM1_ICPOLARITY_FALLING)
                                   2789 ; genIfx
      0008D8 0D 01            [ 1] 2790 	tnz	(0x01, sp)
      0008DA 27 03            [ 1] 2791 	jreq	00240$
      0008DC CCr08rE6         [ 2] 2792 	jp	00102$
      0008DF                       2793 00240$:
                           0008DF  2794 	Sstm8s_tim1$TIM1_PWMIConfig$548 ==.
                           0008DF  2795 	Sstm8s_tim1$TIM1_PWMIConfig$549 ==.
                                   2796 ;	../SPL/src/stm8s_tim1.c: 506: icpolarity = TIM1_ICPOLARITY_FALLING;
                                   2797 ; genAssign
      0008DF A6 01            [ 1] 2798 	ld	a, #0x01
      0008E1 6B 01            [ 1] 2799 	ld	(0x01, sp), a
                           0008E3  2800 	Sstm8s_tim1$TIM1_PWMIConfig$550 ==.
                                   2801 ; genGoto
      0008E3 CCr08rE8         [ 2] 2802 	jp	00103$
                                   2803 ; genLabel
      0008E6                       2804 00102$:
                           0008E6  2805 	Sstm8s_tim1$TIM1_PWMIConfig$551 ==.
                           0008E6  2806 	Sstm8s_tim1$TIM1_PWMIConfig$552 ==.
                                   2807 ;	../SPL/src/stm8s_tim1.c: 510: icpolarity = TIM1_ICPOLARITY_RISING;
                                   2808 ; genAssign
      0008E6 0F 01            [ 1] 2809 	clr	(0x01, sp)
                           0008E8  2810 	Sstm8s_tim1$TIM1_PWMIConfig$553 ==.
                                   2811 ; genLabel
      0008E8                       2812 00103$:
                           0008E8  2813 	Sstm8s_tim1$TIM1_PWMIConfig$554 ==.
                                   2814 ;	../SPL/src/stm8s_tim1.c: 514: if (TIM1_ICSelection == TIM1_ICSELECTION_DIRECTTI)
                                   2815 ; genAssign
      0008E8 7B 02            [ 1] 2816 	ld	a, (0x02, sp)
                                   2817 ; genIfx
      0008EA 4D               [ 1] 2818 	tnz	a
      0008EB 26 03            [ 1] 2819 	jrne	00241$
      0008ED CCr08rF7         [ 2] 2820 	jp	00105$
      0008F0                       2821 00241$:
                           0008F0  2822 	Sstm8s_tim1$TIM1_PWMIConfig$555 ==.
                           0008F0  2823 	Sstm8s_tim1$TIM1_PWMIConfig$556 ==.
                                   2824 ;	../SPL/src/stm8s_tim1.c: 516: icselection = TIM1_ICSELECTION_INDIRECTTI;
                                   2825 ; genAssign
      0008F0 A6 02            [ 1] 2826 	ld	a, #0x02
      0008F2 6B 02            [ 1] 2827 	ld	(0x02, sp), a
                           0008F4  2828 	Sstm8s_tim1$TIM1_PWMIConfig$557 ==.
                                   2829 ; genGoto
      0008F4 CCr08rFB         [ 2] 2830 	jp	00106$
                                   2831 ; genLabel
      0008F7                       2832 00105$:
                           0008F7  2833 	Sstm8s_tim1$TIM1_PWMIConfig$558 ==.
                           0008F7  2834 	Sstm8s_tim1$TIM1_PWMIConfig$559 ==.
                                   2835 ;	../SPL/src/stm8s_tim1.c: 520: icselection = TIM1_ICSELECTION_DIRECTTI;
                                   2836 ; genAssign
      0008F7 A6 01            [ 1] 2837 	ld	a, #0x01
      0008F9 6B 02            [ 1] 2838 	ld	(0x02, sp), a
                           0008FB  2839 	Sstm8s_tim1$TIM1_PWMIConfig$560 ==.
                                   2840 ; genLabel
      0008FB                       2841 00106$:
                           0008FB  2842 	Sstm8s_tim1$TIM1_PWMIConfig$561 ==.
                                   2843 ;	../SPL/src/stm8s_tim1.c: 523: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   2844 ; genIfx
      0008FB 0D 05            [ 1] 2845 	tnz	(0x05, sp)
      0008FD 27 03            [ 1] 2846 	jreq	00242$
      0008FF CCr09r2F         [ 2] 2847 	jp	00108$
      000902                       2848 00242$:
                           000902  2849 	Sstm8s_tim1$TIM1_PWMIConfig$562 ==.
                           000902  2850 	Sstm8s_tim1$TIM1_PWMIConfig$563 ==.
                                   2851 ;	../SPL/src/stm8s_tim1.c: 526: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
                                   2852 ; genIPush
      000902 7B 09            [ 1] 2853 	ld	a, (0x09, sp)
      000904 88               [ 1] 2854 	push	a
                           000905  2855 	Sstm8s_tim1$TIM1_PWMIConfig$564 ==.
                                   2856 ; genIPush
      000905 7B 08            [ 1] 2857 	ld	a, (0x08, sp)
      000907 88               [ 1] 2858 	push	a
                           000908  2859 	Sstm8s_tim1$TIM1_PWMIConfig$565 ==.
                                   2860 ; genIPush
      000908 7B 08            [ 1] 2861 	ld	a, (0x08, sp)
      00090A 88               [ 1] 2862 	push	a
                           00090B  2863 	Sstm8s_tim1$TIM1_PWMIConfig$566 ==.
                                   2864 ; genCall
      00090B CDr19r54         [ 4] 2865 	call	_TI1_Config
      00090E 5B 03            [ 2] 2866 	addw	sp, #3
                           000910  2867 	Sstm8s_tim1$TIM1_PWMIConfig$567 ==.
                           000910  2868 	Sstm8s_tim1$TIM1_PWMIConfig$568 ==.
                                   2869 ;	../SPL/src/stm8s_tim1.c: 530: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2870 ; genIPush
      000910 7B 08            [ 1] 2871 	ld	a, (0x08, sp)
      000912 88               [ 1] 2872 	push	a
                           000913  2873 	Sstm8s_tim1$TIM1_PWMIConfig$569 ==.
                                   2874 ; genCall
      000913 CDr16r65         [ 4] 2875 	call	_TIM1_SetIC1Prescaler
      000916 84               [ 1] 2876 	pop	a
                           000917  2877 	Sstm8s_tim1$TIM1_PWMIConfig$570 ==.
                           000917  2878 	Sstm8s_tim1$TIM1_PWMIConfig$571 ==.
                                   2879 ;	../SPL/src/stm8s_tim1.c: 533: TI2_Config(icpolarity, icselection, TIM1_ICFilter);
                                   2880 ; genIPush
      000917 7B 09            [ 1] 2881 	ld	a, (0x09, sp)
      000919 88               [ 1] 2882 	push	a
                           00091A  2883 	Sstm8s_tim1$TIM1_PWMIConfig$572 ==.
                                   2884 ; genIPush
      00091A 7B 03            [ 1] 2885 	ld	a, (0x03, sp)
      00091C 88               [ 1] 2886 	push	a
                           00091D  2887 	Sstm8s_tim1$TIM1_PWMIConfig$573 ==.
                                   2888 ; genIPush
      00091D 7B 03            [ 1] 2889 	ld	a, (0x03, sp)
      00091F 88               [ 1] 2890 	push	a
                           000920  2891 	Sstm8s_tim1$TIM1_PWMIConfig$574 ==.
                                   2892 ; genCall
      000920 CDr19r91         [ 4] 2893 	call	_TI2_Config
      000923 5B 03            [ 2] 2894 	addw	sp, #3
                           000925  2895 	Sstm8s_tim1$TIM1_PWMIConfig$575 ==.
                           000925  2896 	Sstm8s_tim1$TIM1_PWMIConfig$576 ==.
                                   2897 ;	../SPL/src/stm8s_tim1.c: 536: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2898 ; genIPush
      000925 7B 08            [ 1] 2899 	ld	a, (0x08, sp)
      000927 88               [ 1] 2900 	push	a
                           000928  2901 	Sstm8s_tim1$TIM1_PWMIConfig$577 ==.
                                   2902 ; genCall
      000928 CDr16rA1         [ 4] 2903 	call	_TIM1_SetIC2Prescaler
      00092B 84               [ 1] 2904 	pop	a
                           00092C  2905 	Sstm8s_tim1$TIM1_PWMIConfig$578 ==.
                           00092C  2906 	Sstm8s_tim1$TIM1_PWMIConfig$579 ==.
                                   2907 ; genGoto
      00092C CCr09r59         [ 2] 2908 	jp	00110$
                                   2909 ; genLabel
      00092F                       2910 00108$:
                           00092F  2911 	Sstm8s_tim1$TIM1_PWMIConfig$580 ==.
                           00092F  2912 	Sstm8s_tim1$TIM1_PWMIConfig$581 ==.
                                   2913 ;	../SPL/src/stm8s_tim1.c: 541: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
                                   2914 ; genIPush
      00092F 7B 09            [ 1] 2915 	ld	a, (0x09, sp)
      000931 88               [ 1] 2916 	push	a
                           000932  2917 	Sstm8s_tim1$TIM1_PWMIConfig$582 ==.
                                   2918 ; genIPush
      000932 7B 08            [ 1] 2919 	ld	a, (0x08, sp)
      000934 88               [ 1] 2920 	push	a
                           000935  2921 	Sstm8s_tim1$TIM1_PWMIConfig$583 ==.
                                   2922 ; genIPush
      000935 7B 08            [ 1] 2923 	ld	a, (0x08, sp)
      000937 88               [ 1] 2924 	push	a
                           000938  2925 	Sstm8s_tim1$TIM1_PWMIConfig$584 ==.
                                   2926 ; genCall
      000938 CDr19r91         [ 4] 2927 	call	_TI2_Config
      00093B 5B 03            [ 2] 2928 	addw	sp, #3
                           00093D  2929 	Sstm8s_tim1$TIM1_PWMIConfig$585 ==.
                           00093D  2930 	Sstm8s_tim1$TIM1_PWMIConfig$586 ==.
                                   2931 ;	../SPL/src/stm8s_tim1.c: 545: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2932 ; genIPush
      00093D 7B 08            [ 1] 2933 	ld	a, (0x08, sp)
      00093F 88               [ 1] 2934 	push	a
                           000940  2935 	Sstm8s_tim1$TIM1_PWMIConfig$587 ==.
                                   2936 ; genCall
      000940 CDr16rA1         [ 4] 2937 	call	_TIM1_SetIC2Prescaler
      000943 84               [ 1] 2938 	pop	a
                           000944  2939 	Sstm8s_tim1$TIM1_PWMIConfig$588 ==.
                           000944  2940 	Sstm8s_tim1$TIM1_PWMIConfig$589 ==.
                                   2941 ;	../SPL/src/stm8s_tim1.c: 548: TI1_Config(icpolarity, icselection, TIM1_ICFilter);
                                   2942 ; genIPush
      000944 7B 09            [ 1] 2943 	ld	a, (0x09, sp)
      000946 88               [ 1] 2944 	push	a
                           000947  2945 	Sstm8s_tim1$TIM1_PWMIConfig$590 ==.
                                   2946 ; genIPush
      000947 7B 03            [ 1] 2947 	ld	a, (0x03, sp)
      000949 88               [ 1] 2948 	push	a
                           00094A  2949 	Sstm8s_tim1$TIM1_PWMIConfig$591 ==.
                                   2950 ; genIPush
      00094A 7B 03            [ 1] 2951 	ld	a, (0x03, sp)
      00094C 88               [ 1] 2952 	push	a
                           00094D  2953 	Sstm8s_tim1$TIM1_PWMIConfig$592 ==.
                                   2954 ; genCall
      00094D CDr19r54         [ 4] 2955 	call	_TI1_Config
      000950 5B 03            [ 2] 2956 	addw	sp, #3
                           000952  2957 	Sstm8s_tim1$TIM1_PWMIConfig$593 ==.
                           000952  2958 	Sstm8s_tim1$TIM1_PWMIConfig$594 ==.
                                   2959 ;	../SPL/src/stm8s_tim1.c: 551: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2960 ; genIPush
      000952 7B 08            [ 1] 2961 	ld	a, (0x08, sp)
      000954 88               [ 1] 2962 	push	a
                           000955  2963 	Sstm8s_tim1$TIM1_PWMIConfig$595 ==.
                                   2964 ; genCall
      000955 CDr16r65         [ 4] 2965 	call	_TIM1_SetIC1Prescaler
      000958 84               [ 1] 2966 	pop	a
                           000959  2967 	Sstm8s_tim1$TIM1_PWMIConfig$596 ==.
                           000959  2968 	Sstm8s_tim1$TIM1_PWMIConfig$597 ==.
                                   2969 ; genLabel
      000959                       2970 00110$:
                           000959  2971 	Sstm8s_tim1$TIM1_PWMIConfig$598 ==.
                                   2972 ;	../SPL/src/stm8s_tim1.c: 553: }
                                   2973 ; genEndFunction
      000959 85               [ 2] 2974 	popw	x
                           00095A  2975 	Sstm8s_tim1$TIM1_PWMIConfig$599 ==.
                           00095A  2976 	Sstm8s_tim1$TIM1_PWMIConfig$600 ==.
                           00095A  2977 	XG$TIM1_PWMIConfig$0$0 ==.
      00095A 81               [ 4] 2978 	ret
                           00095B  2979 	Sstm8s_tim1$TIM1_PWMIConfig$601 ==.
                           00095B  2980 	Sstm8s_tim1$TIM1_Cmd$602 ==.
                                   2981 ;	../SPL/src/stm8s_tim1.c: 561: void TIM1_Cmd(FunctionalState NewState)
                                   2982 ; genLabel
                                   2983 ;	-----------------------------------------
                                   2984 ;	 function TIM1_Cmd
                                   2985 ;	-----------------------------------------
                                   2986 ;	Register assignment is optimal.
                                   2987 ;	Stack space usage: 0 bytes.
      00095B                       2988 _TIM1_Cmd:
                           00095B  2989 	Sstm8s_tim1$TIM1_Cmd$603 ==.
                           00095B  2990 	Sstm8s_tim1$TIM1_Cmd$604 ==.
                                   2991 ;	../SPL/src/stm8s_tim1.c: 564: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   2992 ; genIfx
      00095B 0D 03            [ 1] 2993 	tnz	(0x03, sp)
      00095D 26 03            [ 1] 2994 	jrne	00126$
      00095F CCr09r79         [ 2] 2995 	jp	00107$
      000962                       2996 00126$:
                                   2997 ; genCmpEQorNE
      000962 7B 03            [ 1] 2998 	ld	a, (0x03, sp)
      000964 4A               [ 1] 2999 	dec	a
      000965 26 03            [ 1] 3000 	jrne	00128$
      000967 CCr09r79         [ 2] 3001 	jp	00107$
      00096A                       3002 00128$:
                           00096A  3003 	Sstm8s_tim1$TIM1_Cmd$605 ==.
                                   3004 ; skipping generated iCode
                                   3005 ; skipping iCode since result will be rematerialized
                                   3006 ; skipping iCode since result will be rematerialized
                                   3007 ; genIPush
      00096A 4B 34            [ 1] 3008 	push	#0x34
                           00096C  3009 	Sstm8s_tim1$TIM1_Cmd$606 ==.
      00096C 4B 02            [ 1] 3010 	push	#0x02
                           00096E  3011 	Sstm8s_tim1$TIM1_Cmd$607 ==.
      00096E 5F               [ 1] 3012 	clrw	x
      00096F 89               [ 2] 3013 	pushw	x
                           000970  3014 	Sstm8s_tim1$TIM1_Cmd$608 ==.
                                   3015 ; genIPush
      000970 4Br00            [ 1] 3016 	push	#<(___str_0+0)
                           000972  3017 	Sstm8s_tim1$TIM1_Cmd$609 ==.
      000972 4Bs00            [ 1] 3018 	push	#((___str_0+0) >> 8)
                           000974  3019 	Sstm8s_tim1$TIM1_Cmd$610 ==.
                                   3020 ; genCall
      000974 CDr00r00         [ 4] 3021 	call	_assert_failed
      000977 5B 06            [ 2] 3022 	addw	sp, #6
                           000979  3023 	Sstm8s_tim1$TIM1_Cmd$611 ==.
                                   3024 ; genLabel
      000979                       3025 00107$:
                           000979  3026 	Sstm8s_tim1$TIM1_Cmd$612 ==.
                                   3027 ;	../SPL/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
                                   3028 ; genPointerGet
      000979 C6 52 50         [ 1] 3029 	ld	a, 0x5250
                           00097C  3030 	Sstm8s_tim1$TIM1_Cmd$613 ==.
                                   3031 ;	../SPL/src/stm8s_tim1.c: 567: if (NewState != DISABLE)
                                   3032 ; genIfx
      00097C 0D 03            [ 1] 3033 	tnz	(0x03, sp)
      00097E 26 03            [ 1] 3034 	jrne	00130$
      000980 CCr09r8B         [ 2] 3035 	jp	00102$
      000983                       3036 00130$:
                           000983  3037 	Sstm8s_tim1$TIM1_Cmd$614 ==.
                           000983  3038 	Sstm8s_tim1$TIM1_Cmd$615 ==.
                                   3039 ;	../SPL/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
                                   3040 ; genOr
      000983 AA 01            [ 1] 3041 	or	a, #0x01
                                   3042 ; genPointerSet
      000985 C7 52 50         [ 1] 3043 	ld	0x5250, a
                           000988  3044 	Sstm8s_tim1$TIM1_Cmd$616 ==.
                                   3045 ; genGoto
      000988 CCr09r90         [ 2] 3046 	jp	00104$
                                   3047 ; genLabel
      00098B                       3048 00102$:
                           00098B  3049 	Sstm8s_tim1$TIM1_Cmd$617 ==.
                           00098B  3050 	Sstm8s_tim1$TIM1_Cmd$618 ==.
                                   3051 ;	../SPL/src/stm8s_tim1.c: 573: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_CEN);
                                   3052 ; genAnd
      00098B A4 FE            [ 1] 3053 	and	a, #0xfe
                                   3054 ; genPointerSet
      00098D C7 52 50         [ 1] 3055 	ld	0x5250, a
                           000990  3056 	Sstm8s_tim1$TIM1_Cmd$619 ==.
                                   3057 ; genLabel
      000990                       3058 00104$:
                           000990  3059 	Sstm8s_tim1$TIM1_Cmd$620 ==.
                                   3060 ;	../SPL/src/stm8s_tim1.c: 575: }
                                   3061 ; genEndFunction
                           000990  3062 	Sstm8s_tim1$TIM1_Cmd$621 ==.
                           000990  3063 	XG$TIM1_Cmd$0$0 ==.
      000990 81               [ 4] 3064 	ret
                           000991  3065 	Sstm8s_tim1$TIM1_Cmd$622 ==.
                           000991  3066 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$623 ==.
                                   3067 ;	../SPL/src/stm8s_tim1.c: 583: void TIM1_CtrlPWMOutputs(FunctionalState NewState)
                                   3068 ; genLabel
                                   3069 ;	-----------------------------------------
                                   3070 ;	 function TIM1_CtrlPWMOutputs
                                   3071 ;	-----------------------------------------
                                   3072 ;	Register assignment is optimal.
                                   3073 ;	Stack space usage: 0 bytes.
      000991                       3074 _TIM1_CtrlPWMOutputs:
                           000991  3075 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$624 ==.
                           000991  3076 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$625 ==.
                                   3077 ;	../SPL/src/stm8s_tim1.c: 586: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3078 ; genIfx
      000991 0D 03            [ 1] 3079 	tnz	(0x03, sp)
      000993 26 03            [ 1] 3080 	jrne	00126$
      000995 CCr09rAF         [ 2] 3081 	jp	00107$
      000998                       3082 00126$:
                                   3083 ; genCmpEQorNE
      000998 7B 03            [ 1] 3084 	ld	a, (0x03, sp)
      00099A 4A               [ 1] 3085 	dec	a
      00099B 26 03            [ 1] 3086 	jrne	00128$
      00099D CCr09rAF         [ 2] 3087 	jp	00107$
      0009A0                       3088 00128$:
                           0009A0  3089 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$626 ==.
                                   3090 ; skipping generated iCode
                                   3091 ; skipping iCode since result will be rematerialized
                                   3092 ; skipping iCode since result will be rematerialized
                                   3093 ; genIPush
      0009A0 4B 4A            [ 1] 3094 	push	#0x4a
                           0009A2  3095 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$627 ==.
      0009A2 4B 02            [ 1] 3096 	push	#0x02
                           0009A4  3097 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$628 ==.
      0009A4 5F               [ 1] 3098 	clrw	x
      0009A5 89               [ 2] 3099 	pushw	x
                           0009A6  3100 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$629 ==.
                                   3101 ; genIPush
      0009A6 4Br00            [ 1] 3102 	push	#<(___str_0+0)
                           0009A8  3103 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$630 ==.
      0009A8 4Bs00            [ 1] 3104 	push	#((___str_0+0) >> 8)
                           0009AA  3105 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$631 ==.
                                   3106 ; genCall
      0009AA CDr00r00         [ 4] 3107 	call	_assert_failed
      0009AD 5B 06            [ 2] 3108 	addw	sp, #6
                           0009AF  3109 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$632 ==.
                                   3110 ; genLabel
      0009AF                       3111 00107$:
                           0009AF  3112 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$633 ==.
                                   3113 ;	../SPL/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
                                   3114 ; genPointerGet
      0009AF C6 52 6D         [ 1] 3115 	ld	a, 0x526d
                           0009B2  3116 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$634 ==.
                                   3117 ;	../SPL/src/stm8s_tim1.c: 590: if (NewState != DISABLE)
                                   3118 ; genIfx
      0009B2 0D 03            [ 1] 3119 	tnz	(0x03, sp)
      0009B4 26 03            [ 1] 3120 	jrne	00130$
      0009B6 CCr09rC1         [ 2] 3121 	jp	00102$
      0009B9                       3122 00130$:
                           0009B9  3123 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$635 ==.
                           0009B9  3124 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$636 ==.
                                   3125 ;	../SPL/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
                                   3126 ; genOr
      0009B9 AA 80            [ 1] 3127 	or	a, #0x80
                                   3128 ; genPointerSet
      0009BB C7 52 6D         [ 1] 3129 	ld	0x526d, a
                           0009BE  3130 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$637 ==.
                                   3131 ; genGoto
      0009BE CCr09rC6         [ 2] 3132 	jp	00104$
                                   3133 ; genLabel
      0009C1                       3134 00102$:
                           0009C1  3135 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$638 ==.
                           0009C1  3136 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$639 ==.
                                   3137 ;	../SPL/src/stm8s_tim1.c: 596: TIM1->BKR &= (uint8_t)(~TIM1_BKR_MOE);
                                   3138 ; genAnd
      0009C1 A4 7F            [ 1] 3139 	and	a, #0x7f
                                   3140 ; genPointerSet
      0009C3 C7 52 6D         [ 1] 3141 	ld	0x526d, a
                           0009C6  3142 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$640 ==.
                                   3143 ; genLabel
      0009C6                       3144 00104$:
                           0009C6  3145 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$641 ==.
                                   3146 ;	../SPL/src/stm8s_tim1.c: 598: }
                                   3147 ; genEndFunction
                           0009C6  3148 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$642 ==.
                           0009C6  3149 	XG$TIM1_CtrlPWMOutputs$0$0 ==.
      0009C6 81               [ 4] 3150 	ret
                           0009C7  3151 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$643 ==.
                           0009C7  3152 	Sstm8s_tim1$TIM1_ITConfig$644 ==.
                                   3153 ;	../SPL/src/stm8s_tim1.c: 617: void TIM1_ITConfig(TIM1_IT_TypeDef  TIM1_IT, FunctionalState NewState)
                                   3154 ; genLabel
                                   3155 ;	-----------------------------------------
                                   3156 ;	 function TIM1_ITConfig
                                   3157 ;	-----------------------------------------
                                   3158 ;	Register assignment is optimal.
                                   3159 ;	Stack space usage: 1 bytes.
      0009C7                       3160 _TIM1_ITConfig:
                           0009C7  3161 	Sstm8s_tim1$TIM1_ITConfig$645 ==.
      0009C7 88               [ 1] 3162 	push	a
                           0009C8  3163 	Sstm8s_tim1$TIM1_ITConfig$646 ==.
                           0009C8  3164 	Sstm8s_tim1$TIM1_ITConfig$647 ==.
                                   3165 ;	../SPL/src/stm8s_tim1.c: 620: assert_param(IS_TIM1_IT_OK(TIM1_IT));
                                   3166 ; genIfx
      0009C8 0D 04            [ 1] 3167 	tnz	(0x04, sp)
      0009CA 27 03            [ 1] 3168 	jreq	00133$
      0009CC CCr09rDE         [ 2] 3169 	jp	00107$
      0009CF                       3170 00133$:
                                   3171 ; skipping iCode since result will be rematerialized
                                   3172 ; skipping iCode since result will be rematerialized
                                   3173 ; genIPush
      0009CF 4B 6C            [ 1] 3174 	push	#0x6c
                           0009D1  3175 	Sstm8s_tim1$TIM1_ITConfig$648 ==.
      0009D1 4B 02            [ 1] 3176 	push	#0x02
                           0009D3  3177 	Sstm8s_tim1$TIM1_ITConfig$649 ==.
      0009D3 5F               [ 1] 3178 	clrw	x
      0009D4 89               [ 2] 3179 	pushw	x
                           0009D5  3180 	Sstm8s_tim1$TIM1_ITConfig$650 ==.
                                   3181 ; genIPush
      0009D5 4Br00            [ 1] 3182 	push	#<(___str_0+0)
                           0009D7  3183 	Sstm8s_tim1$TIM1_ITConfig$651 ==.
      0009D7 4Bs00            [ 1] 3184 	push	#((___str_0+0) >> 8)
                           0009D9  3185 	Sstm8s_tim1$TIM1_ITConfig$652 ==.
                                   3186 ; genCall
      0009D9 CDr00r00         [ 4] 3187 	call	_assert_failed
      0009DC 5B 06            [ 2] 3188 	addw	sp, #6
                           0009DE  3189 	Sstm8s_tim1$TIM1_ITConfig$653 ==.
                                   3190 ; genLabel
      0009DE                       3191 00107$:
                           0009DE  3192 	Sstm8s_tim1$TIM1_ITConfig$654 ==.
                                   3193 ;	../SPL/src/stm8s_tim1.c: 621: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3194 ; genIfx
      0009DE 0D 05            [ 1] 3195 	tnz	(0x05, sp)
      0009E0 26 03            [ 1] 3196 	jrne	00134$
      0009E2 CCr09rFC         [ 2] 3197 	jp	00109$
      0009E5                       3198 00134$:
                                   3199 ; genCmpEQorNE
      0009E5 7B 05            [ 1] 3200 	ld	a, (0x05, sp)
      0009E7 4A               [ 1] 3201 	dec	a
      0009E8 26 03            [ 1] 3202 	jrne	00136$
      0009EA CCr09rFC         [ 2] 3203 	jp	00109$
      0009ED                       3204 00136$:
                           0009ED  3205 	Sstm8s_tim1$TIM1_ITConfig$655 ==.
                                   3206 ; skipping generated iCode
                                   3207 ; skipping iCode since result will be rematerialized
                                   3208 ; skipping iCode since result will be rematerialized
                                   3209 ; genIPush
      0009ED 4B 6D            [ 1] 3210 	push	#0x6d
                           0009EF  3211 	Sstm8s_tim1$TIM1_ITConfig$656 ==.
      0009EF 4B 02            [ 1] 3212 	push	#0x02
                           0009F1  3213 	Sstm8s_tim1$TIM1_ITConfig$657 ==.
      0009F1 5F               [ 1] 3214 	clrw	x
      0009F2 89               [ 2] 3215 	pushw	x
                           0009F3  3216 	Sstm8s_tim1$TIM1_ITConfig$658 ==.
                                   3217 ; genIPush
      0009F3 4Br00            [ 1] 3218 	push	#<(___str_0+0)
                           0009F5  3219 	Sstm8s_tim1$TIM1_ITConfig$659 ==.
      0009F5 4Bs00            [ 1] 3220 	push	#((___str_0+0) >> 8)
                           0009F7  3221 	Sstm8s_tim1$TIM1_ITConfig$660 ==.
                                   3222 ; genCall
      0009F7 CDr00r00         [ 4] 3223 	call	_assert_failed
      0009FA 5B 06            [ 2] 3224 	addw	sp, #6
                           0009FC  3225 	Sstm8s_tim1$TIM1_ITConfig$661 ==.
                                   3226 ; genLabel
      0009FC                       3227 00109$:
                           0009FC  3228 	Sstm8s_tim1$TIM1_ITConfig$662 ==.
                                   3229 ;	../SPL/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
                                   3230 ; genPointerGet
      0009FC C6 52 54         [ 1] 3231 	ld	a, 0x5254
                           0009FF  3232 	Sstm8s_tim1$TIM1_ITConfig$663 ==.
                                   3233 ;	../SPL/src/stm8s_tim1.c: 623: if (NewState != DISABLE)
                                   3234 ; genIfx
      0009FF 0D 05            [ 1] 3235 	tnz	(0x05, sp)
      000A01 26 03            [ 1] 3236 	jrne	00138$
      000A03 CCr0Ar0E         [ 2] 3237 	jp	00102$
      000A06                       3238 00138$:
                           000A06  3239 	Sstm8s_tim1$TIM1_ITConfig$664 ==.
                           000A06  3240 	Sstm8s_tim1$TIM1_ITConfig$665 ==.
                                   3241 ;	../SPL/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
                                   3242 ; genOr
      000A06 1A 04            [ 1] 3243 	or	a, (0x04, sp)
                                   3244 ; genPointerSet
      000A08 C7 52 54         [ 1] 3245 	ld	0x5254, a
                           000A0B  3246 	Sstm8s_tim1$TIM1_ITConfig$666 ==.
                                   3247 ; genGoto
      000A0B CCr0Ar1A         [ 2] 3248 	jp	00104$
                                   3249 ; genLabel
      000A0E                       3250 00102$:
                           000A0E  3251 	Sstm8s_tim1$TIM1_ITConfig$667 ==.
                           000A0E  3252 	Sstm8s_tim1$TIM1_ITConfig$668 ==.
                                   3253 ;	../SPL/src/stm8s_tim1.c: 631: TIM1->IER &= (uint8_t)(~(uint8_t)TIM1_IT);
                                   3254 ; genCpl
      000A0E 88               [ 1] 3255 	push	a
                           000A0F  3256 	Sstm8s_tim1$TIM1_ITConfig$669 ==.
      000A0F 7B 05            [ 1] 3257 	ld	a, (0x05, sp)
      000A11 43               [ 1] 3258 	cpl	a
      000A12 6B 02            [ 1] 3259 	ld	(0x02, sp), a
      000A14 84               [ 1] 3260 	pop	a
                           000A15  3261 	Sstm8s_tim1$TIM1_ITConfig$670 ==.
                                   3262 ; genAnd
      000A15 14 01            [ 1] 3263 	and	a, (0x01, sp)
                                   3264 ; genPointerSet
      000A17 C7 52 54         [ 1] 3265 	ld	0x5254, a
                           000A1A  3266 	Sstm8s_tim1$TIM1_ITConfig$671 ==.
                                   3267 ; genLabel
      000A1A                       3268 00104$:
                           000A1A  3269 	Sstm8s_tim1$TIM1_ITConfig$672 ==.
                                   3270 ;	../SPL/src/stm8s_tim1.c: 633: }
                                   3271 ; genEndFunction
      000A1A 84               [ 1] 3272 	pop	a
                           000A1B  3273 	Sstm8s_tim1$TIM1_ITConfig$673 ==.
                           000A1B  3274 	Sstm8s_tim1$TIM1_ITConfig$674 ==.
                           000A1B  3275 	XG$TIM1_ITConfig$0$0 ==.
      000A1B 81               [ 4] 3276 	ret
                           000A1C  3277 	Sstm8s_tim1$TIM1_ITConfig$675 ==.
                           000A1C  3278 	Sstm8s_tim1$TIM1_InternalClockConfig$676 ==.
                                   3279 ;	../SPL/src/stm8s_tim1.c: 640: void TIM1_InternalClockConfig(void)
                                   3280 ; genLabel
                                   3281 ;	-----------------------------------------
                                   3282 ;	 function TIM1_InternalClockConfig
                                   3283 ;	-----------------------------------------
                                   3284 ;	Register assignment is optimal.
                                   3285 ;	Stack space usage: 0 bytes.
      000A1C                       3286 _TIM1_InternalClockConfig:
                           000A1C  3287 	Sstm8s_tim1$TIM1_InternalClockConfig$677 ==.
                           000A1C  3288 	Sstm8s_tim1$TIM1_InternalClockConfig$678 ==.
                                   3289 ;	../SPL/src/stm8s_tim1.c: 643: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_SMS);
                                   3290 ; genPointerGet
      000A1C C6 52 52         [ 1] 3291 	ld	a, 0x5252
                                   3292 ; genAnd
      000A1F A4 F8            [ 1] 3293 	and	a, #0xf8
                                   3294 ; genPointerSet
      000A21 C7 52 52         [ 1] 3295 	ld	0x5252, a
                                   3296 ; genLabel
      000A24                       3297 00101$:
                           000A24  3298 	Sstm8s_tim1$TIM1_InternalClockConfig$679 ==.
                                   3299 ;	../SPL/src/stm8s_tim1.c: 644: }
                                   3300 ; genEndFunction
                           000A24  3301 	Sstm8s_tim1$TIM1_InternalClockConfig$680 ==.
                           000A24  3302 	XG$TIM1_InternalClockConfig$0$0 ==.
      000A24 81               [ 4] 3303 	ret
                           000A25  3304 	Sstm8s_tim1$TIM1_InternalClockConfig$681 ==.
                           000A25  3305 	Sstm8s_tim1$TIM1_ETRClockMode1Config$682 ==.
                                   3306 ;	../SPL/src/stm8s_tim1.c: 662: void TIM1_ETRClockMode1Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3307 ; genLabel
                                   3308 ;	-----------------------------------------
                                   3309 ;	 function TIM1_ETRClockMode1Config
                                   3310 ;	-----------------------------------------
                                   3311 ;	Register assignment is optimal.
                                   3312 ;	Stack space usage: 0 bytes.
      000A25                       3313 _TIM1_ETRClockMode1Config:
                           000A25  3314 	Sstm8s_tim1$TIM1_ETRClockMode1Config$683 ==.
                           000A25  3315 	Sstm8s_tim1$TIM1_ETRClockMode1Config$684 ==.
                                   3316 ;	../SPL/src/stm8s_tim1.c: 667: assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
                                   3317 ; genIfx
      000A25 0D 03            [ 1] 3318 	tnz	(0x03, sp)
      000A27 26 03            [ 1] 3319 	jrne	00149$
      000A29 CCr0Ar56         [ 2] 3320 	jp	00104$
      000A2C                       3321 00149$:
                                   3322 ; genCmpEQorNE
      000A2C 7B 03            [ 1] 3323 	ld	a, (0x03, sp)
      000A2E A1 10            [ 1] 3324 	cp	a, #0x10
      000A30 26 03            [ 1] 3325 	jrne	00151$
      000A32 CCr0Ar56         [ 2] 3326 	jp	00104$
      000A35                       3327 00151$:
                           000A35  3328 	Sstm8s_tim1$TIM1_ETRClockMode1Config$685 ==.
                                   3329 ; skipping generated iCode
                                   3330 ; genCmpEQorNE
      000A35 7B 03            [ 1] 3331 	ld	a, (0x03, sp)
      000A37 A1 20            [ 1] 3332 	cp	a, #0x20
      000A39 26 03            [ 1] 3333 	jrne	00154$
      000A3B CCr0Ar56         [ 2] 3334 	jp	00104$
      000A3E                       3335 00154$:
                           000A3E  3336 	Sstm8s_tim1$TIM1_ETRClockMode1Config$686 ==.
                                   3337 ; skipping generated iCode
                                   3338 ; genCmpEQorNE
      000A3E 7B 03            [ 1] 3339 	ld	a, (0x03, sp)
      000A40 A1 30            [ 1] 3340 	cp	a, #0x30
      000A42 26 03            [ 1] 3341 	jrne	00157$
      000A44 CCr0Ar56         [ 2] 3342 	jp	00104$
      000A47                       3343 00157$:
                           000A47  3344 	Sstm8s_tim1$TIM1_ETRClockMode1Config$687 ==.
                                   3345 ; skipping generated iCode
                                   3346 ; skipping iCode since result will be rematerialized
                                   3347 ; skipping iCode since result will be rematerialized
                                   3348 ; genIPush
      000A47 4B 9B            [ 1] 3349 	push	#0x9b
                           000A49  3350 	Sstm8s_tim1$TIM1_ETRClockMode1Config$688 ==.
      000A49 4B 02            [ 1] 3351 	push	#0x02
                           000A4B  3352 	Sstm8s_tim1$TIM1_ETRClockMode1Config$689 ==.
      000A4B 5F               [ 1] 3353 	clrw	x
      000A4C 89               [ 2] 3354 	pushw	x
                           000A4D  3355 	Sstm8s_tim1$TIM1_ETRClockMode1Config$690 ==.
                                   3356 ; genIPush
      000A4D 4Br00            [ 1] 3357 	push	#<(___str_0+0)
                           000A4F  3358 	Sstm8s_tim1$TIM1_ETRClockMode1Config$691 ==.
      000A4F 4Bs00            [ 1] 3359 	push	#((___str_0+0) >> 8)
                           000A51  3360 	Sstm8s_tim1$TIM1_ETRClockMode1Config$692 ==.
                                   3361 ; genCall
      000A51 CDr00r00         [ 4] 3362 	call	_assert_failed
      000A54 5B 06            [ 2] 3363 	addw	sp, #6
                           000A56  3364 	Sstm8s_tim1$TIM1_ETRClockMode1Config$693 ==.
                                   3365 ; genLabel
      000A56                       3366 00104$:
                           000A56  3367 	Sstm8s_tim1$TIM1_ETRClockMode1Config$694 ==.
                                   3368 ;	../SPL/src/stm8s_tim1.c: 668: assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
                                   3369 ; genCmpEQorNE
      000A56 7B 04            [ 1] 3370 	ld	a, (0x04, sp)
      000A58 A1 80            [ 1] 3371 	cp	a, #0x80
      000A5A 26 03            [ 1] 3372 	jrne	00160$
      000A5C CCr0Ar75         [ 2] 3373 	jp	00115$
      000A5F                       3374 00160$:
                           000A5F  3375 	Sstm8s_tim1$TIM1_ETRClockMode1Config$695 ==.
                                   3376 ; skipping generated iCode
                                   3377 ; genIfx
      000A5F 0D 04            [ 1] 3378 	tnz	(0x04, sp)
      000A61 26 03            [ 1] 3379 	jrne	00162$
      000A63 CCr0Ar75         [ 2] 3380 	jp	00115$
      000A66                       3381 00162$:
                                   3382 ; skipping iCode since result will be rematerialized
                                   3383 ; skipping iCode since result will be rematerialized
                                   3384 ; genIPush
      000A66 4B 9C            [ 1] 3385 	push	#0x9c
                           000A68  3386 	Sstm8s_tim1$TIM1_ETRClockMode1Config$696 ==.
      000A68 4B 02            [ 1] 3387 	push	#0x02
                           000A6A  3388 	Sstm8s_tim1$TIM1_ETRClockMode1Config$697 ==.
      000A6A 5F               [ 1] 3389 	clrw	x
      000A6B 89               [ 2] 3390 	pushw	x
                           000A6C  3391 	Sstm8s_tim1$TIM1_ETRClockMode1Config$698 ==.
                                   3392 ; genIPush
      000A6C 4Br00            [ 1] 3393 	push	#<(___str_0+0)
                           000A6E  3394 	Sstm8s_tim1$TIM1_ETRClockMode1Config$699 ==.
      000A6E 4Bs00            [ 1] 3395 	push	#((___str_0+0) >> 8)
                           000A70  3396 	Sstm8s_tim1$TIM1_ETRClockMode1Config$700 ==.
                                   3397 ; genCall
      000A70 CDr00r00         [ 4] 3398 	call	_assert_failed
      000A73 5B 06            [ 2] 3399 	addw	sp, #6
                           000A75  3400 	Sstm8s_tim1$TIM1_ETRClockMode1Config$701 ==.
                                   3401 ; genLabel
      000A75                       3402 00115$:
                           000A75  3403 	Sstm8s_tim1$TIM1_ETRClockMode1Config$702 ==.
                                   3404 ;	../SPL/src/stm8s_tim1.c: 671: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
                                   3405 ; genIPush
      000A75 7B 05            [ 1] 3406 	ld	a, (0x05, sp)
      000A77 88               [ 1] 3407 	push	a
                           000A78  3408 	Sstm8s_tim1$TIM1_ETRClockMode1Config$703 ==.
                                   3409 ; genIPush
      000A78 7B 05            [ 1] 3410 	ld	a, (0x05, sp)
      000A7A 88               [ 1] 3411 	push	a
                           000A7B  3412 	Sstm8s_tim1$TIM1_ETRClockMode1Config$704 ==.
                                   3413 ; genIPush
      000A7B 7B 05            [ 1] 3414 	ld	a, (0x05, sp)
      000A7D 88               [ 1] 3415 	push	a
                           000A7E  3416 	Sstm8s_tim1$TIM1_ETRClockMode1Config$705 ==.
                                   3417 ; genCall
      000A7E CDr0ArF5         [ 4] 3418 	call	_TIM1_ETRConfig
      000A81 5B 03            [ 2] 3419 	addw	sp, #3
                           000A83  3420 	Sstm8s_tim1$TIM1_ETRClockMode1Config$706 ==.
                           000A83  3421 	Sstm8s_tim1$TIM1_ETRClockMode1Config$707 ==.
                                   3422 ;	../SPL/src/stm8s_tim1.c: 674: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~(uint8_t)(TIM1_SMCR_SMS | TIM1_SMCR_TS )))
                                   3423 ; genPointerGet
      000A83 C6 52 52         [ 1] 3424 	ld	a, 0x5252
                                   3425 ; genAnd
      000A86 A4 88            [ 1] 3426 	and	a, #0x88
                                   3427 ; genOr
      000A88 AA 77            [ 1] 3428 	or	a, #0x77
                                   3429 ; genPointerSet
      000A8A C7 52 52         [ 1] 3430 	ld	0x5252, a
                                   3431 ; genLabel
      000A8D                       3432 00101$:
                           000A8D  3433 	Sstm8s_tim1$TIM1_ETRClockMode1Config$708 ==.
                                   3434 ;	../SPL/src/stm8s_tim1.c: 676: }
                                   3435 ; genEndFunction
                           000A8D  3436 	Sstm8s_tim1$TIM1_ETRClockMode1Config$709 ==.
                           000A8D  3437 	XG$TIM1_ETRClockMode1Config$0$0 ==.
      000A8D 81               [ 4] 3438 	ret
                           000A8E  3439 	Sstm8s_tim1$TIM1_ETRClockMode1Config$710 ==.
                           000A8E  3440 	Sstm8s_tim1$TIM1_ETRClockMode2Config$711 ==.
                                   3441 ;	../SPL/src/stm8s_tim1.c: 694: void TIM1_ETRClockMode2Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3442 ; genLabel
                                   3443 ;	-----------------------------------------
                                   3444 ;	 function TIM1_ETRClockMode2Config
                                   3445 ;	-----------------------------------------
                                   3446 ;	Register assignment is optimal.
                                   3447 ;	Stack space usage: 0 bytes.
      000A8E                       3448 _TIM1_ETRClockMode2Config:
                           000A8E  3449 	Sstm8s_tim1$TIM1_ETRClockMode2Config$712 ==.
                           000A8E  3450 	Sstm8s_tim1$TIM1_ETRClockMode2Config$713 ==.
                                   3451 ;	../SPL/src/stm8s_tim1.c: 699: assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
                                   3452 ; genIfx
      000A8E 0D 03            [ 1] 3453 	tnz	(0x03, sp)
      000A90 26 03            [ 1] 3454 	jrne	00149$
      000A92 CCr0ArBF         [ 2] 3455 	jp	00104$
      000A95                       3456 00149$:
                                   3457 ; genCmpEQorNE
      000A95 7B 03            [ 1] 3458 	ld	a, (0x03, sp)
      000A97 A1 10            [ 1] 3459 	cp	a, #0x10
      000A99 26 03            [ 1] 3460 	jrne	00151$
      000A9B CCr0ArBF         [ 2] 3461 	jp	00104$
      000A9E                       3462 00151$:
                           000A9E  3463 	Sstm8s_tim1$TIM1_ETRClockMode2Config$714 ==.
                                   3464 ; skipping generated iCode
                                   3465 ; genCmpEQorNE
      000A9E 7B 03            [ 1] 3466 	ld	a, (0x03, sp)
      000AA0 A1 20            [ 1] 3467 	cp	a, #0x20
      000AA2 26 03            [ 1] 3468 	jrne	00154$
      000AA4 CCr0ArBF         [ 2] 3469 	jp	00104$
      000AA7                       3470 00154$:
                           000AA7  3471 	Sstm8s_tim1$TIM1_ETRClockMode2Config$715 ==.
                                   3472 ; skipping generated iCode
                                   3473 ; genCmpEQorNE
      000AA7 7B 03            [ 1] 3474 	ld	a, (0x03, sp)
      000AA9 A1 30            [ 1] 3475 	cp	a, #0x30
      000AAB 26 03            [ 1] 3476 	jrne	00157$
      000AAD CCr0ArBF         [ 2] 3477 	jp	00104$
      000AB0                       3478 00157$:
                           000AB0  3479 	Sstm8s_tim1$TIM1_ETRClockMode2Config$716 ==.
                                   3480 ; skipping generated iCode
                                   3481 ; skipping iCode since result will be rematerialized
                                   3482 ; skipping iCode since result will be rematerialized
                                   3483 ; genIPush
      000AB0 4B BB            [ 1] 3484 	push	#0xbb
                           000AB2  3485 	Sstm8s_tim1$TIM1_ETRClockMode2Config$717 ==.
      000AB2 4B 02            [ 1] 3486 	push	#0x02
                           000AB4  3487 	Sstm8s_tim1$TIM1_ETRClockMode2Config$718 ==.
      000AB4 5F               [ 1] 3488 	clrw	x
      000AB5 89               [ 2] 3489 	pushw	x
                           000AB6  3490 	Sstm8s_tim1$TIM1_ETRClockMode2Config$719 ==.
                                   3491 ; genIPush
      000AB6 4Br00            [ 1] 3492 	push	#<(___str_0+0)
                           000AB8  3493 	Sstm8s_tim1$TIM1_ETRClockMode2Config$720 ==.
      000AB8 4Bs00            [ 1] 3494 	push	#((___str_0+0) >> 8)
                           000ABA  3495 	Sstm8s_tim1$TIM1_ETRClockMode2Config$721 ==.
                                   3496 ; genCall
      000ABA CDr00r00         [ 4] 3497 	call	_assert_failed
      000ABD 5B 06            [ 2] 3498 	addw	sp, #6
                           000ABF  3499 	Sstm8s_tim1$TIM1_ETRClockMode2Config$722 ==.
                                   3500 ; genLabel
      000ABF                       3501 00104$:
                           000ABF  3502 	Sstm8s_tim1$TIM1_ETRClockMode2Config$723 ==.
                                   3503 ;	../SPL/src/stm8s_tim1.c: 700: assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
                                   3504 ; genCmpEQorNE
      000ABF 7B 04            [ 1] 3505 	ld	a, (0x04, sp)
      000AC1 A1 80            [ 1] 3506 	cp	a, #0x80
      000AC3 26 03            [ 1] 3507 	jrne	00160$
      000AC5 CCr0ArDE         [ 2] 3508 	jp	00115$
      000AC8                       3509 00160$:
                           000AC8  3510 	Sstm8s_tim1$TIM1_ETRClockMode2Config$724 ==.
                                   3511 ; skipping generated iCode
                                   3512 ; genIfx
      000AC8 0D 04            [ 1] 3513 	tnz	(0x04, sp)
      000ACA 26 03            [ 1] 3514 	jrne	00162$
      000ACC CCr0ArDE         [ 2] 3515 	jp	00115$
      000ACF                       3516 00162$:
                                   3517 ; skipping iCode since result will be rematerialized
                                   3518 ; skipping iCode since result will be rematerialized
                                   3519 ; genIPush
      000ACF 4B BC            [ 1] 3520 	push	#0xbc
                           000AD1  3521 	Sstm8s_tim1$TIM1_ETRClockMode2Config$725 ==.
      000AD1 4B 02            [ 1] 3522 	push	#0x02
                           000AD3  3523 	Sstm8s_tim1$TIM1_ETRClockMode2Config$726 ==.
      000AD3 5F               [ 1] 3524 	clrw	x
      000AD4 89               [ 2] 3525 	pushw	x
                           000AD5  3526 	Sstm8s_tim1$TIM1_ETRClockMode2Config$727 ==.
                                   3527 ; genIPush
      000AD5 4Br00            [ 1] 3528 	push	#<(___str_0+0)
                           000AD7  3529 	Sstm8s_tim1$TIM1_ETRClockMode2Config$728 ==.
      000AD7 4Bs00            [ 1] 3530 	push	#((___str_0+0) >> 8)
                           000AD9  3531 	Sstm8s_tim1$TIM1_ETRClockMode2Config$729 ==.
                                   3532 ; genCall
      000AD9 CDr00r00         [ 4] 3533 	call	_assert_failed
      000ADC 5B 06            [ 2] 3534 	addw	sp, #6
                           000ADE  3535 	Sstm8s_tim1$TIM1_ETRClockMode2Config$730 ==.
                                   3536 ; genLabel
      000ADE                       3537 00115$:
                           000ADE  3538 	Sstm8s_tim1$TIM1_ETRClockMode2Config$731 ==.
                                   3539 ;	../SPL/src/stm8s_tim1.c: 703: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
                                   3540 ; genIPush
      000ADE 7B 05            [ 1] 3541 	ld	a, (0x05, sp)
      000AE0 88               [ 1] 3542 	push	a
                           000AE1  3543 	Sstm8s_tim1$TIM1_ETRClockMode2Config$732 ==.
                                   3544 ; genIPush
      000AE1 7B 05            [ 1] 3545 	ld	a, (0x05, sp)
      000AE3 88               [ 1] 3546 	push	a
                           000AE4  3547 	Sstm8s_tim1$TIM1_ETRClockMode2Config$733 ==.
                                   3548 ; genIPush
      000AE4 7B 05            [ 1] 3549 	ld	a, (0x05, sp)
      000AE6 88               [ 1] 3550 	push	a
                           000AE7  3551 	Sstm8s_tim1$TIM1_ETRClockMode2Config$734 ==.
                                   3552 ; genCall
      000AE7 CDr0ArF5         [ 4] 3553 	call	_TIM1_ETRConfig
      000AEA 5B 03            [ 2] 3554 	addw	sp, #3
                           000AEC  3555 	Sstm8s_tim1$TIM1_ETRClockMode2Config$735 ==.
                           000AEC  3556 	Sstm8s_tim1$TIM1_ETRClockMode2Config$736 ==.
                                   3557 ;	../SPL/src/stm8s_tim1.c: 706: TIM1->ETR |= TIM1_ETR_ECE;
                                   3558 ; genPointerGet
      000AEC C6 52 53         [ 1] 3559 	ld	a, 0x5253
                                   3560 ; genOr
      000AEF AA 40            [ 1] 3561 	or	a, #0x40
                                   3562 ; genPointerSet
      000AF1 C7 52 53         [ 1] 3563 	ld	0x5253, a
                                   3564 ; genLabel
      000AF4                       3565 00101$:
                           000AF4  3566 	Sstm8s_tim1$TIM1_ETRClockMode2Config$737 ==.
                                   3567 ;	../SPL/src/stm8s_tim1.c: 707: }
                                   3568 ; genEndFunction
                           000AF4  3569 	Sstm8s_tim1$TIM1_ETRClockMode2Config$738 ==.
                           000AF4  3570 	XG$TIM1_ETRClockMode2Config$0$0 ==.
      000AF4 81               [ 4] 3571 	ret
                           000AF5  3572 	Sstm8s_tim1$TIM1_ETRClockMode2Config$739 ==.
                           000AF5  3573 	Sstm8s_tim1$TIM1_ETRConfig$740 ==.
                                   3574 ;	../SPL/src/stm8s_tim1.c: 725: void TIM1_ETRConfig(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3575 ; genLabel
                                   3576 ;	-----------------------------------------
                                   3577 ;	 function TIM1_ETRConfig
                                   3578 ;	-----------------------------------------
                                   3579 ;	Register assignment is optimal.
                                   3580 ;	Stack space usage: 1 bytes.
      000AF5                       3581 _TIM1_ETRConfig:
                           000AF5  3582 	Sstm8s_tim1$TIM1_ETRConfig$741 ==.
      000AF5 88               [ 1] 3583 	push	a
                           000AF6  3584 	Sstm8s_tim1$TIM1_ETRConfig$742 ==.
                           000AF6  3585 	Sstm8s_tim1$TIM1_ETRConfig$743 ==.
                                   3586 ;	../SPL/src/stm8s_tim1.c: 730: assert_param(IS_TIM1_EXT_TRG_FILTER_OK(ExtTRGFilter));
                                   3587 ; genCmp
                                   3588 ; genCmpTop
      000AF6 7B 06            [ 1] 3589 	ld	a, (0x06, sp)
      000AF8 A1 0F            [ 1] 3590 	cp	a, #0x0f
      000AFA 22 03            [ 1] 3591 	jrugt	00110$
      000AFC CCr0Br0E         [ 2] 3592 	jp	00104$
      000AFF                       3593 00110$:
                                   3594 ; skipping generated iCode
                                   3595 ; skipping iCode since result will be rematerialized
                                   3596 ; skipping iCode since result will be rematerialized
                                   3597 ; genIPush
      000AFF 4B DA            [ 1] 3598 	push	#0xda
                           000B01  3599 	Sstm8s_tim1$TIM1_ETRConfig$744 ==.
      000B01 4B 02            [ 1] 3600 	push	#0x02
                           000B03  3601 	Sstm8s_tim1$TIM1_ETRConfig$745 ==.
      000B03 5F               [ 1] 3602 	clrw	x
      000B04 89               [ 2] 3603 	pushw	x
                           000B05  3604 	Sstm8s_tim1$TIM1_ETRConfig$746 ==.
                                   3605 ; genIPush
      000B05 4Br00            [ 1] 3606 	push	#<(___str_0+0)
                           000B07  3607 	Sstm8s_tim1$TIM1_ETRConfig$747 ==.
      000B07 4Bs00            [ 1] 3608 	push	#((___str_0+0) >> 8)
                           000B09  3609 	Sstm8s_tim1$TIM1_ETRConfig$748 ==.
                                   3610 ; genCall
      000B09 CDr00r00         [ 4] 3611 	call	_assert_failed
      000B0C 5B 06            [ 2] 3612 	addw	sp, #6
                           000B0E  3613 	Sstm8s_tim1$TIM1_ETRConfig$749 ==.
                                   3614 ; genLabel
      000B0E                       3615 00104$:
                           000B0E  3616 	Sstm8s_tim1$TIM1_ETRConfig$750 ==.
                                   3617 ;	../SPL/src/stm8s_tim1.c: 732: TIM1->ETR |= (uint8_t)((uint8_t)(TIM1_ExtTRGPrescaler | (uint8_t)TIM1_ExtTRGPolarity )|
                                   3618 ; genPointerGet
      000B0E C6 52 53         [ 1] 3619 	ld	a, 0x5253
      000B11 6B 01            [ 1] 3620 	ld	(0x01, sp), a
                                   3621 ; genOr
      000B13 7B 04            [ 1] 3622 	ld	a, (0x04, sp)
      000B15 1A 05            [ 1] 3623 	or	a, (0x05, sp)
                           000B17  3624 	Sstm8s_tim1$TIM1_ETRConfig$751 ==.
                                   3625 ;	../SPL/src/stm8s_tim1.c: 733: (uint8_t)ExtTRGFilter );
                                   3626 ; genOr
      000B17 1A 06            [ 1] 3627 	or	a, (0x06, sp)
                                   3628 ; genOr
      000B19 1A 01            [ 1] 3629 	or	a, (0x01, sp)
                                   3630 ; genPointerSet
      000B1B C7 52 53         [ 1] 3631 	ld	0x5253, a
                                   3632 ; genLabel
      000B1E                       3633 00101$:
                           000B1E  3634 	Sstm8s_tim1$TIM1_ETRConfig$752 ==.
                                   3635 ;	../SPL/src/stm8s_tim1.c: 734: }
                                   3636 ; genEndFunction
      000B1E 84               [ 1] 3637 	pop	a
                           000B1F  3638 	Sstm8s_tim1$TIM1_ETRConfig$753 ==.
                           000B1F  3639 	Sstm8s_tim1$TIM1_ETRConfig$754 ==.
                           000B1F  3640 	XG$TIM1_ETRConfig$0$0 ==.
      000B1F 81               [ 4] 3641 	ret
                           000B20  3642 	Sstm8s_tim1$TIM1_ETRConfig$755 ==.
                           000B20  3643 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$756 ==.
                                   3644 ;	../SPL/src/stm8s_tim1.c: 751: void TIM1_TIxExternalClockConfig(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource,
                                   3645 ; genLabel
                                   3646 ;	-----------------------------------------
                                   3647 ;	 function TIM1_TIxExternalClockConfig
                                   3648 ;	-----------------------------------------
                                   3649 ;	Register assignment might be sub-optimal.
                                   3650 ;	Stack space usage: 1 bytes.
      000B20                       3651 _TIM1_TIxExternalClockConfig:
                           000B20  3652 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$757 ==.
      000B20 88               [ 1] 3653 	push	a
                           000B21  3654 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$758 ==.
                           000B21  3655 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$759 ==.
                                   3656 ;	../SPL/src/stm8s_tim1.c: 756: assert_param(IS_TIM1_TIXCLK_SOURCE_OK(TIM1_TIxExternalCLKSource));
                                   3657 ; genCmpEQorNE
      000B21 7B 04            [ 1] 3658 	ld	a, (0x04, sp)
      000B23 A1 60            [ 1] 3659 	cp	a, #0x60
      000B25 26 07            [ 1] 3660 	jrne	00157$
      000B27 A6 01            [ 1] 3661 	ld	a, #0x01
      000B29 6B 01            [ 1] 3662 	ld	(0x01, sp), a
      000B2B CCr0Br30         [ 2] 3663 	jp	00158$
      000B2E                       3664 00157$:
      000B2E 0F 01            [ 1] 3665 	clr	(0x01, sp)
      000B30                       3666 00158$:
                           000B30  3667 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$760 ==.
                                   3668 ; genCmpEQorNE
      000B30 7B 04            [ 1] 3669 	ld	a, (0x04, sp)
      000B32 A1 40            [ 1] 3670 	cp	a, #0x40
      000B34 26 03            [ 1] 3671 	jrne	00160$
      000B36 CCr0Br58         [ 2] 3672 	jp	00107$
      000B39                       3673 00160$:
                           000B39  3674 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$761 ==.
                                   3675 ; skipping generated iCode
                                   3676 ; genIfx
      000B39 0D 01            [ 1] 3677 	tnz	(0x01, sp)
      000B3B 27 03            [ 1] 3678 	jreq	00162$
      000B3D CCr0Br58         [ 2] 3679 	jp	00107$
      000B40                       3680 00162$:
                                   3681 ; genCmpEQorNE
      000B40 7B 04            [ 1] 3682 	ld	a, (0x04, sp)
      000B42 A1 50            [ 1] 3683 	cp	a, #0x50
      000B44 26 03            [ 1] 3684 	jrne	00164$
      000B46 CCr0Br58         [ 2] 3685 	jp	00107$
      000B49                       3686 00164$:
                           000B49  3687 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$762 ==.
                                   3688 ; skipping generated iCode
                                   3689 ; skipping iCode since result will be rematerialized
                                   3690 ; skipping iCode since result will be rematerialized
                                   3691 ; genIPush
      000B49 4B F4            [ 1] 3692 	push	#0xf4
                           000B4B  3693 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$763 ==.
      000B4B 4B 02            [ 1] 3694 	push	#0x02
                           000B4D  3695 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$764 ==.
      000B4D 5F               [ 1] 3696 	clrw	x
      000B4E 89               [ 2] 3697 	pushw	x
                           000B4F  3698 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$765 ==.
                                   3699 ; genIPush
      000B4F 4Br00            [ 1] 3700 	push	#<(___str_0+0)
                           000B51  3701 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$766 ==.
      000B51 4Bs00            [ 1] 3702 	push	#((___str_0+0) >> 8)
                           000B53  3703 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$767 ==.
                                   3704 ; genCall
      000B53 CDr00r00         [ 4] 3705 	call	_assert_failed
      000B56 5B 06            [ 2] 3706 	addw	sp, #6
                           000B58  3707 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$768 ==.
                                   3708 ; genLabel
      000B58                       3709 00107$:
                           000B58  3710 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$769 ==.
                                   3711 ;	../SPL/src/stm8s_tim1.c: 757: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   3712 ; genIfx
      000B58 0D 05            [ 1] 3713 	tnz	(0x05, sp)
      000B5A 26 03            [ 1] 3714 	jrne	00166$
      000B5C CCr0Br76         [ 2] 3715 	jp	00115$
      000B5F                       3716 00166$:
                                   3717 ; genCmpEQorNE
      000B5F 7B 05            [ 1] 3718 	ld	a, (0x05, sp)
      000B61 4A               [ 1] 3719 	dec	a
      000B62 26 03            [ 1] 3720 	jrne	00168$
      000B64 CCr0Br76         [ 2] 3721 	jp	00115$
      000B67                       3722 00168$:
                           000B67  3723 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$770 ==.
                                   3724 ; skipping generated iCode
                                   3725 ; skipping iCode since result will be rematerialized
                                   3726 ; skipping iCode since result will be rematerialized
                                   3727 ; genIPush
      000B67 4B F5            [ 1] 3728 	push	#0xf5
                           000B69  3729 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$771 ==.
      000B69 4B 02            [ 1] 3730 	push	#0x02
                           000B6B  3731 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$772 ==.
      000B6B 5F               [ 1] 3732 	clrw	x
      000B6C 89               [ 2] 3733 	pushw	x
                           000B6D  3734 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$773 ==.
                                   3735 ; genIPush
      000B6D 4Br00            [ 1] 3736 	push	#<(___str_0+0)
                           000B6F  3737 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$774 ==.
      000B6F 4Bs00            [ 1] 3738 	push	#((___str_0+0) >> 8)
                           000B71  3739 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$775 ==.
                                   3740 ; genCall
      000B71 CDr00r00         [ 4] 3741 	call	_assert_failed
      000B74 5B 06            [ 2] 3742 	addw	sp, #6
                           000B76  3743 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$776 ==.
                                   3744 ; genLabel
      000B76                       3745 00115$:
                           000B76  3746 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$777 ==.
                                   3747 ;	../SPL/src/stm8s_tim1.c: 758: assert_param(IS_TIM1_IC_FILTER_OK(ICFilter));
                                   3748 ; genCmp
                                   3749 ; genCmpTop
      000B76 7B 06            [ 1] 3750 	ld	a, (0x06, sp)
      000B78 A1 0F            [ 1] 3751 	cp	a, #0x0f
      000B7A 22 03            [ 1] 3752 	jrugt	00170$
      000B7C CCr0Br8E         [ 2] 3753 	jp	00120$
      000B7F                       3754 00170$:
                                   3755 ; skipping generated iCode
                                   3756 ; skipping iCode since result will be rematerialized
                                   3757 ; skipping iCode since result will be rematerialized
                                   3758 ; genIPush
      000B7F 4B F6            [ 1] 3759 	push	#0xf6
                           000B81  3760 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$778 ==.
      000B81 4B 02            [ 1] 3761 	push	#0x02
                           000B83  3762 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$779 ==.
      000B83 5F               [ 1] 3763 	clrw	x
      000B84 89               [ 2] 3764 	pushw	x
                           000B85  3765 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$780 ==.
                                   3766 ; genIPush
      000B85 4Br00            [ 1] 3767 	push	#<(___str_0+0)
                           000B87  3768 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$781 ==.
      000B87 4Bs00            [ 1] 3769 	push	#((___str_0+0) >> 8)
                           000B89  3770 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$782 ==.
                                   3771 ; genCall
      000B89 CDr00r00         [ 4] 3772 	call	_assert_failed
      000B8C 5B 06            [ 2] 3773 	addw	sp, #6
                           000B8E  3774 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$783 ==.
                                   3775 ; genLabel
      000B8E                       3776 00120$:
                           000B8E  3777 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$784 ==.
                                   3778 ;	../SPL/src/stm8s_tim1.c: 761: if (TIM1_TIxExternalCLKSource == TIM1_TIXEXTERNALCLK1SOURCE_TI2)
                                   3779 ; genAssign
      000B8E 7B 01            [ 1] 3780 	ld	a, (0x01, sp)
                                   3781 ; genIfx
      000B90 4D               [ 1] 3782 	tnz	a
      000B91 26 03            [ 1] 3783 	jrne	00171$
      000B93 CCr0BrA6         [ 2] 3784 	jp	00102$
      000B96                       3785 00171$:
                           000B96  3786 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$785 ==.
                           000B96  3787 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$786 ==.
                                   3788 ;	../SPL/src/stm8s_tim1.c: 763: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
                                   3789 ; genIPush
      000B96 7B 06            [ 1] 3790 	ld	a, (0x06, sp)
      000B98 88               [ 1] 3791 	push	a
                           000B99  3792 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$787 ==.
                                   3793 ; genIPush
      000B99 4B 01            [ 1] 3794 	push	#0x01
                           000B9B  3795 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$788 ==.
                                   3796 ; genIPush
      000B9B 7B 07            [ 1] 3797 	ld	a, (0x07, sp)
      000B9D 88               [ 1] 3798 	push	a
                           000B9E  3799 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$789 ==.
                                   3800 ; genCall
      000B9E CDr19r91         [ 4] 3801 	call	_TI2_Config
      000BA1 5B 03            [ 2] 3802 	addw	sp, #3
                           000BA3  3803 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$790 ==.
                           000BA3  3804 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$791 ==.
                                   3805 ; genGoto
      000BA3 CCr0BrB3         [ 2] 3806 	jp	00103$
                                   3807 ; genLabel
      000BA6                       3808 00102$:
                           000BA6  3809 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$792 ==.
                           000BA6  3810 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$793 ==.
                                   3811 ;	../SPL/src/stm8s_tim1.c: 767: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
                                   3812 ; genIPush
      000BA6 7B 06            [ 1] 3813 	ld	a, (0x06, sp)
      000BA8 88               [ 1] 3814 	push	a
                           000BA9  3815 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$794 ==.
                                   3816 ; genIPush
      000BA9 4B 01            [ 1] 3817 	push	#0x01
                           000BAB  3818 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$795 ==.
                                   3819 ; genIPush
      000BAB 7B 07            [ 1] 3820 	ld	a, (0x07, sp)
      000BAD 88               [ 1] 3821 	push	a
                           000BAE  3822 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$796 ==.
                                   3823 ; genCall
      000BAE CDr19r54         [ 4] 3824 	call	_TI1_Config
      000BB1 5B 03            [ 2] 3825 	addw	sp, #3
                           000BB3  3826 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$797 ==.
                           000BB3  3827 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$798 ==.
                                   3828 ; genLabel
      000BB3                       3829 00103$:
                           000BB3  3830 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$799 ==.
                                   3831 ;	../SPL/src/stm8s_tim1.c: 771: TIM1_SelectInputTrigger((TIM1_TS_TypeDef)TIM1_TIxExternalCLKSource);
                                   3832 ; genIPush
      000BB3 7B 04            [ 1] 3833 	ld	a, (0x04, sp)
      000BB5 88               [ 1] 3834 	push	a
                           000BB6  3835 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$800 ==.
                                   3836 ; genCall
      000BB6 CDr0BrC4         [ 4] 3837 	call	_TIM1_SelectInputTrigger
      000BB9 84               [ 1] 3838 	pop	a
                           000BBA  3839 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$801 ==.
                           000BBA  3840 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$802 ==.
                                   3841 ;	../SPL/src/stm8s_tim1.c: 774: TIM1->SMCR |= (uint8_t)(TIM1_SLAVEMODE_EXTERNAL1);
                                   3842 ; genPointerGet
      000BBA C6 52 52         [ 1] 3843 	ld	a, 0x5252
                                   3844 ; genOr
      000BBD AA 07            [ 1] 3845 	or	a, #0x07
                                   3846 ; genPointerSet
      000BBF C7 52 52         [ 1] 3847 	ld	0x5252, a
                                   3848 ; genLabel
      000BC2                       3849 00104$:
                           000BC2  3850 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$803 ==.
                                   3851 ;	../SPL/src/stm8s_tim1.c: 775: }
                                   3852 ; genEndFunction
      000BC2 84               [ 1] 3853 	pop	a
                           000BC3  3854 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$804 ==.
                           000BC3  3855 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$805 ==.
                           000BC3  3856 	XG$TIM1_TIxExternalClockConfig$0$0 ==.
      000BC3 81               [ 4] 3857 	ret
                           000BC4  3858 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$806 ==.
                           000BC4  3859 	Sstm8s_tim1$TIM1_SelectInputTrigger$807 ==.
                                   3860 ;	../SPL/src/stm8s_tim1.c: 787: void TIM1_SelectInputTrigger(TIM1_TS_TypeDef TIM1_InputTriggerSource)
                                   3861 ; genLabel
                                   3862 ;	-----------------------------------------
                                   3863 ;	 function TIM1_SelectInputTrigger
                                   3864 ;	-----------------------------------------
                                   3865 ;	Register assignment is optimal.
                                   3866 ;	Stack space usage: 0 bytes.
      000BC4                       3867 _TIM1_SelectInputTrigger:
                           000BC4  3868 	Sstm8s_tim1$TIM1_SelectInputTrigger$808 ==.
                           000BC4  3869 	Sstm8s_tim1$TIM1_SelectInputTrigger$809 ==.
                                   3870 ;	../SPL/src/stm8s_tim1.c: 790: assert_param(IS_TIM1_TRIGGER_SELECTION_OK(TIM1_InputTriggerSource));
                                   3871 ; genCmpEQorNE
      000BC4 7B 03            [ 1] 3872 	ld	a, (0x03, sp)
      000BC6 A1 40            [ 1] 3873 	cp	a, #0x40
      000BC8 26 03            [ 1] 3874 	jrne	00151$
      000BCA CCr0Cr07         [ 2] 3875 	jp	00104$
      000BCD                       3876 00151$:
                           000BCD  3877 	Sstm8s_tim1$TIM1_SelectInputTrigger$810 ==.
                                   3878 ; skipping generated iCode
                                   3879 ; genCmpEQorNE
      000BCD 7B 03            [ 1] 3880 	ld	a, (0x03, sp)
      000BCF A1 50            [ 1] 3881 	cp	a, #0x50
      000BD1 26 03            [ 1] 3882 	jrne	00154$
      000BD3 CCr0Cr07         [ 2] 3883 	jp	00104$
      000BD6                       3884 00154$:
                           000BD6  3885 	Sstm8s_tim1$TIM1_SelectInputTrigger$811 ==.
                                   3886 ; skipping generated iCode
                                   3887 ; genCmpEQorNE
      000BD6 7B 03            [ 1] 3888 	ld	a, (0x03, sp)
      000BD8 A1 60            [ 1] 3889 	cp	a, #0x60
      000BDA 26 03            [ 1] 3890 	jrne	00157$
      000BDC CCr0Cr07         [ 2] 3891 	jp	00104$
      000BDF                       3892 00157$:
                           000BDF  3893 	Sstm8s_tim1$TIM1_SelectInputTrigger$812 ==.
                                   3894 ; skipping generated iCode
                                   3895 ; genCmpEQorNE
      000BDF 7B 03            [ 1] 3896 	ld	a, (0x03, sp)
      000BE1 A1 70            [ 1] 3897 	cp	a, #0x70
      000BE3 26 03            [ 1] 3898 	jrne	00160$
      000BE5 CCr0Cr07         [ 2] 3899 	jp	00104$
      000BE8                       3900 00160$:
                           000BE8  3901 	Sstm8s_tim1$TIM1_SelectInputTrigger$813 ==.
                                   3902 ; skipping generated iCode
                                   3903 ; genCmpEQorNE
      000BE8 7B 03            [ 1] 3904 	ld	a, (0x03, sp)
      000BEA A1 30            [ 1] 3905 	cp	a, #0x30
      000BEC 26 03            [ 1] 3906 	jrne	00163$
      000BEE CCr0Cr07         [ 2] 3907 	jp	00104$
      000BF1                       3908 00163$:
                           000BF1  3909 	Sstm8s_tim1$TIM1_SelectInputTrigger$814 ==.
                                   3910 ; skipping generated iCode
                                   3911 ; genIfx
      000BF1 0D 03            [ 1] 3912 	tnz	(0x03, sp)
      000BF3 26 03            [ 1] 3913 	jrne	00165$
      000BF5 CCr0Cr07         [ 2] 3914 	jp	00104$
      000BF8                       3915 00165$:
                                   3916 ; skipping iCode since result will be rematerialized
                                   3917 ; skipping iCode since result will be rematerialized
                                   3918 ; genIPush
      000BF8 4B 16            [ 1] 3919 	push	#0x16
                           000BFA  3920 	Sstm8s_tim1$TIM1_SelectInputTrigger$815 ==.
      000BFA 4B 03            [ 1] 3921 	push	#0x03
                           000BFC  3922 	Sstm8s_tim1$TIM1_SelectInputTrigger$816 ==.
      000BFC 5F               [ 1] 3923 	clrw	x
      000BFD 89               [ 2] 3924 	pushw	x
                           000BFE  3925 	Sstm8s_tim1$TIM1_SelectInputTrigger$817 ==.
                                   3926 ; genIPush
      000BFE 4Br00            [ 1] 3927 	push	#<(___str_0+0)
                           000C00  3928 	Sstm8s_tim1$TIM1_SelectInputTrigger$818 ==.
      000C00 4Bs00            [ 1] 3929 	push	#((___str_0+0) >> 8)
                           000C02  3930 	Sstm8s_tim1$TIM1_SelectInputTrigger$819 ==.
                                   3931 ; genCall
      000C02 CDr00r00         [ 4] 3932 	call	_assert_failed
      000C05 5B 06            [ 2] 3933 	addw	sp, #6
                           000C07  3934 	Sstm8s_tim1$TIM1_SelectInputTrigger$820 ==.
                                   3935 ; genLabel
      000C07                       3936 00104$:
                           000C07  3937 	Sstm8s_tim1$TIM1_SelectInputTrigger$821 ==.
                                   3938 ;	../SPL/src/stm8s_tim1.c: 793: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_TS)) | (uint8_t)TIM1_InputTriggerSource);
                                   3939 ; genPointerGet
      000C07 C6 52 52         [ 1] 3940 	ld	a, 0x5252
                                   3941 ; genAnd
      000C0A A4 8F            [ 1] 3942 	and	a, #0x8f
                                   3943 ; genOr
      000C0C 1A 03            [ 1] 3944 	or	a, (0x03, sp)
                                   3945 ; genPointerSet
      000C0E C7 52 52         [ 1] 3946 	ld	0x5252, a
                                   3947 ; genLabel
      000C11                       3948 00101$:
                           000C11  3949 	Sstm8s_tim1$TIM1_SelectInputTrigger$822 ==.
                                   3950 ;	../SPL/src/stm8s_tim1.c: 794: }
                                   3951 ; genEndFunction
                           000C11  3952 	Sstm8s_tim1$TIM1_SelectInputTrigger$823 ==.
                           000C11  3953 	XG$TIM1_SelectInputTrigger$0$0 ==.
      000C11 81               [ 4] 3954 	ret
                           000C12  3955 	Sstm8s_tim1$TIM1_SelectInputTrigger$824 ==.
                           000C12  3956 	Sstm8s_tim1$TIM1_UpdateDisableConfig$825 ==.
                                   3957 ;	../SPL/src/stm8s_tim1.c: 803: void TIM1_UpdateDisableConfig(FunctionalState NewState)
                                   3958 ; genLabel
                                   3959 ;	-----------------------------------------
                                   3960 ;	 function TIM1_UpdateDisableConfig
                                   3961 ;	-----------------------------------------
                                   3962 ;	Register assignment is optimal.
                                   3963 ;	Stack space usage: 0 bytes.
      000C12                       3964 _TIM1_UpdateDisableConfig:
                           000C12  3965 	Sstm8s_tim1$TIM1_UpdateDisableConfig$826 ==.
                           000C12  3966 	Sstm8s_tim1$TIM1_UpdateDisableConfig$827 ==.
                                   3967 ;	../SPL/src/stm8s_tim1.c: 806: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3968 ; genIfx
      000C12 0D 03            [ 1] 3969 	tnz	(0x03, sp)
      000C14 26 03            [ 1] 3970 	jrne	00126$
      000C16 CCr0Cr30         [ 2] 3971 	jp	00107$
      000C19                       3972 00126$:
                                   3973 ; genCmpEQorNE
      000C19 7B 03            [ 1] 3974 	ld	a, (0x03, sp)
      000C1B 4A               [ 1] 3975 	dec	a
      000C1C 26 03            [ 1] 3976 	jrne	00128$
      000C1E CCr0Cr30         [ 2] 3977 	jp	00107$
      000C21                       3978 00128$:
                           000C21  3979 	Sstm8s_tim1$TIM1_UpdateDisableConfig$828 ==.
                                   3980 ; skipping generated iCode
                                   3981 ; skipping iCode since result will be rematerialized
                                   3982 ; skipping iCode since result will be rematerialized
                                   3983 ; genIPush
      000C21 4B 26            [ 1] 3984 	push	#0x26
                           000C23  3985 	Sstm8s_tim1$TIM1_UpdateDisableConfig$829 ==.
      000C23 4B 03            [ 1] 3986 	push	#0x03
                           000C25  3987 	Sstm8s_tim1$TIM1_UpdateDisableConfig$830 ==.
      000C25 5F               [ 1] 3988 	clrw	x
      000C26 89               [ 2] 3989 	pushw	x
                           000C27  3990 	Sstm8s_tim1$TIM1_UpdateDisableConfig$831 ==.
                                   3991 ; genIPush
      000C27 4Br00            [ 1] 3992 	push	#<(___str_0+0)
                           000C29  3993 	Sstm8s_tim1$TIM1_UpdateDisableConfig$832 ==.
      000C29 4Bs00            [ 1] 3994 	push	#((___str_0+0) >> 8)
                           000C2B  3995 	Sstm8s_tim1$TIM1_UpdateDisableConfig$833 ==.
                                   3996 ; genCall
      000C2B CDr00r00         [ 4] 3997 	call	_assert_failed
      000C2E 5B 06            [ 2] 3998 	addw	sp, #6
                           000C30  3999 	Sstm8s_tim1$TIM1_UpdateDisableConfig$834 ==.
                                   4000 ; genLabel
      000C30                       4001 00107$:
                           000C30  4002 	Sstm8s_tim1$TIM1_UpdateDisableConfig$835 ==.
                                   4003 ;	../SPL/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
                                   4004 ; genPointerGet
      000C30 C6 52 50         [ 1] 4005 	ld	a, 0x5250
                           000C33  4006 	Sstm8s_tim1$TIM1_UpdateDisableConfig$836 ==.
                                   4007 ;	../SPL/src/stm8s_tim1.c: 809: if (NewState != DISABLE)
                                   4008 ; genIfx
      000C33 0D 03            [ 1] 4009 	tnz	(0x03, sp)
      000C35 26 03            [ 1] 4010 	jrne	00130$
      000C37 CCr0Cr42         [ 2] 4011 	jp	00102$
      000C3A                       4012 00130$:
                           000C3A  4013 	Sstm8s_tim1$TIM1_UpdateDisableConfig$837 ==.
                           000C3A  4014 	Sstm8s_tim1$TIM1_UpdateDisableConfig$838 ==.
                                   4015 ;	../SPL/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
                                   4016 ; genOr
      000C3A AA 02            [ 1] 4017 	or	a, #0x02
                                   4018 ; genPointerSet
      000C3C C7 52 50         [ 1] 4019 	ld	0x5250, a
                           000C3F  4020 	Sstm8s_tim1$TIM1_UpdateDisableConfig$839 ==.
                                   4021 ; genGoto
      000C3F CCr0Cr47         [ 2] 4022 	jp	00104$
                                   4023 ; genLabel
      000C42                       4024 00102$:
                           000C42  4025 	Sstm8s_tim1$TIM1_UpdateDisableConfig$840 ==.
                           000C42  4026 	Sstm8s_tim1$TIM1_UpdateDisableConfig$841 ==.
                                   4027 ;	../SPL/src/stm8s_tim1.c: 815: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_UDIS);
                                   4028 ; genAnd
      000C42 A4 FD            [ 1] 4029 	and	a, #0xfd
                                   4030 ; genPointerSet
      000C44 C7 52 50         [ 1] 4031 	ld	0x5250, a
                           000C47  4032 	Sstm8s_tim1$TIM1_UpdateDisableConfig$842 ==.
                                   4033 ; genLabel
      000C47                       4034 00104$:
                           000C47  4035 	Sstm8s_tim1$TIM1_UpdateDisableConfig$843 ==.
                                   4036 ;	../SPL/src/stm8s_tim1.c: 817: }
                                   4037 ; genEndFunction
                           000C47  4038 	Sstm8s_tim1$TIM1_UpdateDisableConfig$844 ==.
                           000C47  4039 	XG$TIM1_UpdateDisableConfig$0$0 ==.
      000C47 81               [ 4] 4040 	ret
                           000C48  4041 	Sstm8s_tim1$TIM1_UpdateDisableConfig$845 ==.
                           000C48  4042 	Sstm8s_tim1$TIM1_UpdateRequestConfig$846 ==.
                                   4043 ;	../SPL/src/stm8s_tim1.c: 827: void TIM1_UpdateRequestConfig(TIM1_UpdateSource_TypeDef TIM1_UpdateSource)
                                   4044 ; genLabel
                                   4045 ;	-----------------------------------------
                                   4046 ;	 function TIM1_UpdateRequestConfig
                                   4047 ;	-----------------------------------------
                                   4048 ;	Register assignment is optimal.
                                   4049 ;	Stack space usage: 0 bytes.
      000C48                       4050 _TIM1_UpdateRequestConfig:
                           000C48  4051 	Sstm8s_tim1$TIM1_UpdateRequestConfig$847 ==.
                           000C48  4052 	Sstm8s_tim1$TIM1_UpdateRequestConfig$848 ==.
                                   4053 ;	../SPL/src/stm8s_tim1.c: 830: assert_param(IS_TIM1_UPDATE_SOURCE_OK(TIM1_UpdateSource));
                                   4054 ; genIfx
      000C48 0D 03            [ 1] 4055 	tnz	(0x03, sp)
      000C4A 26 03            [ 1] 4056 	jrne	00126$
      000C4C CCr0Cr66         [ 2] 4057 	jp	00107$
      000C4F                       4058 00126$:
                                   4059 ; genCmpEQorNE
      000C4F 7B 03            [ 1] 4060 	ld	a, (0x03, sp)
      000C51 4A               [ 1] 4061 	dec	a
      000C52 26 03            [ 1] 4062 	jrne	00128$
      000C54 CCr0Cr66         [ 2] 4063 	jp	00107$
      000C57                       4064 00128$:
                           000C57  4065 	Sstm8s_tim1$TIM1_UpdateRequestConfig$849 ==.
                                   4066 ; skipping generated iCode
                                   4067 ; skipping iCode since result will be rematerialized
                                   4068 ; skipping iCode since result will be rematerialized
                                   4069 ; genIPush
      000C57 4B 3E            [ 1] 4070 	push	#0x3e
                           000C59  4071 	Sstm8s_tim1$TIM1_UpdateRequestConfig$850 ==.
      000C59 4B 03            [ 1] 4072 	push	#0x03
                           000C5B  4073 	Sstm8s_tim1$TIM1_UpdateRequestConfig$851 ==.
      000C5B 5F               [ 1] 4074 	clrw	x
      000C5C 89               [ 2] 4075 	pushw	x
                           000C5D  4076 	Sstm8s_tim1$TIM1_UpdateRequestConfig$852 ==.
                                   4077 ; genIPush
      000C5D 4Br00            [ 1] 4078 	push	#<(___str_0+0)
                           000C5F  4079 	Sstm8s_tim1$TIM1_UpdateRequestConfig$853 ==.
      000C5F 4Bs00            [ 1] 4080 	push	#((___str_0+0) >> 8)
                           000C61  4081 	Sstm8s_tim1$TIM1_UpdateRequestConfig$854 ==.
                                   4082 ; genCall
      000C61 CDr00r00         [ 4] 4083 	call	_assert_failed
      000C64 5B 06            [ 2] 4084 	addw	sp, #6
                           000C66  4085 	Sstm8s_tim1$TIM1_UpdateRequestConfig$855 ==.
                                   4086 ; genLabel
      000C66                       4087 00107$:
                           000C66  4088 	Sstm8s_tim1$TIM1_UpdateRequestConfig$856 ==.
                                   4089 ;	../SPL/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
                                   4090 ; genPointerGet
      000C66 C6 52 50         [ 1] 4091 	ld	a, 0x5250
                           000C69  4092 	Sstm8s_tim1$TIM1_UpdateRequestConfig$857 ==.
                                   4093 ;	../SPL/src/stm8s_tim1.c: 833: if (TIM1_UpdateSource != TIM1_UPDATESOURCE_GLOBAL)
                                   4094 ; genIfx
      000C69 0D 03            [ 1] 4095 	tnz	(0x03, sp)
      000C6B 26 03            [ 1] 4096 	jrne	00130$
      000C6D CCr0Cr78         [ 2] 4097 	jp	00102$
      000C70                       4098 00130$:
                           000C70  4099 	Sstm8s_tim1$TIM1_UpdateRequestConfig$858 ==.
                           000C70  4100 	Sstm8s_tim1$TIM1_UpdateRequestConfig$859 ==.
                                   4101 ;	../SPL/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
                                   4102 ; genOr
      000C70 AA 04            [ 1] 4103 	or	a, #0x04
                                   4104 ; genPointerSet
      000C72 C7 52 50         [ 1] 4105 	ld	0x5250, a
                           000C75  4106 	Sstm8s_tim1$TIM1_UpdateRequestConfig$860 ==.
                                   4107 ; genGoto
      000C75 CCr0Cr7D         [ 2] 4108 	jp	00104$
                                   4109 ; genLabel
      000C78                       4110 00102$:
                           000C78  4111 	Sstm8s_tim1$TIM1_UpdateRequestConfig$861 ==.
                           000C78  4112 	Sstm8s_tim1$TIM1_UpdateRequestConfig$862 ==.
                                   4113 ;	../SPL/src/stm8s_tim1.c: 839: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_URS);
                                   4114 ; genAnd
      000C78 A4 FB            [ 1] 4115 	and	a, #0xfb
                                   4116 ; genPointerSet
      000C7A C7 52 50         [ 1] 4117 	ld	0x5250, a
                           000C7D  4118 	Sstm8s_tim1$TIM1_UpdateRequestConfig$863 ==.
                                   4119 ; genLabel
      000C7D                       4120 00104$:
                           000C7D  4121 	Sstm8s_tim1$TIM1_UpdateRequestConfig$864 ==.
                                   4122 ;	../SPL/src/stm8s_tim1.c: 841: }
                                   4123 ; genEndFunction
                           000C7D  4124 	Sstm8s_tim1$TIM1_UpdateRequestConfig$865 ==.
                           000C7D  4125 	XG$TIM1_UpdateRequestConfig$0$0 ==.
      000C7D 81               [ 4] 4126 	ret
                           000C7E  4127 	Sstm8s_tim1$TIM1_UpdateRequestConfig$866 ==.
                           000C7E  4128 	Sstm8s_tim1$TIM1_SelectHallSensor$867 ==.
                                   4129 ;	../SPL/src/stm8s_tim1.c: 849: void TIM1_SelectHallSensor(FunctionalState NewState)
                                   4130 ; genLabel
                                   4131 ;	-----------------------------------------
                                   4132 ;	 function TIM1_SelectHallSensor
                                   4133 ;	-----------------------------------------
                                   4134 ;	Register assignment is optimal.
                                   4135 ;	Stack space usage: 0 bytes.
      000C7E                       4136 _TIM1_SelectHallSensor:
                           000C7E  4137 	Sstm8s_tim1$TIM1_SelectHallSensor$868 ==.
                           000C7E  4138 	Sstm8s_tim1$TIM1_SelectHallSensor$869 ==.
                                   4139 ;	../SPL/src/stm8s_tim1.c: 852: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   4140 ; genIfx
      000C7E 0D 03            [ 1] 4141 	tnz	(0x03, sp)
      000C80 26 03            [ 1] 4142 	jrne	00126$
      000C82 CCr0Cr9C         [ 2] 4143 	jp	00107$
      000C85                       4144 00126$:
                                   4145 ; genCmpEQorNE
      000C85 7B 03            [ 1] 4146 	ld	a, (0x03, sp)
      000C87 4A               [ 1] 4147 	dec	a
      000C88 26 03            [ 1] 4148 	jrne	00128$
      000C8A CCr0Cr9C         [ 2] 4149 	jp	00107$
      000C8D                       4150 00128$:
                           000C8D  4151 	Sstm8s_tim1$TIM1_SelectHallSensor$870 ==.
                                   4152 ; skipping generated iCode
                                   4153 ; skipping iCode since result will be rematerialized
                                   4154 ; skipping iCode since result will be rematerialized
                                   4155 ; genIPush
      000C8D 4B 54            [ 1] 4156 	push	#0x54
                           000C8F  4157 	Sstm8s_tim1$TIM1_SelectHallSensor$871 ==.
      000C8F 4B 03            [ 1] 4158 	push	#0x03
                           000C91  4159 	Sstm8s_tim1$TIM1_SelectHallSensor$872 ==.
      000C91 5F               [ 1] 4160 	clrw	x
      000C92 89               [ 2] 4161 	pushw	x
                           000C93  4162 	Sstm8s_tim1$TIM1_SelectHallSensor$873 ==.
                                   4163 ; genIPush
      000C93 4Br00            [ 1] 4164 	push	#<(___str_0+0)
                           000C95  4165 	Sstm8s_tim1$TIM1_SelectHallSensor$874 ==.
      000C95 4Bs00            [ 1] 4166 	push	#((___str_0+0) >> 8)
                           000C97  4167 	Sstm8s_tim1$TIM1_SelectHallSensor$875 ==.
                                   4168 ; genCall
      000C97 CDr00r00         [ 4] 4169 	call	_assert_failed
      000C9A 5B 06            [ 2] 4170 	addw	sp, #6
                           000C9C  4171 	Sstm8s_tim1$TIM1_SelectHallSensor$876 ==.
                                   4172 ; genLabel
      000C9C                       4173 00107$:
                           000C9C  4174 	Sstm8s_tim1$TIM1_SelectHallSensor$877 ==.
                                   4175 ;	../SPL/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
                                   4176 ; genPointerGet
      000C9C C6 52 51         [ 1] 4177 	ld	a, 0x5251
                           000C9F  4178 	Sstm8s_tim1$TIM1_SelectHallSensor$878 ==.
                                   4179 ;	../SPL/src/stm8s_tim1.c: 855: if (NewState != DISABLE)
                                   4180 ; genIfx
      000C9F 0D 03            [ 1] 4181 	tnz	(0x03, sp)
      000CA1 26 03            [ 1] 4182 	jrne	00130$
      000CA3 CCr0CrAE         [ 2] 4183 	jp	00102$
      000CA6                       4184 00130$:
                           000CA6  4185 	Sstm8s_tim1$TIM1_SelectHallSensor$879 ==.
                           000CA6  4186 	Sstm8s_tim1$TIM1_SelectHallSensor$880 ==.
                                   4187 ;	../SPL/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
                                   4188 ; genOr
      000CA6 AA 80            [ 1] 4189 	or	a, #0x80
                                   4190 ; genPointerSet
      000CA8 C7 52 51         [ 1] 4191 	ld	0x5251, a
                           000CAB  4192 	Sstm8s_tim1$TIM1_SelectHallSensor$881 ==.
                                   4193 ; genGoto
      000CAB CCr0CrB3         [ 2] 4194 	jp	00104$
                                   4195 ; genLabel
      000CAE                       4196 00102$:
                           000CAE  4197 	Sstm8s_tim1$TIM1_SelectHallSensor$882 ==.
                           000CAE  4198 	Sstm8s_tim1$TIM1_SelectHallSensor$883 ==.
                                   4199 ;	../SPL/src/stm8s_tim1.c: 861: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_TI1S);
                                   4200 ; genAnd
      000CAE A4 7F            [ 1] 4201 	and	a, #0x7f
                                   4202 ; genPointerSet
      000CB0 C7 52 51         [ 1] 4203 	ld	0x5251, a
                           000CB3  4204 	Sstm8s_tim1$TIM1_SelectHallSensor$884 ==.
                                   4205 ; genLabel
      000CB3                       4206 00104$:
                           000CB3  4207 	Sstm8s_tim1$TIM1_SelectHallSensor$885 ==.
                                   4208 ;	../SPL/src/stm8s_tim1.c: 863: }
                                   4209 ; genEndFunction
                           000CB3  4210 	Sstm8s_tim1$TIM1_SelectHallSensor$886 ==.
                           000CB3  4211 	XG$TIM1_SelectHallSensor$0$0 ==.
      000CB3 81               [ 4] 4212 	ret
                           000CB4  4213 	Sstm8s_tim1$TIM1_SelectHallSensor$887 ==.
                           000CB4  4214 	Sstm8s_tim1$TIM1_SelectOnePulseMode$888 ==.
                                   4215 ;	../SPL/src/stm8s_tim1.c: 873: void TIM1_SelectOnePulseMode(TIM1_OPMode_TypeDef TIM1_OPMode)
                                   4216 ; genLabel
                                   4217 ;	-----------------------------------------
                                   4218 ;	 function TIM1_SelectOnePulseMode
                                   4219 ;	-----------------------------------------
                                   4220 ;	Register assignment is optimal.
                                   4221 ;	Stack space usage: 0 bytes.
      000CB4                       4222 _TIM1_SelectOnePulseMode:
                           000CB4  4223 	Sstm8s_tim1$TIM1_SelectOnePulseMode$889 ==.
                           000CB4  4224 	Sstm8s_tim1$TIM1_SelectOnePulseMode$890 ==.
                                   4225 ;	../SPL/src/stm8s_tim1.c: 876: assert_param(IS_TIM1_OPM_MODE_OK(TIM1_OPMode));
                                   4226 ; genCmpEQorNE
      000CB4 7B 03            [ 1] 4227 	ld	a, (0x03, sp)
      000CB6 4A               [ 1] 4228 	dec	a
      000CB7 26 03            [ 1] 4229 	jrne	00127$
      000CB9 CCr0CrD2         [ 2] 4230 	jp	00107$
      000CBC                       4231 00127$:
                           000CBC  4232 	Sstm8s_tim1$TIM1_SelectOnePulseMode$891 ==.
                                   4233 ; skipping generated iCode
                                   4234 ; genIfx
      000CBC 0D 03            [ 1] 4235 	tnz	(0x03, sp)
      000CBE 26 03            [ 1] 4236 	jrne	00129$
      000CC0 CCr0CrD2         [ 2] 4237 	jp	00107$
      000CC3                       4238 00129$:
                                   4239 ; skipping iCode since result will be rematerialized
                                   4240 ; skipping iCode since result will be rematerialized
                                   4241 ; genIPush
      000CC3 4B 6C            [ 1] 4242 	push	#0x6c
                           000CC5  4243 	Sstm8s_tim1$TIM1_SelectOnePulseMode$892 ==.
      000CC5 4B 03            [ 1] 4244 	push	#0x03
                           000CC7  4245 	Sstm8s_tim1$TIM1_SelectOnePulseMode$893 ==.
      000CC7 5F               [ 1] 4246 	clrw	x
      000CC8 89               [ 2] 4247 	pushw	x
                           000CC9  4248 	Sstm8s_tim1$TIM1_SelectOnePulseMode$894 ==.
                                   4249 ; genIPush
      000CC9 4Br00            [ 1] 4250 	push	#<(___str_0+0)
                           000CCB  4251 	Sstm8s_tim1$TIM1_SelectOnePulseMode$895 ==.
      000CCB 4Bs00            [ 1] 4252 	push	#((___str_0+0) >> 8)
                           000CCD  4253 	Sstm8s_tim1$TIM1_SelectOnePulseMode$896 ==.
                                   4254 ; genCall
      000CCD CDr00r00         [ 4] 4255 	call	_assert_failed
      000CD0 5B 06            [ 2] 4256 	addw	sp, #6
                           000CD2  4257 	Sstm8s_tim1$TIM1_SelectOnePulseMode$897 ==.
                                   4258 ; genLabel
      000CD2                       4259 00107$:
                           000CD2  4260 	Sstm8s_tim1$TIM1_SelectOnePulseMode$898 ==.
                                   4261 ;	../SPL/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
                                   4262 ; genPointerGet
      000CD2 C6 52 50         [ 1] 4263 	ld	a, 0x5250
                           000CD5  4264 	Sstm8s_tim1$TIM1_SelectOnePulseMode$899 ==.
                                   4265 ;	../SPL/src/stm8s_tim1.c: 879: if (TIM1_OPMode != TIM1_OPMODE_REPETITIVE)
                                   4266 ; genIfx
      000CD5 0D 03            [ 1] 4267 	tnz	(0x03, sp)
      000CD7 26 03            [ 1] 4268 	jrne	00130$
      000CD9 CCr0CrE4         [ 2] 4269 	jp	00102$
      000CDC                       4270 00130$:
                           000CDC  4271 	Sstm8s_tim1$TIM1_SelectOnePulseMode$900 ==.
                           000CDC  4272 	Sstm8s_tim1$TIM1_SelectOnePulseMode$901 ==.
                                   4273 ;	../SPL/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
                                   4274 ; genOr
      000CDC AA 08            [ 1] 4275 	or	a, #0x08
                                   4276 ; genPointerSet
      000CDE C7 52 50         [ 1] 4277 	ld	0x5250, a
                           000CE1  4278 	Sstm8s_tim1$TIM1_SelectOnePulseMode$902 ==.
                                   4279 ; genGoto
      000CE1 CCr0CrE9         [ 2] 4280 	jp	00104$
                                   4281 ; genLabel
      000CE4                       4282 00102$:
                           000CE4  4283 	Sstm8s_tim1$TIM1_SelectOnePulseMode$903 ==.
                           000CE4  4284 	Sstm8s_tim1$TIM1_SelectOnePulseMode$904 ==.
                                   4285 ;	../SPL/src/stm8s_tim1.c: 885: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_OPM);
                                   4286 ; genAnd
      000CE4 A4 F7            [ 1] 4287 	and	a, #0xf7
                                   4288 ; genPointerSet
      000CE6 C7 52 50         [ 1] 4289 	ld	0x5250, a
                           000CE9  4290 	Sstm8s_tim1$TIM1_SelectOnePulseMode$905 ==.
                                   4291 ; genLabel
      000CE9                       4292 00104$:
                           000CE9  4293 	Sstm8s_tim1$TIM1_SelectOnePulseMode$906 ==.
                                   4294 ;	../SPL/src/stm8s_tim1.c: 888: }
                                   4295 ; genEndFunction
                           000CE9  4296 	Sstm8s_tim1$TIM1_SelectOnePulseMode$907 ==.
                           000CE9  4297 	XG$TIM1_SelectOnePulseMode$0$0 ==.
      000CE9 81               [ 4] 4298 	ret
                           000CEA  4299 	Sstm8s_tim1$TIM1_SelectOnePulseMode$908 ==.
                           000CEA  4300 	Sstm8s_tim1$TIM1_SelectOutputTrigger$909 ==.
                                   4301 ;	../SPL/src/stm8s_tim1.c: 903: void TIM1_SelectOutputTrigger(TIM1_TRGOSource_TypeDef TIM1_TRGOSource)
                                   4302 ; genLabel
                                   4303 ;	-----------------------------------------
                                   4304 ;	 function TIM1_SelectOutputTrigger
                                   4305 ;	-----------------------------------------
                                   4306 ;	Register assignment is optimal.
                                   4307 ;	Stack space usage: 0 bytes.
      000CEA                       4308 _TIM1_SelectOutputTrigger:
                           000CEA  4309 	Sstm8s_tim1$TIM1_SelectOutputTrigger$910 ==.
                           000CEA  4310 	Sstm8s_tim1$TIM1_SelectOutputTrigger$911 ==.
                                   4311 ;	../SPL/src/stm8s_tim1.c: 906: assert_param(IS_TIM1_TRGO_SOURCE_OK(TIM1_TRGOSource));
                                   4312 ; genIfx
      000CEA 0D 03            [ 1] 4313 	tnz	(0x03, sp)
      000CEC 26 03            [ 1] 4314 	jrne	00158$
      000CEE CCr0Dr36         [ 2] 4315 	jp	00104$
      000CF1                       4316 00158$:
                                   4317 ; genCmpEQorNE
      000CF1 7B 03            [ 1] 4318 	ld	a, (0x03, sp)
      000CF3 A1 10            [ 1] 4319 	cp	a, #0x10
      000CF5 26 03            [ 1] 4320 	jrne	00160$
      000CF7 CCr0Dr36         [ 2] 4321 	jp	00104$
      000CFA                       4322 00160$:
                           000CFA  4323 	Sstm8s_tim1$TIM1_SelectOutputTrigger$912 ==.
                                   4324 ; skipping generated iCode
                                   4325 ; genCmpEQorNE
      000CFA 7B 03            [ 1] 4326 	ld	a, (0x03, sp)
      000CFC A1 20            [ 1] 4327 	cp	a, #0x20
      000CFE 26 03            [ 1] 4328 	jrne	00163$
      000D00 CCr0Dr36         [ 2] 4329 	jp	00104$
      000D03                       4330 00163$:
                           000D03  4331 	Sstm8s_tim1$TIM1_SelectOutputTrigger$913 ==.
                                   4332 ; skipping generated iCode
                                   4333 ; genCmpEQorNE
      000D03 7B 03            [ 1] 4334 	ld	a, (0x03, sp)
      000D05 A1 30            [ 1] 4335 	cp	a, #0x30
      000D07 26 03            [ 1] 4336 	jrne	00166$
      000D09 CCr0Dr36         [ 2] 4337 	jp	00104$
      000D0C                       4338 00166$:
                           000D0C  4339 	Sstm8s_tim1$TIM1_SelectOutputTrigger$914 ==.
                                   4340 ; skipping generated iCode
                                   4341 ; genCmpEQorNE
      000D0C 7B 03            [ 1] 4342 	ld	a, (0x03, sp)
      000D0E A1 40            [ 1] 4343 	cp	a, #0x40
      000D10 26 03            [ 1] 4344 	jrne	00169$
      000D12 CCr0Dr36         [ 2] 4345 	jp	00104$
      000D15                       4346 00169$:
                           000D15  4347 	Sstm8s_tim1$TIM1_SelectOutputTrigger$915 ==.
                                   4348 ; skipping generated iCode
                                   4349 ; genCmpEQorNE
      000D15 7B 03            [ 1] 4350 	ld	a, (0x03, sp)
      000D17 A1 50            [ 1] 4351 	cp	a, #0x50
      000D19 26 03            [ 1] 4352 	jrne	00172$
      000D1B CCr0Dr36         [ 2] 4353 	jp	00104$
      000D1E                       4354 00172$:
                           000D1E  4355 	Sstm8s_tim1$TIM1_SelectOutputTrigger$916 ==.
                                   4356 ; skipping generated iCode
                                   4357 ; genCmpEQorNE
      000D1E 7B 03            [ 1] 4358 	ld	a, (0x03, sp)
      000D20 A1 60            [ 1] 4359 	cp	a, #0x60
      000D22 26 03            [ 1] 4360 	jrne	00175$
      000D24 CCr0Dr36         [ 2] 4361 	jp	00104$
      000D27                       4362 00175$:
                           000D27  4363 	Sstm8s_tim1$TIM1_SelectOutputTrigger$917 ==.
                                   4364 ; skipping generated iCode
                                   4365 ; skipping iCode since result will be rematerialized
                                   4366 ; skipping iCode since result will be rematerialized
                                   4367 ; genIPush
      000D27 4B 8A            [ 1] 4368 	push	#0x8a
                           000D29  4369 	Sstm8s_tim1$TIM1_SelectOutputTrigger$918 ==.
      000D29 4B 03            [ 1] 4370 	push	#0x03
                           000D2B  4371 	Sstm8s_tim1$TIM1_SelectOutputTrigger$919 ==.
      000D2B 5F               [ 1] 4372 	clrw	x
      000D2C 89               [ 2] 4373 	pushw	x
                           000D2D  4374 	Sstm8s_tim1$TIM1_SelectOutputTrigger$920 ==.
                                   4375 ; genIPush
      000D2D 4Br00            [ 1] 4376 	push	#<(___str_0+0)
                           000D2F  4377 	Sstm8s_tim1$TIM1_SelectOutputTrigger$921 ==.
      000D2F 4Bs00            [ 1] 4378 	push	#((___str_0+0) >> 8)
                           000D31  4379 	Sstm8s_tim1$TIM1_SelectOutputTrigger$922 ==.
                                   4380 ; genCall
      000D31 CDr00r00         [ 4] 4381 	call	_assert_failed
      000D34 5B 06            [ 2] 4382 	addw	sp, #6
                           000D36  4383 	Sstm8s_tim1$TIM1_SelectOutputTrigger$923 ==.
                                   4384 ; genLabel
      000D36                       4385 00104$:
                           000D36  4386 	Sstm8s_tim1$TIM1_SelectOutputTrigger$924 ==.
                                   4387 ;	../SPL/src/stm8s_tim1.c: 909: TIM1->CR2 = (uint8_t)((uint8_t)(TIM1->CR2 & (uint8_t)(~TIM1_CR2_MMS)) | 
                                   4388 ; genPointerGet
      000D36 C6 52 51         [ 1] 4389 	ld	a, 0x5251
                                   4390 ; genAnd
      000D39 A4 8F            [ 1] 4391 	and	a, #0x8f
                           000D3B  4392 	Sstm8s_tim1$TIM1_SelectOutputTrigger$925 ==.
                                   4393 ;	../SPL/src/stm8s_tim1.c: 910: (uint8_t) TIM1_TRGOSource);
                                   4394 ; genOr
      000D3B 1A 03            [ 1] 4395 	or	a, (0x03, sp)
                                   4396 ; genPointerSet
      000D3D C7 52 51         [ 1] 4397 	ld	0x5251, a
                                   4398 ; genLabel
      000D40                       4399 00101$:
                           000D40  4400 	Sstm8s_tim1$TIM1_SelectOutputTrigger$926 ==.
                                   4401 ;	../SPL/src/stm8s_tim1.c: 911: }
                                   4402 ; genEndFunction
                           000D40  4403 	Sstm8s_tim1$TIM1_SelectOutputTrigger$927 ==.
                           000D40  4404 	XG$TIM1_SelectOutputTrigger$0$0 ==.
      000D40 81               [ 4] 4405 	ret
                           000D41  4406 	Sstm8s_tim1$TIM1_SelectOutputTrigger$928 ==.
                           000D41  4407 	Sstm8s_tim1$TIM1_SelectSlaveMode$929 ==.
                                   4408 ;	../SPL/src/stm8s_tim1.c: 923: void TIM1_SelectSlaveMode(TIM1_SlaveMode_TypeDef TIM1_SlaveMode)
                                   4409 ; genLabel
                                   4410 ;	-----------------------------------------
                                   4411 ;	 function TIM1_SelectSlaveMode
                                   4412 ;	-----------------------------------------
                                   4413 ;	Register assignment is optimal.
                                   4414 ;	Stack space usage: 0 bytes.
      000D41                       4415 _TIM1_SelectSlaveMode:
                           000D41  4416 	Sstm8s_tim1$TIM1_SelectSlaveMode$930 ==.
                           000D41  4417 	Sstm8s_tim1$TIM1_SelectSlaveMode$931 ==.
                                   4418 ;	../SPL/src/stm8s_tim1.c: 926: assert_param(IS_TIM1_SLAVE_MODE_OK(TIM1_SlaveMode));
                                   4419 ; genCmpEQorNE
      000D41 7B 03            [ 1] 4420 	ld	a, (0x03, sp)
      000D43 A1 04            [ 1] 4421 	cp	a, #0x04
      000D45 26 03            [ 1] 4422 	jrne	00135$
      000D47 CCr0Dr74         [ 2] 4423 	jp	00104$
      000D4A                       4424 00135$:
                           000D4A  4425 	Sstm8s_tim1$TIM1_SelectSlaveMode$932 ==.
                                   4426 ; skipping generated iCode
                                   4427 ; genCmpEQorNE
      000D4A 7B 03            [ 1] 4428 	ld	a, (0x03, sp)
      000D4C A1 05            [ 1] 4429 	cp	a, #0x05
      000D4E 26 03            [ 1] 4430 	jrne	00138$
      000D50 CCr0Dr74         [ 2] 4431 	jp	00104$
      000D53                       4432 00138$:
                           000D53  4433 	Sstm8s_tim1$TIM1_SelectSlaveMode$933 ==.
                                   4434 ; skipping generated iCode
                                   4435 ; genCmpEQorNE
      000D53 7B 03            [ 1] 4436 	ld	a, (0x03, sp)
      000D55 A1 06            [ 1] 4437 	cp	a, #0x06
      000D57 26 03            [ 1] 4438 	jrne	00141$
      000D59 CCr0Dr74         [ 2] 4439 	jp	00104$
      000D5C                       4440 00141$:
                           000D5C  4441 	Sstm8s_tim1$TIM1_SelectSlaveMode$934 ==.
                                   4442 ; skipping generated iCode
                                   4443 ; genCmpEQorNE
      000D5C 7B 03            [ 1] 4444 	ld	a, (0x03, sp)
      000D5E A1 07            [ 1] 4445 	cp	a, #0x07
      000D60 26 03            [ 1] 4446 	jrne	00144$
      000D62 CCr0Dr74         [ 2] 4447 	jp	00104$
      000D65                       4448 00144$:
                           000D65  4449 	Sstm8s_tim1$TIM1_SelectSlaveMode$935 ==.
                                   4450 ; skipping generated iCode
                                   4451 ; skipping iCode since result will be rematerialized
                                   4452 ; skipping iCode since result will be rematerialized
                                   4453 ; genIPush
      000D65 4B 9E            [ 1] 4454 	push	#0x9e
                           000D67  4455 	Sstm8s_tim1$TIM1_SelectSlaveMode$936 ==.
      000D67 4B 03            [ 1] 4456 	push	#0x03
                           000D69  4457 	Sstm8s_tim1$TIM1_SelectSlaveMode$937 ==.
      000D69 5F               [ 1] 4458 	clrw	x
      000D6A 89               [ 2] 4459 	pushw	x
                           000D6B  4460 	Sstm8s_tim1$TIM1_SelectSlaveMode$938 ==.
                                   4461 ; genIPush
      000D6B 4Br00            [ 1] 4462 	push	#<(___str_0+0)
                           000D6D  4463 	Sstm8s_tim1$TIM1_SelectSlaveMode$939 ==.
      000D6D 4Bs00            [ 1] 4464 	push	#((___str_0+0) >> 8)
                           000D6F  4465 	Sstm8s_tim1$TIM1_SelectSlaveMode$940 ==.
                                   4466 ; genCall
      000D6F CDr00r00         [ 4] 4467 	call	_assert_failed
      000D72 5B 06            [ 2] 4468 	addw	sp, #6
                           000D74  4469 	Sstm8s_tim1$TIM1_SelectSlaveMode$941 ==.
                                   4470 ; genLabel
      000D74                       4471 00104$:
                           000D74  4472 	Sstm8s_tim1$TIM1_SelectSlaveMode$942 ==.
                                   4473 ;	../SPL/src/stm8s_tim1.c: 929: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_SMS)) |
                                   4474 ; genPointerGet
      000D74 C6 52 52         [ 1] 4475 	ld	a, 0x5252
                                   4476 ; genAnd
      000D77 A4 F8            [ 1] 4477 	and	a, #0xf8
                           000D79  4478 	Sstm8s_tim1$TIM1_SelectSlaveMode$943 ==.
                                   4479 ;	../SPL/src/stm8s_tim1.c: 930: (uint8_t)TIM1_SlaveMode);
                                   4480 ; genOr
      000D79 1A 03            [ 1] 4481 	or	a, (0x03, sp)
                                   4482 ; genPointerSet
      000D7B C7 52 52         [ 1] 4483 	ld	0x5252, a
                                   4484 ; genLabel
      000D7E                       4485 00101$:
                           000D7E  4486 	Sstm8s_tim1$TIM1_SelectSlaveMode$944 ==.
                                   4487 ;	../SPL/src/stm8s_tim1.c: 931: }
                                   4488 ; genEndFunction
                           000D7E  4489 	Sstm8s_tim1$TIM1_SelectSlaveMode$945 ==.
                           000D7E  4490 	XG$TIM1_SelectSlaveMode$0$0 ==.
      000D7E 81               [ 4] 4491 	ret
                           000D7F  4492 	Sstm8s_tim1$TIM1_SelectSlaveMode$946 ==.
                           000D7F  4493 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947 ==.
                                   4494 ;	../SPL/src/stm8s_tim1.c: 939: void TIM1_SelectMasterSlaveMode(FunctionalState NewState)
                                   4495 ; genLabel
                                   4496 ;	-----------------------------------------
                                   4497 ;	 function TIM1_SelectMasterSlaveMode
                                   4498 ;	-----------------------------------------
                                   4499 ;	Register assignment is optimal.
                                   4500 ;	Stack space usage: 0 bytes.
      000D7F                       4501 _TIM1_SelectMasterSlaveMode:
                           000D7F  4502 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948 ==.
                           000D7F  4503 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949 ==.
                                   4504 ;	../SPL/src/stm8s_tim1.c: 942: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   4505 ; genIfx
      000D7F 0D 03            [ 1] 4506 	tnz	(0x03, sp)
      000D81 26 03            [ 1] 4507 	jrne	00126$
      000D83 CCr0Dr9D         [ 2] 4508 	jp	00107$
      000D86                       4509 00126$:
                                   4510 ; genCmpEQorNE
      000D86 7B 03            [ 1] 4511 	ld	a, (0x03, sp)
      000D88 4A               [ 1] 4512 	dec	a
      000D89 26 03            [ 1] 4513 	jrne	00128$
      000D8B CCr0Dr9D         [ 2] 4514 	jp	00107$
      000D8E                       4515 00128$:
                           000D8E  4516 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950 ==.
                                   4517 ; skipping generated iCode
                                   4518 ; skipping iCode since result will be rematerialized
                                   4519 ; skipping iCode since result will be rematerialized
                                   4520 ; genIPush
      000D8E 4B AE            [ 1] 4521 	push	#0xae
                           000D90  4522 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951 ==.
      000D90 4B 03            [ 1] 4523 	push	#0x03
                           000D92  4524 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952 ==.
      000D92 5F               [ 1] 4525 	clrw	x
      000D93 89               [ 2] 4526 	pushw	x
                           000D94  4527 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953 ==.
                                   4528 ; genIPush
      000D94 4Br00            [ 1] 4529 	push	#<(___str_0+0)
                           000D96  4530 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954 ==.
      000D96 4Bs00            [ 1] 4531 	push	#((___str_0+0) >> 8)
                           000D98  4532 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955 ==.
                                   4533 ; genCall
      000D98 CDr00r00         [ 4] 4534 	call	_assert_failed
      000D9B 5B 06            [ 2] 4535 	addw	sp, #6
                           000D9D  4536 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956 ==.
                                   4537 ; genLabel
      000D9D                       4538 00107$:
                           000D9D  4539 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957 ==.
                                   4540 ;	../SPL/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
                                   4541 ; genPointerGet
      000D9D C6 52 52         [ 1] 4542 	ld	a, 0x5252
                           000DA0  4543 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958 ==.
                                   4544 ;	../SPL/src/stm8s_tim1.c: 945: if (NewState != DISABLE)
                                   4545 ; genIfx
      000DA0 0D 03            [ 1] 4546 	tnz	(0x03, sp)
      000DA2 26 03            [ 1] 4547 	jrne	00130$
      000DA4 CCr0DrAF         [ 2] 4548 	jp	00102$
      000DA7                       4549 00130$:
                           000DA7  4550 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$959 ==.
                           000DA7  4551 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960 ==.
                                   4552 ;	../SPL/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
                                   4553 ; genOr
      000DA7 AA 80            [ 1] 4554 	or	a, #0x80
                                   4555 ; genPointerSet
      000DA9 C7 52 52         [ 1] 4556 	ld	0x5252, a
                           000DAC  4557 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$961 ==.
                                   4558 ; genGoto
      000DAC CCr0DrB4         [ 2] 4559 	jp	00104$
                                   4560 ; genLabel
      000DAF                       4561 00102$:
                           000DAF  4562 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$962 ==.
                           000DAF  4563 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963 ==.
                                   4564 ;	../SPL/src/stm8s_tim1.c: 951: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_MSM);
                                   4565 ; genAnd
      000DAF A4 7F            [ 1] 4566 	and	a, #0x7f
                                   4567 ; genPointerSet
      000DB1 C7 52 52         [ 1] 4568 	ld	0x5252, a
                           000DB4  4569 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$964 ==.
                                   4570 ; genLabel
      000DB4                       4571 00104$:
                           000DB4  4572 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965 ==.
                                   4573 ;	../SPL/src/stm8s_tim1.c: 953: }
                                   4574 ; genEndFunction
                           000DB4  4575 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$966 ==.
                           000DB4  4576 	XG$TIM1_SelectMasterSlaveMode$0$0 ==.
      000DB4 81               [ 4] 4577 	ret
                           000DB5  4578 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967 ==.
                           000DB5  4579 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968 ==.
                                   4580 ;	../SPL/src/stm8s_tim1.c: 975: void TIM1_EncoderInterfaceConfig(TIM1_EncoderMode_TypeDef TIM1_EncoderMode,
                                   4581 ; genLabel
                                   4582 ;	-----------------------------------------
                                   4583 ;	 function TIM1_EncoderInterfaceConfig
                                   4584 ;	-----------------------------------------
                                   4585 ;	Register assignment is optimal.
                                   4586 ;	Stack space usage: 0 bytes.
      000DB5                       4587 _TIM1_EncoderInterfaceConfig:
                           000DB5  4588 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969 ==.
                           000DB5  4589 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970 ==.
                                   4590 ;	../SPL/src/stm8s_tim1.c: 980: assert_param(IS_TIM1_ENCODER_MODE_OK(TIM1_EncoderMode));
                                   4591 ; genCmpEQorNE
      000DB5 7B 03            [ 1] 4592 	ld	a, (0x03, sp)
      000DB7 4A               [ 1] 4593 	dec	a
      000DB8 26 03            [ 1] 4594 	jrne	00173$
      000DBA CCr0DrDE         [ 2] 4595 	jp	00110$
      000DBD                       4596 00173$:
                           000DBD  4597 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971 ==.
                                   4598 ; skipping generated iCode
                                   4599 ; genCmpEQorNE
      000DBD 7B 03            [ 1] 4600 	ld	a, (0x03, sp)
      000DBF A1 02            [ 1] 4601 	cp	a, #0x02
      000DC1 26 03            [ 1] 4602 	jrne	00176$
      000DC3 CCr0DrDE         [ 2] 4603 	jp	00110$
      000DC6                       4604 00176$:
                           000DC6  4605 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972 ==.
                                   4606 ; skipping generated iCode
                                   4607 ; genCmpEQorNE
      000DC6 7B 03            [ 1] 4608 	ld	a, (0x03, sp)
      000DC8 A1 03            [ 1] 4609 	cp	a, #0x03
      000DCA 26 03            [ 1] 4610 	jrne	00179$
      000DCC CCr0DrDE         [ 2] 4611 	jp	00110$
      000DCF                       4612 00179$:
                           000DCF  4613 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973 ==.
                                   4614 ; skipping generated iCode
                                   4615 ; skipping iCode since result will be rematerialized
                                   4616 ; skipping iCode since result will be rematerialized
                                   4617 ; genIPush
      000DCF 4B D4            [ 1] 4618 	push	#0xd4
                           000DD1  4619 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974 ==.
      000DD1 4B 03            [ 1] 4620 	push	#0x03
                           000DD3  4621 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975 ==.
      000DD3 5F               [ 1] 4622 	clrw	x
      000DD4 89               [ 2] 4623 	pushw	x
                           000DD5  4624 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976 ==.
                                   4625 ; genIPush
      000DD5 4Br00            [ 1] 4626 	push	#<(___str_0+0)
                           000DD7  4627 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977 ==.
      000DD7 4Bs00            [ 1] 4628 	push	#((___str_0+0) >> 8)
                           000DD9  4629 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978 ==.
                                   4630 ; genCall
      000DD9 CDr00r00         [ 4] 4631 	call	_assert_failed
      000DDC 5B 06            [ 2] 4632 	addw	sp, #6
                           000DDE  4633 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979 ==.
                                   4634 ; genLabel
      000DDE                       4635 00110$:
                           000DDE  4636 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980 ==.
                                   4637 ;	../SPL/src/stm8s_tim1.c: 981: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC1Polarity));
                                   4638 ; genIfx
      000DDE 0D 04            [ 1] 4639 	tnz	(0x04, sp)
      000DE0 26 03            [ 1] 4640 	jrne	00181$
      000DE2 CCr0DrFC         [ 2] 4641 	jp	00118$
      000DE5                       4642 00181$:
                                   4643 ; genCmpEQorNE
      000DE5 7B 04            [ 1] 4644 	ld	a, (0x04, sp)
      000DE7 4A               [ 1] 4645 	dec	a
      000DE8 26 03            [ 1] 4646 	jrne	00183$
      000DEA CCr0DrFC         [ 2] 4647 	jp	00118$
      000DED                       4648 00183$:
                           000DED  4649 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981 ==.
                                   4650 ; skipping generated iCode
                                   4651 ; skipping iCode since result will be rematerialized
                                   4652 ; skipping iCode since result will be rematerialized
                                   4653 ; genIPush
      000DED 4B D5            [ 1] 4654 	push	#0xd5
                           000DEF  4655 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982 ==.
      000DEF 4B 03            [ 1] 4656 	push	#0x03
                           000DF1  4657 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983 ==.
      000DF1 5F               [ 1] 4658 	clrw	x
      000DF2 89               [ 2] 4659 	pushw	x
                           000DF3  4660 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984 ==.
                                   4661 ; genIPush
      000DF3 4Br00            [ 1] 4662 	push	#<(___str_0+0)
                           000DF5  4663 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985 ==.
      000DF5 4Bs00            [ 1] 4664 	push	#((___str_0+0) >> 8)
                           000DF7  4665 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986 ==.
                                   4666 ; genCall
      000DF7 CDr00r00         [ 4] 4667 	call	_assert_failed
      000DFA 5B 06            [ 2] 4668 	addw	sp, #6
                           000DFC  4669 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987 ==.
                                   4670 ; genLabel
      000DFC                       4671 00118$:
                           000DFC  4672 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988 ==.
                                   4673 ;	../SPL/src/stm8s_tim1.c: 982: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC2Polarity));
                                   4674 ; genIfx
      000DFC 0D 05            [ 1] 4675 	tnz	(0x05, sp)
      000DFE 26 03            [ 1] 4676 	jrne	00185$
      000E00 CCr0Er1A         [ 2] 4677 	jp	00123$
      000E03                       4678 00185$:
                                   4679 ; genCmpEQorNE
      000E03 7B 05            [ 1] 4680 	ld	a, (0x05, sp)
      000E05 4A               [ 1] 4681 	dec	a
      000E06 26 03            [ 1] 4682 	jrne	00187$
      000E08 CCr0Er1A         [ 2] 4683 	jp	00123$
      000E0B                       4684 00187$:
                           000E0B  4685 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989 ==.
                                   4686 ; skipping generated iCode
                                   4687 ; skipping iCode since result will be rematerialized
                                   4688 ; skipping iCode since result will be rematerialized
                                   4689 ; genIPush
      000E0B 4B D6            [ 1] 4690 	push	#0xd6
                           000E0D  4691 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990 ==.
      000E0D 4B 03            [ 1] 4692 	push	#0x03
                           000E0F  4693 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991 ==.
      000E0F 5F               [ 1] 4694 	clrw	x
      000E10 89               [ 2] 4695 	pushw	x
                           000E11  4696 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992 ==.
                                   4697 ; genIPush
      000E11 4Br00            [ 1] 4698 	push	#<(___str_0+0)
                           000E13  4699 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993 ==.
      000E13 4Bs00            [ 1] 4700 	push	#((___str_0+0) >> 8)
                           000E15  4701 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994 ==.
                                   4702 ; genCall
      000E15 CDr00r00         [ 4] 4703 	call	_assert_failed
      000E18 5B 06            [ 2] 4704 	addw	sp, #6
                           000E1A  4705 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995 ==.
                                   4706 ; genLabel
      000E1A                       4707 00123$:
                           000E1A  4708 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996 ==.
                                   4709 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4710 ; genPointerGet
      000E1A C6 52 5C         [ 1] 4711 	ld	a, 0x525c
                           000E1D  4712 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997 ==.
                                   4713 ;	../SPL/src/stm8s_tim1.c: 985: if (TIM1_IC1Polarity != TIM1_ICPOLARITY_RISING)
                                   4714 ; genIfx
      000E1D 0D 04            [ 1] 4715 	tnz	(0x04, sp)
      000E1F 26 03            [ 1] 4716 	jrne	00189$
      000E21 CCr0Er2C         [ 2] 4717 	jp	00102$
      000E24                       4718 00189$:
                           000E24  4719 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$998 ==.
                           000E24  4720 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999 ==.
                                   4721 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4722 ; genOr
      000E24 AA 02            [ 1] 4723 	or	a, #0x02
                                   4724 ; genPointerSet
      000E26 C7 52 5C         [ 1] 4725 	ld	0x525c, a
                           000E29  4726 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1000 ==.
                                   4727 ; genGoto
      000E29 CCr0Er31         [ 2] 4728 	jp	00103$
                                   4729 ; genLabel
      000E2C                       4730 00102$:
                           000E2C  4731 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1001 ==.
                           000E2C  4732 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002 ==.
                                   4733 ;	../SPL/src/stm8s_tim1.c: 991: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   4734 ; genAnd
      000E2C A4 FD            [ 1] 4735 	and	a, #0xfd
                                   4736 ; genPointerSet
      000E2E C7 52 5C         [ 1] 4737 	ld	0x525c, a
                           000E31  4738 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1003 ==.
                                   4739 ; genLabel
      000E31                       4740 00103$:
                           000E31  4741 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004 ==.
                                   4742 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4743 ; genPointerGet
      000E31 C6 52 5C         [ 1] 4744 	ld	a, 0x525c
                           000E34  4745 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005 ==.
                                   4746 ;	../SPL/src/stm8s_tim1.c: 994: if (TIM1_IC2Polarity != TIM1_ICPOLARITY_RISING)
                                   4747 ; genIfx
      000E34 0D 05            [ 1] 4748 	tnz	(0x05, sp)
      000E36 26 03            [ 1] 4749 	jrne	00190$
      000E38 CCr0Er43         [ 2] 4750 	jp	00105$
      000E3B                       4751 00190$:
                           000E3B  4752 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1006 ==.
                           000E3B  4753 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007 ==.
                                   4754 ;	../SPL/src/stm8s_tim1.c: 996: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   4755 ; genOr
      000E3B AA 20            [ 1] 4756 	or	a, #0x20
                                   4757 ; genPointerSet
      000E3D C7 52 5C         [ 1] 4758 	ld	0x525c, a
                           000E40  4759 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1008 ==.
                                   4760 ; genGoto
      000E40 CCr0Er48         [ 2] 4761 	jp	00106$
                                   4762 ; genLabel
      000E43                       4763 00105$:
                           000E43  4764 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1009 ==.
                           000E43  4765 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010 ==.
                                   4766 ;	../SPL/src/stm8s_tim1.c: 1000: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   4767 ; genAnd
      000E43 A4 DF            [ 1] 4768 	and	a, #0xdf
                                   4769 ; genPointerSet
      000E45 C7 52 5C         [ 1] 4770 	ld	0x525c, a
                           000E48  4771 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1011 ==.
                                   4772 ; genLabel
      000E48                       4773 00106$:
                           000E48  4774 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012 ==.
                                   4775 ;	../SPL/src/stm8s_tim1.c: 1003: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(TIM1_SMCR_MSM | TIM1_SMCR_TS))
                                   4776 ; genPointerGet
      000E48 C6 52 52         [ 1] 4777 	ld	a, 0x5252
                                   4778 ; genAnd
      000E4B A4 F0            [ 1] 4779 	and	a, #0xf0
                           000E4D  4780 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013 ==.
                                   4781 ;	../SPL/src/stm8s_tim1.c: 1004: | (uint8_t) TIM1_EncoderMode);
                                   4782 ; genOr
      000E4D 1A 03            [ 1] 4783 	or	a, (0x03, sp)
                                   4784 ; genPointerSet
      000E4F C7 52 52         [ 1] 4785 	ld	0x5252, a
                           000E52  4786 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014 ==.
                                   4787 ;	../SPL/src/stm8s_tim1.c: 1007: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_CCxS)) 
                                   4788 ; genPointerGet
      000E52 C6 52 58         [ 1] 4789 	ld	a, 0x5258
                                   4790 ; genAnd
      000E55 A4 FC            [ 1] 4791 	and	a, #0xfc
                                   4792 ; genOr
      000E57 AA 01            [ 1] 4793 	or	a, #0x01
                                   4794 ; genPointerSet
      000E59 C7 52 58         [ 1] 4795 	ld	0x5258, a
                           000E5C  4796 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015 ==.
                                   4797 ;	../SPL/src/stm8s_tim1.c: 1009: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_CCxS))
                                   4798 ; genPointerGet
      000E5C C6 52 59         [ 1] 4799 	ld	a, 0x5259
                                   4800 ; genAnd
      000E5F A4 FC            [ 1] 4801 	and	a, #0xfc
                                   4802 ; genOr
      000E61 AA 01            [ 1] 4803 	or	a, #0x01
                                   4804 ; genPointerSet
      000E63 C7 52 59         [ 1] 4805 	ld	0x5259, a
                                   4806 ; genLabel
      000E66                       4807 00107$:
                           000E66  4808 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016 ==.
                                   4809 ;	../SPL/src/stm8s_tim1.c: 1011: }
                                   4810 ; genEndFunction
                           000E66  4811 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1017 ==.
                           000E66  4812 	XG$TIM1_EncoderInterfaceConfig$0$0 ==.
      000E66 81               [ 4] 4813 	ret
                           000E67  4814 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018 ==.
                           000E67  4815 	Sstm8s_tim1$TIM1_PrescalerConfig$1019 ==.
                                   4816 ;	../SPL/src/stm8s_tim1.c: 1023: void TIM1_PrescalerConfig(uint16_t Prescaler,
                                   4817 ; genLabel
                                   4818 ;	-----------------------------------------
                                   4819 ;	 function TIM1_PrescalerConfig
                                   4820 ;	-----------------------------------------
                                   4821 ;	Register assignment is optimal.
                                   4822 ;	Stack space usage: 0 bytes.
      000E67                       4823 _TIM1_PrescalerConfig:
                           000E67  4824 	Sstm8s_tim1$TIM1_PrescalerConfig$1020 ==.
                           000E67  4825 	Sstm8s_tim1$TIM1_PrescalerConfig$1021 ==.
                                   4826 ;	../SPL/src/stm8s_tim1.c: 1027: assert_param(IS_TIM1_PRESCALER_RELOAD_OK(TIM1_PSCReloadMode));
                                   4827 ; genIfx
      000E67 0D 05            [ 1] 4828 	tnz	(0x05, sp)
      000E69 26 03            [ 1] 4829 	jrne	00118$
      000E6B CCr0Er85         [ 2] 4830 	jp	00104$
      000E6E                       4831 00118$:
                                   4832 ; genCmpEQorNE
      000E6E 7B 05            [ 1] 4833 	ld	a, (0x05, sp)
      000E70 4A               [ 1] 4834 	dec	a
      000E71 26 03            [ 1] 4835 	jrne	00120$
      000E73 CCr0Er85         [ 2] 4836 	jp	00104$
      000E76                       4837 00120$:
                           000E76  4838 	Sstm8s_tim1$TIM1_PrescalerConfig$1022 ==.
                                   4839 ; skipping generated iCode
                                   4840 ; skipping iCode since result will be rematerialized
                                   4841 ; skipping iCode since result will be rematerialized
                                   4842 ; genIPush
      000E76 4B 03            [ 1] 4843 	push	#0x03
                           000E78  4844 	Sstm8s_tim1$TIM1_PrescalerConfig$1023 ==.
      000E78 4B 04            [ 1] 4845 	push	#0x04
                           000E7A  4846 	Sstm8s_tim1$TIM1_PrescalerConfig$1024 ==.
      000E7A 5F               [ 1] 4847 	clrw	x
      000E7B 89               [ 2] 4848 	pushw	x
                           000E7C  4849 	Sstm8s_tim1$TIM1_PrescalerConfig$1025 ==.
                                   4850 ; genIPush
      000E7C 4Br00            [ 1] 4851 	push	#<(___str_0+0)
                           000E7E  4852 	Sstm8s_tim1$TIM1_PrescalerConfig$1026 ==.
      000E7E 4Bs00            [ 1] 4853 	push	#((___str_0+0) >> 8)
                           000E80  4854 	Sstm8s_tim1$TIM1_PrescalerConfig$1027 ==.
                                   4855 ; genCall
      000E80 CDr00r00         [ 4] 4856 	call	_assert_failed
      000E83 5B 06            [ 2] 4857 	addw	sp, #6
                           000E85  4858 	Sstm8s_tim1$TIM1_PrescalerConfig$1028 ==.
                                   4859 ; genLabel
      000E85                       4860 00104$:
                           000E85  4861 	Sstm8s_tim1$TIM1_PrescalerConfig$1029 ==.
                                   4862 ;	../SPL/src/stm8s_tim1.c: 1030: TIM1->PSCRH = (uint8_t)(Prescaler >> 8);
                                   4863 ; genRightShiftLiteral
      000E85 7B 03            [ 1] 4864 	ld	a, (0x03, sp)
      000E87 5F               [ 1] 4865 	clrw	x
                                   4866 ; genCast
                                   4867 ; genAssign
                                   4868 ; genPointerSet
      000E88 C7 52 60         [ 1] 4869 	ld	0x5260, a
                           000E8B  4870 	Sstm8s_tim1$TIM1_PrescalerConfig$1030 ==.
                                   4871 ;	../SPL/src/stm8s_tim1.c: 1031: TIM1->PSCRL = (uint8_t)(Prescaler);
                                   4872 ; genCast
                                   4873 ; genAssign
      000E8B 7B 04            [ 1] 4874 	ld	a, (0x04, sp)
                                   4875 ; genPointerSet
      000E8D C7 52 61         [ 1] 4876 	ld	0x5261, a
                           000E90  4877 	Sstm8s_tim1$TIM1_PrescalerConfig$1031 ==.
                                   4878 ;	../SPL/src/stm8s_tim1.c: 1034: TIM1->EGR = (uint8_t)TIM1_PSCReloadMode;
                                   4879 ; genPointerSet
      000E90 AE 52 57         [ 2] 4880 	ldw	x, #0x5257
      000E93 7B 05            [ 1] 4881 	ld	a, (0x05, sp)
      000E95 F7               [ 1] 4882 	ld	(x), a
                                   4883 ; genLabel
      000E96                       4884 00101$:
                           000E96  4885 	Sstm8s_tim1$TIM1_PrescalerConfig$1032 ==.
                                   4886 ;	../SPL/src/stm8s_tim1.c: 1035: }
                                   4887 ; genEndFunction
                           000E96  4888 	Sstm8s_tim1$TIM1_PrescalerConfig$1033 ==.
                           000E96  4889 	XG$TIM1_PrescalerConfig$0$0 ==.
      000E96 81               [ 4] 4890 	ret
                           000E97  4891 	Sstm8s_tim1$TIM1_PrescalerConfig$1034 ==.
                           000E97  4892 	Sstm8s_tim1$TIM1_CounterModeConfig$1035 ==.
                                   4893 ;	../SPL/src/stm8s_tim1.c: 1048: void TIM1_CounterModeConfig(TIM1_CounterMode_TypeDef TIM1_CounterMode)
                                   4894 ; genLabel
                                   4895 ;	-----------------------------------------
                                   4896 ;	 function TIM1_CounterModeConfig
                                   4897 ;	-----------------------------------------
                                   4898 ;	Register assignment is optimal.
                                   4899 ;	Stack space usage: 0 bytes.
      000E97                       4900 _TIM1_CounterModeConfig:
                           000E97  4901 	Sstm8s_tim1$TIM1_CounterModeConfig$1036 ==.
                           000E97  4902 	Sstm8s_tim1$TIM1_CounterModeConfig$1037 ==.
                                   4903 ;	../SPL/src/stm8s_tim1.c: 1051: assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
                                   4904 ; genIfx
      000E97 0D 03            [ 1] 4905 	tnz	(0x03, sp)
      000E99 26 03            [ 1] 4906 	jrne	00142$
      000E9B CCr0ErD1         [ 2] 4907 	jp	00104$
      000E9E                       4908 00142$:
                                   4909 ; genCmpEQorNE
      000E9E 7B 03            [ 1] 4910 	ld	a, (0x03, sp)
      000EA0 A1 10            [ 1] 4911 	cp	a, #0x10
      000EA2 26 03            [ 1] 4912 	jrne	00144$
      000EA4 CCr0ErD1         [ 2] 4913 	jp	00104$
      000EA7                       4914 00144$:
                           000EA7  4915 	Sstm8s_tim1$TIM1_CounterModeConfig$1038 ==.
                                   4916 ; skipping generated iCode
                                   4917 ; genCmpEQorNE
      000EA7 7B 03            [ 1] 4918 	ld	a, (0x03, sp)
      000EA9 A1 20            [ 1] 4919 	cp	a, #0x20
      000EAB 26 03            [ 1] 4920 	jrne	00147$
      000EAD CCr0ErD1         [ 2] 4921 	jp	00104$
      000EB0                       4922 00147$:
                           000EB0  4923 	Sstm8s_tim1$TIM1_CounterModeConfig$1039 ==.
                                   4924 ; skipping generated iCode
                                   4925 ; genCmpEQorNE
      000EB0 7B 03            [ 1] 4926 	ld	a, (0x03, sp)
      000EB2 A1 40            [ 1] 4927 	cp	a, #0x40
      000EB4 26 03            [ 1] 4928 	jrne	00150$
      000EB6 CCr0ErD1         [ 2] 4929 	jp	00104$
      000EB9                       4930 00150$:
                           000EB9  4931 	Sstm8s_tim1$TIM1_CounterModeConfig$1040 ==.
                                   4932 ; skipping generated iCode
                                   4933 ; genCmpEQorNE
      000EB9 7B 03            [ 1] 4934 	ld	a, (0x03, sp)
      000EBB A1 60            [ 1] 4935 	cp	a, #0x60
      000EBD 26 03            [ 1] 4936 	jrne	00153$
      000EBF CCr0ErD1         [ 2] 4937 	jp	00104$
      000EC2                       4938 00153$:
                           000EC2  4939 	Sstm8s_tim1$TIM1_CounterModeConfig$1041 ==.
                                   4940 ; skipping generated iCode
                                   4941 ; skipping iCode since result will be rematerialized
                                   4942 ; skipping iCode since result will be rematerialized
                                   4943 ; genIPush
      000EC2 4B 1B            [ 1] 4944 	push	#0x1b
                           000EC4  4945 	Sstm8s_tim1$TIM1_CounterModeConfig$1042 ==.
      000EC4 4B 04            [ 1] 4946 	push	#0x04
                           000EC6  4947 	Sstm8s_tim1$TIM1_CounterModeConfig$1043 ==.
      000EC6 5F               [ 1] 4948 	clrw	x
      000EC7 89               [ 2] 4949 	pushw	x
                           000EC8  4950 	Sstm8s_tim1$TIM1_CounterModeConfig$1044 ==.
                                   4951 ; genIPush
      000EC8 4Br00            [ 1] 4952 	push	#<(___str_0+0)
                           000ECA  4953 	Sstm8s_tim1$TIM1_CounterModeConfig$1045 ==.
      000ECA 4Bs00            [ 1] 4954 	push	#((___str_0+0) >> 8)
                           000ECC  4955 	Sstm8s_tim1$TIM1_CounterModeConfig$1046 ==.
                                   4956 ; genCall
      000ECC CDr00r00         [ 4] 4957 	call	_assert_failed
      000ECF 5B 06            [ 2] 4958 	addw	sp, #6
                           000ED1  4959 	Sstm8s_tim1$TIM1_CounterModeConfig$1047 ==.
                                   4960 ; genLabel
      000ED1                       4961 00104$:
                           000ED1  4962 	Sstm8s_tim1$TIM1_CounterModeConfig$1048 ==.
                                   4963 ;	../SPL/src/stm8s_tim1.c: 1055: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)((uint8_t)(~TIM1_CR1_CMS) & (uint8_t)(~TIM1_CR1_DIR)))
                                   4964 ; genPointerGet
      000ED1 C6 52 50         [ 1] 4965 	ld	a, 0x5250
                                   4966 ; genAnd
      000ED4 A4 8F            [ 1] 4967 	and	a, #0x8f
                           000ED6  4968 	Sstm8s_tim1$TIM1_CounterModeConfig$1049 ==.
                                   4969 ;	../SPL/src/stm8s_tim1.c: 1056: | (uint8_t)TIM1_CounterMode);
                                   4970 ; genOr
      000ED6 1A 03            [ 1] 4971 	or	a, (0x03, sp)
                                   4972 ; genPointerSet
      000ED8 C7 52 50         [ 1] 4973 	ld	0x5250, a
                                   4974 ; genLabel
      000EDB                       4975 00101$:
                           000EDB  4976 	Sstm8s_tim1$TIM1_CounterModeConfig$1050 ==.
                                   4977 ;	../SPL/src/stm8s_tim1.c: 1057: }
                                   4978 ; genEndFunction
                           000EDB  4979 	Sstm8s_tim1$TIM1_CounterModeConfig$1051 ==.
                           000EDB  4980 	XG$TIM1_CounterModeConfig$0$0 ==.
      000EDB 81               [ 4] 4981 	ret
                           000EDC  4982 	Sstm8s_tim1$TIM1_CounterModeConfig$1052 ==.
                           000EDC  4983 	Sstm8s_tim1$TIM1_ForcedOC1Config$1053 ==.
                                   4984 ;	../SPL/src/stm8s_tim1.c: 1067: void TIM1_ForcedOC1Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   4985 ; genLabel
                                   4986 ;	-----------------------------------------
                                   4987 ;	 function TIM1_ForcedOC1Config
                                   4988 ;	-----------------------------------------
                                   4989 ;	Register assignment is optimal.
                                   4990 ;	Stack space usage: 0 bytes.
      000EDC                       4991 _TIM1_ForcedOC1Config:
                           000EDC  4992 	Sstm8s_tim1$TIM1_ForcedOC1Config$1054 ==.
                           000EDC  4993 	Sstm8s_tim1$TIM1_ForcedOC1Config$1055 ==.
                                   4994 ;	../SPL/src/stm8s_tim1.c: 1070: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   4995 ; genCmpEQorNE
      000EDC 7B 03            [ 1] 4996 	ld	a, (0x03, sp)
      000EDE A1 50            [ 1] 4997 	cp	a, #0x50
      000EE0 26 03            [ 1] 4998 	jrne	00119$
      000EE2 CCr0ErFD         [ 2] 4999 	jp	00104$
      000EE5                       5000 00119$:
                           000EE5  5001 	Sstm8s_tim1$TIM1_ForcedOC1Config$1056 ==.
                                   5002 ; skipping generated iCode
                                   5003 ; genCmpEQorNE
      000EE5 7B 03            [ 1] 5004 	ld	a, (0x03, sp)
      000EE7 A1 40            [ 1] 5005 	cp	a, #0x40
      000EE9 26 03            [ 1] 5006 	jrne	00122$
      000EEB CCr0ErFD         [ 2] 5007 	jp	00104$
      000EEE                       5008 00122$:
                           000EEE  5009 	Sstm8s_tim1$TIM1_ForcedOC1Config$1057 ==.
                                   5010 ; skipping generated iCode
                                   5011 ; skipping iCode since result will be rematerialized
                                   5012 ; skipping iCode since result will be rematerialized
                                   5013 ; genIPush
      000EEE 4B 2E            [ 1] 5014 	push	#0x2e
                           000EF0  5015 	Sstm8s_tim1$TIM1_ForcedOC1Config$1058 ==.
      000EF0 4B 04            [ 1] 5016 	push	#0x04
                           000EF2  5017 	Sstm8s_tim1$TIM1_ForcedOC1Config$1059 ==.
      000EF2 5F               [ 1] 5018 	clrw	x
      000EF3 89               [ 2] 5019 	pushw	x
                           000EF4  5020 	Sstm8s_tim1$TIM1_ForcedOC1Config$1060 ==.
                                   5021 ; genIPush
      000EF4 4Br00            [ 1] 5022 	push	#<(___str_0+0)
                           000EF6  5023 	Sstm8s_tim1$TIM1_ForcedOC1Config$1061 ==.
      000EF6 4Bs00            [ 1] 5024 	push	#((___str_0+0) >> 8)
                           000EF8  5025 	Sstm8s_tim1$TIM1_ForcedOC1Config$1062 ==.
                                   5026 ; genCall
      000EF8 CDr00r00         [ 4] 5027 	call	_assert_failed
      000EFB 5B 06            [ 2] 5028 	addw	sp, #6
                           000EFD  5029 	Sstm8s_tim1$TIM1_ForcedOC1Config$1063 ==.
                                   5030 ; genLabel
      000EFD                       5031 00104$:
                           000EFD  5032 	Sstm8s_tim1$TIM1_ForcedOC1Config$1064 ==.
                                   5033 ;	../SPL/src/stm8s_tim1.c: 1073: TIM1->CCMR1 =  (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM))|
                                   5034 ; genPointerGet
      000EFD C6 52 58         [ 1] 5035 	ld	a, 0x5258
                                   5036 ; genAnd
      000F00 A4 8F            [ 1] 5037 	and	a, #0x8f
                           000F02  5038 	Sstm8s_tim1$TIM1_ForcedOC1Config$1065 ==.
                                   5039 ;	../SPL/src/stm8s_tim1.c: 1074: (uint8_t)TIM1_ForcedAction);
                                   5040 ; genOr
      000F02 1A 03            [ 1] 5041 	or	a, (0x03, sp)
                                   5042 ; genPointerSet
      000F04 C7 52 58         [ 1] 5043 	ld	0x5258, a
                                   5044 ; genLabel
      000F07                       5045 00101$:
                           000F07  5046 	Sstm8s_tim1$TIM1_ForcedOC1Config$1066 ==.
                                   5047 ;	../SPL/src/stm8s_tim1.c: 1075: }
                                   5048 ; genEndFunction
                           000F07  5049 	Sstm8s_tim1$TIM1_ForcedOC1Config$1067 ==.
                           000F07  5050 	XG$TIM1_ForcedOC1Config$0$0 ==.
      000F07 81               [ 4] 5051 	ret
                           000F08  5052 	Sstm8s_tim1$TIM1_ForcedOC1Config$1068 ==.
                           000F08  5053 	Sstm8s_tim1$TIM1_ForcedOC2Config$1069 ==.
                                   5054 ;	../SPL/src/stm8s_tim1.c: 1085: void TIM1_ForcedOC2Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5055 ; genLabel
                                   5056 ;	-----------------------------------------
                                   5057 ;	 function TIM1_ForcedOC2Config
                                   5058 ;	-----------------------------------------
                                   5059 ;	Register assignment is optimal.
                                   5060 ;	Stack space usage: 0 bytes.
      000F08                       5061 _TIM1_ForcedOC2Config:
                           000F08  5062 	Sstm8s_tim1$TIM1_ForcedOC2Config$1070 ==.
                           000F08  5063 	Sstm8s_tim1$TIM1_ForcedOC2Config$1071 ==.
                                   5064 ;	../SPL/src/stm8s_tim1.c: 1088: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5065 ; genCmpEQorNE
      000F08 7B 03            [ 1] 5066 	ld	a, (0x03, sp)
      000F0A A1 50            [ 1] 5067 	cp	a, #0x50
      000F0C 26 03            [ 1] 5068 	jrne	00119$
      000F0E CCr0Fr29         [ 2] 5069 	jp	00104$
      000F11                       5070 00119$:
                           000F11  5071 	Sstm8s_tim1$TIM1_ForcedOC2Config$1072 ==.
                                   5072 ; skipping generated iCode
                                   5073 ; genCmpEQorNE
      000F11 7B 03            [ 1] 5074 	ld	a, (0x03, sp)
      000F13 A1 40            [ 1] 5075 	cp	a, #0x40
      000F15 26 03            [ 1] 5076 	jrne	00122$
      000F17 CCr0Fr29         [ 2] 5077 	jp	00104$
      000F1A                       5078 00122$:
                           000F1A  5079 	Sstm8s_tim1$TIM1_ForcedOC2Config$1073 ==.
                                   5080 ; skipping generated iCode
                                   5081 ; skipping iCode since result will be rematerialized
                                   5082 ; skipping iCode since result will be rematerialized
                                   5083 ; genIPush
      000F1A 4B 40            [ 1] 5084 	push	#0x40
                           000F1C  5085 	Sstm8s_tim1$TIM1_ForcedOC2Config$1074 ==.
      000F1C 4B 04            [ 1] 5086 	push	#0x04
                           000F1E  5087 	Sstm8s_tim1$TIM1_ForcedOC2Config$1075 ==.
      000F1E 5F               [ 1] 5088 	clrw	x
      000F1F 89               [ 2] 5089 	pushw	x
                           000F20  5090 	Sstm8s_tim1$TIM1_ForcedOC2Config$1076 ==.
                                   5091 ; genIPush
      000F20 4Br00            [ 1] 5092 	push	#<(___str_0+0)
                           000F22  5093 	Sstm8s_tim1$TIM1_ForcedOC2Config$1077 ==.
      000F22 4Bs00            [ 1] 5094 	push	#((___str_0+0) >> 8)
                           000F24  5095 	Sstm8s_tim1$TIM1_ForcedOC2Config$1078 ==.
                                   5096 ; genCall
      000F24 CDr00r00         [ 4] 5097 	call	_assert_failed
      000F27 5B 06            [ 2] 5098 	addw	sp, #6
                           000F29  5099 	Sstm8s_tim1$TIM1_ForcedOC2Config$1079 ==.
                                   5100 ; genLabel
      000F29                       5101 00104$:
                           000F29  5102 	Sstm8s_tim1$TIM1_ForcedOC2Config$1080 ==.
                                   5103 ;	../SPL/src/stm8s_tim1.c: 1091: TIM1->CCMR2  =  (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
                                   5104 ; genPointerGet
      000F29 C6 52 59         [ 1] 5105 	ld	a, 0x5259
                                   5106 ; genAnd
      000F2C A4 8F            [ 1] 5107 	and	a, #0x8f
                           000F2E  5108 	Sstm8s_tim1$TIM1_ForcedOC2Config$1081 ==.
                                   5109 ;	../SPL/src/stm8s_tim1.c: 1092: | (uint8_t)TIM1_ForcedAction);
                                   5110 ; genOr
      000F2E 1A 03            [ 1] 5111 	or	a, (0x03, sp)
                                   5112 ; genPointerSet
      000F30 C7 52 59         [ 1] 5113 	ld	0x5259, a
                                   5114 ; genLabel
      000F33                       5115 00101$:
                           000F33  5116 	Sstm8s_tim1$TIM1_ForcedOC2Config$1082 ==.
                                   5117 ;	../SPL/src/stm8s_tim1.c: 1093: }
                                   5118 ; genEndFunction
                           000F33  5119 	Sstm8s_tim1$TIM1_ForcedOC2Config$1083 ==.
                           000F33  5120 	XG$TIM1_ForcedOC2Config$0$0 ==.
      000F33 81               [ 4] 5121 	ret
                           000F34  5122 	Sstm8s_tim1$TIM1_ForcedOC2Config$1084 ==.
                           000F34  5123 	Sstm8s_tim1$TIM1_ForcedOC3Config$1085 ==.
                                   5124 ;	../SPL/src/stm8s_tim1.c: 1104: void TIM1_ForcedOC3Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5125 ; genLabel
                                   5126 ;	-----------------------------------------
                                   5127 ;	 function TIM1_ForcedOC3Config
                                   5128 ;	-----------------------------------------
                                   5129 ;	Register assignment is optimal.
                                   5130 ;	Stack space usage: 0 bytes.
      000F34                       5131 _TIM1_ForcedOC3Config:
                           000F34  5132 	Sstm8s_tim1$TIM1_ForcedOC3Config$1086 ==.
                           000F34  5133 	Sstm8s_tim1$TIM1_ForcedOC3Config$1087 ==.
                                   5134 ;	../SPL/src/stm8s_tim1.c: 1107: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5135 ; genCmpEQorNE
      000F34 7B 03            [ 1] 5136 	ld	a, (0x03, sp)
      000F36 A1 50            [ 1] 5137 	cp	a, #0x50
      000F38 26 03            [ 1] 5138 	jrne	00119$
      000F3A CCr0Fr55         [ 2] 5139 	jp	00104$
      000F3D                       5140 00119$:
                           000F3D  5141 	Sstm8s_tim1$TIM1_ForcedOC3Config$1088 ==.
                                   5142 ; skipping generated iCode
                                   5143 ; genCmpEQorNE
      000F3D 7B 03            [ 1] 5144 	ld	a, (0x03, sp)
      000F3F A1 40            [ 1] 5145 	cp	a, #0x40
      000F41 26 03            [ 1] 5146 	jrne	00122$
      000F43 CCr0Fr55         [ 2] 5147 	jp	00104$
      000F46                       5148 00122$:
                           000F46  5149 	Sstm8s_tim1$TIM1_ForcedOC3Config$1089 ==.
                                   5150 ; skipping generated iCode
                                   5151 ; skipping iCode since result will be rematerialized
                                   5152 ; skipping iCode since result will be rematerialized
                                   5153 ; genIPush
      000F46 4B 53            [ 1] 5154 	push	#0x53
                           000F48  5155 	Sstm8s_tim1$TIM1_ForcedOC3Config$1090 ==.
      000F48 4B 04            [ 1] 5156 	push	#0x04
                           000F4A  5157 	Sstm8s_tim1$TIM1_ForcedOC3Config$1091 ==.
      000F4A 5F               [ 1] 5158 	clrw	x
      000F4B 89               [ 2] 5159 	pushw	x
                           000F4C  5160 	Sstm8s_tim1$TIM1_ForcedOC3Config$1092 ==.
                                   5161 ; genIPush
      000F4C 4Br00            [ 1] 5162 	push	#<(___str_0+0)
                           000F4E  5163 	Sstm8s_tim1$TIM1_ForcedOC3Config$1093 ==.
      000F4E 4Bs00            [ 1] 5164 	push	#((___str_0+0) >> 8)
                           000F50  5165 	Sstm8s_tim1$TIM1_ForcedOC3Config$1094 ==.
                                   5166 ; genCall
      000F50 CDr00r00         [ 4] 5167 	call	_assert_failed
      000F53 5B 06            [ 2] 5168 	addw	sp, #6
                           000F55  5169 	Sstm8s_tim1$TIM1_ForcedOC3Config$1095 ==.
                                   5170 ; genLabel
      000F55                       5171 00104$:
                           000F55  5172 	Sstm8s_tim1$TIM1_ForcedOC3Config$1096 ==.
                                   5173 ;	../SPL/src/stm8s_tim1.c: 1110: TIM1->CCMR3  =  (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM))  
                                   5174 ; genPointerGet
      000F55 C6 52 5A         [ 1] 5175 	ld	a, 0x525a
                                   5176 ; genAnd
      000F58 A4 8F            [ 1] 5177 	and	a, #0x8f
                           000F5A  5178 	Sstm8s_tim1$TIM1_ForcedOC3Config$1097 ==.
                                   5179 ;	../SPL/src/stm8s_tim1.c: 1111: | (uint8_t)TIM1_ForcedAction);
                                   5180 ; genOr
      000F5A 1A 03            [ 1] 5181 	or	a, (0x03, sp)
                                   5182 ; genPointerSet
      000F5C C7 52 5A         [ 1] 5183 	ld	0x525a, a
                                   5184 ; genLabel
      000F5F                       5185 00101$:
                           000F5F  5186 	Sstm8s_tim1$TIM1_ForcedOC3Config$1098 ==.
                                   5187 ;	../SPL/src/stm8s_tim1.c: 1112: }
                                   5188 ; genEndFunction
                           000F5F  5189 	Sstm8s_tim1$TIM1_ForcedOC3Config$1099 ==.
                           000F5F  5190 	XG$TIM1_ForcedOC3Config$0$0 ==.
      000F5F 81               [ 4] 5191 	ret
                           000F60  5192 	Sstm8s_tim1$TIM1_ForcedOC3Config$1100 ==.
                           000F60  5193 	Sstm8s_tim1$TIM1_ForcedOC4Config$1101 ==.
                                   5194 ;	../SPL/src/stm8s_tim1.c: 1123: void TIM1_ForcedOC4Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5195 ; genLabel
                                   5196 ;	-----------------------------------------
                                   5197 ;	 function TIM1_ForcedOC4Config
                                   5198 ;	-----------------------------------------
                                   5199 ;	Register assignment is optimal.
                                   5200 ;	Stack space usage: 0 bytes.
      000F60                       5201 _TIM1_ForcedOC4Config:
                           000F60  5202 	Sstm8s_tim1$TIM1_ForcedOC4Config$1102 ==.
                           000F60  5203 	Sstm8s_tim1$TIM1_ForcedOC4Config$1103 ==.
                                   5204 ;	../SPL/src/stm8s_tim1.c: 1126: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5205 ; genCmpEQorNE
      000F60 7B 03            [ 1] 5206 	ld	a, (0x03, sp)
      000F62 A1 50            [ 1] 5207 	cp	a, #0x50
      000F64 26 03            [ 1] 5208 	jrne	00119$
      000F66 CCr0Fr81         [ 2] 5209 	jp	00104$
      000F69                       5210 00119$:
                           000F69  5211 	Sstm8s_tim1$TIM1_ForcedOC4Config$1104 ==.
                                   5212 ; skipping generated iCode
                                   5213 ; genCmpEQorNE
      000F69 7B 03            [ 1] 5214 	ld	a, (0x03, sp)
      000F6B A1 40            [ 1] 5215 	cp	a, #0x40
      000F6D 26 03            [ 1] 5216 	jrne	00122$
      000F6F CCr0Fr81         [ 2] 5217 	jp	00104$
      000F72                       5218 00122$:
                           000F72  5219 	Sstm8s_tim1$TIM1_ForcedOC4Config$1105 ==.
                                   5220 ; skipping generated iCode
                                   5221 ; skipping iCode since result will be rematerialized
                                   5222 ; skipping iCode since result will be rematerialized
                                   5223 ; genIPush
      000F72 4B 66            [ 1] 5224 	push	#0x66
                           000F74  5225 	Sstm8s_tim1$TIM1_ForcedOC4Config$1106 ==.
      000F74 4B 04            [ 1] 5226 	push	#0x04
                           000F76  5227 	Sstm8s_tim1$TIM1_ForcedOC4Config$1107 ==.
      000F76 5F               [ 1] 5228 	clrw	x
      000F77 89               [ 2] 5229 	pushw	x
                           000F78  5230 	Sstm8s_tim1$TIM1_ForcedOC4Config$1108 ==.
                                   5231 ; genIPush
      000F78 4Br00            [ 1] 5232 	push	#<(___str_0+0)
                           000F7A  5233 	Sstm8s_tim1$TIM1_ForcedOC4Config$1109 ==.
      000F7A 4Bs00            [ 1] 5234 	push	#((___str_0+0) >> 8)
                           000F7C  5235 	Sstm8s_tim1$TIM1_ForcedOC4Config$1110 ==.
                                   5236 ; genCall
      000F7C CDr00r00         [ 4] 5237 	call	_assert_failed
      000F7F 5B 06            [ 2] 5238 	addw	sp, #6
                           000F81  5239 	Sstm8s_tim1$TIM1_ForcedOC4Config$1111 ==.
                                   5240 ; genLabel
      000F81                       5241 00104$:
                           000F81  5242 	Sstm8s_tim1$TIM1_ForcedOC4Config$1112 ==.
                                   5243 ;	../SPL/src/stm8s_tim1.c: 1129: TIM1->CCMR4  =  (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   5244 ; genPointerGet
      000F81 C6 52 5B         [ 1] 5245 	ld	a, 0x525b
                                   5246 ; genAnd
      000F84 A4 8F            [ 1] 5247 	and	a, #0x8f
                           000F86  5248 	Sstm8s_tim1$TIM1_ForcedOC4Config$1113 ==.
                                   5249 ;	../SPL/src/stm8s_tim1.c: 1130: | (uint8_t)TIM1_ForcedAction);
                                   5250 ; genOr
      000F86 1A 03            [ 1] 5251 	or	a, (0x03, sp)
                                   5252 ; genPointerSet
      000F88 C7 52 5B         [ 1] 5253 	ld	0x525b, a
                                   5254 ; genLabel
      000F8B                       5255 00101$:
                           000F8B  5256 	Sstm8s_tim1$TIM1_ForcedOC4Config$1114 ==.
                                   5257 ;	../SPL/src/stm8s_tim1.c: 1131: }
                                   5258 ; genEndFunction
                           000F8B  5259 	Sstm8s_tim1$TIM1_ForcedOC4Config$1115 ==.
                           000F8B  5260 	XG$TIM1_ForcedOC4Config$0$0 ==.
      000F8B 81               [ 4] 5261 	ret
                           000F8C  5262 	Sstm8s_tim1$TIM1_ForcedOC4Config$1116 ==.
                           000F8C  5263 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1117 ==.
                                   5264 ;	../SPL/src/stm8s_tim1.c: 1139: void TIM1_ARRPreloadConfig(FunctionalState NewState)
                                   5265 ; genLabel
                                   5266 ;	-----------------------------------------
                                   5267 ;	 function TIM1_ARRPreloadConfig
                                   5268 ;	-----------------------------------------
                                   5269 ;	Register assignment is optimal.
                                   5270 ;	Stack space usage: 0 bytes.
      000F8C                       5271 _TIM1_ARRPreloadConfig:
                           000F8C  5272 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1118 ==.
                           000F8C  5273 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1119 ==.
                                   5274 ;	../SPL/src/stm8s_tim1.c: 1142: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5275 ; genIfx
      000F8C 0D 03            [ 1] 5276 	tnz	(0x03, sp)
      000F8E 26 03            [ 1] 5277 	jrne	00126$
      000F90 CCr0FrAA         [ 2] 5278 	jp	00107$
      000F93                       5279 00126$:
                                   5280 ; genCmpEQorNE
      000F93 7B 03            [ 1] 5281 	ld	a, (0x03, sp)
      000F95 4A               [ 1] 5282 	dec	a
      000F96 26 03            [ 1] 5283 	jrne	00128$
      000F98 CCr0FrAA         [ 2] 5284 	jp	00107$
      000F9B                       5285 00128$:
                           000F9B  5286 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1120 ==.
                                   5287 ; skipping generated iCode
                                   5288 ; skipping iCode since result will be rematerialized
                                   5289 ; skipping iCode since result will be rematerialized
                                   5290 ; genIPush
      000F9B 4B 76            [ 1] 5291 	push	#0x76
                           000F9D  5292 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1121 ==.
      000F9D 4B 04            [ 1] 5293 	push	#0x04
                           000F9F  5294 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1122 ==.
      000F9F 5F               [ 1] 5295 	clrw	x
      000FA0 89               [ 2] 5296 	pushw	x
                           000FA1  5297 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1123 ==.
                                   5298 ; genIPush
      000FA1 4Br00            [ 1] 5299 	push	#<(___str_0+0)
                           000FA3  5300 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1124 ==.
      000FA3 4Bs00            [ 1] 5301 	push	#((___str_0+0) >> 8)
                           000FA5  5302 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1125 ==.
                                   5303 ; genCall
      000FA5 CDr00r00         [ 4] 5304 	call	_assert_failed
      000FA8 5B 06            [ 2] 5305 	addw	sp, #6
                           000FAA  5306 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1126 ==.
                                   5307 ; genLabel
      000FAA                       5308 00107$:
                           000FAA  5309 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1127 ==.
                                   5310 ;	../SPL/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
                                   5311 ; genPointerGet
      000FAA C6 52 50         [ 1] 5312 	ld	a, 0x5250
                           000FAD  5313 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1128 ==.
                                   5314 ;	../SPL/src/stm8s_tim1.c: 1145: if (NewState != DISABLE)
                                   5315 ; genIfx
      000FAD 0D 03            [ 1] 5316 	tnz	(0x03, sp)
      000FAF 26 03            [ 1] 5317 	jrne	00130$
      000FB1 CCr0FrBC         [ 2] 5318 	jp	00102$
      000FB4                       5319 00130$:
                           000FB4  5320 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1129 ==.
                           000FB4  5321 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1130 ==.
                                   5322 ;	../SPL/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
                                   5323 ; genOr
      000FB4 AA 80            [ 1] 5324 	or	a, #0x80
                                   5325 ; genPointerSet
      000FB6 C7 52 50         [ 1] 5326 	ld	0x5250, a
                           000FB9  5327 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1131 ==.
                                   5328 ; genGoto
      000FB9 CCr0FrC1         [ 2] 5329 	jp	00104$
                                   5330 ; genLabel
      000FBC                       5331 00102$:
                           000FBC  5332 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1132 ==.
                           000FBC  5333 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1133 ==.
                                   5334 ;	../SPL/src/stm8s_tim1.c: 1151: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_ARPE);
                                   5335 ; genAnd
      000FBC A4 7F            [ 1] 5336 	and	a, #0x7f
                                   5337 ; genPointerSet
      000FBE C7 52 50         [ 1] 5338 	ld	0x5250, a
                           000FC1  5339 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1134 ==.
                                   5340 ; genLabel
      000FC1                       5341 00104$:
                           000FC1  5342 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1135 ==.
                                   5343 ;	../SPL/src/stm8s_tim1.c: 1153: }
                                   5344 ; genEndFunction
                           000FC1  5345 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1136 ==.
                           000FC1  5346 	XG$TIM1_ARRPreloadConfig$0$0 ==.
      000FC1 81               [ 4] 5347 	ret
                           000FC2  5348 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1137 ==.
                           000FC2  5349 	Sstm8s_tim1$TIM1_SelectCOM$1138 ==.
                                   5350 ;	../SPL/src/stm8s_tim1.c: 1161: void TIM1_SelectCOM(FunctionalState NewState)
                                   5351 ; genLabel
                                   5352 ;	-----------------------------------------
                                   5353 ;	 function TIM1_SelectCOM
                                   5354 ;	-----------------------------------------
                                   5355 ;	Register assignment is optimal.
                                   5356 ;	Stack space usage: 0 bytes.
      000FC2                       5357 _TIM1_SelectCOM:
                           000FC2  5358 	Sstm8s_tim1$TIM1_SelectCOM$1139 ==.
                           000FC2  5359 	Sstm8s_tim1$TIM1_SelectCOM$1140 ==.
                                   5360 ;	../SPL/src/stm8s_tim1.c: 1164: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5361 ; genIfx
      000FC2 0D 03            [ 1] 5362 	tnz	(0x03, sp)
      000FC4 26 03            [ 1] 5363 	jrne	00126$
      000FC6 CCr0FrE0         [ 2] 5364 	jp	00107$
      000FC9                       5365 00126$:
                                   5366 ; genCmpEQorNE
      000FC9 7B 03            [ 1] 5367 	ld	a, (0x03, sp)
      000FCB 4A               [ 1] 5368 	dec	a
      000FCC 26 03            [ 1] 5369 	jrne	00128$
      000FCE CCr0FrE0         [ 2] 5370 	jp	00107$
      000FD1                       5371 00128$:
                           000FD1  5372 	Sstm8s_tim1$TIM1_SelectCOM$1141 ==.
                                   5373 ; skipping generated iCode
                                   5374 ; skipping iCode since result will be rematerialized
                                   5375 ; skipping iCode since result will be rematerialized
                                   5376 ; genIPush
      000FD1 4B 8C            [ 1] 5377 	push	#0x8c
                           000FD3  5378 	Sstm8s_tim1$TIM1_SelectCOM$1142 ==.
      000FD3 4B 04            [ 1] 5379 	push	#0x04
                           000FD5  5380 	Sstm8s_tim1$TIM1_SelectCOM$1143 ==.
      000FD5 5F               [ 1] 5381 	clrw	x
      000FD6 89               [ 2] 5382 	pushw	x
                           000FD7  5383 	Sstm8s_tim1$TIM1_SelectCOM$1144 ==.
                                   5384 ; genIPush
      000FD7 4Br00            [ 1] 5385 	push	#<(___str_0+0)
                           000FD9  5386 	Sstm8s_tim1$TIM1_SelectCOM$1145 ==.
      000FD9 4Bs00            [ 1] 5387 	push	#((___str_0+0) >> 8)
                           000FDB  5388 	Sstm8s_tim1$TIM1_SelectCOM$1146 ==.
                                   5389 ; genCall
      000FDB CDr00r00         [ 4] 5390 	call	_assert_failed
      000FDE 5B 06            [ 2] 5391 	addw	sp, #6
                           000FE0  5392 	Sstm8s_tim1$TIM1_SelectCOM$1147 ==.
                                   5393 ; genLabel
      000FE0                       5394 00107$:
                           000FE0  5395 	Sstm8s_tim1$TIM1_SelectCOM$1148 ==.
                                   5396 ;	../SPL/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
                                   5397 ; genPointerGet
      000FE0 C6 52 51         [ 1] 5398 	ld	a, 0x5251
                           000FE3  5399 	Sstm8s_tim1$TIM1_SelectCOM$1149 ==.
                                   5400 ;	../SPL/src/stm8s_tim1.c: 1167: if (NewState != DISABLE)
                                   5401 ; genIfx
      000FE3 0D 03            [ 1] 5402 	tnz	(0x03, sp)
      000FE5 26 03            [ 1] 5403 	jrne	00130$
      000FE7 CCr0FrF2         [ 2] 5404 	jp	00102$
      000FEA                       5405 00130$:
                           000FEA  5406 	Sstm8s_tim1$TIM1_SelectCOM$1150 ==.
                           000FEA  5407 	Sstm8s_tim1$TIM1_SelectCOM$1151 ==.
                                   5408 ;	../SPL/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
                                   5409 ; genOr
      000FEA AA 04            [ 1] 5410 	or	a, #0x04
                                   5411 ; genPointerSet
      000FEC C7 52 51         [ 1] 5412 	ld	0x5251, a
                           000FEF  5413 	Sstm8s_tim1$TIM1_SelectCOM$1152 ==.
                                   5414 ; genGoto
      000FEF CCr0FrF7         [ 2] 5415 	jp	00104$
                                   5416 ; genLabel
      000FF2                       5417 00102$:
                           000FF2  5418 	Sstm8s_tim1$TIM1_SelectCOM$1153 ==.
                           000FF2  5419 	Sstm8s_tim1$TIM1_SelectCOM$1154 ==.
                                   5420 ;	../SPL/src/stm8s_tim1.c: 1173: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_COMS);
                                   5421 ; genAnd
      000FF2 A4 FB            [ 1] 5422 	and	a, #0xfb
                                   5423 ; genPointerSet
      000FF4 C7 52 51         [ 1] 5424 	ld	0x5251, a
                           000FF7  5425 	Sstm8s_tim1$TIM1_SelectCOM$1155 ==.
                                   5426 ; genLabel
      000FF7                       5427 00104$:
                           000FF7  5428 	Sstm8s_tim1$TIM1_SelectCOM$1156 ==.
                                   5429 ;	../SPL/src/stm8s_tim1.c: 1175: }
                                   5430 ; genEndFunction
                           000FF7  5431 	Sstm8s_tim1$TIM1_SelectCOM$1157 ==.
                           000FF7  5432 	XG$TIM1_SelectCOM$0$0 ==.
      000FF7 81               [ 4] 5433 	ret
                           000FF8  5434 	Sstm8s_tim1$TIM1_SelectCOM$1158 ==.
                           000FF8  5435 	Sstm8s_tim1$TIM1_CCPreloadControl$1159 ==.
                                   5436 ;	../SPL/src/stm8s_tim1.c: 1183: void TIM1_CCPreloadControl(FunctionalState NewState)
                                   5437 ; genLabel
                                   5438 ;	-----------------------------------------
                                   5439 ;	 function TIM1_CCPreloadControl
                                   5440 ;	-----------------------------------------
                                   5441 ;	Register assignment is optimal.
                                   5442 ;	Stack space usage: 0 bytes.
      000FF8                       5443 _TIM1_CCPreloadControl:
                           000FF8  5444 	Sstm8s_tim1$TIM1_CCPreloadControl$1160 ==.
                           000FF8  5445 	Sstm8s_tim1$TIM1_CCPreloadControl$1161 ==.
                                   5446 ;	../SPL/src/stm8s_tim1.c: 1186: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5447 ; genIfx
      000FF8 0D 03            [ 1] 5448 	tnz	(0x03, sp)
      000FFA 26 03            [ 1] 5449 	jrne	00126$
      000FFC CCr10r16         [ 2] 5450 	jp	00107$
      000FFF                       5451 00126$:
                                   5452 ; genCmpEQorNE
      000FFF 7B 03            [ 1] 5453 	ld	a, (0x03, sp)
      001001 4A               [ 1] 5454 	dec	a
      001002 26 03            [ 1] 5455 	jrne	00128$
      001004 CCr10r16         [ 2] 5456 	jp	00107$
      001007                       5457 00128$:
                           001007  5458 	Sstm8s_tim1$TIM1_CCPreloadControl$1162 ==.
                                   5459 ; skipping generated iCode
                                   5460 ; skipping iCode since result will be rematerialized
                                   5461 ; skipping iCode since result will be rematerialized
                                   5462 ; genIPush
      001007 4B A2            [ 1] 5463 	push	#0xa2
                           001009  5464 	Sstm8s_tim1$TIM1_CCPreloadControl$1163 ==.
      001009 4B 04            [ 1] 5465 	push	#0x04
                           00100B  5466 	Sstm8s_tim1$TIM1_CCPreloadControl$1164 ==.
      00100B 5F               [ 1] 5467 	clrw	x
      00100C 89               [ 2] 5468 	pushw	x
                           00100D  5469 	Sstm8s_tim1$TIM1_CCPreloadControl$1165 ==.
                                   5470 ; genIPush
      00100D 4Br00            [ 1] 5471 	push	#<(___str_0+0)
                           00100F  5472 	Sstm8s_tim1$TIM1_CCPreloadControl$1166 ==.
      00100F 4Bs00            [ 1] 5473 	push	#((___str_0+0) >> 8)
                           001011  5474 	Sstm8s_tim1$TIM1_CCPreloadControl$1167 ==.
                                   5475 ; genCall
      001011 CDr00r00         [ 4] 5476 	call	_assert_failed
      001014 5B 06            [ 2] 5477 	addw	sp, #6
                           001016  5478 	Sstm8s_tim1$TIM1_CCPreloadControl$1168 ==.
                                   5479 ; genLabel
      001016                       5480 00107$:
                           001016  5481 	Sstm8s_tim1$TIM1_CCPreloadControl$1169 ==.
                                   5482 ;	../SPL/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
                                   5483 ; genPointerGet
      001016 C6 52 51         [ 1] 5484 	ld	a, 0x5251
                           001019  5485 	Sstm8s_tim1$TIM1_CCPreloadControl$1170 ==.
                                   5486 ;	../SPL/src/stm8s_tim1.c: 1189: if (NewState != DISABLE)
                                   5487 ; genIfx
      001019 0D 03            [ 1] 5488 	tnz	(0x03, sp)
      00101B 26 03            [ 1] 5489 	jrne	00130$
      00101D CCr10r28         [ 2] 5490 	jp	00102$
      001020                       5491 00130$:
                           001020  5492 	Sstm8s_tim1$TIM1_CCPreloadControl$1171 ==.
                           001020  5493 	Sstm8s_tim1$TIM1_CCPreloadControl$1172 ==.
                                   5494 ;	../SPL/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
                                   5495 ; genOr
      001020 AA 01            [ 1] 5496 	or	a, #0x01
                                   5497 ; genPointerSet
      001022 C7 52 51         [ 1] 5498 	ld	0x5251, a
                           001025  5499 	Sstm8s_tim1$TIM1_CCPreloadControl$1173 ==.
                                   5500 ; genGoto
      001025 CCr10r2D         [ 2] 5501 	jp	00104$
                                   5502 ; genLabel
      001028                       5503 00102$:
                           001028  5504 	Sstm8s_tim1$TIM1_CCPreloadControl$1174 ==.
                           001028  5505 	Sstm8s_tim1$TIM1_CCPreloadControl$1175 ==.
                                   5506 ;	../SPL/src/stm8s_tim1.c: 1195: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_CCPC);
                                   5507 ; genAnd
      001028 A4 FE            [ 1] 5508 	and	a, #0xfe
                                   5509 ; genPointerSet
      00102A C7 52 51         [ 1] 5510 	ld	0x5251, a
                           00102D  5511 	Sstm8s_tim1$TIM1_CCPreloadControl$1176 ==.
                                   5512 ; genLabel
      00102D                       5513 00104$:
                           00102D  5514 	Sstm8s_tim1$TIM1_CCPreloadControl$1177 ==.
                                   5515 ;	../SPL/src/stm8s_tim1.c: 1197: }
                                   5516 ; genEndFunction
                           00102D  5517 	Sstm8s_tim1$TIM1_CCPreloadControl$1178 ==.
                           00102D  5518 	XG$TIM1_CCPreloadControl$0$0 ==.
      00102D 81               [ 4] 5519 	ret
                           00102E  5520 	Sstm8s_tim1$TIM1_CCPreloadControl$1179 ==.
                           00102E  5521 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1180 ==.
                                   5522 ;	../SPL/src/stm8s_tim1.c: 1205: void TIM1_OC1PreloadConfig(FunctionalState NewState)
                                   5523 ; genLabel
                                   5524 ;	-----------------------------------------
                                   5525 ;	 function TIM1_OC1PreloadConfig
                                   5526 ;	-----------------------------------------
                                   5527 ;	Register assignment is optimal.
                                   5528 ;	Stack space usage: 0 bytes.
      00102E                       5529 _TIM1_OC1PreloadConfig:
                           00102E  5530 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1181 ==.
                           00102E  5531 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1182 ==.
                                   5532 ;	../SPL/src/stm8s_tim1.c: 1208: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5533 ; genIfx
      00102E 0D 03            [ 1] 5534 	tnz	(0x03, sp)
      001030 26 03            [ 1] 5535 	jrne	00126$
      001032 CCr10r4C         [ 2] 5536 	jp	00107$
      001035                       5537 00126$:
                                   5538 ; genCmpEQorNE
      001035 7B 03            [ 1] 5539 	ld	a, (0x03, sp)
      001037 4A               [ 1] 5540 	dec	a
      001038 26 03            [ 1] 5541 	jrne	00128$
      00103A CCr10r4C         [ 2] 5542 	jp	00107$
      00103D                       5543 00128$:
                           00103D  5544 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1183 ==.
                                   5545 ; skipping generated iCode
                                   5546 ; skipping iCode since result will be rematerialized
                                   5547 ; skipping iCode since result will be rematerialized
                                   5548 ; genIPush
      00103D 4B B8            [ 1] 5549 	push	#0xb8
                           00103F  5550 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1184 ==.
      00103F 4B 04            [ 1] 5551 	push	#0x04
                           001041  5552 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1185 ==.
      001041 5F               [ 1] 5553 	clrw	x
      001042 89               [ 2] 5554 	pushw	x
                           001043  5555 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1186 ==.
                                   5556 ; genIPush
      001043 4Br00            [ 1] 5557 	push	#<(___str_0+0)
                           001045  5558 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1187 ==.
      001045 4Bs00            [ 1] 5559 	push	#((___str_0+0) >> 8)
                           001047  5560 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1188 ==.
                                   5561 ; genCall
      001047 CDr00r00         [ 4] 5562 	call	_assert_failed
      00104A 5B 06            [ 2] 5563 	addw	sp, #6
                           00104C  5564 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1189 ==.
                                   5565 ; genLabel
      00104C                       5566 00107$:
                           00104C  5567 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1190 ==.
                                   5568 ;	../SPL/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
                                   5569 ; genPointerGet
      00104C C6 52 58         [ 1] 5570 	ld	a, 0x5258
                           00104F  5571 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1191 ==.
                                   5572 ;	../SPL/src/stm8s_tim1.c: 1211: if (NewState != DISABLE)
                                   5573 ; genIfx
      00104F 0D 03            [ 1] 5574 	tnz	(0x03, sp)
      001051 26 03            [ 1] 5575 	jrne	00130$
      001053 CCr10r5E         [ 2] 5576 	jp	00102$
      001056                       5577 00130$:
                           001056  5578 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1192 ==.
                           001056  5579 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1193 ==.
                                   5580 ;	../SPL/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
                                   5581 ; genOr
      001056 AA 08            [ 1] 5582 	or	a, #0x08
                                   5583 ; genPointerSet
      001058 C7 52 58         [ 1] 5584 	ld	0x5258, a
                           00105B  5585 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1194 ==.
                                   5586 ; genGoto
      00105B CCr10r63         [ 2] 5587 	jp	00104$
                                   5588 ; genLabel
      00105E                       5589 00102$:
                           00105E  5590 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1195 ==.
                           00105E  5591 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1196 ==.
                                   5592 ;	../SPL/src/stm8s_tim1.c: 1217: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5593 ; genAnd
      00105E A4 F7            [ 1] 5594 	and	a, #0xf7
                                   5595 ; genPointerSet
      001060 C7 52 58         [ 1] 5596 	ld	0x5258, a
                           001063  5597 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1197 ==.
                                   5598 ; genLabel
      001063                       5599 00104$:
                           001063  5600 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1198 ==.
                                   5601 ;	../SPL/src/stm8s_tim1.c: 1219: }
                                   5602 ; genEndFunction
                           001063  5603 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1199 ==.
                           001063  5604 	XG$TIM1_OC1PreloadConfig$0$0 ==.
      001063 81               [ 4] 5605 	ret
                           001064  5606 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1200 ==.
                           001064  5607 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1201 ==.
                                   5608 ;	../SPL/src/stm8s_tim1.c: 1227: void TIM1_OC2PreloadConfig(FunctionalState NewState)
                                   5609 ; genLabel
                                   5610 ;	-----------------------------------------
                                   5611 ;	 function TIM1_OC2PreloadConfig
                                   5612 ;	-----------------------------------------
                                   5613 ;	Register assignment is optimal.
                                   5614 ;	Stack space usage: 0 bytes.
      001064                       5615 _TIM1_OC2PreloadConfig:
                           001064  5616 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1202 ==.
                           001064  5617 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1203 ==.
                                   5618 ;	../SPL/src/stm8s_tim1.c: 1230: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5619 ; genIfx
      001064 0D 03            [ 1] 5620 	tnz	(0x03, sp)
      001066 26 03            [ 1] 5621 	jrne	00126$
      001068 CCr10r82         [ 2] 5622 	jp	00107$
      00106B                       5623 00126$:
                                   5624 ; genCmpEQorNE
      00106B 7B 03            [ 1] 5625 	ld	a, (0x03, sp)
      00106D 4A               [ 1] 5626 	dec	a
      00106E 26 03            [ 1] 5627 	jrne	00128$
      001070 CCr10r82         [ 2] 5628 	jp	00107$
      001073                       5629 00128$:
                           001073  5630 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1204 ==.
                                   5631 ; skipping generated iCode
                                   5632 ; skipping iCode since result will be rematerialized
                                   5633 ; skipping iCode since result will be rematerialized
                                   5634 ; genIPush
      001073 4B CE            [ 1] 5635 	push	#0xce
                           001075  5636 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1205 ==.
      001075 4B 04            [ 1] 5637 	push	#0x04
                           001077  5638 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1206 ==.
      001077 5F               [ 1] 5639 	clrw	x
      001078 89               [ 2] 5640 	pushw	x
                           001079  5641 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1207 ==.
                                   5642 ; genIPush
      001079 4Br00            [ 1] 5643 	push	#<(___str_0+0)
                           00107B  5644 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1208 ==.
      00107B 4Bs00            [ 1] 5645 	push	#((___str_0+0) >> 8)
                           00107D  5646 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1209 ==.
                                   5647 ; genCall
      00107D CDr00r00         [ 4] 5648 	call	_assert_failed
      001080 5B 06            [ 2] 5649 	addw	sp, #6
                           001082  5650 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1210 ==.
                                   5651 ; genLabel
      001082                       5652 00107$:
                           001082  5653 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1211 ==.
                                   5654 ;	../SPL/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
                                   5655 ; genPointerGet
      001082 C6 52 59         [ 1] 5656 	ld	a, 0x5259
                           001085  5657 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1212 ==.
                                   5658 ;	../SPL/src/stm8s_tim1.c: 1233: if (NewState != DISABLE)
                                   5659 ; genIfx
      001085 0D 03            [ 1] 5660 	tnz	(0x03, sp)
      001087 26 03            [ 1] 5661 	jrne	00130$
      001089 CCr10r94         [ 2] 5662 	jp	00102$
      00108C                       5663 00130$:
                           00108C  5664 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1213 ==.
                           00108C  5665 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1214 ==.
                                   5666 ;	../SPL/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
                                   5667 ; genOr
      00108C AA 08            [ 1] 5668 	or	a, #0x08
                                   5669 ; genPointerSet
      00108E C7 52 59         [ 1] 5670 	ld	0x5259, a
                           001091  5671 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1215 ==.
                                   5672 ; genGoto
      001091 CCr10r99         [ 2] 5673 	jp	00104$
                                   5674 ; genLabel
      001094                       5675 00102$:
                           001094  5676 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1216 ==.
                           001094  5677 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1217 ==.
                                   5678 ;	../SPL/src/stm8s_tim1.c: 1239: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5679 ; genAnd
      001094 A4 F7            [ 1] 5680 	and	a, #0xf7
                                   5681 ; genPointerSet
      001096 C7 52 59         [ 1] 5682 	ld	0x5259, a
                           001099  5683 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1218 ==.
                                   5684 ; genLabel
      001099                       5685 00104$:
                           001099  5686 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1219 ==.
                                   5687 ;	../SPL/src/stm8s_tim1.c: 1241: }
                                   5688 ; genEndFunction
                           001099  5689 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1220 ==.
                           001099  5690 	XG$TIM1_OC2PreloadConfig$0$0 ==.
      001099 81               [ 4] 5691 	ret
                           00109A  5692 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1221 ==.
                           00109A  5693 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1222 ==.
                                   5694 ;	../SPL/src/stm8s_tim1.c: 1249: void TIM1_OC3PreloadConfig(FunctionalState NewState)
                                   5695 ; genLabel
                                   5696 ;	-----------------------------------------
                                   5697 ;	 function TIM1_OC3PreloadConfig
                                   5698 ;	-----------------------------------------
                                   5699 ;	Register assignment is optimal.
                                   5700 ;	Stack space usage: 0 bytes.
      00109A                       5701 _TIM1_OC3PreloadConfig:
                           00109A  5702 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1223 ==.
                           00109A  5703 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1224 ==.
                                   5704 ;	../SPL/src/stm8s_tim1.c: 1252: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5705 ; genIfx
      00109A 0D 03            [ 1] 5706 	tnz	(0x03, sp)
      00109C 26 03            [ 1] 5707 	jrne	00126$
      00109E CCr10rB8         [ 2] 5708 	jp	00107$
      0010A1                       5709 00126$:
                                   5710 ; genCmpEQorNE
      0010A1 7B 03            [ 1] 5711 	ld	a, (0x03, sp)
      0010A3 4A               [ 1] 5712 	dec	a
      0010A4 26 03            [ 1] 5713 	jrne	00128$
      0010A6 CCr10rB8         [ 2] 5714 	jp	00107$
      0010A9                       5715 00128$:
                           0010A9  5716 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1225 ==.
                                   5717 ; skipping generated iCode
                                   5718 ; skipping iCode since result will be rematerialized
                                   5719 ; skipping iCode since result will be rematerialized
                                   5720 ; genIPush
      0010A9 4B E4            [ 1] 5721 	push	#0xe4
                           0010AB  5722 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1226 ==.
      0010AB 4B 04            [ 1] 5723 	push	#0x04
                           0010AD  5724 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1227 ==.
      0010AD 5F               [ 1] 5725 	clrw	x
      0010AE 89               [ 2] 5726 	pushw	x
                           0010AF  5727 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1228 ==.
                                   5728 ; genIPush
      0010AF 4Br00            [ 1] 5729 	push	#<(___str_0+0)
                           0010B1  5730 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1229 ==.
      0010B1 4Bs00            [ 1] 5731 	push	#((___str_0+0) >> 8)
                           0010B3  5732 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1230 ==.
                                   5733 ; genCall
      0010B3 CDr00r00         [ 4] 5734 	call	_assert_failed
      0010B6 5B 06            [ 2] 5735 	addw	sp, #6
                           0010B8  5736 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1231 ==.
                                   5737 ; genLabel
      0010B8                       5738 00107$:
                           0010B8  5739 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1232 ==.
                                   5740 ;	../SPL/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
                                   5741 ; genPointerGet
      0010B8 C6 52 5A         [ 1] 5742 	ld	a, 0x525a
                           0010BB  5743 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1233 ==.
                                   5744 ;	../SPL/src/stm8s_tim1.c: 1255: if (NewState != DISABLE)
                                   5745 ; genIfx
      0010BB 0D 03            [ 1] 5746 	tnz	(0x03, sp)
      0010BD 26 03            [ 1] 5747 	jrne	00130$
      0010BF CCr10rCA         [ 2] 5748 	jp	00102$
      0010C2                       5749 00130$:
                           0010C2  5750 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1234 ==.
                           0010C2  5751 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1235 ==.
                                   5752 ;	../SPL/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
                                   5753 ; genOr
      0010C2 AA 08            [ 1] 5754 	or	a, #0x08
                                   5755 ; genPointerSet
      0010C4 C7 52 5A         [ 1] 5756 	ld	0x525a, a
                           0010C7  5757 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1236 ==.
                                   5758 ; genGoto
      0010C7 CCr10rCF         [ 2] 5759 	jp	00104$
                                   5760 ; genLabel
      0010CA                       5761 00102$:
                           0010CA  5762 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1237 ==.
                           0010CA  5763 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1238 ==.
                                   5764 ;	../SPL/src/stm8s_tim1.c: 1261: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5765 ; genAnd
      0010CA A4 F7            [ 1] 5766 	and	a, #0xf7
                                   5767 ; genPointerSet
      0010CC C7 52 5A         [ 1] 5768 	ld	0x525a, a
                           0010CF  5769 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1239 ==.
                                   5770 ; genLabel
      0010CF                       5771 00104$:
                           0010CF  5772 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1240 ==.
                                   5773 ;	../SPL/src/stm8s_tim1.c: 1263: }
                                   5774 ; genEndFunction
                           0010CF  5775 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1241 ==.
                           0010CF  5776 	XG$TIM1_OC3PreloadConfig$0$0 ==.
      0010CF 81               [ 4] 5777 	ret
                           0010D0  5778 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1242 ==.
                           0010D0  5779 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1243 ==.
                                   5780 ;	../SPL/src/stm8s_tim1.c: 1271: void TIM1_OC4PreloadConfig(FunctionalState NewState)
                                   5781 ; genLabel
                                   5782 ;	-----------------------------------------
                                   5783 ;	 function TIM1_OC4PreloadConfig
                                   5784 ;	-----------------------------------------
                                   5785 ;	Register assignment is optimal.
                                   5786 ;	Stack space usage: 0 bytes.
      0010D0                       5787 _TIM1_OC4PreloadConfig:
                           0010D0  5788 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1244 ==.
                           0010D0  5789 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1245 ==.
                                   5790 ;	../SPL/src/stm8s_tim1.c: 1274: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5791 ; genIfx
      0010D0 0D 03            [ 1] 5792 	tnz	(0x03, sp)
      0010D2 26 03            [ 1] 5793 	jrne	00126$
      0010D4 CCr10rEE         [ 2] 5794 	jp	00107$
      0010D7                       5795 00126$:
                                   5796 ; genCmpEQorNE
      0010D7 7B 03            [ 1] 5797 	ld	a, (0x03, sp)
      0010D9 4A               [ 1] 5798 	dec	a
      0010DA 26 03            [ 1] 5799 	jrne	00128$
      0010DC CCr10rEE         [ 2] 5800 	jp	00107$
      0010DF                       5801 00128$:
                           0010DF  5802 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1246 ==.
                                   5803 ; skipping generated iCode
                                   5804 ; skipping iCode since result will be rematerialized
                                   5805 ; skipping iCode since result will be rematerialized
                                   5806 ; genIPush
      0010DF 4B FA            [ 1] 5807 	push	#0xfa
                           0010E1  5808 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1247 ==.
      0010E1 4B 04            [ 1] 5809 	push	#0x04
                           0010E3  5810 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1248 ==.
      0010E3 5F               [ 1] 5811 	clrw	x
      0010E4 89               [ 2] 5812 	pushw	x
                           0010E5  5813 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1249 ==.
                                   5814 ; genIPush
      0010E5 4Br00            [ 1] 5815 	push	#<(___str_0+0)
                           0010E7  5816 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1250 ==.
      0010E7 4Bs00            [ 1] 5817 	push	#((___str_0+0) >> 8)
                           0010E9  5818 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1251 ==.
                                   5819 ; genCall
      0010E9 CDr00r00         [ 4] 5820 	call	_assert_failed
      0010EC 5B 06            [ 2] 5821 	addw	sp, #6
                           0010EE  5822 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1252 ==.
                                   5823 ; genLabel
      0010EE                       5824 00107$:
                           0010EE  5825 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1253 ==.
                                   5826 ;	../SPL/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
                                   5827 ; genPointerGet
      0010EE C6 52 5B         [ 1] 5828 	ld	a, 0x525b
                           0010F1  5829 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1254 ==.
                                   5830 ;	../SPL/src/stm8s_tim1.c: 1277: if (NewState != DISABLE)
                                   5831 ; genIfx
      0010F1 0D 03            [ 1] 5832 	tnz	(0x03, sp)
      0010F3 26 03            [ 1] 5833 	jrne	00130$
      0010F5 CCr11r00         [ 2] 5834 	jp	00102$
      0010F8                       5835 00130$:
                           0010F8  5836 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1255 ==.
                           0010F8  5837 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1256 ==.
                                   5838 ;	../SPL/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
                                   5839 ; genOr
      0010F8 AA 08            [ 1] 5840 	or	a, #0x08
                                   5841 ; genPointerSet
      0010FA C7 52 5B         [ 1] 5842 	ld	0x525b, a
                           0010FD  5843 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1257 ==.
                                   5844 ; genGoto
      0010FD CCr11r05         [ 2] 5845 	jp	00104$
                                   5846 ; genLabel
      001100                       5847 00102$:
                           001100  5848 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1258 ==.
                           001100  5849 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1259 ==.
                                   5850 ;	../SPL/src/stm8s_tim1.c: 1283: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5851 ; genAnd
      001100 A4 F7            [ 1] 5852 	and	a, #0xf7
                                   5853 ; genPointerSet
      001102 C7 52 5B         [ 1] 5854 	ld	0x525b, a
                           001105  5855 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1260 ==.
                                   5856 ; genLabel
      001105                       5857 00104$:
                           001105  5858 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1261 ==.
                                   5859 ;	../SPL/src/stm8s_tim1.c: 1285: }
                                   5860 ; genEndFunction
                           001105  5861 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1262 ==.
                           001105  5862 	XG$TIM1_OC4PreloadConfig$0$0 ==.
      001105 81               [ 4] 5863 	ret
                           001106  5864 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1263 ==.
                           001106  5865 	Sstm8s_tim1$TIM1_OC1FastConfig$1264 ==.
                                   5866 ;	../SPL/src/stm8s_tim1.c: 1293: void TIM1_OC1FastConfig(FunctionalState NewState)
                                   5867 ; genLabel
                                   5868 ;	-----------------------------------------
                                   5869 ;	 function TIM1_OC1FastConfig
                                   5870 ;	-----------------------------------------
                                   5871 ;	Register assignment is optimal.
                                   5872 ;	Stack space usage: 0 bytes.
      001106                       5873 _TIM1_OC1FastConfig:
                           001106  5874 	Sstm8s_tim1$TIM1_OC1FastConfig$1265 ==.
                           001106  5875 	Sstm8s_tim1$TIM1_OC1FastConfig$1266 ==.
                                   5876 ;	../SPL/src/stm8s_tim1.c: 1296: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5877 ; genIfx
      001106 0D 03            [ 1] 5878 	tnz	(0x03, sp)
      001108 26 03            [ 1] 5879 	jrne	00126$
      00110A CCr11r24         [ 2] 5880 	jp	00107$
      00110D                       5881 00126$:
                                   5882 ; genCmpEQorNE
      00110D 7B 03            [ 1] 5883 	ld	a, (0x03, sp)
      00110F 4A               [ 1] 5884 	dec	a
      001110 26 03            [ 1] 5885 	jrne	00128$
      001112 CCr11r24         [ 2] 5886 	jp	00107$
      001115                       5887 00128$:
                           001115  5888 	Sstm8s_tim1$TIM1_OC1FastConfig$1267 ==.
                                   5889 ; skipping generated iCode
                                   5890 ; skipping iCode since result will be rematerialized
                                   5891 ; skipping iCode since result will be rematerialized
                                   5892 ; genIPush
      001115 4B 10            [ 1] 5893 	push	#0x10
                           001117  5894 	Sstm8s_tim1$TIM1_OC1FastConfig$1268 ==.
      001117 4B 05            [ 1] 5895 	push	#0x05
                           001119  5896 	Sstm8s_tim1$TIM1_OC1FastConfig$1269 ==.
      001119 5F               [ 1] 5897 	clrw	x
      00111A 89               [ 2] 5898 	pushw	x
                           00111B  5899 	Sstm8s_tim1$TIM1_OC1FastConfig$1270 ==.
                                   5900 ; genIPush
      00111B 4Br00            [ 1] 5901 	push	#<(___str_0+0)
                           00111D  5902 	Sstm8s_tim1$TIM1_OC1FastConfig$1271 ==.
      00111D 4Bs00            [ 1] 5903 	push	#((___str_0+0) >> 8)
                           00111F  5904 	Sstm8s_tim1$TIM1_OC1FastConfig$1272 ==.
                                   5905 ; genCall
      00111F CDr00r00         [ 4] 5906 	call	_assert_failed
      001122 5B 06            [ 2] 5907 	addw	sp, #6
                           001124  5908 	Sstm8s_tim1$TIM1_OC1FastConfig$1273 ==.
                                   5909 ; genLabel
      001124                       5910 00107$:
                           001124  5911 	Sstm8s_tim1$TIM1_OC1FastConfig$1274 ==.
                                   5912 ;	../SPL/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
                                   5913 ; genPointerGet
      001124 C6 52 58         [ 1] 5914 	ld	a, 0x5258
                           001127  5915 	Sstm8s_tim1$TIM1_OC1FastConfig$1275 ==.
                                   5916 ;	../SPL/src/stm8s_tim1.c: 1299: if (NewState != DISABLE)
                                   5917 ; genIfx
      001127 0D 03            [ 1] 5918 	tnz	(0x03, sp)
      001129 26 03            [ 1] 5919 	jrne	00130$
      00112B CCr11r36         [ 2] 5920 	jp	00102$
      00112E                       5921 00130$:
                           00112E  5922 	Sstm8s_tim1$TIM1_OC1FastConfig$1276 ==.
                           00112E  5923 	Sstm8s_tim1$TIM1_OC1FastConfig$1277 ==.
                                   5924 ;	../SPL/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
                                   5925 ; genOr
      00112E AA 04            [ 1] 5926 	or	a, #0x04
                                   5927 ; genPointerSet
      001130 C7 52 58         [ 1] 5928 	ld	0x5258, a
                           001133  5929 	Sstm8s_tim1$TIM1_OC1FastConfig$1278 ==.
                                   5930 ; genGoto
      001133 CCr11r3B         [ 2] 5931 	jp	00104$
                                   5932 ; genLabel
      001136                       5933 00102$:
                           001136  5934 	Sstm8s_tim1$TIM1_OC1FastConfig$1279 ==.
                           001136  5935 	Sstm8s_tim1$TIM1_OC1FastConfig$1280 ==.
                                   5936 ;	../SPL/src/stm8s_tim1.c: 1305: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   5937 ; genAnd
      001136 A4 FB            [ 1] 5938 	and	a, #0xfb
                                   5939 ; genPointerSet
      001138 C7 52 58         [ 1] 5940 	ld	0x5258, a
                           00113B  5941 	Sstm8s_tim1$TIM1_OC1FastConfig$1281 ==.
                                   5942 ; genLabel
      00113B                       5943 00104$:
                           00113B  5944 	Sstm8s_tim1$TIM1_OC1FastConfig$1282 ==.
                                   5945 ;	../SPL/src/stm8s_tim1.c: 1307: }
                                   5946 ; genEndFunction
                           00113B  5947 	Sstm8s_tim1$TIM1_OC1FastConfig$1283 ==.
                           00113B  5948 	XG$TIM1_OC1FastConfig$0$0 ==.
      00113B 81               [ 4] 5949 	ret
                           00113C  5950 	Sstm8s_tim1$TIM1_OC1FastConfig$1284 ==.
                           00113C  5951 	Sstm8s_tim1$TIM1_OC2FastConfig$1285 ==.
                                   5952 ;	../SPL/src/stm8s_tim1.c: 1315: void TIM1_OC2FastConfig(FunctionalState NewState)
                                   5953 ; genLabel
                                   5954 ;	-----------------------------------------
                                   5955 ;	 function TIM1_OC2FastConfig
                                   5956 ;	-----------------------------------------
                                   5957 ;	Register assignment is optimal.
                                   5958 ;	Stack space usage: 0 bytes.
      00113C                       5959 _TIM1_OC2FastConfig:
                           00113C  5960 	Sstm8s_tim1$TIM1_OC2FastConfig$1286 ==.
                           00113C  5961 	Sstm8s_tim1$TIM1_OC2FastConfig$1287 ==.
                                   5962 ;	../SPL/src/stm8s_tim1.c: 1318: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5963 ; genIfx
      00113C 0D 03            [ 1] 5964 	tnz	(0x03, sp)
      00113E 26 03            [ 1] 5965 	jrne	00126$
      001140 CCr11r5A         [ 2] 5966 	jp	00107$
      001143                       5967 00126$:
                                   5968 ; genCmpEQorNE
      001143 7B 03            [ 1] 5969 	ld	a, (0x03, sp)
      001145 4A               [ 1] 5970 	dec	a
      001146 26 03            [ 1] 5971 	jrne	00128$
      001148 CCr11r5A         [ 2] 5972 	jp	00107$
      00114B                       5973 00128$:
                           00114B  5974 	Sstm8s_tim1$TIM1_OC2FastConfig$1288 ==.
                                   5975 ; skipping generated iCode
                                   5976 ; skipping iCode since result will be rematerialized
                                   5977 ; skipping iCode since result will be rematerialized
                                   5978 ; genIPush
      00114B 4B 26            [ 1] 5979 	push	#0x26
                           00114D  5980 	Sstm8s_tim1$TIM1_OC2FastConfig$1289 ==.
      00114D 4B 05            [ 1] 5981 	push	#0x05
                           00114F  5982 	Sstm8s_tim1$TIM1_OC2FastConfig$1290 ==.
      00114F 5F               [ 1] 5983 	clrw	x
      001150 89               [ 2] 5984 	pushw	x
                           001151  5985 	Sstm8s_tim1$TIM1_OC2FastConfig$1291 ==.
                                   5986 ; genIPush
      001151 4Br00            [ 1] 5987 	push	#<(___str_0+0)
                           001153  5988 	Sstm8s_tim1$TIM1_OC2FastConfig$1292 ==.
      001153 4Bs00            [ 1] 5989 	push	#((___str_0+0) >> 8)
                           001155  5990 	Sstm8s_tim1$TIM1_OC2FastConfig$1293 ==.
                                   5991 ; genCall
      001155 CDr00r00         [ 4] 5992 	call	_assert_failed
      001158 5B 06            [ 2] 5993 	addw	sp, #6
                           00115A  5994 	Sstm8s_tim1$TIM1_OC2FastConfig$1294 ==.
                                   5995 ; genLabel
      00115A                       5996 00107$:
                           00115A  5997 	Sstm8s_tim1$TIM1_OC2FastConfig$1295 ==.
                                   5998 ;	../SPL/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
                                   5999 ; genPointerGet
      00115A C6 52 59         [ 1] 6000 	ld	a, 0x5259
                           00115D  6001 	Sstm8s_tim1$TIM1_OC2FastConfig$1296 ==.
                                   6002 ;	../SPL/src/stm8s_tim1.c: 1321: if (NewState != DISABLE)
                                   6003 ; genIfx
      00115D 0D 03            [ 1] 6004 	tnz	(0x03, sp)
      00115F 26 03            [ 1] 6005 	jrne	00130$
      001161 CCr11r6C         [ 2] 6006 	jp	00102$
      001164                       6007 00130$:
                           001164  6008 	Sstm8s_tim1$TIM1_OC2FastConfig$1297 ==.
                           001164  6009 	Sstm8s_tim1$TIM1_OC2FastConfig$1298 ==.
                                   6010 ;	../SPL/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
                                   6011 ; genOr
      001164 AA 04            [ 1] 6012 	or	a, #0x04
                                   6013 ; genPointerSet
      001166 C7 52 59         [ 1] 6014 	ld	0x5259, a
                           001169  6015 	Sstm8s_tim1$TIM1_OC2FastConfig$1299 ==.
                                   6016 ; genGoto
      001169 CCr11r71         [ 2] 6017 	jp	00104$
                                   6018 ; genLabel
      00116C                       6019 00102$:
                           00116C  6020 	Sstm8s_tim1$TIM1_OC2FastConfig$1300 ==.
                           00116C  6021 	Sstm8s_tim1$TIM1_OC2FastConfig$1301 ==.
                                   6022 ;	../SPL/src/stm8s_tim1.c: 1327: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6023 ; genAnd
      00116C A4 FB            [ 1] 6024 	and	a, #0xfb
                                   6025 ; genPointerSet
      00116E C7 52 59         [ 1] 6026 	ld	0x5259, a
                           001171  6027 	Sstm8s_tim1$TIM1_OC2FastConfig$1302 ==.
                                   6028 ; genLabel
      001171                       6029 00104$:
                           001171  6030 	Sstm8s_tim1$TIM1_OC2FastConfig$1303 ==.
                                   6031 ;	../SPL/src/stm8s_tim1.c: 1329: }
                                   6032 ; genEndFunction
                           001171  6033 	Sstm8s_tim1$TIM1_OC2FastConfig$1304 ==.
                           001171  6034 	XG$TIM1_OC2FastConfig$0$0 ==.
      001171 81               [ 4] 6035 	ret
                           001172  6036 	Sstm8s_tim1$TIM1_OC2FastConfig$1305 ==.
                           001172  6037 	Sstm8s_tim1$TIM1_OC3FastConfig$1306 ==.
                                   6038 ;	../SPL/src/stm8s_tim1.c: 1337: void TIM1_OC3FastConfig(FunctionalState NewState)
                                   6039 ; genLabel
                                   6040 ;	-----------------------------------------
                                   6041 ;	 function TIM1_OC3FastConfig
                                   6042 ;	-----------------------------------------
                                   6043 ;	Register assignment is optimal.
                                   6044 ;	Stack space usage: 0 bytes.
      001172                       6045 _TIM1_OC3FastConfig:
                           001172  6046 	Sstm8s_tim1$TIM1_OC3FastConfig$1307 ==.
                           001172  6047 	Sstm8s_tim1$TIM1_OC3FastConfig$1308 ==.
                                   6048 ;	../SPL/src/stm8s_tim1.c: 1340: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6049 ; genIfx
      001172 0D 03            [ 1] 6050 	tnz	(0x03, sp)
      001174 26 03            [ 1] 6051 	jrne	00126$
      001176 CCr11r90         [ 2] 6052 	jp	00107$
      001179                       6053 00126$:
                                   6054 ; genCmpEQorNE
      001179 7B 03            [ 1] 6055 	ld	a, (0x03, sp)
      00117B 4A               [ 1] 6056 	dec	a
      00117C 26 03            [ 1] 6057 	jrne	00128$
      00117E CCr11r90         [ 2] 6058 	jp	00107$
      001181                       6059 00128$:
                           001181  6060 	Sstm8s_tim1$TIM1_OC3FastConfig$1309 ==.
                                   6061 ; skipping generated iCode
                                   6062 ; skipping iCode since result will be rematerialized
                                   6063 ; skipping iCode since result will be rematerialized
                                   6064 ; genIPush
      001181 4B 3C            [ 1] 6065 	push	#0x3c
                           001183  6066 	Sstm8s_tim1$TIM1_OC3FastConfig$1310 ==.
      001183 4B 05            [ 1] 6067 	push	#0x05
                           001185  6068 	Sstm8s_tim1$TIM1_OC3FastConfig$1311 ==.
      001185 5F               [ 1] 6069 	clrw	x
      001186 89               [ 2] 6070 	pushw	x
                           001187  6071 	Sstm8s_tim1$TIM1_OC3FastConfig$1312 ==.
                                   6072 ; genIPush
      001187 4Br00            [ 1] 6073 	push	#<(___str_0+0)
                           001189  6074 	Sstm8s_tim1$TIM1_OC3FastConfig$1313 ==.
      001189 4Bs00            [ 1] 6075 	push	#((___str_0+0) >> 8)
                           00118B  6076 	Sstm8s_tim1$TIM1_OC3FastConfig$1314 ==.
                                   6077 ; genCall
      00118B CDr00r00         [ 4] 6078 	call	_assert_failed
      00118E 5B 06            [ 2] 6079 	addw	sp, #6
                           001190  6080 	Sstm8s_tim1$TIM1_OC3FastConfig$1315 ==.
                                   6081 ; genLabel
      001190                       6082 00107$:
                           001190  6083 	Sstm8s_tim1$TIM1_OC3FastConfig$1316 ==.
                                   6084 ;	../SPL/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
                                   6085 ; genPointerGet
      001190 C6 52 5A         [ 1] 6086 	ld	a, 0x525a
                           001193  6087 	Sstm8s_tim1$TIM1_OC3FastConfig$1317 ==.
                                   6088 ;	../SPL/src/stm8s_tim1.c: 1343: if (NewState != DISABLE)
                                   6089 ; genIfx
      001193 0D 03            [ 1] 6090 	tnz	(0x03, sp)
      001195 26 03            [ 1] 6091 	jrne	00130$
      001197 CCr11rA2         [ 2] 6092 	jp	00102$
      00119A                       6093 00130$:
                           00119A  6094 	Sstm8s_tim1$TIM1_OC3FastConfig$1318 ==.
                           00119A  6095 	Sstm8s_tim1$TIM1_OC3FastConfig$1319 ==.
                                   6096 ;	../SPL/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
                                   6097 ; genOr
      00119A AA 04            [ 1] 6098 	or	a, #0x04
                                   6099 ; genPointerSet
      00119C C7 52 5A         [ 1] 6100 	ld	0x525a, a
                           00119F  6101 	Sstm8s_tim1$TIM1_OC3FastConfig$1320 ==.
                                   6102 ; genGoto
      00119F CCr11rA7         [ 2] 6103 	jp	00104$
                                   6104 ; genLabel
      0011A2                       6105 00102$:
                           0011A2  6106 	Sstm8s_tim1$TIM1_OC3FastConfig$1321 ==.
                           0011A2  6107 	Sstm8s_tim1$TIM1_OC3FastConfig$1322 ==.
                                   6108 ;	../SPL/src/stm8s_tim1.c: 1349: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6109 ; genAnd
      0011A2 A4 FB            [ 1] 6110 	and	a, #0xfb
                                   6111 ; genPointerSet
      0011A4 C7 52 5A         [ 1] 6112 	ld	0x525a, a
                           0011A7  6113 	Sstm8s_tim1$TIM1_OC3FastConfig$1323 ==.
                                   6114 ; genLabel
      0011A7                       6115 00104$:
                           0011A7  6116 	Sstm8s_tim1$TIM1_OC3FastConfig$1324 ==.
                                   6117 ;	../SPL/src/stm8s_tim1.c: 1351: }
                                   6118 ; genEndFunction
                           0011A7  6119 	Sstm8s_tim1$TIM1_OC3FastConfig$1325 ==.
                           0011A7  6120 	XG$TIM1_OC3FastConfig$0$0 ==.
      0011A7 81               [ 4] 6121 	ret
                           0011A8  6122 	Sstm8s_tim1$TIM1_OC3FastConfig$1326 ==.
                           0011A8  6123 	Sstm8s_tim1$TIM1_OC4FastConfig$1327 ==.
                                   6124 ;	../SPL/src/stm8s_tim1.c: 1359: void TIM1_OC4FastConfig(FunctionalState NewState)
                                   6125 ; genLabel
                                   6126 ;	-----------------------------------------
                                   6127 ;	 function TIM1_OC4FastConfig
                                   6128 ;	-----------------------------------------
                                   6129 ;	Register assignment is optimal.
                                   6130 ;	Stack space usage: 0 bytes.
      0011A8                       6131 _TIM1_OC4FastConfig:
                           0011A8  6132 	Sstm8s_tim1$TIM1_OC4FastConfig$1328 ==.
                           0011A8  6133 	Sstm8s_tim1$TIM1_OC4FastConfig$1329 ==.
                                   6134 ;	../SPL/src/stm8s_tim1.c: 1362: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6135 ; genIfx
      0011A8 0D 03            [ 1] 6136 	tnz	(0x03, sp)
      0011AA 26 03            [ 1] 6137 	jrne	00126$
      0011AC CCr11rC6         [ 2] 6138 	jp	00107$
      0011AF                       6139 00126$:
                                   6140 ; genCmpEQorNE
      0011AF 7B 03            [ 1] 6141 	ld	a, (0x03, sp)
      0011B1 4A               [ 1] 6142 	dec	a
      0011B2 26 03            [ 1] 6143 	jrne	00128$
      0011B4 CCr11rC6         [ 2] 6144 	jp	00107$
      0011B7                       6145 00128$:
                           0011B7  6146 	Sstm8s_tim1$TIM1_OC4FastConfig$1330 ==.
                                   6147 ; skipping generated iCode
                                   6148 ; skipping iCode since result will be rematerialized
                                   6149 ; skipping iCode since result will be rematerialized
                                   6150 ; genIPush
      0011B7 4B 52            [ 1] 6151 	push	#0x52
                           0011B9  6152 	Sstm8s_tim1$TIM1_OC4FastConfig$1331 ==.
      0011B9 4B 05            [ 1] 6153 	push	#0x05
                           0011BB  6154 	Sstm8s_tim1$TIM1_OC4FastConfig$1332 ==.
      0011BB 5F               [ 1] 6155 	clrw	x
      0011BC 89               [ 2] 6156 	pushw	x
                           0011BD  6157 	Sstm8s_tim1$TIM1_OC4FastConfig$1333 ==.
                                   6158 ; genIPush
      0011BD 4Br00            [ 1] 6159 	push	#<(___str_0+0)
                           0011BF  6160 	Sstm8s_tim1$TIM1_OC4FastConfig$1334 ==.
      0011BF 4Bs00            [ 1] 6161 	push	#((___str_0+0) >> 8)
                           0011C1  6162 	Sstm8s_tim1$TIM1_OC4FastConfig$1335 ==.
                                   6163 ; genCall
      0011C1 CDr00r00         [ 4] 6164 	call	_assert_failed
      0011C4 5B 06            [ 2] 6165 	addw	sp, #6
                           0011C6  6166 	Sstm8s_tim1$TIM1_OC4FastConfig$1336 ==.
                                   6167 ; genLabel
      0011C6                       6168 00107$:
                           0011C6  6169 	Sstm8s_tim1$TIM1_OC4FastConfig$1337 ==.
                                   6170 ;	../SPL/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
                                   6171 ; genPointerGet
      0011C6 C6 52 5B         [ 1] 6172 	ld	a, 0x525b
                           0011C9  6173 	Sstm8s_tim1$TIM1_OC4FastConfig$1338 ==.
                                   6174 ;	../SPL/src/stm8s_tim1.c: 1365: if (NewState != DISABLE)
                                   6175 ; genIfx
      0011C9 0D 03            [ 1] 6176 	tnz	(0x03, sp)
      0011CB 26 03            [ 1] 6177 	jrne	00130$
      0011CD CCr11rD8         [ 2] 6178 	jp	00102$
      0011D0                       6179 00130$:
                           0011D0  6180 	Sstm8s_tim1$TIM1_OC4FastConfig$1339 ==.
                           0011D0  6181 	Sstm8s_tim1$TIM1_OC4FastConfig$1340 ==.
                                   6182 ;	../SPL/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
                                   6183 ; genOr
      0011D0 AA 04            [ 1] 6184 	or	a, #0x04
                                   6185 ; genPointerSet
      0011D2 C7 52 5B         [ 1] 6186 	ld	0x525b, a
                           0011D5  6187 	Sstm8s_tim1$TIM1_OC4FastConfig$1341 ==.
                                   6188 ; genGoto
      0011D5 CCr11rDD         [ 2] 6189 	jp	00104$
                                   6190 ; genLabel
      0011D8                       6191 00102$:
                           0011D8  6192 	Sstm8s_tim1$TIM1_OC4FastConfig$1342 ==.
                           0011D8  6193 	Sstm8s_tim1$TIM1_OC4FastConfig$1343 ==.
                                   6194 ;	../SPL/src/stm8s_tim1.c: 1371: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6195 ; genAnd
      0011D8 A4 FB            [ 1] 6196 	and	a, #0xfb
                                   6197 ; genPointerSet
      0011DA C7 52 5B         [ 1] 6198 	ld	0x525b, a
                           0011DD  6199 	Sstm8s_tim1$TIM1_OC4FastConfig$1344 ==.
                                   6200 ; genLabel
      0011DD                       6201 00104$:
                           0011DD  6202 	Sstm8s_tim1$TIM1_OC4FastConfig$1345 ==.
                                   6203 ;	../SPL/src/stm8s_tim1.c: 1373: }
                                   6204 ; genEndFunction
                           0011DD  6205 	Sstm8s_tim1$TIM1_OC4FastConfig$1346 ==.
                           0011DD  6206 	XG$TIM1_OC4FastConfig$0$0 ==.
      0011DD 81               [ 4] 6207 	ret
                           0011DE  6208 	Sstm8s_tim1$TIM1_OC4FastConfig$1347 ==.
                           0011DE  6209 	Sstm8s_tim1$TIM1_GenerateEvent$1348 ==.
                                   6210 ;	../SPL/src/stm8s_tim1.c: 1389: void TIM1_GenerateEvent(TIM1_EventSource_TypeDef TIM1_EventSource)
                                   6211 ; genLabel
                                   6212 ;	-----------------------------------------
                                   6213 ;	 function TIM1_GenerateEvent
                                   6214 ;	-----------------------------------------
                                   6215 ;	Register assignment is optimal.
                                   6216 ;	Stack space usage: 0 bytes.
      0011DE                       6217 _TIM1_GenerateEvent:
                           0011DE  6218 	Sstm8s_tim1$TIM1_GenerateEvent$1349 ==.
                           0011DE  6219 	Sstm8s_tim1$TIM1_GenerateEvent$1350 ==.
                                   6220 ;	../SPL/src/stm8s_tim1.c: 1392: assert_param(IS_TIM1_EVENT_SOURCE_OK(TIM1_EventSource));
                                   6221 ; genIfx
      0011DE 0D 03            [ 1] 6222 	tnz	(0x03, sp)
      0011E0 27 03            [ 1] 6223 	jreq	00110$
      0011E2 CCr11rF4         [ 2] 6224 	jp	00104$
      0011E5                       6225 00110$:
                                   6226 ; skipping iCode since result will be rematerialized
                                   6227 ; skipping iCode since result will be rematerialized
                                   6228 ; genIPush
      0011E5 4B 70            [ 1] 6229 	push	#0x70
                           0011E7  6230 	Sstm8s_tim1$TIM1_GenerateEvent$1351 ==.
      0011E7 4B 05            [ 1] 6231 	push	#0x05
                           0011E9  6232 	Sstm8s_tim1$TIM1_GenerateEvent$1352 ==.
      0011E9 5F               [ 1] 6233 	clrw	x
      0011EA 89               [ 2] 6234 	pushw	x
                           0011EB  6235 	Sstm8s_tim1$TIM1_GenerateEvent$1353 ==.
                                   6236 ; genIPush
      0011EB 4Br00            [ 1] 6237 	push	#<(___str_0+0)
                           0011ED  6238 	Sstm8s_tim1$TIM1_GenerateEvent$1354 ==.
      0011ED 4Bs00            [ 1] 6239 	push	#((___str_0+0) >> 8)
                           0011EF  6240 	Sstm8s_tim1$TIM1_GenerateEvent$1355 ==.
                                   6241 ; genCall
      0011EF CDr00r00         [ 4] 6242 	call	_assert_failed
      0011F2 5B 06            [ 2] 6243 	addw	sp, #6
                           0011F4  6244 	Sstm8s_tim1$TIM1_GenerateEvent$1356 ==.
                                   6245 ; genLabel
      0011F4                       6246 00104$:
                           0011F4  6247 	Sstm8s_tim1$TIM1_GenerateEvent$1357 ==.
                                   6248 ;	../SPL/src/stm8s_tim1.c: 1395: TIM1->EGR = (uint8_t)TIM1_EventSource;
                                   6249 ; genPointerSet
      0011F4 AE 52 57         [ 2] 6250 	ldw	x, #0x5257
      0011F7 7B 03            [ 1] 6251 	ld	a, (0x03, sp)
      0011F9 F7               [ 1] 6252 	ld	(x), a
                                   6253 ; genLabel
      0011FA                       6254 00101$:
                           0011FA  6255 	Sstm8s_tim1$TIM1_GenerateEvent$1358 ==.
                                   6256 ;	../SPL/src/stm8s_tim1.c: 1396: }
                                   6257 ; genEndFunction
                           0011FA  6258 	Sstm8s_tim1$TIM1_GenerateEvent$1359 ==.
                           0011FA  6259 	XG$TIM1_GenerateEvent$0$0 ==.
      0011FA 81               [ 4] 6260 	ret
                           0011FB  6261 	Sstm8s_tim1$TIM1_GenerateEvent$1360 ==.
                           0011FB  6262 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1361 ==.
                                   6263 ;	../SPL/src/stm8s_tim1.c: 1406: void TIM1_OC1PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6264 ; genLabel
                                   6265 ;	-----------------------------------------
                                   6266 ;	 function TIM1_OC1PolarityConfig
                                   6267 ;	-----------------------------------------
                                   6268 ;	Register assignment is optimal.
                                   6269 ;	Stack space usage: 0 bytes.
      0011FB                       6270 _TIM1_OC1PolarityConfig:
                           0011FB  6271 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1362 ==.
                           0011FB  6272 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1363 ==.
                                   6273 ;	../SPL/src/stm8s_tim1.c: 1409: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6274 ; genIfx
      0011FB 0D 03            [ 1] 6275 	tnz	(0x03, sp)
      0011FD 26 03            [ 1] 6276 	jrne	00126$
      0011FF CCr12r1A         [ 2] 6277 	jp	00107$
      001202                       6278 00126$:
                                   6279 ; genCmpEQorNE
      001202 7B 03            [ 1] 6280 	ld	a, (0x03, sp)
      001204 A1 22            [ 1] 6281 	cp	a, #0x22
      001206 26 03            [ 1] 6282 	jrne	00128$
      001208 CCr12r1A         [ 2] 6283 	jp	00107$
      00120B                       6284 00128$:
                           00120B  6285 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1364 ==.
                                   6286 ; skipping generated iCode
                                   6287 ; skipping iCode since result will be rematerialized
                                   6288 ; skipping iCode since result will be rematerialized
                                   6289 ; genIPush
      00120B 4B 81            [ 1] 6290 	push	#0x81
                           00120D  6291 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1365 ==.
      00120D 4B 05            [ 1] 6292 	push	#0x05
                           00120F  6293 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1366 ==.
      00120F 5F               [ 1] 6294 	clrw	x
      001210 89               [ 2] 6295 	pushw	x
                           001211  6296 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1367 ==.
                                   6297 ; genIPush
      001211 4Br00            [ 1] 6298 	push	#<(___str_0+0)
                           001213  6299 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1368 ==.
      001213 4Bs00            [ 1] 6300 	push	#((___str_0+0) >> 8)
                           001215  6301 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1369 ==.
                                   6302 ; genCall
      001215 CDr00r00         [ 4] 6303 	call	_assert_failed
      001218 5B 06            [ 2] 6304 	addw	sp, #6
                           00121A  6305 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1370 ==.
                                   6306 ; genLabel
      00121A                       6307 00107$:
                           00121A  6308 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1371 ==.
                                   6309 ;	../SPL/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   6310 ; genPointerGet
      00121A C6 52 5C         [ 1] 6311 	ld	a, 0x525c
                           00121D  6312 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1372 ==.
                                   6313 ;	../SPL/src/stm8s_tim1.c: 1412: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6314 ; genIfx
      00121D 0D 03            [ 1] 6315 	tnz	(0x03, sp)
      00121F 26 03            [ 1] 6316 	jrne	00130$
      001221 CCr12r2C         [ 2] 6317 	jp	00102$
      001224                       6318 00130$:
                           001224  6319 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1373 ==.
                           001224  6320 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1374 ==.
                                   6321 ;	../SPL/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   6322 ; genOr
      001224 AA 02            [ 1] 6323 	or	a, #0x02
                                   6324 ; genPointerSet
      001226 C7 52 5C         [ 1] 6325 	ld	0x525c, a
                           001229  6326 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1375 ==.
                                   6327 ; genGoto
      001229 CCr12r31         [ 2] 6328 	jp	00104$
                                   6329 ; genLabel
      00122C                       6330 00102$:
                           00122C  6331 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1376 ==.
                           00122C  6332 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1377 ==.
                                   6333 ;	../SPL/src/stm8s_tim1.c: 1418: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   6334 ; genAnd
      00122C A4 FD            [ 1] 6335 	and	a, #0xfd
                                   6336 ; genPointerSet
      00122E C7 52 5C         [ 1] 6337 	ld	0x525c, a
                           001231  6338 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1378 ==.
                                   6339 ; genLabel
      001231                       6340 00104$:
                           001231  6341 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1379 ==.
                                   6342 ;	../SPL/src/stm8s_tim1.c: 1420: }
                                   6343 ; genEndFunction
                           001231  6344 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1380 ==.
                           001231  6345 	XG$TIM1_OC1PolarityConfig$0$0 ==.
      001231 81               [ 4] 6346 	ret
                           001232  6347 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1381 ==.
                           001232  6348 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382 ==.
                                   6349 ;	../SPL/src/stm8s_tim1.c: 1430: void TIM1_OC1NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6350 ; genLabel
                                   6351 ;	-----------------------------------------
                                   6352 ;	 function TIM1_OC1NPolarityConfig
                                   6353 ;	-----------------------------------------
                                   6354 ;	Register assignment is optimal.
                                   6355 ;	Stack space usage: 0 bytes.
      001232                       6356 _TIM1_OC1NPolarityConfig:
                           001232  6357 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383 ==.
                           001232  6358 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384 ==.
                                   6359 ;	../SPL/src/stm8s_tim1.c: 1433: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6360 ; genIfx
      001232 0D 03            [ 1] 6361 	tnz	(0x03, sp)
      001234 26 03            [ 1] 6362 	jrne	00126$
      001236 CCr12r51         [ 2] 6363 	jp	00107$
      001239                       6364 00126$:
                                   6365 ; genCmpEQorNE
      001239 7B 03            [ 1] 6366 	ld	a, (0x03, sp)
      00123B A1 88            [ 1] 6367 	cp	a, #0x88
      00123D 26 03            [ 1] 6368 	jrne	00128$
      00123F CCr12r51         [ 2] 6369 	jp	00107$
      001242                       6370 00128$:
                           001242  6371 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385 ==.
                                   6372 ; skipping generated iCode
                                   6373 ; skipping iCode since result will be rematerialized
                                   6374 ; skipping iCode since result will be rematerialized
                                   6375 ; genIPush
      001242 4B 99            [ 1] 6376 	push	#0x99
                           001244  6377 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386 ==.
      001244 4B 05            [ 1] 6378 	push	#0x05
                           001246  6379 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387 ==.
      001246 5F               [ 1] 6380 	clrw	x
      001247 89               [ 2] 6381 	pushw	x
                           001248  6382 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388 ==.
                                   6383 ; genIPush
      001248 4Br00            [ 1] 6384 	push	#<(___str_0+0)
                           00124A  6385 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389 ==.
      00124A 4Bs00            [ 1] 6386 	push	#((___str_0+0) >> 8)
                           00124C  6387 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390 ==.
                                   6388 ; genCall
      00124C CDr00r00         [ 4] 6389 	call	_assert_failed
      00124F 5B 06            [ 2] 6390 	addw	sp, #6
                           001251  6391 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391 ==.
                                   6392 ; genLabel
      001251                       6393 00107$:
                           001251  6394 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392 ==.
                                   6395 ;	../SPL/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
                                   6396 ; genPointerGet
      001251 C6 52 5C         [ 1] 6397 	ld	a, 0x525c
                           001254  6398 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393 ==.
                                   6399 ;	../SPL/src/stm8s_tim1.c: 1436: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6400 ; genIfx
      001254 0D 03            [ 1] 6401 	tnz	(0x03, sp)
      001256 26 03            [ 1] 6402 	jrne	00130$
      001258 CCr12r63         [ 2] 6403 	jp	00102$
      00125B                       6404 00130$:
                           00125B  6405 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1394 ==.
                           00125B  6406 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395 ==.
                                   6407 ;	../SPL/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
                                   6408 ; genOr
      00125B AA 08            [ 1] 6409 	or	a, #0x08
                                   6410 ; genPointerSet
      00125D C7 52 5C         [ 1] 6411 	ld	0x525c, a
                           001260  6412 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1396 ==.
                                   6413 ; genGoto
      001260 CCr12r68         [ 2] 6414 	jp	00104$
                                   6415 ; genLabel
      001263                       6416 00102$:
                           001263  6417 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1397 ==.
                           001263  6418 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398 ==.
                                   6419 ;	../SPL/src/stm8s_tim1.c: 1442: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NP);
                                   6420 ; genAnd
      001263 A4 F7            [ 1] 6421 	and	a, #0xf7
                                   6422 ; genPointerSet
      001265 C7 52 5C         [ 1] 6423 	ld	0x525c, a
                           001268  6424 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1399 ==.
                                   6425 ; genLabel
      001268                       6426 00104$:
                           001268  6427 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400 ==.
                                   6428 ;	../SPL/src/stm8s_tim1.c: 1444: }
                                   6429 ; genEndFunction
                           001268  6430 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1401 ==.
                           001268  6431 	XG$TIM1_OC1NPolarityConfig$0$0 ==.
      001268 81               [ 4] 6432 	ret
                           001269  6433 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402 ==.
                           001269  6434 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1403 ==.
                                   6435 ;	../SPL/src/stm8s_tim1.c: 1454: void TIM1_OC2PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6436 ; genLabel
                                   6437 ;	-----------------------------------------
                                   6438 ;	 function TIM1_OC2PolarityConfig
                                   6439 ;	-----------------------------------------
                                   6440 ;	Register assignment is optimal.
                                   6441 ;	Stack space usage: 0 bytes.
      001269                       6442 _TIM1_OC2PolarityConfig:
                           001269  6443 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1404 ==.
                           001269  6444 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1405 ==.
                                   6445 ;	../SPL/src/stm8s_tim1.c: 1457: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6446 ; genIfx
      001269 0D 03            [ 1] 6447 	tnz	(0x03, sp)
      00126B 26 03            [ 1] 6448 	jrne	00126$
      00126D CCr12r88         [ 2] 6449 	jp	00107$
      001270                       6450 00126$:
                                   6451 ; genCmpEQorNE
      001270 7B 03            [ 1] 6452 	ld	a, (0x03, sp)
      001272 A1 22            [ 1] 6453 	cp	a, #0x22
      001274 26 03            [ 1] 6454 	jrne	00128$
      001276 CCr12r88         [ 2] 6455 	jp	00107$
      001279                       6456 00128$:
                           001279  6457 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1406 ==.
                                   6458 ; skipping generated iCode
                                   6459 ; skipping iCode since result will be rematerialized
                                   6460 ; skipping iCode since result will be rematerialized
                                   6461 ; genIPush
      001279 4B B1            [ 1] 6462 	push	#0xb1
                           00127B  6463 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1407 ==.
      00127B 4B 05            [ 1] 6464 	push	#0x05
                           00127D  6465 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1408 ==.
      00127D 5F               [ 1] 6466 	clrw	x
      00127E 89               [ 2] 6467 	pushw	x
                           00127F  6468 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1409 ==.
                                   6469 ; genIPush
      00127F 4Br00            [ 1] 6470 	push	#<(___str_0+0)
                           001281  6471 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1410 ==.
      001281 4Bs00            [ 1] 6472 	push	#((___str_0+0) >> 8)
                           001283  6473 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1411 ==.
                                   6474 ; genCall
      001283 CDr00r00         [ 4] 6475 	call	_assert_failed
      001286 5B 06            [ 2] 6476 	addw	sp, #6
                           001288  6477 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1412 ==.
                                   6478 ; genLabel
      001288                       6479 00107$:
                           001288  6480 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1413 ==.
                                   6481 ;	../SPL/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   6482 ; genPointerGet
      001288 C6 52 5C         [ 1] 6483 	ld	a, 0x525c
                           00128B  6484 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1414 ==.
                                   6485 ;	../SPL/src/stm8s_tim1.c: 1460: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6486 ; genIfx
      00128B 0D 03            [ 1] 6487 	tnz	(0x03, sp)
      00128D 26 03            [ 1] 6488 	jrne	00130$
      00128F CCr12r9A         [ 2] 6489 	jp	00102$
      001292                       6490 00130$:
                           001292  6491 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1415 ==.
                           001292  6492 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1416 ==.
                                   6493 ;	../SPL/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   6494 ; genOr
      001292 AA 20            [ 1] 6495 	or	a, #0x20
                                   6496 ; genPointerSet
      001294 C7 52 5C         [ 1] 6497 	ld	0x525c, a
                           001297  6498 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1417 ==.
                                   6499 ; genGoto
      001297 CCr12r9F         [ 2] 6500 	jp	00104$
                                   6501 ; genLabel
      00129A                       6502 00102$:
                           00129A  6503 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1418 ==.
                           00129A  6504 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1419 ==.
                                   6505 ;	../SPL/src/stm8s_tim1.c: 1466: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   6506 ; genAnd
      00129A A4 DF            [ 1] 6507 	and	a, #0xdf
                                   6508 ; genPointerSet
      00129C C7 52 5C         [ 1] 6509 	ld	0x525c, a
                           00129F  6510 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1420 ==.
                                   6511 ; genLabel
      00129F                       6512 00104$:
                           00129F  6513 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1421 ==.
                                   6514 ;	../SPL/src/stm8s_tim1.c: 1468: }
                                   6515 ; genEndFunction
                           00129F  6516 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1422 ==.
                           00129F  6517 	XG$TIM1_OC2PolarityConfig$0$0 ==.
      00129F 81               [ 4] 6518 	ret
                           0012A0  6519 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1423 ==.
                           0012A0  6520 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424 ==.
                                   6521 ;	../SPL/src/stm8s_tim1.c: 1478: void TIM1_OC2NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6522 ; genLabel
                                   6523 ;	-----------------------------------------
                                   6524 ;	 function TIM1_OC2NPolarityConfig
                                   6525 ;	-----------------------------------------
                                   6526 ;	Register assignment is optimal.
                                   6527 ;	Stack space usage: 0 bytes.
      0012A0                       6528 _TIM1_OC2NPolarityConfig:
                           0012A0  6529 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425 ==.
                           0012A0  6530 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426 ==.
                                   6531 ;	../SPL/src/stm8s_tim1.c: 1481: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6532 ; genIfx
      0012A0 0D 03            [ 1] 6533 	tnz	(0x03, sp)
      0012A2 26 03            [ 1] 6534 	jrne	00126$
      0012A4 CCr12rBF         [ 2] 6535 	jp	00107$
      0012A7                       6536 00126$:
                                   6537 ; genCmpEQorNE
      0012A7 7B 03            [ 1] 6538 	ld	a, (0x03, sp)
      0012A9 A1 88            [ 1] 6539 	cp	a, #0x88
      0012AB 26 03            [ 1] 6540 	jrne	00128$
      0012AD CCr12rBF         [ 2] 6541 	jp	00107$
      0012B0                       6542 00128$:
                           0012B0  6543 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427 ==.
                                   6544 ; skipping generated iCode
                                   6545 ; skipping iCode since result will be rematerialized
                                   6546 ; skipping iCode since result will be rematerialized
                                   6547 ; genIPush
      0012B0 4B C9            [ 1] 6548 	push	#0xc9
                           0012B2  6549 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428 ==.
      0012B2 4B 05            [ 1] 6550 	push	#0x05
                           0012B4  6551 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429 ==.
      0012B4 5F               [ 1] 6552 	clrw	x
      0012B5 89               [ 2] 6553 	pushw	x
                           0012B6  6554 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430 ==.
                                   6555 ; genIPush
      0012B6 4Br00            [ 1] 6556 	push	#<(___str_0+0)
                           0012B8  6557 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431 ==.
      0012B8 4Bs00            [ 1] 6558 	push	#((___str_0+0) >> 8)
                           0012BA  6559 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432 ==.
                                   6560 ; genCall
      0012BA CDr00r00         [ 4] 6561 	call	_assert_failed
      0012BD 5B 06            [ 2] 6562 	addw	sp, #6
                           0012BF  6563 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433 ==.
                                   6564 ; genLabel
      0012BF                       6565 00107$:
                           0012BF  6566 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434 ==.
                                   6567 ;	../SPL/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
                                   6568 ; genPointerGet
      0012BF C6 52 5C         [ 1] 6569 	ld	a, 0x525c
                           0012C2  6570 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435 ==.
                                   6571 ;	../SPL/src/stm8s_tim1.c: 1484: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6572 ; genIfx
      0012C2 0D 03            [ 1] 6573 	tnz	(0x03, sp)
      0012C4 26 03            [ 1] 6574 	jrne	00130$
      0012C6 CCr12rD1         [ 2] 6575 	jp	00102$
      0012C9                       6576 00130$:
                           0012C9  6577 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1436 ==.
                           0012C9  6578 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437 ==.
                                   6579 ;	../SPL/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
                                   6580 ; genOr
      0012C9 AA 80            [ 1] 6581 	or	a, #0x80
                                   6582 ; genPointerSet
      0012CB C7 52 5C         [ 1] 6583 	ld	0x525c, a
                           0012CE  6584 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1438 ==.
                                   6585 ; genGoto
      0012CE CCr12rD6         [ 2] 6586 	jp	00104$
                                   6587 ; genLabel
      0012D1                       6588 00102$:
                           0012D1  6589 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1439 ==.
                           0012D1  6590 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440 ==.
                                   6591 ;	../SPL/src/stm8s_tim1.c: 1490: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NP);
                                   6592 ; genAnd
      0012D1 A4 7F            [ 1] 6593 	and	a, #0x7f
                                   6594 ; genPointerSet
      0012D3 C7 52 5C         [ 1] 6595 	ld	0x525c, a
                           0012D6  6596 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1441 ==.
                                   6597 ; genLabel
      0012D6                       6598 00104$:
                           0012D6  6599 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442 ==.
                                   6600 ;	../SPL/src/stm8s_tim1.c: 1492: }
                                   6601 ; genEndFunction
                           0012D6  6602 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1443 ==.
                           0012D6  6603 	XG$TIM1_OC2NPolarityConfig$0$0 ==.
      0012D6 81               [ 4] 6604 	ret
                           0012D7  6605 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444 ==.
                           0012D7  6606 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1445 ==.
                                   6607 ;	../SPL/src/stm8s_tim1.c: 1502: void TIM1_OC3PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6608 ; genLabel
                                   6609 ;	-----------------------------------------
                                   6610 ;	 function TIM1_OC3PolarityConfig
                                   6611 ;	-----------------------------------------
                                   6612 ;	Register assignment is optimal.
                                   6613 ;	Stack space usage: 0 bytes.
      0012D7                       6614 _TIM1_OC3PolarityConfig:
                           0012D7  6615 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1446 ==.
                           0012D7  6616 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1447 ==.
                                   6617 ;	../SPL/src/stm8s_tim1.c: 1505: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6618 ; genIfx
      0012D7 0D 03            [ 1] 6619 	tnz	(0x03, sp)
      0012D9 26 03            [ 1] 6620 	jrne	00126$
      0012DB CCr12rF6         [ 2] 6621 	jp	00107$
      0012DE                       6622 00126$:
                                   6623 ; genCmpEQorNE
      0012DE 7B 03            [ 1] 6624 	ld	a, (0x03, sp)
      0012E0 A1 22            [ 1] 6625 	cp	a, #0x22
      0012E2 26 03            [ 1] 6626 	jrne	00128$
      0012E4 CCr12rF6         [ 2] 6627 	jp	00107$
      0012E7                       6628 00128$:
                           0012E7  6629 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1448 ==.
                                   6630 ; skipping generated iCode
                                   6631 ; skipping iCode since result will be rematerialized
                                   6632 ; skipping iCode since result will be rematerialized
                                   6633 ; genIPush
      0012E7 4B E1            [ 1] 6634 	push	#0xe1
                           0012E9  6635 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1449 ==.
      0012E9 4B 05            [ 1] 6636 	push	#0x05
                           0012EB  6637 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1450 ==.
      0012EB 5F               [ 1] 6638 	clrw	x
      0012EC 89               [ 2] 6639 	pushw	x
                           0012ED  6640 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1451 ==.
                                   6641 ; genIPush
      0012ED 4Br00            [ 1] 6642 	push	#<(___str_0+0)
                           0012EF  6643 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1452 ==.
      0012EF 4Bs00            [ 1] 6644 	push	#((___str_0+0) >> 8)
                           0012F1  6645 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1453 ==.
                                   6646 ; genCall
      0012F1 CDr00r00         [ 4] 6647 	call	_assert_failed
      0012F4 5B 06            [ 2] 6648 	addw	sp, #6
                           0012F6  6649 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1454 ==.
                                   6650 ; genLabel
      0012F6                       6651 00107$:
                           0012F6  6652 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1455 ==.
                                   6653 ;	../SPL/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   6654 ; genPointerGet
      0012F6 C6 52 5D         [ 1] 6655 	ld	a, 0x525d
                           0012F9  6656 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1456 ==.
                                   6657 ;	../SPL/src/stm8s_tim1.c: 1508: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6658 ; genIfx
      0012F9 0D 03            [ 1] 6659 	tnz	(0x03, sp)
      0012FB 26 03            [ 1] 6660 	jrne	00130$
      0012FD CCr13r08         [ 2] 6661 	jp	00102$
      001300                       6662 00130$:
                           001300  6663 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1457 ==.
                           001300  6664 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1458 ==.
                                   6665 ;	../SPL/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   6666 ; genOr
      001300 AA 02            [ 1] 6667 	or	a, #0x02
                                   6668 ; genPointerSet
      001302 C7 52 5D         [ 1] 6669 	ld	0x525d, a
                           001305  6670 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1459 ==.
                                   6671 ; genGoto
      001305 CCr13r0D         [ 2] 6672 	jp	00104$
                                   6673 ; genLabel
      001308                       6674 00102$:
                           001308  6675 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1460 ==.
                           001308  6676 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1461 ==.
                                   6677 ;	../SPL/src/stm8s_tim1.c: 1514: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
                                   6678 ; genAnd
      001308 A4 FD            [ 1] 6679 	and	a, #0xfd
                                   6680 ; genPointerSet
      00130A C7 52 5D         [ 1] 6681 	ld	0x525d, a
                           00130D  6682 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1462 ==.
                                   6683 ; genLabel
      00130D                       6684 00104$:
                           00130D  6685 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1463 ==.
                                   6686 ;	../SPL/src/stm8s_tim1.c: 1516: }
                                   6687 ; genEndFunction
                           00130D  6688 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1464 ==.
                           00130D  6689 	XG$TIM1_OC3PolarityConfig$0$0 ==.
      00130D 81               [ 4] 6690 	ret
                           00130E  6691 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1465 ==.
                           00130E  6692 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466 ==.
                                   6693 ;	../SPL/src/stm8s_tim1.c: 1527: void TIM1_OC3NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6694 ; genLabel
                                   6695 ;	-----------------------------------------
                                   6696 ;	 function TIM1_OC3NPolarityConfig
                                   6697 ;	-----------------------------------------
                                   6698 ;	Register assignment is optimal.
                                   6699 ;	Stack space usage: 0 bytes.
      00130E                       6700 _TIM1_OC3NPolarityConfig:
                           00130E  6701 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467 ==.
                           00130E  6702 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468 ==.
                                   6703 ;	../SPL/src/stm8s_tim1.c: 1530: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6704 ; genIfx
      00130E 0D 03            [ 1] 6705 	tnz	(0x03, sp)
      001310 26 03            [ 1] 6706 	jrne	00126$
      001312 CCr13r2D         [ 2] 6707 	jp	00107$
      001315                       6708 00126$:
                                   6709 ; genCmpEQorNE
      001315 7B 03            [ 1] 6710 	ld	a, (0x03, sp)
      001317 A1 88            [ 1] 6711 	cp	a, #0x88
      001319 26 03            [ 1] 6712 	jrne	00128$
      00131B CCr13r2D         [ 2] 6713 	jp	00107$
      00131E                       6714 00128$:
                           00131E  6715 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469 ==.
                                   6716 ; skipping generated iCode
                                   6717 ; skipping iCode since result will be rematerialized
                                   6718 ; skipping iCode since result will be rematerialized
                                   6719 ; genIPush
      00131E 4B FA            [ 1] 6720 	push	#0xfa
                           001320  6721 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470 ==.
      001320 4B 05            [ 1] 6722 	push	#0x05
                           001322  6723 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471 ==.
      001322 5F               [ 1] 6724 	clrw	x
      001323 89               [ 2] 6725 	pushw	x
                           001324  6726 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472 ==.
                                   6727 ; genIPush
      001324 4Br00            [ 1] 6728 	push	#<(___str_0+0)
                           001326  6729 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473 ==.
      001326 4Bs00            [ 1] 6730 	push	#((___str_0+0) >> 8)
                           001328  6731 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474 ==.
                                   6732 ; genCall
      001328 CDr00r00         [ 4] 6733 	call	_assert_failed
      00132B 5B 06            [ 2] 6734 	addw	sp, #6
                           00132D  6735 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475 ==.
                                   6736 ; genLabel
      00132D                       6737 00107$:
                           00132D  6738 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476 ==.
                                   6739 ;	../SPL/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
                                   6740 ; genPointerGet
      00132D C6 52 5D         [ 1] 6741 	ld	a, 0x525d
                           001330  6742 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477 ==.
                                   6743 ;	../SPL/src/stm8s_tim1.c: 1533: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6744 ; genIfx
      001330 0D 03            [ 1] 6745 	tnz	(0x03, sp)
      001332 26 03            [ 1] 6746 	jrne	00130$
      001334 CCr13r3F         [ 2] 6747 	jp	00102$
      001337                       6748 00130$:
                           001337  6749 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1478 ==.
                           001337  6750 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479 ==.
                                   6751 ;	../SPL/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
                                   6752 ; genOr
      001337 AA 08            [ 1] 6753 	or	a, #0x08
                                   6754 ; genPointerSet
      001339 C7 52 5D         [ 1] 6755 	ld	0x525d, a
                           00133C  6756 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1480 ==.
                                   6757 ; genGoto
      00133C CCr13r44         [ 2] 6758 	jp	00104$
                                   6759 ; genLabel
      00133F                       6760 00102$:
                           00133F  6761 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1481 ==.
                           00133F  6762 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482 ==.
                                   6763 ;	../SPL/src/stm8s_tim1.c: 1539: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NP);
                                   6764 ; genAnd
      00133F A4 F7            [ 1] 6765 	and	a, #0xf7
                                   6766 ; genPointerSet
      001341 C7 52 5D         [ 1] 6767 	ld	0x525d, a
                           001344  6768 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1483 ==.
                                   6769 ; genLabel
      001344                       6770 00104$:
                           001344  6771 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484 ==.
                                   6772 ;	../SPL/src/stm8s_tim1.c: 1541: }
                                   6773 ; genEndFunction
                           001344  6774 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1485 ==.
                           001344  6775 	XG$TIM1_OC3NPolarityConfig$0$0 ==.
      001344 81               [ 4] 6776 	ret
                           001345  6777 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486 ==.
                           001345  6778 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1487 ==.
                                   6779 ;	../SPL/src/stm8s_tim1.c: 1551: void TIM1_OC4PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6780 ; genLabel
                                   6781 ;	-----------------------------------------
                                   6782 ;	 function TIM1_OC4PolarityConfig
                                   6783 ;	-----------------------------------------
                                   6784 ;	Register assignment is optimal.
                                   6785 ;	Stack space usage: 0 bytes.
      001345                       6786 _TIM1_OC4PolarityConfig:
                           001345  6787 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1488 ==.
                           001345  6788 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1489 ==.
                                   6789 ;	../SPL/src/stm8s_tim1.c: 1554: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6790 ; genIfx
      001345 0D 03            [ 1] 6791 	tnz	(0x03, sp)
      001347 26 03            [ 1] 6792 	jrne	00126$
      001349 CCr13r64         [ 2] 6793 	jp	00107$
      00134C                       6794 00126$:
                                   6795 ; genCmpEQorNE
      00134C 7B 03            [ 1] 6796 	ld	a, (0x03, sp)
      00134E A1 22            [ 1] 6797 	cp	a, #0x22
      001350 26 03            [ 1] 6798 	jrne	00128$
      001352 CCr13r64         [ 2] 6799 	jp	00107$
      001355                       6800 00128$:
                           001355  6801 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1490 ==.
                                   6802 ; skipping generated iCode
                                   6803 ; skipping iCode since result will be rematerialized
                                   6804 ; skipping iCode since result will be rematerialized
                                   6805 ; genIPush
      001355 4B 12            [ 1] 6806 	push	#0x12
                           001357  6807 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1491 ==.
      001357 4B 06            [ 1] 6808 	push	#0x06
                           001359  6809 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1492 ==.
      001359 5F               [ 1] 6810 	clrw	x
      00135A 89               [ 2] 6811 	pushw	x
                           00135B  6812 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1493 ==.
                                   6813 ; genIPush
      00135B 4Br00            [ 1] 6814 	push	#<(___str_0+0)
                           00135D  6815 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1494 ==.
      00135D 4Bs00            [ 1] 6816 	push	#((___str_0+0) >> 8)
                           00135F  6817 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1495 ==.
                                   6818 ; genCall
      00135F CDr00r00         [ 4] 6819 	call	_assert_failed
      001362 5B 06            [ 2] 6820 	addw	sp, #6
                           001364  6821 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1496 ==.
                                   6822 ; genLabel
      001364                       6823 00107$:
                           001364  6824 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1497 ==.
                                   6825 ;	../SPL/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   6826 ; genPointerGet
      001364 C6 52 5D         [ 1] 6827 	ld	a, 0x525d
                           001367  6828 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1498 ==.
                                   6829 ;	../SPL/src/stm8s_tim1.c: 1557: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6830 ; genIfx
      001367 0D 03            [ 1] 6831 	tnz	(0x03, sp)
      001369 26 03            [ 1] 6832 	jrne	00130$
      00136B CCr13r76         [ 2] 6833 	jp	00102$
      00136E                       6834 00130$:
                           00136E  6835 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1499 ==.
                           00136E  6836 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1500 ==.
                                   6837 ;	../SPL/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   6838 ; genOr
      00136E AA 20            [ 1] 6839 	or	a, #0x20
                                   6840 ; genPointerSet
      001370 C7 52 5D         [ 1] 6841 	ld	0x525d, a
                           001373  6842 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1501 ==.
                                   6843 ; genGoto
      001373 CCr13r7B         [ 2] 6844 	jp	00104$
                                   6845 ; genLabel
      001376                       6846 00102$:
                           001376  6847 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1502 ==.
                           001376  6848 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1503 ==.
                                   6849 ;	../SPL/src/stm8s_tim1.c: 1563: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
                                   6850 ; genAnd
      001376 A4 DF            [ 1] 6851 	and	a, #0xdf
                                   6852 ; genPointerSet
      001378 C7 52 5D         [ 1] 6853 	ld	0x525d, a
                           00137B  6854 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1504 ==.
                                   6855 ; genLabel
      00137B                       6856 00104$:
                           00137B  6857 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1505 ==.
                                   6858 ;	../SPL/src/stm8s_tim1.c: 1565: }
                                   6859 ; genEndFunction
                           00137B  6860 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1506 ==.
                           00137B  6861 	XG$TIM1_OC4PolarityConfig$0$0 ==.
      00137B 81               [ 4] 6862 	ret
                           00137C  6863 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1507 ==.
                           00137C  6864 	Sstm8s_tim1$TIM1_CCxCmd$1508 ==.
                                   6865 ;	../SPL/src/stm8s_tim1.c: 1579: void TIM1_CCxCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   6866 ; genLabel
                                   6867 ;	-----------------------------------------
                                   6868 ;	 function TIM1_CCxCmd
                                   6869 ;	-----------------------------------------
                                   6870 ;	Register assignment might be sub-optimal.
                                   6871 ;	Stack space usage: 2 bytes.
      00137C                       6872 _TIM1_CCxCmd:
                           00137C  6873 	Sstm8s_tim1$TIM1_CCxCmd$1509 ==.
      00137C 89               [ 2] 6874 	pushw	x
                           00137D  6875 	Sstm8s_tim1$TIM1_CCxCmd$1510 ==.
                           00137D  6876 	Sstm8s_tim1$TIM1_CCxCmd$1511 ==.
                                   6877 ;	../SPL/src/stm8s_tim1.c: 1582: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   6878 ; genCmpEQorNE
      00137D 7B 05            [ 1] 6879 	ld	a, (0x05, sp)
      00137F 4A               [ 1] 6880 	dec	a
      001380 26 07            [ 1] 6881 	jrne	00206$
      001382 A6 01            [ 1] 6882 	ld	a, #0x01
      001384 6B 01            [ 1] 6883 	ld	(0x01, sp), a
      001386 CCr13r8B         [ 2] 6884 	jp	00207$
      001389                       6885 00206$:
      001389 0F 01            [ 1] 6886 	clr	(0x01, sp)
      00138B                       6887 00207$:
                           00138B  6888 	Sstm8s_tim1$TIM1_CCxCmd$1512 ==.
                                   6889 ; genCmpEQorNE
      00138B 7B 05            [ 1] 6890 	ld	a, (0x05, sp)
      00138D A1 02            [ 1] 6891 	cp	a, #0x02
      00138F 26 07            [ 1] 6892 	jrne	00209$
      001391 A6 01            [ 1] 6893 	ld	a, #0x01
      001393 6B 02            [ 1] 6894 	ld	(0x02, sp), a
      001395 CCr13r9A         [ 2] 6895 	jp	00210$
      001398                       6896 00209$:
      001398 0F 02            [ 1] 6897 	clr	(0x02, sp)
      00139A                       6898 00210$:
                           00139A  6899 	Sstm8s_tim1$TIM1_CCxCmd$1513 ==.
                                   6900 ; genIfx
      00139A 0D 05            [ 1] 6901 	tnz	(0x05, sp)
      00139C 26 03            [ 1] 6902 	jrne	00211$
      00139E CCr13rC7         [ 2] 6903 	jp	00125$
      0013A1                       6904 00211$:
                                   6905 ; genIfx
      0013A1 0D 01            [ 1] 6906 	tnz	(0x01, sp)
      0013A3 27 03            [ 1] 6907 	jreq	00212$
      0013A5 CCr13rC7         [ 2] 6908 	jp	00125$
      0013A8                       6909 00212$:
                                   6910 ; genIfx
      0013A8 0D 02            [ 1] 6911 	tnz	(0x02, sp)
      0013AA 27 03            [ 1] 6912 	jreq	00213$
      0013AC CCr13rC7         [ 2] 6913 	jp	00125$
      0013AF                       6914 00213$:
                                   6915 ; genCmpEQorNE
      0013AF 7B 05            [ 1] 6916 	ld	a, (0x05, sp)
      0013B1 A1 03            [ 1] 6917 	cp	a, #0x03
      0013B3 26 03            [ 1] 6918 	jrne	00215$
      0013B5 CCr13rC7         [ 2] 6919 	jp	00125$
      0013B8                       6920 00215$:
                           0013B8  6921 	Sstm8s_tim1$TIM1_CCxCmd$1514 ==.
                                   6922 ; skipping generated iCode
                                   6923 ; skipping iCode since result will be rematerialized
                                   6924 ; skipping iCode since result will be rematerialized
                                   6925 ; genIPush
      0013B8 4B 2E            [ 1] 6926 	push	#0x2e
                           0013BA  6927 	Sstm8s_tim1$TIM1_CCxCmd$1515 ==.
      0013BA 4B 06            [ 1] 6928 	push	#0x06
                           0013BC  6929 	Sstm8s_tim1$TIM1_CCxCmd$1516 ==.
      0013BC 5F               [ 1] 6930 	clrw	x
      0013BD 89               [ 2] 6931 	pushw	x
                           0013BE  6932 	Sstm8s_tim1$TIM1_CCxCmd$1517 ==.
                                   6933 ; genIPush
      0013BE 4Br00            [ 1] 6934 	push	#<(___str_0+0)
                           0013C0  6935 	Sstm8s_tim1$TIM1_CCxCmd$1518 ==.
      0013C0 4Bs00            [ 1] 6936 	push	#((___str_0+0) >> 8)
                           0013C2  6937 	Sstm8s_tim1$TIM1_CCxCmd$1519 ==.
                                   6938 ; genCall
      0013C2 CDr00r00         [ 4] 6939 	call	_assert_failed
      0013C5 5B 06            [ 2] 6940 	addw	sp, #6
                           0013C7  6941 	Sstm8s_tim1$TIM1_CCxCmd$1520 ==.
                                   6942 ; genLabel
      0013C7                       6943 00125$:
                           0013C7  6944 	Sstm8s_tim1$TIM1_CCxCmd$1521 ==.
                                   6945 ;	../SPL/src/stm8s_tim1.c: 1583: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6946 ; genIfx
      0013C7 0D 06            [ 1] 6947 	tnz	(0x06, sp)
      0013C9 26 03            [ 1] 6948 	jrne	00217$
      0013CB CCr13rE5         [ 2] 6949 	jp	00136$
      0013CE                       6950 00217$:
                                   6951 ; genCmpEQorNE
      0013CE 7B 06            [ 1] 6952 	ld	a, (0x06, sp)
      0013D0 4A               [ 1] 6953 	dec	a
      0013D1 26 03            [ 1] 6954 	jrne	00219$
      0013D3 CCr13rE5         [ 2] 6955 	jp	00136$
      0013D6                       6956 00219$:
                           0013D6  6957 	Sstm8s_tim1$TIM1_CCxCmd$1522 ==.
                                   6958 ; skipping generated iCode
                                   6959 ; skipping iCode since result will be rematerialized
                                   6960 ; skipping iCode since result will be rematerialized
                                   6961 ; genIPush
      0013D6 4B 2F            [ 1] 6962 	push	#0x2f
                           0013D8  6963 	Sstm8s_tim1$TIM1_CCxCmd$1523 ==.
      0013D8 4B 06            [ 1] 6964 	push	#0x06
                           0013DA  6965 	Sstm8s_tim1$TIM1_CCxCmd$1524 ==.
      0013DA 5F               [ 1] 6966 	clrw	x
      0013DB 89               [ 2] 6967 	pushw	x
                           0013DC  6968 	Sstm8s_tim1$TIM1_CCxCmd$1525 ==.
                                   6969 ; genIPush
      0013DC 4Br00            [ 1] 6970 	push	#<(___str_0+0)
                           0013DE  6971 	Sstm8s_tim1$TIM1_CCxCmd$1526 ==.
      0013DE 4Bs00            [ 1] 6972 	push	#((___str_0+0) >> 8)
                           0013E0  6973 	Sstm8s_tim1$TIM1_CCxCmd$1527 ==.
                                   6974 ; genCall
      0013E0 CDr00r00         [ 4] 6975 	call	_assert_failed
      0013E3 5B 06            [ 2] 6976 	addw	sp, #6
                           0013E5  6977 	Sstm8s_tim1$TIM1_CCxCmd$1528 ==.
                                   6978 ; genLabel
      0013E5                       6979 00136$:
                           0013E5  6980 	Sstm8s_tim1$TIM1_CCxCmd$1529 ==.
                                   6981 ;	../SPL/src/stm8s_tim1.c: 1585: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   6982 ; genIfx
      0013E5 0D 05            [ 1] 6983 	tnz	(0x05, sp)
      0013E7 27 03            [ 1] 6984 	jreq	00221$
      0013E9 CCr14r06         [ 2] 6985 	jp	00120$
      0013EC                       6986 00221$:
                           0013EC  6987 	Sstm8s_tim1$TIM1_CCxCmd$1530 ==.
                                   6988 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   6989 ; genPointerGet
      0013EC C6 52 5C         [ 1] 6990 	ld	a, 0x525c
                           0013EF  6991 	Sstm8s_tim1$TIM1_CCxCmd$1531 ==.
                           0013EF  6992 	Sstm8s_tim1$TIM1_CCxCmd$1532 ==.
                                   6993 ;	../SPL/src/stm8s_tim1.c: 1588: if (NewState != DISABLE)
                                   6994 ; genIfx
      0013EF 0D 06            [ 1] 6995 	tnz	(0x06, sp)
      0013F1 26 03            [ 1] 6996 	jrne	00222$
      0013F3 CCr13rFE         [ 2] 6997 	jp	00102$
      0013F6                       6998 00222$:
                           0013F6  6999 	Sstm8s_tim1$TIM1_CCxCmd$1533 ==.
                           0013F6  7000 	Sstm8s_tim1$TIM1_CCxCmd$1534 ==.
                                   7001 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   7002 ; genOr
      0013F6 AA 01            [ 1] 7003 	or	a, #0x01
                                   7004 ; genPointerSet
      0013F8 C7 52 5C         [ 1] 7005 	ld	0x525c, a
                           0013FB  7006 	Sstm8s_tim1$TIM1_CCxCmd$1535 ==.
                                   7007 ; genGoto
      0013FB CCr14r62         [ 2] 7008 	jp	00122$
                                   7009 ; genLabel
      0013FE                       7010 00102$:
                           0013FE  7011 	Sstm8s_tim1$TIM1_CCxCmd$1536 ==.
                           0013FE  7012 	Sstm8s_tim1$TIM1_CCxCmd$1537 ==.
                                   7013 ;	../SPL/src/stm8s_tim1.c: 1594: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   7014 ; genAnd
      0013FE A4 FE            [ 1] 7015 	and	a, #0xfe
                                   7016 ; genPointerSet
      001400 C7 52 5C         [ 1] 7017 	ld	0x525c, a
                           001403  7018 	Sstm8s_tim1$TIM1_CCxCmd$1538 ==.
                                   7019 ; genGoto
      001403 CCr14r62         [ 2] 7020 	jp	00122$
                                   7021 ; genLabel
      001406                       7022 00120$:
                           001406  7023 	Sstm8s_tim1$TIM1_CCxCmd$1539 ==.
                                   7024 ;	../SPL/src/stm8s_tim1.c: 1598: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7025 ; genAssign
      001406 7B 01            [ 1] 7026 	ld	a, (0x01, sp)
                                   7027 ; genIfx
      001408 4D               [ 1] 7028 	tnz	a
      001409 26 03            [ 1] 7029 	jrne	00223$
      00140B CCr14r28         [ 2] 7030 	jp	00117$
      00140E                       7031 00223$:
                           00140E  7032 	Sstm8s_tim1$TIM1_CCxCmd$1540 ==.
                                   7033 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   7034 ; genPointerGet
      00140E C6 52 5C         [ 1] 7035 	ld	a, 0x525c
                           001411  7036 	Sstm8s_tim1$TIM1_CCxCmd$1541 ==.
                           001411  7037 	Sstm8s_tim1$TIM1_CCxCmd$1542 ==.
                                   7038 ;	../SPL/src/stm8s_tim1.c: 1601: if (NewState != DISABLE)
                                   7039 ; genIfx
      001411 0D 06            [ 1] 7040 	tnz	(0x06, sp)
      001413 26 03            [ 1] 7041 	jrne	00224$
      001415 CCr14r20         [ 2] 7042 	jp	00105$
      001418                       7043 00224$:
                           001418  7044 	Sstm8s_tim1$TIM1_CCxCmd$1543 ==.
                           001418  7045 	Sstm8s_tim1$TIM1_CCxCmd$1544 ==.
                                   7046 ;	../SPL/src/stm8s_tim1.c: 1603: TIM1->CCER1 |= TIM1_CCER1_CC2E;
                                   7047 ; genOr
      001418 AA 10            [ 1] 7048 	or	a, #0x10
                                   7049 ; genPointerSet
      00141A C7 52 5C         [ 1] 7050 	ld	0x525c, a
                           00141D  7051 	Sstm8s_tim1$TIM1_CCxCmd$1545 ==.
                                   7052 ; genGoto
      00141D CCr14r62         [ 2] 7053 	jp	00122$
                                   7054 ; genLabel
      001420                       7055 00105$:
                           001420  7056 	Sstm8s_tim1$TIM1_CCxCmd$1546 ==.
                           001420  7057 	Sstm8s_tim1$TIM1_CCxCmd$1547 ==.
                                   7058 ;	../SPL/src/stm8s_tim1.c: 1607: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
                                   7059 ; genAnd
      001420 A4 EF            [ 1] 7060 	and	a, #0xef
                                   7061 ; genPointerSet
      001422 C7 52 5C         [ 1] 7062 	ld	0x525c, a
                           001425  7063 	Sstm8s_tim1$TIM1_CCxCmd$1548 ==.
                                   7064 ; genGoto
      001425 CCr14r62         [ 2] 7065 	jp	00122$
                                   7066 ; genLabel
      001428                       7067 00117$:
                           001428  7068 	Sstm8s_tim1$TIM1_CCxCmd$1549 ==.
                                   7069 ;	../SPL/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
                                   7070 ; genPointerGet
      001428 C6 52 5D         [ 1] 7071 	ld	a, 0x525d
                           00142B  7072 	Sstm8s_tim1$TIM1_CCxCmd$1550 ==.
                                   7073 ;	../SPL/src/stm8s_tim1.c: 1610: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   7074 ; genAssign
      00142B 41               [ 1] 7075 	exg	a, xl
      00142C 7B 02            [ 1] 7076 	ld	a, (0x02, sp)
      00142E 41               [ 1] 7077 	exg	a, xl
                                   7078 ; genIfx
      00142F 41               [ 1] 7079 	exg	a, xl
      001430 4D               [ 1] 7080 	tnz	a
      001431 41               [ 1] 7081 	exg	a, xl
      001432 26 03            [ 1] 7082 	jrne	00225$
      001434 CCr14r4E         [ 2] 7083 	jp	00114$
      001437                       7084 00225$:
                           001437  7085 	Sstm8s_tim1$TIM1_CCxCmd$1551 ==.
                           001437  7086 	Sstm8s_tim1$TIM1_CCxCmd$1552 ==.
                                   7087 ;	../SPL/src/stm8s_tim1.c: 1613: if (NewState != DISABLE)
                                   7088 ; genIfx
      001437 0D 06            [ 1] 7089 	tnz	(0x06, sp)
      001439 26 03            [ 1] 7090 	jrne	00226$
      00143B CCr14r46         [ 2] 7091 	jp	00108$
      00143E                       7092 00226$:
                           00143E  7093 	Sstm8s_tim1$TIM1_CCxCmd$1553 ==.
                           00143E  7094 	Sstm8s_tim1$TIM1_CCxCmd$1554 ==.
                                   7095 ;	../SPL/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
                                   7096 ; genOr
      00143E AA 01            [ 1] 7097 	or	a, #0x01
                                   7098 ; genPointerSet
      001440 C7 52 5D         [ 1] 7099 	ld	0x525d, a
                           001443  7100 	Sstm8s_tim1$TIM1_CCxCmd$1555 ==.
                                   7101 ; genGoto
      001443 CCr14r62         [ 2] 7102 	jp	00122$
                                   7103 ; genLabel
      001446                       7104 00108$:
                           001446  7105 	Sstm8s_tim1$TIM1_CCxCmd$1556 ==.
                           001446  7106 	Sstm8s_tim1$TIM1_CCxCmd$1557 ==.
                                   7107 ;	../SPL/src/stm8s_tim1.c: 1619: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7108 ; genAnd
      001446 A4 FE            [ 1] 7109 	and	a, #0xfe
                                   7110 ; genPointerSet
      001448 C7 52 5D         [ 1] 7111 	ld	0x525d, a
                           00144B  7112 	Sstm8s_tim1$TIM1_CCxCmd$1558 ==.
                                   7113 ; genGoto
      00144B CCr14r62         [ 2] 7114 	jp	00122$
                                   7115 ; genLabel
      00144E                       7116 00114$:
                           00144E  7117 	Sstm8s_tim1$TIM1_CCxCmd$1559 ==.
                           00144E  7118 	Sstm8s_tim1$TIM1_CCxCmd$1560 ==.
                                   7119 ;	../SPL/src/stm8s_tim1.c: 1625: if (NewState != DISABLE)
                                   7120 ; genIfx
      00144E 0D 06            [ 1] 7121 	tnz	(0x06, sp)
      001450 26 03            [ 1] 7122 	jrne	00227$
      001452 CCr14r5D         [ 2] 7123 	jp	00111$
      001455                       7124 00227$:
                           001455  7125 	Sstm8s_tim1$TIM1_CCxCmd$1561 ==.
                           001455  7126 	Sstm8s_tim1$TIM1_CCxCmd$1562 ==.
                                   7127 ;	../SPL/src/stm8s_tim1.c: 1627: TIM1->CCER2 |= TIM1_CCER2_CC4E;
                                   7128 ; genOr
      001455 AA 10            [ 1] 7129 	or	a, #0x10
                                   7130 ; genPointerSet
      001457 C7 52 5D         [ 1] 7131 	ld	0x525d, a
                           00145A  7132 	Sstm8s_tim1$TIM1_CCxCmd$1563 ==.
                                   7133 ; genGoto
      00145A CCr14r62         [ 2] 7134 	jp	00122$
                                   7135 ; genLabel
      00145D                       7136 00111$:
                           00145D  7137 	Sstm8s_tim1$TIM1_CCxCmd$1564 ==.
                           00145D  7138 	Sstm8s_tim1$TIM1_CCxCmd$1565 ==.
                                   7139 ;	../SPL/src/stm8s_tim1.c: 1631: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
                                   7140 ; genAnd
      00145D A4 EF            [ 1] 7141 	and	a, #0xef
                                   7142 ; genPointerSet
      00145F C7 52 5D         [ 1] 7143 	ld	0x525d, a
                           001462  7144 	Sstm8s_tim1$TIM1_CCxCmd$1566 ==.
                                   7145 ; genLabel
      001462                       7146 00122$:
                           001462  7147 	Sstm8s_tim1$TIM1_CCxCmd$1567 ==.
                                   7148 ;	../SPL/src/stm8s_tim1.c: 1634: }
                                   7149 ; genEndFunction
      001462 85               [ 2] 7150 	popw	x
                           001463  7151 	Sstm8s_tim1$TIM1_CCxCmd$1568 ==.
                           001463  7152 	Sstm8s_tim1$TIM1_CCxCmd$1569 ==.
                           001463  7153 	XG$TIM1_CCxCmd$0$0 ==.
      001463 81               [ 4] 7154 	ret
                           001464  7155 	Sstm8s_tim1$TIM1_CCxCmd$1570 ==.
                           001464  7156 	Sstm8s_tim1$TIM1_CCxNCmd$1571 ==.
                                   7157 ;	../SPL/src/stm8s_tim1.c: 1647: void TIM1_CCxNCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   7158 ; genLabel
                                   7159 ;	-----------------------------------------
                                   7160 ;	 function TIM1_CCxNCmd
                                   7161 ;	-----------------------------------------
                                   7162 ;	Register assignment might be sub-optimal.
                                   7163 ;	Stack space usage: 1 bytes.
      001464                       7164 _TIM1_CCxNCmd:
                           001464  7165 	Sstm8s_tim1$TIM1_CCxNCmd$1572 ==.
      001464 88               [ 1] 7166 	push	a
                           001465  7167 	Sstm8s_tim1$TIM1_CCxNCmd$1573 ==.
                           001465  7168 	Sstm8s_tim1$TIM1_CCxNCmd$1574 ==.
                                   7169 ;	../SPL/src/stm8s_tim1.c: 1650: assert_param(IS_TIM1_COMPLEMENTARY_CHANNEL_OK(TIM1_Channel));
                                   7170 ; genCmpEQorNE
      001465 7B 04            [ 1] 7171 	ld	a, (0x04, sp)
      001467 4A               [ 1] 7172 	dec	a
      001468 26 07            [ 1] 7173 	jrne	00182$
      00146A A6 01            [ 1] 7174 	ld	a, #0x01
      00146C 6B 01            [ 1] 7175 	ld	(0x01, sp), a
      00146E CCr14r73         [ 2] 7176 	jp	00183$
      001471                       7177 00182$:
      001471 0F 01            [ 1] 7178 	clr	(0x01, sp)
      001473                       7179 00183$:
                           001473  7180 	Sstm8s_tim1$TIM1_CCxNCmd$1575 ==.
                                   7181 ; genIfx
      001473 0D 04            [ 1] 7182 	tnz	(0x04, sp)
      001475 26 03            [ 1] 7183 	jrne	00184$
      001477 CCr14r99         [ 2] 7184 	jp	00119$
      00147A                       7185 00184$:
                                   7186 ; genIfx
      00147A 0D 01            [ 1] 7187 	tnz	(0x01, sp)
      00147C 27 03            [ 1] 7188 	jreq	00185$
      00147E CCr14r99         [ 2] 7189 	jp	00119$
      001481                       7190 00185$:
                                   7191 ; genCmpEQorNE
      001481 7B 04            [ 1] 7192 	ld	a, (0x04, sp)
      001483 A1 02            [ 1] 7193 	cp	a, #0x02
      001485 26 03            [ 1] 7194 	jrne	00187$
      001487 CCr14r99         [ 2] 7195 	jp	00119$
      00148A                       7196 00187$:
                           00148A  7197 	Sstm8s_tim1$TIM1_CCxNCmd$1576 ==.
                                   7198 ; skipping generated iCode
                                   7199 ; skipping iCode since result will be rematerialized
                                   7200 ; skipping iCode since result will be rematerialized
                                   7201 ; genIPush
      00148A 4B 72            [ 1] 7202 	push	#0x72
                           00148C  7203 	Sstm8s_tim1$TIM1_CCxNCmd$1577 ==.
      00148C 4B 06            [ 1] 7204 	push	#0x06
                           00148E  7205 	Sstm8s_tim1$TIM1_CCxNCmd$1578 ==.
      00148E 5F               [ 1] 7206 	clrw	x
      00148F 89               [ 2] 7207 	pushw	x
                           001490  7208 	Sstm8s_tim1$TIM1_CCxNCmd$1579 ==.
                                   7209 ; genIPush
      001490 4Br00            [ 1] 7210 	push	#<(___str_0+0)
                           001492  7211 	Sstm8s_tim1$TIM1_CCxNCmd$1580 ==.
      001492 4Bs00            [ 1] 7212 	push	#((___str_0+0) >> 8)
                           001494  7213 	Sstm8s_tim1$TIM1_CCxNCmd$1581 ==.
                                   7214 ; genCall
      001494 CDr00r00         [ 4] 7215 	call	_assert_failed
      001497 5B 06            [ 2] 7216 	addw	sp, #6
                           001499  7217 	Sstm8s_tim1$TIM1_CCxNCmd$1582 ==.
                                   7218 ; genLabel
      001499                       7219 00119$:
                           001499  7220 	Sstm8s_tim1$TIM1_CCxNCmd$1583 ==.
                                   7221 ;	../SPL/src/stm8s_tim1.c: 1651: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   7222 ; genIfx
      001499 0D 05            [ 1] 7223 	tnz	(0x05, sp)
      00149B 26 03            [ 1] 7224 	jrne	00189$
      00149D CCr14rB7         [ 2] 7225 	jp	00127$
      0014A0                       7226 00189$:
                                   7227 ; genCmpEQorNE
      0014A0 7B 05            [ 1] 7228 	ld	a, (0x05, sp)
      0014A2 4A               [ 1] 7229 	dec	a
      0014A3 26 03            [ 1] 7230 	jrne	00191$
      0014A5 CCr14rB7         [ 2] 7231 	jp	00127$
      0014A8                       7232 00191$:
                           0014A8  7233 	Sstm8s_tim1$TIM1_CCxNCmd$1584 ==.
                                   7234 ; skipping generated iCode
                                   7235 ; skipping iCode since result will be rematerialized
                                   7236 ; skipping iCode since result will be rematerialized
                                   7237 ; genIPush
      0014A8 4B 73            [ 1] 7238 	push	#0x73
                           0014AA  7239 	Sstm8s_tim1$TIM1_CCxNCmd$1585 ==.
      0014AA 4B 06            [ 1] 7240 	push	#0x06
                           0014AC  7241 	Sstm8s_tim1$TIM1_CCxNCmd$1586 ==.
      0014AC 5F               [ 1] 7242 	clrw	x
      0014AD 89               [ 2] 7243 	pushw	x
                           0014AE  7244 	Sstm8s_tim1$TIM1_CCxNCmd$1587 ==.
                                   7245 ; genIPush
      0014AE 4Br00            [ 1] 7246 	push	#<(___str_0+0)
                           0014B0  7247 	Sstm8s_tim1$TIM1_CCxNCmd$1588 ==.
      0014B0 4Bs00            [ 1] 7248 	push	#((___str_0+0) >> 8)
                           0014B2  7249 	Sstm8s_tim1$TIM1_CCxNCmd$1589 ==.
                                   7250 ; genCall
      0014B2 CDr00r00         [ 4] 7251 	call	_assert_failed
      0014B5 5B 06            [ 2] 7252 	addw	sp, #6
                           0014B7  7253 	Sstm8s_tim1$TIM1_CCxNCmd$1590 ==.
                                   7254 ; genLabel
      0014B7                       7255 00127$:
                           0014B7  7256 	Sstm8s_tim1$TIM1_CCxNCmd$1591 ==.
                                   7257 ;	../SPL/src/stm8s_tim1.c: 1653: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   7258 ; genIfx
      0014B7 0D 04            [ 1] 7259 	tnz	(0x04, sp)
      0014B9 27 03            [ 1] 7260 	jreq	00193$
      0014BB CCr14rD8         [ 2] 7261 	jp	00114$
      0014BE                       7262 00193$:
                           0014BE  7263 	Sstm8s_tim1$TIM1_CCxNCmd$1592 ==.
                                   7264 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7265 ; genPointerGet
      0014BE C6 52 5C         [ 1] 7266 	ld	a, 0x525c
                           0014C1  7267 	Sstm8s_tim1$TIM1_CCxNCmd$1593 ==.
                           0014C1  7268 	Sstm8s_tim1$TIM1_CCxNCmd$1594 ==.
                                   7269 ;	../SPL/src/stm8s_tim1.c: 1656: if (NewState != DISABLE)
                                   7270 ; genIfx
      0014C1 0D 05            [ 1] 7271 	tnz	(0x05, sp)
      0014C3 26 03            [ 1] 7272 	jrne	00194$
      0014C5 CCr14rD0         [ 2] 7273 	jp	00102$
      0014C8                       7274 00194$:
                           0014C8  7275 	Sstm8s_tim1$TIM1_CCxNCmd$1595 ==.
                           0014C8  7276 	Sstm8s_tim1$TIM1_CCxNCmd$1596 ==.
                                   7277 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7278 ; genOr
      0014C8 AA 04            [ 1] 7279 	or	a, #0x04
                                   7280 ; genPointerSet
      0014CA C7 52 5C         [ 1] 7281 	ld	0x525c, a
                           0014CD  7282 	Sstm8s_tim1$TIM1_CCxNCmd$1597 ==.
                                   7283 ; genGoto
      0014CD CCr15r11         [ 2] 7284 	jp	00116$
                                   7285 ; genLabel
      0014D0                       7286 00102$:
                           0014D0  7287 	Sstm8s_tim1$TIM1_CCxNCmd$1598 ==.
                           0014D0  7288 	Sstm8s_tim1$TIM1_CCxNCmd$1599 ==.
                                   7289 ;	../SPL/src/stm8s_tim1.c: 1662: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NE);
                                   7290 ; genAnd
      0014D0 A4 FB            [ 1] 7291 	and	a, #0xfb
                                   7292 ; genPointerSet
      0014D2 C7 52 5C         [ 1] 7293 	ld	0x525c, a
                           0014D5  7294 	Sstm8s_tim1$TIM1_CCxNCmd$1600 ==.
                                   7295 ; genGoto
      0014D5 CCr15r11         [ 2] 7296 	jp	00116$
                                   7297 ; genLabel
      0014D8                       7298 00114$:
                           0014D8  7299 	Sstm8s_tim1$TIM1_CCxNCmd$1601 ==.
                                   7300 ;	../SPL/src/stm8s_tim1.c: 1665: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7301 ; genAssign
      0014D8 7B 01            [ 1] 7302 	ld	a, (0x01, sp)
                                   7303 ; genIfx
      0014DA 4D               [ 1] 7304 	tnz	a
      0014DB 26 03            [ 1] 7305 	jrne	00195$
      0014DD CCr14rFA         [ 2] 7306 	jp	00111$
      0014E0                       7307 00195$:
                           0014E0  7308 	Sstm8s_tim1$TIM1_CCxNCmd$1602 ==.
                                   7309 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7310 ; genPointerGet
      0014E0 C6 52 5C         [ 1] 7311 	ld	a, 0x525c
                           0014E3  7312 	Sstm8s_tim1$TIM1_CCxNCmd$1603 ==.
                           0014E3  7313 	Sstm8s_tim1$TIM1_CCxNCmd$1604 ==.
                                   7314 ;	../SPL/src/stm8s_tim1.c: 1668: if (NewState != DISABLE)
                                   7315 ; genIfx
      0014E3 0D 05            [ 1] 7316 	tnz	(0x05, sp)
      0014E5 26 03            [ 1] 7317 	jrne	00196$
      0014E7 CCr14rF2         [ 2] 7318 	jp	00105$
      0014EA                       7319 00196$:
                           0014EA  7320 	Sstm8s_tim1$TIM1_CCxNCmd$1605 ==.
                           0014EA  7321 	Sstm8s_tim1$TIM1_CCxNCmd$1606 ==.
                                   7322 ;	../SPL/src/stm8s_tim1.c: 1670: TIM1->CCER1 |= TIM1_CCER1_CC2NE;
                                   7323 ; genOr
      0014EA AA 40            [ 1] 7324 	or	a, #0x40
                                   7325 ; genPointerSet
      0014EC C7 52 5C         [ 1] 7326 	ld	0x525c, a
                           0014EF  7327 	Sstm8s_tim1$TIM1_CCxNCmd$1607 ==.
                                   7328 ; genGoto
      0014EF CCr15r11         [ 2] 7329 	jp	00116$
                                   7330 ; genLabel
      0014F2                       7331 00105$:
                           0014F2  7332 	Sstm8s_tim1$TIM1_CCxNCmd$1608 ==.
                           0014F2  7333 	Sstm8s_tim1$TIM1_CCxNCmd$1609 ==.
                                   7334 ;	../SPL/src/stm8s_tim1.c: 1674: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NE);
                                   7335 ; genAnd
      0014F2 A4 BF            [ 1] 7336 	and	a, #0xbf
                                   7337 ; genPointerSet
      0014F4 C7 52 5C         [ 1] 7338 	ld	0x525c, a
                           0014F7  7339 	Sstm8s_tim1$TIM1_CCxNCmd$1610 ==.
                                   7340 ; genGoto
      0014F7 CCr15r11         [ 2] 7341 	jp	00116$
                                   7342 ; genLabel
      0014FA                       7343 00111$:
                           0014FA  7344 	Sstm8s_tim1$TIM1_CCxNCmd$1611 ==.
                                   7345 ;	../SPL/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
                                   7346 ; genPointerGet
      0014FA C6 52 5D         [ 1] 7347 	ld	a, 0x525d
                           0014FD  7348 	Sstm8s_tim1$TIM1_CCxNCmd$1612 ==.
                           0014FD  7349 	Sstm8s_tim1$TIM1_CCxNCmd$1613 ==.
                                   7350 ;	../SPL/src/stm8s_tim1.c: 1680: if (NewState != DISABLE)
                                   7351 ; genIfx
      0014FD 0D 05            [ 1] 7352 	tnz	(0x05, sp)
      0014FF 26 03            [ 1] 7353 	jrne	00197$
      001501 CCr15r0C         [ 2] 7354 	jp	00108$
      001504                       7355 00197$:
                           001504  7356 	Sstm8s_tim1$TIM1_CCxNCmd$1614 ==.
                           001504  7357 	Sstm8s_tim1$TIM1_CCxNCmd$1615 ==.
                                   7358 ;	../SPL/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
                                   7359 ; genOr
      001504 AA 04            [ 1] 7360 	or	a, #0x04
                                   7361 ; genPointerSet
      001506 C7 52 5D         [ 1] 7362 	ld	0x525d, a
                           001509  7363 	Sstm8s_tim1$TIM1_CCxNCmd$1616 ==.
                                   7364 ; genGoto
      001509 CCr15r11         [ 2] 7365 	jp	00116$
                                   7366 ; genLabel
      00150C                       7367 00108$:
                           00150C  7368 	Sstm8s_tim1$TIM1_CCxNCmd$1617 ==.
                           00150C  7369 	Sstm8s_tim1$TIM1_CCxNCmd$1618 ==.
                                   7370 ;	../SPL/src/stm8s_tim1.c: 1686: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NE);
                                   7371 ; genAnd
      00150C A4 FB            [ 1] 7372 	and	a, #0xfb
                                   7373 ; genPointerSet
      00150E C7 52 5D         [ 1] 7374 	ld	0x525d, a
                           001511  7375 	Sstm8s_tim1$TIM1_CCxNCmd$1619 ==.
                                   7376 ; genLabel
      001511                       7377 00116$:
                           001511  7378 	Sstm8s_tim1$TIM1_CCxNCmd$1620 ==.
                                   7379 ;	../SPL/src/stm8s_tim1.c: 1689: }
                                   7380 ; genEndFunction
      001511 84               [ 1] 7381 	pop	a
                           001512  7382 	Sstm8s_tim1$TIM1_CCxNCmd$1621 ==.
                           001512  7383 	Sstm8s_tim1$TIM1_CCxNCmd$1622 ==.
                           001512  7384 	XG$TIM1_CCxNCmd$0$0 ==.
      001512 81               [ 4] 7385 	ret
                           001513  7386 	Sstm8s_tim1$TIM1_CCxNCmd$1623 ==.
                           001513  7387 	Sstm8s_tim1$TIM1_SelectOCxM$1624 ==.
                                   7388 ;	../SPL/src/stm8s_tim1.c: 1712: void TIM1_SelectOCxM(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode)
                                   7389 ; genLabel
                                   7390 ;	-----------------------------------------
                                   7391 ;	 function TIM1_SelectOCxM
                                   7392 ;	-----------------------------------------
                                   7393 ;	Register assignment might be sub-optimal.
                                   7394 ;	Stack space usage: 2 bytes.
      001513                       7395 _TIM1_SelectOCxM:
                           001513  7396 	Sstm8s_tim1$TIM1_SelectOCxM$1625 ==.
      001513 89               [ 2] 7397 	pushw	x
                           001514  7398 	Sstm8s_tim1$TIM1_SelectOCxM$1626 ==.
                           001514  7399 	Sstm8s_tim1$TIM1_SelectOCxM$1627 ==.
                                   7400 ;	../SPL/src/stm8s_tim1.c: 1715: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   7401 ; genCmpEQorNE
      001514 7B 05            [ 1] 7402 	ld	a, (0x05, sp)
      001516 4A               [ 1] 7403 	dec	a
      001517 26 07            [ 1] 7404 	jrne	00222$
      001519 A6 01            [ 1] 7405 	ld	a, #0x01
      00151B 6B 01            [ 1] 7406 	ld	(0x01, sp), a
      00151D CCr15r22         [ 2] 7407 	jp	00223$
      001520                       7408 00222$:
      001520 0F 01            [ 1] 7409 	clr	(0x01, sp)
      001522                       7410 00223$:
                           001522  7411 	Sstm8s_tim1$TIM1_SelectOCxM$1628 ==.
                                   7412 ; genCmpEQorNE
      001522 7B 05            [ 1] 7413 	ld	a, (0x05, sp)
      001524 A1 02            [ 1] 7414 	cp	a, #0x02
      001526 26 07            [ 1] 7415 	jrne	00225$
      001528 A6 01            [ 1] 7416 	ld	a, #0x01
      00152A 6B 02            [ 1] 7417 	ld	(0x02, sp), a
      00152C CCr15r31         [ 2] 7418 	jp	00226$
      00152F                       7419 00225$:
      00152F 0F 02            [ 1] 7420 	clr	(0x02, sp)
      001531                       7421 00226$:
                           001531  7422 	Sstm8s_tim1$TIM1_SelectOCxM$1629 ==.
                                   7423 ; genIfx
      001531 0D 05            [ 1] 7424 	tnz	(0x05, sp)
      001533 26 03            [ 1] 7425 	jrne	00227$
      001535 CCr15r5E         [ 2] 7426 	jp	00113$
      001538                       7427 00227$:
                                   7428 ; genIfx
      001538 0D 01            [ 1] 7429 	tnz	(0x01, sp)
      00153A 27 03            [ 1] 7430 	jreq	00228$
      00153C CCr15r5E         [ 2] 7431 	jp	00113$
      00153F                       7432 00228$:
                                   7433 ; genIfx
      00153F 0D 02            [ 1] 7434 	tnz	(0x02, sp)
      001541 27 03            [ 1] 7435 	jreq	00229$
      001543 CCr15r5E         [ 2] 7436 	jp	00113$
      001546                       7437 00229$:
                                   7438 ; genCmpEQorNE
      001546 7B 05            [ 1] 7439 	ld	a, (0x05, sp)
      001548 A1 03            [ 1] 7440 	cp	a, #0x03
      00154A 26 03            [ 1] 7441 	jrne	00231$
      00154C CCr15r5E         [ 2] 7442 	jp	00113$
      00154F                       7443 00231$:
                           00154F  7444 	Sstm8s_tim1$TIM1_SelectOCxM$1630 ==.
                                   7445 ; skipping generated iCode
                                   7446 ; skipping iCode since result will be rematerialized
                                   7447 ; skipping iCode since result will be rematerialized
                                   7448 ; genIPush
      00154F 4B B3            [ 1] 7449 	push	#0xb3
                           001551  7450 	Sstm8s_tim1$TIM1_SelectOCxM$1631 ==.
      001551 4B 06            [ 1] 7451 	push	#0x06
                           001553  7452 	Sstm8s_tim1$TIM1_SelectOCxM$1632 ==.
      001553 5F               [ 1] 7453 	clrw	x
      001554 89               [ 2] 7454 	pushw	x
                           001555  7455 	Sstm8s_tim1$TIM1_SelectOCxM$1633 ==.
                                   7456 ; genIPush
      001555 4Br00            [ 1] 7457 	push	#<(___str_0+0)
                           001557  7458 	Sstm8s_tim1$TIM1_SelectOCxM$1634 ==.
      001557 4Bs00            [ 1] 7459 	push	#((___str_0+0) >> 8)
                           001559  7460 	Sstm8s_tim1$TIM1_SelectOCxM$1635 ==.
                                   7461 ; genCall
      001559 CDr00r00         [ 4] 7462 	call	_assert_failed
      00155C 5B 06            [ 2] 7463 	addw	sp, #6
                           00155E  7464 	Sstm8s_tim1$TIM1_SelectOCxM$1636 ==.
                                   7465 ; genLabel
      00155E                       7466 00113$:
                           00155E  7467 	Sstm8s_tim1$TIM1_SelectOCxM$1637 ==.
                                   7468 ;	../SPL/src/stm8s_tim1.c: 1716: assert_param(IS_TIM1_OCM_OK(TIM1_OCMode));
                                   7469 ; genIfx
      00155E 0D 06            [ 1] 7470 	tnz	(0x06, sp)
      001560 26 03            [ 1] 7471 	jrne	00233$
      001562 CCr15rB3         [ 2] 7472 	jp	00124$
      001565                       7473 00233$:
                                   7474 ; genCmpEQorNE
      001565 7B 06            [ 1] 7475 	ld	a, (0x06, sp)
      001567 A1 10            [ 1] 7476 	cp	a, #0x10
      001569 26 03            [ 1] 7477 	jrne	00235$
      00156B CCr15rB3         [ 2] 7478 	jp	00124$
      00156E                       7479 00235$:
                           00156E  7480 	Sstm8s_tim1$TIM1_SelectOCxM$1638 ==.
                                   7481 ; skipping generated iCode
                                   7482 ; genCmpEQorNE
      00156E 7B 06            [ 1] 7483 	ld	a, (0x06, sp)
      001570 A1 20            [ 1] 7484 	cp	a, #0x20
      001572 26 03            [ 1] 7485 	jrne	00238$
      001574 CCr15rB3         [ 2] 7486 	jp	00124$
      001577                       7487 00238$:
                           001577  7488 	Sstm8s_tim1$TIM1_SelectOCxM$1639 ==.
                                   7489 ; skipping generated iCode
                                   7490 ; genCmpEQorNE
      001577 7B 06            [ 1] 7491 	ld	a, (0x06, sp)
      001579 A1 30            [ 1] 7492 	cp	a, #0x30
      00157B 26 03            [ 1] 7493 	jrne	00241$
      00157D CCr15rB3         [ 2] 7494 	jp	00124$
      001580                       7495 00241$:
                           001580  7496 	Sstm8s_tim1$TIM1_SelectOCxM$1640 ==.
                                   7497 ; skipping generated iCode
                                   7498 ; genCmpEQorNE
      001580 7B 06            [ 1] 7499 	ld	a, (0x06, sp)
      001582 A1 60            [ 1] 7500 	cp	a, #0x60
      001584 26 03            [ 1] 7501 	jrne	00244$
      001586 CCr15rB3         [ 2] 7502 	jp	00124$
      001589                       7503 00244$:
                           001589  7504 	Sstm8s_tim1$TIM1_SelectOCxM$1641 ==.
                                   7505 ; skipping generated iCode
                                   7506 ; genCmpEQorNE
      001589 7B 06            [ 1] 7507 	ld	a, (0x06, sp)
      00158B A1 70            [ 1] 7508 	cp	a, #0x70
      00158D 26 03            [ 1] 7509 	jrne	00247$
      00158F CCr15rB3         [ 2] 7510 	jp	00124$
      001592                       7511 00247$:
                           001592  7512 	Sstm8s_tim1$TIM1_SelectOCxM$1642 ==.
                                   7513 ; skipping generated iCode
                                   7514 ; genCmpEQorNE
      001592 7B 06            [ 1] 7515 	ld	a, (0x06, sp)
      001594 A1 50            [ 1] 7516 	cp	a, #0x50
      001596 26 03            [ 1] 7517 	jrne	00250$
      001598 CCr15rB3         [ 2] 7518 	jp	00124$
      00159B                       7519 00250$:
                           00159B  7520 	Sstm8s_tim1$TIM1_SelectOCxM$1643 ==.
                                   7521 ; skipping generated iCode
                                   7522 ; genCmpEQorNE
      00159B 7B 06            [ 1] 7523 	ld	a, (0x06, sp)
      00159D A1 40            [ 1] 7524 	cp	a, #0x40
      00159F 26 03            [ 1] 7525 	jrne	00253$
      0015A1 CCr15rB3         [ 2] 7526 	jp	00124$
      0015A4                       7527 00253$:
                           0015A4  7528 	Sstm8s_tim1$TIM1_SelectOCxM$1644 ==.
                                   7529 ; skipping generated iCode
                                   7530 ; skipping iCode since result will be rematerialized
                                   7531 ; skipping iCode since result will be rematerialized
                                   7532 ; genIPush
      0015A4 4B B4            [ 1] 7533 	push	#0xb4
                           0015A6  7534 	Sstm8s_tim1$TIM1_SelectOCxM$1645 ==.
      0015A6 4B 06            [ 1] 7535 	push	#0x06
                           0015A8  7536 	Sstm8s_tim1$TIM1_SelectOCxM$1646 ==.
      0015A8 5F               [ 1] 7537 	clrw	x
      0015A9 89               [ 2] 7538 	pushw	x
                           0015AA  7539 	Sstm8s_tim1$TIM1_SelectOCxM$1647 ==.
                                   7540 ; genIPush
      0015AA 4Br00            [ 1] 7541 	push	#<(___str_0+0)
                           0015AC  7542 	Sstm8s_tim1$TIM1_SelectOCxM$1648 ==.
      0015AC 4Bs00            [ 1] 7543 	push	#((___str_0+0) >> 8)
                           0015AE  7544 	Sstm8s_tim1$TIM1_SelectOCxM$1649 ==.
                                   7545 ; genCall
      0015AE CDr00r00         [ 4] 7546 	call	_assert_failed
      0015B1 5B 06            [ 2] 7547 	addw	sp, #6
                           0015B3  7548 	Sstm8s_tim1$TIM1_SelectOCxM$1650 ==.
                                   7549 ; genLabel
      0015B3                       7550 00124$:
                           0015B3  7551 	Sstm8s_tim1$TIM1_SelectOCxM$1651 ==.
                                   7552 ;	../SPL/src/stm8s_tim1.c: 1718: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   7553 ; genIfx
      0015B3 0D 05            [ 1] 7554 	tnz	(0x05, sp)
      0015B5 27 03            [ 1] 7555 	jreq	00255$
      0015B7 CCr15rCF         [ 2] 7556 	jp	00108$
      0015BA                       7557 00255$:
                           0015BA  7558 	Sstm8s_tim1$TIM1_SelectOCxM$1652 ==.
                           0015BA  7559 	Sstm8s_tim1$TIM1_SelectOCxM$1653 ==.
                                   7560 ;	../SPL/src/stm8s_tim1.c: 1721: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   7561 ; genPointerGet
      0015BA C6 52 5C         [ 1] 7562 	ld	a, 0x525c
                                   7563 ; genAnd
      0015BD A4 FE            [ 1] 7564 	and	a, #0xfe
                                   7565 ; genPointerSet
      0015BF C7 52 5C         [ 1] 7566 	ld	0x525c, a
                           0015C2  7567 	Sstm8s_tim1$TIM1_SelectOCxM$1654 ==.
                                   7568 ;	../SPL/src/stm8s_tim1.c: 1724: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7569 ; genPointerGet
      0015C2 C6 52 58         [ 1] 7570 	ld	a, 0x5258
                                   7571 ; genAnd
      0015C5 A4 8F            [ 1] 7572 	and	a, #0x8f
                           0015C7  7573 	Sstm8s_tim1$TIM1_SelectOCxM$1655 ==.
                                   7574 ;	../SPL/src/stm8s_tim1.c: 1725: | (uint8_t)TIM1_OCMode);
                                   7575 ; genOr
      0015C7 1A 06            [ 1] 7576 	or	a, (0x06, sp)
                                   7577 ; genPointerSet
      0015C9 C7 52 58         [ 1] 7578 	ld	0x5258, a
                           0015CC  7579 	Sstm8s_tim1$TIM1_SelectOCxM$1656 ==.
                                   7580 ; genGoto
      0015CC CCr16r1B         [ 2] 7581 	jp	00110$
                                   7582 ; genLabel
      0015CF                       7583 00108$:
                           0015CF  7584 	Sstm8s_tim1$TIM1_SelectOCxM$1657 ==.
                                   7585 ;	../SPL/src/stm8s_tim1.c: 1727: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7586 ; genAssign
      0015CF 7B 01            [ 1] 7587 	ld	a, (0x01, sp)
                                   7588 ; genIfx
      0015D1 4D               [ 1] 7589 	tnz	a
      0015D2 26 03            [ 1] 7590 	jrne	00256$
      0015D4 CCr15rEC         [ 2] 7591 	jp	00105$
      0015D7                       7592 00256$:
                           0015D7  7593 	Sstm8s_tim1$TIM1_SelectOCxM$1658 ==.
                           0015D7  7594 	Sstm8s_tim1$TIM1_SelectOCxM$1659 ==.
                                   7595 ;	../SPL/src/stm8s_tim1.c: 1730: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
                                   7596 ; genPointerGet
      0015D7 C6 52 5C         [ 1] 7597 	ld	a, 0x525c
                                   7598 ; genAnd
      0015DA A4 EF            [ 1] 7599 	and	a, #0xef
                                   7600 ; genPointerSet
      0015DC C7 52 5C         [ 1] 7601 	ld	0x525c, a
                           0015DF  7602 	Sstm8s_tim1$TIM1_SelectOCxM$1660 ==.
                                   7603 ;	../SPL/src/stm8s_tim1.c: 1733: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
                                   7604 ; genPointerGet
      0015DF C6 52 59         [ 1] 7605 	ld	a, 0x5259
                                   7606 ; genAnd
      0015E2 A4 8F            [ 1] 7607 	and	a, #0x8f
                           0015E4  7608 	Sstm8s_tim1$TIM1_SelectOCxM$1661 ==.
                                   7609 ;	../SPL/src/stm8s_tim1.c: 1734: | (uint8_t)TIM1_OCMode);
                                   7610 ; genOr
      0015E4 1A 06            [ 1] 7611 	or	a, (0x06, sp)
                                   7612 ; genPointerSet
      0015E6 C7 52 59         [ 1] 7613 	ld	0x5259, a
                           0015E9  7614 	Sstm8s_tim1$TIM1_SelectOCxM$1662 ==.
                                   7615 ; genGoto
      0015E9 CCr16r1B         [ 2] 7616 	jp	00110$
                                   7617 ; genLabel
      0015EC                       7618 00105$:
                           0015EC  7619 	Sstm8s_tim1$TIM1_SelectOCxM$1663 ==.
                                   7620 ;	../SPL/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7621 ; genPointerGet
      0015EC C6 52 5D         [ 1] 7622 	ld	a, 0x525d
      0015EF 97               [ 1] 7623 	ld	xl, a
                           0015F0  7624 	Sstm8s_tim1$TIM1_SelectOCxM$1664 ==.
                                   7625 ;	../SPL/src/stm8s_tim1.c: 1736: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   7626 ; genAssign
      0015F0 7B 02            [ 1] 7627 	ld	a, (0x02, sp)
                                   7628 ; genIfx
      0015F2 4D               [ 1] 7629 	tnz	a
      0015F3 26 03            [ 1] 7630 	jrne	00257$
      0015F5 CCr16r0B         [ 2] 7631 	jp	00102$
      0015F8                       7632 00257$:
                           0015F8  7633 	Sstm8s_tim1$TIM1_SelectOCxM$1665 ==.
                           0015F8  7634 	Sstm8s_tim1$TIM1_SelectOCxM$1666 ==.
                                   7635 ;	../SPL/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7636 ; genAnd
      0015F8 9F               [ 1] 7637 	ld	a, xl
      0015F9 A4 FE            [ 1] 7638 	and	a, #0xfe
                                   7639 ; genPointerSet
      0015FB C7 52 5D         [ 1] 7640 	ld	0x525d, a
                           0015FE  7641 	Sstm8s_tim1$TIM1_SelectOCxM$1667 ==.
                                   7642 ;	../SPL/src/stm8s_tim1.c: 1742: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7643 ; genPointerGet
      0015FE C6 52 5A         [ 1] 7644 	ld	a, 0x525a
                                   7645 ; genAnd
      001601 A4 8F            [ 1] 7646 	and	a, #0x8f
                           001603  7647 	Sstm8s_tim1$TIM1_SelectOCxM$1668 ==.
                                   7648 ;	../SPL/src/stm8s_tim1.c: 1743: | (uint8_t)TIM1_OCMode);
                                   7649 ; genOr
      001603 1A 06            [ 1] 7650 	or	a, (0x06, sp)
                                   7651 ; genPointerSet
      001605 C7 52 5A         [ 1] 7652 	ld	0x525a, a
                           001608  7653 	Sstm8s_tim1$TIM1_SelectOCxM$1669 ==.
                                   7654 ; genGoto
      001608 CCr16r1B         [ 2] 7655 	jp	00110$
                                   7656 ; genLabel
      00160B                       7657 00102$:
                           00160B  7658 	Sstm8s_tim1$TIM1_SelectOCxM$1670 ==.
                           00160B  7659 	Sstm8s_tim1$TIM1_SelectOCxM$1671 ==.
                                   7660 ;	../SPL/src/stm8s_tim1.c: 1748: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
                                   7661 ; genAnd
      00160B 9F               [ 1] 7662 	ld	a, xl
      00160C A4 EF            [ 1] 7663 	and	a, #0xef
                                   7664 ; genPointerSet
      00160E C7 52 5D         [ 1] 7665 	ld	0x525d, a
                           001611  7666 	Sstm8s_tim1$TIM1_SelectOCxM$1672 ==.
                                   7667 ;	../SPL/src/stm8s_tim1.c: 1751: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7668 ; genPointerGet
      001611 C6 52 5B         [ 1] 7669 	ld	a, 0x525b
                                   7670 ; genAnd
      001614 A4 8F            [ 1] 7671 	and	a, #0x8f
                           001616  7672 	Sstm8s_tim1$TIM1_SelectOCxM$1673 ==.
                                   7673 ;	../SPL/src/stm8s_tim1.c: 1752: | (uint8_t)TIM1_OCMode);
                                   7674 ; genOr
      001616 1A 06            [ 1] 7675 	or	a, (0x06, sp)
                                   7676 ; genPointerSet
      001618 C7 52 5B         [ 1] 7677 	ld	0x525b, a
                           00161B  7678 	Sstm8s_tim1$TIM1_SelectOCxM$1674 ==.
                                   7679 ; genLabel
      00161B                       7680 00110$:
                           00161B  7681 	Sstm8s_tim1$TIM1_SelectOCxM$1675 ==.
                                   7682 ;	../SPL/src/stm8s_tim1.c: 1754: }
                                   7683 ; genEndFunction
      00161B 85               [ 2] 7684 	popw	x
                           00161C  7685 	Sstm8s_tim1$TIM1_SelectOCxM$1676 ==.
                           00161C  7686 	Sstm8s_tim1$TIM1_SelectOCxM$1677 ==.
                           00161C  7687 	XG$TIM1_SelectOCxM$0$0 ==.
      00161C 81               [ 4] 7688 	ret
                           00161D  7689 	Sstm8s_tim1$TIM1_SelectOCxM$1678 ==.
                           00161D  7690 	Sstm8s_tim1$TIM1_SetCounter$1679 ==.
                                   7691 ;	../SPL/src/stm8s_tim1.c: 1762: void TIM1_SetCounter(uint16_t Counter)
                                   7692 ; genLabel
                                   7693 ;	-----------------------------------------
                                   7694 ;	 function TIM1_SetCounter
                                   7695 ;	-----------------------------------------
                                   7696 ;	Register assignment is optimal.
                                   7697 ;	Stack space usage: 0 bytes.
      00161D                       7698 _TIM1_SetCounter:
                           00161D  7699 	Sstm8s_tim1$TIM1_SetCounter$1680 ==.
                           00161D  7700 	Sstm8s_tim1$TIM1_SetCounter$1681 ==.
                                   7701 ;	../SPL/src/stm8s_tim1.c: 1765: TIM1->CNTRH = (uint8_t)(Counter >> 8);
                                   7702 ; genRightShiftLiteral
      00161D 7B 03            [ 1] 7703 	ld	a, (0x03, sp)
      00161F 5F               [ 1] 7704 	clrw	x
                                   7705 ; genCast
                                   7706 ; genAssign
                                   7707 ; genPointerSet
      001620 C7 52 5E         [ 1] 7708 	ld	0x525e, a
                           001623  7709 	Sstm8s_tim1$TIM1_SetCounter$1682 ==.
                                   7710 ;	../SPL/src/stm8s_tim1.c: 1766: TIM1->CNTRL = (uint8_t)(Counter);
                                   7711 ; genCast
                                   7712 ; genAssign
      001623 7B 04            [ 1] 7713 	ld	a, (0x04, sp)
                                   7714 ; genPointerSet
      001625 C7 52 5F         [ 1] 7715 	ld	0x525f, a
                                   7716 ; genLabel
      001628                       7717 00101$:
                           001628  7718 	Sstm8s_tim1$TIM1_SetCounter$1683 ==.
                                   7719 ;	../SPL/src/stm8s_tim1.c: 1767: }
                                   7720 ; genEndFunction
                           001628  7721 	Sstm8s_tim1$TIM1_SetCounter$1684 ==.
                           001628  7722 	XG$TIM1_SetCounter$0$0 ==.
      001628 81               [ 4] 7723 	ret
                           001629  7724 	Sstm8s_tim1$TIM1_SetCounter$1685 ==.
                           001629  7725 	Sstm8s_tim1$TIM1_SetAutoreload$1686 ==.
                                   7726 ;	../SPL/src/stm8s_tim1.c: 1775: void TIM1_SetAutoreload(uint16_t Autoreload)
                                   7727 ; genLabel
                                   7728 ;	-----------------------------------------
                                   7729 ;	 function TIM1_SetAutoreload
                                   7730 ;	-----------------------------------------
                                   7731 ;	Register assignment is optimal.
                                   7732 ;	Stack space usage: 0 bytes.
      001629                       7733 _TIM1_SetAutoreload:
                           001629  7734 	Sstm8s_tim1$TIM1_SetAutoreload$1687 ==.
                           001629  7735 	Sstm8s_tim1$TIM1_SetAutoreload$1688 ==.
                                   7736 ;	../SPL/src/stm8s_tim1.c: 1778: TIM1->ARRH = (uint8_t)(Autoreload >> 8);
                                   7737 ; genRightShiftLiteral
      001629 7B 03            [ 1] 7738 	ld	a, (0x03, sp)
      00162B 5F               [ 1] 7739 	clrw	x
                                   7740 ; genCast
                                   7741 ; genAssign
                                   7742 ; genPointerSet
      00162C C7 52 62         [ 1] 7743 	ld	0x5262, a
                           00162F  7744 	Sstm8s_tim1$TIM1_SetAutoreload$1689 ==.
                                   7745 ;	../SPL/src/stm8s_tim1.c: 1779: TIM1->ARRL = (uint8_t)(Autoreload);
                                   7746 ; genCast
                                   7747 ; genAssign
      00162F 7B 04            [ 1] 7748 	ld	a, (0x04, sp)
                                   7749 ; genPointerSet
      001631 C7 52 63         [ 1] 7750 	ld	0x5263, a
                                   7751 ; genLabel
      001634                       7752 00101$:
                           001634  7753 	Sstm8s_tim1$TIM1_SetAutoreload$1690 ==.
                                   7754 ;	../SPL/src/stm8s_tim1.c: 1780: }
                                   7755 ; genEndFunction
                           001634  7756 	Sstm8s_tim1$TIM1_SetAutoreload$1691 ==.
                           001634  7757 	XG$TIM1_SetAutoreload$0$0 ==.
      001634 81               [ 4] 7758 	ret
                           001635  7759 	Sstm8s_tim1$TIM1_SetAutoreload$1692 ==.
                           001635  7760 	Sstm8s_tim1$TIM1_SetCompare1$1693 ==.
                                   7761 ;	../SPL/src/stm8s_tim1.c: 1788: void TIM1_SetCompare1(uint16_t Compare1)
                                   7762 ; genLabel
                                   7763 ;	-----------------------------------------
                                   7764 ;	 function TIM1_SetCompare1
                                   7765 ;	-----------------------------------------
                                   7766 ;	Register assignment is optimal.
                                   7767 ;	Stack space usage: 0 bytes.
      001635                       7768 _TIM1_SetCompare1:
                           001635  7769 	Sstm8s_tim1$TIM1_SetCompare1$1694 ==.
                           001635  7770 	Sstm8s_tim1$TIM1_SetCompare1$1695 ==.
                                   7771 ;	../SPL/src/stm8s_tim1.c: 1791: TIM1->CCR1H = (uint8_t)(Compare1 >> 8);
                                   7772 ; genRightShiftLiteral
      001635 7B 03            [ 1] 7773 	ld	a, (0x03, sp)
      001637 5F               [ 1] 7774 	clrw	x
                                   7775 ; genCast
                                   7776 ; genAssign
                                   7777 ; genPointerSet
      001638 C7 52 65         [ 1] 7778 	ld	0x5265, a
                           00163B  7779 	Sstm8s_tim1$TIM1_SetCompare1$1696 ==.
                                   7780 ;	../SPL/src/stm8s_tim1.c: 1792: TIM1->CCR1L = (uint8_t)(Compare1);
                                   7781 ; genCast
                                   7782 ; genAssign
      00163B 7B 04            [ 1] 7783 	ld	a, (0x04, sp)
                                   7784 ; genPointerSet
      00163D C7 52 66         [ 1] 7785 	ld	0x5266, a
                                   7786 ; genLabel
      001640                       7787 00101$:
                           001640  7788 	Sstm8s_tim1$TIM1_SetCompare1$1697 ==.
                                   7789 ;	../SPL/src/stm8s_tim1.c: 1793: }
                                   7790 ; genEndFunction
                           001640  7791 	Sstm8s_tim1$TIM1_SetCompare1$1698 ==.
                           001640  7792 	XG$TIM1_SetCompare1$0$0 ==.
      001640 81               [ 4] 7793 	ret
                           001641  7794 	Sstm8s_tim1$TIM1_SetCompare1$1699 ==.
                           001641  7795 	Sstm8s_tim1$TIM1_SetCompare2$1700 ==.
                                   7796 ;	../SPL/src/stm8s_tim1.c: 1801: void TIM1_SetCompare2(uint16_t Compare2)
                                   7797 ; genLabel
                                   7798 ;	-----------------------------------------
                                   7799 ;	 function TIM1_SetCompare2
                                   7800 ;	-----------------------------------------
                                   7801 ;	Register assignment is optimal.
                                   7802 ;	Stack space usage: 0 bytes.
      001641                       7803 _TIM1_SetCompare2:
                           001641  7804 	Sstm8s_tim1$TIM1_SetCompare2$1701 ==.
                           001641  7805 	Sstm8s_tim1$TIM1_SetCompare2$1702 ==.
                                   7806 ;	../SPL/src/stm8s_tim1.c: 1804: TIM1->CCR2H = (uint8_t)(Compare2 >> 8);
                                   7807 ; genRightShiftLiteral
      001641 7B 03            [ 1] 7808 	ld	a, (0x03, sp)
      001643 5F               [ 1] 7809 	clrw	x
                                   7810 ; genCast
                                   7811 ; genAssign
                                   7812 ; genPointerSet
      001644 C7 52 67         [ 1] 7813 	ld	0x5267, a
                           001647  7814 	Sstm8s_tim1$TIM1_SetCompare2$1703 ==.
                                   7815 ;	../SPL/src/stm8s_tim1.c: 1805: TIM1->CCR2L = (uint8_t)(Compare2);
                                   7816 ; genCast
                                   7817 ; genAssign
      001647 7B 04            [ 1] 7818 	ld	a, (0x04, sp)
                                   7819 ; genPointerSet
      001649 C7 52 68         [ 1] 7820 	ld	0x5268, a
                                   7821 ; genLabel
      00164C                       7822 00101$:
                           00164C  7823 	Sstm8s_tim1$TIM1_SetCompare2$1704 ==.
                                   7824 ;	../SPL/src/stm8s_tim1.c: 1806: }
                                   7825 ; genEndFunction
                           00164C  7826 	Sstm8s_tim1$TIM1_SetCompare2$1705 ==.
                           00164C  7827 	XG$TIM1_SetCompare2$0$0 ==.
      00164C 81               [ 4] 7828 	ret
                           00164D  7829 	Sstm8s_tim1$TIM1_SetCompare2$1706 ==.
                           00164D  7830 	Sstm8s_tim1$TIM1_SetCompare3$1707 ==.
                                   7831 ;	../SPL/src/stm8s_tim1.c: 1814: void TIM1_SetCompare3(uint16_t Compare3)
                                   7832 ; genLabel
                                   7833 ;	-----------------------------------------
                                   7834 ;	 function TIM1_SetCompare3
                                   7835 ;	-----------------------------------------
                                   7836 ;	Register assignment is optimal.
                                   7837 ;	Stack space usage: 0 bytes.
      00164D                       7838 _TIM1_SetCompare3:
                           00164D  7839 	Sstm8s_tim1$TIM1_SetCompare3$1708 ==.
                           00164D  7840 	Sstm8s_tim1$TIM1_SetCompare3$1709 ==.
                                   7841 ;	../SPL/src/stm8s_tim1.c: 1817: TIM1->CCR3H = (uint8_t)(Compare3 >> 8);
                                   7842 ; genRightShiftLiteral
      00164D 7B 03            [ 1] 7843 	ld	a, (0x03, sp)
      00164F 5F               [ 1] 7844 	clrw	x
                                   7845 ; genCast
                                   7846 ; genAssign
                                   7847 ; genPointerSet
      001650 C7 52 69         [ 1] 7848 	ld	0x5269, a
                           001653  7849 	Sstm8s_tim1$TIM1_SetCompare3$1710 ==.
                                   7850 ;	../SPL/src/stm8s_tim1.c: 1818: TIM1->CCR3L = (uint8_t)(Compare3);
                                   7851 ; genCast
                                   7852 ; genAssign
      001653 7B 04            [ 1] 7853 	ld	a, (0x04, sp)
                                   7854 ; genPointerSet
      001655 C7 52 6A         [ 1] 7855 	ld	0x526a, a
                                   7856 ; genLabel
      001658                       7857 00101$:
                           001658  7858 	Sstm8s_tim1$TIM1_SetCompare3$1711 ==.
                                   7859 ;	../SPL/src/stm8s_tim1.c: 1819: }
                                   7860 ; genEndFunction
                           001658  7861 	Sstm8s_tim1$TIM1_SetCompare3$1712 ==.
                           001658  7862 	XG$TIM1_SetCompare3$0$0 ==.
      001658 81               [ 4] 7863 	ret
                           001659  7864 	Sstm8s_tim1$TIM1_SetCompare3$1713 ==.
                           001659  7865 	Sstm8s_tim1$TIM1_SetCompare4$1714 ==.
                                   7866 ;	../SPL/src/stm8s_tim1.c: 1827: void TIM1_SetCompare4(uint16_t Compare4)
                                   7867 ; genLabel
                                   7868 ;	-----------------------------------------
                                   7869 ;	 function TIM1_SetCompare4
                                   7870 ;	-----------------------------------------
                                   7871 ;	Register assignment is optimal.
                                   7872 ;	Stack space usage: 0 bytes.
      001659                       7873 _TIM1_SetCompare4:
                           001659  7874 	Sstm8s_tim1$TIM1_SetCompare4$1715 ==.
                           001659  7875 	Sstm8s_tim1$TIM1_SetCompare4$1716 ==.
                                   7876 ;	../SPL/src/stm8s_tim1.c: 1830: TIM1->CCR4H = (uint8_t)(Compare4 >> 8);
                                   7877 ; genRightShiftLiteral
      001659 7B 03            [ 1] 7878 	ld	a, (0x03, sp)
      00165B 5F               [ 1] 7879 	clrw	x
                                   7880 ; genCast
                                   7881 ; genAssign
                                   7882 ; genPointerSet
      00165C C7 52 6B         [ 1] 7883 	ld	0x526b, a
                           00165F  7884 	Sstm8s_tim1$TIM1_SetCompare4$1717 ==.
                                   7885 ;	../SPL/src/stm8s_tim1.c: 1831: TIM1->CCR4L = (uint8_t)(Compare4);
                                   7886 ; genCast
                                   7887 ; genAssign
      00165F 7B 04            [ 1] 7888 	ld	a, (0x04, sp)
                                   7889 ; genPointerSet
      001661 C7 52 6C         [ 1] 7890 	ld	0x526c, a
                                   7891 ; genLabel
      001664                       7892 00101$:
                           001664  7893 	Sstm8s_tim1$TIM1_SetCompare4$1718 ==.
                                   7894 ;	../SPL/src/stm8s_tim1.c: 1832: }
                                   7895 ; genEndFunction
                           001664  7896 	Sstm8s_tim1$TIM1_SetCompare4$1719 ==.
                           001664  7897 	XG$TIM1_SetCompare4$0$0 ==.
      001664 81               [ 4] 7898 	ret
                           001665  7899 	Sstm8s_tim1$TIM1_SetCompare4$1720 ==.
                           001665  7900 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1721 ==.
                                   7901 ;	../SPL/src/stm8s_tim1.c: 1844: void TIM1_SetIC1Prescaler(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler)
                                   7902 ; genLabel
                                   7903 ;	-----------------------------------------
                                   7904 ;	 function TIM1_SetIC1Prescaler
                                   7905 ;	-----------------------------------------
                                   7906 ;	Register assignment is optimal.
                                   7907 ;	Stack space usage: 0 bytes.
      001665                       7908 _TIM1_SetIC1Prescaler:
                           001665  7909 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1722 ==.
                           001665  7910 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1723 ==.
                                   7911 ;	../SPL/src/stm8s_tim1.c: 1847: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC1Prescaler));
                                   7912 ; genIfx
      001665 0D 03            [ 1] 7913 	tnz	(0x03, sp)
      001667 26 03            [ 1] 7914 	jrne	00134$
      001669 CCr16r96         [ 2] 7915 	jp	00104$
      00166C                       7916 00134$:
                                   7917 ; genCmpEQorNE
      00166C 7B 03            [ 1] 7918 	ld	a, (0x03, sp)
      00166E A1 04            [ 1] 7919 	cp	a, #0x04
      001670 26 03            [ 1] 7920 	jrne	00136$
      001672 CCr16r96         [ 2] 7921 	jp	00104$
      001675                       7922 00136$:
                           001675  7923 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1724 ==.
                                   7924 ; skipping generated iCode
                                   7925 ; genCmpEQorNE
      001675 7B 03            [ 1] 7926 	ld	a, (0x03, sp)
      001677 A1 08            [ 1] 7927 	cp	a, #0x08
      001679 26 03            [ 1] 7928 	jrne	00139$
      00167B CCr16r96         [ 2] 7929 	jp	00104$
      00167E                       7930 00139$:
                           00167E  7931 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1725 ==.
                                   7932 ; skipping generated iCode
                                   7933 ; genCmpEQorNE
      00167E 7B 03            [ 1] 7934 	ld	a, (0x03, sp)
      001680 A1 0C            [ 1] 7935 	cp	a, #0x0c
      001682 26 03            [ 1] 7936 	jrne	00142$
      001684 CCr16r96         [ 2] 7937 	jp	00104$
      001687                       7938 00142$:
                           001687  7939 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1726 ==.
                                   7940 ; skipping generated iCode
                                   7941 ; skipping iCode since result will be rematerialized
                                   7942 ; skipping iCode since result will be rematerialized
                                   7943 ; genIPush
      001687 4B 37            [ 1] 7944 	push	#0x37
                           001689  7945 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1727 ==.
      001689 4B 07            [ 1] 7946 	push	#0x07
                           00168B  7947 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1728 ==.
      00168B 5F               [ 1] 7948 	clrw	x
      00168C 89               [ 2] 7949 	pushw	x
                           00168D  7950 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1729 ==.
                                   7951 ; genIPush
      00168D 4Br00            [ 1] 7952 	push	#<(___str_0+0)
                           00168F  7953 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1730 ==.
      00168F 4Bs00            [ 1] 7954 	push	#((___str_0+0) >> 8)
                           001691  7955 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1731 ==.
                                   7956 ; genCall
      001691 CDr00r00         [ 4] 7957 	call	_assert_failed
      001694 5B 06            [ 2] 7958 	addw	sp, #6
                           001696  7959 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1732 ==.
                                   7960 ; genLabel
      001696                       7961 00104$:
                           001696  7962 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1733 ==.
                                   7963 ;	../SPL/src/stm8s_tim1.c: 1850: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_ICxPSC)) 
                                   7964 ; genPointerGet
      001696 C6 52 58         [ 1] 7965 	ld	a, 0x5258
                                   7966 ; genAnd
      001699 A4 F3            [ 1] 7967 	and	a, #0xf3
                           00169B  7968 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1734 ==.
                                   7969 ;	../SPL/src/stm8s_tim1.c: 1851: | (uint8_t)TIM1_IC1Prescaler);
                                   7970 ; genOr
      00169B 1A 03            [ 1] 7971 	or	a, (0x03, sp)
                                   7972 ; genPointerSet
      00169D C7 52 58         [ 1] 7973 	ld	0x5258, a
                                   7974 ; genLabel
      0016A0                       7975 00101$:
                           0016A0  7976 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1735 ==.
                                   7977 ;	../SPL/src/stm8s_tim1.c: 1852: }
                                   7978 ; genEndFunction
                           0016A0  7979 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1736 ==.
                           0016A0  7980 	XG$TIM1_SetIC1Prescaler$0$0 ==.
      0016A0 81               [ 4] 7981 	ret
                           0016A1  7982 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1737 ==.
                           0016A1  7983 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1738 ==.
                                   7984 ;	../SPL/src/stm8s_tim1.c: 1864: void TIM1_SetIC2Prescaler(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler)
                                   7985 ; genLabel
                                   7986 ;	-----------------------------------------
                                   7987 ;	 function TIM1_SetIC2Prescaler
                                   7988 ;	-----------------------------------------
                                   7989 ;	Register assignment is optimal.
                                   7990 ;	Stack space usage: 0 bytes.
      0016A1                       7991 _TIM1_SetIC2Prescaler:
                           0016A1  7992 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1739 ==.
                           0016A1  7993 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1740 ==.
                                   7994 ;	../SPL/src/stm8s_tim1.c: 1868: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC2Prescaler));
                                   7995 ; genIfx
      0016A1 0D 03            [ 1] 7996 	tnz	(0x03, sp)
      0016A3 26 03            [ 1] 7997 	jrne	00134$
      0016A5 CCr16rD2         [ 2] 7998 	jp	00104$
      0016A8                       7999 00134$:
                                   8000 ; genCmpEQorNE
      0016A8 7B 03            [ 1] 8001 	ld	a, (0x03, sp)
      0016AA A1 04            [ 1] 8002 	cp	a, #0x04
      0016AC 26 03            [ 1] 8003 	jrne	00136$
      0016AE CCr16rD2         [ 2] 8004 	jp	00104$
      0016B1                       8005 00136$:
                           0016B1  8006 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1741 ==.
                                   8007 ; skipping generated iCode
                                   8008 ; genCmpEQorNE
      0016B1 7B 03            [ 1] 8009 	ld	a, (0x03, sp)
      0016B3 A1 08            [ 1] 8010 	cp	a, #0x08
      0016B5 26 03            [ 1] 8011 	jrne	00139$
      0016B7 CCr16rD2         [ 2] 8012 	jp	00104$
      0016BA                       8013 00139$:
                           0016BA  8014 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1742 ==.
                                   8015 ; skipping generated iCode
                                   8016 ; genCmpEQorNE
      0016BA 7B 03            [ 1] 8017 	ld	a, (0x03, sp)
      0016BC A1 0C            [ 1] 8018 	cp	a, #0x0c
      0016BE 26 03            [ 1] 8019 	jrne	00142$
      0016C0 CCr16rD2         [ 2] 8020 	jp	00104$
      0016C3                       8021 00142$:
                           0016C3  8022 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1743 ==.
                                   8023 ; skipping generated iCode
                                   8024 ; skipping iCode since result will be rematerialized
                                   8025 ; skipping iCode since result will be rematerialized
                                   8026 ; genIPush
      0016C3 4B 4C            [ 1] 8027 	push	#0x4c
                           0016C5  8028 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1744 ==.
      0016C5 4B 07            [ 1] 8029 	push	#0x07
                           0016C7  8030 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1745 ==.
      0016C7 5F               [ 1] 8031 	clrw	x
      0016C8 89               [ 2] 8032 	pushw	x
                           0016C9  8033 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1746 ==.
                                   8034 ; genIPush
      0016C9 4Br00            [ 1] 8035 	push	#<(___str_0+0)
                           0016CB  8036 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1747 ==.
      0016CB 4Bs00            [ 1] 8037 	push	#((___str_0+0) >> 8)
                           0016CD  8038 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1748 ==.
                                   8039 ; genCall
      0016CD CDr00r00         [ 4] 8040 	call	_assert_failed
      0016D0 5B 06            [ 2] 8041 	addw	sp, #6
                           0016D2  8042 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1749 ==.
                                   8043 ; genLabel
      0016D2                       8044 00104$:
                           0016D2  8045 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1750 ==.
                                   8046 ;	../SPL/src/stm8s_tim1.c: 1871: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_ICxPSC))
                                   8047 ; genPointerGet
      0016D2 C6 52 59         [ 1] 8048 	ld	a, 0x5259
                                   8049 ; genAnd
      0016D5 A4 F3            [ 1] 8050 	and	a, #0xf3
                           0016D7  8051 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1751 ==.
                                   8052 ;	../SPL/src/stm8s_tim1.c: 1872: | (uint8_t)TIM1_IC2Prescaler);
                                   8053 ; genOr
      0016D7 1A 03            [ 1] 8054 	or	a, (0x03, sp)
                                   8055 ; genPointerSet
      0016D9 C7 52 59         [ 1] 8056 	ld	0x5259, a
                                   8057 ; genLabel
      0016DC                       8058 00101$:
                           0016DC  8059 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1752 ==.
                                   8060 ;	../SPL/src/stm8s_tim1.c: 1873: }
                                   8061 ; genEndFunction
                           0016DC  8062 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1753 ==.
                           0016DC  8063 	XG$TIM1_SetIC2Prescaler$0$0 ==.
      0016DC 81               [ 4] 8064 	ret
                           0016DD  8065 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1754 ==.
                           0016DD  8066 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1755 ==.
                                   8067 ;	../SPL/src/stm8s_tim1.c: 1885: void TIM1_SetIC3Prescaler(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler)
                                   8068 ; genLabel
                                   8069 ;	-----------------------------------------
                                   8070 ;	 function TIM1_SetIC3Prescaler
                                   8071 ;	-----------------------------------------
                                   8072 ;	Register assignment is optimal.
                                   8073 ;	Stack space usage: 0 bytes.
      0016DD                       8074 _TIM1_SetIC3Prescaler:
                           0016DD  8075 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1756 ==.
                           0016DD  8076 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1757 ==.
                                   8077 ;	../SPL/src/stm8s_tim1.c: 1889: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC3Prescaler));
                                   8078 ; genIfx
      0016DD 0D 03            [ 1] 8079 	tnz	(0x03, sp)
      0016DF 26 03            [ 1] 8080 	jrne	00134$
      0016E1 CCr17r0E         [ 2] 8081 	jp	00104$
      0016E4                       8082 00134$:
                                   8083 ; genCmpEQorNE
      0016E4 7B 03            [ 1] 8084 	ld	a, (0x03, sp)
      0016E6 A1 04            [ 1] 8085 	cp	a, #0x04
      0016E8 26 03            [ 1] 8086 	jrne	00136$
      0016EA CCr17r0E         [ 2] 8087 	jp	00104$
      0016ED                       8088 00136$:
                           0016ED  8089 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1758 ==.
                                   8090 ; skipping generated iCode
                                   8091 ; genCmpEQorNE
      0016ED 7B 03            [ 1] 8092 	ld	a, (0x03, sp)
      0016EF A1 08            [ 1] 8093 	cp	a, #0x08
      0016F1 26 03            [ 1] 8094 	jrne	00139$
      0016F3 CCr17r0E         [ 2] 8095 	jp	00104$
      0016F6                       8096 00139$:
                           0016F6  8097 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1759 ==.
                                   8098 ; skipping generated iCode
                                   8099 ; genCmpEQorNE
      0016F6 7B 03            [ 1] 8100 	ld	a, (0x03, sp)
      0016F8 A1 0C            [ 1] 8101 	cp	a, #0x0c
      0016FA 26 03            [ 1] 8102 	jrne	00142$
      0016FC CCr17r0E         [ 2] 8103 	jp	00104$
      0016FF                       8104 00142$:
                           0016FF  8105 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1760 ==.
                                   8106 ; skipping generated iCode
                                   8107 ; skipping iCode since result will be rematerialized
                                   8108 ; skipping iCode since result will be rematerialized
                                   8109 ; genIPush
      0016FF 4B 61            [ 1] 8110 	push	#0x61
                           001701  8111 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1761 ==.
      001701 4B 07            [ 1] 8112 	push	#0x07
                           001703  8113 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1762 ==.
      001703 5F               [ 1] 8114 	clrw	x
      001704 89               [ 2] 8115 	pushw	x
                           001705  8116 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1763 ==.
                                   8117 ; genIPush
      001705 4Br00            [ 1] 8118 	push	#<(___str_0+0)
                           001707  8119 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1764 ==.
      001707 4Bs00            [ 1] 8120 	push	#((___str_0+0) >> 8)
                           001709  8121 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1765 ==.
                                   8122 ; genCall
      001709 CDr00r00         [ 4] 8123 	call	_assert_failed
      00170C 5B 06            [ 2] 8124 	addw	sp, #6
                           00170E  8125 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1766 ==.
                                   8126 ; genLabel
      00170E                       8127 00104$:
                           00170E  8128 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1767 ==.
                                   8129 ;	../SPL/src/stm8s_tim1.c: 1892: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_ICxPSC)) | 
                                   8130 ; genPointerGet
      00170E C6 52 5A         [ 1] 8131 	ld	a, 0x525a
                                   8132 ; genAnd
      001711 A4 F3            [ 1] 8133 	and	a, #0xf3
                           001713  8134 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1768 ==.
                                   8135 ;	../SPL/src/stm8s_tim1.c: 1893: (uint8_t)TIM1_IC3Prescaler);
                                   8136 ; genOr
      001713 1A 03            [ 1] 8137 	or	a, (0x03, sp)
                                   8138 ; genPointerSet
      001715 C7 52 5A         [ 1] 8139 	ld	0x525a, a
                                   8140 ; genLabel
      001718                       8141 00101$:
                           001718  8142 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1769 ==.
                                   8143 ;	../SPL/src/stm8s_tim1.c: 1894: }
                                   8144 ; genEndFunction
                           001718  8145 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1770 ==.
                           001718  8146 	XG$TIM1_SetIC3Prescaler$0$0 ==.
      001718 81               [ 4] 8147 	ret
                           001719  8148 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1771 ==.
                           001719  8149 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1772 ==.
                                   8150 ;	../SPL/src/stm8s_tim1.c: 1906: void TIM1_SetIC4Prescaler(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler)
                                   8151 ; genLabel
                                   8152 ;	-----------------------------------------
                                   8153 ;	 function TIM1_SetIC4Prescaler
                                   8154 ;	-----------------------------------------
                                   8155 ;	Register assignment is optimal.
                                   8156 ;	Stack space usage: 0 bytes.
      001719                       8157 _TIM1_SetIC4Prescaler:
                           001719  8158 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1773 ==.
                           001719  8159 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1774 ==.
                                   8160 ;	../SPL/src/stm8s_tim1.c: 1910: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC4Prescaler));
                                   8161 ; genIfx
      001719 0D 03            [ 1] 8162 	tnz	(0x03, sp)
      00171B 26 03            [ 1] 8163 	jrne	00134$
      00171D CCr17r4A         [ 2] 8164 	jp	00104$
      001720                       8165 00134$:
                                   8166 ; genCmpEQorNE
      001720 7B 03            [ 1] 8167 	ld	a, (0x03, sp)
      001722 A1 04            [ 1] 8168 	cp	a, #0x04
      001724 26 03            [ 1] 8169 	jrne	00136$
      001726 CCr17r4A         [ 2] 8170 	jp	00104$
      001729                       8171 00136$:
                           001729  8172 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1775 ==.
                                   8173 ; skipping generated iCode
                                   8174 ; genCmpEQorNE
      001729 7B 03            [ 1] 8175 	ld	a, (0x03, sp)
      00172B A1 08            [ 1] 8176 	cp	a, #0x08
      00172D 26 03            [ 1] 8177 	jrne	00139$
      00172F CCr17r4A         [ 2] 8178 	jp	00104$
      001732                       8179 00139$:
                           001732  8180 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1776 ==.
                                   8181 ; skipping generated iCode
                                   8182 ; genCmpEQorNE
      001732 7B 03            [ 1] 8183 	ld	a, (0x03, sp)
      001734 A1 0C            [ 1] 8184 	cp	a, #0x0c
      001736 26 03            [ 1] 8185 	jrne	00142$
      001738 CCr17r4A         [ 2] 8186 	jp	00104$
      00173B                       8187 00142$:
                           00173B  8188 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1777 ==.
                                   8189 ; skipping generated iCode
                                   8190 ; skipping iCode since result will be rematerialized
                                   8191 ; skipping iCode since result will be rematerialized
                                   8192 ; genIPush
      00173B 4B 76            [ 1] 8193 	push	#0x76
                           00173D  8194 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1778 ==.
      00173D 4B 07            [ 1] 8195 	push	#0x07
                           00173F  8196 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1779 ==.
      00173F 5F               [ 1] 8197 	clrw	x
      001740 89               [ 2] 8198 	pushw	x
                           001741  8199 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1780 ==.
                                   8200 ; genIPush
      001741 4Br00            [ 1] 8201 	push	#<(___str_0+0)
                           001743  8202 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1781 ==.
      001743 4Bs00            [ 1] 8203 	push	#((___str_0+0) >> 8)
                           001745  8204 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1782 ==.
                                   8205 ; genCall
      001745 CDr00r00         [ 4] 8206 	call	_assert_failed
      001748 5B 06            [ 2] 8207 	addw	sp, #6
                           00174A  8208 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1783 ==.
                                   8209 ; genLabel
      00174A                       8210 00104$:
                           00174A  8211 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1784 ==.
                                   8212 ;	../SPL/src/stm8s_tim1.c: 1913: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_ICxPSC)) |
                                   8213 ; genPointerGet
      00174A C6 52 5B         [ 1] 8214 	ld	a, 0x525b
                                   8215 ; genAnd
      00174D A4 F3            [ 1] 8216 	and	a, #0xf3
                           00174F  8217 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1785 ==.
                                   8218 ;	../SPL/src/stm8s_tim1.c: 1914: (uint8_t)TIM1_IC4Prescaler);
                                   8219 ; genOr
      00174F 1A 03            [ 1] 8220 	or	a, (0x03, sp)
                                   8221 ; genPointerSet
      001751 C7 52 5B         [ 1] 8222 	ld	0x525b, a
                                   8223 ; genLabel
      001754                       8224 00101$:
                           001754  8225 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1786 ==.
                                   8226 ;	../SPL/src/stm8s_tim1.c: 1915: }
                                   8227 ; genEndFunction
                           001754  8228 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1787 ==.
                           001754  8229 	XG$TIM1_SetIC4Prescaler$0$0 ==.
      001754 81               [ 4] 8230 	ret
                           001755  8231 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1788 ==.
                           001755  8232 	Sstm8s_tim1$TIM1_GetCapture1$1789 ==.
                                   8233 ;	../SPL/src/stm8s_tim1.c: 1922: uint16_t TIM1_GetCapture1(void)
                                   8234 ; genLabel
                                   8235 ;	-----------------------------------------
                                   8236 ;	 function TIM1_GetCapture1
                                   8237 ;	-----------------------------------------
                                   8238 ;	Register assignment might be sub-optimal.
                                   8239 ;	Stack space usage: 2 bytes.
      001755                       8240 _TIM1_GetCapture1:
                           001755  8241 	Sstm8s_tim1$TIM1_GetCapture1$1790 ==.
      001755 89               [ 2] 8242 	pushw	x
                           001756  8243 	Sstm8s_tim1$TIM1_GetCapture1$1791 ==.
                           001756  8244 	Sstm8s_tim1$TIM1_GetCapture1$1792 ==.
                                   8245 ;	../SPL/src/stm8s_tim1.c: 1929: tmpccr1h = TIM1->CCR1H;
                                   8246 ; genPointerGet
      001756 C6 52 65         [ 1] 8247 	ld	a, 0x5265
      001759 95               [ 1] 8248 	ld	xh, a
                           00175A  8249 	Sstm8s_tim1$TIM1_GetCapture1$1793 ==.
                                   8250 ;	../SPL/src/stm8s_tim1.c: 1930: tmpccr1l = TIM1->CCR1L;
                                   8251 ; genPointerGet
      00175A C6 52 66         [ 1] 8252 	ld	a, 0x5266
                           00175D  8253 	Sstm8s_tim1$TIM1_GetCapture1$1794 ==.
                                   8254 ;	../SPL/src/stm8s_tim1.c: 1932: tmpccr1 = (uint16_t)(tmpccr1l);
                                   8255 ; genCast
                                   8256 ; genAssign
      00175D 97               [ 1] 8257 	ld	xl, a
      00175E 4F               [ 1] 8258 	clr	a
                                   8259 ; genAssign
                           00175F  8260 	Sstm8s_tim1$TIM1_GetCapture1$1795 ==.
                                   8261 ;	../SPL/src/stm8s_tim1.c: 1933: tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8);
                                   8262 ; genCast
                                   8263 ; genAssign
      00175F 90 5F            [ 1] 8264 	clrw	y
                                   8265 ; genLeftShiftLiteral
      001761 0F 02            [ 1] 8266 	clr	(0x02, sp)
                                   8267 ; genOr
      001763 89               [ 2] 8268 	pushw	x
                           001764  8269 	Sstm8s_tim1$TIM1_GetCapture1$1796 ==.
      001764 1A 01            [ 1] 8270 	or	a, (1, sp)
      001766 85               [ 2] 8271 	popw	x
                           001767  8272 	Sstm8s_tim1$TIM1_GetCapture1$1797 ==.
      001767 95               [ 1] 8273 	ld	xh, a
      001768 9F               [ 1] 8274 	ld	a, xl
      001769 1A 02            [ 1] 8275 	or	a, (0x02, sp)
      00176B 97               [ 1] 8276 	ld	xl, a
                                   8277 ; genAssign
                           00176C  8278 	Sstm8s_tim1$TIM1_GetCapture1$1798 ==.
                                   8279 ;	../SPL/src/stm8s_tim1.c: 1935: return (uint16_t)tmpccr1;
                                   8280 ; genReturn
                                   8281 ; genLabel
      00176C                       8282 00101$:
                           00176C  8283 	Sstm8s_tim1$TIM1_GetCapture1$1799 ==.
                                   8284 ;	../SPL/src/stm8s_tim1.c: 1936: }
                                   8285 ; genEndFunction
      00176C 5B 02            [ 2] 8286 	addw	sp, #2
                           00176E  8287 	Sstm8s_tim1$TIM1_GetCapture1$1800 ==.
                           00176E  8288 	Sstm8s_tim1$TIM1_GetCapture1$1801 ==.
                           00176E  8289 	XG$TIM1_GetCapture1$0$0 ==.
      00176E 81               [ 4] 8290 	ret
                           00176F  8291 	Sstm8s_tim1$TIM1_GetCapture1$1802 ==.
                           00176F  8292 	Sstm8s_tim1$TIM1_GetCapture2$1803 ==.
                                   8293 ;	../SPL/src/stm8s_tim1.c: 1943: uint16_t TIM1_GetCapture2(void)
                                   8294 ; genLabel
                                   8295 ;	-----------------------------------------
                                   8296 ;	 function TIM1_GetCapture2
                                   8297 ;	-----------------------------------------
                                   8298 ;	Register assignment might be sub-optimal.
                                   8299 ;	Stack space usage: 2 bytes.
      00176F                       8300 _TIM1_GetCapture2:
                           00176F  8301 	Sstm8s_tim1$TIM1_GetCapture2$1804 ==.
      00176F 89               [ 2] 8302 	pushw	x
                           001770  8303 	Sstm8s_tim1$TIM1_GetCapture2$1805 ==.
                           001770  8304 	Sstm8s_tim1$TIM1_GetCapture2$1806 ==.
                                   8305 ;	../SPL/src/stm8s_tim1.c: 1950: tmpccr2h = TIM1->CCR2H;
                                   8306 ; genPointerGet
      001770 C6 52 67         [ 1] 8307 	ld	a, 0x5267
      001773 95               [ 1] 8308 	ld	xh, a
                           001774  8309 	Sstm8s_tim1$TIM1_GetCapture2$1807 ==.
                                   8310 ;	../SPL/src/stm8s_tim1.c: 1951: tmpccr2l = TIM1->CCR2L;
                                   8311 ; genPointerGet
      001774 C6 52 68         [ 1] 8312 	ld	a, 0x5268
                           001777  8313 	Sstm8s_tim1$TIM1_GetCapture2$1808 ==.
                                   8314 ;	../SPL/src/stm8s_tim1.c: 1953: tmpccr2 = (uint16_t)(tmpccr2l);
                                   8315 ; genCast
                                   8316 ; genAssign
      001777 97               [ 1] 8317 	ld	xl, a
      001778 4F               [ 1] 8318 	clr	a
                                   8319 ; genAssign
                           001779  8320 	Sstm8s_tim1$TIM1_GetCapture2$1809 ==.
                                   8321 ;	../SPL/src/stm8s_tim1.c: 1954: tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8);
                                   8322 ; genCast
                                   8323 ; genAssign
      001779 90 5F            [ 1] 8324 	clrw	y
                                   8325 ; genLeftShiftLiteral
      00177B 0F 02            [ 1] 8326 	clr	(0x02, sp)
                                   8327 ; genOr
      00177D 89               [ 2] 8328 	pushw	x
                           00177E  8329 	Sstm8s_tim1$TIM1_GetCapture2$1810 ==.
      00177E 1A 01            [ 1] 8330 	or	a, (1, sp)
      001780 85               [ 2] 8331 	popw	x
                           001781  8332 	Sstm8s_tim1$TIM1_GetCapture2$1811 ==.
      001781 95               [ 1] 8333 	ld	xh, a
      001782 9F               [ 1] 8334 	ld	a, xl
      001783 1A 02            [ 1] 8335 	or	a, (0x02, sp)
      001785 97               [ 1] 8336 	ld	xl, a
                                   8337 ; genAssign
                           001786  8338 	Sstm8s_tim1$TIM1_GetCapture2$1812 ==.
                                   8339 ;	../SPL/src/stm8s_tim1.c: 1956: return (uint16_t)tmpccr2;
                                   8340 ; genReturn
                                   8341 ; genLabel
      001786                       8342 00101$:
                           001786  8343 	Sstm8s_tim1$TIM1_GetCapture2$1813 ==.
                                   8344 ;	../SPL/src/stm8s_tim1.c: 1957: }
                                   8345 ; genEndFunction
      001786 5B 02            [ 2] 8346 	addw	sp, #2
                           001788  8347 	Sstm8s_tim1$TIM1_GetCapture2$1814 ==.
                           001788  8348 	Sstm8s_tim1$TIM1_GetCapture2$1815 ==.
                           001788  8349 	XG$TIM1_GetCapture2$0$0 ==.
      001788 81               [ 4] 8350 	ret
                           001789  8351 	Sstm8s_tim1$TIM1_GetCapture2$1816 ==.
                           001789  8352 	Sstm8s_tim1$TIM1_GetCapture3$1817 ==.
                                   8353 ;	../SPL/src/stm8s_tim1.c: 1964: uint16_t TIM1_GetCapture3(void)
                                   8354 ; genLabel
                                   8355 ;	-----------------------------------------
                                   8356 ;	 function TIM1_GetCapture3
                                   8357 ;	-----------------------------------------
                                   8358 ;	Register assignment might be sub-optimal.
                                   8359 ;	Stack space usage: 2 bytes.
      001789                       8360 _TIM1_GetCapture3:
                           001789  8361 	Sstm8s_tim1$TIM1_GetCapture3$1818 ==.
      001789 89               [ 2] 8362 	pushw	x
                           00178A  8363 	Sstm8s_tim1$TIM1_GetCapture3$1819 ==.
                           00178A  8364 	Sstm8s_tim1$TIM1_GetCapture3$1820 ==.
                                   8365 ;	../SPL/src/stm8s_tim1.c: 1970: tmpccr3h = TIM1->CCR3H;
                                   8366 ; genPointerGet
      00178A C6 52 69         [ 1] 8367 	ld	a, 0x5269
      00178D 95               [ 1] 8368 	ld	xh, a
                           00178E  8369 	Sstm8s_tim1$TIM1_GetCapture3$1821 ==.
                                   8370 ;	../SPL/src/stm8s_tim1.c: 1971: tmpccr3l = TIM1->CCR3L;
                                   8371 ; genPointerGet
      00178E C6 52 6A         [ 1] 8372 	ld	a, 0x526a
                           001791  8373 	Sstm8s_tim1$TIM1_GetCapture3$1822 ==.
                                   8374 ;	../SPL/src/stm8s_tim1.c: 1973: tmpccr3 = (uint16_t)(tmpccr3l);
                                   8375 ; genCast
                                   8376 ; genAssign
      001791 97               [ 1] 8377 	ld	xl, a
      001792 4F               [ 1] 8378 	clr	a
                                   8379 ; genAssign
                           001793  8380 	Sstm8s_tim1$TIM1_GetCapture3$1823 ==.
                                   8381 ;	../SPL/src/stm8s_tim1.c: 1974: tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8);
                                   8382 ; genCast
                                   8383 ; genAssign
      001793 90 5F            [ 1] 8384 	clrw	y
                                   8385 ; genLeftShiftLiteral
      001795 0F 02            [ 1] 8386 	clr	(0x02, sp)
                                   8387 ; genOr
      001797 89               [ 2] 8388 	pushw	x
                           001798  8389 	Sstm8s_tim1$TIM1_GetCapture3$1824 ==.
      001798 1A 01            [ 1] 8390 	or	a, (1, sp)
      00179A 85               [ 2] 8391 	popw	x
                           00179B  8392 	Sstm8s_tim1$TIM1_GetCapture3$1825 ==.
      00179B 95               [ 1] 8393 	ld	xh, a
      00179C 9F               [ 1] 8394 	ld	a, xl
      00179D 1A 02            [ 1] 8395 	or	a, (0x02, sp)
      00179F 97               [ 1] 8396 	ld	xl, a
                                   8397 ; genAssign
                           0017A0  8398 	Sstm8s_tim1$TIM1_GetCapture3$1826 ==.
                                   8399 ;	../SPL/src/stm8s_tim1.c: 1976: return (uint16_t)tmpccr3;
                                   8400 ; genReturn
                                   8401 ; genLabel
      0017A0                       8402 00101$:
                           0017A0  8403 	Sstm8s_tim1$TIM1_GetCapture3$1827 ==.
                                   8404 ;	../SPL/src/stm8s_tim1.c: 1977: }
                                   8405 ; genEndFunction
      0017A0 5B 02            [ 2] 8406 	addw	sp, #2
                           0017A2  8407 	Sstm8s_tim1$TIM1_GetCapture3$1828 ==.
                           0017A2  8408 	Sstm8s_tim1$TIM1_GetCapture3$1829 ==.
                           0017A2  8409 	XG$TIM1_GetCapture3$0$0 ==.
      0017A2 81               [ 4] 8410 	ret
                           0017A3  8411 	Sstm8s_tim1$TIM1_GetCapture3$1830 ==.
                           0017A3  8412 	Sstm8s_tim1$TIM1_GetCapture4$1831 ==.
                                   8413 ;	../SPL/src/stm8s_tim1.c: 1984: uint16_t TIM1_GetCapture4(void)
                                   8414 ; genLabel
                                   8415 ;	-----------------------------------------
                                   8416 ;	 function TIM1_GetCapture4
                                   8417 ;	-----------------------------------------
                                   8418 ;	Register assignment might be sub-optimal.
                                   8419 ;	Stack space usage: 2 bytes.
      0017A3                       8420 _TIM1_GetCapture4:
                           0017A3  8421 	Sstm8s_tim1$TIM1_GetCapture4$1832 ==.
      0017A3 89               [ 2] 8422 	pushw	x
                           0017A4  8423 	Sstm8s_tim1$TIM1_GetCapture4$1833 ==.
                           0017A4  8424 	Sstm8s_tim1$TIM1_GetCapture4$1834 ==.
                                   8425 ;	../SPL/src/stm8s_tim1.c: 1990: tmpccr4h = TIM1->CCR4H;
                                   8426 ; genPointerGet
      0017A4 C6 52 6B         [ 1] 8427 	ld	a, 0x526b
      0017A7 95               [ 1] 8428 	ld	xh, a
                           0017A8  8429 	Sstm8s_tim1$TIM1_GetCapture4$1835 ==.
                                   8430 ;	../SPL/src/stm8s_tim1.c: 1991: tmpccr4l = TIM1->CCR4L;
                                   8431 ; genPointerGet
      0017A8 C6 52 6C         [ 1] 8432 	ld	a, 0x526c
                           0017AB  8433 	Sstm8s_tim1$TIM1_GetCapture4$1836 ==.
                                   8434 ;	../SPL/src/stm8s_tim1.c: 1993: tmpccr4 = (uint16_t)(tmpccr4l);
                                   8435 ; genCast
                                   8436 ; genAssign
      0017AB 97               [ 1] 8437 	ld	xl, a
      0017AC 4F               [ 1] 8438 	clr	a
                                   8439 ; genAssign
                           0017AD  8440 	Sstm8s_tim1$TIM1_GetCapture4$1837 ==.
                                   8441 ;	../SPL/src/stm8s_tim1.c: 1994: tmpccr4 |= (uint16_t)((uint16_t)tmpccr4h << 8);
                                   8442 ; genCast
                                   8443 ; genAssign
      0017AD 90 5F            [ 1] 8444 	clrw	y
                                   8445 ; genLeftShiftLiteral
      0017AF 0F 02            [ 1] 8446 	clr	(0x02, sp)
                                   8447 ; genOr
      0017B1 89               [ 2] 8448 	pushw	x
                           0017B2  8449 	Sstm8s_tim1$TIM1_GetCapture4$1838 ==.
      0017B2 1A 01            [ 1] 8450 	or	a, (1, sp)
      0017B4 85               [ 2] 8451 	popw	x
                           0017B5  8452 	Sstm8s_tim1$TIM1_GetCapture4$1839 ==.
      0017B5 95               [ 1] 8453 	ld	xh, a
      0017B6 9F               [ 1] 8454 	ld	a, xl
      0017B7 1A 02            [ 1] 8455 	or	a, (0x02, sp)
      0017B9 97               [ 1] 8456 	ld	xl, a
                                   8457 ; genAssign
                           0017BA  8458 	Sstm8s_tim1$TIM1_GetCapture4$1840 ==.
                                   8459 ;	../SPL/src/stm8s_tim1.c: 1996: return (uint16_t)tmpccr4;
                                   8460 ; genReturn
                                   8461 ; genLabel
      0017BA                       8462 00101$:
                           0017BA  8463 	Sstm8s_tim1$TIM1_GetCapture4$1841 ==.
                                   8464 ;	../SPL/src/stm8s_tim1.c: 1997: }
                                   8465 ; genEndFunction
      0017BA 5B 02            [ 2] 8466 	addw	sp, #2
                           0017BC  8467 	Sstm8s_tim1$TIM1_GetCapture4$1842 ==.
                           0017BC  8468 	Sstm8s_tim1$TIM1_GetCapture4$1843 ==.
                           0017BC  8469 	XG$TIM1_GetCapture4$0$0 ==.
      0017BC 81               [ 4] 8470 	ret
                           0017BD  8471 	Sstm8s_tim1$TIM1_GetCapture4$1844 ==.
                           0017BD  8472 	Sstm8s_tim1$TIM1_GetCounter$1845 ==.
                                   8473 ;	../SPL/src/stm8s_tim1.c: 2004: uint16_t TIM1_GetCounter(void)
                                   8474 ; genLabel
                                   8475 ;	-----------------------------------------
                                   8476 ;	 function TIM1_GetCounter
                                   8477 ;	-----------------------------------------
                                   8478 ;	Register assignment might be sub-optimal.
                                   8479 ;	Stack space usage: 4 bytes.
      0017BD                       8480 _TIM1_GetCounter:
                           0017BD  8481 	Sstm8s_tim1$TIM1_GetCounter$1846 ==.
      0017BD 52 04            [ 2] 8482 	sub	sp, #4
                           0017BF  8483 	Sstm8s_tim1$TIM1_GetCounter$1847 ==.
                           0017BF  8484 	Sstm8s_tim1$TIM1_GetCounter$1848 ==.
                                   8485 ;	../SPL/src/stm8s_tim1.c: 2008: tmpcntr = ((uint16_t)TIM1->CNTRH << 8);
                                   8486 ; genPointerGet
      0017BF C6 52 5E         [ 1] 8487 	ld	a, 0x525e
                                   8488 ; genCast
                                   8489 ; genAssign
      0017C2 5F               [ 1] 8490 	clrw	x
                                   8491 ; genLeftShiftLiteral
      0017C3 95               [ 1] 8492 	ld	xh, a
      0017C4 4F               [ 1] 8493 	clr	a
                                   8494 ; genAssign
      0017C5 6B 02            [ 1] 8495 	ld	(0x02, sp), a
                           0017C7  8496 	Sstm8s_tim1$TIM1_GetCounter$1849 ==.
                                   8497 ;	../SPL/src/stm8s_tim1.c: 2011: return (uint16_t)(tmpcntr | (uint16_t)(TIM1->CNTRL));
                                   8498 ; genPointerGet
      0017C7 C6 52 5F         [ 1] 8499 	ld	a, 0x525f
                                   8500 ; genCast
                                   8501 ; genAssign
      0017CA 0F 03            [ 1] 8502 	clr	(0x03, sp)
                                   8503 ; genOr
      0017CC 1A 02            [ 1] 8504 	or	a, (0x02, sp)
      0017CE 97               [ 1] 8505 	ld	xl, a
      0017CF 9E               [ 1] 8506 	ld	a, xh
      0017D0 1A 03            [ 1] 8507 	or	a, (0x03, sp)
                                   8508 ; genReturn
      0017D2 95               [ 1] 8509 	ld	xh, a
                                   8510 ; genLabel
      0017D3                       8511 00101$:
                           0017D3  8512 	Sstm8s_tim1$TIM1_GetCounter$1850 ==.
                                   8513 ;	../SPL/src/stm8s_tim1.c: 2012: }
                                   8514 ; genEndFunction
      0017D3 5B 04            [ 2] 8515 	addw	sp, #4
                           0017D5  8516 	Sstm8s_tim1$TIM1_GetCounter$1851 ==.
                           0017D5  8517 	Sstm8s_tim1$TIM1_GetCounter$1852 ==.
                           0017D5  8518 	XG$TIM1_GetCounter$0$0 ==.
      0017D5 81               [ 4] 8519 	ret
                           0017D6  8520 	Sstm8s_tim1$TIM1_GetCounter$1853 ==.
                           0017D6  8521 	Sstm8s_tim1$TIM1_GetPrescaler$1854 ==.
                                   8522 ;	../SPL/src/stm8s_tim1.c: 2019: uint16_t TIM1_GetPrescaler(void)
                                   8523 ; genLabel
                                   8524 ;	-----------------------------------------
                                   8525 ;	 function TIM1_GetPrescaler
                                   8526 ;	-----------------------------------------
                                   8527 ;	Register assignment might be sub-optimal.
                                   8528 ;	Stack space usage: 4 bytes.
      0017D6                       8529 _TIM1_GetPrescaler:
                           0017D6  8530 	Sstm8s_tim1$TIM1_GetPrescaler$1855 ==.
      0017D6 52 04            [ 2] 8531 	sub	sp, #4
                           0017D8  8532 	Sstm8s_tim1$TIM1_GetPrescaler$1856 ==.
                           0017D8  8533 	Sstm8s_tim1$TIM1_GetPrescaler$1857 ==.
                                   8534 ;	../SPL/src/stm8s_tim1.c: 2023: temp = ((uint16_t)TIM1->PSCRH << 8);
                                   8535 ; genPointerGet
      0017D8 C6 52 60         [ 1] 8536 	ld	a, 0x5260
                                   8537 ; genCast
                                   8538 ; genAssign
      0017DB 5F               [ 1] 8539 	clrw	x
                                   8540 ; genLeftShiftLiteral
      0017DC 95               [ 1] 8541 	ld	xh, a
      0017DD 4F               [ 1] 8542 	clr	a
                                   8543 ; genAssign
      0017DE 6B 02            [ 1] 8544 	ld	(0x02, sp), a
                           0017E0  8545 	Sstm8s_tim1$TIM1_GetPrescaler$1858 ==.
                                   8546 ;	../SPL/src/stm8s_tim1.c: 2026: return (uint16_t)( temp | (uint16_t)(TIM1->PSCRL));
                                   8547 ; genPointerGet
      0017E0 C6 52 61         [ 1] 8548 	ld	a, 0x5261
                                   8549 ; genCast
                                   8550 ; genAssign
      0017E3 0F 03            [ 1] 8551 	clr	(0x03, sp)
                                   8552 ; genOr
      0017E5 1A 02            [ 1] 8553 	or	a, (0x02, sp)
      0017E7 97               [ 1] 8554 	ld	xl, a
      0017E8 9E               [ 1] 8555 	ld	a, xh
      0017E9 1A 03            [ 1] 8556 	or	a, (0x03, sp)
                                   8557 ; genReturn
      0017EB 95               [ 1] 8558 	ld	xh, a
                                   8559 ; genLabel
      0017EC                       8560 00101$:
                           0017EC  8561 	Sstm8s_tim1$TIM1_GetPrescaler$1859 ==.
                                   8562 ;	../SPL/src/stm8s_tim1.c: 2027: }
                                   8563 ; genEndFunction
      0017EC 5B 04            [ 2] 8564 	addw	sp, #4
                           0017EE  8565 	Sstm8s_tim1$TIM1_GetPrescaler$1860 ==.
                           0017EE  8566 	Sstm8s_tim1$TIM1_GetPrescaler$1861 ==.
                           0017EE  8567 	XG$TIM1_GetPrescaler$0$0 ==.
      0017EE 81               [ 4] 8568 	ret
                           0017EF  8569 	Sstm8s_tim1$TIM1_GetPrescaler$1862 ==.
                           0017EF  8570 	Sstm8s_tim1$TIM1_GetFlagStatus$1863 ==.
                                   8571 ;	../SPL/src/stm8s_tim1.c: 2047: FlagStatus TIM1_GetFlagStatus(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   8572 ; genLabel
                                   8573 ;	-----------------------------------------
                                   8574 ;	 function TIM1_GetFlagStatus
                                   8575 ;	-----------------------------------------
                                   8576 ;	Register assignment might be sub-optimal.
                                   8577 ;	Stack space usage: 1 bytes.
      0017EF                       8578 _TIM1_GetFlagStatus:
                           0017EF  8579 	Sstm8s_tim1$TIM1_GetFlagStatus$1864 ==.
      0017EF 88               [ 1] 8580 	push	a
                           0017F0  8581 	Sstm8s_tim1$TIM1_GetFlagStatus$1865 ==.
                           0017F0  8582 	Sstm8s_tim1$TIM1_GetFlagStatus$1866 ==.
                                   8583 ;	../SPL/src/stm8s_tim1.c: 2053: assert_param(IS_TIM1_GET_FLAG_OK(TIM1_FLAG));
                                   8584 ; genCast
                                   8585 ; genAssign
      0017F0 1E 04            [ 2] 8586 	ldw	x, (0x04, sp)
                                   8587 ; genCmpEQorNE
      0017F2 A3 00 01         [ 2] 8588 	cpw	x, #0x0001
      0017F5 26 03            [ 1] 8589 	jrne	00207$
      0017F7 CCr18r65         [ 2] 8590 	jp	00107$
      0017FA                       8591 00207$:
                           0017FA  8592 	Sstm8s_tim1$TIM1_GetFlagStatus$1867 ==.
                                   8593 ; skipping generated iCode
                                   8594 ; genCmpEQorNE
      0017FA A3 00 02         [ 2] 8595 	cpw	x, #0x0002
      0017FD 26 03            [ 1] 8596 	jrne	00210$
      0017FF CCr18r65         [ 2] 8597 	jp	00107$
      001802                       8598 00210$:
                           001802  8599 	Sstm8s_tim1$TIM1_GetFlagStatus$1868 ==.
                                   8600 ; skipping generated iCode
                                   8601 ; genCmpEQorNE
      001802 A3 00 04         [ 2] 8602 	cpw	x, #0x0004
      001805 26 03            [ 1] 8603 	jrne	00213$
      001807 CCr18r65         [ 2] 8604 	jp	00107$
      00180A                       8605 00213$:
                           00180A  8606 	Sstm8s_tim1$TIM1_GetFlagStatus$1869 ==.
                                   8607 ; skipping generated iCode
                                   8608 ; genCmpEQorNE
      00180A A3 00 08         [ 2] 8609 	cpw	x, #0x0008
      00180D 26 03            [ 1] 8610 	jrne	00216$
      00180F CCr18r65         [ 2] 8611 	jp	00107$
      001812                       8612 00216$:
                           001812  8613 	Sstm8s_tim1$TIM1_GetFlagStatus$1870 ==.
                                   8614 ; skipping generated iCode
                                   8615 ; genCmpEQorNE
      001812 A3 00 10         [ 2] 8616 	cpw	x, #0x0010
      001815 26 03            [ 1] 8617 	jrne	00219$
      001817 CCr18r65         [ 2] 8618 	jp	00107$
      00181A                       8619 00219$:
                           00181A  8620 	Sstm8s_tim1$TIM1_GetFlagStatus$1871 ==.
                                   8621 ; skipping generated iCode
                                   8622 ; genCmpEQorNE
      00181A A3 00 20         [ 2] 8623 	cpw	x, #0x0020
      00181D 26 03            [ 1] 8624 	jrne	00222$
      00181F CCr18r65         [ 2] 8625 	jp	00107$
      001822                       8626 00222$:
                           001822  8627 	Sstm8s_tim1$TIM1_GetFlagStatus$1872 ==.
                                   8628 ; skipping generated iCode
                                   8629 ; genCmpEQorNE
      001822 A3 00 40         [ 2] 8630 	cpw	x, #0x0040
      001825 26 03            [ 1] 8631 	jrne	00225$
      001827 CCr18r65         [ 2] 8632 	jp	00107$
      00182A                       8633 00225$:
                           00182A  8634 	Sstm8s_tim1$TIM1_GetFlagStatus$1873 ==.
                                   8635 ; skipping generated iCode
                                   8636 ; genCmpEQorNE
      00182A A3 00 80         [ 2] 8637 	cpw	x, #0x0080
      00182D 26 03            [ 1] 8638 	jrne	00228$
      00182F CCr18r65         [ 2] 8639 	jp	00107$
      001832                       8640 00228$:
                           001832  8641 	Sstm8s_tim1$TIM1_GetFlagStatus$1874 ==.
                                   8642 ; skipping generated iCode
                                   8643 ; genCmpEQorNE
      001832 A3 02 00         [ 2] 8644 	cpw	x, #0x0200
      001835 26 03            [ 1] 8645 	jrne	00231$
      001837 CCr18r65         [ 2] 8646 	jp	00107$
      00183A                       8647 00231$:
                           00183A  8648 	Sstm8s_tim1$TIM1_GetFlagStatus$1875 ==.
                                   8649 ; skipping generated iCode
                                   8650 ; genCmpEQorNE
      00183A A3 04 00         [ 2] 8651 	cpw	x, #0x0400
      00183D 26 03            [ 1] 8652 	jrne	00234$
      00183F CCr18r65         [ 2] 8653 	jp	00107$
      001842                       8654 00234$:
                           001842  8655 	Sstm8s_tim1$TIM1_GetFlagStatus$1876 ==.
                                   8656 ; skipping generated iCode
                                   8657 ; genCmpEQorNE
      001842 A3 08 00         [ 2] 8658 	cpw	x, #0x0800
      001845 26 03            [ 1] 8659 	jrne	00237$
      001847 CCr18r65         [ 2] 8660 	jp	00107$
      00184A                       8661 00237$:
                           00184A  8662 	Sstm8s_tim1$TIM1_GetFlagStatus$1877 ==.
                                   8663 ; skipping generated iCode
                                   8664 ; genCmpEQorNE
      00184A A3 10 00         [ 2] 8665 	cpw	x, #0x1000
      00184D 26 03            [ 1] 8666 	jrne	00240$
      00184F CCr18r65         [ 2] 8667 	jp	00107$
      001852                       8668 00240$:
                           001852  8669 	Sstm8s_tim1$TIM1_GetFlagStatus$1878 ==.
                                   8670 ; skipping generated iCode
                                   8671 ; skipping iCode since result will be rematerialized
                                   8672 ; skipping iCode since result will be rematerialized
                                   8673 ; genIPush
      001852 89               [ 2] 8674 	pushw	x
                           001853  8675 	Sstm8s_tim1$TIM1_GetFlagStatus$1879 ==.
      001853 4B 05            [ 1] 8676 	push	#0x05
                           001855  8677 	Sstm8s_tim1$TIM1_GetFlagStatus$1880 ==.
      001855 4B 08            [ 1] 8678 	push	#0x08
                           001857  8679 	Sstm8s_tim1$TIM1_GetFlagStatus$1881 ==.
      001857 4B 00            [ 1] 8680 	push	#0x00
                           001859  8681 	Sstm8s_tim1$TIM1_GetFlagStatus$1882 ==.
      001859 4B 00            [ 1] 8682 	push	#0x00
                           00185B  8683 	Sstm8s_tim1$TIM1_GetFlagStatus$1883 ==.
                                   8684 ; genIPush
      00185B 4Br00            [ 1] 8685 	push	#<(___str_0+0)
                           00185D  8686 	Sstm8s_tim1$TIM1_GetFlagStatus$1884 ==.
      00185D 4Bs00            [ 1] 8687 	push	#((___str_0+0) >> 8)
                           00185F  8688 	Sstm8s_tim1$TIM1_GetFlagStatus$1885 ==.
                                   8689 ; genCall
      00185F CDr00r00         [ 4] 8690 	call	_assert_failed
      001862 5B 06            [ 2] 8691 	addw	sp, #6
                           001864  8692 	Sstm8s_tim1$TIM1_GetFlagStatus$1886 ==.
      001864 85               [ 2] 8693 	popw	x
                           001865  8694 	Sstm8s_tim1$TIM1_GetFlagStatus$1887 ==.
                                   8695 ; genLabel
      001865                       8696 00107$:
                           001865  8697 	Sstm8s_tim1$TIM1_GetFlagStatus$1888 ==.
                                   8698 ;	../SPL/src/stm8s_tim1.c: 2055: tim1_flag_l = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_FLAG);
                                   8699 ; genPointerGet
      001865 C6 52 55         [ 1] 8700 	ld	a, 0x5255
      001868 6B 01            [ 1] 8701 	ld	(0x01, sp), a
                                   8702 ; genCast
                                   8703 ; genAssign
      00186A 7B 05            [ 1] 8704 	ld	a, (0x05, sp)
                                   8705 ; genAnd
      00186C 14 01            [ 1] 8706 	and	a, (0x01, sp)
                                   8707 ; genAssign
      00186E 6B 01            [ 1] 8708 	ld	(0x01, sp), a
                           001870  8709 	Sstm8s_tim1$TIM1_GetFlagStatus$1889 ==.
                                   8710 ;	../SPL/src/stm8s_tim1.c: 2056: tim1_flag_h = (uint8_t)((uint16_t)TIM1_FLAG >> 8);
                                   8711 ; genRightShiftLiteral
      001870 4F               [ 1] 8712 	clr	a
                                   8713 ; genCast
                                   8714 ; genAssign
                           001871  8715 	Sstm8s_tim1$TIM1_GetFlagStatus$1890 ==.
                                   8716 ;	../SPL/src/stm8s_tim1.c: 2058: if ((tim1_flag_l | (uint8_t)(TIM1->SR2 & tim1_flag_h)) != 0)
                                   8717 ; genPointerGet
      001871 C6 52 56         [ 1] 8718 	ld	a, 0x5256
                                   8719 ; genAnd
      001874 89               [ 2] 8720 	pushw	x
                           001875  8721 	Sstm8s_tim1$TIM1_GetFlagStatus$1891 ==.
      001875 14 01            [ 1] 8722 	and	a, (1, sp)
      001877 85               [ 2] 8723 	popw	x
                           001878  8724 	Sstm8s_tim1$TIM1_GetFlagStatus$1892 ==.
                                   8725 ; genOr
      001878 1A 01            [ 1] 8726 	or	a, (0x01, sp)
                                   8727 ; genIfx
      00187A 4D               [ 1] 8728 	tnz	a
      00187B 26 03            [ 1] 8729 	jrne	00242$
      00187D CCr18r85         [ 2] 8730 	jp	00102$
      001880                       8731 00242$:
                           001880  8732 	Sstm8s_tim1$TIM1_GetFlagStatus$1893 ==.
                           001880  8733 	Sstm8s_tim1$TIM1_GetFlagStatus$1894 ==.
                                   8734 ;	../SPL/src/stm8s_tim1.c: 2060: bitstatus = SET;
                                   8735 ; genAssign
      001880 A6 01            [ 1] 8736 	ld	a, #0x01
                           001882  8737 	Sstm8s_tim1$TIM1_GetFlagStatus$1895 ==.
                                   8738 ; genGoto
      001882 CCr18r86         [ 2] 8739 	jp	00103$
                                   8740 ; genLabel
      001885                       8741 00102$:
                           001885  8742 	Sstm8s_tim1$TIM1_GetFlagStatus$1896 ==.
                           001885  8743 	Sstm8s_tim1$TIM1_GetFlagStatus$1897 ==.
                                   8744 ;	../SPL/src/stm8s_tim1.c: 2064: bitstatus = RESET;
                                   8745 ; genAssign
      001885 4F               [ 1] 8746 	clr	a
                           001886  8747 	Sstm8s_tim1$TIM1_GetFlagStatus$1898 ==.
                                   8748 ; genLabel
      001886                       8749 00103$:
                           001886  8750 	Sstm8s_tim1$TIM1_GetFlagStatus$1899 ==.
                                   8751 ;	../SPL/src/stm8s_tim1.c: 2066: return (FlagStatus)(bitstatus);
                                   8752 ; genReturn
                                   8753 ; genLabel
      001886                       8754 00104$:
                           001886  8755 	Sstm8s_tim1$TIM1_GetFlagStatus$1900 ==.
                                   8756 ;	../SPL/src/stm8s_tim1.c: 2067: }
                                   8757 ; genEndFunction
      001886 5B 01            [ 2] 8758 	addw	sp, #1
                           001888  8759 	Sstm8s_tim1$TIM1_GetFlagStatus$1901 ==.
                           001888  8760 	Sstm8s_tim1$TIM1_GetFlagStatus$1902 ==.
                           001888  8761 	XG$TIM1_GetFlagStatus$0$0 ==.
      001888 81               [ 4] 8762 	ret
                           001889  8763 	Sstm8s_tim1$TIM1_GetFlagStatus$1903 ==.
                           001889  8764 	Sstm8s_tim1$TIM1_ClearFlag$1904 ==.
                                   8765 ;	../SPL/src/stm8s_tim1.c: 2087: void TIM1_ClearFlag(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   8766 ; genLabel
                                   8767 ;	-----------------------------------------
                                   8768 ;	 function TIM1_ClearFlag
                                   8769 ;	-----------------------------------------
                                   8770 ;	Register assignment might be sub-optimal.
                                   8771 ;	Stack space usage: 2 bytes.
      001889                       8772 _TIM1_ClearFlag:
                           001889  8773 	Sstm8s_tim1$TIM1_ClearFlag$1905 ==.
      001889 89               [ 2] 8774 	pushw	x
                           00188A  8775 	Sstm8s_tim1$TIM1_ClearFlag$1906 ==.
                           00188A  8776 	Sstm8s_tim1$TIM1_ClearFlag$1907 ==.
                                   8777 ;	../SPL/src/stm8s_tim1.c: 2090: assert_param(IS_TIM1_CLEAR_FLAG_OK(TIM1_FLAG));
                                   8778 ; genCast
                                   8779 ; genAssign
      00188A 16 05            [ 2] 8780 	ldw	y, (0x05, sp)
      00188C 17 01            [ 2] 8781 	ldw	(0x01, sp), y
                                   8782 ; genAnd
      00188E 7B 01            [ 1] 8783 	ld	a, (0x01, sp)
      001890 A5 E1            [ 1] 8784 	bcp	a, #0xe1
      001892 27 03            [ 1] 8785 	jreq	00113$
      001894 CCr18r9E         [ 2] 8786 	jp	00103$
      001897                       8787 00113$:
                                   8788 ; skipping generated iCode
                                   8789 ; genIfx
      001897 1E 05            [ 2] 8790 	ldw	x, (0x05, sp)
      001899 27 03            [ 1] 8791 	jreq	00114$
      00189B CCr18rAD         [ 2] 8792 	jp	00104$
      00189E                       8793 00114$:
                                   8794 ; genLabel
      00189E                       8795 00103$:
                                   8796 ; skipping iCode since result will be rematerialized
                                   8797 ; skipping iCode since result will be rematerialized
                                   8798 ; genIPush
      00189E 4B 2A            [ 1] 8799 	push	#0x2a
                           0018A0  8800 	Sstm8s_tim1$TIM1_ClearFlag$1908 ==.
      0018A0 4B 08            [ 1] 8801 	push	#0x08
                           0018A2  8802 	Sstm8s_tim1$TIM1_ClearFlag$1909 ==.
      0018A2 5F               [ 1] 8803 	clrw	x
      0018A3 89               [ 2] 8804 	pushw	x
                           0018A4  8805 	Sstm8s_tim1$TIM1_ClearFlag$1910 ==.
                                   8806 ; genIPush
      0018A4 4Br00            [ 1] 8807 	push	#<(___str_0+0)
                           0018A6  8808 	Sstm8s_tim1$TIM1_ClearFlag$1911 ==.
      0018A6 4Bs00            [ 1] 8809 	push	#((___str_0+0) >> 8)
                           0018A8  8810 	Sstm8s_tim1$TIM1_ClearFlag$1912 ==.
                                   8811 ; genCall
      0018A8 CDr00r00         [ 4] 8812 	call	_assert_failed
      0018AB 5B 06            [ 2] 8813 	addw	sp, #6
                           0018AD  8814 	Sstm8s_tim1$TIM1_ClearFlag$1913 ==.
                                   8815 ; genLabel
      0018AD                       8816 00104$:
                           0018AD  8817 	Sstm8s_tim1$TIM1_ClearFlag$1914 ==.
                                   8818 ;	../SPL/src/stm8s_tim1.c: 2093: TIM1->SR1 = (uint8_t)(~(uint8_t)(TIM1_FLAG));
                                   8819 ; genCast
                                   8820 ; genAssign
      0018AD 7B 06            [ 1] 8821 	ld	a, (0x06, sp)
                                   8822 ; genCpl
      0018AF 43               [ 1] 8823 	cpl	a
                                   8824 ; genPointerSet
      0018B0 C7 52 55         [ 1] 8825 	ld	0x5255, a
                           0018B3  8826 	Sstm8s_tim1$TIM1_ClearFlag$1915 ==.
                                   8827 ;	../SPL/src/stm8s_tim1.c: 2094: TIM1->SR2 = (uint8_t)((uint8_t)(~((uint8_t)((uint16_t)TIM1_FLAG >> 8))) & 
                                   8828 ; genRightShiftLiteral
      0018B3 7B 01            [ 1] 8829 	ld	a, (0x01, sp)
      0018B5 5F               [ 1] 8830 	clrw	x
                                   8831 ; genCast
                                   8832 ; genAssign
                                   8833 ; genCpl
      0018B6 43               [ 1] 8834 	cpl	a
                                   8835 ; genAnd
      0018B7 A4 1E            [ 1] 8836 	and	a, #0x1e
                                   8837 ; genPointerSet
      0018B9 C7 52 56         [ 1] 8838 	ld	0x5256, a
                                   8839 ; genLabel
      0018BC                       8840 00101$:
                           0018BC  8841 	Sstm8s_tim1$TIM1_ClearFlag$1916 ==.
                                   8842 ;	../SPL/src/stm8s_tim1.c: 2096: }
                                   8843 ; genEndFunction
      0018BC 85               [ 2] 8844 	popw	x
                           0018BD  8845 	Sstm8s_tim1$TIM1_ClearFlag$1917 ==.
                           0018BD  8846 	Sstm8s_tim1$TIM1_ClearFlag$1918 ==.
                           0018BD  8847 	XG$TIM1_ClearFlag$0$0 ==.
      0018BD 81               [ 4] 8848 	ret
                           0018BE  8849 	Sstm8s_tim1$TIM1_ClearFlag$1919 ==.
                           0018BE  8850 	Sstm8s_tim1$TIM1_GetITStatus$1920 ==.
                                   8851 ;	../SPL/src/stm8s_tim1.c: 2112: ITStatus TIM1_GetITStatus(TIM1_IT_TypeDef TIM1_IT)
                                   8852 ; genLabel
                                   8853 ;	-----------------------------------------
                                   8854 ;	 function TIM1_GetITStatus
                                   8855 ;	-----------------------------------------
                                   8856 ;	Register assignment is optimal.
                                   8857 ;	Stack space usage: 1 bytes.
      0018BE                       8858 _TIM1_GetITStatus:
                           0018BE  8859 	Sstm8s_tim1$TIM1_GetITStatus$1921 ==.
      0018BE 88               [ 1] 8860 	push	a
                           0018BF  8861 	Sstm8s_tim1$TIM1_GetITStatus$1922 ==.
                           0018BF  8862 	Sstm8s_tim1$TIM1_GetITStatus$1923 ==.
                                   8863 ;	../SPL/src/stm8s_tim1.c: 2118: assert_param(IS_TIM1_GET_IT_OK(TIM1_IT));
                                   8864 ; genCmpEQorNE
      0018BF 7B 04            [ 1] 8865 	ld	a, (0x04, sp)
      0018C1 4A               [ 1] 8866 	dec	a
      0018C2 26 03            [ 1] 8867 	jrne	00181$
      0018C4 CCr19r15         [ 2] 8868 	jp	00108$
      0018C7                       8869 00181$:
                           0018C7  8870 	Sstm8s_tim1$TIM1_GetITStatus$1924 ==.
                                   8871 ; skipping generated iCode
                                   8872 ; genCmpEQorNE
      0018C7 7B 04            [ 1] 8873 	ld	a, (0x04, sp)
      0018C9 A1 02            [ 1] 8874 	cp	a, #0x02
      0018CB 26 03            [ 1] 8875 	jrne	00184$
      0018CD CCr19r15         [ 2] 8876 	jp	00108$
      0018D0                       8877 00184$:
                           0018D0  8878 	Sstm8s_tim1$TIM1_GetITStatus$1925 ==.
                                   8879 ; skipping generated iCode
                                   8880 ; genCmpEQorNE
      0018D0 7B 04            [ 1] 8881 	ld	a, (0x04, sp)
      0018D2 A1 04            [ 1] 8882 	cp	a, #0x04
      0018D4 26 03            [ 1] 8883 	jrne	00187$
      0018D6 CCr19r15         [ 2] 8884 	jp	00108$
      0018D9                       8885 00187$:
                           0018D9  8886 	Sstm8s_tim1$TIM1_GetITStatus$1926 ==.
                                   8887 ; skipping generated iCode
                                   8888 ; genCmpEQorNE
      0018D9 7B 04            [ 1] 8889 	ld	a, (0x04, sp)
      0018DB A1 08            [ 1] 8890 	cp	a, #0x08
      0018DD 26 03            [ 1] 8891 	jrne	00190$
      0018DF CCr19r15         [ 2] 8892 	jp	00108$
      0018E2                       8893 00190$:
                           0018E2  8894 	Sstm8s_tim1$TIM1_GetITStatus$1927 ==.
                                   8895 ; skipping generated iCode
                                   8896 ; genCmpEQorNE
      0018E2 7B 04            [ 1] 8897 	ld	a, (0x04, sp)
      0018E4 A1 10            [ 1] 8898 	cp	a, #0x10
      0018E6 26 03            [ 1] 8899 	jrne	00193$
      0018E8 CCr19r15         [ 2] 8900 	jp	00108$
      0018EB                       8901 00193$:
                           0018EB  8902 	Sstm8s_tim1$TIM1_GetITStatus$1928 ==.
                                   8903 ; skipping generated iCode
                                   8904 ; genCmpEQorNE
      0018EB 7B 04            [ 1] 8905 	ld	a, (0x04, sp)
      0018ED A1 20            [ 1] 8906 	cp	a, #0x20
      0018EF 26 03            [ 1] 8907 	jrne	00196$
      0018F1 CCr19r15         [ 2] 8908 	jp	00108$
      0018F4                       8909 00196$:
                           0018F4  8910 	Sstm8s_tim1$TIM1_GetITStatus$1929 ==.
                                   8911 ; skipping generated iCode
                                   8912 ; genCmpEQorNE
      0018F4 7B 04            [ 1] 8913 	ld	a, (0x04, sp)
      0018F6 A1 40            [ 1] 8914 	cp	a, #0x40
      0018F8 26 03            [ 1] 8915 	jrne	00199$
      0018FA CCr19r15         [ 2] 8916 	jp	00108$
      0018FD                       8917 00199$:
                           0018FD  8918 	Sstm8s_tim1$TIM1_GetITStatus$1930 ==.
                                   8919 ; skipping generated iCode
                                   8920 ; genCmpEQorNE
      0018FD 7B 04            [ 1] 8921 	ld	a, (0x04, sp)
      0018FF A1 80            [ 1] 8922 	cp	a, #0x80
      001901 26 03            [ 1] 8923 	jrne	00202$
      001903 CCr19r15         [ 2] 8924 	jp	00108$
      001906                       8925 00202$:
                           001906  8926 	Sstm8s_tim1$TIM1_GetITStatus$1931 ==.
                                   8927 ; skipping generated iCode
                                   8928 ; skipping iCode since result will be rematerialized
                                   8929 ; skipping iCode since result will be rematerialized
                                   8930 ; genIPush
      001906 4B 46            [ 1] 8931 	push	#0x46
                           001908  8932 	Sstm8s_tim1$TIM1_GetITStatus$1932 ==.
      001908 4B 08            [ 1] 8933 	push	#0x08
                           00190A  8934 	Sstm8s_tim1$TIM1_GetITStatus$1933 ==.
      00190A 5F               [ 1] 8935 	clrw	x
      00190B 89               [ 2] 8936 	pushw	x
                           00190C  8937 	Sstm8s_tim1$TIM1_GetITStatus$1934 ==.
                                   8938 ; genIPush
      00190C 4Br00            [ 1] 8939 	push	#<(___str_0+0)
                           00190E  8940 	Sstm8s_tim1$TIM1_GetITStatus$1935 ==.
      00190E 4Bs00            [ 1] 8941 	push	#((___str_0+0) >> 8)
                           001910  8942 	Sstm8s_tim1$TIM1_GetITStatus$1936 ==.
                                   8943 ; genCall
      001910 CDr00r00         [ 4] 8944 	call	_assert_failed
      001913 5B 06            [ 2] 8945 	addw	sp, #6
                           001915  8946 	Sstm8s_tim1$TIM1_GetITStatus$1937 ==.
                                   8947 ; genLabel
      001915                       8948 00108$:
                           001915  8949 	Sstm8s_tim1$TIM1_GetITStatus$1938 ==.
                                   8950 ;	../SPL/src/stm8s_tim1.c: 2120: TIM1_itStatus = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_IT);
                                   8951 ; genPointerGet
      001915 C6 52 55         [ 1] 8952 	ld	a, 0x5255
                                   8953 ; genAnd
      001918 14 04            [ 1] 8954 	and	a, (0x04, sp)
                                   8955 ; genAssign
      00191A 6B 01            [ 1] 8956 	ld	(0x01, sp), a
                           00191C  8957 	Sstm8s_tim1$TIM1_GetITStatus$1939 ==.
                                   8958 ;	../SPL/src/stm8s_tim1.c: 2122: TIM1_itEnable = (uint8_t)(TIM1->IER & (uint8_t)TIM1_IT);
                                   8959 ; genPointerGet
      00191C C6 52 54         [ 1] 8960 	ld	a, 0x5254
                                   8961 ; genAnd
      00191F 14 04            [ 1] 8962 	and	a, (0x04, sp)
                                   8963 ; genAssign
                           001921  8964 	Sstm8s_tim1$TIM1_GetITStatus$1940 ==.
                                   8965 ;	../SPL/src/stm8s_tim1.c: 2124: if ((TIM1_itStatus != (uint8_t)RESET ) && (TIM1_itEnable != (uint8_t)RESET ))
                                   8966 ; genIfx
      001921 0D 01            [ 1] 8967 	tnz	(0x01, sp)
      001923 26 03            [ 1] 8968 	jrne	00204$
      001925 CCr19r33         [ 2] 8969 	jp	00102$
      001928                       8970 00204$:
                                   8971 ; genIfx
      001928 4D               [ 1] 8972 	tnz	a
      001929 26 03            [ 1] 8973 	jrne	00205$
      00192B CCr19r33         [ 2] 8974 	jp	00102$
      00192E                       8975 00205$:
                           00192E  8976 	Sstm8s_tim1$TIM1_GetITStatus$1941 ==.
                           00192E  8977 	Sstm8s_tim1$TIM1_GetITStatus$1942 ==.
                                   8978 ;	../SPL/src/stm8s_tim1.c: 2126: bitstatus = SET;
                                   8979 ; genAssign
      00192E A6 01            [ 1] 8980 	ld	a, #0x01
                           001930  8981 	Sstm8s_tim1$TIM1_GetITStatus$1943 ==.
                                   8982 ; genGoto
      001930 CCr19r34         [ 2] 8983 	jp	00103$
                                   8984 ; genLabel
      001933                       8985 00102$:
                           001933  8986 	Sstm8s_tim1$TIM1_GetITStatus$1944 ==.
                           001933  8987 	Sstm8s_tim1$TIM1_GetITStatus$1945 ==.
                                   8988 ;	../SPL/src/stm8s_tim1.c: 2130: bitstatus = RESET;
                                   8989 ; genAssign
      001933 4F               [ 1] 8990 	clr	a
                           001934  8991 	Sstm8s_tim1$TIM1_GetITStatus$1946 ==.
                                   8992 ; genLabel
      001934                       8993 00103$:
                           001934  8994 	Sstm8s_tim1$TIM1_GetITStatus$1947 ==.
                                   8995 ;	../SPL/src/stm8s_tim1.c: 2132: return (ITStatus)(bitstatus);
                                   8996 ; genReturn
                                   8997 ; genLabel
      001934                       8998 00105$:
                           001934  8999 	Sstm8s_tim1$TIM1_GetITStatus$1948 ==.
                                   9000 ;	../SPL/src/stm8s_tim1.c: 2133: }
                                   9001 ; genEndFunction
      001934 5B 01            [ 2] 9002 	addw	sp, #1
                           001936  9003 	Sstm8s_tim1$TIM1_GetITStatus$1949 ==.
                           001936  9004 	Sstm8s_tim1$TIM1_GetITStatus$1950 ==.
                           001936  9005 	XG$TIM1_GetITStatus$0$0 ==.
      001936 81               [ 4] 9006 	ret
                           001937  9007 	Sstm8s_tim1$TIM1_GetITStatus$1951 ==.
                           001937  9008 	Sstm8s_tim1$TIM1_ClearITPendingBit$1952 ==.
                                   9009 ;	../SPL/src/stm8s_tim1.c: 2149: void TIM1_ClearITPendingBit(TIM1_IT_TypeDef TIM1_IT)
                                   9010 ; genLabel
                                   9011 ;	-----------------------------------------
                                   9012 ;	 function TIM1_ClearITPendingBit
                                   9013 ;	-----------------------------------------
                                   9014 ;	Register assignment is optimal.
                                   9015 ;	Stack space usage: 0 bytes.
      001937                       9016 _TIM1_ClearITPendingBit:
                           001937  9017 	Sstm8s_tim1$TIM1_ClearITPendingBit$1953 ==.
                           001937  9018 	Sstm8s_tim1$TIM1_ClearITPendingBit$1954 ==.
                                   9019 ;	../SPL/src/stm8s_tim1.c: 2152: assert_param(IS_TIM1_IT_OK(TIM1_IT));
                                   9020 ; genIfx
      001937 0D 03            [ 1] 9021 	tnz	(0x03, sp)
      001939 27 03            [ 1] 9022 	jreq	00110$
      00193B CCr19r4D         [ 2] 9023 	jp	00104$
      00193E                       9024 00110$:
                                   9025 ; skipping iCode since result will be rematerialized
                                   9026 ; skipping iCode since result will be rematerialized
                                   9027 ; genIPush
      00193E 4B 68            [ 1] 9028 	push	#0x68
                           001940  9029 	Sstm8s_tim1$TIM1_ClearITPendingBit$1955 ==.
      001940 4B 08            [ 1] 9030 	push	#0x08
                           001942  9031 	Sstm8s_tim1$TIM1_ClearITPendingBit$1956 ==.
      001942 5F               [ 1] 9032 	clrw	x
      001943 89               [ 2] 9033 	pushw	x
                           001944  9034 	Sstm8s_tim1$TIM1_ClearITPendingBit$1957 ==.
                                   9035 ; genIPush
      001944 4Br00            [ 1] 9036 	push	#<(___str_0+0)
                           001946  9037 	Sstm8s_tim1$TIM1_ClearITPendingBit$1958 ==.
      001946 4Bs00            [ 1] 9038 	push	#((___str_0+0) >> 8)
                           001948  9039 	Sstm8s_tim1$TIM1_ClearITPendingBit$1959 ==.
                                   9040 ; genCall
      001948 CDr00r00         [ 4] 9041 	call	_assert_failed
      00194B 5B 06            [ 2] 9042 	addw	sp, #6
                           00194D  9043 	Sstm8s_tim1$TIM1_ClearITPendingBit$1960 ==.
                                   9044 ; genLabel
      00194D                       9045 00104$:
                           00194D  9046 	Sstm8s_tim1$TIM1_ClearITPendingBit$1961 ==.
                                   9047 ;	../SPL/src/stm8s_tim1.c: 2155: TIM1->SR1 = (uint8_t)(~(uint8_t)TIM1_IT);
                                   9048 ; genCpl
      00194D 7B 03            [ 1] 9049 	ld	a, (0x03, sp)
      00194F 43               [ 1] 9050 	cpl	a
                                   9051 ; genPointerSet
      001950 C7 52 55         [ 1] 9052 	ld	0x5255, a
                                   9053 ; genLabel
      001953                       9054 00101$:
                           001953  9055 	Sstm8s_tim1$TIM1_ClearITPendingBit$1962 ==.
                                   9056 ;	../SPL/src/stm8s_tim1.c: 2156: }
                                   9057 ; genEndFunction
                           001953  9058 	Sstm8s_tim1$TIM1_ClearITPendingBit$1963 ==.
                           001953  9059 	XG$TIM1_ClearITPendingBit$0$0 ==.
      001953 81               [ 4] 9060 	ret
                           001954  9061 	Sstm8s_tim1$TIM1_ClearITPendingBit$1964 ==.
                           001954  9062 	Sstm8s_tim1$TI1_Config$1965 ==.
                                   9063 ;	../SPL/src/stm8s_tim1.c: 2174: static void TI1_Config(uint8_t TIM1_ICPolarity,
                                   9064 ; genLabel
                                   9065 ;	-----------------------------------------
                                   9066 ;	 function TI1_Config
                                   9067 ;	-----------------------------------------
                                   9068 ;	Register assignment is optimal.
                                   9069 ;	Stack space usage: 1 bytes.
      001954                       9070 _TI1_Config:
                           001954  9071 	Sstm8s_tim1$TI1_Config$1966 ==.
      001954 88               [ 1] 9072 	push	a
                           001955  9073 	Sstm8s_tim1$TI1_Config$1967 ==.
                           001955  9074 	Sstm8s_tim1$TI1_Config$1968 ==.
                                   9075 ;	../SPL/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   9076 ; genPointerGet
      001955 C6 52 5C         [ 1] 9077 	ld	a, 0x525c
                                   9078 ; genAnd
      001958 A4 FE            [ 1] 9079 	and	a, #0xfe
                                   9080 ; genPointerSet
      00195A C7 52 5C         [ 1] 9081 	ld	0x525c, a
                           00195D  9082 	Sstm8s_tim1$TI1_Config$1969 ==.
                                   9083 ;	../SPL/src/stm8s_tim1.c: 2182: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) | 
                                   9084 ; genPointerGet
      00195D C6 52 58         [ 1] 9085 	ld	a, 0x5258
                                   9086 ; genAnd
      001960 A4 0C            [ 1] 9087 	and	a, #0x0c
      001962 6B 01            [ 1] 9088 	ld	(0x01, sp), a
                           001964  9089 	Sstm8s_tim1$TI1_Config$1970 ==.
                                   9090 ;	../SPL/src/stm8s_tim1.c: 2183: (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9091 ; genCast
                                   9092 ; genAssign
      001964 7B 06            [ 1] 9093 	ld	a, (0x06, sp)
                                   9094 ; genLeftShiftLiteral
      001966 4E               [ 1] 9095 	swap	a
      001967 A4 F0            [ 1] 9096 	and	a, #0xf0
                                   9097 ; genCast
                                   9098 ; genAssign
                                   9099 ; genOr
      001969 1A 05            [ 1] 9100 	or	a, (0x05, sp)
                                   9101 ; genOr
      00196B 1A 01            [ 1] 9102 	or	a, (0x01, sp)
                                   9103 ; genPointerSet
      00196D C7 52 58         [ 1] 9104 	ld	0x5258, a
                           001970  9105 	Sstm8s_tim1$TI1_Config$1971 ==.
                                   9106 ;	../SPL/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   9107 ; genPointerGet
      001970 C6 52 5C         [ 1] 9108 	ld	a, 0x525c
                           001973  9109 	Sstm8s_tim1$TI1_Config$1972 ==.
                                   9110 ;	../SPL/src/stm8s_tim1.c: 2186: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9111 ; genIfx
      001973 0D 04            [ 1] 9112 	tnz	(0x04, sp)
      001975 26 03            [ 1] 9113 	jrne	00111$
      001977 CCr19r82         [ 2] 9114 	jp	00102$
      00197A                       9115 00111$:
                           00197A  9116 	Sstm8s_tim1$TI1_Config$1973 ==.
                           00197A  9117 	Sstm8s_tim1$TI1_Config$1974 ==.
                                   9118 ;	../SPL/src/stm8s_tim1.c: 2188: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   9119 ; genOr
      00197A AA 02            [ 1] 9120 	or	a, #0x02
                                   9121 ; genPointerSet
      00197C C7 52 5C         [ 1] 9122 	ld	0x525c, a
                           00197F  9123 	Sstm8s_tim1$TI1_Config$1975 ==.
                                   9124 ; genGoto
      00197F CCr19r87         [ 2] 9125 	jp	00103$
                                   9126 ; genLabel
      001982                       9127 00102$:
                           001982  9128 	Sstm8s_tim1$TI1_Config$1976 ==.
                           001982  9129 	Sstm8s_tim1$TI1_Config$1977 ==.
                                   9130 ;	../SPL/src/stm8s_tim1.c: 2192: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   9131 ; genAnd
      001982 A4 FD            [ 1] 9132 	and	a, #0xfd
                                   9133 ; genPointerSet
      001984 C7 52 5C         [ 1] 9134 	ld	0x525c, a
                           001987  9135 	Sstm8s_tim1$TI1_Config$1978 ==.
                                   9136 ; genLabel
      001987                       9137 00103$:
                           001987  9138 	Sstm8s_tim1$TI1_Config$1979 ==.
                                   9139 ;	../SPL/src/stm8s_tim1.c: 2196: TIM1->CCER1 |=  TIM1_CCER1_CC1E;
                                   9140 ; genPointerGet
      001987 C6 52 5C         [ 1] 9141 	ld	a, 0x525c
                                   9142 ; genOr
      00198A AA 01            [ 1] 9143 	or	a, #0x01
                                   9144 ; genPointerSet
      00198C C7 52 5C         [ 1] 9145 	ld	0x525c, a
                                   9146 ; genLabel
      00198F                       9147 00104$:
                           00198F  9148 	Sstm8s_tim1$TI1_Config$1980 ==.
                                   9149 ;	../SPL/src/stm8s_tim1.c: 2197: }
                                   9150 ; genEndFunction
      00198F 84               [ 1] 9151 	pop	a
                           001990  9152 	Sstm8s_tim1$TI1_Config$1981 ==.
                           001990  9153 	Sstm8s_tim1$TI1_Config$1982 ==.
                           001990  9154 	XFstm8s_tim1$TI1_Config$0$0 ==.
      001990 81               [ 4] 9155 	ret
                           001991  9156 	Sstm8s_tim1$TI1_Config$1983 ==.
                           001991  9157 	Sstm8s_tim1$TI2_Config$1984 ==.
                                   9158 ;	../SPL/src/stm8s_tim1.c: 2215: static void TI2_Config(uint8_t TIM1_ICPolarity,
                                   9159 ; genLabel
                                   9160 ;	-----------------------------------------
                                   9161 ;	 function TI2_Config
                                   9162 ;	-----------------------------------------
                                   9163 ;	Register assignment is optimal.
                                   9164 ;	Stack space usage: 1 bytes.
      001991                       9165 _TI2_Config:
                           001991  9166 	Sstm8s_tim1$TI2_Config$1985 ==.
      001991 88               [ 1] 9167 	push	a
                           001992  9168 	Sstm8s_tim1$TI2_Config$1986 ==.
                           001992  9169 	Sstm8s_tim1$TI2_Config$1987 ==.
                                   9170 ;	../SPL/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
                                   9171 ; genPointerGet
      001992 C6 52 5C         [ 1] 9172 	ld	a, 0x525c
                                   9173 ; genAnd
      001995 A4 EF            [ 1] 9174 	and	a, #0xef
                                   9175 ; genPointerSet
      001997 C7 52 5C         [ 1] 9176 	ld	0x525c, a
                           00199A  9177 	Sstm8s_tim1$TI2_Config$1988 ==.
                                   9178 ;	../SPL/src/stm8s_tim1.c: 2223: TIM1->CCMR2  = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) 
                                   9179 ; genPointerGet
      00199A C6 52 59         [ 1] 9180 	ld	a, 0x5259
                                   9181 ; genAnd
      00199D A4 0C            [ 1] 9182 	and	a, #0x0c
      00199F 6B 01            [ 1] 9183 	ld	(0x01, sp), a
                           0019A1  9184 	Sstm8s_tim1$TI2_Config$1989 ==.
                                   9185 ;	../SPL/src/stm8s_tim1.c: 2224: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9186 ; genCast
                                   9187 ; genAssign
      0019A1 7B 06            [ 1] 9188 	ld	a, (0x06, sp)
                                   9189 ; genLeftShiftLiteral
      0019A3 4E               [ 1] 9190 	swap	a
      0019A4 A4 F0            [ 1] 9191 	and	a, #0xf0
                                   9192 ; genCast
                                   9193 ; genAssign
                                   9194 ; genOr
      0019A6 1A 05            [ 1] 9195 	or	a, (0x05, sp)
                                   9196 ; genOr
      0019A8 1A 01            [ 1] 9197 	or	a, (0x01, sp)
                                   9198 ; genPointerSet
      0019AA C7 52 59         [ 1] 9199 	ld	0x5259, a
                           0019AD  9200 	Sstm8s_tim1$TI2_Config$1990 ==.
                                   9201 ;	../SPL/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
                                   9202 ; genPointerGet
      0019AD C6 52 5C         [ 1] 9203 	ld	a, 0x525c
                           0019B0  9204 	Sstm8s_tim1$TI2_Config$1991 ==.
                                   9205 ;	../SPL/src/stm8s_tim1.c: 2226: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9206 ; genIfx
      0019B0 0D 04            [ 1] 9207 	tnz	(0x04, sp)
      0019B2 26 03            [ 1] 9208 	jrne	00111$
      0019B4 CCr19rBF         [ 2] 9209 	jp	00102$
      0019B7                       9210 00111$:
                           0019B7  9211 	Sstm8s_tim1$TI2_Config$1992 ==.
                           0019B7  9212 	Sstm8s_tim1$TI2_Config$1993 ==.
                                   9213 ;	../SPL/src/stm8s_tim1.c: 2228: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   9214 ; genOr
      0019B7 AA 20            [ 1] 9215 	or	a, #0x20
                                   9216 ; genPointerSet
      0019B9 C7 52 5C         [ 1] 9217 	ld	0x525c, a
                           0019BC  9218 	Sstm8s_tim1$TI2_Config$1994 ==.
                                   9219 ; genGoto
      0019BC CCr19rC4         [ 2] 9220 	jp	00103$
                                   9221 ; genLabel
      0019BF                       9222 00102$:
                           0019BF  9223 	Sstm8s_tim1$TI2_Config$1995 ==.
                           0019BF  9224 	Sstm8s_tim1$TI2_Config$1996 ==.
                                   9225 ;	../SPL/src/stm8s_tim1.c: 2232: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   9226 ; genAnd
      0019BF A4 DF            [ 1] 9227 	and	a, #0xdf
                                   9228 ; genPointerSet
      0019C1 C7 52 5C         [ 1] 9229 	ld	0x525c, a
                           0019C4  9230 	Sstm8s_tim1$TI2_Config$1997 ==.
                                   9231 ; genLabel
      0019C4                       9232 00103$:
                           0019C4  9233 	Sstm8s_tim1$TI2_Config$1998 ==.
                                   9234 ;	../SPL/src/stm8s_tim1.c: 2235: TIM1->CCER1 |=  TIM1_CCER1_CC2E;
                                   9235 ; genPointerGet
      0019C4 C6 52 5C         [ 1] 9236 	ld	a, 0x525c
                                   9237 ; genOr
      0019C7 AA 10            [ 1] 9238 	or	a, #0x10
                                   9239 ; genPointerSet
      0019C9 C7 52 5C         [ 1] 9240 	ld	0x525c, a
                                   9241 ; genLabel
      0019CC                       9242 00104$:
                           0019CC  9243 	Sstm8s_tim1$TI2_Config$1999 ==.
                                   9244 ;	../SPL/src/stm8s_tim1.c: 2236: }
                                   9245 ; genEndFunction
      0019CC 84               [ 1] 9246 	pop	a
                           0019CD  9247 	Sstm8s_tim1$TI2_Config$2000 ==.
                           0019CD  9248 	Sstm8s_tim1$TI2_Config$2001 ==.
                           0019CD  9249 	XFstm8s_tim1$TI2_Config$0$0 ==.
      0019CD 81               [ 4] 9250 	ret
                           0019CE  9251 	Sstm8s_tim1$TI2_Config$2002 ==.
                           0019CE  9252 	Sstm8s_tim1$TI3_Config$2003 ==.
                                   9253 ;	../SPL/src/stm8s_tim1.c: 2254: static void TI3_Config(uint8_t TIM1_ICPolarity,
                                   9254 ; genLabel
                                   9255 ;	-----------------------------------------
                                   9256 ;	 function TI3_Config
                                   9257 ;	-----------------------------------------
                                   9258 ;	Register assignment is optimal.
                                   9259 ;	Stack space usage: 1 bytes.
      0019CE                       9260 _TI3_Config:
                           0019CE  9261 	Sstm8s_tim1$TI3_Config$2004 ==.
      0019CE 88               [ 1] 9262 	push	a
                           0019CF  9263 	Sstm8s_tim1$TI3_Config$2005 ==.
                           0019CF  9264 	Sstm8s_tim1$TI3_Config$2006 ==.
                                   9265 ;	../SPL/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
                                   9266 ; genPointerGet
      0019CF C6 52 5D         [ 1] 9267 	ld	a, 0x525d
                                   9268 ; genAnd
      0019D2 A4 FE            [ 1] 9269 	and	a, #0xfe
                                   9270 ; genPointerSet
      0019D4 C7 52 5D         [ 1] 9271 	ld	0x525d, a
                           0019D7  9272 	Sstm8s_tim1$TI3_Config$2007 ==.
                                   9273 ;	../SPL/src/stm8s_tim1.c: 2262: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF))) 
                                   9274 ; genPointerGet
      0019D7 C6 52 5A         [ 1] 9275 	ld	a, 0x525a
                                   9276 ; genAnd
      0019DA A4 0C            [ 1] 9277 	and	a, #0x0c
      0019DC 6B 01            [ 1] 9278 	ld	(0x01, sp), a
                           0019DE  9279 	Sstm8s_tim1$TI3_Config$2008 ==.
                                   9280 ;	../SPL/src/stm8s_tim1.c: 2263: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9281 ; genCast
                                   9282 ; genAssign
      0019DE 7B 06            [ 1] 9283 	ld	a, (0x06, sp)
                                   9284 ; genLeftShiftLiteral
      0019E0 4E               [ 1] 9285 	swap	a
      0019E1 A4 F0            [ 1] 9286 	and	a, #0xf0
                                   9287 ; genCast
                                   9288 ; genAssign
                                   9289 ; genOr
      0019E3 1A 05            [ 1] 9290 	or	a, (0x05, sp)
                                   9291 ; genOr
      0019E5 1A 01            [ 1] 9292 	or	a, (0x01, sp)
                                   9293 ; genPointerSet
      0019E7 C7 52 5A         [ 1] 9294 	ld	0x525a, a
                           0019EA  9295 	Sstm8s_tim1$TI3_Config$2009 ==.
                                   9296 ;	../SPL/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
                                   9297 ; genPointerGet
      0019EA C6 52 5D         [ 1] 9298 	ld	a, 0x525d
                           0019ED  9299 	Sstm8s_tim1$TI3_Config$2010 ==.
                                   9300 ;	../SPL/src/stm8s_tim1.c: 2266: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9301 ; genIfx
      0019ED 0D 04            [ 1] 9302 	tnz	(0x04, sp)
      0019EF 26 03            [ 1] 9303 	jrne	00111$
      0019F1 CCr19rFC         [ 2] 9304 	jp	00102$
      0019F4                       9305 00111$:
                           0019F4  9306 	Sstm8s_tim1$TI3_Config$2011 ==.
                           0019F4  9307 	Sstm8s_tim1$TI3_Config$2012 ==.
                                   9308 ;	../SPL/src/stm8s_tim1.c: 2268: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   9309 ; genOr
      0019F4 AA 02            [ 1] 9310 	or	a, #0x02
                                   9311 ; genPointerSet
      0019F6 C7 52 5D         [ 1] 9312 	ld	0x525d, a
                           0019F9  9313 	Sstm8s_tim1$TI3_Config$2013 ==.
                                   9314 ; genGoto
      0019F9 CCr1Ar01         [ 2] 9315 	jp	00103$
                                   9316 ; genLabel
      0019FC                       9317 00102$:
                           0019FC  9318 	Sstm8s_tim1$TI3_Config$2014 ==.
                           0019FC  9319 	Sstm8s_tim1$TI3_Config$2015 ==.
                                   9320 ;	../SPL/src/stm8s_tim1.c: 2272: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
                                   9321 ; genAnd
      0019FC A4 FD            [ 1] 9322 	and	a, #0xfd
                                   9323 ; genPointerSet
      0019FE C7 52 5D         [ 1] 9324 	ld	0x525d, a
                           001A01  9325 	Sstm8s_tim1$TI3_Config$2016 ==.
                                   9326 ; genLabel
      001A01                       9327 00103$:
                           001A01  9328 	Sstm8s_tim1$TI3_Config$2017 ==.
                                   9329 ;	../SPL/src/stm8s_tim1.c: 2275: TIM1->CCER2 |=  TIM1_CCER2_CC3E;
                                   9330 ; genPointerGet
      001A01 C6 52 5D         [ 1] 9331 	ld	a, 0x525d
                                   9332 ; genOr
      001A04 AA 01            [ 1] 9333 	or	a, #0x01
                                   9334 ; genPointerSet
      001A06 C7 52 5D         [ 1] 9335 	ld	0x525d, a
                                   9336 ; genLabel
      001A09                       9337 00104$:
                           001A09  9338 	Sstm8s_tim1$TI3_Config$2018 ==.
                                   9339 ;	../SPL/src/stm8s_tim1.c: 2276: }
                                   9340 ; genEndFunction
      001A09 84               [ 1] 9341 	pop	a
                           001A0A  9342 	Sstm8s_tim1$TI3_Config$2019 ==.
                           001A0A  9343 	Sstm8s_tim1$TI3_Config$2020 ==.
                           001A0A  9344 	XFstm8s_tim1$TI3_Config$0$0 ==.
      001A0A 81               [ 4] 9345 	ret
                           001A0B  9346 	Sstm8s_tim1$TI3_Config$2021 ==.
                           001A0B  9347 	Sstm8s_tim1$TI4_Config$2022 ==.
                                   9348 ;	../SPL/src/stm8s_tim1.c: 2294: static void TI4_Config(uint8_t TIM1_ICPolarity,
                                   9349 ; genLabel
                                   9350 ;	-----------------------------------------
                                   9351 ;	 function TI4_Config
                                   9352 ;	-----------------------------------------
                                   9353 ;	Register assignment is optimal.
                                   9354 ;	Stack space usage: 1 bytes.
      001A0B                       9355 _TI4_Config:
                           001A0B  9356 	Sstm8s_tim1$TI4_Config$2023 ==.
      001A0B 88               [ 1] 9357 	push	a
                           001A0C  9358 	Sstm8s_tim1$TI4_Config$2024 ==.
                           001A0C  9359 	Sstm8s_tim1$TI4_Config$2025 ==.
                                   9360 ;	../SPL/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
                                   9361 ; genPointerGet
      001A0C C6 52 5D         [ 1] 9362 	ld	a, 0x525d
                                   9363 ; genAnd
      001A0F A4 EF            [ 1] 9364 	and	a, #0xef
                                   9365 ; genPointerSet
      001A11 C7 52 5D         [ 1] 9366 	ld	0x525d, a
                           001A14  9367 	Sstm8s_tim1$TI4_Config$2026 ==.
                                   9368 ;	../SPL/src/stm8s_tim1.c: 2302: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF )))
                                   9369 ; genPointerGet
      001A14 C6 52 5B         [ 1] 9370 	ld	a, 0x525b
                                   9371 ; genAnd
      001A17 A4 0C            [ 1] 9372 	and	a, #0x0c
      001A19 6B 01            [ 1] 9373 	ld	(0x01, sp), a
                           001A1B  9374 	Sstm8s_tim1$TI4_Config$2027 ==.
                                   9375 ;	../SPL/src/stm8s_tim1.c: 2303: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9376 ; genCast
                                   9377 ; genAssign
      001A1B 7B 06            [ 1] 9378 	ld	a, (0x06, sp)
                                   9379 ; genLeftShiftLiteral
      001A1D 4E               [ 1] 9380 	swap	a
      001A1E A4 F0            [ 1] 9381 	and	a, #0xf0
                                   9382 ; genCast
                                   9383 ; genAssign
                                   9384 ; genOr
      001A20 1A 05            [ 1] 9385 	or	a, (0x05, sp)
                                   9386 ; genOr
      001A22 1A 01            [ 1] 9387 	or	a, (0x01, sp)
                                   9388 ; genPointerSet
      001A24 C7 52 5B         [ 1] 9389 	ld	0x525b, a
                           001A27  9390 	Sstm8s_tim1$TI4_Config$2028 ==.
                                   9391 ;	../SPL/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
                                   9392 ; genPointerGet
      001A27 C6 52 5D         [ 1] 9393 	ld	a, 0x525d
                           001A2A  9394 	Sstm8s_tim1$TI4_Config$2029 ==.
                                   9395 ;	../SPL/src/stm8s_tim1.c: 2306: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9396 ; genIfx
      001A2A 0D 04            [ 1] 9397 	tnz	(0x04, sp)
      001A2C 26 03            [ 1] 9398 	jrne	00111$
      001A2E CCr1Ar39         [ 2] 9399 	jp	00102$
      001A31                       9400 00111$:
                           001A31  9401 	Sstm8s_tim1$TI4_Config$2030 ==.
                           001A31  9402 	Sstm8s_tim1$TI4_Config$2031 ==.
                                   9403 ;	../SPL/src/stm8s_tim1.c: 2308: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   9404 ; genOr
      001A31 AA 20            [ 1] 9405 	or	a, #0x20
                                   9406 ; genPointerSet
      001A33 C7 52 5D         [ 1] 9407 	ld	0x525d, a
                           001A36  9408 	Sstm8s_tim1$TI4_Config$2032 ==.
                                   9409 ; genGoto
      001A36 CCr1Ar3E         [ 2] 9410 	jp	00103$
                                   9411 ; genLabel
      001A39                       9412 00102$:
                           001A39  9413 	Sstm8s_tim1$TI4_Config$2033 ==.
                           001A39  9414 	Sstm8s_tim1$TI4_Config$2034 ==.
                                   9415 ;	../SPL/src/stm8s_tim1.c: 2312: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
                                   9416 ; genAnd
      001A39 A4 DF            [ 1] 9417 	and	a, #0xdf
                                   9418 ; genPointerSet
      001A3B C7 52 5D         [ 1] 9419 	ld	0x525d, a
                           001A3E  9420 	Sstm8s_tim1$TI4_Config$2035 ==.
                                   9421 ; genLabel
      001A3E                       9422 00103$:
                           001A3E  9423 	Sstm8s_tim1$TI4_Config$2036 ==.
                                   9424 ;	../SPL/src/stm8s_tim1.c: 2316: TIM1->CCER2 |=  TIM1_CCER2_CC4E;
                                   9425 ; genPointerGet
      001A3E C6 52 5D         [ 1] 9426 	ld	a, 0x525d
                                   9427 ; genOr
      001A41 AA 10            [ 1] 9428 	or	a, #0x10
                                   9429 ; genPointerSet
      001A43 C7 52 5D         [ 1] 9430 	ld	0x525d, a
                                   9431 ; genLabel
      001A46                       9432 00104$:
                           001A46  9433 	Sstm8s_tim1$TI4_Config$2037 ==.
                                   9434 ;	../SPL/src/stm8s_tim1.c: 2317: }
                                   9435 ; genEndFunction
      001A46 84               [ 1] 9436 	pop	a
                           001A47  9437 	Sstm8s_tim1$TI4_Config$2038 ==.
                           001A47  9438 	Sstm8s_tim1$TI4_Config$2039 ==.
                           001A47  9439 	XFstm8s_tim1$TI4_Config$0$0 ==.
      001A47 81               [ 4] 9440 	ret
                           001A48  9441 	Sstm8s_tim1$TI4_Config$2040 ==.
                                   9442 	.area CODE
                                   9443 	.area CONST
                           000000  9444 Fstm8s_tim1$__str_0$0_0$0 == .
                                   9445 	.area CONST
      000000                       9446 ___str_0:
      000000 2E 2E 2F 53 50 4C 2F  9447 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      000017 00                    9448 	.db 0x00
                                   9449 	.area CODE
                                   9450 	.area INITIALIZER
                                   9451 	.area CABS (ABS)
                                   9452 
                                   9453 	.area .debug_line (NOLOAD)
      000000 00 00 13 6D           9454 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       9455 Ldebug_line_start:
      000004 00 02                 9456 	.dw	2
      000006 00 00 00 78           9457 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    9458 	.db	1
      00000B 01                    9459 	.db	1
      00000C FB                    9460 	.db	-5
      00000D 0F                    9461 	.db	15
      00000E 0A                    9462 	.db	10
      00000F 00                    9463 	.db	0
      000010 01                    9464 	.db	1
      000011 01                    9465 	.db	1
      000012 01                    9466 	.db	1
      000013 01                    9467 	.db	1
      000014 00                    9468 	.db	0
      000015 00                    9469 	.db	0
      000016 00                    9470 	.db	0
      000017 01                    9471 	.db	1
      000018 43 3A 5C 50 72 6F 67  9472 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      000040 00                    9473 	.db	0
      000041 43 3A 5C 50 72 6F 67  9474 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      000064 00                    9475 	.db	0
      000065 00                    9476 	.db	0
      000066 2E 2E 2F 53 50 4C 2F  9477 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      00007D 00                    9478 	.db	0
      00007E 00                    9479 	.uleb128	0
      00007F 00                    9480 	.uleb128	0
      000080 00                    9481 	.uleb128	0
      000081 00                    9482 	.db	0
      000082                       9483 Ldebug_line_stmt:
      000082 00                    9484 	.db	0
      000083 05                    9485 	.uleb128	5
      000084 02                    9486 	.db	2
      000085 00 00r00r00           9487 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$0)
      000089 03                    9488 	.db	3
      00008A 39                    9489 	.sleb128	57
      00008B 01                    9490 	.db	1
      00008C 09                    9491 	.db	9
      00008D 00 00                 9492 	.dw	Sstm8s_tim1$TIM1_DeInit$2-Sstm8s_tim1$TIM1_DeInit$0
      00008F 03                    9493 	.db	3
      000090 02                    9494 	.sleb128	2
      000091 01                    9495 	.db	1
      000092 09                    9496 	.db	9
      000093 00 04                 9497 	.dw	Sstm8s_tim1$TIM1_DeInit$3-Sstm8s_tim1$TIM1_DeInit$2
      000095 03                    9498 	.db	3
      000096 01                    9499 	.sleb128	1
      000097 01                    9500 	.db	1
      000098 09                    9501 	.db	9
      000099 00 04                 9502 	.dw	Sstm8s_tim1$TIM1_DeInit$4-Sstm8s_tim1$TIM1_DeInit$3
      00009B 03                    9503 	.db	3
      00009C 01                    9504 	.sleb128	1
      00009D 01                    9505 	.db	1
      00009E 09                    9506 	.db	9
      00009F 00 04                 9507 	.dw	Sstm8s_tim1$TIM1_DeInit$5-Sstm8s_tim1$TIM1_DeInit$4
      0000A1 03                    9508 	.db	3
      0000A2 01                    9509 	.sleb128	1
      0000A3 01                    9510 	.db	1
      0000A4 09                    9511 	.db	9
      0000A5 00 04                 9512 	.dw	Sstm8s_tim1$TIM1_DeInit$6-Sstm8s_tim1$TIM1_DeInit$5
      0000A7 03                    9513 	.db	3
      0000A8 01                    9514 	.sleb128	1
      0000A9 01                    9515 	.db	1
      0000AA 09                    9516 	.db	9
      0000AB 00 04                 9517 	.dw	Sstm8s_tim1$TIM1_DeInit$7-Sstm8s_tim1$TIM1_DeInit$6
      0000AD 03                    9518 	.db	3
      0000AE 01                    9519 	.sleb128	1
      0000AF 01                    9520 	.db	1
      0000B0 09                    9521 	.db	9
      0000B1 00 04                 9522 	.dw	Sstm8s_tim1$TIM1_DeInit$8-Sstm8s_tim1$TIM1_DeInit$7
      0000B3 03                    9523 	.db	3
      0000B4 02                    9524 	.sleb128	2
      0000B5 01                    9525 	.db	1
      0000B6 09                    9526 	.db	9
      0000B7 00 04                 9527 	.dw	Sstm8s_tim1$TIM1_DeInit$9-Sstm8s_tim1$TIM1_DeInit$8
      0000B9 03                    9528 	.db	3
      0000BA 01                    9529 	.sleb128	1
      0000BB 01                    9530 	.db	1
      0000BC 09                    9531 	.db	9
      0000BD 00 04                 9532 	.dw	Sstm8s_tim1$TIM1_DeInit$10-Sstm8s_tim1$TIM1_DeInit$9
      0000BF 03                    9533 	.db	3
      0000C0 02                    9534 	.sleb128	2
      0000C1 01                    9535 	.db	1
      0000C2 09                    9536 	.db	9
      0000C3 00 04                 9537 	.dw	Sstm8s_tim1$TIM1_DeInit$11-Sstm8s_tim1$TIM1_DeInit$10
      0000C5 03                    9538 	.db	3
      0000C6 01                    9539 	.sleb128	1
      0000C7 01                    9540 	.db	1
      0000C8 09                    9541 	.db	9
      0000C9 00 04                 9542 	.dw	Sstm8s_tim1$TIM1_DeInit$12-Sstm8s_tim1$TIM1_DeInit$11
      0000CB 03                    9543 	.db	3
      0000CC 01                    9544 	.sleb128	1
      0000CD 01                    9545 	.db	1
      0000CE 09                    9546 	.db	9
      0000CF 00 04                 9547 	.dw	Sstm8s_tim1$TIM1_DeInit$13-Sstm8s_tim1$TIM1_DeInit$12
      0000D1 03                    9548 	.db	3
      0000D2 01                    9549 	.sleb128	1
      0000D3 01                    9550 	.db	1
      0000D4 09                    9551 	.db	9
      0000D5 00 04                 9552 	.dw	Sstm8s_tim1$TIM1_DeInit$14-Sstm8s_tim1$TIM1_DeInit$13
      0000D7 03                    9553 	.db	3
      0000D8 02                    9554 	.sleb128	2
      0000D9 01                    9555 	.db	1
      0000DA 09                    9556 	.db	9
      0000DB 00 04                 9557 	.dw	Sstm8s_tim1$TIM1_DeInit$15-Sstm8s_tim1$TIM1_DeInit$14
      0000DD 03                    9558 	.db	3
      0000DE 01                    9559 	.sleb128	1
      0000DF 01                    9560 	.db	1
      0000E0 09                    9561 	.db	9
      0000E1 00 04                 9562 	.dw	Sstm8s_tim1$TIM1_DeInit$16-Sstm8s_tim1$TIM1_DeInit$15
      0000E3 03                    9563 	.db	3
      0000E4 01                    9564 	.sleb128	1
      0000E5 01                    9565 	.db	1
      0000E6 09                    9566 	.db	9
      0000E7 00 04                 9567 	.dw	Sstm8s_tim1$TIM1_DeInit$17-Sstm8s_tim1$TIM1_DeInit$16
      0000E9 03                    9568 	.db	3
      0000EA 01                    9569 	.sleb128	1
      0000EB 01                    9570 	.db	1
      0000EC 09                    9571 	.db	9
      0000ED 00 04                 9572 	.dw	Sstm8s_tim1$TIM1_DeInit$18-Sstm8s_tim1$TIM1_DeInit$17
      0000EF 03                    9573 	.db	3
      0000F0 01                    9574 	.sleb128	1
      0000F1 01                    9575 	.db	1
      0000F2 09                    9576 	.db	9
      0000F3 00 04                 9577 	.dw	Sstm8s_tim1$TIM1_DeInit$19-Sstm8s_tim1$TIM1_DeInit$18
      0000F5 03                    9578 	.db	3
      0000F6 01                    9579 	.sleb128	1
      0000F7 01                    9580 	.db	1
      0000F8 09                    9581 	.db	9
      0000F9 00 04                 9582 	.dw	Sstm8s_tim1$TIM1_DeInit$20-Sstm8s_tim1$TIM1_DeInit$19
      0000FB 03                    9583 	.db	3
      0000FC 01                    9584 	.sleb128	1
      0000FD 01                    9585 	.db	1
      0000FE 09                    9586 	.db	9
      0000FF 00 04                 9587 	.dw	Sstm8s_tim1$TIM1_DeInit$21-Sstm8s_tim1$TIM1_DeInit$20
      000101 03                    9588 	.db	3
      000102 01                    9589 	.sleb128	1
      000103 01                    9590 	.db	1
      000104 09                    9591 	.db	9
      000105 00 04                 9592 	.dw	Sstm8s_tim1$TIM1_DeInit$22-Sstm8s_tim1$TIM1_DeInit$21
      000107 03                    9593 	.db	3
      000108 01                    9594 	.sleb128	1
      000109 01                    9595 	.db	1
      00010A 09                    9596 	.db	9
      00010B 00 04                 9597 	.dw	Sstm8s_tim1$TIM1_DeInit$23-Sstm8s_tim1$TIM1_DeInit$22
      00010D 03                    9598 	.db	3
      00010E 01                    9599 	.sleb128	1
      00010F 01                    9600 	.db	1
      000110 09                    9601 	.db	9
      000111 00 04                 9602 	.dw	Sstm8s_tim1$TIM1_DeInit$24-Sstm8s_tim1$TIM1_DeInit$23
      000113 03                    9603 	.db	3
      000114 01                    9604 	.sleb128	1
      000115 01                    9605 	.db	1
      000116 09                    9606 	.db	9
      000117 00 04                 9607 	.dw	Sstm8s_tim1$TIM1_DeInit$25-Sstm8s_tim1$TIM1_DeInit$24
      000119 03                    9608 	.db	3
      00011A 01                    9609 	.sleb128	1
      00011B 01                    9610 	.db	1
      00011C 09                    9611 	.db	9
      00011D 00 04                 9612 	.dw	Sstm8s_tim1$TIM1_DeInit$26-Sstm8s_tim1$TIM1_DeInit$25
      00011F 03                    9613 	.db	3
      000120 01                    9614 	.sleb128	1
      000121 01                    9615 	.db	1
      000122 09                    9616 	.db	9
      000123 00 04                 9617 	.dw	Sstm8s_tim1$TIM1_DeInit$27-Sstm8s_tim1$TIM1_DeInit$26
      000125 03                    9618 	.db	3
      000126 01                    9619 	.sleb128	1
      000127 01                    9620 	.db	1
      000128 09                    9621 	.db	9
      000129 00 04                 9622 	.dw	Sstm8s_tim1$TIM1_DeInit$28-Sstm8s_tim1$TIM1_DeInit$27
      00012B 03                    9623 	.db	3
      00012C 01                    9624 	.sleb128	1
      00012D 01                    9625 	.db	1
      00012E 09                    9626 	.db	9
      00012F 00 04                 9627 	.dw	Sstm8s_tim1$TIM1_DeInit$29-Sstm8s_tim1$TIM1_DeInit$28
      000131 03                    9628 	.db	3
      000132 01                    9629 	.sleb128	1
      000133 01                    9630 	.db	1
      000134 09                    9631 	.db	9
      000135 00 04                 9632 	.dw	Sstm8s_tim1$TIM1_DeInit$30-Sstm8s_tim1$TIM1_DeInit$29
      000137 03                    9633 	.db	3
      000138 01                    9634 	.sleb128	1
      000139 01                    9635 	.db	1
      00013A 09                    9636 	.db	9
      00013B 00 04                 9637 	.dw	Sstm8s_tim1$TIM1_DeInit$31-Sstm8s_tim1$TIM1_DeInit$30
      00013D 03                    9638 	.db	3
      00013E 01                    9639 	.sleb128	1
      00013F 01                    9640 	.db	1
      000140 09                    9641 	.db	9
      000141 00 04                 9642 	.dw	Sstm8s_tim1$TIM1_DeInit$32-Sstm8s_tim1$TIM1_DeInit$31
      000143 03                    9643 	.db	3
      000144 01                    9644 	.sleb128	1
      000145 01                    9645 	.db	1
      000146 09                    9646 	.db	9
      000147 00 04                 9647 	.dw	Sstm8s_tim1$TIM1_DeInit$33-Sstm8s_tim1$TIM1_DeInit$32
      000149 03                    9648 	.db	3
      00014A 01                    9649 	.sleb128	1
      00014B 01                    9650 	.db	1
      00014C 09                    9651 	.db	9
      00014D 00 04                 9652 	.dw	Sstm8s_tim1$TIM1_DeInit$34-Sstm8s_tim1$TIM1_DeInit$33
      00014F 03                    9653 	.db	3
      000150 01                    9654 	.sleb128	1
      000151 01                    9655 	.db	1
      000152 09                    9656 	.db	9
      000153 00 04                 9657 	.dw	Sstm8s_tim1$TIM1_DeInit$35-Sstm8s_tim1$TIM1_DeInit$34
      000155 03                    9658 	.db	3
      000156 01                    9659 	.sleb128	1
      000157 01                    9660 	.db	1
      000158 09                    9661 	.db	9
      000159 00 04                 9662 	.dw	Sstm8s_tim1$TIM1_DeInit$36-Sstm8s_tim1$TIM1_DeInit$35
      00015B 03                    9663 	.db	3
      00015C 01                    9664 	.sleb128	1
      00015D 01                    9665 	.db	1
      00015E 09                    9666 	.db	9
      00015F 00 04                 9667 	.dw	Sstm8s_tim1$TIM1_DeInit$37-Sstm8s_tim1$TIM1_DeInit$36
      000161 03                    9668 	.db	3
      000162 01                    9669 	.sleb128	1
      000163 01                    9670 	.db	1
      000164 09                    9671 	.db	9
      000165 00 04                 9672 	.dw	Sstm8s_tim1$TIM1_DeInit$38-Sstm8s_tim1$TIM1_DeInit$37
      000167 03                    9673 	.db	3
      000168 01                    9674 	.sleb128	1
      000169 01                    9675 	.db	1
      00016A 09                    9676 	.db	9
      00016B 00 04                 9677 	.dw	Sstm8s_tim1$TIM1_DeInit$39-Sstm8s_tim1$TIM1_DeInit$38
      00016D 03                    9678 	.db	3
      00016E 01                    9679 	.sleb128	1
      00016F 01                    9680 	.db	1
      000170 09                    9681 	.db	9
      000171 00 04                 9682 	.dw	Sstm8s_tim1$TIM1_DeInit$40-Sstm8s_tim1$TIM1_DeInit$39
      000173 03                    9683 	.db	3
      000174 01                    9684 	.sleb128	1
      000175 01                    9685 	.db	1
      000176 09                    9686 	.db	9
      000177 00 01                 9687 	.dw	1+Sstm8s_tim1$TIM1_DeInit$41-Sstm8s_tim1$TIM1_DeInit$40
      000179 00                    9688 	.db	0
      00017A 01                    9689 	.uleb128	1
      00017B 01                    9690 	.db	1
      00017C 00                    9691 	.db	0
      00017D 05                    9692 	.uleb128	5
      00017E 02                    9693 	.db	2
      00017F 00 00r00r99           9694 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$43)
      000183 03                    9695 	.db	3
      000184 EE 00                 9696 	.sleb128	110
      000186 01                    9697 	.db	1
      000187 09                    9698 	.db	9
      000188 00 00                 9699 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$45-Sstm8s_tim1$TIM1_TimeBaseInit$43
      00018A 03                    9700 	.db	3
      00018B 06                    9701 	.sleb128	6
      00018C 01                    9702 	.db	1
      00018D 09                    9703 	.db	9
      00018E 00 3A                 9704 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$56-Sstm8s_tim1$TIM1_TimeBaseInit$45
      000190 03                    9705 	.db	3
      000191 03                    9706 	.sleb128	3
      000192 01                    9707 	.db	1
      000193 09                    9708 	.db	9
      000194 00 06                 9709 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$57-Sstm8s_tim1$TIM1_TimeBaseInit$56
      000196 03                    9710 	.db	3
      000197 01                    9711 	.sleb128	1
      000198 01                    9712 	.db	1
      000199 09                    9713 	.db	9
      00019A 00 05                 9714 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$58-Sstm8s_tim1$TIM1_TimeBaseInit$57
      00019C 03                    9715 	.db	3
      00019D 03                    9716 	.sleb128	3
      00019E 01                    9717 	.db	1
      00019F 09                    9718 	.db	9
      0001A0 00 06                 9719 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$59-Sstm8s_tim1$TIM1_TimeBaseInit$58
      0001A2 03                    9720 	.db	3
      0001A3 01                    9721 	.sleb128	1
      0001A4 01                    9722 	.db	1
      0001A5 09                    9723 	.db	9
      0001A6 00 05                 9724 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$60-Sstm8s_tim1$TIM1_TimeBaseInit$59
      0001A8 03                    9725 	.db	3
      0001A9 03                    9726 	.sleb128	3
      0001AA 01                    9727 	.db	1
      0001AB 09                    9728 	.db	9
      0001AC 00 05                 9729 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$61-Sstm8s_tim1$TIM1_TimeBaseInit$60
      0001AE 03                    9730 	.db	3
      0001AF 01                    9731 	.sleb128	1
      0001B0 01                    9732 	.db	1
      0001B1 09                    9733 	.db	9
      0001B2 00 05                 9734 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$62-Sstm8s_tim1$TIM1_TimeBaseInit$61
      0001B4 03                    9735 	.db	3
      0001B5 03                    9736 	.sleb128	3
      0001B6 01                    9737 	.db	1
      0001B7 09                    9738 	.db	9
      0001B8 00 06                 9739 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$63-Sstm8s_tim1$TIM1_TimeBaseInit$62
      0001BA 03                    9740 	.db	3
      0001BB 01                    9741 	.sleb128	1
      0001BC 01                    9742 	.db	1
      0001BD 09                    9743 	.db	9
      0001BE 00 01                 9744 	.dw	1+Sstm8s_tim1$TIM1_TimeBaseInit$64-Sstm8s_tim1$TIM1_TimeBaseInit$63
      0001C0 00                    9745 	.db	0
      0001C1 01                    9746 	.uleb128	1
      0001C2 01                    9747 	.db	1
      0001C3 00                    9748 	.db	0
      0001C4 05                    9749 	.uleb128	5
      0001C5 02                    9750 	.db	2
      0001C6 00 00r00rFA           9751 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$66)
      0001CA 03                    9752 	.db	3
      0001CB 99 01                 9753 	.sleb128	153
      0001CD 01                    9754 	.db	1
      0001CE 09                    9755 	.db	9
      0001CF 00 02                 9756 	.dw	Sstm8s_tim1$TIM1_OC1Init$69-Sstm8s_tim1$TIM1_OC1Init$66
      0001D1 03                    9757 	.db	3
      0001D2 0A                    9758 	.sleb128	10
      0001D3 01                    9759 	.db	1
      0001D4 09                    9760 	.db	9
      0001D5 00 43                 9761 	.dw	Sstm8s_tim1$TIM1_OC1Init$81-Sstm8s_tim1$TIM1_OC1Init$69
      0001D7 03                    9762 	.db	3
      0001D8 01                    9763 	.sleb128	1
      0001D9 01                    9764 	.db	1
      0001DA 09                    9765 	.db	9
      0001DB 00 1F                 9766 	.dw	Sstm8s_tim1$TIM1_OC1Init$89-Sstm8s_tim1$TIM1_OC1Init$81
      0001DD 03                    9767 	.db	3
      0001DE 01                    9768 	.sleb128	1
      0001DF 01                    9769 	.db	1
      0001E0 09                    9770 	.db	9
      0001E1 00 1F                 9771 	.dw	Sstm8s_tim1$TIM1_OC1Init$97-Sstm8s_tim1$TIM1_OC1Init$89
      0001E3 03                    9772 	.db	3
      0001E4 01                    9773 	.sleb128	1
      0001E5 01                    9774 	.db	1
      0001E6 09                    9775 	.db	9
      0001E7 00 1F                 9776 	.dw	Sstm8s_tim1$TIM1_OC1Init$105-Sstm8s_tim1$TIM1_OC1Init$97
      0001E9 03                    9777 	.db	3
      0001EA 01                    9778 	.sleb128	1
      0001EB 01                    9779 	.db	1
      0001EC 09                    9780 	.db	9
      0001ED 00 1F                 9781 	.dw	Sstm8s_tim1$TIM1_OC1Init$113-Sstm8s_tim1$TIM1_OC1Init$105
      0001EF 03                    9782 	.db	3
      0001F0 01                    9783 	.sleb128	1
      0001F1 01                    9784 	.db	1
      0001F2 09                    9785 	.db	9
      0001F3 00 1F                 9786 	.dw	Sstm8s_tim1$TIM1_OC1Init$121-Sstm8s_tim1$TIM1_OC1Init$113
      0001F5 03                    9787 	.db	3
      0001F6 01                    9788 	.sleb128	1
      0001F7 01                    9789 	.db	1
      0001F8 09                    9790 	.db	9
      0001F9 00 1F                 9791 	.dw	Sstm8s_tim1$TIM1_OC1Init$129-Sstm8s_tim1$TIM1_OC1Init$121
      0001FB 03                    9792 	.db	3
      0001FC 04                    9793 	.sleb128	4
      0001FD 01                    9794 	.db	1
      0001FE 09                    9795 	.db	9
      0001FF 00 08                 9796 	.dw	Sstm8s_tim1$TIM1_OC1Init$130-Sstm8s_tim1$TIM1_OC1Init$129
      000201 03                    9797 	.db	3
      000202 04                    9798 	.sleb128	4
      000203 01                    9799 	.db	1
      000204 09                    9800 	.db	9
      000205 00 0B                 9801 	.dw	Sstm8s_tim1$TIM1_OC1Init$131-Sstm8s_tim1$TIM1_OC1Init$130
      000207 03                    9802 	.db	3
      000208 01                    9803 	.sleb128	1
      000209 01                    9804 	.db	1
      00020A 09                    9805 	.db	9
      00020B 00 08                 9806 	.dw	Sstm8s_tim1$TIM1_OC1Init$132-Sstm8s_tim1$TIM1_OC1Init$131
      00020D 03                    9807 	.db	3
      00020E 01                    9808 	.sleb128	1
      00020F 01                    9809 	.db	1
      000210 09                    9810 	.db	9
      000211 00 06                 9811 	.dw	Sstm8s_tim1$TIM1_OC1Init$133-Sstm8s_tim1$TIM1_OC1Init$132
      000213 03                    9812 	.db	3
      000214 01                    9813 	.sleb128	1
      000215 01                    9814 	.db	1
      000216 09                    9815 	.db	9
      000217 00 0D                 9816 	.dw	Sstm8s_tim1$TIM1_OC1Init$134-Sstm8s_tim1$TIM1_OC1Init$133
      000219 03                    9817 	.db	3
      00021A 03                    9818 	.sleb128	3
      00021B 01                    9819 	.db	1
      00021C 09                    9820 	.db	9
      00021D 00 05                 9821 	.dw	Sstm8s_tim1$TIM1_OC1Init$135-Sstm8s_tim1$TIM1_OC1Init$134
      00021F 03                    9822 	.db	3
      000220 01                    9823 	.sleb128	1
      000221 01                    9824 	.db	1
      000222 09                    9825 	.db	9
      000223 00 05                 9826 	.dw	Sstm8s_tim1$TIM1_OC1Init$136-Sstm8s_tim1$TIM1_OC1Init$135
      000225 03                    9827 	.db	3
      000226 03                    9828 	.sleb128	3
      000227 01                    9829 	.db	1
      000228 09                    9830 	.db	9
      000229 00 08                 9831 	.dw	Sstm8s_tim1$TIM1_OC1Init$137-Sstm8s_tim1$TIM1_OC1Init$136
      00022B 03                    9832 	.db	3
      00022C 02                    9833 	.sleb128	2
      00022D 01                    9834 	.db	1
      00022E 09                    9835 	.db	9
      00022F 00 0B                 9836 	.dw	Sstm8s_tim1$TIM1_OC1Init$138-Sstm8s_tim1$TIM1_OC1Init$137
      000231 03                    9837 	.db	3
      000232 01                    9838 	.sleb128	1
      000233 01                    9839 	.db	1
      000234 09                    9840 	.db	9
      000235 00 0B                 9841 	.dw	Sstm8s_tim1$TIM1_OC1Init$139-Sstm8s_tim1$TIM1_OC1Init$138
      000237 03                    9842 	.db	3
      000238 03                    9843 	.sleb128	3
      000239 01                    9844 	.db	1
      00023A 09                    9845 	.db	9
      00023B 00 06                 9846 	.dw	Sstm8s_tim1$TIM1_OC1Init$140-Sstm8s_tim1$TIM1_OC1Init$139
      00023D 03                    9847 	.db	3
      00023E 01                    9848 	.sleb128	1
      00023F 01                    9849 	.db	1
      000240 09                    9850 	.db	9
      000241 00 05                 9851 	.dw	Sstm8s_tim1$TIM1_OC1Init$141-Sstm8s_tim1$TIM1_OC1Init$140
      000243 03                    9852 	.db	3
      000244 01                    9853 	.sleb128	1
      000245 01                    9854 	.db	1
      000246 09                    9855 	.db	9
      000247 00 03                 9856 	.dw	1+Sstm8s_tim1$TIM1_OC1Init$143-Sstm8s_tim1$TIM1_OC1Init$141
      000249 00                    9857 	.db	0
      00024A 01                    9858 	.uleb128	1
      00024B 01                    9859 	.db	1
      00024C 00                    9860 	.db	0
      00024D 05                    9861 	.uleb128	5
      00024E 02                    9862 	.db	2
      00024F 00 00r02r5D           9863 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$145)
      000253 03                    9864 	.db	3
      000254 D8 01                 9865 	.sleb128	216
      000256 01                    9866 	.db	1
      000257 09                    9867 	.db	9
      000258 00 02                 9868 	.dw	Sstm8s_tim1$TIM1_OC2Init$148-Sstm8s_tim1$TIM1_OC2Init$145
      00025A 03                    9869 	.db	3
      00025B 0A                    9870 	.sleb128	10
      00025C 01                    9871 	.db	1
      00025D 09                    9872 	.db	9
      00025E 00 43                 9873 	.dw	Sstm8s_tim1$TIM1_OC2Init$160-Sstm8s_tim1$TIM1_OC2Init$148
      000260 03                    9874 	.db	3
      000261 01                    9875 	.sleb128	1
      000262 01                    9876 	.db	1
      000263 09                    9877 	.db	9
      000264 00 1F                 9878 	.dw	Sstm8s_tim1$TIM1_OC2Init$168-Sstm8s_tim1$TIM1_OC2Init$160
      000266 03                    9879 	.db	3
      000267 01                    9880 	.sleb128	1
      000268 01                    9881 	.db	1
      000269 09                    9882 	.db	9
      00026A 00 1F                 9883 	.dw	Sstm8s_tim1$TIM1_OC2Init$176-Sstm8s_tim1$TIM1_OC2Init$168
      00026C 03                    9884 	.db	3
      00026D 01                    9885 	.sleb128	1
      00026E 01                    9886 	.db	1
      00026F 09                    9887 	.db	9
      000270 00 1F                 9888 	.dw	Sstm8s_tim1$TIM1_OC2Init$184-Sstm8s_tim1$TIM1_OC2Init$176
      000272 03                    9889 	.db	3
      000273 01                    9890 	.sleb128	1
      000274 01                    9891 	.db	1
      000275 09                    9892 	.db	9
      000276 00 1F                 9893 	.dw	Sstm8s_tim1$TIM1_OC2Init$192-Sstm8s_tim1$TIM1_OC2Init$184
      000278 03                    9894 	.db	3
      000279 01                    9895 	.sleb128	1
      00027A 01                    9896 	.db	1
      00027B 09                    9897 	.db	9
      00027C 00 1F                 9898 	.dw	Sstm8s_tim1$TIM1_OC2Init$200-Sstm8s_tim1$TIM1_OC2Init$192
      00027E 03                    9899 	.db	3
      00027F 01                    9900 	.sleb128	1
      000280 01                    9901 	.db	1
      000281 09                    9902 	.db	9
      000282 00 1F                 9903 	.dw	Sstm8s_tim1$TIM1_OC2Init$208-Sstm8s_tim1$TIM1_OC2Init$200
      000284 03                    9904 	.db	3
      000285 04                    9905 	.sleb128	4
      000286 01                    9906 	.db	1
      000287 09                    9907 	.db	9
      000288 00 08                 9908 	.dw	Sstm8s_tim1$TIM1_OC2Init$209-Sstm8s_tim1$TIM1_OC2Init$208
      00028A 03                    9909 	.db	3
      00028B 05                    9910 	.sleb128	5
      00028C 01                    9911 	.db	1
      00028D 09                    9912 	.db	9
      00028E 00 0B                 9913 	.dw	Sstm8s_tim1$TIM1_OC2Init$210-Sstm8s_tim1$TIM1_OC2Init$209
      000290 03                    9914 	.db	3
      000291 01                    9915 	.sleb128	1
      000292 01                    9916 	.db	1
      000293 09                    9917 	.db	9
      000294 00 08                 9918 	.dw	Sstm8s_tim1$TIM1_OC2Init$211-Sstm8s_tim1$TIM1_OC2Init$210
      000296 03                    9919 	.db	3
      000297 01                    9920 	.sleb128	1
      000298 01                    9921 	.db	1
      000299 09                    9922 	.db	9
      00029A 00 06                 9923 	.dw	Sstm8s_tim1$TIM1_OC2Init$212-Sstm8s_tim1$TIM1_OC2Init$211
      00029C 03                    9924 	.db	3
      00029D 01                    9925 	.sleb128	1
      00029E 01                    9926 	.db	1
      00029F 09                    9927 	.db	9
      0002A0 00 0D                 9928 	.dw	Sstm8s_tim1$TIM1_OC2Init$213-Sstm8s_tim1$TIM1_OC2Init$212
      0002A2 03                    9929 	.db	3
      0002A3 03                    9930 	.sleb128	3
      0002A4 01                    9931 	.db	1
      0002A5 09                    9932 	.db	9
      0002A6 00 05                 9933 	.dw	Sstm8s_tim1$TIM1_OC2Init$214-Sstm8s_tim1$TIM1_OC2Init$213
      0002A8 03                    9934 	.db	3
      0002A9 01                    9935 	.sleb128	1
      0002AA 01                    9936 	.db	1
      0002AB 09                    9937 	.db	9
      0002AC 00 05                 9938 	.dw	Sstm8s_tim1$TIM1_OC2Init$215-Sstm8s_tim1$TIM1_OC2Init$214
      0002AE 03                    9939 	.db	3
      0002AF 03                    9940 	.sleb128	3
      0002B0 01                    9941 	.db	1
      0002B1 09                    9942 	.db	9
      0002B2 00 08                 9943 	.dw	Sstm8s_tim1$TIM1_OC2Init$216-Sstm8s_tim1$TIM1_OC2Init$215
      0002B4 03                    9944 	.db	3
      0002B5 02                    9945 	.sleb128	2
      0002B6 01                    9946 	.db	1
      0002B7 09                    9947 	.db	9
      0002B8 00 0B                 9948 	.dw	Sstm8s_tim1$TIM1_OC2Init$217-Sstm8s_tim1$TIM1_OC2Init$216
      0002BA 03                    9949 	.db	3
      0002BB 01                    9950 	.sleb128	1
      0002BC 01                    9951 	.db	1
      0002BD 09                    9952 	.db	9
      0002BE 00 0B                 9953 	.dw	Sstm8s_tim1$TIM1_OC2Init$218-Sstm8s_tim1$TIM1_OC2Init$217
      0002C0 03                    9954 	.db	3
      0002C1 03                    9955 	.sleb128	3
      0002C2 01                    9956 	.db	1
      0002C3 09                    9957 	.db	9
      0002C4 00 06                 9958 	.dw	Sstm8s_tim1$TIM1_OC2Init$219-Sstm8s_tim1$TIM1_OC2Init$218
      0002C6 03                    9959 	.db	3
      0002C7 01                    9960 	.sleb128	1
      0002C8 01                    9961 	.db	1
      0002C9 09                    9962 	.db	9
      0002CA 00 05                 9963 	.dw	Sstm8s_tim1$TIM1_OC2Init$220-Sstm8s_tim1$TIM1_OC2Init$219
      0002CC 03                    9964 	.db	3
      0002CD 01                    9965 	.sleb128	1
      0002CE 01                    9966 	.db	1
      0002CF 09                    9967 	.db	9
      0002D0 00 03                 9968 	.dw	1+Sstm8s_tim1$TIM1_OC2Init$222-Sstm8s_tim1$TIM1_OC2Init$220
      0002D2 00                    9969 	.db	0
      0002D3 01                    9970 	.uleb128	1
      0002D4 01                    9971 	.db	1
      0002D5 00                    9972 	.db	0
      0002D6 05                    9973 	.uleb128	5
      0002D7 02                    9974 	.db	2
      0002D8 00 00r03rC0           9975 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$224)
      0002DC 03                    9976 	.db	3
      0002DD 98 02                 9977 	.sleb128	280
      0002DF 01                    9978 	.db	1
      0002E0 09                    9979 	.db	9
      0002E1 00 02                 9980 	.dw	Sstm8s_tim1$TIM1_OC3Init$227-Sstm8s_tim1$TIM1_OC3Init$224
      0002E3 03                    9981 	.db	3
      0002E4 0A                    9982 	.sleb128	10
      0002E5 01                    9983 	.db	1
      0002E6 09                    9984 	.db	9
      0002E7 00 43                 9985 	.dw	Sstm8s_tim1$TIM1_OC3Init$239-Sstm8s_tim1$TIM1_OC3Init$227
      0002E9 03                    9986 	.db	3
      0002EA 01                    9987 	.sleb128	1
      0002EB 01                    9988 	.db	1
      0002EC 09                    9989 	.db	9
      0002ED 00 1F                 9990 	.dw	Sstm8s_tim1$TIM1_OC3Init$247-Sstm8s_tim1$TIM1_OC3Init$239
      0002EF 03                    9991 	.db	3
      0002F0 01                    9992 	.sleb128	1
      0002F1 01                    9993 	.db	1
      0002F2 09                    9994 	.db	9
      0002F3 00 1F                 9995 	.dw	Sstm8s_tim1$TIM1_OC3Init$255-Sstm8s_tim1$TIM1_OC3Init$247
      0002F5 03                    9996 	.db	3
      0002F6 01                    9997 	.sleb128	1
      0002F7 01                    9998 	.db	1
      0002F8 09                    9999 	.db	9
      0002F9 00 1F                10000 	.dw	Sstm8s_tim1$TIM1_OC3Init$263-Sstm8s_tim1$TIM1_OC3Init$255
      0002FB 03                   10001 	.db	3
      0002FC 01                   10002 	.sleb128	1
      0002FD 01                   10003 	.db	1
      0002FE 09                   10004 	.db	9
      0002FF 00 1F                10005 	.dw	Sstm8s_tim1$TIM1_OC3Init$271-Sstm8s_tim1$TIM1_OC3Init$263
      000301 03                   10006 	.db	3
      000302 01                   10007 	.sleb128	1
      000303 01                   10008 	.db	1
      000304 09                   10009 	.db	9
      000305 00 1F                10010 	.dw	Sstm8s_tim1$TIM1_OC3Init$279-Sstm8s_tim1$TIM1_OC3Init$271
      000307 03                   10011 	.db	3
      000308 01                   10012 	.sleb128	1
      000309 01                   10013 	.db	1
      00030A 09                   10014 	.db	9
      00030B 00 1F                10015 	.dw	Sstm8s_tim1$TIM1_OC3Init$287-Sstm8s_tim1$TIM1_OC3Init$279
      00030D 03                   10016 	.db	3
      00030E 04                   10017 	.sleb128	4
      00030F 01                   10018 	.db	1
      000310 09                   10019 	.db	9
      000311 00 08                10020 	.dw	Sstm8s_tim1$TIM1_OC3Init$288-Sstm8s_tim1$TIM1_OC3Init$287
      000313 03                   10021 	.db	3
      000314 04                   10022 	.sleb128	4
      000315 01                   10023 	.db	1
      000316 09                   10024 	.db	9
      000317 00 0B                10025 	.dw	Sstm8s_tim1$TIM1_OC3Init$289-Sstm8s_tim1$TIM1_OC3Init$288
      000319 03                   10026 	.db	3
      00031A 01                   10027 	.sleb128	1
      00031B 01                   10028 	.db	1
      00031C 09                   10029 	.db	9
      00031D 00 08                10030 	.dw	Sstm8s_tim1$TIM1_OC3Init$290-Sstm8s_tim1$TIM1_OC3Init$289
      00031F 03                   10031 	.db	3
      000320 01                   10032 	.sleb128	1
      000321 01                   10033 	.db	1
      000322 09                   10034 	.db	9
      000323 00 06                10035 	.dw	Sstm8s_tim1$TIM1_OC3Init$291-Sstm8s_tim1$TIM1_OC3Init$290
      000325 03                   10036 	.db	3
      000326 01                   10037 	.sleb128	1
      000327 01                   10038 	.db	1
      000328 09                   10039 	.db	9
      000329 00 0D                10040 	.dw	Sstm8s_tim1$TIM1_OC3Init$292-Sstm8s_tim1$TIM1_OC3Init$291
      00032B 03                   10041 	.db	3
      00032C 03                   10042 	.sleb128	3
      00032D 01                   10043 	.db	1
      00032E 09                   10044 	.db	9
      00032F 00 05                10045 	.dw	Sstm8s_tim1$TIM1_OC3Init$293-Sstm8s_tim1$TIM1_OC3Init$292
      000331 03                   10046 	.db	3
      000332 01                   10047 	.sleb128	1
      000333 01                   10048 	.db	1
      000334 09                   10049 	.db	9
      000335 00 05                10050 	.dw	Sstm8s_tim1$TIM1_OC3Init$294-Sstm8s_tim1$TIM1_OC3Init$293
      000337 03                   10051 	.db	3
      000338 03                   10052 	.sleb128	3
      000339 01                   10053 	.db	1
      00033A 09                   10054 	.db	9
      00033B 00 08                10055 	.dw	Sstm8s_tim1$TIM1_OC3Init$295-Sstm8s_tim1$TIM1_OC3Init$294
      00033D 03                   10056 	.db	3
      00033E 02                   10057 	.sleb128	2
      00033F 01                   10058 	.db	1
      000340 09                   10059 	.db	9
      000341 00 0B                10060 	.dw	Sstm8s_tim1$TIM1_OC3Init$296-Sstm8s_tim1$TIM1_OC3Init$295
      000343 03                   10061 	.db	3
      000344 01                   10062 	.sleb128	1
      000345 01                   10063 	.db	1
      000346 09                   10064 	.db	9
      000347 00 0B                10065 	.dw	Sstm8s_tim1$TIM1_OC3Init$297-Sstm8s_tim1$TIM1_OC3Init$296
      000349 03                   10066 	.db	3
      00034A 03                   10067 	.sleb128	3
      00034B 01                   10068 	.db	1
      00034C 09                   10069 	.db	9
      00034D 00 06                10070 	.dw	Sstm8s_tim1$TIM1_OC3Init$298-Sstm8s_tim1$TIM1_OC3Init$297
      00034F 03                   10071 	.db	3
      000350 01                   10072 	.sleb128	1
      000351 01                   10073 	.db	1
      000352 09                   10074 	.db	9
      000353 00 05                10075 	.dw	Sstm8s_tim1$TIM1_OC3Init$299-Sstm8s_tim1$TIM1_OC3Init$298
      000355 03                   10076 	.db	3
      000356 01                   10077 	.sleb128	1
      000357 01                   10078 	.db	1
      000358 09                   10079 	.db	9
      000359 00 03                10080 	.dw	1+Sstm8s_tim1$TIM1_OC3Init$301-Sstm8s_tim1$TIM1_OC3Init$299
      00035B 00                   10081 	.db	0
      00035C 01                   10082 	.uleb128	1
      00035D 01                   10083 	.db	1
      00035E 00                   10084 	.db	0
      00035F 05                   10085 	.uleb128	5
      000360 02                   10086 	.db	2
      000361 00 00r05r23          10087 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$303)
      000365 03                   10088 	.db	3
      000366 D1 02                10089 	.sleb128	337
      000368 01                   10090 	.db	1
      000369 09                   10091 	.db	9
      00036A 00 01                10092 	.dw	Sstm8s_tim1$TIM1_OC4Init$306-Sstm8s_tim1$TIM1_OC4Init$303
      00036C 03                   10093 	.db	3
      00036D 07                   10094 	.sleb128	7
      00036E 01                   10095 	.db	1
      00036F 09                   10096 	.db	9
      000370 00 43                10097 	.dw	Sstm8s_tim1$TIM1_OC4Init$318-Sstm8s_tim1$TIM1_OC4Init$306
      000372 03                   10098 	.db	3
      000373 01                   10099 	.sleb128	1
      000374 01                   10100 	.db	1
      000375 09                   10101 	.db	9
      000376 00 1F                10102 	.dw	Sstm8s_tim1$TIM1_OC4Init$326-Sstm8s_tim1$TIM1_OC4Init$318
      000378 03                   10103 	.db	3
      000379 01                   10104 	.sleb128	1
      00037A 01                   10105 	.db	1
      00037B 09                   10106 	.db	9
      00037C 00 1F                10107 	.dw	Sstm8s_tim1$TIM1_OC4Init$334-Sstm8s_tim1$TIM1_OC4Init$326
      00037E 03                   10108 	.db	3
      00037F 01                   10109 	.sleb128	1
      000380 01                   10110 	.db	1
      000381 09                   10111 	.db	9
      000382 00 1F                10112 	.dw	Sstm8s_tim1$TIM1_OC4Init$342-Sstm8s_tim1$TIM1_OC4Init$334
      000384 03                   10113 	.db	3
      000385 03                   10114 	.sleb128	3
      000386 01                   10115 	.db	1
      000387 09                   10116 	.db	9
      000388 00 08                10117 	.dw	Sstm8s_tim1$TIM1_OC4Init$343-Sstm8s_tim1$TIM1_OC4Init$342
      00038A 03                   10118 	.db	3
      00038B 02                   10119 	.sleb128	2
      00038C 01                   10120 	.db	1
      00038D 09                   10121 	.db	9
      00038E 00 0B                10122 	.dw	Sstm8s_tim1$TIM1_OC4Init$344-Sstm8s_tim1$TIM1_OC4Init$343
      000390 03                   10123 	.db	3
      000391 01                   10124 	.sleb128	1
      000392 01                   10125 	.db	1
      000393 09                   10126 	.db	9
      000394 00 0B                10127 	.dw	Sstm8s_tim1$TIM1_OC4Init$345-Sstm8s_tim1$TIM1_OC4Init$344
      000396 03                   10128 	.db	3
      000397 03                   10129 	.sleb128	3
      000398 01                   10130 	.db	1
      000399 09                   10131 	.db	9
      00039A 00 0A                10132 	.dw	Sstm8s_tim1$TIM1_OC4Init$346-Sstm8s_tim1$TIM1_OC4Init$345
      00039C 03                   10133 	.db	3
      00039D 06                   10134 	.sleb128	6
      00039E 01                   10135 	.db	1
      00039F 09                   10136 	.db	9
      0003A0 00 03                10137 	.dw	Sstm8s_tim1$TIM1_OC4Init$347-Sstm8s_tim1$TIM1_OC4Init$346
      0003A2 03                   10138 	.db	3
      0003A3 7E                   10139 	.sleb128	-2
      0003A4 01                   10140 	.db	1
      0003A5 09                   10141 	.db	9
      0003A6 00 07                10142 	.dw	Sstm8s_tim1$TIM1_OC4Init$349-Sstm8s_tim1$TIM1_OC4Init$347
      0003A8 03                   10143 	.db	3
      0003A9 02                   10144 	.sleb128	2
      0003AA 01                   10145 	.db	1
      0003AB 09                   10146 	.db	9
      0003AC 00 08                10147 	.dw	Sstm8s_tim1$TIM1_OC4Init$352-Sstm8s_tim1$TIM1_OC4Init$349
      0003AE 03                   10148 	.db	3
      0003AF 04                   10149 	.sleb128	4
      0003B0 01                   10150 	.db	1
      0003B1 09                   10151 	.db	9
      0003B2 00 05                10152 	.dw	Sstm8s_tim1$TIM1_OC4Init$354-Sstm8s_tim1$TIM1_OC4Init$352
      0003B4 03                   10153 	.db	3
      0003B5 04                   10154 	.sleb128	4
      0003B6 01                   10155 	.db	1
      0003B7 09                   10156 	.db	9
      0003B8 00 06                10157 	.dw	Sstm8s_tim1$TIM1_OC4Init$355-Sstm8s_tim1$TIM1_OC4Init$354
      0003BA 03                   10158 	.db	3
      0003BB 01                   10159 	.sleb128	1
      0003BC 01                   10160 	.db	1
      0003BD 09                   10161 	.db	9
      0003BE 00 05                10162 	.dw	Sstm8s_tim1$TIM1_OC4Init$356-Sstm8s_tim1$TIM1_OC4Init$355
      0003C0 03                   10163 	.db	3
      0003C1 01                   10164 	.sleb128	1
      0003C2 01                   10165 	.db	1
      0003C3 09                   10166 	.db	9
      0003C4 00 02                10167 	.dw	1+Sstm8s_tim1$TIM1_OC4Init$358-Sstm8s_tim1$TIM1_OC4Init$356
      0003C6 00                   10168 	.db	0
      0003C7 01                   10169 	.uleb128	1
      0003C8 01                   10170 	.db	1
      0003C9 00                   10171 	.db	0
      0003CA 05                   10172 	.uleb128	5
      0003CB 02                   10173 	.db	2
      0003CC 00 00r06r10          10174 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$360)
      0003D0 03                   10175 	.db	3
      0003D1 83 03                10176 	.sleb128	387
      0003D3 01                   10177 	.db	1
      0003D4 09                   10178 	.db	9
      0003D5 00 01                10179 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$363-Sstm8s_tim1$TIM1_BDTRConfig$360
      0003D7 03                   10180 	.db	3
      0003D8 08                   10181 	.sleb128	8
      0003D9 01                   10182 	.db	1
      0003DA 09                   10183 	.db	9
      0003DB 00 1F                10184 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$371-Sstm8s_tim1$TIM1_BDTRConfig$363
      0003DD 03                   10185 	.db	3
      0003DE 01                   10186 	.sleb128	1
      0003DF 01                   10187 	.db	1
      0003E0 09                   10188 	.db	9
      0003E1 00 30                10189 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$381-Sstm8s_tim1$TIM1_BDTRConfig$371
      0003E3 03                   10190 	.db	3
      0003E4 01                   10191 	.sleb128	1
      0003E5 01                   10192 	.db	1
      0003E6 09                   10193 	.db	9
      0003E7 00 1F                10194 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$389-Sstm8s_tim1$TIM1_BDTRConfig$381
      0003E9 03                   10195 	.db	3
      0003EA 01                   10196 	.sleb128	1
      0003EB 01                   10197 	.db	1
      0003EC 09                   10198 	.db	9
      0003ED 00 1F                10199 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$397-Sstm8s_tim1$TIM1_BDTRConfig$389
      0003EF 03                   10200 	.db	3
      0003F0 01                   10201 	.sleb128	1
      0003F1 01                   10202 	.db	1
      0003F2 09                   10203 	.db	9
      0003F3 00 1F                10204 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$405-Sstm8s_tim1$TIM1_BDTRConfig$397
      0003F5 03                   10205 	.db	3
      0003F6 02                   10206 	.sleb128	2
      0003F7 01                   10207 	.db	1
      0003F8 09                   10208 	.db	9
      0003F9 00 06                10209 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$406-Sstm8s_tim1$TIM1_BDTRConfig$405
      0003FB 03                   10210 	.db	3
      0003FC 04                   10211 	.sleb128	4
      0003FD 01                   10212 	.db	1
      0003FE 09                   10213 	.db	9
      0003FF 00 06                10214 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$407-Sstm8s_tim1$TIM1_BDTRConfig$406
      000401 03                   10215 	.db	3
      000402 01                   10216 	.sleb128	1
      000403 01                   10217 	.db	1
      000404 09                   10218 	.db	9
      000405 00 04                10219 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$408-Sstm8s_tim1$TIM1_BDTRConfig$407
      000407 03                   10220 	.db	3
      000408 01                   10221 	.sleb128	1
      000409 01                   10222 	.db	1
      00040A 09                   10223 	.db	9
      00040B 00 07                10224 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$409-Sstm8s_tim1$TIM1_BDTRConfig$408
      00040D 03                   10225 	.db	3
      00040E 01                   10226 	.sleb128	1
      00040F 01                   10227 	.db	1
      000410 09                   10228 	.db	9
      000411 00 02                10229 	.dw	1+Sstm8s_tim1$TIM1_BDTRConfig$411-Sstm8s_tim1$TIM1_BDTRConfig$409
      000413 00                   10230 	.db	0
      000414 01                   10231 	.uleb128	1
      000415 01                   10232 	.db	1
      000416 00                   10233 	.db	0
      000417 05                   10234 	.uleb128	5
      000418 02                   10235 	.db	2
      000419 00 00r06rD6          10236 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$413)
      00041D 03                   10237 	.db	3
      00041E A6 03                10238 	.sleb128	422
      000420 01                   10239 	.db	1
      000421 09                   10240 	.db	9
      000422 00 01                10241 	.dw	Sstm8s_tim1$TIM1_ICInit$416-Sstm8s_tim1$TIM1_ICInit$413
      000424 03                   10242 	.db	3
      000425 07                   10243 	.sleb128	7
      000426 01                   10244 	.db	1
      000427 09                   10245 	.db	9
      000428 00 4A                10246 	.dw	Sstm8s_tim1$TIM1_ICInit$426-Sstm8s_tim1$TIM1_ICInit$416
      00042A 03                   10247 	.db	3
      00042B 01                   10248 	.sleb128	1
      00042C 01                   10249 	.db	1
      00042D 09                   10250 	.db	9
      00042E 00 1E                10251 	.dw	Sstm8s_tim1$TIM1_ICInit$434-Sstm8s_tim1$TIM1_ICInit$426
      000430 03                   10252 	.db	3
      000431 01                   10253 	.sleb128	1
      000432 01                   10254 	.db	1
      000433 09                   10255 	.db	9
      000434 00 29                10256 	.dw	Sstm8s_tim1$TIM1_ICInit$444-Sstm8s_tim1$TIM1_ICInit$434
      000436 03                   10257 	.db	3
      000437 01                   10258 	.sleb128	1
      000438 01                   10259 	.db	1
      000439 09                   10260 	.db	9
      00043A 00 31                10261 	.dw	Sstm8s_tim1$TIM1_ICInit$454-Sstm8s_tim1$TIM1_ICInit$444
      00043C 03                   10262 	.db	3
      00043D 01                   10263 	.sleb128	1
      00043E 01                   10264 	.db	1
      00043F 09                   10265 	.db	9
      000440 00 18                10266 	.dw	Sstm8s_tim1$TIM1_ICInit$461-Sstm8s_tim1$TIM1_ICInit$454
      000442 03                   10267 	.db	3
      000443 02                   10268 	.sleb128	2
      000444 01                   10269 	.db	1
      000445 09                   10270 	.db	9
      000446 00 07                10271 	.dw	Sstm8s_tim1$TIM1_ICInit$463-Sstm8s_tim1$TIM1_ICInit$461
      000448 03                   10272 	.db	3
      000449 03                   10273 	.sleb128	3
      00044A 01                   10274 	.db	1
      00044B 09                   10275 	.db	9
      00044C 00 0E                10276 	.dw	Sstm8s_tim1$TIM1_ICInit$468-Sstm8s_tim1$TIM1_ICInit$463
      00044E 03                   10277 	.db	3
      00044F 04                   10278 	.sleb128	4
      000450 01                   10279 	.db	1
      000451 09                   10280 	.db	9
      000452 00 0A                10281 	.dw	Sstm8s_tim1$TIM1_ICInit$472-Sstm8s_tim1$TIM1_ICInit$468
      000454 03                   10282 	.db	3
      000455 02                   10283 	.sleb128	2
      000456 01                   10284 	.db	1
      000457 09                   10285 	.db	9
      000458 00 08                10286 	.dw	Sstm8s_tim1$TIM1_ICInit$474-Sstm8s_tim1$TIM1_ICInit$472
      00045A 03                   10287 	.db	3
      00045B 03                   10288 	.sleb128	3
      00045C 01                   10289 	.db	1
      00045D 09                   10290 	.db	9
      00045E 00 0E                10291 	.dw	Sstm8s_tim1$TIM1_ICInit$479-Sstm8s_tim1$TIM1_ICInit$474
      000460 03                   10292 	.db	3
      000461 04                   10293 	.sleb128	4
      000462 01                   10294 	.db	1
      000463 09                   10295 	.db	9
      000464 00 0A                10296 	.dw	Sstm8s_tim1$TIM1_ICInit$483-Sstm8s_tim1$TIM1_ICInit$479
      000466 03                   10297 	.db	3
      000467 02                   10298 	.sleb128	2
      000468 01                   10299 	.db	1
      000469 09                   10300 	.db	9
      00046A 00 08                10301 	.dw	Sstm8s_tim1$TIM1_ICInit$485-Sstm8s_tim1$TIM1_ICInit$483
      00046C 03                   10302 	.db	3
      00046D 03                   10303 	.sleb128	3
      00046E 01                   10304 	.db	1
      00046F 09                   10305 	.db	9
      000470 00 0E                10306 	.dw	Sstm8s_tim1$TIM1_ICInit$490-Sstm8s_tim1$TIM1_ICInit$485
      000472 03                   10307 	.db	3
      000473 04                   10308 	.sleb128	4
      000474 01                   10309 	.db	1
      000475 09                   10310 	.db	9
      000476 00 0A                10311 	.dw	Sstm8s_tim1$TIM1_ICInit$495-Sstm8s_tim1$TIM1_ICInit$490
      000478 03                   10312 	.db	3
      000479 05                   10313 	.sleb128	5
      00047A 01                   10314 	.db	1
      00047B 09                   10315 	.db	9
      00047C 00 0E                10316 	.dw	Sstm8s_tim1$TIM1_ICInit$500-Sstm8s_tim1$TIM1_ICInit$495
      00047E 03                   10317 	.db	3
      00047F 04                   10318 	.sleb128	4
      000480 01                   10319 	.db	1
      000481 09                   10320 	.db	9
      000482 00 07                10321 	.dw	Sstm8s_tim1$TIM1_ICInit$504-Sstm8s_tim1$TIM1_ICInit$500
      000484 03                   10322 	.db	3
      000485 02                   10323 	.sleb128	2
      000486 01                   10324 	.db	1
      000487 09                   10325 	.db	9
      000488 00 02                10326 	.dw	1+Sstm8s_tim1$TIM1_ICInit$506-Sstm8s_tim1$TIM1_ICInit$504
      00048A 00                   10327 	.db	0
      00048B 01                   10328 	.uleb128	1
      00048C 01                   10329 	.db	1
      00048D 00                   10330 	.db	0
      00048E 05                   10331 	.uleb128	5
      00048F 02                   10332 	.db	2
      000490 00 00r08r27          10333 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$508)
      000494 03                   10334 	.db	3
      000495 E7 03                10335 	.sleb128	487
      000497 01                   10336 	.db	1
      000498 09                   10337 	.db	9
      000499 00 01                10338 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$511-Sstm8s_tim1$TIM1_PWMIConfig$508
      00049B 03                   10339 	.db	3
      00049C 0A                   10340 	.sleb128	10
      00049D 01                   10341 	.db	1
      00049E 09                   10342 	.db	9
      00049F 00 1E                10343 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$519-Sstm8s_tim1$TIM1_PWMIConfig$511
      0004A1 03                   10344 	.db	3
      0004A2 01                   10345 	.sleb128	1
      0004A3 01                   10346 	.db	1
      0004A4 09                   10347 	.db	9
      0004A5 00 2B                10348 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$527-Sstm8s_tim1$TIM1_PWMIConfig$519
      0004A7 03                   10349 	.db	3
      0004A8 01                   10350 	.sleb128	1
      0004A9 01                   10351 	.db	1
      0004AA 09                   10352 	.db	9
      0004AB 00 36                10353 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$537-Sstm8s_tim1$TIM1_PWMIConfig$527
      0004AD 03                   10354 	.db	3
      0004AE 01                   10355 	.sleb128	1
      0004AF 01                   10356 	.db	1
      0004B0 09                   10357 	.db	9
      0004B1 00 31                10358 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$547-Sstm8s_tim1$TIM1_PWMIConfig$537
      0004B3 03                   10359 	.db	3
      0004B4 03                   10360 	.sleb128	3
      0004B5 01                   10361 	.db	1
      0004B6 09                   10362 	.db	9
      0004B7 00 07                10363 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$549-Sstm8s_tim1$TIM1_PWMIConfig$547
      0004B9 03                   10364 	.db	3
      0004BA 02                   10365 	.sleb128	2
      0004BB 01                   10366 	.db	1
      0004BC 09                   10367 	.db	9
      0004BD 00 07                10368 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$552-Sstm8s_tim1$TIM1_PWMIConfig$549
      0004BF 03                   10369 	.db	3
      0004C0 04                   10370 	.sleb128	4
      0004C1 01                   10371 	.db	1
      0004C2 09                   10372 	.db	9
      0004C3 00 02                10373 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$554-Sstm8s_tim1$TIM1_PWMIConfig$552
      0004C5 03                   10374 	.db	3
      0004C6 04                   10375 	.sleb128	4
      0004C7 01                   10376 	.db	1
      0004C8 09                   10377 	.db	9
      0004C9 00 08                10378 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$556-Sstm8s_tim1$TIM1_PWMIConfig$554
      0004CB 03                   10379 	.db	3
      0004CC 02                   10380 	.sleb128	2
      0004CD 01                   10381 	.db	1
      0004CE 09                   10382 	.db	9
      0004CF 00 07                10383 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$559-Sstm8s_tim1$TIM1_PWMIConfig$556
      0004D1 03                   10384 	.db	3
      0004D2 04                   10385 	.sleb128	4
      0004D3 01                   10386 	.db	1
      0004D4 09                   10387 	.db	9
      0004D5 00 04                10388 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$561-Sstm8s_tim1$TIM1_PWMIConfig$559
      0004D7 03                   10389 	.db	3
      0004D8 03                   10390 	.sleb128	3
      0004D9 01                   10391 	.db	1
      0004DA 09                   10392 	.db	9
      0004DB 00 07                10393 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$563-Sstm8s_tim1$TIM1_PWMIConfig$561
      0004DD 03                   10394 	.db	3
      0004DE 03                   10395 	.sleb128	3
      0004DF 01                   10396 	.db	1
      0004E0 09                   10397 	.db	9
      0004E1 00 0E                10398 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$568-Sstm8s_tim1$TIM1_PWMIConfig$563
      0004E3 03                   10399 	.db	3
      0004E4 04                   10400 	.sleb128	4
      0004E5 01                   10401 	.db	1
      0004E6 09                   10402 	.db	9
      0004E7 00 07                10403 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$571-Sstm8s_tim1$TIM1_PWMIConfig$568
      0004E9 03                   10404 	.db	3
      0004EA 03                   10405 	.sleb128	3
      0004EB 01                   10406 	.db	1
      0004EC 09                   10407 	.db	9
      0004ED 00 0E                10408 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$576-Sstm8s_tim1$TIM1_PWMIConfig$571
      0004EF 03                   10409 	.db	3
      0004F0 03                   10410 	.sleb128	3
      0004F1 01                   10411 	.db	1
      0004F2 09                   10412 	.db	9
      0004F3 00 0A                10413 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$581-Sstm8s_tim1$TIM1_PWMIConfig$576
      0004F5 03                   10414 	.db	3
      0004F6 05                   10415 	.sleb128	5
      0004F7 01                   10416 	.db	1
      0004F8 09                   10417 	.db	9
      0004F9 00 0E                10418 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$586-Sstm8s_tim1$TIM1_PWMIConfig$581
      0004FB 03                   10419 	.db	3
      0004FC 04                   10420 	.sleb128	4
      0004FD 01                   10421 	.db	1
      0004FE 09                   10422 	.db	9
      0004FF 00 07                10423 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$589-Sstm8s_tim1$TIM1_PWMIConfig$586
      000501 03                   10424 	.db	3
      000502 03                   10425 	.sleb128	3
      000503 01                   10426 	.db	1
      000504 09                   10427 	.db	9
      000505 00 0E                10428 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$594-Sstm8s_tim1$TIM1_PWMIConfig$589
      000507 03                   10429 	.db	3
      000508 03                   10430 	.sleb128	3
      000509 01                   10431 	.db	1
      00050A 09                   10432 	.db	9
      00050B 00 07                10433 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$598-Sstm8s_tim1$TIM1_PWMIConfig$594
      00050D 03                   10434 	.db	3
      00050E 02                   10435 	.sleb128	2
      00050F 01                   10436 	.db	1
      000510 09                   10437 	.db	9
      000511 00 02                10438 	.dw	1+Sstm8s_tim1$TIM1_PWMIConfig$600-Sstm8s_tim1$TIM1_PWMIConfig$598
      000513 00                   10439 	.db	0
      000514 01                   10440 	.uleb128	1
      000515 01                   10441 	.db	1
      000516 00                   10442 	.db	0
      000517 05                   10443 	.uleb128	5
      000518 02                   10444 	.db	2
      000519 00 00r09r5B          10445 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$602)
      00051D 03                   10446 	.db	3
      00051E B0 04                10447 	.sleb128	560
      000520 01                   10448 	.db	1
      000521 09                   10449 	.db	9
      000522 00 00                10450 	.dw	Sstm8s_tim1$TIM1_Cmd$604-Sstm8s_tim1$TIM1_Cmd$602
      000524 03                   10451 	.db	3
      000525 03                   10452 	.sleb128	3
      000526 01                   10453 	.db	1
      000527 09                   10454 	.db	9
      000528 00 1E                10455 	.dw	Sstm8s_tim1$TIM1_Cmd$612-Sstm8s_tim1$TIM1_Cmd$604
      00052A 03                   10456 	.db	3
      00052B 05                   10457 	.sleb128	5
      00052C 01                   10458 	.db	1
      00052D 09                   10459 	.db	9
      00052E 00 03                10460 	.dw	Sstm8s_tim1$TIM1_Cmd$613-Sstm8s_tim1$TIM1_Cmd$612
      000530 03                   10461 	.db	3
      000531 7E                   10462 	.sleb128	-2
      000532 01                   10463 	.db	1
      000533 09                   10464 	.db	9
      000534 00 07                10465 	.dw	Sstm8s_tim1$TIM1_Cmd$615-Sstm8s_tim1$TIM1_Cmd$613
      000536 03                   10466 	.db	3
      000537 02                   10467 	.sleb128	2
      000538 01                   10468 	.db	1
      000539 09                   10469 	.db	9
      00053A 00 08                10470 	.dw	Sstm8s_tim1$TIM1_Cmd$618-Sstm8s_tim1$TIM1_Cmd$615
      00053C 03                   10471 	.db	3
      00053D 04                   10472 	.sleb128	4
      00053E 01                   10473 	.db	1
      00053F 09                   10474 	.db	9
      000540 00 05                10475 	.dw	Sstm8s_tim1$TIM1_Cmd$620-Sstm8s_tim1$TIM1_Cmd$618
      000542 03                   10476 	.db	3
      000543 02                   10477 	.sleb128	2
      000544 01                   10478 	.db	1
      000545 09                   10479 	.db	9
      000546 00 01                10480 	.dw	1+Sstm8s_tim1$TIM1_Cmd$621-Sstm8s_tim1$TIM1_Cmd$620
      000548 00                   10481 	.db	0
      000549 01                   10482 	.uleb128	1
      00054A 01                   10483 	.db	1
      00054B 00                   10484 	.db	0
      00054C 05                   10485 	.uleb128	5
      00054D 02                   10486 	.db	2
      00054E 00 00r09r91          10487 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$623)
      000552 03                   10488 	.db	3
      000553 C6 04                10489 	.sleb128	582
      000555 01                   10490 	.db	1
      000556 09                   10491 	.db	9
      000557 00 00                10492 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$625-Sstm8s_tim1$TIM1_CtrlPWMOutputs$623
      000559 03                   10493 	.db	3
      00055A 03                   10494 	.sleb128	3
      00055B 01                   10495 	.db	1
      00055C 09                   10496 	.db	9
      00055D 00 1E                10497 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$633-Sstm8s_tim1$TIM1_CtrlPWMOutputs$625
      00055F 03                   10498 	.db	3
      000560 06                   10499 	.sleb128	6
      000561 01                   10500 	.db	1
      000562 09                   10501 	.db	9
      000563 00 03                10502 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$634-Sstm8s_tim1$TIM1_CtrlPWMOutputs$633
      000565 03                   10503 	.db	3
      000566 7E                   10504 	.sleb128	-2
      000567 01                   10505 	.db	1
      000568 09                   10506 	.db	9
      000569 00 07                10507 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$636-Sstm8s_tim1$TIM1_CtrlPWMOutputs$634
      00056B 03                   10508 	.db	3
      00056C 02                   10509 	.sleb128	2
      00056D 01                   10510 	.db	1
      00056E 09                   10511 	.db	9
      00056F 00 08                10512 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$639-Sstm8s_tim1$TIM1_CtrlPWMOutputs$636
      000571 03                   10513 	.db	3
      000572 04                   10514 	.sleb128	4
      000573 01                   10515 	.db	1
      000574 09                   10516 	.db	9
      000575 00 05                10517 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$641-Sstm8s_tim1$TIM1_CtrlPWMOutputs$639
      000577 03                   10518 	.db	3
      000578 02                   10519 	.sleb128	2
      000579 01                   10520 	.db	1
      00057A 09                   10521 	.db	9
      00057B 00 01                10522 	.dw	1+Sstm8s_tim1$TIM1_CtrlPWMOutputs$642-Sstm8s_tim1$TIM1_CtrlPWMOutputs$641
      00057D 00                   10523 	.db	0
      00057E 01                   10524 	.uleb128	1
      00057F 01                   10525 	.db	1
      000580 00                   10526 	.db	0
      000581 05                   10527 	.uleb128	5
      000582 02                   10528 	.db	2
      000583 00 00r09rC7          10529 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$644)
      000587 03                   10530 	.db	3
      000588 E8 04                10531 	.sleb128	616
      00058A 01                   10532 	.db	1
      00058B 09                   10533 	.db	9
      00058C 00 01                10534 	.dw	Sstm8s_tim1$TIM1_ITConfig$647-Sstm8s_tim1$TIM1_ITConfig$644
      00058E 03                   10535 	.db	3
      00058F 03                   10536 	.sleb128	3
      000590 01                   10537 	.db	1
      000591 09                   10538 	.db	9
      000592 00 16                10539 	.dw	Sstm8s_tim1$TIM1_ITConfig$654-Sstm8s_tim1$TIM1_ITConfig$647
      000594 03                   10540 	.db	3
      000595 01                   10541 	.sleb128	1
      000596 01                   10542 	.db	1
      000597 09                   10543 	.db	9
      000598 00 1E                10544 	.dw	Sstm8s_tim1$TIM1_ITConfig$662-Sstm8s_tim1$TIM1_ITConfig$654
      00059A 03                   10545 	.db	3
      00059B 05                   10546 	.sleb128	5
      00059C 01                   10547 	.db	1
      00059D 09                   10548 	.db	9
      00059E 00 03                10549 	.dw	Sstm8s_tim1$TIM1_ITConfig$663-Sstm8s_tim1$TIM1_ITConfig$662
      0005A0 03                   10550 	.db	3
      0005A1 7D                   10551 	.sleb128	-3
      0005A2 01                   10552 	.db	1
      0005A3 09                   10553 	.db	9
      0005A4 00 07                10554 	.dw	Sstm8s_tim1$TIM1_ITConfig$665-Sstm8s_tim1$TIM1_ITConfig$663
      0005A6 03                   10555 	.db	3
      0005A7 03                   10556 	.sleb128	3
      0005A8 01                   10557 	.db	1
      0005A9 09                   10558 	.db	9
      0005AA 00 08                10559 	.dw	Sstm8s_tim1$TIM1_ITConfig$668-Sstm8s_tim1$TIM1_ITConfig$665
      0005AC 03                   10560 	.db	3
      0005AD 05                   10561 	.sleb128	5
      0005AE 01                   10562 	.db	1
      0005AF 09                   10563 	.db	9
      0005B0 00 0C                10564 	.dw	Sstm8s_tim1$TIM1_ITConfig$672-Sstm8s_tim1$TIM1_ITConfig$668
      0005B2 03                   10565 	.db	3
      0005B3 02                   10566 	.sleb128	2
      0005B4 01                   10567 	.db	1
      0005B5 09                   10568 	.db	9
      0005B6 00 02                10569 	.dw	1+Sstm8s_tim1$TIM1_ITConfig$674-Sstm8s_tim1$TIM1_ITConfig$672
      0005B8 00                   10570 	.db	0
      0005B9 01                   10571 	.uleb128	1
      0005BA 01                   10572 	.db	1
      0005BB 00                   10573 	.db	0
      0005BC 05                   10574 	.uleb128	5
      0005BD 02                   10575 	.db	2
      0005BE 00 00r0Ar1C          10576 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$676)
      0005C2 03                   10577 	.db	3
      0005C3 FF 04                10578 	.sleb128	639
      0005C5 01                   10579 	.db	1
      0005C6 09                   10580 	.db	9
      0005C7 00 00                10581 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$678-Sstm8s_tim1$TIM1_InternalClockConfig$676
      0005C9 03                   10582 	.db	3
      0005CA 03                   10583 	.sleb128	3
      0005CB 01                   10584 	.db	1
      0005CC 09                   10585 	.db	9
      0005CD 00 08                10586 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$679-Sstm8s_tim1$TIM1_InternalClockConfig$678
      0005CF 03                   10587 	.db	3
      0005D0 01                   10588 	.sleb128	1
      0005D1 01                   10589 	.db	1
      0005D2 09                   10590 	.db	9
      0005D3 00 01                10591 	.dw	1+Sstm8s_tim1$TIM1_InternalClockConfig$680-Sstm8s_tim1$TIM1_InternalClockConfig$679
      0005D5 00                   10592 	.db	0
      0005D6 01                   10593 	.uleb128	1
      0005D7 01                   10594 	.db	1
      0005D8 00                   10595 	.db	0
      0005D9 05                   10596 	.uleb128	5
      0005DA 02                   10597 	.db	2
      0005DB 00 00r0Ar25          10598 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$682)
      0005DF 03                   10599 	.db	3
      0005E0 95 05                10600 	.sleb128	661
      0005E2 01                   10601 	.db	1
      0005E3 09                   10602 	.db	9
      0005E4 00 00                10603 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$684-Sstm8s_tim1$TIM1_ETRClockMode1Config$682
      0005E6 03                   10604 	.db	3
      0005E7 05                   10605 	.sleb128	5
      0005E8 01                   10606 	.db	1
      0005E9 09                   10607 	.db	9
      0005EA 00 31                10608 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$694-Sstm8s_tim1$TIM1_ETRClockMode1Config$684
      0005EC 03                   10609 	.db	3
      0005ED 01                   10610 	.sleb128	1
      0005EE 01                   10611 	.db	1
      0005EF 09                   10612 	.db	9
      0005F0 00 1F                10613 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$702-Sstm8s_tim1$TIM1_ETRClockMode1Config$694
      0005F2 03                   10614 	.db	3
      0005F3 03                   10615 	.sleb128	3
      0005F4 01                   10616 	.db	1
      0005F5 09                   10617 	.db	9
      0005F6 00 0E                10618 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$707-Sstm8s_tim1$TIM1_ETRClockMode1Config$702
      0005F8 03                   10619 	.db	3
      0005F9 03                   10620 	.sleb128	3
      0005FA 01                   10621 	.db	1
      0005FB 09                   10622 	.db	9
      0005FC 00 0A                10623 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$708-Sstm8s_tim1$TIM1_ETRClockMode1Config$707
      0005FE 03                   10624 	.db	3
      0005FF 02                   10625 	.sleb128	2
      000600 01                   10626 	.db	1
      000601 09                   10627 	.db	9
      000602 00 01                10628 	.dw	1+Sstm8s_tim1$TIM1_ETRClockMode1Config$709-Sstm8s_tim1$TIM1_ETRClockMode1Config$708
      000604 00                   10629 	.db	0
      000605 01                   10630 	.uleb128	1
      000606 01                   10631 	.db	1
      000607 00                   10632 	.db	0
      000608 05                   10633 	.uleb128	5
      000609 02                   10634 	.db	2
      00060A 00 00r0Ar8E          10635 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$711)
      00060E 03                   10636 	.db	3
      00060F B5 05                10637 	.sleb128	693
      000611 01                   10638 	.db	1
      000612 09                   10639 	.db	9
      000613 00 00                10640 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$713-Sstm8s_tim1$TIM1_ETRClockMode2Config$711
      000615 03                   10641 	.db	3
      000616 05                   10642 	.sleb128	5
      000617 01                   10643 	.db	1
      000618 09                   10644 	.db	9
      000619 00 31                10645 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$723-Sstm8s_tim1$TIM1_ETRClockMode2Config$713
      00061B 03                   10646 	.db	3
      00061C 01                   10647 	.sleb128	1
      00061D 01                   10648 	.db	1
      00061E 09                   10649 	.db	9
      00061F 00 1F                10650 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$731-Sstm8s_tim1$TIM1_ETRClockMode2Config$723
      000621 03                   10651 	.db	3
      000622 03                   10652 	.sleb128	3
      000623 01                   10653 	.db	1
      000624 09                   10654 	.db	9
      000625 00 0E                10655 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$736-Sstm8s_tim1$TIM1_ETRClockMode2Config$731
      000627 03                   10656 	.db	3
      000628 03                   10657 	.sleb128	3
      000629 01                   10658 	.db	1
      00062A 09                   10659 	.db	9
      00062B 00 08                10660 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$737-Sstm8s_tim1$TIM1_ETRClockMode2Config$736
      00062D 03                   10661 	.db	3
      00062E 01                   10662 	.sleb128	1
      00062F 01                   10663 	.db	1
      000630 09                   10664 	.db	9
      000631 00 01                10665 	.dw	1+Sstm8s_tim1$TIM1_ETRClockMode2Config$738-Sstm8s_tim1$TIM1_ETRClockMode2Config$737
      000633 00                   10666 	.db	0
      000634 01                   10667 	.uleb128	1
      000635 01                   10668 	.db	1
      000636 00                   10669 	.db	0
      000637 05                   10670 	.uleb128	5
      000638 02                   10671 	.db	2
      000639 00 00r0ArF5          10672 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$740)
      00063D 03                   10673 	.db	3
      00063E D4 05                10674 	.sleb128	724
      000640 01                   10675 	.db	1
      000641 09                   10676 	.db	9
      000642 00 01                10677 	.dw	Sstm8s_tim1$TIM1_ETRConfig$743-Sstm8s_tim1$TIM1_ETRConfig$740
      000644 03                   10678 	.db	3
      000645 05                   10679 	.sleb128	5
      000646 01                   10680 	.db	1
      000647 09                   10681 	.db	9
      000648 00 18                10682 	.dw	Sstm8s_tim1$TIM1_ETRConfig$750-Sstm8s_tim1$TIM1_ETRConfig$743
      00064A 03                   10683 	.db	3
      00064B 02                   10684 	.sleb128	2
      00064C 01                   10685 	.db	1
      00064D 09                   10686 	.db	9
      00064E 00 09                10687 	.dw	Sstm8s_tim1$TIM1_ETRConfig$751-Sstm8s_tim1$TIM1_ETRConfig$750
      000650 03                   10688 	.db	3
      000651 01                   10689 	.sleb128	1
      000652 01                   10690 	.db	1
      000653 09                   10691 	.db	9
      000654 00 07                10692 	.dw	Sstm8s_tim1$TIM1_ETRConfig$752-Sstm8s_tim1$TIM1_ETRConfig$751
      000656 03                   10693 	.db	3
      000657 01                   10694 	.sleb128	1
      000658 01                   10695 	.db	1
      000659 09                   10696 	.db	9
      00065A 00 02                10697 	.dw	1+Sstm8s_tim1$TIM1_ETRConfig$754-Sstm8s_tim1$TIM1_ETRConfig$752
      00065C 00                   10698 	.db	0
      00065D 01                   10699 	.uleb128	1
      00065E 01                   10700 	.db	1
      00065F 00                   10701 	.db	0
      000660 05                   10702 	.uleb128	5
      000661 02                   10703 	.db	2
      000662 00 00r0Br20          10704 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$756)
      000666 03                   10705 	.db	3
      000667 EE 05                10706 	.sleb128	750
      000669 01                   10707 	.db	1
      00066A 09                   10708 	.db	9
      00066B 00 01                10709 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$759-Sstm8s_tim1$TIM1_TIxExternalClockConfig$756
      00066D 03                   10710 	.db	3
      00066E 05                   10711 	.sleb128	5
      00066F 01                   10712 	.db	1
      000670 09                   10713 	.db	9
      000671 00 37                10714 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$769-Sstm8s_tim1$TIM1_TIxExternalClockConfig$759
      000673 03                   10715 	.db	3
      000674 01                   10716 	.sleb128	1
      000675 01                   10717 	.db	1
      000676 09                   10718 	.db	9
      000677 00 1E                10719 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$777-Sstm8s_tim1$TIM1_TIxExternalClockConfig$769
      000679 03                   10720 	.db	3
      00067A 01                   10721 	.sleb128	1
      00067B 01                   10722 	.db	1
      00067C 09                   10723 	.db	9
      00067D 00 18                10724 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$784-Sstm8s_tim1$TIM1_TIxExternalClockConfig$777
      00067F 03                   10725 	.db	3
      000680 03                   10726 	.sleb128	3
      000681 01                   10727 	.db	1
      000682 09                   10728 	.db	9
      000683 00 08                10729 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$786-Sstm8s_tim1$TIM1_TIxExternalClockConfig$784
      000685 03                   10730 	.db	3
      000686 02                   10731 	.sleb128	2
      000687 01                   10732 	.db	1
      000688 09                   10733 	.db	9
      000689 00 10                10734 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$793-Sstm8s_tim1$TIM1_TIxExternalClockConfig$786
      00068B 03                   10735 	.db	3
      00068C 04                   10736 	.sleb128	4
      00068D 01                   10737 	.db	1
      00068E 09                   10738 	.db	9
      00068F 00 0D                10739 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$799-Sstm8s_tim1$TIM1_TIxExternalClockConfig$793
      000691 03                   10740 	.db	3
      000692 04                   10741 	.sleb128	4
      000693 01                   10742 	.db	1
      000694 09                   10743 	.db	9
      000695 00 07                10744 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$802-Sstm8s_tim1$TIM1_TIxExternalClockConfig$799
      000697 03                   10745 	.db	3
      000698 03                   10746 	.sleb128	3
      000699 01                   10747 	.db	1
      00069A 09                   10748 	.db	9
      00069B 00 08                10749 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$803-Sstm8s_tim1$TIM1_TIxExternalClockConfig$802
      00069D 03                   10750 	.db	3
      00069E 01                   10751 	.sleb128	1
      00069F 01                   10752 	.db	1
      0006A0 09                   10753 	.db	9
      0006A1 00 02                10754 	.dw	1+Sstm8s_tim1$TIM1_TIxExternalClockConfig$805-Sstm8s_tim1$TIM1_TIxExternalClockConfig$803
      0006A3 00                   10755 	.db	0
      0006A4 01                   10756 	.uleb128	1
      0006A5 01                   10757 	.db	1
      0006A6 00                   10758 	.db	0
      0006A7 05                   10759 	.uleb128	5
      0006A8 02                   10760 	.db	2
      0006A9 00 00r0BrC4          10761 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$807)
      0006AD 03                   10762 	.db	3
      0006AE 92 06                10763 	.sleb128	786
      0006B0 01                   10764 	.db	1
      0006B1 09                   10765 	.db	9
      0006B2 00 00                10766 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$809-Sstm8s_tim1$TIM1_SelectInputTrigger$807
      0006B4 03                   10767 	.db	3
      0006B5 03                   10768 	.sleb128	3
      0006B6 01                   10769 	.db	1
      0006B7 09                   10770 	.db	9
      0006B8 00 43                10771 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$821-Sstm8s_tim1$TIM1_SelectInputTrigger$809
      0006BA 03                   10772 	.db	3
      0006BB 03                   10773 	.sleb128	3
      0006BC 01                   10774 	.db	1
      0006BD 09                   10775 	.db	9
      0006BE 00 0A                10776 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$822-Sstm8s_tim1$TIM1_SelectInputTrigger$821
      0006C0 03                   10777 	.db	3
      0006C1 01                   10778 	.sleb128	1
      0006C2 01                   10779 	.db	1
      0006C3 09                   10780 	.db	9
      0006C4 00 01                10781 	.dw	1+Sstm8s_tim1$TIM1_SelectInputTrigger$823-Sstm8s_tim1$TIM1_SelectInputTrigger$822
      0006C6 00                   10782 	.db	0
      0006C7 01                   10783 	.uleb128	1
      0006C8 01                   10784 	.db	1
      0006C9 00                   10785 	.db	0
      0006CA 05                   10786 	.uleb128	5
      0006CB 02                   10787 	.db	2
      0006CC 00 00r0Cr12          10788 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$825)
      0006D0 03                   10789 	.db	3
      0006D1 A2 06                10790 	.sleb128	802
      0006D3 01                   10791 	.db	1
      0006D4 09                   10792 	.db	9
      0006D5 00 00                10793 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$827-Sstm8s_tim1$TIM1_UpdateDisableConfig$825
      0006D7 03                   10794 	.db	3
      0006D8 03                   10795 	.sleb128	3
      0006D9 01                   10796 	.db	1
      0006DA 09                   10797 	.db	9
      0006DB 00 1E                10798 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$835-Sstm8s_tim1$TIM1_UpdateDisableConfig$827
      0006DD 03                   10799 	.db	3
      0006DE 05                   10800 	.sleb128	5
      0006DF 01                   10801 	.db	1
      0006E0 09                   10802 	.db	9
      0006E1 00 03                10803 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$836-Sstm8s_tim1$TIM1_UpdateDisableConfig$835
      0006E3 03                   10804 	.db	3
      0006E4 7E                   10805 	.sleb128	-2
      0006E5 01                   10806 	.db	1
      0006E6 09                   10807 	.db	9
      0006E7 00 07                10808 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$838-Sstm8s_tim1$TIM1_UpdateDisableConfig$836
      0006E9 03                   10809 	.db	3
      0006EA 02                   10810 	.sleb128	2
      0006EB 01                   10811 	.db	1
      0006EC 09                   10812 	.db	9
      0006ED 00 08                10813 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$841-Sstm8s_tim1$TIM1_UpdateDisableConfig$838
      0006EF 03                   10814 	.db	3
      0006F0 04                   10815 	.sleb128	4
      0006F1 01                   10816 	.db	1
      0006F2 09                   10817 	.db	9
      0006F3 00 05                10818 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$843-Sstm8s_tim1$TIM1_UpdateDisableConfig$841
      0006F5 03                   10819 	.db	3
      0006F6 02                   10820 	.sleb128	2
      0006F7 01                   10821 	.db	1
      0006F8 09                   10822 	.db	9
      0006F9 00 01                10823 	.dw	1+Sstm8s_tim1$TIM1_UpdateDisableConfig$844-Sstm8s_tim1$TIM1_UpdateDisableConfig$843
      0006FB 00                   10824 	.db	0
      0006FC 01                   10825 	.uleb128	1
      0006FD 01                   10826 	.db	1
      0006FE 00                   10827 	.db	0
      0006FF 05                   10828 	.uleb128	5
      000700 02                   10829 	.db	2
      000701 00 00r0Cr48          10830 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$846)
      000705 03                   10831 	.db	3
      000706 BA 06                10832 	.sleb128	826
      000708 01                   10833 	.db	1
      000709 09                   10834 	.db	9
      00070A 00 00                10835 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$848-Sstm8s_tim1$TIM1_UpdateRequestConfig$846
      00070C 03                   10836 	.db	3
      00070D 03                   10837 	.sleb128	3
      00070E 01                   10838 	.db	1
      00070F 09                   10839 	.db	9
      000710 00 1E                10840 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$856-Sstm8s_tim1$TIM1_UpdateRequestConfig$848
      000712 03                   10841 	.db	3
      000713 05                   10842 	.sleb128	5
      000714 01                   10843 	.db	1
      000715 09                   10844 	.db	9
      000716 00 03                10845 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$857-Sstm8s_tim1$TIM1_UpdateRequestConfig$856
      000718 03                   10846 	.db	3
      000719 7E                   10847 	.sleb128	-2
      00071A 01                   10848 	.db	1
      00071B 09                   10849 	.db	9
      00071C 00 07                10850 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$859-Sstm8s_tim1$TIM1_UpdateRequestConfig$857
      00071E 03                   10851 	.db	3
      00071F 02                   10852 	.sleb128	2
      000720 01                   10853 	.db	1
      000721 09                   10854 	.db	9
      000722 00 08                10855 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$862-Sstm8s_tim1$TIM1_UpdateRequestConfig$859
      000724 03                   10856 	.db	3
      000725 04                   10857 	.sleb128	4
      000726 01                   10858 	.db	1
      000727 09                   10859 	.db	9
      000728 00 05                10860 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$864-Sstm8s_tim1$TIM1_UpdateRequestConfig$862
      00072A 03                   10861 	.db	3
      00072B 02                   10862 	.sleb128	2
      00072C 01                   10863 	.db	1
      00072D 09                   10864 	.db	9
      00072E 00 01                10865 	.dw	1+Sstm8s_tim1$TIM1_UpdateRequestConfig$865-Sstm8s_tim1$TIM1_UpdateRequestConfig$864
      000730 00                   10866 	.db	0
      000731 01                   10867 	.uleb128	1
      000732 01                   10868 	.db	1
      000733 00                   10869 	.db	0
      000734 05                   10870 	.uleb128	5
      000735 02                   10871 	.db	2
      000736 00 00r0Cr7E          10872 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$867)
      00073A 03                   10873 	.db	3
      00073B D0 06                10874 	.sleb128	848
      00073D 01                   10875 	.db	1
      00073E 09                   10876 	.db	9
      00073F 00 00                10877 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$869-Sstm8s_tim1$TIM1_SelectHallSensor$867
      000741 03                   10878 	.db	3
      000742 03                   10879 	.sleb128	3
      000743 01                   10880 	.db	1
      000744 09                   10881 	.db	9
      000745 00 1E                10882 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$877-Sstm8s_tim1$TIM1_SelectHallSensor$869
      000747 03                   10883 	.db	3
      000748 05                   10884 	.sleb128	5
      000749 01                   10885 	.db	1
      00074A 09                   10886 	.db	9
      00074B 00 03                10887 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$878-Sstm8s_tim1$TIM1_SelectHallSensor$877
      00074D 03                   10888 	.db	3
      00074E 7E                   10889 	.sleb128	-2
      00074F 01                   10890 	.db	1
      000750 09                   10891 	.db	9
      000751 00 07                10892 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$880-Sstm8s_tim1$TIM1_SelectHallSensor$878
      000753 03                   10893 	.db	3
      000754 02                   10894 	.sleb128	2
      000755 01                   10895 	.db	1
      000756 09                   10896 	.db	9
      000757 00 08                10897 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$883-Sstm8s_tim1$TIM1_SelectHallSensor$880
      000759 03                   10898 	.db	3
      00075A 04                   10899 	.sleb128	4
      00075B 01                   10900 	.db	1
      00075C 09                   10901 	.db	9
      00075D 00 05                10902 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$885-Sstm8s_tim1$TIM1_SelectHallSensor$883
      00075F 03                   10903 	.db	3
      000760 02                   10904 	.sleb128	2
      000761 01                   10905 	.db	1
      000762 09                   10906 	.db	9
      000763 00 01                10907 	.dw	1+Sstm8s_tim1$TIM1_SelectHallSensor$886-Sstm8s_tim1$TIM1_SelectHallSensor$885
      000765 00                   10908 	.db	0
      000766 01                   10909 	.uleb128	1
      000767 01                   10910 	.db	1
      000768 00                   10911 	.db	0
      000769 05                   10912 	.uleb128	5
      00076A 02                   10913 	.db	2
      00076B 00 00r0CrB4          10914 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$888)
      00076F 03                   10915 	.db	3
      000770 E8 06                10916 	.sleb128	872
      000772 01                   10917 	.db	1
      000773 09                   10918 	.db	9
      000774 00 00                10919 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$890-Sstm8s_tim1$TIM1_SelectOnePulseMode$888
      000776 03                   10920 	.db	3
      000777 03                   10921 	.sleb128	3
      000778 01                   10922 	.db	1
      000779 09                   10923 	.db	9
      00077A 00 1E                10924 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$898-Sstm8s_tim1$TIM1_SelectOnePulseMode$890
      00077C 03                   10925 	.db	3
      00077D 05                   10926 	.sleb128	5
      00077E 01                   10927 	.db	1
      00077F 09                   10928 	.db	9
      000780 00 03                10929 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$899-Sstm8s_tim1$TIM1_SelectOnePulseMode$898
      000782 03                   10930 	.db	3
      000783 7E                   10931 	.sleb128	-2
      000784 01                   10932 	.db	1
      000785 09                   10933 	.db	9
      000786 00 07                10934 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$901-Sstm8s_tim1$TIM1_SelectOnePulseMode$899
      000788 03                   10935 	.db	3
      000789 02                   10936 	.sleb128	2
      00078A 01                   10937 	.db	1
      00078B 09                   10938 	.db	9
      00078C 00 08                10939 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$904-Sstm8s_tim1$TIM1_SelectOnePulseMode$901
      00078E 03                   10940 	.db	3
      00078F 04                   10941 	.sleb128	4
      000790 01                   10942 	.db	1
      000791 09                   10943 	.db	9
      000792 00 05                10944 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$906-Sstm8s_tim1$TIM1_SelectOnePulseMode$904
      000794 03                   10945 	.db	3
      000795 03                   10946 	.sleb128	3
      000796 01                   10947 	.db	1
      000797 09                   10948 	.db	9
      000798 00 01                10949 	.dw	1+Sstm8s_tim1$TIM1_SelectOnePulseMode$907-Sstm8s_tim1$TIM1_SelectOnePulseMode$906
      00079A 00                   10950 	.db	0
      00079B 01                   10951 	.uleb128	1
      00079C 01                   10952 	.db	1
      00079D 00                   10953 	.db	0
      00079E 05                   10954 	.uleb128	5
      00079F 02                   10955 	.db	2
      0007A0 00 00r0CrEA          10956 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$909)
      0007A4 03                   10957 	.db	3
      0007A5 86 07                10958 	.sleb128	902
      0007A7 01                   10959 	.db	1
      0007A8 09                   10960 	.db	9
      0007A9 00 00                10961 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$911-Sstm8s_tim1$TIM1_SelectOutputTrigger$909
      0007AB 03                   10962 	.db	3
      0007AC 03                   10963 	.sleb128	3
      0007AD 01                   10964 	.db	1
      0007AE 09                   10965 	.db	9
      0007AF 00 4C                10966 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$924-Sstm8s_tim1$TIM1_SelectOutputTrigger$911
      0007B1 03                   10967 	.db	3
      0007B2 03                   10968 	.sleb128	3
      0007B3 01                   10969 	.db	1
      0007B4 09                   10970 	.db	9
      0007B5 00 05                10971 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$925-Sstm8s_tim1$TIM1_SelectOutputTrigger$924
      0007B7 03                   10972 	.db	3
      0007B8 01                   10973 	.sleb128	1
      0007B9 01                   10974 	.db	1
      0007BA 09                   10975 	.db	9
      0007BB 00 05                10976 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$926-Sstm8s_tim1$TIM1_SelectOutputTrigger$925
      0007BD 03                   10977 	.db	3
      0007BE 01                   10978 	.sleb128	1
      0007BF 01                   10979 	.db	1
      0007C0 09                   10980 	.db	9
      0007C1 00 01                10981 	.dw	1+Sstm8s_tim1$TIM1_SelectOutputTrigger$927-Sstm8s_tim1$TIM1_SelectOutputTrigger$926
      0007C3 00                   10982 	.db	0
      0007C4 01                   10983 	.uleb128	1
      0007C5 01                   10984 	.db	1
      0007C6 00                   10985 	.db	0
      0007C7 05                   10986 	.uleb128	5
      0007C8 02                   10987 	.db	2
      0007C9 00 00r0Dr41          10988 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$929)
      0007CD 03                   10989 	.db	3
      0007CE 9A 07                10990 	.sleb128	922
      0007D0 01                   10991 	.db	1
      0007D1 09                   10992 	.db	9
      0007D2 00 00                10993 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$931-Sstm8s_tim1$TIM1_SelectSlaveMode$929
      0007D4 03                   10994 	.db	3
      0007D5 03                   10995 	.sleb128	3
      0007D6 01                   10996 	.db	1
      0007D7 09                   10997 	.db	9
      0007D8 00 33                10998 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$942-Sstm8s_tim1$TIM1_SelectSlaveMode$931
      0007DA 03                   10999 	.db	3
      0007DB 03                   11000 	.sleb128	3
      0007DC 01                   11001 	.db	1
      0007DD 09                   11002 	.db	9
      0007DE 00 05                11003 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$943-Sstm8s_tim1$TIM1_SelectSlaveMode$942
      0007E0 03                   11004 	.db	3
      0007E1 01                   11005 	.sleb128	1
      0007E2 01                   11006 	.db	1
      0007E3 09                   11007 	.db	9
      0007E4 00 05                11008 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$944-Sstm8s_tim1$TIM1_SelectSlaveMode$943
      0007E6 03                   11009 	.db	3
      0007E7 01                   11010 	.sleb128	1
      0007E8 01                   11011 	.db	1
      0007E9 09                   11012 	.db	9
      0007EA 00 01                11013 	.dw	1+Sstm8s_tim1$TIM1_SelectSlaveMode$945-Sstm8s_tim1$TIM1_SelectSlaveMode$944
      0007EC 00                   11014 	.db	0
      0007ED 01                   11015 	.uleb128	1
      0007EE 01                   11016 	.db	1
      0007EF 00                   11017 	.db	0
      0007F0 05                   11018 	.uleb128	5
      0007F1 02                   11019 	.db	2
      0007F2 00 00r0Dr7F          11020 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947)
      0007F6 03                   11021 	.db	3
      0007F7 AA 07                11022 	.sleb128	938
      0007F9 01                   11023 	.db	1
      0007FA 09                   11024 	.db	9
      0007FB 00 00                11025 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947
      0007FD 03                   11026 	.db	3
      0007FE 03                   11027 	.sleb128	3
      0007FF 01                   11028 	.db	1
      000800 09                   11029 	.db	9
      000801 00 1E                11030 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949
      000803 03                   11031 	.db	3
      000804 05                   11032 	.sleb128	5
      000805 01                   11033 	.db	1
      000806 09                   11034 	.db	9
      000807 00 03                11035 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957
      000809 03                   11036 	.db	3
      00080A 7E                   11037 	.sleb128	-2
      00080B 01                   11038 	.db	1
      00080C 09                   11039 	.db	9
      00080D 00 07                11040 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958
      00080F 03                   11041 	.db	3
      000810 02                   11042 	.sleb128	2
      000811 01                   11043 	.db	1
      000812 09                   11044 	.db	9
      000813 00 08                11045 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960
      000815 03                   11046 	.db	3
      000816 04                   11047 	.sleb128	4
      000817 01                   11048 	.db	1
      000818 09                   11049 	.db	9
      000819 00 05                11050 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963
      00081B 03                   11051 	.db	3
      00081C 02                   11052 	.sleb128	2
      00081D 01                   11053 	.db	1
      00081E 09                   11054 	.db	9
      00081F 00 01                11055 	.dw	1+Sstm8s_tim1$TIM1_SelectMasterSlaveMode$966-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965
      000821 00                   11056 	.db	0
      000822 01                   11057 	.uleb128	1
      000823 01                   11058 	.db	1
      000824 00                   11059 	.db	0
      000825 05                   11060 	.uleb128	5
      000826 02                   11061 	.db	2
      000827 00 00r0DrB5          11062 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968)
      00082B 03                   11063 	.db	3
      00082C CE 07                11064 	.sleb128	974
      00082E 01                   11065 	.db	1
      00082F 09                   11066 	.db	9
      000830 00 00                11067 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968
      000832 03                   11068 	.db	3
      000833 05                   11069 	.sleb128	5
      000834 01                   11070 	.db	1
      000835 09                   11071 	.db	9
      000836 00 29                11072 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970
      000838 03                   11073 	.db	3
      000839 01                   11074 	.sleb128	1
      00083A 01                   11075 	.db	1
      00083B 09                   11076 	.db	9
      00083C 00 1E                11077 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980
      00083E 03                   11078 	.db	3
      00083F 01                   11079 	.sleb128	1
      000840 01                   11080 	.db	1
      000841 09                   11081 	.db	9
      000842 00 1E                11082 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988
      000844 03                   11083 	.db	3
      000845 05                   11084 	.sleb128	5
      000846 01                   11085 	.db	1
      000847 09                   11086 	.db	9
      000848 00 03                11087 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996
      00084A 03                   11088 	.db	3
      00084B 7E                   11089 	.sleb128	-2
      00084C 01                   11090 	.db	1
      00084D 09                   11091 	.db	9
      00084E 00 07                11092 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997
      000850 03                   11093 	.db	3
      000851 02                   11094 	.sleb128	2
      000852 01                   11095 	.db	1
      000853 09                   11096 	.db	9
      000854 00 08                11097 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999
      000856 03                   11098 	.db	3
      000857 04                   11099 	.sleb128	4
      000858 01                   11100 	.db	1
      000859 09                   11101 	.db	9
      00085A 00 05                11102 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002
      00085C 03                   11103 	.db	3
      00085D 7C                   11104 	.sleb128	-4
      00085E 01                   11105 	.db	1
      00085F 09                   11106 	.db	9
      000860 00 03                11107 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004
      000862 03                   11108 	.db	3
      000863 07                   11109 	.sleb128	7
      000864 01                   11110 	.db	1
      000865 09                   11111 	.db	9
      000866 00 07                11112 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005
      000868 03                   11113 	.db	3
      000869 02                   11114 	.sleb128	2
      00086A 01                   11115 	.db	1
      00086B 09                   11116 	.db	9
      00086C 00 08                11117 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007
      00086E 03                   11118 	.db	3
      00086F 04                   11119 	.sleb128	4
      000870 01                   11120 	.db	1
      000871 09                   11121 	.db	9
      000872 00 05                11122 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010
      000874 03                   11123 	.db	3
      000875 03                   11124 	.sleb128	3
      000876 01                   11125 	.db	1
      000877 09                   11126 	.db	9
      000878 00 05                11127 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012
      00087A 03                   11128 	.db	3
      00087B 01                   11129 	.sleb128	1
      00087C 01                   11130 	.db	1
      00087D 09                   11131 	.db	9
      00087E 00 05                11132 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013
      000880 03                   11133 	.db	3
      000881 03                   11134 	.sleb128	3
      000882 01                   11135 	.db	1
      000883 09                   11136 	.db	9
      000884 00 0A                11137 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014
      000886 03                   11138 	.db	3
      000887 02                   11139 	.sleb128	2
      000888 01                   11140 	.db	1
      000889 09                   11141 	.db	9
      00088A 00 0A                11142 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015
      00088C 03                   11143 	.db	3
      00088D 02                   11144 	.sleb128	2
      00088E 01                   11145 	.db	1
      00088F 09                   11146 	.db	9
      000890 00 01                11147 	.dw	1+Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1017-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016
      000892 00                   11148 	.db	0
      000893 01                   11149 	.uleb128	1
      000894 01                   11150 	.db	1
      000895 00                   11151 	.db	0
      000896 05                   11152 	.uleb128	5
      000897 02                   11153 	.db	2
      000898 00 00r0Er67          11154 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1019)
      00089C 03                   11155 	.db	3
      00089D FE 07                11156 	.sleb128	1022
      00089F 01                   11157 	.db	1
      0008A0 09                   11158 	.db	9
      0008A1 00 00                11159 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1021-Sstm8s_tim1$TIM1_PrescalerConfig$1019
      0008A3 03                   11160 	.db	3
      0008A4 04                   11161 	.sleb128	4
      0008A5 01                   11162 	.db	1
      0008A6 09                   11163 	.db	9
      0008A7 00 1E                11164 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1029-Sstm8s_tim1$TIM1_PrescalerConfig$1021
      0008A9 03                   11165 	.db	3
      0008AA 03                   11166 	.sleb128	3
      0008AB 01                   11167 	.db	1
      0008AC 09                   11168 	.db	9
      0008AD 00 06                11169 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1030-Sstm8s_tim1$TIM1_PrescalerConfig$1029
      0008AF 03                   11170 	.db	3
      0008B0 01                   11171 	.sleb128	1
      0008B1 01                   11172 	.db	1
      0008B2 09                   11173 	.db	9
      0008B3 00 05                11174 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1031-Sstm8s_tim1$TIM1_PrescalerConfig$1030
      0008B5 03                   11175 	.db	3
      0008B6 03                   11176 	.sleb128	3
      0008B7 01                   11177 	.db	1
      0008B8 09                   11178 	.db	9
      0008B9 00 06                11179 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1032-Sstm8s_tim1$TIM1_PrescalerConfig$1031
      0008BB 03                   11180 	.db	3
      0008BC 01                   11181 	.sleb128	1
      0008BD 01                   11182 	.db	1
      0008BE 09                   11183 	.db	9
      0008BF 00 01                11184 	.dw	1+Sstm8s_tim1$TIM1_PrescalerConfig$1033-Sstm8s_tim1$TIM1_PrescalerConfig$1032
      0008C1 00                   11185 	.db	0
      0008C2 01                   11186 	.uleb128	1
      0008C3 01                   11187 	.db	1
      0008C4 00                   11188 	.db	0
      0008C5 05                   11189 	.uleb128	5
      0008C6 02                   11190 	.db	2
      0008C7 00 00r0Er97          11191 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1035)
      0008CB 03                   11192 	.db	3
      0008CC 97 08                11193 	.sleb128	1047
      0008CE 01                   11194 	.db	1
      0008CF 09                   11195 	.db	9
      0008D0 00 00                11196 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1037-Sstm8s_tim1$TIM1_CounterModeConfig$1035
      0008D2 03                   11197 	.db	3
      0008D3 03                   11198 	.sleb128	3
      0008D4 01                   11199 	.db	1
      0008D5 09                   11200 	.db	9
      0008D6 00 3A                11201 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1048-Sstm8s_tim1$TIM1_CounterModeConfig$1037
      0008D8 03                   11202 	.db	3
      0008D9 04                   11203 	.sleb128	4
      0008DA 01                   11204 	.db	1
      0008DB 09                   11205 	.db	9
      0008DC 00 05                11206 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1049-Sstm8s_tim1$TIM1_CounterModeConfig$1048
      0008DE 03                   11207 	.db	3
      0008DF 01                   11208 	.sleb128	1
      0008E0 01                   11209 	.db	1
      0008E1 09                   11210 	.db	9
      0008E2 00 05                11211 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1050-Sstm8s_tim1$TIM1_CounterModeConfig$1049
      0008E4 03                   11212 	.db	3
      0008E5 01                   11213 	.sleb128	1
      0008E6 01                   11214 	.db	1
      0008E7 09                   11215 	.db	9
      0008E8 00 01                11216 	.dw	1+Sstm8s_tim1$TIM1_CounterModeConfig$1051-Sstm8s_tim1$TIM1_CounterModeConfig$1050
      0008EA 00                   11217 	.db	0
      0008EB 01                   11218 	.uleb128	1
      0008EC 01                   11219 	.db	1
      0008ED 00                   11220 	.db	0
      0008EE 05                   11221 	.uleb128	5
      0008EF 02                   11222 	.db	2
      0008F0 00 00r0ErDC          11223 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1053)
      0008F4 03                   11224 	.db	3
      0008F5 AA 08                11225 	.sleb128	1066
      0008F7 01                   11226 	.db	1
      0008F8 09                   11227 	.db	9
      0008F9 00 00                11228 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1055-Sstm8s_tim1$TIM1_ForcedOC1Config$1053
      0008FB 03                   11229 	.db	3
      0008FC 03                   11230 	.sleb128	3
      0008FD 01                   11231 	.db	1
      0008FE 09                   11232 	.db	9
      0008FF 00 21                11233 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1064-Sstm8s_tim1$TIM1_ForcedOC1Config$1055
      000901 03                   11234 	.db	3
      000902 03                   11235 	.sleb128	3
      000903 01                   11236 	.db	1
      000904 09                   11237 	.db	9
      000905 00 05                11238 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1065-Sstm8s_tim1$TIM1_ForcedOC1Config$1064
      000907 03                   11239 	.db	3
      000908 01                   11240 	.sleb128	1
      000909 01                   11241 	.db	1
      00090A 09                   11242 	.db	9
      00090B 00 05                11243 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1066-Sstm8s_tim1$TIM1_ForcedOC1Config$1065
      00090D 03                   11244 	.db	3
      00090E 01                   11245 	.sleb128	1
      00090F 01                   11246 	.db	1
      000910 09                   11247 	.db	9
      000911 00 01                11248 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC1Config$1067-Sstm8s_tim1$TIM1_ForcedOC1Config$1066
      000913 00                   11249 	.db	0
      000914 01                   11250 	.uleb128	1
      000915 01                   11251 	.db	1
      000916 00                   11252 	.db	0
      000917 05                   11253 	.uleb128	5
      000918 02                   11254 	.db	2
      000919 00 00r0Fr08          11255 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1069)
      00091D 03                   11256 	.db	3
      00091E BC 08                11257 	.sleb128	1084
      000920 01                   11258 	.db	1
      000921 09                   11259 	.db	9
      000922 00 00                11260 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1071-Sstm8s_tim1$TIM1_ForcedOC2Config$1069
      000924 03                   11261 	.db	3
      000925 03                   11262 	.sleb128	3
      000926 01                   11263 	.db	1
      000927 09                   11264 	.db	9
      000928 00 21                11265 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1080-Sstm8s_tim1$TIM1_ForcedOC2Config$1071
      00092A 03                   11266 	.db	3
      00092B 03                   11267 	.sleb128	3
      00092C 01                   11268 	.db	1
      00092D 09                   11269 	.db	9
      00092E 00 05                11270 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1081-Sstm8s_tim1$TIM1_ForcedOC2Config$1080
      000930 03                   11271 	.db	3
      000931 01                   11272 	.sleb128	1
      000932 01                   11273 	.db	1
      000933 09                   11274 	.db	9
      000934 00 05                11275 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1082-Sstm8s_tim1$TIM1_ForcedOC2Config$1081
      000936 03                   11276 	.db	3
      000937 01                   11277 	.sleb128	1
      000938 01                   11278 	.db	1
      000939 09                   11279 	.db	9
      00093A 00 01                11280 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC2Config$1083-Sstm8s_tim1$TIM1_ForcedOC2Config$1082
      00093C 00                   11281 	.db	0
      00093D 01                   11282 	.uleb128	1
      00093E 01                   11283 	.db	1
      00093F 00                   11284 	.db	0
      000940 05                   11285 	.uleb128	5
      000941 02                   11286 	.db	2
      000942 00 00r0Fr34          11287 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1085)
      000946 03                   11288 	.db	3
      000947 CF 08                11289 	.sleb128	1103
      000949 01                   11290 	.db	1
      00094A 09                   11291 	.db	9
      00094B 00 00                11292 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1087-Sstm8s_tim1$TIM1_ForcedOC3Config$1085
      00094D 03                   11293 	.db	3
      00094E 03                   11294 	.sleb128	3
      00094F 01                   11295 	.db	1
      000950 09                   11296 	.db	9
      000951 00 21                11297 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1096-Sstm8s_tim1$TIM1_ForcedOC3Config$1087
      000953 03                   11298 	.db	3
      000954 03                   11299 	.sleb128	3
      000955 01                   11300 	.db	1
      000956 09                   11301 	.db	9
      000957 00 05                11302 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1097-Sstm8s_tim1$TIM1_ForcedOC3Config$1096
      000959 03                   11303 	.db	3
      00095A 01                   11304 	.sleb128	1
      00095B 01                   11305 	.db	1
      00095C 09                   11306 	.db	9
      00095D 00 05                11307 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1098-Sstm8s_tim1$TIM1_ForcedOC3Config$1097
      00095F 03                   11308 	.db	3
      000960 01                   11309 	.sleb128	1
      000961 01                   11310 	.db	1
      000962 09                   11311 	.db	9
      000963 00 01                11312 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC3Config$1099-Sstm8s_tim1$TIM1_ForcedOC3Config$1098
      000965 00                   11313 	.db	0
      000966 01                   11314 	.uleb128	1
      000967 01                   11315 	.db	1
      000968 00                   11316 	.db	0
      000969 05                   11317 	.uleb128	5
      00096A 02                   11318 	.db	2
      00096B 00 00r0Fr60          11319 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1101)
      00096F 03                   11320 	.db	3
      000970 E2 08                11321 	.sleb128	1122
      000972 01                   11322 	.db	1
      000973 09                   11323 	.db	9
      000974 00 00                11324 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1103-Sstm8s_tim1$TIM1_ForcedOC4Config$1101
      000976 03                   11325 	.db	3
      000977 03                   11326 	.sleb128	3
      000978 01                   11327 	.db	1
      000979 09                   11328 	.db	9
      00097A 00 21                11329 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1112-Sstm8s_tim1$TIM1_ForcedOC4Config$1103
      00097C 03                   11330 	.db	3
      00097D 03                   11331 	.sleb128	3
      00097E 01                   11332 	.db	1
      00097F 09                   11333 	.db	9
      000980 00 05                11334 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1113-Sstm8s_tim1$TIM1_ForcedOC4Config$1112
      000982 03                   11335 	.db	3
      000983 01                   11336 	.sleb128	1
      000984 01                   11337 	.db	1
      000985 09                   11338 	.db	9
      000986 00 05                11339 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1114-Sstm8s_tim1$TIM1_ForcedOC4Config$1113
      000988 03                   11340 	.db	3
      000989 01                   11341 	.sleb128	1
      00098A 01                   11342 	.db	1
      00098B 09                   11343 	.db	9
      00098C 00 01                11344 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC4Config$1115-Sstm8s_tim1$TIM1_ForcedOC4Config$1114
      00098E 00                   11345 	.db	0
      00098F 01                   11346 	.uleb128	1
      000990 01                   11347 	.db	1
      000991 00                   11348 	.db	0
      000992 05                   11349 	.uleb128	5
      000993 02                   11350 	.db	2
      000994 00 00r0Fr8C          11351 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1117)
      000998 03                   11352 	.db	3
      000999 F2 08                11353 	.sleb128	1138
      00099B 01                   11354 	.db	1
      00099C 09                   11355 	.db	9
      00099D 00 00                11356 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1119-Sstm8s_tim1$TIM1_ARRPreloadConfig$1117
      00099F 03                   11357 	.db	3
      0009A0 03                   11358 	.sleb128	3
      0009A1 01                   11359 	.db	1
      0009A2 09                   11360 	.db	9
      0009A3 00 1E                11361 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1127-Sstm8s_tim1$TIM1_ARRPreloadConfig$1119
      0009A5 03                   11362 	.db	3
      0009A6 05                   11363 	.sleb128	5
      0009A7 01                   11364 	.db	1
      0009A8 09                   11365 	.db	9
      0009A9 00 03                11366 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1128-Sstm8s_tim1$TIM1_ARRPreloadConfig$1127
      0009AB 03                   11367 	.db	3
      0009AC 7E                   11368 	.sleb128	-2
      0009AD 01                   11369 	.db	1
      0009AE 09                   11370 	.db	9
      0009AF 00 07                11371 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1130-Sstm8s_tim1$TIM1_ARRPreloadConfig$1128
      0009B1 03                   11372 	.db	3
      0009B2 02                   11373 	.sleb128	2
      0009B3 01                   11374 	.db	1
      0009B4 09                   11375 	.db	9
      0009B5 00 08                11376 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1133-Sstm8s_tim1$TIM1_ARRPreloadConfig$1130
      0009B7 03                   11377 	.db	3
      0009B8 04                   11378 	.sleb128	4
      0009B9 01                   11379 	.db	1
      0009BA 09                   11380 	.db	9
      0009BB 00 05                11381 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1135-Sstm8s_tim1$TIM1_ARRPreloadConfig$1133
      0009BD 03                   11382 	.db	3
      0009BE 02                   11383 	.sleb128	2
      0009BF 01                   11384 	.db	1
      0009C0 09                   11385 	.db	9
      0009C1 00 01                11386 	.dw	1+Sstm8s_tim1$TIM1_ARRPreloadConfig$1136-Sstm8s_tim1$TIM1_ARRPreloadConfig$1135
      0009C3 00                   11387 	.db	0
      0009C4 01                   11388 	.uleb128	1
      0009C5 01                   11389 	.db	1
      0009C6 00                   11390 	.db	0
      0009C7 05                   11391 	.uleb128	5
      0009C8 02                   11392 	.db	2
      0009C9 00 00r0FrC2          11393 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1138)
      0009CD 03                   11394 	.db	3
      0009CE 88 09                11395 	.sleb128	1160
      0009D0 01                   11396 	.db	1
      0009D1 09                   11397 	.db	9
      0009D2 00 00                11398 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1140-Sstm8s_tim1$TIM1_SelectCOM$1138
      0009D4 03                   11399 	.db	3
      0009D5 03                   11400 	.sleb128	3
      0009D6 01                   11401 	.db	1
      0009D7 09                   11402 	.db	9
      0009D8 00 1E                11403 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1148-Sstm8s_tim1$TIM1_SelectCOM$1140
      0009DA 03                   11404 	.db	3
      0009DB 05                   11405 	.sleb128	5
      0009DC 01                   11406 	.db	1
      0009DD 09                   11407 	.db	9
      0009DE 00 03                11408 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1149-Sstm8s_tim1$TIM1_SelectCOM$1148
      0009E0 03                   11409 	.db	3
      0009E1 7E                   11410 	.sleb128	-2
      0009E2 01                   11411 	.db	1
      0009E3 09                   11412 	.db	9
      0009E4 00 07                11413 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1151-Sstm8s_tim1$TIM1_SelectCOM$1149
      0009E6 03                   11414 	.db	3
      0009E7 02                   11415 	.sleb128	2
      0009E8 01                   11416 	.db	1
      0009E9 09                   11417 	.db	9
      0009EA 00 08                11418 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1154-Sstm8s_tim1$TIM1_SelectCOM$1151
      0009EC 03                   11419 	.db	3
      0009ED 04                   11420 	.sleb128	4
      0009EE 01                   11421 	.db	1
      0009EF 09                   11422 	.db	9
      0009F0 00 05                11423 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1156-Sstm8s_tim1$TIM1_SelectCOM$1154
      0009F2 03                   11424 	.db	3
      0009F3 02                   11425 	.sleb128	2
      0009F4 01                   11426 	.db	1
      0009F5 09                   11427 	.db	9
      0009F6 00 01                11428 	.dw	1+Sstm8s_tim1$TIM1_SelectCOM$1157-Sstm8s_tim1$TIM1_SelectCOM$1156
      0009F8 00                   11429 	.db	0
      0009F9 01                   11430 	.uleb128	1
      0009FA 01                   11431 	.db	1
      0009FB 00                   11432 	.db	0
      0009FC 05                   11433 	.uleb128	5
      0009FD 02                   11434 	.db	2
      0009FE 00 00r0FrF8          11435 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1159)
      000A02 03                   11436 	.db	3
      000A03 9E 09                11437 	.sleb128	1182
      000A05 01                   11438 	.db	1
      000A06 09                   11439 	.db	9
      000A07 00 00                11440 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1161-Sstm8s_tim1$TIM1_CCPreloadControl$1159
      000A09 03                   11441 	.db	3
      000A0A 03                   11442 	.sleb128	3
      000A0B 01                   11443 	.db	1
      000A0C 09                   11444 	.db	9
      000A0D 00 1E                11445 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1169-Sstm8s_tim1$TIM1_CCPreloadControl$1161
      000A0F 03                   11446 	.db	3
      000A10 05                   11447 	.sleb128	5
      000A11 01                   11448 	.db	1
      000A12 09                   11449 	.db	9
      000A13 00 03                11450 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1170-Sstm8s_tim1$TIM1_CCPreloadControl$1169
      000A15 03                   11451 	.db	3
      000A16 7E                   11452 	.sleb128	-2
      000A17 01                   11453 	.db	1
      000A18 09                   11454 	.db	9
      000A19 00 07                11455 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1172-Sstm8s_tim1$TIM1_CCPreloadControl$1170
      000A1B 03                   11456 	.db	3
      000A1C 02                   11457 	.sleb128	2
      000A1D 01                   11458 	.db	1
      000A1E 09                   11459 	.db	9
      000A1F 00 08                11460 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1175-Sstm8s_tim1$TIM1_CCPreloadControl$1172
      000A21 03                   11461 	.db	3
      000A22 04                   11462 	.sleb128	4
      000A23 01                   11463 	.db	1
      000A24 09                   11464 	.db	9
      000A25 00 05                11465 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1177-Sstm8s_tim1$TIM1_CCPreloadControl$1175
      000A27 03                   11466 	.db	3
      000A28 02                   11467 	.sleb128	2
      000A29 01                   11468 	.db	1
      000A2A 09                   11469 	.db	9
      000A2B 00 01                11470 	.dw	1+Sstm8s_tim1$TIM1_CCPreloadControl$1178-Sstm8s_tim1$TIM1_CCPreloadControl$1177
      000A2D 00                   11471 	.db	0
      000A2E 01                   11472 	.uleb128	1
      000A2F 01                   11473 	.db	1
      000A30 00                   11474 	.db	0
      000A31 05                   11475 	.uleb128	5
      000A32 02                   11476 	.db	2
      000A33 00 00r10r2E          11477 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1180)
      000A37 03                   11478 	.db	3
      000A38 B4 09                11479 	.sleb128	1204
      000A3A 01                   11480 	.db	1
      000A3B 09                   11481 	.db	9
      000A3C 00 00                11482 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1182-Sstm8s_tim1$TIM1_OC1PreloadConfig$1180
      000A3E 03                   11483 	.db	3
      000A3F 03                   11484 	.sleb128	3
      000A40 01                   11485 	.db	1
      000A41 09                   11486 	.db	9
      000A42 00 1E                11487 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1190-Sstm8s_tim1$TIM1_OC1PreloadConfig$1182
      000A44 03                   11488 	.db	3
      000A45 05                   11489 	.sleb128	5
      000A46 01                   11490 	.db	1
      000A47 09                   11491 	.db	9
      000A48 00 03                11492 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1191-Sstm8s_tim1$TIM1_OC1PreloadConfig$1190
      000A4A 03                   11493 	.db	3
      000A4B 7E                   11494 	.sleb128	-2
      000A4C 01                   11495 	.db	1
      000A4D 09                   11496 	.db	9
      000A4E 00 07                11497 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1193-Sstm8s_tim1$TIM1_OC1PreloadConfig$1191
      000A50 03                   11498 	.db	3
      000A51 02                   11499 	.sleb128	2
      000A52 01                   11500 	.db	1
      000A53 09                   11501 	.db	9
      000A54 00 08                11502 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1196-Sstm8s_tim1$TIM1_OC1PreloadConfig$1193
      000A56 03                   11503 	.db	3
      000A57 04                   11504 	.sleb128	4
      000A58 01                   11505 	.db	1
      000A59 09                   11506 	.db	9
      000A5A 00 05                11507 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1198-Sstm8s_tim1$TIM1_OC1PreloadConfig$1196
      000A5C 03                   11508 	.db	3
      000A5D 02                   11509 	.sleb128	2
      000A5E 01                   11510 	.db	1
      000A5F 09                   11511 	.db	9
      000A60 00 01                11512 	.dw	1+Sstm8s_tim1$TIM1_OC1PreloadConfig$1199-Sstm8s_tim1$TIM1_OC1PreloadConfig$1198
      000A62 00                   11513 	.db	0
      000A63 01                   11514 	.uleb128	1
      000A64 01                   11515 	.db	1
      000A65 00                   11516 	.db	0
      000A66 05                   11517 	.uleb128	5
      000A67 02                   11518 	.db	2
      000A68 00 00r10r64          11519 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1201)
      000A6C 03                   11520 	.db	3
      000A6D CA 09                11521 	.sleb128	1226
      000A6F 01                   11522 	.db	1
      000A70 09                   11523 	.db	9
      000A71 00 00                11524 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1203-Sstm8s_tim1$TIM1_OC2PreloadConfig$1201
      000A73 03                   11525 	.db	3
      000A74 03                   11526 	.sleb128	3
      000A75 01                   11527 	.db	1
      000A76 09                   11528 	.db	9
      000A77 00 1E                11529 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1211-Sstm8s_tim1$TIM1_OC2PreloadConfig$1203
      000A79 03                   11530 	.db	3
      000A7A 05                   11531 	.sleb128	5
      000A7B 01                   11532 	.db	1
      000A7C 09                   11533 	.db	9
      000A7D 00 03                11534 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1212-Sstm8s_tim1$TIM1_OC2PreloadConfig$1211
      000A7F 03                   11535 	.db	3
      000A80 7E                   11536 	.sleb128	-2
      000A81 01                   11537 	.db	1
      000A82 09                   11538 	.db	9
      000A83 00 07                11539 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1214-Sstm8s_tim1$TIM1_OC2PreloadConfig$1212
      000A85 03                   11540 	.db	3
      000A86 02                   11541 	.sleb128	2
      000A87 01                   11542 	.db	1
      000A88 09                   11543 	.db	9
      000A89 00 08                11544 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1217-Sstm8s_tim1$TIM1_OC2PreloadConfig$1214
      000A8B 03                   11545 	.db	3
      000A8C 04                   11546 	.sleb128	4
      000A8D 01                   11547 	.db	1
      000A8E 09                   11548 	.db	9
      000A8F 00 05                11549 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1219-Sstm8s_tim1$TIM1_OC2PreloadConfig$1217
      000A91 03                   11550 	.db	3
      000A92 02                   11551 	.sleb128	2
      000A93 01                   11552 	.db	1
      000A94 09                   11553 	.db	9
      000A95 00 01                11554 	.dw	1+Sstm8s_tim1$TIM1_OC2PreloadConfig$1220-Sstm8s_tim1$TIM1_OC2PreloadConfig$1219
      000A97 00                   11555 	.db	0
      000A98 01                   11556 	.uleb128	1
      000A99 01                   11557 	.db	1
      000A9A 00                   11558 	.db	0
      000A9B 05                   11559 	.uleb128	5
      000A9C 02                   11560 	.db	2
      000A9D 00 00r10r9A          11561 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1222)
      000AA1 03                   11562 	.db	3
      000AA2 E0 09                11563 	.sleb128	1248
      000AA4 01                   11564 	.db	1
      000AA5 09                   11565 	.db	9
      000AA6 00 00                11566 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1224-Sstm8s_tim1$TIM1_OC3PreloadConfig$1222
      000AA8 03                   11567 	.db	3
      000AA9 03                   11568 	.sleb128	3
      000AAA 01                   11569 	.db	1
      000AAB 09                   11570 	.db	9
      000AAC 00 1E                11571 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1232-Sstm8s_tim1$TIM1_OC3PreloadConfig$1224
      000AAE 03                   11572 	.db	3
      000AAF 05                   11573 	.sleb128	5
      000AB0 01                   11574 	.db	1
      000AB1 09                   11575 	.db	9
      000AB2 00 03                11576 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1233-Sstm8s_tim1$TIM1_OC3PreloadConfig$1232
      000AB4 03                   11577 	.db	3
      000AB5 7E                   11578 	.sleb128	-2
      000AB6 01                   11579 	.db	1
      000AB7 09                   11580 	.db	9
      000AB8 00 07                11581 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1235-Sstm8s_tim1$TIM1_OC3PreloadConfig$1233
      000ABA 03                   11582 	.db	3
      000ABB 02                   11583 	.sleb128	2
      000ABC 01                   11584 	.db	1
      000ABD 09                   11585 	.db	9
      000ABE 00 08                11586 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1238-Sstm8s_tim1$TIM1_OC3PreloadConfig$1235
      000AC0 03                   11587 	.db	3
      000AC1 04                   11588 	.sleb128	4
      000AC2 01                   11589 	.db	1
      000AC3 09                   11590 	.db	9
      000AC4 00 05                11591 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1240-Sstm8s_tim1$TIM1_OC3PreloadConfig$1238
      000AC6 03                   11592 	.db	3
      000AC7 02                   11593 	.sleb128	2
      000AC8 01                   11594 	.db	1
      000AC9 09                   11595 	.db	9
      000ACA 00 01                11596 	.dw	1+Sstm8s_tim1$TIM1_OC3PreloadConfig$1241-Sstm8s_tim1$TIM1_OC3PreloadConfig$1240
      000ACC 00                   11597 	.db	0
      000ACD 01                   11598 	.uleb128	1
      000ACE 01                   11599 	.db	1
      000ACF 00                   11600 	.db	0
      000AD0 05                   11601 	.uleb128	5
      000AD1 02                   11602 	.db	2
      000AD2 00 00r10rD0          11603 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1243)
      000AD6 03                   11604 	.db	3
      000AD7 F6 09                11605 	.sleb128	1270
      000AD9 01                   11606 	.db	1
      000ADA 09                   11607 	.db	9
      000ADB 00 00                11608 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1245-Sstm8s_tim1$TIM1_OC4PreloadConfig$1243
      000ADD 03                   11609 	.db	3
      000ADE 03                   11610 	.sleb128	3
      000ADF 01                   11611 	.db	1
      000AE0 09                   11612 	.db	9
      000AE1 00 1E                11613 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1253-Sstm8s_tim1$TIM1_OC4PreloadConfig$1245
      000AE3 03                   11614 	.db	3
      000AE4 05                   11615 	.sleb128	5
      000AE5 01                   11616 	.db	1
      000AE6 09                   11617 	.db	9
      000AE7 00 03                11618 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1254-Sstm8s_tim1$TIM1_OC4PreloadConfig$1253
      000AE9 03                   11619 	.db	3
      000AEA 7E                   11620 	.sleb128	-2
      000AEB 01                   11621 	.db	1
      000AEC 09                   11622 	.db	9
      000AED 00 07                11623 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1256-Sstm8s_tim1$TIM1_OC4PreloadConfig$1254
      000AEF 03                   11624 	.db	3
      000AF0 02                   11625 	.sleb128	2
      000AF1 01                   11626 	.db	1
      000AF2 09                   11627 	.db	9
      000AF3 00 08                11628 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1259-Sstm8s_tim1$TIM1_OC4PreloadConfig$1256
      000AF5 03                   11629 	.db	3
      000AF6 04                   11630 	.sleb128	4
      000AF7 01                   11631 	.db	1
      000AF8 09                   11632 	.db	9
      000AF9 00 05                11633 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1261-Sstm8s_tim1$TIM1_OC4PreloadConfig$1259
      000AFB 03                   11634 	.db	3
      000AFC 02                   11635 	.sleb128	2
      000AFD 01                   11636 	.db	1
      000AFE 09                   11637 	.db	9
      000AFF 00 01                11638 	.dw	1+Sstm8s_tim1$TIM1_OC4PreloadConfig$1262-Sstm8s_tim1$TIM1_OC4PreloadConfig$1261
      000B01 00                   11639 	.db	0
      000B02 01                   11640 	.uleb128	1
      000B03 01                   11641 	.db	1
      000B04 00                   11642 	.db	0
      000B05 05                   11643 	.uleb128	5
      000B06 02                   11644 	.db	2
      000B07 00 00r11r06          11645 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1264)
      000B0B 03                   11646 	.db	3
      000B0C 8C 0A                11647 	.sleb128	1292
      000B0E 01                   11648 	.db	1
      000B0F 09                   11649 	.db	9
      000B10 00 00                11650 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1266-Sstm8s_tim1$TIM1_OC1FastConfig$1264
      000B12 03                   11651 	.db	3
      000B13 03                   11652 	.sleb128	3
      000B14 01                   11653 	.db	1
      000B15 09                   11654 	.db	9
      000B16 00 1E                11655 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1274-Sstm8s_tim1$TIM1_OC1FastConfig$1266
      000B18 03                   11656 	.db	3
      000B19 05                   11657 	.sleb128	5
      000B1A 01                   11658 	.db	1
      000B1B 09                   11659 	.db	9
      000B1C 00 03                11660 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1275-Sstm8s_tim1$TIM1_OC1FastConfig$1274
      000B1E 03                   11661 	.db	3
      000B1F 7E                   11662 	.sleb128	-2
      000B20 01                   11663 	.db	1
      000B21 09                   11664 	.db	9
      000B22 00 07                11665 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1277-Sstm8s_tim1$TIM1_OC1FastConfig$1275
      000B24 03                   11666 	.db	3
      000B25 02                   11667 	.sleb128	2
      000B26 01                   11668 	.db	1
      000B27 09                   11669 	.db	9
      000B28 00 08                11670 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1280-Sstm8s_tim1$TIM1_OC1FastConfig$1277
      000B2A 03                   11671 	.db	3
      000B2B 04                   11672 	.sleb128	4
      000B2C 01                   11673 	.db	1
      000B2D 09                   11674 	.db	9
      000B2E 00 05                11675 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1282-Sstm8s_tim1$TIM1_OC1FastConfig$1280
      000B30 03                   11676 	.db	3
      000B31 02                   11677 	.sleb128	2
      000B32 01                   11678 	.db	1
      000B33 09                   11679 	.db	9
      000B34 00 01                11680 	.dw	1+Sstm8s_tim1$TIM1_OC1FastConfig$1283-Sstm8s_tim1$TIM1_OC1FastConfig$1282
      000B36 00                   11681 	.db	0
      000B37 01                   11682 	.uleb128	1
      000B38 01                   11683 	.db	1
      000B39 00                   11684 	.db	0
      000B3A 05                   11685 	.uleb128	5
      000B3B 02                   11686 	.db	2
      000B3C 00 00r11r3C          11687 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1285)
      000B40 03                   11688 	.db	3
      000B41 A2 0A                11689 	.sleb128	1314
      000B43 01                   11690 	.db	1
      000B44 09                   11691 	.db	9
      000B45 00 00                11692 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1287-Sstm8s_tim1$TIM1_OC2FastConfig$1285
      000B47 03                   11693 	.db	3
      000B48 03                   11694 	.sleb128	3
      000B49 01                   11695 	.db	1
      000B4A 09                   11696 	.db	9
      000B4B 00 1E                11697 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1295-Sstm8s_tim1$TIM1_OC2FastConfig$1287
      000B4D 03                   11698 	.db	3
      000B4E 05                   11699 	.sleb128	5
      000B4F 01                   11700 	.db	1
      000B50 09                   11701 	.db	9
      000B51 00 03                11702 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1296-Sstm8s_tim1$TIM1_OC2FastConfig$1295
      000B53 03                   11703 	.db	3
      000B54 7E                   11704 	.sleb128	-2
      000B55 01                   11705 	.db	1
      000B56 09                   11706 	.db	9
      000B57 00 07                11707 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1298-Sstm8s_tim1$TIM1_OC2FastConfig$1296
      000B59 03                   11708 	.db	3
      000B5A 02                   11709 	.sleb128	2
      000B5B 01                   11710 	.db	1
      000B5C 09                   11711 	.db	9
      000B5D 00 08                11712 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1301-Sstm8s_tim1$TIM1_OC2FastConfig$1298
      000B5F 03                   11713 	.db	3
      000B60 04                   11714 	.sleb128	4
      000B61 01                   11715 	.db	1
      000B62 09                   11716 	.db	9
      000B63 00 05                11717 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1303-Sstm8s_tim1$TIM1_OC2FastConfig$1301
      000B65 03                   11718 	.db	3
      000B66 02                   11719 	.sleb128	2
      000B67 01                   11720 	.db	1
      000B68 09                   11721 	.db	9
      000B69 00 01                11722 	.dw	1+Sstm8s_tim1$TIM1_OC2FastConfig$1304-Sstm8s_tim1$TIM1_OC2FastConfig$1303
      000B6B 00                   11723 	.db	0
      000B6C 01                   11724 	.uleb128	1
      000B6D 01                   11725 	.db	1
      000B6E 00                   11726 	.db	0
      000B6F 05                   11727 	.uleb128	5
      000B70 02                   11728 	.db	2
      000B71 00 00r11r72          11729 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1306)
      000B75 03                   11730 	.db	3
      000B76 B8 0A                11731 	.sleb128	1336
      000B78 01                   11732 	.db	1
      000B79 09                   11733 	.db	9
      000B7A 00 00                11734 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1308-Sstm8s_tim1$TIM1_OC3FastConfig$1306
      000B7C 03                   11735 	.db	3
      000B7D 03                   11736 	.sleb128	3
      000B7E 01                   11737 	.db	1
      000B7F 09                   11738 	.db	9
      000B80 00 1E                11739 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1316-Sstm8s_tim1$TIM1_OC3FastConfig$1308
      000B82 03                   11740 	.db	3
      000B83 05                   11741 	.sleb128	5
      000B84 01                   11742 	.db	1
      000B85 09                   11743 	.db	9
      000B86 00 03                11744 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1317-Sstm8s_tim1$TIM1_OC3FastConfig$1316
      000B88 03                   11745 	.db	3
      000B89 7E                   11746 	.sleb128	-2
      000B8A 01                   11747 	.db	1
      000B8B 09                   11748 	.db	9
      000B8C 00 07                11749 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1319-Sstm8s_tim1$TIM1_OC3FastConfig$1317
      000B8E 03                   11750 	.db	3
      000B8F 02                   11751 	.sleb128	2
      000B90 01                   11752 	.db	1
      000B91 09                   11753 	.db	9
      000B92 00 08                11754 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1322-Sstm8s_tim1$TIM1_OC3FastConfig$1319
      000B94 03                   11755 	.db	3
      000B95 04                   11756 	.sleb128	4
      000B96 01                   11757 	.db	1
      000B97 09                   11758 	.db	9
      000B98 00 05                11759 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1324-Sstm8s_tim1$TIM1_OC3FastConfig$1322
      000B9A 03                   11760 	.db	3
      000B9B 02                   11761 	.sleb128	2
      000B9C 01                   11762 	.db	1
      000B9D 09                   11763 	.db	9
      000B9E 00 01                11764 	.dw	1+Sstm8s_tim1$TIM1_OC3FastConfig$1325-Sstm8s_tim1$TIM1_OC3FastConfig$1324
      000BA0 00                   11765 	.db	0
      000BA1 01                   11766 	.uleb128	1
      000BA2 01                   11767 	.db	1
      000BA3 00                   11768 	.db	0
      000BA4 05                   11769 	.uleb128	5
      000BA5 02                   11770 	.db	2
      000BA6 00 00r11rA8          11771 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1327)
      000BAA 03                   11772 	.db	3
      000BAB CE 0A                11773 	.sleb128	1358
      000BAD 01                   11774 	.db	1
      000BAE 09                   11775 	.db	9
      000BAF 00 00                11776 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1329-Sstm8s_tim1$TIM1_OC4FastConfig$1327
      000BB1 03                   11777 	.db	3
      000BB2 03                   11778 	.sleb128	3
      000BB3 01                   11779 	.db	1
      000BB4 09                   11780 	.db	9
      000BB5 00 1E                11781 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1337-Sstm8s_tim1$TIM1_OC4FastConfig$1329
      000BB7 03                   11782 	.db	3
      000BB8 05                   11783 	.sleb128	5
      000BB9 01                   11784 	.db	1
      000BBA 09                   11785 	.db	9
      000BBB 00 03                11786 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1338-Sstm8s_tim1$TIM1_OC4FastConfig$1337
      000BBD 03                   11787 	.db	3
      000BBE 7E                   11788 	.sleb128	-2
      000BBF 01                   11789 	.db	1
      000BC0 09                   11790 	.db	9
      000BC1 00 07                11791 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1340-Sstm8s_tim1$TIM1_OC4FastConfig$1338
      000BC3 03                   11792 	.db	3
      000BC4 02                   11793 	.sleb128	2
      000BC5 01                   11794 	.db	1
      000BC6 09                   11795 	.db	9
      000BC7 00 08                11796 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1343-Sstm8s_tim1$TIM1_OC4FastConfig$1340
      000BC9 03                   11797 	.db	3
      000BCA 04                   11798 	.sleb128	4
      000BCB 01                   11799 	.db	1
      000BCC 09                   11800 	.db	9
      000BCD 00 05                11801 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1345-Sstm8s_tim1$TIM1_OC4FastConfig$1343
      000BCF 03                   11802 	.db	3
      000BD0 02                   11803 	.sleb128	2
      000BD1 01                   11804 	.db	1
      000BD2 09                   11805 	.db	9
      000BD3 00 01                11806 	.dw	1+Sstm8s_tim1$TIM1_OC4FastConfig$1346-Sstm8s_tim1$TIM1_OC4FastConfig$1345
      000BD5 00                   11807 	.db	0
      000BD6 01                   11808 	.uleb128	1
      000BD7 01                   11809 	.db	1
      000BD8 00                   11810 	.db	0
      000BD9 05                   11811 	.uleb128	5
      000BDA 02                   11812 	.db	2
      000BDB 00 00r11rDE          11813 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1348)
      000BDF 03                   11814 	.db	3
      000BE0 EC 0A                11815 	.sleb128	1388
      000BE2 01                   11816 	.db	1
      000BE3 09                   11817 	.db	9
      000BE4 00 00                11818 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1350-Sstm8s_tim1$TIM1_GenerateEvent$1348
      000BE6 03                   11819 	.db	3
      000BE7 03                   11820 	.sleb128	3
      000BE8 01                   11821 	.db	1
      000BE9 09                   11822 	.db	9
      000BEA 00 16                11823 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1357-Sstm8s_tim1$TIM1_GenerateEvent$1350
      000BEC 03                   11824 	.db	3
      000BED 03                   11825 	.sleb128	3
      000BEE 01                   11826 	.db	1
      000BEF 09                   11827 	.db	9
      000BF0 00 06                11828 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1358-Sstm8s_tim1$TIM1_GenerateEvent$1357
      000BF2 03                   11829 	.db	3
      000BF3 01                   11830 	.sleb128	1
      000BF4 01                   11831 	.db	1
      000BF5 09                   11832 	.db	9
      000BF6 00 01                11833 	.dw	1+Sstm8s_tim1$TIM1_GenerateEvent$1359-Sstm8s_tim1$TIM1_GenerateEvent$1358
      000BF8 00                   11834 	.db	0
      000BF9 01                   11835 	.uleb128	1
      000BFA 01                   11836 	.db	1
      000BFB 00                   11837 	.db	0
      000BFC 05                   11838 	.uleb128	5
      000BFD 02                   11839 	.db	2
      000BFE 00 00r11rFB          11840 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1361)
      000C02 03                   11841 	.db	3
      000C03 FD 0A                11842 	.sleb128	1405
      000C05 01                   11843 	.db	1
      000C06 09                   11844 	.db	9
      000C07 00 00                11845 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1363-Sstm8s_tim1$TIM1_OC1PolarityConfig$1361
      000C09 03                   11846 	.db	3
      000C0A 03                   11847 	.sleb128	3
      000C0B 01                   11848 	.db	1
      000C0C 09                   11849 	.db	9
      000C0D 00 1F                11850 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1371-Sstm8s_tim1$TIM1_OC1PolarityConfig$1363
      000C0F 03                   11851 	.db	3
      000C10 05                   11852 	.sleb128	5
      000C11 01                   11853 	.db	1
      000C12 09                   11854 	.db	9
      000C13 00 03                11855 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1372-Sstm8s_tim1$TIM1_OC1PolarityConfig$1371
      000C15 03                   11856 	.db	3
      000C16 7E                   11857 	.sleb128	-2
      000C17 01                   11858 	.db	1
      000C18 09                   11859 	.db	9
      000C19 00 07                11860 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1374-Sstm8s_tim1$TIM1_OC1PolarityConfig$1372
      000C1B 03                   11861 	.db	3
      000C1C 02                   11862 	.sleb128	2
      000C1D 01                   11863 	.db	1
      000C1E 09                   11864 	.db	9
      000C1F 00 08                11865 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1377-Sstm8s_tim1$TIM1_OC1PolarityConfig$1374
      000C21 03                   11866 	.db	3
      000C22 04                   11867 	.sleb128	4
      000C23 01                   11868 	.db	1
      000C24 09                   11869 	.db	9
      000C25 00 05                11870 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1379-Sstm8s_tim1$TIM1_OC1PolarityConfig$1377
      000C27 03                   11871 	.db	3
      000C28 02                   11872 	.sleb128	2
      000C29 01                   11873 	.db	1
      000C2A 09                   11874 	.db	9
      000C2B 00 01                11875 	.dw	1+Sstm8s_tim1$TIM1_OC1PolarityConfig$1380-Sstm8s_tim1$TIM1_OC1PolarityConfig$1379
      000C2D 00                   11876 	.db	0
      000C2E 01                   11877 	.uleb128	1
      000C2F 01                   11878 	.db	1
      000C30 00                   11879 	.db	0
      000C31 05                   11880 	.uleb128	5
      000C32 02                   11881 	.db	2
      000C33 00 00r12r32          11882 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382)
      000C37 03                   11883 	.db	3
      000C38 95 0B                11884 	.sleb128	1429
      000C3A 01                   11885 	.db	1
      000C3B 09                   11886 	.db	9
      000C3C 00 00                11887 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382
      000C3E 03                   11888 	.db	3
      000C3F 03                   11889 	.sleb128	3
      000C40 01                   11890 	.db	1
      000C41 09                   11891 	.db	9
      000C42 00 1F                11892 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384
      000C44 03                   11893 	.db	3
      000C45 05                   11894 	.sleb128	5
      000C46 01                   11895 	.db	1
      000C47 09                   11896 	.db	9
      000C48 00 03                11897 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392
      000C4A 03                   11898 	.db	3
      000C4B 7E                   11899 	.sleb128	-2
      000C4C 01                   11900 	.db	1
      000C4D 09                   11901 	.db	9
      000C4E 00 07                11902 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393
      000C50 03                   11903 	.db	3
      000C51 02                   11904 	.sleb128	2
      000C52 01                   11905 	.db	1
      000C53 09                   11906 	.db	9
      000C54 00 08                11907 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395
      000C56 03                   11908 	.db	3
      000C57 04                   11909 	.sleb128	4
      000C58 01                   11910 	.db	1
      000C59 09                   11911 	.db	9
      000C5A 00 05                11912 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398
      000C5C 03                   11913 	.db	3
      000C5D 02                   11914 	.sleb128	2
      000C5E 01                   11915 	.db	1
      000C5F 09                   11916 	.db	9
      000C60 00 01                11917 	.dw	1+Sstm8s_tim1$TIM1_OC1NPolarityConfig$1401-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400
      000C62 00                   11918 	.db	0
      000C63 01                   11919 	.uleb128	1
      000C64 01                   11920 	.db	1
      000C65 00                   11921 	.db	0
      000C66 05                   11922 	.uleb128	5
      000C67 02                   11923 	.db	2
      000C68 00 00r12r69          11924 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1403)
      000C6C 03                   11925 	.db	3
      000C6D AD 0B                11926 	.sleb128	1453
      000C6F 01                   11927 	.db	1
      000C70 09                   11928 	.db	9
      000C71 00 00                11929 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1405-Sstm8s_tim1$TIM1_OC2PolarityConfig$1403
      000C73 03                   11930 	.db	3
      000C74 03                   11931 	.sleb128	3
      000C75 01                   11932 	.db	1
      000C76 09                   11933 	.db	9
      000C77 00 1F                11934 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1413-Sstm8s_tim1$TIM1_OC2PolarityConfig$1405
      000C79 03                   11935 	.db	3
      000C7A 05                   11936 	.sleb128	5
      000C7B 01                   11937 	.db	1
      000C7C 09                   11938 	.db	9
      000C7D 00 03                11939 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1414-Sstm8s_tim1$TIM1_OC2PolarityConfig$1413
      000C7F 03                   11940 	.db	3
      000C80 7E                   11941 	.sleb128	-2
      000C81 01                   11942 	.db	1
      000C82 09                   11943 	.db	9
      000C83 00 07                11944 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1416-Sstm8s_tim1$TIM1_OC2PolarityConfig$1414
      000C85 03                   11945 	.db	3
      000C86 02                   11946 	.sleb128	2
      000C87 01                   11947 	.db	1
      000C88 09                   11948 	.db	9
      000C89 00 08                11949 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1419-Sstm8s_tim1$TIM1_OC2PolarityConfig$1416
      000C8B 03                   11950 	.db	3
      000C8C 04                   11951 	.sleb128	4
      000C8D 01                   11952 	.db	1
      000C8E 09                   11953 	.db	9
      000C8F 00 05                11954 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1421-Sstm8s_tim1$TIM1_OC2PolarityConfig$1419
      000C91 03                   11955 	.db	3
      000C92 02                   11956 	.sleb128	2
      000C93 01                   11957 	.db	1
      000C94 09                   11958 	.db	9
      000C95 00 01                11959 	.dw	1+Sstm8s_tim1$TIM1_OC2PolarityConfig$1422-Sstm8s_tim1$TIM1_OC2PolarityConfig$1421
      000C97 00                   11960 	.db	0
      000C98 01                   11961 	.uleb128	1
      000C99 01                   11962 	.db	1
      000C9A 00                   11963 	.db	0
      000C9B 05                   11964 	.uleb128	5
      000C9C 02                   11965 	.db	2
      000C9D 00 00r12rA0          11966 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424)
      000CA1 03                   11967 	.db	3
      000CA2 C5 0B                11968 	.sleb128	1477
      000CA4 01                   11969 	.db	1
      000CA5 09                   11970 	.db	9
      000CA6 00 00                11971 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424
      000CA8 03                   11972 	.db	3
      000CA9 03                   11973 	.sleb128	3
      000CAA 01                   11974 	.db	1
      000CAB 09                   11975 	.db	9
      000CAC 00 1F                11976 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426
      000CAE 03                   11977 	.db	3
      000CAF 05                   11978 	.sleb128	5
      000CB0 01                   11979 	.db	1
      000CB1 09                   11980 	.db	9
      000CB2 00 03                11981 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434
      000CB4 03                   11982 	.db	3
      000CB5 7E                   11983 	.sleb128	-2
      000CB6 01                   11984 	.db	1
      000CB7 09                   11985 	.db	9
      000CB8 00 07                11986 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435
      000CBA 03                   11987 	.db	3
      000CBB 02                   11988 	.sleb128	2
      000CBC 01                   11989 	.db	1
      000CBD 09                   11990 	.db	9
      000CBE 00 08                11991 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437
      000CC0 03                   11992 	.db	3
      000CC1 04                   11993 	.sleb128	4
      000CC2 01                   11994 	.db	1
      000CC3 09                   11995 	.db	9
      000CC4 00 05                11996 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440
      000CC6 03                   11997 	.db	3
      000CC7 02                   11998 	.sleb128	2
      000CC8 01                   11999 	.db	1
      000CC9 09                   12000 	.db	9
      000CCA 00 01                12001 	.dw	1+Sstm8s_tim1$TIM1_OC2NPolarityConfig$1443-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442
      000CCC 00                   12002 	.db	0
      000CCD 01                   12003 	.uleb128	1
      000CCE 01                   12004 	.db	1
      000CCF 00                   12005 	.db	0
      000CD0 05                   12006 	.uleb128	5
      000CD1 02                   12007 	.db	2
      000CD2 00 00r12rD7          12008 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1445)
      000CD6 03                   12009 	.db	3
      000CD7 DD 0B                12010 	.sleb128	1501
      000CD9 01                   12011 	.db	1
      000CDA 09                   12012 	.db	9
      000CDB 00 00                12013 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1447-Sstm8s_tim1$TIM1_OC3PolarityConfig$1445
      000CDD 03                   12014 	.db	3
      000CDE 03                   12015 	.sleb128	3
      000CDF 01                   12016 	.db	1
      000CE0 09                   12017 	.db	9
      000CE1 00 1F                12018 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1455-Sstm8s_tim1$TIM1_OC3PolarityConfig$1447
      000CE3 03                   12019 	.db	3
      000CE4 05                   12020 	.sleb128	5
      000CE5 01                   12021 	.db	1
      000CE6 09                   12022 	.db	9
      000CE7 00 03                12023 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1456-Sstm8s_tim1$TIM1_OC3PolarityConfig$1455
      000CE9 03                   12024 	.db	3
      000CEA 7E                   12025 	.sleb128	-2
      000CEB 01                   12026 	.db	1
      000CEC 09                   12027 	.db	9
      000CED 00 07                12028 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1458-Sstm8s_tim1$TIM1_OC3PolarityConfig$1456
      000CEF 03                   12029 	.db	3
      000CF0 02                   12030 	.sleb128	2
      000CF1 01                   12031 	.db	1
      000CF2 09                   12032 	.db	9
      000CF3 00 08                12033 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1461-Sstm8s_tim1$TIM1_OC3PolarityConfig$1458
      000CF5 03                   12034 	.db	3
      000CF6 04                   12035 	.sleb128	4
      000CF7 01                   12036 	.db	1
      000CF8 09                   12037 	.db	9
      000CF9 00 05                12038 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1463-Sstm8s_tim1$TIM1_OC3PolarityConfig$1461
      000CFB 03                   12039 	.db	3
      000CFC 02                   12040 	.sleb128	2
      000CFD 01                   12041 	.db	1
      000CFE 09                   12042 	.db	9
      000CFF 00 01                12043 	.dw	1+Sstm8s_tim1$TIM1_OC3PolarityConfig$1464-Sstm8s_tim1$TIM1_OC3PolarityConfig$1463
      000D01 00                   12044 	.db	0
      000D02 01                   12045 	.uleb128	1
      000D03 01                   12046 	.db	1
      000D04 00                   12047 	.db	0
      000D05 05                   12048 	.uleb128	5
      000D06 02                   12049 	.db	2
      000D07 00 00r13r0E          12050 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466)
      000D0B 03                   12051 	.db	3
      000D0C F6 0B                12052 	.sleb128	1526
      000D0E 01                   12053 	.db	1
      000D0F 09                   12054 	.db	9
      000D10 00 00                12055 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466
      000D12 03                   12056 	.db	3
      000D13 03                   12057 	.sleb128	3
      000D14 01                   12058 	.db	1
      000D15 09                   12059 	.db	9
      000D16 00 1F                12060 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468
      000D18 03                   12061 	.db	3
      000D19 05                   12062 	.sleb128	5
      000D1A 01                   12063 	.db	1
      000D1B 09                   12064 	.db	9
      000D1C 00 03                12065 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476
      000D1E 03                   12066 	.db	3
      000D1F 7E                   12067 	.sleb128	-2
      000D20 01                   12068 	.db	1
      000D21 09                   12069 	.db	9
      000D22 00 07                12070 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477
      000D24 03                   12071 	.db	3
      000D25 02                   12072 	.sleb128	2
      000D26 01                   12073 	.db	1
      000D27 09                   12074 	.db	9
      000D28 00 08                12075 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479
      000D2A 03                   12076 	.db	3
      000D2B 04                   12077 	.sleb128	4
      000D2C 01                   12078 	.db	1
      000D2D 09                   12079 	.db	9
      000D2E 00 05                12080 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482
      000D30 03                   12081 	.db	3
      000D31 02                   12082 	.sleb128	2
      000D32 01                   12083 	.db	1
      000D33 09                   12084 	.db	9
      000D34 00 01                12085 	.dw	1+Sstm8s_tim1$TIM1_OC3NPolarityConfig$1485-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484
      000D36 00                   12086 	.db	0
      000D37 01                   12087 	.uleb128	1
      000D38 01                   12088 	.db	1
      000D39 00                   12089 	.db	0
      000D3A 05                   12090 	.uleb128	5
      000D3B 02                   12091 	.db	2
      000D3C 00 00r13r45          12092 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1487)
      000D40 03                   12093 	.db	3
      000D41 8E 0C                12094 	.sleb128	1550
      000D43 01                   12095 	.db	1
      000D44 09                   12096 	.db	9
      000D45 00 00                12097 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1489-Sstm8s_tim1$TIM1_OC4PolarityConfig$1487
      000D47 03                   12098 	.db	3
      000D48 03                   12099 	.sleb128	3
      000D49 01                   12100 	.db	1
      000D4A 09                   12101 	.db	9
      000D4B 00 1F                12102 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1497-Sstm8s_tim1$TIM1_OC4PolarityConfig$1489
      000D4D 03                   12103 	.db	3
      000D4E 05                   12104 	.sleb128	5
      000D4F 01                   12105 	.db	1
      000D50 09                   12106 	.db	9
      000D51 00 03                12107 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1498-Sstm8s_tim1$TIM1_OC4PolarityConfig$1497
      000D53 03                   12108 	.db	3
      000D54 7E                   12109 	.sleb128	-2
      000D55 01                   12110 	.db	1
      000D56 09                   12111 	.db	9
      000D57 00 07                12112 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1500-Sstm8s_tim1$TIM1_OC4PolarityConfig$1498
      000D59 03                   12113 	.db	3
      000D5A 02                   12114 	.sleb128	2
      000D5B 01                   12115 	.db	1
      000D5C 09                   12116 	.db	9
      000D5D 00 08                12117 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1503-Sstm8s_tim1$TIM1_OC4PolarityConfig$1500
      000D5F 03                   12118 	.db	3
      000D60 04                   12119 	.sleb128	4
      000D61 01                   12120 	.db	1
      000D62 09                   12121 	.db	9
      000D63 00 05                12122 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1505-Sstm8s_tim1$TIM1_OC4PolarityConfig$1503
      000D65 03                   12123 	.db	3
      000D66 02                   12124 	.sleb128	2
      000D67 01                   12125 	.db	1
      000D68 09                   12126 	.db	9
      000D69 00 01                12127 	.dw	1+Sstm8s_tim1$TIM1_OC4PolarityConfig$1506-Sstm8s_tim1$TIM1_OC4PolarityConfig$1505
      000D6B 00                   12128 	.db	0
      000D6C 01                   12129 	.uleb128	1
      000D6D 01                   12130 	.db	1
      000D6E 00                   12131 	.db	0
      000D6F 05                   12132 	.uleb128	5
      000D70 02                   12133 	.db	2
      000D71 00 00r13r7C          12134 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1508)
      000D75 03                   12135 	.db	3
      000D76 AA 0C                12136 	.sleb128	1578
      000D78 01                   12137 	.db	1
      000D79 09                   12138 	.db	9
      000D7A 00 01                12139 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1511-Sstm8s_tim1$TIM1_CCxCmd$1508
      000D7C 03                   12140 	.db	3
      000D7D 03                   12141 	.sleb128	3
      000D7E 01                   12142 	.db	1
      000D7F 09                   12143 	.db	9
      000D80 00 4A                12144 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1521-Sstm8s_tim1$TIM1_CCxCmd$1511
      000D82 03                   12145 	.db	3
      000D83 01                   12146 	.sleb128	1
      000D84 01                   12147 	.db	1
      000D85 09                   12148 	.db	9
      000D86 00 1E                12149 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1529-Sstm8s_tim1$TIM1_CCxCmd$1521
      000D88 03                   12150 	.db	3
      000D89 02                   12151 	.sleb128	2
      000D8A 01                   12152 	.db	1
      000D8B 09                   12153 	.db	9
      000D8C 00 07                12154 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1530-Sstm8s_tim1$TIM1_CCxCmd$1529
      000D8E 03                   12155 	.db	3
      000D8F 05                   12156 	.sleb128	5
      000D90 01                   12157 	.db	1
      000D91 09                   12158 	.db	9
      000D92 00 03                12159 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1532-Sstm8s_tim1$TIM1_CCxCmd$1530
      000D94 03                   12160 	.db	3
      000D95 7E                   12161 	.sleb128	-2
      000D96 01                   12162 	.db	1
      000D97 09                   12163 	.db	9
      000D98 00 07                12164 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1534-Sstm8s_tim1$TIM1_CCxCmd$1532
      000D9A 03                   12165 	.db	3
      000D9B 02                   12166 	.sleb128	2
      000D9C 01                   12167 	.db	1
      000D9D 09                   12168 	.db	9
      000D9E 00 08                12169 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1537-Sstm8s_tim1$TIM1_CCxCmd$1534
      000DA0 03                   12170 	.db	3
      000DA1 04                   12171 	.sleb128	4
      000DA2 01                   12172 	.db	1
      000DA3 09                   12173 	.db	9
      000DA4 00 08                12174 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1539-Sstm8s_tim1$TIM1_CCxCmd$1537
      000DA6 03                   12175 	.db	3
      000DA7 04                   12176 	.sleb128	4
      000DA8 01                   12177 	.db	1
      000DA9 09                   12178 	.db	9
      000DAA 00 08                12179 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1540-Sstm8s_tim1$TIM1_CCxCmd$1539
      000DAC 03                   12180 	.db	3
      000DAD 78                   12181 	.sleb128	-8
      000DAE 01                   12182 	.db	1
      000DAF 09                   12183 	.db	9
      000DB0 00 03                12184 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1542-Sstm8s_tim1$TIM1_CCxCmd$1540
      000DB2 03                   12185 	.db	3
      000DB3 0B                   12186 	.sleb128	11
      000DB4 01                   12187 	.db	1
      000DB5 09                   12188 	.db	9
      000DB6 00 07                12189 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1544-Sstm8s_tim1$TIM1_CCxCmd$1542
      000DB8 03                   12190 	.db	3
      000DB9 02                   12191 	.sleb128	2
      000DBA 01                   12192 	.db	1
      000DBB 09                   12193 	.db	9
      000DBC 00 08                12194 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1547-Sstm8s_tim1$TIM1_CCxCmd$1544
      000DBE 03                   12195 	.db	3
      000DBF 04                   12196 	.sleb128	4
      000DC0 01                   12197 	.db	1
      000DC1 09                   12198 	.db	9
      000DC2 00 08                12199 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1549-Sstm8s_tim1$TIM1_CCxCmd$1547
      000DC4 03                   12200 	.db	3
      000DC5 08                   12201 	.sleb128	8
      000DC6 01                   12202 	.db	1
      000DC7 09                   12203 	.db	9
      000DC8 00 03                12204 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1550-Sstm8s_tim1$TIM1_CCxCmd$1549
      000DCA 03                   12205 	.db	3
      000DCB 7B                   12206 	.sleb128	-5
      000DCC 01                   12207 	.db	1
      000DCD 09                   12208 	.db	9
      000DCE 00 0C                12209 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1552-Sstm8s_tim1$TIM1_CCxCmd$1550
      000DD0 03                   12210 	.db	3
      000DD1 03                   12211 	.sleb128	3
      000DD2 01                   12212 	.db	1
      000DD3 09                   12213 	.db	9
      000DD4 00 07                12214 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1554-Sstm8s_tim1$TIM1_CCxCmd$1552
      000DD6 03                   12215 	.db	3
      000DD7 02                   12216 	.sleb128	2
      000DD8 01                   12217 	.db	1
      000DD9 09                   12218 	.db	9
      000DDA 00 08                12219 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1557-Sstm8s_tim1$TIM1_CCxCmd$1554
      000DDC 03                   12220 	.db	3
      000DDD 04                   12221 	.sleb128	4
      000DDE 01                   12222 	.db	1
      000DDF 09                   12223 	.db	9
      000DE0 00 08                12224 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1560-Sstm8s_tim1$TIM1_CCxCmd$1557
      000DE2 03                   12225 	.db	3
      000DE3 06                   12226 	.sleb128	6
      000DE4 01                   12227 	.db	1
      000DE5 09                   12228 	.db	9
      000DE6 00 07                12229 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1562-Sstm8s_tim1$TIM1_CCxCmd$1560
      000DE8 03                   12230 	.db	3
      000DE9 02                   12231 	.sleb128	2
      000DEA 01                   12232 	.db	1
      000DEB 09                   12233 	.db	9
      000DEC 00 08                12234 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1565-Sstm8s_tim1$TIM1_CCxCmd$1562
      000DEE 03                   12235 	.db	3
      000DEF 04                   12236 	.sleb128	4
      000DF0 01                   12237 	.db	1
      000DF1 09                   12238 	.db	9
      000DF2 00 05                12239 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1567-Sstm8s_tim1$TIM1_CCxCmd$1565
      000DF4 03                   12240 	.db	3
      000DF5 03                   12241 	.sleb128	3
      000DF6 01                   12242 	.db	1
      000DF7 09                   12243 	.db	9
      000DF8 00 02                12244 	.dw	1+Sstm8s_tim1$TIM1_CCxCmd$1569-Sstm8s_tim1$TIM1_CCxCmd$1567
      000DFA 00                   12245 	.db	0
      000DFB 01                   12246 	.uleb128	1
      000DFC 01                   12247 	.db	1
      000DFD 00                   12248 	.db	0
      000DFE 05                   12249 	.uleb128	5
      000DFF 02                   12250 	.db	2
      000E00 00 00r14r64          12251 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1571)
      000E04 03                   12252 	.db	3
      000E05 EE 0C                12253 	.sleb128	1646
      000E07 01                   12254 	.db	1
      000E08 09                   12255 	.db	9
      000E09 00 01                12256 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1574-Sstm8s_tim1$TIM1_CCxNCmd$1571
      000E0B 03                   12257 	.db	3
      000E0C 03                   12258 	.sleb128	3
      000E0D 01                   12259 	.db	1
      000E0E 09                   12260 	.db	9
      000E0F 00 34                12261 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1583-Sstm8s_tim1$TIM1_CCxNCmd$1574
      000E11 03                   12262 	.db	3
      000E12 01                   12263 	.sleb128	1
      000E13 01                   12264 	.db	1
      000E14 09                   12265 	.db	9
      000E15 00 1E                12266 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1591-Sstm8s_tim1$TIM1_CCxNCmd$1583
      000E17 03                   12267 	.db	3
      000E18 02                   12268 	.sleb128	2
      000E19 01                   12269 	.db	1
      000E1A 09                   12270 	.db	9
      000E1B 00 07                12271 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1592-Sstm8s_tim1$TIM1_CCxNCmd$1591
      000E1D 03                   12272 	.db	3
      000E1E 05                   12273 	.sleb128	5
      000E1F 01                   12274 	.db	1
      000E20 09                   12275 	.db	9
      000E21 00 03                12276 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1594-Sstm8s_tim1$TIM1_CCxNCmd$1592
      000E23 03                   12277 	.db	3
      000E24 7E                   12278 	.sleb128	-2
      000E25 01                   12279 	.db	1
      000E26 09                   12280 	.db	9
      000E27 00 07                12281 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1596-Sstm8s_tim1$TIM1_CCxNCmd$1594
      000E29 03                   12282 	.db	3
      000E2A 02                   12283 	.sleb128	2
      000E2B 01                   12284 	.db	1
      000E2C 09                   12285 	.db	9
      000E2D 00 08                12286 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1599-Sstm8s_tim1$TIM1_CCxNCmd$1596
      000E2F 03                   12287 	.db	3
      000E30 04                   12288 	.sleb128	4
      000E31 01                   12289 	.db	1
      000E32 09                   12290 	.db	9
      000E33 00 08                12291 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1601-Sstm8s_tim1$TIM1_CCxNCmd$1599
      000E35 03                   12292 	.db	3
      000E36 03                   12293 	.sleb128	3
      000E37 01                   12294 	.db	1
      000E38 09                   12295 	.db	9
      000E39 00 08                12296 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1602-Sstm8s_tim1$TIM1_CCxNCmd$1601
      000E3B 03                   12297 	.db	3
      000E3C 79                   12298 	.sleb128	-7
      000E3D 01                   12299 	.db	1
      000E3E 09                   12300 	.db	9
      000E3F 00 03                12301 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1604-Sstm8s_tim1$TIM1_CCxNCmd$1602
      000E41 03                   12302 	.db	3
      000E42 0A                   12303 	.sleb128	10
      000E43 01                   12304 	.db	1
      000E44 09                   12305 	.db	9
      000E45 00 07                12306 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1606-Sstm8s_tim1$TIM1_CCxNCmd$1604
      000E47 03                   12307 	.db	3
      000E48 02                   12308 	.sleb128	2
      000E49 01                   12309 	.db	1
      000E4A 09                   12310 	.db	9
      000E4B 00 08                12311 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1609-Sstm8s_tim1$TIM1_CCxNCmd$1606
      000E4D 03                   12312 	.db	3
      000E4E 04                   12313 	.sleb128	4
      000E4F 01                   12314 	.db	1
      000E50 09                   12315 	.db	9
      000E51 00 08                12316 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1611-Sstm8s_tim1$TIM1_CCxNCmd$1609
      000E53 03                   12317 	.db	3
      000E54 08                   12318 	.sleb128	8
      000E55 01                   12319 	.db	1
      000E56 09                   12320 	.db	9
      000E57 00 03                12321 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1613-Sstm8s_tim1$TIM1_CCxNCmd$1611
      000E59 03                   12322 	.db	3
      000E5A 7E                   12323 	.sleb128	-2
      000E5B 01                   12324 	.db	1
      000E5C 09                   12325 	.db	9
      000E5D 00 07                12326 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1615-Sstm8s_tim1$TIM1_CCxNCmd$1613
      000E5F 03                   12327 	.db	3
      000E60 02                   12328 	.sleb128	2
      000E61 01                   12329 	.db	1
      000E62 09                   12330 	.db	9
      000E63 00 08                12331 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1618-Sstm8s_tim1$TIM1_CCxNCmd$1615
      000E65 03                   12332 	.db	3
      000E66 04                   12333 	.sleb128	4
      000E67 01                   12334 	.db	1
      000E68 09                   12335 	.db	9
      000E69 00 05                12336 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1620-Sstm8s_tim1$TIM1_CCxNCmd$1618
      000E6B 03                   12337 	.db	3
      000E6C 03                   12338 	.sleb128	3
      000E6D 01                   12339 	.db	1
      000E6E 09                   12340 	.db	9
      000E6F 00 02                12341 	.dw	1+Sstm8s_tim1$TIM1_CCxNCmd$1622-Sstm8s_tim1$TIM1_CCxNCmd$1620
      000E71 00                   12342 	.db	0
      000E72 01                   12343 	.uleb128	1
      000E73 01                   12344 	.db	1
      000E74 00                   12345 	.db	0
      000E75 05                   12346 	.uleb128	5
      000E76 02                   12347 	.db	2
      000E77 00 00r15r13          12348 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1624)
      000E7B 03                   12349 	.db	3
      000E7C AF 0D                12350 	.sleb128	1711
      000E7E 01                   12351 	.db	1
      000E7F 09                   12352 	.db	9
      000E80 00 01                12353 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1627-Sstm8s_tim1$TIM1_SelectOCxM$1624
      000E82 03                   12354 	.db	3
      000E83 03                   12355 	.sleb128	3
      000E84 01                   12356 	.db	1
      000E85 09                   12357 	.db	9
      000E86 00 4A                12358 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1637-Sstm8s_tim1$TIM1_SelectOCxM$1627
      000E88 03                   12359 	.db	3
      000E89 01                   12360 	.sleb128	1
      000E8A 01                   12361 	.db	1
      000E8B 09                   12362 	.db	9
      000E8C 00 55                12363 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1651-Sstm8s_tim1$TIM1_SelectOCxM$1637
      000E8E 03                   12364 	.db	3
      000E8F 02                   12365 	.sleb128	2
      000E90 01                   12366 	.db	1
      000E91 09                   12367 	.db	9
      000E92 00 07                12368 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1653-Sstm8s_tim1$TIM1_SelectOCxM$1651
      000E94 03                   12369 	.db	3
      000E95 03                   12370 	.sleb128	3
      000E96 01                   12371 	.db	1
      000E97 09                   12372 	.db	9
      000E98 00 08                12373 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1654-Sstm8s_tim1$TIM1_SelectOCxM$1653
      000E9A 03                   12374 	.db	3
      000E9B 03                   12375 	.sleb128	3
      000E9C 01                   12376 	.db	1
      000E9D 09                   12377 	.db	9
      000E9E 00 05                12378 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1655-Sstm8s_tim1$TIM1_SelectOCxM$1654
      000EA0 03                   12379 	.db	3
      000EA1 01                   12380 	.sleb128	1
      000EA2 01                   12381 	.db	1
      000EA3 09                   12382 	.db	9
      000EA4 00 08                12383 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1657-Sstm8s_tim1$TIM1_SelectOCxM$1655
      000EA6 03                   12384 	.db	3
      000EA7 02                   12385 	.sleb128	2
      000EA8 01                   12386 	.db	1
      000EA9 09                   12387 	.db	9
      000EAA 00 08                12388 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1659-Sstm8s_tim1$TIM1_SelectOCxM$1657
      000EAC 03                   12389 	.db	3
      000EAD 03                   12390 	.sleb128	3
      000EAE 01                   12391 	.db	1
      000EAF 09                   12392 	.db	9
      000EB0 00 08                12393 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1660-Sstm8s_tim1$TIM1_SelectOCxM$1659
      000EB2 03                   12394 	.db	3
      000EB3 03                   12395 	.sleb128	3
      000EB4 01                   12396 	.db	1
      000EB5 09                   12397 	.db	9
      000EB6 00 05                12398 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1661-Sstm8s_tim1$TIM1_SelectOCxM$1660
      000EB8 03                   12399 	.db	3
      000EB9 01                   12400 	.sleb128	1
      000EBA 01                   12401 	.db	1
      000EBB 09                   12402 	.db	9
      000EBC 00 08                12403 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1663-Sstm8s_tim1$TIM1_SelectOCxM$1661
      000EBE 03                   12404 	.db	3
      000EBF 05                   12405 	.sleb128	5
      000EC0 01                   12406 	.db	1
      000EC1 09                   12407 	.db	9
      000EC2 00 04                12408 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1664-Sstm8s_tim1$TIM1_SelectOCxM$1663
      000EC4 03                   12409 	.db	3
      000EC5 7D                   12410 	.sleb128	-3
      000EC6 01                   12411 	.db	1
      000EC7 09                   12412 	.db	9
      000EC8 00 08                12413 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1666-Sstm8s_tim1$TIM1_SelectOCxM$1664
      000ECA 03                   12414 	.db	3
      000ECB 03                   12415 	.sleb128	3
      000ECC 01                   12416 	.db	1
      000ECD 09                   12417 	.db	9
      000ECE 00 06                12418 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1667-Sstm8s_tim1$TIM1_SelectOCxM$1666
      000ED0 03                   12419 	.db	3
      000ED1 03                   12420 	.sleb128	3
      000ED2 01                   12421 	.db	1
      000ED3 09                   12422 	.db	9
      000ED4 00 05                12423 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1668-Sstm8s_tim1$TIM1_SelectOCxM$1667
      000ED6 03                   12424 	.db	3
      000ED7 01                   12425 	.sleb128	1
      000ED8 01                   12426 	.db	1
      000ED9 09                   12427 	.db	9
      000EDA 00 08                12428 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1671-Sstm8s_tim1$TIM1_SelectOCxM$1668
      000EDC 03                   12429 	.db	3
      000EDD 05                   12430 	.sleb128	5
      000EDE 01                   12431 	.db	1
      000EDF 09                   12432 	.db	9
      000EE0 00 06                12433 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1672-Sstm8s_tim1$TIM1_SelectOCxM$1671
      000EE2 03                   12434 	.db	3
      000EE3 03                   12435 	.sleb128	3
      000EE4 01                   12436 	.db	1
      000EE5 09                   12437 	.db	9
      000EE6 00 05                12438 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1673-Sstm8s_tim1$TIM1_SelectOCxM$1672
      000EE8 03                   12439 	.db	3
      000EE9 01                   12440 	.sleb128	1
      000EEA 01                   12441 	.db	1
      000EEB 09                   12442 	.db	9
      000EEC 00 05                12443 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1675-Sstm8s_tim1$TIM1_SelectOCxM$1673
      000EEE 03                   12444 	.db	3
      000EEF 02                   12445 	.sleb128	2
      000EF0 01                   12446 	.db	1
      000EF1 09                   12447 	.db	9
      000EF2 00 02                12448 	.dw	1+Sstm8s_tim1$TIM1_SelectOCxM$1677-Sstm8s_tim1$TIM1_SelectOCxM$1675
      000EF4 00                   12449 	.db	0
      000EF5 01                   12450 	.uleb128	1
      000EF6 01                   12451 	.db	1
      000EF7 00                   12452 	.db	0
      000EF8 05                   12453 	.uleb128	5
      000EF9 02                   12454 	.db	2
      000EFA 00 00r16r1D          12455 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1679)
      000EFE 03                   12456 	.db	3
      000EFF E1 0D                12457 	.sleb128	1761
      000F01 01                   12458 	.db	1
      000F02 09                   12459 	.db	9
      000F03 00 00                12460 	.dw	Sstm8s_tim1$TIM1_SetCounter$1681-Sstm8s_tim1$TIM1_SetCounter$1679
      000F05 03                   12461 	.db	3
      000F06 03                   12462 	.sleb128	3
      000F07 01                   12463 	.db	1
      000F08 09                   12464 	.db	9
      000F09 00 06                12465 	.dw	Sstm8s_tim1$TIM1_SetCounter$1682-Sstm8s_tim1$TIM1_SetCounter$1681
      000F0B 03                   12466 	.db	3
      000F0C 01                   12467 	.sleb128	1
      000F0D 01                   12468 	.db	1
      000F0E 09                   12469 	.db	9
      000F0F 00 05                12470 	.dw	Sstm8s_tim1$TIM1_SetCounter$1683-Sstm8s_tim1$TIM1_SetCounter$1682
      000F11 03                   12471 	.db	3
      000F12 01                   12472 	.sleb128	1
      000F13 01                   12473 	.db	1
      000F14 09                   12474 	.db	9
      000F15 00 01                12475 	.dw	1+Sstm8s_tim1$TIM1_SetCounter$1684-Sstm8s_tim1$TIM1_SetCounter$1683
      000F17 00                   12476 	.db	0
      000F18 01                   12477 	.uleb128	1
      000F19 01                   12478 	.db	1
      000F1A 00                   12479 	.db	0
      000F1B 05                   12480 	.uleb128	5
      000F1C 02                   12481 	.db	2
      000F1D 00 00r16r29          12482 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1686)
      000F21 03                   12483 	.db	3
      000F22 EE 0D                12484 	.sleb128	1774
      000F24 01                   12485 	.db	1
      000F25 09                   12486 	.db	9
      000F26 00 00                12487 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1688-Sstm8s_tim1$TIM1_SetAutoreload$1686
      000F28 03                   12488 	.db	3
      000F29 03                   12489 	.sleb128	3
      000F2A 01                   12490 	.db	1
      000F2B 09                   12491 	.db	9
      000F2C 00 06                12492 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1689-Sstm8s_tim1$TIM1_SetAutoreload$1688
      000F2E 03                   12493 	.db	3
      000F2F 01                   12494 	.sleb128	1
      000F30 01                   12495 	.db	1
      000F31 09                   12496 	.db	9
      000F32 00 05                12497 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1690-Sstm8s_tim1$TIM1_SetAutoreload$1689
      000F34 03                   12498 	.db	3
      000F35 01                   12499 	.sleb128	1
      000F36 01                   12500 	.db	1
      000F37 09                   12501 	.db	9
      000F38 00 01                12502 	.dw	1+Sstm8s_tim1$TIM1_SetAutoreload$1691-Sstm8s_tim1$TIM1_SetAutoreload$1690
      000F3A 00                   12503 	.db	0
      000F3B 01                   12504 	.uleb128	1
      000F3C 01                   12505 	.db	1
      000F3D 00                   12506 	.db	0
      000F3E 05                   12507 	.uleb128	5
      000F3F 02                   12508 	.db	2
      000F40 00 00r16r35          12509 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1693)
      000F44 03                   12510 	.db	3
      000F45 FB 0D                12511 	.sleb128	1787
      000F47 01                   12512 	.db	1
      000F48 09                   12513 	.db	9
      000F49 00 00                12514 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1695-Sstm8s_tim1$TIM1_SetCompare1$1693
      000F4B 03                   12515 	.db	3
      000F4C 03                   12516 	.sleb128	3
      000F4D 01                   12517 	.db	1
      000F4E 09                   12518 	.db	9
      000F4F 00 06                12519 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1696-Sstm8s_tim1$TIM1_SetCompare1$1695
      000F51 03                   12520 	.db	3
      000F52 01                   12521 	.sleb128	1
      000F53 01                   12522 	.db	1
      000F54 09                   12523 	.db	9
      000F55 00 05                12524 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1697-Sstm8s_tim1$TIM1_SetCompare1$1696
      000F57 03                   12525 	.db	3
      000F58 01                   12526 	.sleb128	1
      000F59 01                   12527 	.db	1
      000F5A 09                   12528 	.db	9
      000F5B 00 01                12529 	.dw	1+Sstm8s_tim1$TIM1_SetCompare1$1698-Sstm8s_tim1$TIM1_SetCompare1$1697
      000F5D 00                   12530 	.db	0
      000F5E 01                   12531 	.uleb128	1
      000F5F 01                   12532 	.db	1
      000F60 00                   12533 	.db	0
      000F61 05                   12534 	.uleb128	5
      000F62 02                   12535 	.db	2
      000F63 00 00r16r41          12536 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1700)
      000F67 03                   12537 	.db	3
      000F68 88 0E                12538 	.sleb128	1800
      000F6A 01                   12539 	.db	1
      000F6B 09                   12540 	.db	9
      000F6C 00 00                12541 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1702-Sstm8s_tim1$TIM1_SetCompare2$1700
      000F6E 03                   12542 	.db	3
      000F6F 03                   12543 	.sleb128	3
      000F70 01                   12544 	.db	1
      000F71 09                   12545 	.db	9
      000F72 00 06                12546 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1703-Sstm8s_tim1$TIM1_SetCompare2$1702
      000F74 03                   12547 	.db	3
      000F75 01                   12548 	.sleb128	1
      000F76 01                   12549 	.db	1
      000F77 09                   12550 	.db	9
      000F78 00 05                12551 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1704-Sstm8s_tim1$TIM1_SetCompare2$1703
      000F7A 03                   12552 	.db	3
      000F7B 01                   12553 	.sleb128	1
      000F7C 01                   12554 	.db	1
      000F7D 09                   12555 	.db	9
      000F7E 00 01                12556 	.dw	1+Sstm8s_tim1$TIM1_SetCompare2$1705-Sstm8s_tim1$TIM1_SetCompare2$1704
      000F80 00                   12557 	.db	0
      000F81 01                   12558 	.uleb128	1
      000F82 01                   12559 	.db	1
      000F83 00                   12560 	.db	0
      000F84 05                   12561 	.uleb128	5
      000F85 02                   12562 	.db	2
      000F86 00 00r16r4D          12563 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1707)
      000F8A 03                   12564 	.db	3
      000F8B 95 0E                12565 	.sleb128	1813
      000F8D 01                   12566 	.db	1
      000F8E 09                   12567 	.db	9
      000F8F 00 00                12568 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1709-Sstm8s_tim1$TIM1_SetCompare3$1707
      000F91 03                   12569 	.db	3
      000F92 03                   12570 	.sleb128	3
      000F93 01                   12571 	.db	1
      000F94 09                   12572 	.db	9
      000F95 00 06                12573 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1710-Sstm8s_tim1$TIM1_SetCompare3$1709
      000F97 03                   12574 	.db	3
      000F98 01                   12575 	.sleb128	1
      000F99 01                   12576 	.db	1
      000F9A 09                   12577 	.db	9
      000F9B 00 05                12578 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1711-Sstm8s_tim1$TIM1_SetCompare3$1710
      000F9D 03                   12579 	.db	3
      000F9E 01                   12580 	.sleb128	1
      000F9F 01                   12581 	.db	1
      000FA0 09                   12582 	.db	9
      000FA1 00 01                12583 	.dw	1+Sstm8s_tim1$TIM1_SetCompare3$1712-Sstm8s_tim1$TIM1_SetCompare3$1711
      000FA3 00                   12584 	.db	0
      000FA4 01                   12585 	.uleb128	1
      000FA5 01                   12586 	.db	1
      000FA6 00                   12587 	.db	0
      000FA7 05                   12588 	.uleb128	5
      000FA8 02                   12589 	.db	2
      000FA9 00 00r16r59          12590 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1714)
      000FAD 03                   12591 	.db	3
      000FAE A2 0E                12592 	.sleb128	1826
      000FB0 01                   12593 	.db	1
      000FB1 09                   12594 	.db	9
      000FB2 00 00                12595 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1716-Sstm8s_tim1$TIM1_SetCompare4$1714
      000FB4 03                   12596 	.db	3
      000FB5 03                   12597 	.sleb128	3
      000FB6 01                   12598 	.db	1
      000FB7 09                   12599 	.db	9
      000FB8 00 06                12600 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1717-Sstm8s_tim1$TIM1_SetCompare4$1716
      000FBA 03                   12601 	.db	3
      000FBB 01                   12602 	.sleb128	1
      000FBC 01                   12603 	.db	1
      000FBD 09                   12604 	.db	9
      000FBE 00 05                12605 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1718-Sstm8s_tim1$TIM1_SetCompare4$1717
      000FC0 03                   12606 	.db	3
      000FC1 01                   12607 	.sleb128	1
      000FC2 01                   12608 	.db	1
      000FC3 09                   12609 	.db	9
      000FC4 00 01                12610 	.dw	1+Sstm8s_tim1$TIM1_SetCompare4$1719-Sstm8s_tim1$TIM1_SetCompare4$1718
      000FC6 00                   12611 	.db	0
      000FC7 01                   12612 	.uleb128	1
      000FC8 01                   12613 	.db	1
      000FC9 00                   12614 	.db	0
      000FCA 05                   12615 	.uleb128	5
      000FCB 02                   12616 	.db	2
      000FCC 00 00r16r65          12617 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1721)
      000FD0 03                   12618 	.db	3
      000FD1 B3 0E                12619 	.sleb128	1843
      000FD3 01                   12620 	.db	1
      000FD4 09                   12621 	.db	9
      000FD5 00 00                12622 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1723-Sstm8s_tim1$TIM1_SetIC1Prescaler$1721
      000FD7 03                   12623 	.db	3
      000FD8 03                   12624 	.sleb128	3
      000FD9 01                   12625 	.db	1
      000FDA 09                   12626 	.db	9
      000FDB 00 31                12627 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1733-Sstm8s_tim1$TIM1_SetIC1Prescaler$1723
      000FDD 03                   12628 	.db	3
      000FDE 03                   12629 	.sleb128	3
      000FDF 01                   12630 	.db	1
      000FE0 09                   12631 	.db	9
      000FE1 00 05                12632 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1734-Sstm8s_tim1$TIM1_SetIC1Prescaler$1733
      000FE3 03                   12633 	.db	3
      000FE4 01                   12634 	.sleb128	1
      000FE5 01                   12635 	.db	1
      000FE6 09                   12636 	.db	9
      000FE7 00 05                12637 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1735-Sstm8s_tim1$TIM1_SetIC1Prescaler$1734
      000FE9 03                   12638 	.db	3
      000FEA 01                   12639 	.sleb128	1
      000FEB 01                   12640 	.db	1
      000FEC 09                   12641 	.db	9
      000FED 00 01                12642 	.dw	1+Sstm8s_tim1$TIM1_SetIC1Prescaler$1736-Sstm8s_tim1$TIM1_SetIC1Prescaler$1735
      000FEF 00                   12643 	.db	0
      000FF0 01                   12644 	.uleb128	1
      000FF1 01                   12645 	.db	1
      000FF2 00                   12646 	.db	0
      000FF3 05                   12647 	.uleb128	5
      000FF4 02                   12648 	.db	2
      000FF5 00 00r16rA1          12649 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1738)
      000FF9 03                   12650 	.db	3
      000FFA C7 0E                12651 	.sleb128	1863
      000FFC 01                   12652 	.db	1
      000FFD 09                   12653 	.db	9
      000FFE 00 00                12654 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1740-Sstm8s_tim1$TIM1_SetIC2Prescaler$1738
      001000 03                   12655 	.db	3
      001001 04                   12656 	.sleb128	4
      001002 01                   12657 	.db	1
      001003 09                   12658 	.db	9
      001004 00 31                12659 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1750-Sstm8s_tim1$TIM1_SetIC2Prescaler$1740
      001006 03                   12660 	.db	3
      001007 03                   12661 	.sleb128	3
      001008 01                   12662 	.db	1
      001009 09                   12663 	.db	9
      00100A 00 05                12664 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1751-Sstm8s_tim1$TIM1_SetIC2Prescaler$1750
      00100C 03                   12665 	.db	3
      00100D 01                   12666 	.sleb128	1
      00100E 01                   12667 	.db	1
      00100F 09                   12668 	.db	9
      001010 00 05                12669 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1752-Sstm8s_tim1$TIM1_SetIC2Prescaler$1751
      001012 03                   12670 	.db	3
      001013 01                   12671 	.sleb128	1
      001014 01                   12672 	.db	1
      001015 09                   12673 	.db	9
      001016 00 01                12674 	.dw	1+Sstm8s_tim1$TIM1_SetIC2Prescaler$1753-Sstm8s_tim1$TIM1_SetIC2Prescaler$1752
      001018 00                   12675 	.db	0
      001019 01                   12676 	.uleb128	1
      00101A 01                   12677 	.db	1
      00101B 00                   12678 	.db	0
      00101C 05                   12679 	.uleb128	5
      00101D 02                   12680 	.db	2
      00101E 00 00r16rDD          12681 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1755)
      001022 03                   12682 	.db	3
      001023 DC 0E                12683 	.sleb128	1884
      001025 01                   12684 	.db	1
      001026 09                   12685 	.db	9
      001027 00 00                12686 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1757-Sstm8s_tim1$TIM1_SetIC3Prescaler$1755
      001029 03                   12687 	.db	3
      00102A 04                   12688 	.sleb128	4
      00102B 01                   12689 	.db	1
      00102C 09                   12690 	.db	9
      00102D 00 31                12691 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1767-Sstm8s_tim1$TIM1_SetIC3Prescaler$1757
      00102F 03                   12692 	.db	3
      001030 03                   12693 	.sleb128	3
      001031 01                   12694 	.db	1
      001032 09                   12695 	.db	9
      001033 00 05                12696 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1768-Sstm8s_tim1$TIM1_SetIC3Prescaler$1767
      001035 03                   12697 	.db	3
      001036 01                   12698 	.sleb128	1
      001037 01                   12699 	.db	1
      001038 09                   12700 	.db	9
      001039 00 05                12701 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1769-Sstm8s_tim1$TIM1_SetIC3Prescaler$1768
      00103B 03                   12702 	.db	3
      00103C 01                   12703 	.sleb128	1
      00103D 01                   12704 	.db	1
      00103E 09                   12705 	.db	9
      00103F 00 01                12706 	.dw	1+Sstm8s_tim1$TIM1_SetIC3Prescaler$1770-Sstm8s_tim1$TIM1_SetIC3Prescaler$1769
      001041 00                   12707 	.db	0
      001042 01                   12708 	.uleb128	1
      001043 01                   12709 	.db	1
      001044 00                   12710 	.db	0
      001045 05                   12711 	.uleb128	5
      001046 02                   12712 	.db	2
      001047 00 00r17r19          12713 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1772)
      00104B 03                   12714 	.db	3
      00104C F1 0E                12715 	.sleb128	1905
      00104E 01                   12716 	.db	1
      00104F 09                   12717 	.db	9
      001050 00 00                12718 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1774-Sstm8s_tim1$TIM1_SetIC4Prescaler$1772
      001052 03                   12719 	.db	3
      001053 04                   12720 	.sleb128	4
      001054 01                   12721 	.db	1
      001055 09                   12722 	.db	9
      001056 00 31                12723 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1784-Sstm8s_tim1$TIM1_SetIC4Prescaler$1774
      001058 03                   12724 	.db	3
      001059 03                   12725 	.sleb128	3
      00105A 01                   12726 	.db	1
      00105B 09                   12727 	.db	9
      00105C 00 05                12728 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1785-Sstm8s_tim1$TIM1_SetIC4Prescaler$1784
      00105E 03                   12729 	.db	3
      00105F 01                   12730 	.sleb128	1
      001060 01                   12731 	.db	1
      001061 09                   12732 	.db	9
      001062 00 05                12733 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1786-Sstm8s_tim1$TIM1_SetIC4Prescaler$1785
      001064 03                   12734 	.db	3
      001065 01                   12735 	.sleb128	1
      001066 01                   12736 	.db	1
      001067 09                   12737 	.db	9
      001068 00 01                12738 	.dw	1+Sstm8s_tim1$TIM1_SetIC4Prescaler$1787-Sstm8s_tim1$TIM1_SetIC4Prescaler$1786
      00106A 00                   12739 	.db	0
      00106B 01                   12740 	.uleb128	1
      00106C 01                   12741 	.db	1
      00106D 00                   12742 	.db	0
      00106E 05                   12743 	.uleb128	5
      00106F 02                   12744 	.db	2
      001070 00 00r17r55          12745 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1789)
      001074 03                   12746 	.db	3
      001075 81 0F                12747 	.sleb128	1921
      001077 01                   12748 	.db	1
      001078 09                   12749 	.db	9
      001079 00 01                12750 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1792-Sstm8s_tim1$TIM1_GetCapture1$1789
      00107B 03                   12751 	.db	3
      00107C 07                   12752 	.sleb128	7
      00107D 01                   12753 	.db	1
      00107E 09                   12754 	.db	9
      00107F 00 04                12755 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1793-Sstm8s_tim1$TIM1_GetCapture1$1792
      001081 03                   12756 	.db	3
      001082 01                   12757 	.sleb128	1
      001083 01                   12758 	.db	1
      001084 09                   12759 	.db	9
      001085 00 03                12760 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1794-Sstm8s_tim1$TIM1_GetCapture1$1793
      001087 03                   12761 	.db	3
      001088 02                   12762 	.sleb128	2
      001089 01                   12763 	.db	1
      00108A 09                   12764 	.db	9
      00108B 00 02                12765 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1795-Sstm8s_tim1$TIM1_GetCapture1$1794
      00108D 03                   12766 	.db	3
      00108E 01                   12767 	.sleb128	1
      00108F 01                   12768 	.db	1
      001090 09                   12769 	.db	9
      001091 00 0D                12770 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1798-Sstm8s_tim1$TIM1_GetCapture1$1795
      001093 03                   12771 	.db	3
      001094 02                   12772 	.sleb128	2
      001095 01                   12773 	.db	1
      001096 09                   12774 	.db	9
      001097 00 00                12775 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1799-Sstm8s_tim1$TIM1_GetCapture1$1798
      001099 03                   12776 	.db	3
      00109A 01                   12777 	.sleb128	1
      00109B 01                   12778 	.db	1
      00109C 09                   12779 	.db	9
      00109D 00 03                12780 	.dw	1+Sstm8s_tim1$TIM1_GetCapture1$1801-Sstm8s_tim1$TIM1_GetCapture1$1799
      00109F 00                   12781 	.db	0
      0010A0 01                   12782 	.uleb128	1
      0010A1 01                   12783 	.db	1
      0010A2 00                   12784 	.db	0
      0010A3 05                   12785 	.uleb128	5
      0010A4 02                   12786 	.db	2
      0010A5 00 00r17r6F          12787 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1803)
      0010A9 03                   12788 	.db	3
      0010AA 96 0F                12789 	.sleb128	1942
      0010AC 01                   12790 	.db	1
      0010AD 09                   12791 	.db	9
      0010AE 00 01                12792 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1806-Sstm8s_tim1$TIM1_GetCapture2$1803
      0010B0 03                   12793 	.db	3
      0010B1 07                   12794 	.sleb128	7
      0010B2 01                   12795 	.db	1
      0010B3 09                   12796 	.db	9
      0010B4 00 04                12797 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1807-Sstm8s_tim1$TIM1_GetCapture2$1806
      0010B6 03                   12798 	.db	3
      0010B7 01                   12799 	.sleb128	1
      0010B8 01                   12800 	.db	1
      0010B9 09                   12801 	.db	9
      0010BA 00 03                12802 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1808-Sstm8s_tim1$TIM1_GetCapture2$1807
      0010BC 03                   12803 	.db	3
      0010BD 02                   12804 	.sleb128	2
      0010BE 01                   12805 	.db	1
      0010BF 09                   12806 	.db	9
      0010C0 00 02                12807 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1809-Sstm8s_tim1$TIM1_GetCapture2$1808
      0010C2 03                   12808 	.db	3
      0010C3 01                   12809 	.sleb128	1
      0010C4 01                   12810 	.db	1
      0010C5 09                   12811 	.db	9
      0010C6 00 0D                12812 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1812-Sstm8s_tim1$TIM1_GetCapture2$1809
      0010C8 03                   12813 	.db	3
      0010C9 02                   12814 	.sleb128	2
      0010CA 01                   12815 	.db	1
      0010CB 09                   12816 	.db	9
      0010CC 00 00                12817 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1813-Sstm8s_tim1$TIM1_GetCapture2$1812
      0010CE 03                   12818 	.db	3
      0010CF 01                   12819 	.sleb128	1
      0010D0 01                   12820 	.db	1
      0010D1 09                   12821 	.db	9
      0010D2 00 03                12822 	.dw	1+Sstm8s_tim1$TIM1_GetCapture2$1815-Sstm8s_tim1$TIM1_GetCapture2$1813
      0010D4 00                   12823 	.db	0
      0010D5 01                   12824 	.uleb128	1
      0010D6 01                   12825 	.db	1
      0010D7 00                   12826 	.db	0
      0010D8 05                   12827 	.uleb128	5
      0010D9 02                   12828 	.db	2
      0010DA 00 00r17r89          12829 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1817)
      0010DE 03                   12830 	.db	3
      0010DF AB 0F                12831 	.sleb128	1963
      0010E1 01                   12832 	.db	1
      0010E2 09                   12833 	.db	9
      0010E3 00 01                12834 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1820-Sstm8s_tim1$TIM1_GetCapture3$1817
      0010E5 03                   12835 	.db	3
      0010E6 06                   12836 	.sleb128	6
      0010E7 01                   12837 	.db	1
      0010E8 09                   12838 	.db	9
      0010E9 00 04                12839 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1821-Sstm8s_tim1$TIM1_GetCapture3$1820
      0010EB 03                   12840 	.db	3
      0010EC 01                   12841 	.sleb128	1
      0010ED 01                   12842 	.db	1
      0010EE 09                   12843 	.db	9
      0010EF 00 03                12844 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1822-Sstm8s_tim1$TIM1_GetCapture3$1821
      0010F1 03                   12845 	.db	3
      0010F2 02                   12846 	.sleb128	2
      0010F3 01                   12847 	.db	1
      0010F4 09                   12848 	.db	9
      0010F5 00 02                12849 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1823-Sstm8s_tim1$TIM1_GetCapture3$1822
      0010F7 03                   12850 	.db	3
      0010F8 01                   12851 	.sleb128	1
      0010F9 01                   12852 	.db	1
      0010FA 09                   12853 	.db	9
      0010FB 00 0D                12854 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1826-Sstm8s_tim1$TIM1_GetCapture3$1823
      0010FD 03                   12855 	.db	3
      0010FE 02                   12856 	.sleb128	2
      0010FF 01                   12857 	.db	1
      001100 09                   12858 	.db	9
      001101 00 00                12859 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1827-Sstm8s_tim1$TIM1_GetCapture3$1826
      001103 03                   12860 	.db	3
      001104 01                   12861 	.sleb128	1
      001105 01                   12862 	.db	1
      001106 09                   12863 	.db	9
      001107 00 03                12864 	.dw	1+Sstm8s_tim1$TIM1_GetCapture3$1829-Sstm8s_tim1$TIM1_GetCapture3$1827
      001109 00                   12865 	.db	0
      00110A 01                   12866 	.uleb128	1
      00110B 01                   12867 	.db	1
      00110C 00                   12868 	.db	0
      00110D 05                   12869 	.uleb128	5
      00110E 02                   12870 	.db	2
      00110F 00 00r17rA3          12871 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1831)
      001113 03                   12872 	.db	3
      001114 BF 0F                12873 	.sleb128	1983
      001116 01                   12874 	.db	1
      001117 09                   12875 	.db	9
      001118 00 01                12876 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1834-Sstm8s_tim1$TIM1_GetCapture4$1831
      00111A 03                   12877 	.db	3
      00111B 06                   12878 	.sleb128	6
      00111C 01                   12879 	.db	1
      00111D 09                   12880 	.db	9
      00111E 00 04                12881 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1835-Sstm8s_tim1$TIM1_GetCapture4$1834
      001120 03                   12882 	.db	3
      001121 01                   12883 	.sleb128	1
      001122 01                   12884 	.db	1
      001123 09                   12885 	.db	9
      001124 00 03                12886 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1836-Sstm8s_tim1$TIM1_GetCapture4$1835
      001126 03                   12887 	.db	3
      001127 02                   12888 	.sleb128	2
      001128 01                   12889 	.db	1
      001129 09                   12890 	.db	9
      00112A 00 02                12891 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1837-Sstm8s_tim1$TIM1_GetCapture4$1836
      00112C 03                   12892 	.db	3
      00112D 01                   12893 	.sleb128	1
      00112E 01                   12894 	.db	1
      00112F 09                   12895 	.db	9
      001130 00 0D                12896 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1840-Sstm8s_tim1$TIM1_GetCapture4$1837
      001132 03                   12897 	.db	3
      001133 02                   12898 	.sleb128	2
      001134 01                   12899 	.db	1
      001135 09                   12900 	.db	9
      001136 00 00                12901 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1841-Sstm8s_tim1$TIM1_GetCapture4$1840
      001138 03                   12902 	.db	3
      001139 01                   12903 	.sleb128	1
      00113A 01                   12904 	.db	1
      00113B 09                   12905 	.db	9
      00113C 00 03                12906 	.dw	1+Sstm8s_tim1$TIM1_GetCapture4$1843-Sstm8s_tim1$TIM1_GetCapture4$1841
      00113E 00                   12907 	.db	0
      00113F 01                   12908 	.uleb128	1
      001140 01                   12909 	.db	1
      001141 00                   12910 	.db	0
      001142 05                   12911 	.uleb128	5
      001143 02                   12912 	.db	2
      001144 00 00r17rBD          12913 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1845)
      001148 03                   12914 	.db	3
      001149 D3 0F                12915 	.sleb128	2003
      00114B 01                   12916 	.db	1
      00114C 09                   12917 	.db	9
      00114D 00 02                12918 	.dw	Sstm8s_tim1$TIM1_GetCounter$1848-Sstm8s_tim1$TIM1_GetCounter$1845
      00114F 03                   12919 	.db	3
      001150 04                   12920 	.sleb128	4
      001151 01                   12921 	.db	1
      001152 09                   12922 	.db	9
      001153 00 08                12923 	.dw	Sstm8s_tim1$TIM1_GetCounter$1849-Sstm8s_tim1$TIM1_GetCounter$1848
      001155 03                   12924 	.db	3
      001156 03                   12925 	.sleb128	3
      001157 01                   12926 	.db	1
      001158 09                   12927 	.db	9
      001159 00 0C                12928 	.dw	Sstm8s_tim1$TIM1_GetCounter$1850-Sstm8s_tim1$TIM1_GetCounter$1849
      00115B 03                   12929 	.db	3
      00115C 01                   12930 	.sleb128	1
      00115D 01                   12931 	.db	1
      00115E 09                   12932 	.db	9
      00115F 00 03                12933 	.dw	1+Sstm8s_tim1$TIM1_GetCounter$1852-Sstm8s_tim1$TIM1_GetCounter$1850
      001161 00                   12934 	.db	0
      001162 01                   12935 	.uleb128	1
      001163 01                   12936 	.db	1
      001164 00                   12937 	.db	0
      001165 05                   12938 	.uleb128	5
      001166 02                   12939 	.db	2
      001167 00 00r17rD6          12940 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1854)
      00116B 03                   12941 	.db	3
      00116C E2 0F                12942 	.sleb128	2018
      00116E 01                   12943 	.db	1
      00116F 09                   12944 	.db	9
      001170 00 02                12945 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1857-Sstm8s_tim1$TIM1_GetPrescaler$1854
      001172 03                   12946 	.db	3
      001173 04                   12947 	.sleb128	4
      001174 01                   12948 	.db	1
      001175 09                   12949 	.db	9
      001176 00 08                12950 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1858-Sstm8s_tim1$TIM1_GetPrescaler$1857
      001178 03                   12951 	.db	3
      001179 03                   12952 	.sleb128	3
      00117A 01                   12953 	.db	1
      00117B 09                   12954 	.db	9
      00117C 00 0C                12955 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1859-Sstm8s_tim1$TIM1_GetPrescaler$1858
      00117E 03                   12956 	.db	3
      00117F 01                   12957 	.sleb128	1
      001180 01                   12958 	.db	1
      001181 09                   12959 	.db	9
      001182 00 03                12960 	.dw	1+Sstm8s_tim1$TIM1_GetPrescaler$1861-Sstm8s_tim1$TIM1_GetPrescaler$1859
      001184 00                   12961 	.db	0
      001185 01                   12962 	.uleb128	1
      001186 01                   12963 	.db	1
      001187 00                   12964 	.db	0
      001188 05                   12965 	.uleb128	5
      001189 02                   12966 	.db	2
      00118A 00 00r17rEF          12967 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1863)
      00118E 03                   12968 	.db	3
      00118F FE 0F                12969 	.sleb128	2046
      001191 01                   12970 	.db	1
      001192 09                   12971 	.db	9
      001193 00 01                12972 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1866-Sstm8s_tim1$TIM1_GetFlagStatus$1863
      001195 03                   12973 	.db	3
      001196 06                   12974 	.sleb128	6
      001197 01                   12975 	.db	1
      001198 09                   12976 	.db	9
      001199 00 75                12977 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1888-Sstm8s_tim1$TIM1_GetFlagStatus$1866
      00119B 03                   12978 	.db	3
      00119C 02                   12979 	.sleb128	2
      00119D 01                   12980 	.db	1
      00119E 09                   12981 	.db	9
      00119F 00 0B                12982 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1889-Sstm8s_tim1$TIM1_GetFlagStatus$1888
      0011A1 03                   12983 	.db	3
      0011A2 01                   12984 	.sleb128	1
      0011A3 01                   12985 	.db	1
      0011A4 09                   12986 	.db	9
      0011A5 00 01                12987 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1890-Sstm8s_tim1$TIM1_GetFlagStatus$1889
      0011A7 03                   12988 	.db	3
      0011A8 02                   12989 	.sleb128	2
      0011A9 01                   12990 	.db	1
      0011AA 09                   12991 	.db	9
      0011AB 00 0F                12992 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1894-Sstm8s_tim1$TIM1_GetFlagStatus$1890
      0011AD 03                   12993 	.db	3
      0011AE 02                   12994 	.sleb128	2
      0011AF 01                   12995 	.db	1
      0011B0 09                   12996 	.db	9
      0011B1 00 05                12997 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1897-Sstm8s_tim1$TIM1_GetFlagStatus$1894
      0011B3 03                   12998 	.db	3
      0011B4 04                   12999 	.sleb128	4
      0011B5 01                   13000 	.db	1
      0011B6 09                   13001 	.db	9
      0011B7 00 01                13002 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1899-Sstm8s_tim1$TIM1_GetFlagStatus$1897
      0011B9 03                   13003 	.db	3
      0011BA 02                   13004 	.sleb128	2
      0011BB 01                   13005 	.db	1
      0011BC 09                   13006 	.db	9
      0011BD 00 00                13007 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1900-Sstm8s_tim1$TIM1_GetFlagStatus$1899
      0011BF 03                   13008 	.db	3
      0011C0 01                   13009 	.sleb128	1
      0011C1 01                   13010 	.db	1
      0011C2 09                   13011 	.db	9
      0011C3 00 03                13012 	.dw	1+Sstm8s_tim1$TIM1_GetFlagStatus$1902-Sstm8s_tim1$TIM1_GetFlagStatus$1900
      0011C5 00                   13013 	.db	0
      0011C6 01                   13014 	.uleb128	1
      0011C7 01                   13015 	.db	1
      0011C8 00                   13016 	.db	0
      0011C9 05                   13017 	.uleb128	5
      0011CA 02                   13018 	.db	2
      0011CB 00 00r18r89          13019 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1904)
      0011CF 03                   13020 	.db	3
      0011D0 A6 10                13021 	.sleb128	2086
      0011D2 01                   13022 	.db	1
      0011D3 09                   13023 	.db	9
      0011D4 00 01                13024 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1907-Sstm8s_tim1$TIM1_ClearFlag$1904
      0011D6 03                   13025 	.db	3
      0011D7 03                   13026 	.sleb128	3
      0011D8 01                   13027 	.db	1
      0011D9 09                   13028 	.db	9
      0011DA 00 23                13029 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1914-Sstm8s_tim1$TIM1_ClearFlag$1907
      0011DC 03                   13030 	.db	3
      0011DD 03                   13031 	.sleb128	3
      0011DE 01                   13032 	.db	1
      0011DF 09                   13033 	.db	9
      0011E0 00 06                13034 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1915-Sstm8s_tim1$TIM1_ClearFlag$1914
      0011E2 03                   13035 	.db	3
      0011E3 01                   13036 	.sleb128	1
      0011E4 01                   13037 	.db	1
      0011E5 09                   13038 	.db	9
      0011E6 00 09                13039 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1916-Sstm8s_tim1$TIM1_ClearFlag$1915
      0011E8 03                   13040 	.db	3
      0011E9 02                   13041 	.sleb128	2
      0011EA 01                   13042 	.db	1
      0011EB 09                   13043 	.db	9
      0011EC 00 02                13044 	.dw	1+Sstm8s_tim1$TIM1_ClearFlag$1918-Sstm8s_tim1$TIM1_ClearFlag$1916
      0011EE 00                   13045 	.db	0
      0011EF 01                   13046 	.uleb128	1
      0011F0 01                   13047 	.db	1
      0011F1 00                   13048 	.db	0
      0011F2 05                   13049 	.uleb128	5
      0011F3 02                   13050 	.db	2
      0011F4 00 00r18rBE          13051 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1920)
      0011F8 03                   13052 	.db	3
      0011F9 BF 10                13053 	.sleb128	2111
      0011FB 01                   13054 	.db	1
      0011FC 09                   13055 	.db	9
      0011FD 00 01                13056 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1923-Sstm8s_tim1$TIM1_GetITStatus$1920
      0011FF 03                   13057 	.db	3
      001200 06                   13058 	.sleb128	6
      001201 01                   13059 	.db	1
      001202 09                   13060 	.db	9
      001203 00 56                13061 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1938-Sstm8s_tim1$TIM1_GetITStatus$1923
      001205 03                   13062 	.db	3
      001206 02                   13063 	.sleb128	2
      001207 01                   13064 	.db	1
      001208 09                   13065 	.db	9
      001209 00 07                13066 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1939-Sstm8s_tim1$TIM1_GetITStatus$1938
      00120B 03                   13067 	.db	3
      00120C 02                   13068 	.sleb128	2
      00120D 01                   13069 	.db	1
      00120E 09                   13070 	.db	9
      00120F 00 05                13071 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1940-Sstm8s_tim1$TIM1_GetITStatus$1939
      001211 03                   13072 	.db	3
      001212 02                   13073 	.sleb128	2
      001213 01                   13074 	.db	1
      001214 09                   13075 	.db	9
      001215 00 0D                13076 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1942-Sstm8s_tim1$TIM1_GetITStatus$1940
      001217 03                   13077 	.db	3
      001218 02                   13078 	.sleb128	2
      001219 01                   13079 	.db	1
      00121A 09                   13080 	.db	9
      00121B 00 05                13081 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1945-Sstm8s_tim1$TIM1_GetITStatus$1942
      00121D 03                   13082 	.db	3
      00121E 04                   13083 	.sleb128	4
      00121F 01                   13084 	.db	1
      001220 09                   13085 	.db	9
      001221 00 01                13086 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1947-Sstm8s_tim1$TIM1_GetITStatus$1945
      001223 03                   13087 	.db	3
      001224 02                   13088 	.sleb128	2
      001225 01                   13089 	.db	1
      001226 09                   13090 	.db	9
      001227 00 00                13091 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1948-Sstm8s_tim1$TIM1_GetITStatus$1947
      001229 03                   13092 	.db	3
      00122A 01                   13093 	.sleb128	1
      00122B 01                   13094 	.db	1
      00122C 09                   13095 	.db	9
      00122D 00 03                13096 	.dw	1+Sstm8s_tim1$TIM1_GetITStatus$1950-Sstm8s_tim1$TIM1_GetITStatus$1948
      00122F 00                   13097 	.db	0
      001230 01                   13098 	.uleb128	1
      001231 01                   13099 	.db	1
      001232 00                   13100 	.db	0
      001233 05                   13101 	.uleb128	5
      001234 02                   13102 	.db	2
      001235 00 00r19r37          13103 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1952)
      001239 03                   13104 	.db	3
      00123A E4 10                13105 	.sleb128	2148
      00123C 01                   13106 	.db	1
      00123D 09                   13107 	.db	9
      00123E 00 00                13108 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1954-Sstm8s_tim1$TIM1_ClearITPendingBit$1952
      001240 03                   13109 	.db	3
      001241 03                   13110 	.sleb128	3
      001242 01                   13111 	.db	1
      001243 09                   13112 	.db	9
      001244 00 16                13113 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1961-Sstm8s_tim1$TIM1_ClearITPendingBit$1954
      001246 03                   13114 	.db	3
      001247 03                   13115 	.sleb128	3
      001248 01                   13116 	.db	1
      001249 09                   13117 	.db	9
      00124A 00 06                13118 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1962-Sstm8s_tim1$TIM1_ClearITPendingBit$1961
      00124C 03                   13119 	.db	3
      00124D 01                   13120 	.sleb128	1
      00124E 01                   13121 	.db	1
      00124F 09                   13122 	.db	9
      001250 00 01                13123 	.dw	1+Sstm8s_tim1$TIM1_ClearITPendingBit$1963-Sstm8s_tim1$TIM1_ClearITPendingBit$1962
      001252 00                   13124 	.db	0
      001253 01                   13125 	.uleb128	1
      001254 01                   13126 	.db	1
      001255 00                   13127 	.db	0
      001256 05                   13128 	.uleb128	5
      001257 02                   13129 	.db	2
      001258 00 00r19r54          13130 	.dw	0,(Sstm8s_tim1$TI1_Config$1965)
      00125C 03                   13131 	.db	3
      00125D FD 10                13132 	.sleb128	2173
      00125F 01                   13133 	.db	1
      001260 09                   13134 	.db	9
      001261 00 01                13135 	.dw	Sstm8s_tim1$TI1_Config$1968-Sstm8s_tim1$TI1_Config$1965
      001263 03                   13136 	.db	3
      001264 05                   13137 	.sleb128	5
      001265 01                   13138 	.db	1
      001266 09                   13139 	.db	9
      001267 00 08                13140 	.dw	Sstm8s_tim1$TI1_Config$1969-Sstm8s_tim1$TI1_Config$1968
      001269 03                   13141 	.db	3
      00126A 03                   13142 	.sleb128	3
      00126B 01                   13143 	.db	1
      00126C 09                   13144 	.db	9
      00126D 00 07                13145 	.dw	Sstm8s_tim1$TI1_Config$1970-Sstm8s_tim1$TI1_Config$1969
      00126F 03                   13146 	.db	3
      001270 01                   13147 	.sleb128	1
      001271 01                   13148 	.db	1
      001272 09                   13149 	.db	9
      001273 00 0C                13150 	.dw	Sstm8s_tim1$TI1_Config$1971-Sstm8s_tim1$TI1_Config$1970
      001275 03                   13151 	.db	3
      001276 7C                   13152 	.sleb128	-4
      001277 01                   13153 	.db	1
      001278 09                   13154 	.db	9
      001279 00 03                13155 	.dw	Sstm8s_tim1$TI1_Config$1972-Sstm8s_tim1$TI1_Config$1971
      00127B 03                   13156 	.db	3
      00127C 07                   13157 	.sleb128	7
      00127D 01                   13158 	.db	1
      00127E 09                   13159 	.db	9
      00127F 00 07                13160 	.dw	Sstm8s_tim1$TI1_Config$1974-Sstm8s_tim1$TI1_Config$1972
      001281 03                   13161 	.db	3
      001282 02                   13162 	.sleb128	2
      001283 01                   13163 	.db	1
      001284 09                   13164 	.db	9
      001285 00 08                13165 	.dw	Sstm8s_tim1$TI1_Config$1977-Sstm8s_tim1$TI1_Config$1974
      001287 03                   13166 	.db	3
      001288 04                   13167 	.sleb128	4
      001289 01                   13168 	.db	1
      00128A 09                   13169 	.db	9
      00128B 00 05                13170 	.dw	Sstm8s_tim1$TI1_Config$1979-Sstm8s_tim1$TI1_Config$1977
      00128D 03                   13171 	.db	3
      00128E 04                   13172 	.sleb128	4
      00128F 01                   13173 	.db	1
      001290 09                   13174 	.db	9
      001291 00 08                13175 	.dw	Sstm8s_tim1$TI1_Config$1980-Sstm8s_tim1$TI1_Config$1979
      001293 03                   13176 	.db	3
      001294 01                   13177 	.sleb128	1
      001295 01                   13178 	.db	1
      001296 09                   13179 	.db	9
      001297 00 02                13180 	.dw	1+Sstm8s_tim1$TI1_Config$1982-Sstm8s_tim1$TI1_Config$1980
      001299 00                   13181 	.db	0
      00129A 01                   13182 	.uleb128	1
      00129B 01                   13183 	.db	1
      00129C 00                   13184 	.db	0
      00129D 05                   13185 	.uleb128	5
      00129E 02                   13186 	.db	2
      00129F 00 00r19r91          13187 	.dw	0,(Sstm8s_tim1$TI2_Config$1984)
      0012A3 03                   13188 	.db	3
      0012A4 A6 11                13189 	.sleb128	2214
      0012A6 01                   13190 	.db	1
      0012A7 09                   13191 	.db	9
      0012A8 00 01                13192 	.dw	Sstm8s_tim1$TI2_Config$1987-Sstm8s_tim1$TI2_Config$1984
      0012AA 03                   13193 	.db	3
      0012AB 05                   13194 	.sleb128	5
      0012AC 01                   13195 	.db	1
      0012AD 09                   13196 	.db	9
      0012AE 00 08                13197 	.dw	Sstm8s_tim1$TI2_Config$1988-Sstm8s_tim1$TI2_Config$1987
      0012B0 03                   13198 	.db	3
      0012B1 03                   13199 	.sleb128	3
      0012B2 01                   13200 	.db	1
      0012B3 09                   13201 	.db	9
      0012B4 00 07                13202 	.dw	Sstm8s_tim1$TI2_Config$1989-Sstm8s_tim1$TI2_Config$1988
      0012B6 03                   13203 	.db	3
      0012B7 01                   13204 	.sleb128	1
      0012B8 01                   13205 	.db	1
      0012B9 09                   13206 	.db	9
      0012BA 00 0C                13207 	.dw	Sstm8s_tim1$TI2_Config$1990-Sstm8s_tim1$TI2_Config$1989
      0012BC 03                   13208 	.db	3
      0012BD 7C                   13209 	.sleb128	-4
      0012BE 01                   13210 	.db	1
      0012BF 09                   13211 	.db	9
      0012C0 00 03                13212 	.dw	Sstm8s_tim1$TI2_Config$1991-Sstm8s_tim1$TI2_Config$1990
      0012C2 03                   13213 	.db	3
      0012C3 06                   13214 	.sleb128	6
      0012C4 01                   13215 	.db	1
      0012C5 09                   13216 	.db	9
      0012C6 00 07                13217 	.dw	Sstm8s_tim1$TI2_Config$1993-Sstm8s_tim1$TI2_Config$1991
      0012C8 03                   13218 	.db	3
      0012C9 02                   13219 	.sleb128	2
      0012CA 01                   13220 	.db	1
      0012CB 09                   13221 	.db	9
      0012CC 00 08                13222 	.dw	Sstm8s_tim1$TI2_Config$1996-Sstm8s_tim1$TI2_Config$1993
      0012CE 03                   13223 	.db	3
      0012CF 04                   13224 	.sleb128	4
      0012D0 01                   13225 	.db	1
      0012D1 09                   13226 	.db	9
      0012D2 00 05                13227 	.dw	Sstm8s_tim1$TI2_Config$1998-Sstm8s_tim1$TI2_Config$1996
      0012D4 03                   13228 	.db	3
      0012D5 03                   13229 	.sleb128	3
      0012D6 01                   13230 	.db	1
      0012D7 09                   13231 	.db	9
      0012D8 00 08                13232 	.dw	Sstm8s_tim1$TI2_Config$1999-Sstm8s_tim1$TI2_Config$1998
      0012DA 03                   13233 	.db	3
      0012DB 01                   13234 	.sleb128	1
      0012DC 01                   13235 	.db	1
      0012DD 09                   13236 	.db	9
      0012DE 00 02                13237 	.dw	1+Sstm8s_tim1$TI2_Config$2001-Sstm8s_tim1$TI2_Config$1999
      0012E0 00                   13238 	.db	0
      0012E1 01                   13239 	.uleb128	1
      0012E2 01                   13240 	.db	1
      0012E3 00                   13241 	.db	0
      0012E4 05                   13242 	.uleb128	5
      0012E5 02                   13243 	.db	2
      0012E6 00 00r19rCE          13244 	.dw	0,(Sstm8s_tim1$TI3_Config$2003)
      0012EA 03                   13245 	.db	3
      0012EB CD 11                13246 	.sleb128	2253
      0012ED 01                   13247 	.db	1
      0012EE 09                   13248 	.db	9
      0012EF 00 01                13249 	.dw	Sstm8s_tim1$TI3_Config$2006-Sstm8s_tim1$TI3_Config$2003
      0012F1 03                   13250 	.db	3
      0012F2 05                   13251 	.sleb128	5
      0012F3 01                   13252 	.db	1
      0012F4 09                   13253 	.db	9
      0012F5 00 08                13254 	.dw	Sstm8s_tim1$TI3_Config$2007-Sstm8s_tim1$TI3_Config$2006
      0012F7 03                   13255 	.db	3
      0012F8 03                   13256 	.sleb128	3
      0012F9 01                   13257 	.db	1
      0012FA 09                   13258 	.db	9
      0012FB 00 07                13259 	.dw	Sstm8s_tim1$TI3_Config$2008-Sstm8s_tim1$TI3_Config$2007
      0012FD 03                   13260 	.db	3
      0012FE 01                   13261 	.sleb128	1
      0012FF 01                   13262 	.db	1
      001300 09                   13263 	.db	9
      001301 00 0C                13264 	.dw	Sstm8s_tim1$TI3_Config$2009-Sstm8s_tim1$TI3_Config$2008
      001303 03                   13265 	.db	3
      001304 7C                   13266 	.sleb128	-4
      001305 01                   13267 	.db	1
      001306 09                   13268 	.db	9
      001307 00 03                13269 	.dw	Sstm8s_tim1$TI3_Config$2010-Sstm8s_tim1$TI3_Config$2009
      001309 03                   13270 	.db	3
      00130A 07                   13271 	.sleb128	7
      00130B 01                   13272 	.db	1
      00130C 09                   13273 	.db	9
      00130D 00 07                13274 	.dw	Sstm8s_tim1$TI3_Config$2012-Sstm8s_tim1$TI3_Config$2010
      00130F 03                   13275 	.db	3
      001310 02                   13276 	.sleb128	2
      001311 01                   13277 	.db	1
      001312 09                   13278 	.db	9
      001313 00 08                13279 	.dw	Sstm8s_tim1$TI3_Config$2015-Sstm8s_tim1$TI3_Config$2012
      001315 03                   13280 	.db	3
      001316 04                   13281 	.sleb128	4
      001317 01                   13282 	.db	1
      001318 09                   13283 	.db	9
      001319 00 05                13284 	.dw	Sstm8s_tim1$TI3_Config$2017-Sstm8s_tim1$TI3_Config$2015
      00131B 03                   13285 	.db	3
      00131C 03                   13286 	.sleb128	3
      00131D 01                   13287 	.db	1
      00131E 09                   13288 	.db	9
      00131F 00 08                13289 	.dw	Sstm8s_tim1$TI3_Config$2018-Sstm8s_tim1$TI3_Config$2017
      001321 03                   13290 	.db	3
      001322 01                   13291 	.sleb128	1
      001323 01                   13292 	.db	1
      001324 09                   13293 	.db	9
      001325 00 02                13294 	.dw	1+Sstm8s_tim1$TI3_Config$2020-Sstm8s_tim1$TI3_Config$2018
      001327 00                   13295 	.db	0
      001328 01                   13296 	.uleb128	1
      001329 01                   13297 	.db	1
      00132A 00                   13298 	.db	0
      00132B 05                   13299 	.uleb128	5
      00132C 02                   13300 	.db	2
      00132D 00 00r1Ar0B          13301 	.dw	0,(Sstm8s_tim1$TI4_Config$2022)
      001331 03                   13302 	.db	3
      001332 F5 11                13303 	.sleb128	2293
      001334 01                   13304 	.db	1
      001335 09                   13305 	.db	9
      001336 00 01                13306 	.dw	Sstm8s_tim1$TI4_Config$2025-Sstm8s_tim1$TI4_Config$2022
      001338 03                   13307 	.db	3
      001339 05                   13308 	.sleb128	5
      00133A 01                   13309 	.db	1
      00133B 09                   13310 	.db	9
      00133C 00 08                13311 	.dw	Sstm8s_tim1$TI4_Config$2026-Sstm8s_tim1$TI4_Config$2025
      00133E 03                   13312 	.db	3
      00133F 03                   13313 	.sleb128	3
      001340 01                   13314 	.db	1
      001341 09                   13315 	.db	9
      001342 00 07                13316 	.dw	Sstm8s_tim1$TI4_Config$2027-Sstm8s_tim1$TI4_Config$2026
      001344 03                   13317 	.db	3
      001345 01                   13318 	.sleb128	1
      001346 01                   13319 	.db	1
      001347 09                   13320 	.db	9
      001348 00 0C                13321 	.dw	Sstm8s_tim1$TI4_Config$2028-Sstm8s_tim1$TI4_Config$2027
      00134A 03                   13322 	.db	3
      00134B 7C                   13323 	.sleb128	-4
      00134C 01                   13324 	.db	1
      00134D 09                   13325 	.db	9
      00134E 00 03                13326 	.dw	Sstm8s_tim1$TI4_Config$2029-Sstm8s_tim1$TI4_Config$2028
      001350 03                   13327 	.db	3
      001351 07                   13328 	.sleb128	7
      001352 01                   13329 	.db	1
      001353 09                   13330 	.db	9
      001354 00 07                13331 	.dw	Sstm8s_tim1$TI4_Config$2031-Sstm8s_tim1$TI4_Config$2029
      001356 03                   13332 	.db	3
      001357 02                   13333 	.sleb128	2
      001358 01                   13334 	.db	1
      001359 09                   13335 	.db	9
      00135A 00 08                13336 	.dw	Sstm8s_tim1$TI4_Config$2034-Sstm8s_tim1$TI4_Config$2031
      00135C 03                   13337 	.db	3
      00135D 04                   13338 	.sleb128	4
      00135E 01                   13339 	.db	1
      00135F 09                   13340 	.db	9
      001360 00 05                13341 	.dw	Sstm8s_tim1$TI4_Config$2036-Sstm8s_tim1$TI4_Config$2034
      001362 03                   13342 	.db	3
      001363 04                   13343 	.sleb128	4
      001364 01                   13344 	.db	1
      001365 09                   13345 	.db	9
      001366 00 08                13346 	.dw	Sstm8s_tim1$TI4_Config$2037-Sstm8s_tim1$TI4_Config$2036
      001368 03                   13347 	.db	3
      001369 01                   13348 	.sleb128	1
      00136A 01                   13349 	.db	1
      00136B 09                   13350 	.db	9
      00136C 00 02                13351 	.dw	1+Sstm8s_tim1$TI4_Config$2039-Sstm8s_tim1$TI4_Config$2037
      00136E 00                   13352 	.db	0
      00136F 01                   13353 	.uleb128	1
      001370 01                   13354 	.db	1
      001371                      13355 Ldebug_line_end:
                                  13356 
                                  13357 	.area .debug_loc (NOLOAD)
      000000                      13358 Ldebug_loc_start:
      000000 00 00r1Ar47          13359 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      000004 00 00r1Ar48          13360 	.dw	0,(Sstm8s_tim1$TI4_Config$2040)
      000008 00 02                13361 	.dw	2
      00000A 78                   13362 	.db	120
      00000B 01                   13363 	.sleb128	1
      00000C 00 00r1Ar0C          13364 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      000010 00 00r1Ar47          13365 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      000014 00 02                13366 	.dw	2
      000016 78                   13367 	.db	120
      000017 02                   13368 	.sleb128	2
      000018 00 00r1Ar0B          13369 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)
      00001C 00 00r1Ar0C          13370 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      000020 00 02                13371 	.dw	2
      000022 78                   13372 	.db	120
      000023 01                   13373 	.sleb128	1
      000024 00 00 00 00          13374 	.dw	0,0
      000028 00 00 00 00          13375 	.dw	0,0
      00002C 00 00r1Ar0A          13376 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      000030 00 00r1Ar0B          13377 	.dw	0,(Sstm8s_tim1$TI3_Config$2021)
      000034 00 02                13378 	.dw	2
      000036 78                   13379 	.db	120
      000037 01                   13380 	.sleb128	1
      000038 00 00r19rCF          13381 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      00003C 00 00r1Ar0A          13382 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      000040 00 02                13383 	.dw	2
      000042 78                   13384 	.db	120
      000043 02                   13385 	.sleb128	2
      000044 00 00r19rCE          13386 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)
      000048 00 00r19rCF          13387 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      00004C 00 02                13388 	.dw	2
      00004E 78                   13389 	.db	120
      00004F 01                   13390 	.sleb128	1
      000050 00 00 00 00          13391 	.dw	0,0
      000054 00 00 00 00          13392 	.dw	0,0
      000058 00 00r19rCD          13393 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      00005C 00 00r19rCE          13394 	.dw	0,(Sstm8s_tim1$TI2_Config$2002)
      000060 00 02                13395 	.dw	2
      000062 78                   13396 	.db	120
      000063 01                   13397 	.sleb128	1
      000064 00 00r19r92          13398 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      000068 00 00r19rCD          13399 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      00006C 00 02                13400 	.dw	2
      00006E 78                   13401 	.db	120
      00006F 02                   13402 	.sleb128	2
      000070 00 00r19r91          13403 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)
      000074 00 00r19r92          13404 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      000078 00 02                13405 	.dw	2
      00007A 78                   13406 	.db	120
      00007B 01                   13407 	.sleb128	1
      00007C 00 00 00 00          13408 	.dw	0,0
      000080 00 00 00 00          13409 	.dw	0,0
      000084 00 00r19r90          13410 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      000088 00 00r19r91          13411 	.dw	0,(Sstm8s_tim1$TI1_Config$1983)
      00008C 00 02                13412 	.dw	2
      00008E 78                   13413 	.db	120
      00008F 01                   13414 	.sleb128	1
      000090 00 00r19r55          13415 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      000094 00 00r19r90          13416 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      000098 00 02                13417 	.dw	2
      00009A 78                   13418 	.db	120
      00009B 02                   13419 	.sleb128	2
      00009C 00 00r19r54          13420 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)
      0000A0 00 00r19r55          13421 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      0000A4 00 02                13422 	.dw	2
      0000A6 78                   13423 	.db	120
      0000A7 01                   13424 	.sleb128	1
      0000A8 00 00 00 00          13425 	.dw	0,0
      0000AC 00 00 00 00          13426 	.dw	0,0
      0000B0 00 00r19r4D          13427 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      0000B4 00 00r19r54          13428 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1964)
      0000B8 00 02                13429 	.dw	2
      0000BA 78                   13430 	.db	120
      0000BB 01                   13431 	.sleb128	1
      0000BC 00 00r19r48          13432 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      0000C0 00 00r19r4D          13433 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      0000C4 00 02                13434 	.dw	2
      0000C6 78                   13435 	.db	120
      0000C7 07                   13436 	.sleb128	7
      0000C8 00 00r19r46          13437 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      0000CC 00 00r19r48          13438 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      0000D0 00 02                13439 	.dw	2
      0000D2 78                   13440 	.db	120
      0000D3 06                   13441 	.sleb128	6
      0000D4 00 00r19r44          13442 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      0000D8 00 00r19r46          13443 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      0000DC 00 02                13444 	.dw	2
      0000DE 78                   13445 	.db	120
      0000DF 05                   13446 	.sleb128	5
      0000E0 00 00r19r42          13447 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      0000E4 00 00r19r44          13448 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      0000E8 00 02                13449 	.dw	2
      0000EA 78                   13450 	.db	120
      0000EB 03                   13451 	.sleb128	3
      0000EC 00 00r19r40          13452 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      0000F0 00 00r19r42          13453 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      0000F4 00 02                13454 	.dw	2
      0000F6 78                   13455 	.db	120
      0000F7 02                   13456 	.sleb128	2
      0000F8 00 00r19r37          13457 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)
      0000FC 00 00r19r40          13458 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      000100 00 02                13459 	.dw	2
      000102 78                   13460 	.db	120
      000103 01                   13461 	.sleb128	1
      000104 00 00 00 00          13462 	.dw	0,0
      000108 00 00 00 00          13463 	.dw	0,0
      00010C 00 00r19r36          13464 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      000110 00 00r19r37          13465 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1951)
      000114 00 02                13466 	.dw	2
      000116 78                   13467 	.db	120
      000117 01                   13468 	.sleb128	1
      000118 00 00r19r15          13469 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      00011C 00 00r19r36          13470 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      000120 00 02                13471 	.dw	2
      000122 78                   13472 	.db	120
      000123 02                   13473 	.sleb128	2
      000124 00 00r19r10          13474 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      000128 00 00r19r15          13475 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      00012C 00 02                13476 	.dw	2
      00012E 78                   13477 	.db	120
      00012F 08                   13478 	.sleb128	8
      000130 00 00r19r0E          13479 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      000134 00 00r19r10          13480 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      000138 00 02                13481 	.dw	2
      00013A 78                   13482 	.db	120
      00013B 07                   13483 	.sleb128	7
      00013C 00 00r19r0C          13484 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      000140 00 00r19r0E          13485 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      000144 00 02                13486 	.dw	2
      000146 78                   13487 	.db	120
      000147 06                   13488 	.sleb128	6
      000148 00 00r19r0A          13489 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      00014C 00 00r19r0C          13490 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      000150 00 02                13491 	.dw	2
      000152 78                   13492 	.db	120
      000153 04                   13493 	.sleb128	4
      000154 00 00r19r08          13494 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      000158 00 00r19r0A          13495 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      00015C 00 02                13496 	.dw	2
      00015E 78                   13497 	.db	120
      00015F 03                   13498 	.sleb128	3
      000160 00 00r19r06          13499 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      000164 00 00r19r08          13500 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      000168 00 02                13501 	.dw	2
      00016A 78                   13502 	.db	120
      00016B 02                   13503 	.sleb128	2
      00016C 00 00r18rFD          13504 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      000170 00 00r19r06          13505 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      000174 00 02                13506 	.dw	2
      000176 78                   13507 	.db	120
      000177 02                   13508 	.sleb128	2
      000178 00 00r18rF4          13509 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      00017C 00 00r18rFD          13510 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      000180 00 02                13511 	.dw	2
      000182 78                   13512 	.db	120
      000183 02                   13513 	.sleb128	2
      000184 00 00r18rEB          13514 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      000188 00 00r18rF4          13515 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      00018C 00 02                13516 	.dw	2
      00018E 78                   13517 	.db	120
      00018F 02                   13518 	.sleb128	2
      000190 00 00r18rE2          13519 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      000194 00 00r18rEB          13520 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      000198 00 02                13521 	.dw	2
      00019A 78                   13522 	.db	120
      00019B 02                   13523 	.sleb128	2
      00019C 00 00r18rD9          13524 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      0001A0 00 00r18rE2          13525 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      0001A4 00 02                13526 	.dw	2
      0001A6 78                   13527 	.db	120
      0001A7 02                   13528 	.sleb128	2
      0001A8 00 00r18rD0          13529 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      0001AC 00 00r18rD9          13530 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      0001B0 00 02                13531 	.dw	2
      0001B2 78                   13532 	.db	120
      0001B3 02                   13533 	.sleb128	2
      0001B4 00 00r18rC7          13534 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      0001B8 00 00r18rD0          13535 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      0001BC 00 02                13536 	.dw	2
      0001BE 78                   13537 	.db	120
      0001BF 02                   13538 	.sleb128	2
      0001C0 00 00r18rBF          13539 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      0001C4 00 00r18rC7          13540 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      0001C8 00 02                13541 	.dw	2
      0001CA 78                   13542 	.db	120
      0001CB 02                   13543 	.sleb128	2
      0001CC 00 00r18rBE          13544 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)
      0001D0 00 00r18rBF          13545 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      0001D4 00 02                13546 	.dw	2
      0001D6 78                   13547 	.db	120
      0001D7 01                   13548 	.sleb128	1
      0001D8 00 00 00 00          13549 	.dw	0,0
      0001DC 00 00 00 00          13550 	.dw	0,0
      0001E0 00 00r18rBD          13551 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      0001E4 00 00r18rBE          13552 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1919)
      0001E8 00 02                13553 	.dw	2
      0001EA 78                   13554 	.db	120
      0001EB 01                   13555 	.sleb128	1
      0001EC 00 00r18rAD          13556 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      0001F0 00 00r18rBD          13557 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      0001F4 00 02                13558 	.dw	2
      0001F6 78                   13559 	.db	120
      0001F7 03                   13560 	.sleb128	3
      0001F8 00 00r18rA8          13561 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      0001FC 00 00r18rAD          13562 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      000200 00 02                13563 	.dw	2
      000202 78                   13564 	.db	120
      000203 09                   13565 	.sleb128	9
      000204 00 00r18rA6          13566 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      000208 00 00r18rA8          13567 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      00020C 00 02                13568 	.dw	2
      00020E 78                   13569 	.db	120
      00020F 08                   13570 	.sleb128	8
      000210 00 00r18rA4          13571 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      000214 00 00r18rA6          13572 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      000218 00 02                13573 	.dw	2
      00021A 78                   13574 	.db	120
      00021B 07                   13575 	.sleb128	7
      00021C 00 00r18rA2          13576 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      000220 00 00r18rA4          13577 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      000224 00 02                13578 	.dw	2
      000226 78                   13579 	.db	120
      000227 05                   13580 	.sleb128	5
      000228 00 00r18rA0          13581 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      00022C 00 00r18rA2          13582 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      000230 00 02                13583 	.dw	2
      000232 78                   13584 	.db	120
      000233 04                   13585 	.sleb128	4
      000234 00 00r18r8A          13586 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      000238 00 00r18rA0          13587 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      00023C 00 02                13588 	.dw	2
      00023E 78                   13589 	.db	120
      00023F 03                   13590 	.sleb128	3
      000240 00 00r18r89          13591 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)
      000244 00 00r18r8A          13592 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      000248 00 02                13593 	.dw	2
      00024A 78                   13594 	.db	120
      00024B 01                   13595 	.sleb128	1
      00024C 00 00 00 00          13596 	.dw	0,0
      000250 00 00 00 00          13597 	.dw	0,0
      000254 00 00r18r88          13598 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      000258 00 00r18r89          13599 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1903)
      00025C 00 02                13600 	.dw	2
      00025E 78                   13601 	.db	120
      00025F 01                   13602 	.sleb128	1
      000260 00 00r18r78          13603 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      000264 00 00r18r88          13604 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      000268 00 02                13605 	.dw	2
      00026A 78                   13606 	.db	120
      00026B 02                   13607 	.sleb128	2
      00026C 00 00r18r75          13608 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      000270 00 00r18r78          13609 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      000274 00 02                13610 	.dw	2
      000276 78                   13611 	.db	120
      000277 04                   13612 	.sleb128	4
      000278 00 00r18r65          13613 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      00027C 00 00r18r75          13614 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      000280 00 02                13615 	.dw	2
      000282 78                   13616 	.db	120
      000283 02                   13617 	.sleb128	2
      000284 00 00r18r64          13618 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      000288 00 00r18r65          13619 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      00028C 00 02                13620 	.dw	2
      00028E 78                   13621 	.db	120
      00028F 04                   13622 	.sleb128	4
      000290 00 00r18r5F          13623 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      000294 00 00r18r64          13624 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      000298 00 02                13625 	.dw	2
      00029A 78                   13626 	.db	120
      00029B 0A                   13627 	.sleb128	10
      00029C 00 00r18r5D          13628 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      0002A0 00 00r18r5F          13629 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      0002A4 00 02                13630 	.dw	2
      0002A6 78                   13631 	.db	120
      0002A7 09                   13632 	.sleb128	9
      0002A8 00 00r18r5B          13633 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      0002AC 00 00r18r5D          13634 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      0002B0 00 02                13635 	.dw	2
      0002B2 78                   13636 	.db	120
      0002B3 08                   13637 	.sleb128	8
      0002B4 00 00r18r59          13638 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      0002B8 00 00r18r5B          13639 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      0002BC 00 02                13640 	.dw	2
      0002BE 78                   13641 	.db	120
      0002BF 07                   13642 	.sleb128	7
      0002C0 00 00r18r57          13643 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      0002C4 00 00r18r59          13644 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      0002C8 00 02                13645 	.dw	2
      0002CA 78                   13646 	.db	120
      0002CB 06                   13647 	.sleb128	6
      0002CC 00 00r18r55          13648 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      0002D0 00 00r18r57          13649 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      0002D4 00 02                13650 	.dw	2
      0002D6 78                   13651 	.db	120
      0002D7 05                   13652 	.sleb128	5
      0002D8 00 00r18r53          13653 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      0002DC 00 00r18r55          13654 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      0002E0 00 02                13655 	.dw	2
      0002E2 78                   13656 	.db	120
      0002E3 04                   13657 	.sleb128	4
      0002E4 00 00r18r52          13658 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      0002E8 00 00r18r53          13659 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      0002EC 00 02                13660 	.dw	2
      0002EE 78                   13661 	.db	120
      0002EF 02                   13662 	.sleb128	2
      0002F0 00 00r18r4A          13663 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      0002F4 00 00r18r52          13664 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      0002F8 00 02                13665 	.dw	2
      0002FA 78                   13666 	.db	120
      0002FB 02                   13667 	.sleb128	2
      0002FC 00 00r18r42          13668 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      000300 00 00r18r4A          13669 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      000304 00 02                13670 	.dw	2
      000306 78                   13671 	.db	120
      000307 02                   13672 	.sleb128	2
      000308 00 00r18r3A          13673 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      00030C 00 00r18r42          13674 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      000310 00 02                13675 	.dw	2
      000312 78                   13676 	.db	120
      000313 02                   13677 	.sleb128	2
      000314 00 00r18r32          13678 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      000318 00 00r18r3A          13679 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      00031C 00 02                13680 	.dw	2
      00031E 78                   13681 	.db	120
      00031F 02                   13682 	.sleb128	2
      000320 00 00r18r2A          13683 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      000324 00 00r18r32          13684 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      000328 00 02                13685 	.dw	2
      00032A 78                   13686 	.db	120
      00032B 02                   13687 	.sleb128	2
      00032C 00 00r18r22          13688 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      000330 00 00r18r2A          13689 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      000334 00 02                13690 	.dw	2
      000336 78                   13691 	.db	120
      000337 02                   13692 	.sleb128	2
      000338 00 00r18r1A          13693 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      00033C 00 00r18r22          13694 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      000340 00 02                13695 	.dw	2
      000342 78                   13696 	.db	120
      000343 02                   13697 	.sleb128	2
      000344 00 00r18r12          13698 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      000348 00 00r18r1A          13699 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      00034C 00 02                13700 	.dw	2
      00034E 78                   13701 	.db	120
      00034F 02                   13702 	.sleb128	2
      000350 00 00r18r0A          13703 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      000354 00 00r18r12          13704 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      000358 00 02                13705 	.dw	2
      00035A 78                   13706 	.db	120
      00035B 02                   13707 	.sleb128	2
      00035C 00 00r18r02          13708 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      000360 00 00r18r0A          13709 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      000364 00 02                13710 	.dw	2
      000366 78                   13711 	.db	120
      000367 02                   13712 	.sleb128	2
      000368 00 00r17rFA          13713 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      00036C 00 00r18r02          13714 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      000370 00 02                13715 	.dw	2
      000372 78                   13716 	.db	120
      000373 02                   13717 	.sleb128	2
      000374 00 00r17rF0          13718 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      000378 00 00r17rFA          13719 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      00037C 00 02                13720 	.dw	2
      00037E 78                   13721 	.db	120
      00037F 02                   13722 	.sleb128	2
      000380 00 00r17rEF          13723 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)
      000384 00 00r17rF0          13724 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      000388 00 02                13725 	.dw	2
      00038A 78                   13726 	.db	120
      00038B 01                   13727 	.sleb128	1
      00038C 00 00 00 00          13728 	.dw	0,0
      000390 00 00 00 00          13729 	.dw	0,0
      000394 00 00r17rEE          13730 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      000398 00 00r17rEF          13731 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1862)
      00039C 00 02                13732 	.dw	2
      00039E 78                   13733 	.db	120
      00039F 01                   13734 	.sleb128	1
      0003A0 00 00r17rD8          13735 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      0003A4 00 00r17rEE          13736 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      0003A8 00 02                13737 	.dw	2
      0003AA 78                   13738 	.db	120
      0003AB 05                   13739 	.sleb128	5
      0003AC 00 00r17rD6          13740 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)
      0003B0 00 00r17rD8          13741 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      0003B4 00 02                13742 	.dw	2
      0003B6 78                   13743 	.db	120
      0003B7 01                   13744 	.sleb128	1
      0003B8 00 00 00 00          13745 	.dw	0,0
      0003BC 00 00 00 00          13746 	.dw	0,0
      0003C0 00 00r17rD5          13747 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      0003C4 00 00r17rD6          13748 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1853)
      0003C8 00 02                13749 	.dw	2
      0003CA 78                   13750 	.db	120
      0003CB 01                   13751 	.sleb128	1
      0003CC 00 00r17rBF          13752 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      0003D0 00 00r17rD5          13753 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      0003D4 00 02                13754 	.dw	2
      0003D6 78                   13755 	.db	120
      0003D7 05                   13756 	.sleb128	5
      0003D8 00 00r17rBD          13757 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)
      0003DC 00 00r17rBF          13758 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      0003E0 00 02                13759 	.dw	2
      0003E2 78                   13760 	.db	120
      0003E3 01                   13761 	.sleb128	1
      0003E4 00 00 00 00          13762 	.dw	0,0
      0003E8 00 00 00 00          13763 	.dw	0,0
      0003EC 00 00r17rBC          13764 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      0003F0 00 00r17rBD          13765 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1844)
      0003F4 00 02                13766 	.dw	2
      0003F6 78                   13767 	.db	120
      0003F7 01                   13768 	.sleb128	1
      0003F8 00 00r17rB5          13769 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      0003FC 00 00r17rBC          13770 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      000400 00 02                13771 	.dw	2
      000402 78                   13772 	.db	120
      000403 03                   13773 	.sleb128	3
      000404 00 00r17rB2          13774 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      000408 00 00r17rB5          13775 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      00040C 00 02                13776 	.dw	2
      00040E 78                   13777 	.db	120
      00040F 05                   13778 	.sleb128	5
      000410 00 00r17rA4          13779 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      000414 00 00r17rB2          13780 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      000418 00 02                13781 	.dw	2
      00041A 78                   13782 	.db	120
      00041B 03                   13783 	.sleb128	3
      00041C 00 00r17rA3          13784 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)
      000420 00 00r17rA4          13785 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      000424 00 02                13786 	.dw	2
      000426 78                   13787 	.db	120
      000427 01                   13788 	.sleb128	1
      000428 00 00 00 00          13789 	.dw	0,0
      00042C 00 00 00 00          13790 	.dw	0,0
      000430 00 00r17rA2          13791 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      000434 00 00r17rA3          13792 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1830)
      000438 00 02                13793 	.dw	2
      00043A 78                   13794 	.db	120
      00043B 01                   13795 	.sleb128	1
      00043C 00 00r17r9B          13796 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      000440 00 00r17rA2          13797 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      000444 00 02                13798 	.dw	2
      000446 78                   13799 	.db	120
      000447 03                   13800 	.sleb128	3
      000448 00 00r17r98          13801 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      00044C 00 00r17r9B          13802 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      000450 00 02                13803 	.dw	2
      000452 78                   13804 	.db	120
      000453 05                   13805 	.sleb128	5
      000454 00 00r17r8A          13806 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      000458 00 00r17r98          13807 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      00045C 00 02                13808 	.dw	2
      00045E 78                   13809 	.db	120
      00045F 03                   13810 	.sleb128	3
      000460 00 00r17r89          13811 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)
      000464 00 00r17r8A          13812 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      000468 00 02                13813 	.dw	2
      00046A 78                   13814 	.db	120
      00046B 01                   13815 	.sleb128	1
      00046C 00 00 00 00          13816 	.dw	0,0
      000470 00 00 00 00          13817 	.dw	0,0
      000474 00 00r17r88          13818 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      000478 00 00r17r89          13819 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1816)
      00047C 00 02                13820 	.dw	2
      00047E 78                   13821 	.db	120
      00047F 01                   13822 	.sleb128	1
      000480 00 00r17r81          13823 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      000484 00 00r17r88          13824 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      000488 00 02                13825 	.dw	2
      00048A 78                   13826 	.db	120
      00048B 03                   13827 	.sleb128	3
      00048C 00 00r17r7E          13828 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      000490 00 00r17r81          13829 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      000494 00 02                13830 	.dw	2
      000496 78                   13831 	.db	120
      000497 05                   13832 	.sleb128	5
      000498 00 00r17r70          13833 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      00049C 00 00r17r7E          13834 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      0004A0 00 02                13835 	.dw	2
      0004A2 78                   13836 	.db	120
      0004A3 03                   13837 	.sleb128	3
      0004A4 00 00r17r6F          13838 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)
      0004A8 00 00r17r70          13839 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      0004AC 00 02                13840 	.dw	2
      0004AE 78                   13841 	.db	120
      0004AF 01                   13842 	.sleb128	1
      0004B0 00 00 00 00          13843 	.dw	0,0
      0004B4 00 00 00 00          13844 	.dw	0,0
      0004B8 00 00r17r6E          13845 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      0004BC 00 00r17r6F          13846 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1802)
      0004C0 00 02                13847 	.dw	2
      0004C2 78                   13848 	.db	120
      0004C3 01                   13849 	.sleb128	1
      0004C4 00 00r17r67          13850 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      0004C8 00 00r17r6E          13851 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      0004CC 00 02                13852 	.dw	2
      0004CE 78                   13853 	.db	120
      0004CF 03                   13854 	.sleb128	3
      0004D0 00 00r17r64          13855 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      0004D4 00 00r17r67          13856 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      0004D8 00 02                13857 	.dw	2
      0004DA 78                   13858 	.db	120
      0004DB 05                   13859 	.sleb128	5
      0004DC 00 00r17r56          13860 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      0004E0 00 00r17r64          13861 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      0004E4 00 02                13862 	.dw	2
      0004E6 78                   13863 	.db	120
      0004E7 03                   13864 	.sleb128	3
      0004E8 00 00r17r55          13865 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)
      0004EC 00 00r17r56          13866 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      0004F0 00 02                13867 	.dw	2
      0004F2 78                   13868 	.db	120
      0004F3 01                   13869 	.sleb128	1
      0004F4 00 00 00 00          13870 	.dw	0,0
      0004F8 00 00 00 00          13871 	.dw	0,0
      0004FC 00 00r17r4A          13872 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      000500 00 00r17r55          13873 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1788)
      000504 00 02                13874 	.dw	2
      000506 78                   13875 	.db	120
      000507 01                   13876 	.sleb128	1
      000508 00 00r17r45          13877 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      00050C 00 00r17r4A          13878 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      000510 00 02                13879 	.dw	2
      000512 78                   13880 	.db	120
      000513 07                   13881 	.sleb128	7
      000514 00 00r17r43          13882 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      000518 00 00r17r45          13883 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      00051C 00 02                13884 	.dw	2
      00051E 78                   13885 	.db	120
      00051F 06                   13886 	.sleb128	6
      000520 00 00r17r41          13887 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      000524 00 00r17r43          13888 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      000528 00 02                13889 	.dw	2
      00052A 78                   13890 	.db	120
      00052B 05                   13891 	.sleb128	5
      00052C 00 00r17r3F          13892 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      000530 00 00r17r41          13893 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      000534 00 02                13894 	.dw	2
      000536 78                   13895 	.db	120
      000537 03                   13896 	.sleb128	3
      000538 00 00r17r3D          13897 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      00053C 00 00r17r3F          13898 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      000540 00 02                13899 	.dw	2
      000542 78                   13900 	.db	120
      000543 02                   13901 	.sleb128	2
      000544 00 00r17r3B          13902 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      000548 00 00r17r3D          13903 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      00054C 00 02                13904 	.dw	2
      00054E 78                   13905 	.db	120
      00054F 01                   13906 	.sleb128	1
      000550 00 00r17r32          13907 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      000554 00 00r17r3B          13908 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      000558 00 02                13909 	.dw	2
      00055A 78                   13910 	.db	120
      00055B 01                   13911 	.sleb128	1
      00055C 00 00r17r29          13912 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      000560 00 00r17r32          13913 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      000564 00 02                13914 	.dw	2
      000566 78                   13915 	.db	120
      000567 01                   13916 	.sleb128	1
      000568 00 00r17r19          13917 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)
      00056C 00 00r17r29          13918 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      000570 00 02                13919 	.dw	2
      000572 78                   13920 	.db	120
      000573 01                   13921 	.sleb128	1
      000574 00 00 00 00          13922 	.dw	0,0
      000578 00 00 00 00          13923 	.dw	0,0
      00057C 00 00r17r0E          13924 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      000580 00 00r17r19          13925 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1771)
      000584 00 02                13926 	.dw	2
      000586 78                   13927 	.db	120
      000587 01                   13928 	.sleb128	1
      000588 00 00r17r09          13929 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      00058C 00 00r17r0E          13930 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      000590 00 02                13931 	.dw	2
      000592 78                   13932 	.db	120
      000593 07                   13933 	.sleb128	7
      000594 00 00r17r07          13934 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      000598 00 00r17r09          13935 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      00059C 00 02                13936 	.dw	2
      00059E 78                   13937 	.db	120
      00059F 06                   13938 	.sleb128	6
      0005A0 00 00r17r05          13939 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      0005A4 00 00r17r07          13940 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      0005A8 00 02                13941 	.dw	2
      0005AA 78                   13942 	.db	120
      0005AB 05                   13943 	.sleb128	5
      0005AC 00 00r17r03          13944 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      0005B0 00 00r17r05          13945 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      0005B4 00 02                13946 	.dw	2
      0005B6 78                   13947 	.db	120
      0005B7 03                   13948 	.sleb128	3
      0005B8 00 00r17r01          13949 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      0005BC 00 00r17r03          13950 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      0005C0 00 02                13951 	.dw	2
      0005C2 78                   13952 	.db	120
      0005C3 02                   13953 	.sleb128	2
      0005C4 00 00r16rFF          13954 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      0005C8 00 00r17r01          13955 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      0005CC 00 02                13956 	.dw	2
      0005CE 78                   13957 	.db	120
      0005CF 01                   13958 	.sleb128	1
      0005D0 00 00r16rF6          13959 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      0005D4 00 00r16rFF          13960 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      0005D8 00 02                13961 	.dw	2
      0005DA 78                   13962 	.db	120
      0005DB 01                   13963 	.sleb128	1
      0005DC 00 00r16rED          13964 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      0005E0 00 00r16rF6          13965 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      0005E4 00 02                13966 	.dw	2
      0005E6 78                   13967 	.db	120
      0005E7 01                   13968 	.sleb128	1
      0005E8 00 00r16rDD          13969 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)
      0005EC 00 00r16rED          13970 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      0005F0 00 02                13971 	.dw	2
      0005F2 78                   13972 	.db	120
      0005F3 01                   13973 	.sleb128	1
      0005F4 00 00 00 00          13974 	.dw	0,0
      0005F8 00 00 00 00          13975 	.dw	0,0
      0005FC 00 00r16rD2          13976 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      000600 00 00r16rDD          13977 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1754)
      000604 00 02                13978 	.dw	2
      000606 78                   13979 	.db	120
      000607 01                   13980 	.sleb128	1
      000608 00 00r16rCD          13981 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      00060C 00 00r16rD2          13982 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      000610 00 02                13983 	.dw	2
      000612 78                   13984 	.db	120
      000613 07                   13985 	.sleb128	7
      000614 00 00r16rCB          13986 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      000618 00 00r16rCD          13987 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      00061C 00 02                13988 	.dw	2
      00061E 78                   13989 	.db	120
      00061F 06                   13990 	.sleb128	6
      000620 00 00r16rC9          13991 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      000624 00 00r16rCB          13992 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      000628 00 02                13993 	.dw	2
      00062A 78                   13994 	.db	120
      00062B 05                   13995 	.sleb128	5
      00062C 00 00r16rC7          13996 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      000630 00 00r16rC9          13997 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      000634 00 02                13998 	.dw	2
      000636 78                   13999 	.db	120
      000637 03                   14000 	.sleb128	3
      000638 00 00r16rC5          14001 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      00063C 00 00r16rC7          14002 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      000640 00 02                14003 	.dw	2
      000642 78                   14004 	.db	120
      000643 02                   14005 	.sleb128	2
      000644 00 00r16rC3          14006 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      000648 00 00r16rC5          14007 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      00064C 00 02                14008 	.dw	2
      00064E 78                   14009 	.db	120
      00064F 01                   14010 	.sleb128	1
      000650 00 00r16rBA          14011 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      000654 00 00r16rC3          14012 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      000658 00 02                14013 	.dw	2
      00065A 78                   14014 	.db	120
      00065B 01                   14015 	.sleb128	1
      00065C 00 00r16rB1          14016 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      000660 00 00r16rBA          14017 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      000664 00 02                14018 	.dw	2
      000666 78                   14019 	.db	120
      000667 01                   14020 	.sleb128	1
      000668 00 00r16rA1          14021 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)
      00066C 00 00r16rB1          14022 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      000670 00 02                14023 	.dw	2
      000672 78                   14024 	.db	120
      000673 01                   14025 	.sleb128	1
      000674 00 00 00 00          14026 	.dw	0,0
      000678 00 00 00 00          14027 	.dw	0,0
      00067C 00 00r16r96          14028 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      000680 00 00r16rA1          14029 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1737)
      000684 00 02                14030 	.dw	2
      000686 78                   14031 	.db	120
      000687 01                   14032 	.sleb128	1
      000688 00 00r16r91          14033 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      00068C 00 00r16r96          14034 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      000690 00 02                14035 	.dw	2
      000692 78                   14036 	.db	120
      000693 07                   14037 	.sleb128	7
      000694 00 00r16r8F          14038 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      000698 00 00r16r91          14039 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      00069C 00 02                14040 	.dw	2
      00069E 78                   14041 	.db	120
      00069F 06                   14042 	.sleb128	6
      0006A0 00 00r16r8D          14043 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      0006A4 00 00r16r8F          14044 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      0006A8 00 02                14045 	.dw	2
      0006AA 78                   14046 	.db	120
      0006AB 05                   14047 	.sleb128	5
      0006AC 00 00r16r8B          14048 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      0006B0 00 00r16r8D          14049 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      0006B4 00 02                14050 	.dw	2
      0006B6 78                   14051 	.db	120
      0006B7 03                   14052 	.sleb128	3
      0006B8 00 00r16r89          14053 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      0006BC 00 00r16r8B          14054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      0006C0 00 02                14055 	.dw	2
      0006C2 78                   14056 	.db	120
      0006C3 02                   14057 	.sleb128	2
      0006C4 00 00r16r87          14058 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      0006C8 00 00r16r89          14059 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      0006CC 00 02                14060 	.dw	2
      0006CE 78                   14061 	.db	120
      0006CF 01                   14062 	.sleb128	1
      0006D0 00 00r16r7E          14063 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      0006D4 00 00r16r87          14064 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      0006D8 00 02                14065 	.dw	2
      0006DA 78                   14066 	.db	120
      0006DB 01                   14067 	.sleb128	1
      0006DC 00 00r16r75          14068 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      0006E0 00 00r16r7E          14069 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      0006E4 00 02                14070 	.dw	2
      0006E6 78                   14071 	.db	120
      0006E7 01                   14072 	.sleb128	1
      0006E8 00 00r16r65          14073 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)
      0006EC 00 00r16r75          14074 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      0006F0 00 02                14075 	.dw	2
      0006F2 78                   14076 	.db	120
      0006F3 01                   14077 	.sleb128	1
      0006F4 00 00 00 00          14078 	.dw	0,0
      0006F8 00 00 00 00          14079 	.dw	0,0
      0006FC 00 00r16r59          14080 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)
      000700 00 00r16r65          14081 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1720)
      000704 00 02                14082 	.dw	2
      000706 78                   14083 	.db	120
      000707 01                   14084 	.sleb128	1
      000708 00 00 00 00          14085 	.dw	0,0
      00070C 00 00 00 00          14086 	.dw	0,0
      000710 00 00r16r4D          14087 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)
      000714 00 00r16r59          14088 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1713)
      000718 00 02                14089 	.dw	2
      00071A 78                   14090 	.db	120
      00071B 01                   14091 	.sleb128	1
      00071C 00 00 00 00          14092 	.dw	0,0
      000720 00 00 00 00          14093 	.dw	0,0
      000724 00 00r16r41          14094 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)
      000728 00 00r16r4D          14095 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1706)
      00072C 00 02                14096 	.dw	2
      00072E 78                   14097 	.db	120
      00072F 01                   14098 	.sleb128	1
      000730 00 00 00 00          14099 	.dw	0,0
      000734 00 00 00 00          14100 	.dw	0,0
      000738 00 00r16r35          14101 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)
      00073C 00 00r16r41          14102 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1699)
      000740 00 02                14103 	.dw	2
      000742 78                   14104 	.db	120
      000743 01                   14105 	.sleb128	1
      000744 00 00 00 00          14106 	.dw	0,0
      000748 00 00 00 00          14107 	.dw	0,0
      00074C 00 00r16r29          14108 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)
      000750 00 00r16r35          14109 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1692)
      000754 00 02                14110 	.dw	2
      000756 78                   14111 	.db	120
      000757 01                   14112 	.sleb128	1
      000758 00 00 00 00          14113 	.dw	0,0
      00075C 00 00 00 00          14114 	.dw	0,0
      000760 00 00r16r1D          14115 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)
      000764 00 00r16r29          14116 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1685)
      000768 00 02                14117 	.dw	2
      00076A 78                   14118 	.db	120
      00076B 01                   14119 	.sleb128	1
      00076C 00 00 00 00          14120 	.dw	0,0
      000770 00 00 00 00          14121 	.dw	0,0
      000774 00 00r16r1C          14122 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      000778 00 00r16r1D          14123 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1678)
      00077C 00 02                14124 	.dw	2
      00077E 78                   14125 	.db	120
      00077F 01                   14126 	.sleb128	1
      000780 00 00r15rB3          14127 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      000784 00 00r16r1C          14128 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      000788 00 02                14129 	.dw	2
      00078A 78                   14130 	.db	120
      00078B 03                   14131 	.sleb128	3
      00078C 00 00r15rAE          14132 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      000790 00 00r15rB3          14133 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      000794 00 02                14134 	.dw	2
      000796 78                   14135 	.db	120
      000797 09                   14136 	.sleb128	9
      000798 00 00r15rAC          14137 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      00079C 00 00r15rAE          14138 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      0007A0 00 02                14139 	.dw	2
      0007A2 78                   14140 	.db	120
      0007A3 08                   14141 	.sleb128	8
      0007A4 00 00r15rAA          14142 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      0007A8 00 00r15rAC          14143 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      0007AC 00 02                14144 	.dw	2
      0007AE 78                   14145 	.db	120
      0007AF 07                   14146 	.sleb128	7
      0007B0 00 00r15rA8          14147 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      0007B4 00 00r15rAA          14148 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      0007B8 00 02                14149 	.dw	2
      0007BA 78                   14150 	.db	120
      0007BB 05                   14151 	.sleb128	5
      0007BC 00 00r15rA6          14152 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      0007C0 00 00r15rA8          14153 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      0007C4 00 02                14154 	.dw	2
      0007C6 78                   14155 	.db	120
      0007C7 04                   14156 	.sleb128	4
      0007C8 00 00r15rA4          14157 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      0007CC 00 00r15rA6          14158 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      0007D0 00 02                14159 	.dw	2
      0007D2 78                   14160 	.db	120
      0007D3 03                   14161 	.sleb128	3
      0007D4 00 00r15r9B          14162 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      0007D8 00 00r15rA4          14163 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      0007DC 00 02                14164 	.dw	2
      0007DE 78                   14165 	.db	120
      0007DF 03                   14166 	.sleb128	3
      0007E0 00 00r15r92          14167 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      0007E4 00 00r15r9B          14168 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      0007E8 00 02                14169 	.dw	2
      0007EA 78                   14170 	.db	120
      0007EB 03                   14171 	.sleb128	3
      0007EC 00 00r15r89          14172 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      0007F0 00 00r15r92          14173 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      0007F4 00 02                14174 	.dw	2
      0007F6 78                   14175 	.db	120
      0007F7 03                   14176 	.sleb128	3
      0007F8 00 00r15r80          14177 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      0007FC 00 00r15r89          14178 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      000800 00 02                14179 	.dw	2
      000802 78                   14180 	.db	120
      000803 03                   14181 	.sleb128	3
      000804 00 00r15r77          14182 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      000808 00 00r15r80          14183 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      00080C 00 02                14184 	.dw	2
      00080E 78                   14185 	.db	120
      00080F 03                   14186 	.sleb128	3
      000810 00 00r15r6E          14187 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      000814 00 00r15r77          14188 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      000818 00 02                14189 	.dw	2
      00081A 78                   14190 	.db	120
      00081B 03                   14191 	.sleb128	3
      00081C 00 00r15r5E          14192 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      000820 00 00r15r6E          14193 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      000824 00 02                14194 	.dw	2
      000826 78                   14195 	.db	120
      000827 03                   14196 	.sleb128	3
      000828 00 00r15r59          14197 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      00082C 00 00r15r5E          14198 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      000830 00 02                14199 	.dw	2
      000832 78                   14200 	.db	120
      000833 09                   14201 	.sleb128	9
      000834 00 00r15r57          14202 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      000838 00 00r15r59          14203 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      00083C 00 02                14204 	.dw	2
      00083E 78                   14205 	.db	120
      00083F 08                   14206 	.sleb128	8
      000840 00 00r15r55          14207 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      000844 00 00r15r57          14208 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      000848 00 02                14209 	.dw	2
      00084A 78                   14210 	.db	120
      00084B 07                   14211 	.sleb128	7
      00084C 00 00r15r53          14212 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      000850 00 00r15r55          14213 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      000854 00 02                14214 	.dw	2
      000856 78                   14215 	.db	120
      000857 05                   14216 	.sleb128	5
      000858 00 00r15r51          14217 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      00085C 00 00r15r53          14218 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      000860 00 02                14219 	.dw	2
      000862 78                   14220 	.db	120
      000863 04                   14221 	.sleb128	4
      000864 00 00r15r4F          14222 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      000868 00 00r15r51          14223 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      00086C 00 02                14224 	.dw	2
      00086E 78                   14225 	.db	120
      00086F 03                   14226 	.sleb128	3
      000870 00 00r15r31          14227 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      000874 00 00r15r4F          14228 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      000878 00 02                14229 	.dw	2
      00087A 78                   14230 	.db	120
      00087B 03                   14231 	.sleb128	3
      00087C 00 00r15r22          14232 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      000880 00 00r15r31          14233 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      000884 00 02                14234 	.dw	2
      000886 78                   14235 	.db	120
      000887 03                   14236 	.sleb128	3
      000888 00 00r15r14          14237 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      00088C 00 00r15r22          14238 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      000890 00 02                14239 	.dw	2
      000892 78                   14240 	.db	120
      000893 03                   14241 	.sleb128	3
      000894 00 00r15r13          14242 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)
      000898 00 00r15r14          14243 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      00089C 00 02                14244 	.dw	2
      00089E 78                   14245 	.db	120
      00089F 01                   14246 	.sleb128	1
      0008A0 00 00 00 00          14247 	.dw	0,0
      0008A4 00 00 00 00          14248 	.dw	0,0
      0008A8 00 00r15r12          14249 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      0008AC 00 00r15r13          14250 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1623)
      0008B0 00 02                14251 	.dw	2
      0008B2 78                   14252 	.db	120
      0008B3 01                   14253 	.sleb128	1
      0008B4 00 00r14rB7          14254 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      0008B8 00 00r15r12          14255 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      0008BC 00 02                14256 	.dw	2
      0008BE 78                   14257 	.db	120
      0008BF 02                   14258 	.sleb128	2
      0008C0 00 00r14rB2          14259 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      0008C4 00 00r14rB7          14260 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      0008C8 00 02                14261 	.dw	2
      0008CA 78                   14262 	.db	120
      0008CB 08                   14263 	.sleb128	8
      0008CC 00 00r14rB0          14264 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      0008D0 00 00r14rB2          14265 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      0008D4 00 02                14266 	.dw	2
      0008D6 78                   14267 	.db	120
      0008D7 07                   14268 	.sleb128	7
      0008D8 00 00r14rAE          14269 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      0008DC 00 00r14rB0          14270 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      0008E0 00 02                14271 	.dw	2
      0008E2 78                   14272 	.db	120
      0008E3 06                   14273 	.sleb128	6
      0008E4 00 00r14rAC          14274 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      0008E8 00 00r14rAE          14275 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      0008EC 00 02                14276 	.dw	2
      0008EE 78                   14277 	.db	120
      0008EF 04                   14278 	.sleb128	4
      0008F0 00 00r14rAA          14279 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      0008F4 00 00r14rAC          14280 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      0008F8 00 02                14281 	.dw	2
      0008FA 78                   14282 	.db	120
      0008FB 03                   14283 	.sleb128	3
      0008FC 00 00r14rA8          14284 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      000900 00 00r14rAA          14285 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      000904 00 02                14286 	.dw	2
      000906 78                   14287 	.db	120
      000907 02                   14288 	.sleb128	2
      000908 00 00r14r99          14289 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      00090C 00 00r14rA8          14290 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      000910 00 02                14291 	.dw	2
      000912 78                   14292 	.db	120
      000913 02                   14293 	.sleb128	2
      000914 00 00r14r94          14294 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      000918 00 00r14r99          14295 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      00091C 00 02                14296 	.dw	2
      00091E 78                   14297 	.db	120
      00091F 08                   14298 	.sleb128	8
      000920 00 00r14r92          14299 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      000924 00 00r14r94          14300 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      000928 00 02                14301 	.dw	2
      00092A 78                   14302 	.db	120
      00092B 07                   14303 	.sleb128	7
      00092C 00 00r14r90          14304 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      000930 00 00r14r92          14305 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      000934 00 02                14306 	.dw	2
      000936 78                   14307 	.db	120
      000937 06                   14308 	.sleb128	6
      000938 00 00r14r8E          14309 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      00093C 00 00r14r90          14310 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      000940 00 02                14311 	.dw	2
      000942 78                   14312 	.db	120
      000943 04                   14313 	.sleb128	4
      000944 00 00r14r8C          14314 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      000948 00 00r14r8E          14315 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      00094C 00 02                14316 	.dw	2
      00094E 78                   14317 	.db	120
      00094F 03                   14318 	.sleb128	3
      000950 00 00r14r8A          14319 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      000954 00 00r14r8C          14320 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      000958 00 02                14321 	.dw	2
      00095A 78                   14322 	.db	120
      00095B 02                   14323 	.sleb128	2
      00095C 00 00r14r73          14324 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      000960 00 00r14r8A          14325 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      000964 00 02                14326 	.dw	2
      000966 78                   14327 	.db	120
      000967 02                   14328 	.sleb128	2
      000968 00 00r14r65          14329 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      00096C 00 00r14r73          14330 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      000970 00 02                14331 	.dw	2
      000972 78                   14332 	.db	120
      000973 02                   14333 	.sleb128	2
      000974 00 00r14r64          14334 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)
      000978 00 00r14r65          14335 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      00097C 00 02                14336 	.dw	2
      00097E 78                   14337 	.db	120
      00097F 01                   14338 	.sleb128	1
      000980 00 00 00 00          14339 	.dw	0,0
      000984 00 00 00 00          14340 	.dw	0,0
      000988 00 00r14r63          14341 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      00098C 00 00r14r64          14342 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1570)
      000990 00 02                14343 	.dw	2
      000992 78                   14344 	.db	120
      000993 01                   14345 	.sleb128	1
      000994 00 00r13rE5          14346 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      000998 00 00r14r63          14347 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      00099C 00 02                14348 	.dw	2
      00099E 78                   14349 	.db	120
      00099F 03                   14350 	.sleb128	3
      0009A0 00 00r13rE0          14351 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      0009A4 00 00r13rE5          14352 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      0009A8 00 02                14353 	.dw	2
      0009AA 78                   14354 	.db	120
      0009AB 09                   14355 	.sleb128	9
      0009AC 00 00r13rDE          14356 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      0009B0 00 00r13rE0          14357 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      0009B4 00 02                14358 	.dw	2
      0009B6 78                   14359 	.db	120
      0009B7 08                   14360 	.sleb128	8
      0009B8 00 00r13rDC          14361 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      0009BC 00 00r13rDE          14362 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      0009C0 00 02                14363 	.dw	2
      0009C2 78                   14364 	.db	120
      0009C3 07                   14365 	.sleb128	7
      0009C4 00 00r13rDA          14366 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      0009C8 00 00r13rDC          14367 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      0009CC 00 02                14368 	.dw	2
      0009CE 78                   14369 	.db	120
      0009CF 05                   14370 	.sleb128	5
      0009D0 00 00r13rD8          14371 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      0009D4 00 00r13rDA          14372 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      0009D8 00 02                14373 	.dw	2
      0009DA 78                   14374 	.db	120
      0009DB 04                   14375 	.sleb128	4
      0009DC 00 00r13rD6          14376 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      0009E0 00 00r13rD8          14377 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      0009E4 00 02                14378 	.dw	2
      0009E6 78                   14379 	.db	120
      0009E7 03                   14380 	.sleb128	3
      0009E8 00 00r13rC7          14381 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      0009EC 00 00r13rD6          14382 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      0009F0 00 02                14383 	.dw	2
      0009F2 78                   14384 	.db	120
      0009F3 03                   14385 	.sleb128	3
      0009F4 00 00r13rC2          14386 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      0009F8 00 00r13rC7          14387 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      0009FC 00 02                14388 	.dw	2
      0009FE 78                   14389 	.db	120
      0009FF 09                   14390 	.sleb128	9
      000A00 00 00r13rC0          14391 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      000A04 00 00r13rC2          14392 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      000A08 00 02                14393 	.dw	2
      000A0A 78                   14394 	.db	120
      000A0B 08                   14395 	.sleb128	8
      000A0C 00 00r13rBE          14396 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      000A10 00 00r13rC0          14397 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      000A14 00 02                14398 	.dw	2
      000A16 78                   14399 	.db	120
      000A17 07                   14400 	.sleb128	7
      000A18 00 00r13rBC          14401 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      000A1C 00 00r13rBE          14402 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      000A20 00 02                14403 	.dw	2
      000A22 78                   14404 	.db	120
      000A23 05                   14405 	.sleb128	5
      000A24 00 00r13rBA          14406 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      000A28 00 00r13rBC          14407 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      000A2C 00 02                14408 	.dw	2
      000A2E 78                   14409 	.db	120
      000A2F 04                   14410 	.sleb128	4
      000A30 00 00r13rB8          14411 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      000A34 00 00r13rBA          14412 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      000A38 00 02                14413 	.dw	2
      000A3A 78                   14414 	.db	120
      000A3B 03                   14415 	.sleb128	3
      000A3C 00 00r13r9A          14416 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      000A40 00 00r13rB8          14417 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      000A44 00 02                14418 	.dw	2
      000A46 78                   14419 	.db	120
      000A47 03                   14420 	.sleb128	3
      000A48 00 00r13r8B          14421 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      000A4C 00 00r13r9A          14422 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      000A50 00 02                14423 	.dw	2
      000A52 78                   14424 	.db	120
      000A53 03                   14425 	.sleb128	3
      000A54 00 00r13r7D          14426 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      000A58 00 00r13r8B          14427 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      000A5C 00 02                14428 	.dw	2
      000A5E 78                   14429 	.db	120
      000A5F 03                   14430 	.sleb128	3
      000A60 00 00r13r7C          14431 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)
      000A64 00 00r13r7D          14432 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      000A68 00 02                14433 	.dw	2
      000A6A 78                   14434 	.db	120
      000A6B 01                   14435 	.sleb128	1
      000A6C 00 00 00 00          14436 	.dw	0,0
      000A70 00 00 00 00          14437 	.dw	0,0
      000A74 00 00r13r64          14438 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      000A78 00 00r13r7C          14439 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1507)
      000A7C 00 02                14440 	.dw	2
      000A7E 78                   14441 	.db	120
      000A7F 01                   14442 	.sleb128	1
      000A80 00 00r13r5F          14443 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      000A84 00 00r13r64          14444 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      000A88 00 02                14445 	.dw	2
      000A8A 78                   14446 	.db	120
      000A8B 07                   14447 	.sleb128	7
      000A8C 00 00r13r5D          14448 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      000A90 00 00r13r5F          14449 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      000A94 00 02                14450 	.dw	2
      000A96 78                   14451 	.db	120
      000A97 06                   14452 	.sleb128	6
      000A98 00 00r13r5B          14453 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      000A9C 00 00r13r5D          14454 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      000AA0 00 02                14455 	.dw	2
      000AA2 78                   14456 	.db	120
      000AA3 05                   14457 	.sleb128	5
      000AA4 00 00r13r59          14458 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      000AA8 00 00r13r5B          14459 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      000AAC 00 02                14460 	.dw	2
      000AAE 78                   14461 	.db	120
      000AAF 03                   14462 	.sleb128	3
      000AB0 00 00r13r57          14463 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      000AB4 00 00r13r59          14464 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      000AB8 00 02                14465 	.dw	2
      000ABA 78                   14466 	.db	120
      000ABB 02                   14467 	.sleb128	2
      000ABC 00 00r13r55          14468 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      000AC0 00 00r13r57          14469 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      000AC4 00 02                14470 	.dw	2
      000AC6 78                   14471 	.db	120
      000AC7 01                   14472 	.sleb128	1
      000AC8 00 00r13r45          14473 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)
      000ACC 00 00r13r55          14474 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      000AD0 00 02                14475 	.dw	2
      000AD2 78                   14476 	.db	120
      000AD3 01                   14477 	.sleb128	1
      000AD4 00 00 00 00          14478 	.dw	0,0
      000AD8 00 00 00 00          14479 	.dw	0,0
      000ADC 00 00r13r2D          14480 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      000AE0 00 00r13r45          14481 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486)
      000AE4 00 02                14482 	.dw	2
      000AE6 78                   14483 	.db	120
      000AE7 01                   14484 	.sleb128	1
      000AE8 00 00r13r28          14485 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      000AEC 00 00r13r2D          14486 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      000AF0 00 02                14487 	.dw	2
      000AF2 78                   14488 	.db	120
      000AF3 07                   14489 	.sleb128	7
      000AF4 00 00r13r26          14490 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      000AF8 00 00r13r28          14491 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      000AFC 00 02                14492 	.dw	2
      000AFE 78                   14493 	.db	120
      000AFF 06                   14494 	.sleb128	6
      000B00 00 00r13r24          14495 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      000B04 00 00r13r26          14496 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      000B08 00 02                14497 	.dw	2
      000B0A 78                   14498 	.db	120
      000B0B 05                   14499 	.sleb128	5
      000B0C 00 00r13r22          14500 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      000B10 00 00r13r24          14501 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      000B14 00 02                14502 	.dw	2
      000B16 78                   14503 	.db	120
      000B17 03                   14504 	.sleb128	3
      000B18 00 00r13r20          14505 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      000B1C 00 00r13r22          14506 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      000B20 00 02                14507 	.dw	2
      000B22 78                   14508 	.db	120
      000B23 02                   14509 	.sleb128	2
      000B24 00 00r13r1E          14510 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      000B28 00 00r13r20          14511 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      000B2C 00 02                14512 	.dw	2
      000B2E 78                   14513 	.db	120
      000B2F 01                   14514 	.sleb128	1
      000B30 00 00r13r0E          14515 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)
      000B34 00 00r13r1E          14516 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      000B38 00 02                14517 	.dw	2
      000B3A 78                   14518 	.db	120
      000B3B 01                   14519 	.sleb128	1
      000B3C 00 00 00 00          14520 	.dw	0,0
      000B40 00 00 00 00          14521 	.dw	0,0
      000B44 00 00r12rF6          14522 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      000B48 00 00r13r0E          14523 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1465)
      000B4C 00 02                14524 	.dw	2
      000B4E 78                   14525 	.db	120
      000B4F 01                   14526 	.sleb128	1
      000B50 00 00r12rF1          14527 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      000B54 00 00r12rF6          14528 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      000B58 00 02                14529 	.dw	2
      000B5A 78                   14530 	.db	120
      000B5B 07                   14531 	.sleb128	7
      000B5C 00 00r12rEF          14532 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      000B60 00 00r12rF1          14533 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      000B64 00 02                14534 	.dw	2
      000B66 78                   14535 	.db	120
      000B67 06                   14536 	.sleb128	6
      000B68 00 00r12rED          14537 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      000B6C 00 00r12rEF          14538 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      000B70 00 02                14539 	.dw	2
      000B72 78                   14540 	.db	120
      000B73 05                   14541 	.sleb128	5
      000B74 00 00r12rEB          14542 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      000B78 00 00r12rED          14543 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      000B7C 00 02                14544 	.dw	2
      000B7E 78                   14545 	.db	120
      000B7F 03                   14546 	.sleb128	3
      000B80 00 00r12rE9          14547 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      000B84 00 00r12rEB          14548 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      000B88 00 02                14549 	.dw	2
      000B8A 78                   14550 	.db	120
      000B8B 02                   14551 	.sleb128	2
      000B8C 00 00r12rE7          14552 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      000B90 00 00r12rE9          14553 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      000B94 00 02                14554 	.dw	2
      000B96 78                   14555 	.db	120
      000B97 01                   14556 	.sleb128	1
      000B98 00 00r12rD7          14557 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)
      000B9C 00 00r12rE7          14558 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      000BA0 00 02                14559 	.dw	2
      000BA2 78                   14560 	.db	120
      000BA3 01                   14561 	.sleb128	1
      000BA4 00 00 00 00          14562 	.dw	0,0
      000BA8 00 00 00 00          14563 	.dw	0,0
      000BAC 00 00r12rBF          14564 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      000BB0 00 00r12rD7          14565 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444)
      000BB4 00 02                14566 	.dw	2
      000BB6 78                   14567 	.db	120
      000BB7 01                   14568 	.sleb128	1
      000BB8 00 00r12rBA          14569 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      000BBC 00 00r12rBF          14570 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      000BC0 00 02                14571 	.dw	2
      000BC2 78                   14572 	.db	120
      000BC3 07                   14573 	.sleb128	7
      000BC4 00 00r12rB8          14574 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      000BC8 00 00r12rBA          14575 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      000BCC 00 02                14576 	.dw	2
      000BCE 78                   14577 	.db	120
      000BCF 06                   14578 	.sleb128	6
      000BD0 00 00r12rB6          14579 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      000BD4 00 00r12rB8          14580 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      000BD8 00 02                14581 	.dw	2
      000BDA 78                   14582 	.db	120
      000BDB 05                   14583 	.sleb128	5
      000BDC 00 00r12rB4          14584 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      000BE0 00 00r12rB6          14585 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      000BE4 00 02                14586 	.dw	2
      000BE6 78                   14587 	.db	120
      000BE7 03                   14588 	.sleb128	3
      000BE8 00 00r12rB2          14589 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      000BEC 00 00r12rB4          14590 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      000BF0 00 02                14591 	.dw	2
      000BF2 78                   14592 	.db	120
      000BF3 02                   14593 	.sleb128	2
      000BF4 00 00r12rB0          14594 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      000BF8 00 00r12rB2          14595 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      000BFC 00 02                14596 	.dw	2
      000BFE 78                   14597 	.db	120
      000BFF 01                   14598 	.sleb128	1
      000C00 00 00r12rA0          14599 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)
      000C04 00 00r12rB0          14600 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      000C08 00 02                14601 	.dw	2
      000C0A 78                   14602 	.db	120
      000C0B 01                   14603 	.sleb128	1
      000C0C 00 00 00 00          14604 	.dw	0,0
      000C10 00 00 00 00          14605 	.dw	0,0
      000C14 00 00r12r88          14606 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      000C18 00 00r12rA0          14607 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1423)
      000C1C 00 02                14608 	.dw	2
      000C1E 78                   14609 	.db	120
      000C1F 01                   14610 	.sleb128	1
      000C20 00 00r12r83          14611 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      000C24 00 00r12r88          14612 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      000C28 00 02                14613 	.dw	2
      000C2A 78                   14614 	.db	120
      000C2B 07                   14615 	.sleb128	7
      000C2C 00 00r12r81          14616 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      000C30 00 00r12r83          14617 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      000C34 00 02                14618 	.dw	2
      000C36 78                   14619 	.db	120
      000C37 06                   14620 	.sleb128	6
      000C38 00 00r12r7F          14621 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      000C3C 00 00r12r81          14622 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      000C40 00 02                14623 	.dw	2
      000C42 78                   14624 	.db	120
      000C43 05                   14625 	.sleb128	5
      000C44 00 00r12r7D          14626 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      000C48 00 00r12r7F          14627 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      000C4C 00 02                14628 	.dw	2
      000C4E 78                   14629 	.db	120
      000C4F 03                   14630 	.sleb128	3
      000C50 00 00r12r7B          14631 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      000C54 00 00r12r7D          14632 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      000C58 00 02                14633 	.dw	2
      000C5A 78                   14634 	.db	120
      000C5B 02                   14635 	.sleb128	2
      000C5C 00 00r12r79          14636 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      000C60 00 00r12r7B          14637 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      000C64 00 02                14638 	.dw	2
      000C66 78                   14639 	.db	120
      000C67 01                   14640 	.sleb128	1
      000C68 00 00r12r69          14641 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)
      000C6C 00 00r12r79          14642 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      000C70 00 02                14643 	.dw	2
      000C72 78                   14644 	.db	120
      000C73 01                   14645 	.sleb128	1
      000C74 00 00 00 00          14646 	.dw	0,0
      000C78 00 00 00 00          14647 	.dw	0,0
      000C7C 00 00r12r51          14648 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      000C80 00 00r12r69          14649 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402)
      000C84 00 02                14650 	.dw	2
      000C86 78                   14651 	.db	120
      000C87 01                   14652 	.sleb128	1
      000C88 00 00r12r4C          14653 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      000C8C 00 00r12r51          14654 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      000C90 00 02                14655 	.dw	2
      000C92 78                   14656 	.db	120
      000C93 07                   14657 	.sleb128	7
      000C94 00 00r12r4A          14658 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      000C98 00 00r12r4C          14659 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      000C9C 00 02                14660 	.dw	2
      000C9E 78                   14661 	.db	120
      000C9F 06                   14662 	.sleb128	6
      000CA0 00 00r12r48          14663 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      000CA4 00 00r12r4A          14664 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      000CA8 00 02                14665 	.dw	2
      000CAA 78                   14666 	.db	120
      000CAB 05                   14667 	.sleb128	5
      000CAC 00 00r12r46          14668 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      000CB0 00 00r12r48          14669 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      000CB4 00 02                14670 	.dw	2
      000CB6 78                   14671 	.db	120
      000CB7 03                   14672 	.sleb128	3
      000CB8 00 00r12r44          14673 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      000CBC 00 00r12r46          14674 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      000CC0 00 02                14675 	.dw	2
      000CC2 78                   14676 	.db	120
      000CC3 02                   14677 	.sleb128	2
      000CC4 00 00r12r42          14678 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      000CC8 00 00r12r44          14679 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      000CCC 00 02                14680 	.dw	2
      000CCE 78                   14681 	.db	120
      000CCF 01                   14682 	.sleb128	1
      000CD0 00 00r12r32          14683 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)
      000CD4 00 00r12r42          14684 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      000CD8 00 02                14685 	.dw	2
      000CDA 78                   14686 	.db	120
      000CDB 01                   14687 	.sleb128	1
      000CDC 00 00 00 00          14688 	.dw	0,0
      000CE0 00 00 00 00          14689 	.dw	0,0
      000CE4 00 00r12r1A          14690 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      000CE8 00 00r12r32          14691 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1381)
      000CEC 00 02                14692 	.dw	2
      000CEE 78                   14693 	.db	120
      000CEF 01                   14694 	.sleb128	1
      000CF0 00 00r12r15          14695 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      000CF4 00 00r12r1A          14696 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      000CF8 00 02                14697 	.dw	2
      000CFA 78                   14698 	.db	120
      000CFB 07                   14699 	.sleb128	7
      000CFC 00 00r12r13          14700 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      000D00 00 00r12r15          14701 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      000D04 00 02                14702 	.dw	2
      000D06 78                   14703 	.db	120
      000D07 06                   14704 	.sleb128	6
      000D08 00 00r12r11          14705 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      000D0C 00 00r12r13          14706 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      000D10 00 02                14707 	.dw	2
      000D12 78                   14708 	.db	120
      000D13 05                   14709 	.sleb128	5
      000D14 00 00r12r0F          14710 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      000D18 00 00r12r11          14711 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      000D1C 00 02                14712 	.dw	2
      000D1E 78                   14713 	.db	120
      000D1F 03                   14714 	.sleb128	3
      000D20 00 00r12r0D          14715 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      000D24 00 00r12r0F          14716 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      000D28 00 02                14717 	.dw	2
      000D2A 78                   14718 	.db	120
      000D2B 02                   14719 	.sleb128	2
      000D2C 00 00r12r0B          14720 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      000D30 00 00r12r0D          14721 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      000D34 00 02                14722 	.dw	2
      000D36 78                   14723 	.db	120
      000D37 01                   14724 	.sleb128	1
      000D38 00 00r11rFB          14725 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)
      000D3C 00 00r12r0B          14726 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      000D40 00 02                14727 	.dw	2
      000D42 78                   14728 	.db	120
      000D43 01                   14729 	.sleb128	1
      000D44 00 00 00 00          14730 	.dw	0,0
      000D48 00 00 00 00          14731 	.dw	0,0
      000D4C 00 00r11rF4          14732 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      000D50 00 00r11rFB          14733 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1360)
      000D54 00 02                14734 	.dw	2
      000D56 78                   14735 	.db	120
      000D57 01                   14736 	.sleb128	1
      000D58 00 00r11rEF          14737 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      000D5C 00 00r11rF4          14738 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      000D60 00 02                14739 	.dw	2
      000D62 78                   14740 	.db	120
      000D63 07                   14741 	.sleb128	7
      000D64 00 00r11rED          14742 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      000D68 00 00r11rEF          14743 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      000D6C 00 02                14744 	.dw	2
      000D6E 78                   14745 	.db	120
      000D6F 06                   14746 	.sleb128	6
      000D70 00 00r11rEB          14747 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      000D74 00 00r11rED          14748 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      000D78 00 02                14749 	.dw	2
      000D7A 78                   14750 	.db	120
      000D7B 05                   14751 	.sleb128	5
      000D7C 00 00r11rE9          14752 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      000D80 00 00r11rEB          14753 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      000D84 00 02                14754 	.dw	2
      000D86 78                   14755 	.db	120
      000D87 03                   14756 	.sleb128	3
      000D88 00 00r11rE7          14757 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      000D8C 00 00r11rE9          14758 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      000D90 00 02                14759 	.dw	2
      000D92 78                   14760 	.db	120
      000D93 02                   14761 	.sleb128	2
      000D94 00 00r11rDE          14762 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)
      000D98 00 00r11rE7          14763 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      000D9C 00 02                14764 	.dw	2
      000D9E 78                   14765 	.db	120
      000D9F 01                   14766 	.sleb128	1
      000DA0 00 00 00 00          14767 	.dw	0,0
      000DA4 00 00 00 00          14768 	.dw	0,0
      000DA8 00 00r11rC6          14769 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      000DAC 00 00r11rDE          14770 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1347)
      000DB0 00 02                14771 	.dw	2
      000DB2 78                   14772 	.db	120
      000DB3 01                   14773 	.sleb128	1
      000DB4 00 00r11rC1          14774 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      000DB8 00 00r11rC6          14775 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      000DBC 00 02                14776 	.dw	2
      000DBE 78                   14777 	.db	120
      000DBF 07                   14778 	.sleb128	7
      000DC0 00 00r11rBF          14779 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      000DC4 00 00r11rC1          14780 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      000DC8 00 02                14781 	.dw	2
      000DCA 78                   14782 	.db	120
      000DCB 06                   14783 	.sleb128	6
      000DCC 00 00r11rBD          14784 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      000DD0 00 00r11rBF          14785 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      000DD4 00 02                14786 	.dw	2
      000DD6 78                   14787 	.db	120
      000DD7 05                   14788 	.sleb128	5
      000DD8 00 00r11rBB          14789 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      000DDC 00 00r11rBD          14790 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      000DE0 00 02                14791 	.dw	2
      000DE2 78                   14792 	.db	120
      000DE3 03                   14793 	.sleb128	3
      000DE4 00 00r11rB9          14794 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      000DE8 00 00r11rBB          14795 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      000DEC 00 02                14796 	.dw	2
      000DEE 78                   14797 	.db	120
      000DEF 02                   14798 	.sleb128	2
      000DF0 00 00r11rB7          14799 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      000DF4 00 00r11rB9          14800 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      000DF8 00 02                14801 	.dw	2
      000DFA 78                   14802 	.db	120
      000DFB 01                   14803 	.sleb128	1
      000DFC 00 00r11rA8          14804 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)
      000E00 00 00r11rB7          14805 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      000E04 00 02                14806 	.dw	2
      000E06 78                   14807 	.db	120
      000E07 01                   14808 	.sleb128	1
      000E08 00 00 00 00          14809 	.dw	0,0
      000E0C 00 00 00 00          14810 	.dw	0,0
      000E10 00 00r11r90          14811 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      000E14 00 00r11rA8          14812 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1326)
      000E18 00 02                14813 	.dw	2
      000E1A 78                   14814 	.db	120
      000E1B 01                   14815 	.sleb128	1
      000E1C 00 00r11r8B          14816 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      000E20 00 00r11r90          14817 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      000E24 00 02                14818 	.dw	2
      000E26 78                   14819 	.db	120
      000E27 07                   14820 	.sleb128	7
      000E28 00 00r11r89          14821 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      000E2C 00 00r11r8B          14822 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      000E30 00 02                14823 	.dw	2
      000E32 78                   14824 	.db	120
      000E33 06                   14825 	.sleb128	6
      000E34 00 00r11r87          14826 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      000E38 00 00r11r89          14827 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      000E3C 00 02                14828 	.dw	2
      000E3E 78                   14829 	.db	120
      000E3F 05                   14830 	.sleb128	5
      000E40 00 00r11r85          14831 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      000E44 00 00r11r87          14832 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      000E48 00 02                14833 	.dw	2
      000E4A 78                   14834 	.db	120
      000E4B 03                   14835 	.sleb128	3
      000E4C 00 00r11r83          14836 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      000E50 00 00r11r85          14837 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      000E54 00 02                14838 	.dw	2
      000E56 78                   14839 	.db	120
      000E57 02                   14840 	.sleb128	2
      000E58 00 00r11r81          14841 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      000E5C 00 00r11r83          14842 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      000E60 00 02                14843 	.dw	2
      000E62 78                   14844 	.db	120
      000E63 01                   14845 	.sleb128	1
      000E64 00 00r11r72          14846 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)
      000E68 00 00r11r81          14847 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      000E6C 00 02                14848 	.dw	2
      000E6E 78                   14849 	.db	120
      000E6F 01                   14850 	.sleb128	1
      000E70 00 00 00 00          14851 	.dw	0,0
      000E74 00 00 00 00          14852 	.dw	0,0
      000E78 00 00r11r5A          14853 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      000E7C 00 00r11r72          14854 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1305)
      000E80 00 02                14855 	.dw	2
      000E82 78                   14856 	.db	120
      000E83 01                   14857 	.sleb128	1
      000E84 00 00r11r55          14858 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      000E88 00 00r11r5A          14859 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      000E8C 00 02                14860 	.dw	2
      000E8E 78                   14861 	.db	120
      000E8F 07                   14862 	.sleb128	7
      000E90 00 00r11r53          14863 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      000E94 00 00r11r55          14864 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      000E98 00 02                14865 	.dw	2
      000E9A 78                   14866 	.db	120
      000E9B 06                   14867 	.sleb128	6
      000E9C 00 00r11r51          14868 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      000EA0 00 00r11r53          14869 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      000EA4 00 02                14870 	.dw	2
      000EA6 78                   14871 	.db	120
      000EA7 05                   14872 	.sleb128	5
      000EA8 00 00r11r4F          14873 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      000EAC 00 00r11r51          14874 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      000EB0 00 02                14875 	.dw	2
      000EB2 78                   14876 	.db	120
      000EB3 03                   14877 	.sleb128	3
      000EB4 00 00r11r4D          14878 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      000EB8 00 00r11r4F          14879 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      000EBC 00 02                14880 	.dw	2
      000EBE 78                   14881 	.db	120
      000EBF 02                   14882 	.sleb128	2
      000EC0 00 00r11r4B          14883 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      000EC4 00 00r11r4D          14884 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      000EC8 00 02                14885 	.dw	2
      000ECA 78                   14886 	.db	120
      000ECB 01                   14887 	.sleb128	1
      000ECC 00 00r11r3C          14888 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)
      000ED0 00 00r11r4B          14889 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      000ED4 00 02                14890 	.dw	2
      000ED6 78                   14891 	.db	120
      000ED7 01                   14892 	.sleb128	1
      000ED8 00 00 00 00          14893 	.dw	0,0
      000EDC 00 00 00 00          14894 	.dw	0,0
      000EE0 00 00r11r24          14895 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      000EE4 00 00r11r3C          14896 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1284)
      000EE8 00 02                14897 	.dw	2
      000EEA 78                   14898 	.db	120
      000EEB 01                   14899 	.sleb128	1
      000EEC 00 00r11r1F          14900 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      000EF0 00 00r11r24          14901 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      000EF4 00 02                14902 	.dw	2
      000EF6 78                   14903 	.db	120
      000EF7 07                   14904 	.sleb128	7
      000EF8 00 00r11r1D          14905 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      000EFC 00 00r11r1F          14906 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      000F00 00 02                14907 	.dw	2
      000F02 78                   14908 	.db	120
      000F03 06                   14909 	.sleb128	6
      000F04 00 00r11r1B          14910 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      000F08 00 00r11r1D          14911 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      000F0C 00 02                14912 	.dw	2
      000F0E 78                   14913 	.db	120
      000F0F 05                   14914 	.sleb128	5
      000F10 00 00r11r19          14915 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      000F14 00 00r11r1B          14916 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      000F18 00 02                14917 	.dw	2
      000F1A 78                   14918 	.db	120
      000F1B 03                   14919 	.sleb128	3
      000F1C 00 00r11r17          14920 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      000F20 00 00r11r19          14921 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      000F24 00 02                14922 	.dw	2
      000F26 78                   14923 	.db	120
      000F27 02                   14924 	.sleb128	2
      000F28 00 00r11r15          14925 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      000F2C 00 00r11r17          14926 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      000F30 00 02                14927 	.dw	2
      000F32 78                   14928 	.db	120
      000F33 01                   14929 	.sleb128	1
      000F34 00 00r11r06          14930 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)
      000F38 00 00r11r15          14931 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      000F3C 00 02                14932 	.dw	2
      000F3E 78                   14933 	.db	120
      000F3F 01                   14934 	.sleb128	1
      000F40 00 00 00 00          14935 	.dw	0,0
      000F44 00 00 00 00          14936 	.dw	0,0
      000F48 00 00r10rEE          14937 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      000F4C 00 00r11r06          14938 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1263)
      000F50 00 02                14939 	.dw	2
      000F52 78                   14940 	.db	120
      000F53 01                   14941 	.sleb128	1
      000F54 00 00r10rE9          14942 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      000F58 00 00r10rEE          14943 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      000F5C 00 02                14944 	.dw	2
      000F5E 78                   14945 	.db	120
      000F5F 07                   14946 	.sleb128	7
      000F60 00 00r10rE7          14947 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      000F64 00 00r10rE9          14948 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      000F68 00 02                14949 	.dw	2
      000F6A 78                   14950 	.db	120
      000F6B 06                   14951 	.sleb128	6
      000F6C 00 00r10rE5          14952 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      000F70 00 00r10rE7          14953 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      000F74 00 02                14954 	.dw	2
      000F76 78                   14955 	.db	120
      000F77 05                   14956 	.sleb128	5
      000F78 00 00r10rE3          14957 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      000F7C 00 00r10rE5          14958 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      000F80 00 02                14959 	.dw	2
      000F82 78                   14960 	.db	120
      000F83 03                   14961 	.sleb128	3
      000F84 00 00r10rE1          14962 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      000F88 00 00r10rE3          14963 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      000F8C 00 02                14964 	.dw	2
      000F8E 78                   14965 	.db	120
      000F8F 02                   14966 	.sleb128	2
      000F90 00 00r10rDF          14967 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      000F94 00 00r10rE1          14968 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      000F98 00 02                14969 	.dw	2
      000F9A 78                   14970 	.db	120
      000F9B 01                   14971 	.sleb128	1
      000F9C 00 00r10rD0          14972 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)
      000FA0 00 00r10rDF          14973 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      000FA4 00 02                14974 	.dw	2
      000FA6 78                   14975 	.db	120
      000FA7 01                   14976 	.sleb128	1
      000FA8 00 00 00 00          14977 	.dw	0,0
      000FAC 00 00 00 00          14978 	.dw	0,0
      000FB0 00 00r10rB8          14979 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      000FB4 00 00r10rD0          14980 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1242)
      000FB8 00 02                14981 	.dw	2
      000FBA 78                   14982 	.db	120
      000FBB 01                   14983 	.sleb128	1
      000FBC 00 00r10rB3          14984 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      000FC0 00 00r10rB8          14985 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      000FC4 00 02                14986 	.dw	2
      000FC6 78                   14987 	.db	120
      000FC7 07                   14988 	.sleb128	7
      000FC8 00 00r10rB1          14989 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      000FCC 00 00r10rB3          14990 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      000FD0 00 02                14991 	.dw	2
      000FD2 78                   14992 	.db	120
      000FD3 06                   14993 	.sleb128	6
      000FD4 00 00r10rAF          14994 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      000FD8 00 00r10rB1          14995 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      000FDC 00 02                14996 	.dw	2
      000FDE 78                   14997 	.db	120
      000FDF 05                   14998 	.sleb128	5
      000FE0 00 00r10rAD          14999 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      000FE4 00 00r10rAF          15000 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      000FE8 00 02                15001 	.dw	2
      000FEA 78                   15002 	.db	120
      000FEB 03                   15003 	.sleb128	3
      000FEC 00 00r10rAB          15004 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      000FF0 00 00r10rAD          15005 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      000FF4 00 02                15006 	.dw	2
      000FF6 78                   15007 	.db	120
      000FF7 02                   15008 	.sleb128	2
      000FF8 00 00r10rA9          15009 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      000FFC 00 00r10rAB          15010 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      001000 00 02                15011 	.dw	2
      001002 78                   15012 	.db	120
      001003 01                   15013 	.sleb128	1
      001004 00 00r10r9A          15014 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)
      001008 00 00r10rA9          15015 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      00100C 00 02                15016 	.dw	2
      00100E 78                   15017 	.db	120
      00100F 01                   15018 	.sleb128	1
      001010 00 00 00 00          15019 	.dw	0,0
      001014 00 00 00 00          15020 	.dw	0,0
      001018 00 00r10r82          15021 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      00101C 00 00r10r9A          15022 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1221)
      001020 00 02                15023 	.dw	2
      001022 78                   15024 	.db	120
      001023 01                   15025 	.sleb128	1
      001024 00 00r10r7D          15026 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      001028 00 00r10r82          15027 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      00102C 00 02                15028 	.dw	2
      00102E 78                   15029 	.db	120
      00102F 07                   15030 	.sleb128	7
      001030 00 00r10r7B          15031 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      001034 00 00r10r7D          15032 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      001038 00 02                15033 	.dw	2
      00103A 78                   15034 	.db	120
      00103B 06                   15035 	.sleb128	6
      00103C 00 00r10r79          15036 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      001040 00 00r10r7B          15037 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      001044 00 02                15038 	.dw	2
      001046 78                   15039 	.db	120
      001047 05                   15040 	.sleb128	5
      001048 00 00r10r77          15041 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      00104C 00 00r10r79          15042 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      001050 00 02                15043 	.dw	2
      001052 78                   15044 	.db	120
      001053 03                   15045 	.sleb128	3
      001054 00 00r10r75          15046 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      001058 00 00r10r77          15047 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      00105C 00 02                15048 	.dw	2
      00105E 78                   15049 	.db	120
      00105F 02                   15050 	.sleb128	2
      001060 00 00r10r73          15051 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      001064 00 00r10r75          15052 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      001068 00 02                15053 	.dw	2
      00106A 78                   15054 	.db	120
      00106B 01                   15055 	.sleb128	1
      00106C 00 00r10r64          15056 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)
      001070 00 00r10r73          15057 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      001074 00 02                15058 	.dw	2
      001076 78                   15059 	.db	120
      001077 01                   15060 	.sleb128	1
      001078 00 00 00 00          15061 	.dw	0,0
      00107C 00 00 00 00          15062 	.dw	0,0
      001080 00 00r10r4C          15063 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      001084 00 00r10r64          15064 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1200)
      001088 00 02                15065 	.dw	2
      00108A 78                   15066 	.db	120
      00108B 01                   15067 	.sleb128	1
      00108C 00 00r10r47          15068 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      001090 00 00r10r4C          15069 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      001094 00 02                15070 	.dw	2
      001096 78                   15071 	.db	120
      001097 07                   15072 	.sleb128	7
      001098 00 00r10r45          15073 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      00109C 00 00r10r47          15074 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      0010A0 00 02                15075 	.dw	2
      0010A2 78                   15076 	.db	120
      0010A3 06                   15077 	.sleb128	6
      0010A4 00 00r10r43          15078 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      0010A8 00 00r10r45          15079 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      0010AC 00 02                15080 	.dw	2
      0010AE 78                   15081 	.db	120
      0010AF 05                   15082 	.sleb128	5
      0010B0 00 00r10r41          15083 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      0010B4 00 00r10r43          15084 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      0010B8 00 02                15085 	.dw	2
      0010BA 78                   15086 	.db	120
      0010BB 03                   15087 	.sleb128	3
      0010BC 00 00r10r3F          15088 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      0010C0 00 00r10r41          15089 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      0010C4 00 02                15090 	.dw	2
      0010C6 78                   15091 	.db	120
      0010C7 02                   15092 	.sleb128	2
      0010C8 00 00r10r3D          15093 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      0010CC 00 00r10r3F          15094 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      0010D0 00 02                15095 	.dw	2
      0010D2 78                   15096 	.db	120
      0010D3 01                   15097 	.sleb128	1
      0010D4 00 00r10r2E          15098 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)
      0010D8 00 00r10r3D          15099 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      0010DC 00 02                15100 	.dw	2
      0010DE 78                   15101 	.db	120
      0010DF 01                   15102 	.sleb128	1
      0010E0 00 00 00 00          15103 	.dw	0,0
      0010E4 00 00 00 00          15104 	.dw	0,0
      0010E8 00 00r10r16          15105 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      0010EC 00 00r10r2E          15106 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1179)
      0010F0 00 02                15107 	.dw	2
      0010F2 78                   15108 	.db	120
      0010F3 01                   15109 	.sleb128	1
      0010F4 00 00r10r11          15110 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      0010F8 00 00r10r16          15111 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      0010FC 00 02                15112 	.dw	2
      0010FE 78                   15113 	.db	120
      0010FF 07                   15114 	.sleb128	7
      001100 00 00r10r0F          15115 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      001104 00 00r10r11          15116 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      001108 00 02                15117 	.dw	2
      00110A 78                   15118 	.db	120
      00110B 06                   15119 	.sleb128	6
      00110C 00 00r10r0D          15120 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      001110 00 00r10r0F          15121 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      001114 00 02                15122 	.dw	2
      001116 78                   15123 	.db	120
      001117 05                   15124 	.sleb128	5
      001118 00 00r10r0B          15125 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      00111C 00 00r10r0D          15126 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      001120 00 02                15127 	.dw	2
      001122 78                   15128 	.db	120
      001123 03                   15129 	.sleb128	3
      001124 00 00r10r09          15130 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      001128 00 00r10r0B          15131 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      00112C 00 02                15132 	.dw	2
      00112E 78                   15133 	.db	120
      00112F 02                   15134 	.sleb128	2
      001130 00 00r10r07          15135 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      001134 00 00r10r09          15136 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      001138 00 02                15137 	.dw	2
      00113A 78                   15138 	.db	120
      00113B 01                   15139 	.sleb128	1
      00113C 00 00r0FrF8          15140 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)
      001140 00 00r10r07          15141 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      001144 00 02                15142 	.dw	2
      001146 78                   15143 	.db	120
      001147 01                   15144 	.sleb128	1
      001148 00 00 00 00          15145 	.dw	0,0
      00114C 00 00 00 00          15146 	.dw	0,0
      001150 00 00r0FrE0          15147 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      001154 00 00r0FrF8          15148 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1158)
      001158 00 02                15149 	.dw	2
      00115A 78                   15150 	.db	120
      00115B 01                   15151 	.sleb128	1
      00115C 00 00r0FrDB          15152 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      001160 00 00r0FrE0          15153 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      001164 00 02                15154 	.dw	2
      001166 78                   15155 	.db	120
      001167 07                   15156 	.sleb128	7
      001168 00 00r0FrD9          15157 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      00116C 00 00r0FrDB          15158 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      001170 00 02                15159 	.dw	2
      001172 78                   15160 	.db	120
      001173 06                   15161 	.sleb128	6
      001174 00 00r0FrD7          15162 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      001178 00 00r0FrD9          15163 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      00117C 00 02                15164 	.dw	2
      00117E 78                   15165 	.db	120
      00117F 05                   15166 	.sleb128	5
      001180 00 00r0FrD5          15167 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      001184 00 00r0FrD7          15168 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      001188 00 02                15169 	.dw	2
      00118A 78                   15170 	.db	120
      00118B 03                   15171 	.sleb128	3
      00118C 00 00r0FrD3          15172 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      001190 00 00r0FrD5          15173 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      001194 00 02                15174 	.dw	2
      001196 78                   15175 	.db	120
      001197 02                   15176 	.sleb128	2
      001198 00 00r0FrD1          15177 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      00119C 00 00r0FrD3          15178 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      0011A0 00 02                15179 	.dw	2
      0011A2 78                   15180 	.db	120
      0011A3 01                   15181 	.sleb128	1
      0011A4 00 00r0FrC2          15182 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)
      0011A8 00 00r0FrD1          15183 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      0011AC 00 02                15184 	.dw	2
      0011AE 78                   15185 	.db	120
      0011AF 01                   15186 	.sleb128	1
      0011B0 00 00 00 00          15187 	.dw	0,0
      0011B4 00 00 00 00          15188 	.dw	0,0
      0011B8 00 00r0FrAA          15189 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      0011BC 00 00r0FrC2          15190 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1137)
      0011C0 00 02                15191 	.dw	2
      0011C2 78                   15192 	.db	120
      0011C3 01                   15193 	.sleb128	1
      0011C4 00 00r0FrA5          15194 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      0011C8 00 00r0FrAA          15195 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      0011CC 00 02                15196 	.dw	2
      0011CE 78                   15197 	.db	120
      0011CF 07                   15198 	.sleb128	7
      0011D0 00 00r0FrA3          15199 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      0011D4 00 00r0FrA5          15200 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      0011D8 00 02                15201 	.dw	2
      0011DA 78                   15202 	.db	120
      0011DB 06                   15203 	.sleb128	6
      0011DC 00 00r0FrA1          15204 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      0011E0 00 00r0FrA3          15205 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      0011E4 00 02                15206 	.dw	2
      0011E6 78                   15207 	.db	120
      0011E7 05                   15208 	.sleb128	5
      0011E8 00 00r0Fr9F          15209 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      0011EC 00 00r0FrA1          15210 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      0011F0 00 02                15211 	.dw	2
      0011F2 78                   15212 	.db	120
      0011F3 03                   15213 	.sleb128	3
      0011F4 00 00r0Fr9D          15214 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      0011F8 00 00r0Fr9F          15215 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      0011FC 00 02                15216 	.dw	2
      0011FE 78                   15217 	.db	120
      0011FF 02                   15218 	.sleb128	2
      001200 00 00r0Fr9B          15219 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      001204 00 00r0Fr9D          15220 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      001208 00 02                15221 	.dw	2
      00120A 78                   15222 	.db	120
      00120B 01                   15223 	.sleb128	1
      00120C 00 00r0Fr8C          15224 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)
      001210 00 00r0Fr9B          15225 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      001214 00 02                15226 	.dw	2
      001216 78                   15227 	.db	120
      001217 01                   15228 	.sleb128	1
      001218 00 00 00 00          15229 	.dw	0,0
      00121C 00 00 00 00          15230 	.dw	0,0
      001220 00 00r0Fr81          15231 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      001224 00 00r0Fr8C          15232 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1116)
      001228 00 02                15233 	.dw	2
      00122A 78                   15234 	.db	120
      00122B 01                   15235 	.sleb128	1
      00122C 00 00r0Fr7C          15236 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      001230 00 00r0Fr81          15237 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      001234 00 02                15238 	.dw	2
      001236 78                   15239 	.db	120
      001237 07                   15240 	.sleb128	7
      001238 00 00r0Fr7A          15241 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      00123C 00 00r0Fr7C          15242 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      001240 00 02                15243 	.dw	2
      001242 78                   15244 	.db	120
      001243 06                   15245 	.sleb128	6
      001244 00 00r0Fr78          15246 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      001248 00 00r0Fr7A          15247 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      00124C 00 02                15248 	.dw	2
      00124E 78                   15249 	.db	120
      00124F 05                   15250 	.sleb128	5
      001250 00 00r0Fr76          15251 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      001254 00 00r0Fr78          15252 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      001258 00 02                15253 	.dw	2
      00125A 78                   15254 	.db	120
      00125B 03                   15255 	.sleb128	3
      00125C 00 00r0Fr74          15256 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      001260 00 00r0Fr76          15257 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      001264 00 02                15258 	.dw	2
      001266 78                   15259 	.db	120
      001267 02                   15260 	.sleb128	2
      001268 00 00r0Fr72          15261 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      00126C 00 00r0Fr74          15262 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      001270 00 02                15263 	.dw	2
      001272 78                   15264 	.db	120
      001273 01                   15265 	.sleb128	1
      001274 00 00r0Fr69          15266 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      001278 00 00r0Fr72          15267 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      00127C 00 02                15268 	.dw	2
      00127E 78                   15269 	.db	120
      00127F 01                   15270 	.sleb128	1
      001280 00 00r0Fr60          15271 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)
      001284 00 00r0Fr69          15272 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      001288 00 02                15273 	.dw	2
      00128A 78                   15274 	.db	120
      00128B 01                   15275 	.sleb128	1
      00128C 00 00 00 00          15276 	.dw	0,0
      001290 00 00 00 00          15277 	.dw	0,0
      001294 00 00r0Fr55          15278 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      001298 00 00r0Fr60          15279 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1100)
      00129C 00 02                15280 	.dw	2
      00129E 78                   15281 	.db	120
      00129F 01                   15282 	.sleb128	1
      0012A0 00 00r0Fr50          15283 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      0012A4 00 00r0Fr55          15284 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      0012A8 00 02                15285 	.dw	2
      0012AA 78                   15286 	.db	120
      0012AB 07                   15287 	.sleb128	7
      0012AC 00 00r0Fr4E          15288 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      0012B0 00 00r0Fr50          15289 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      0012B4 00 02                15290 	.dw	2
      0012B6 78                   15291 	.db	120
      0012B7 06                   15292 	.sleb128	6
      0012B8 00 00r0Fr4C          15293 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      0012BC 00 00r0Fr4E          15294 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      0012C0 00 02                15295 	.dw	2
      0012C2 78                   15296 	.db	120
      0012C3 05                   15297 	.sleb128	5
      0012C4 00 00r0Fr4A          15298 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      0012C8 00 00r0Fr4C          15299 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      0012CC 00 02                15300 	.dw	2
      0012CE 78                   15301 	.db	120
      0012CF 03                   15302 	.sleb128	3
      0012D0 00 00r0Fr48          15303 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      0012D4 00 00r0Fr4A          15304 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      0012D8 00 02                15305 	.dw	2
      0012DA 78                   15306 	.db	120
      0012DB 02                   15307 	.sleb128	2
      0012DC 00 00r0Fr46          15308 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      0012E0 00 00r0Fr48          15309 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      0012E4 00 02                15310 	.dw	2
      0012E6 78                   15311 	.db	120
      0012E7 01                   15312 	.sleb128	1
      0012E8 00 00r0Fr3D          15313 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      0012EC 00 00r0Fr46          15314 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      0012F0 00 02                15315 	.dw	2
      0012F2 78                   15316 	.db	120
      0012F3 01                   15317 	.sleb128	1
      0012F4 00 00r0Fr34          15318 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)
      0012F8 00 00r0Fr3D          15319 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      0012FC 00 02                15320 	.dw	2
      0012FE 78                   15321 	.db	120
      0012FF 01                   15322 	.sleb128	1
      001300 00 00 00 00          15323 	.dw	0,0
      001304 00 00 00 00          15324 	.dw	0,0
      001308 00 00r0Fr29          15325 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      00130C 00 00r0Fr34          15326 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1084)
      001310 00 02                15327 	.dw	2
      001312 78                   15328 	.db	120
      001313 01                   15329 	.sleb128	1
      001314 00 00r0Fr24          15330 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      001318 00 00r0Fr29          15331 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      00131C 00 02                15332 	.dw	2
      00131E 78                   15333 	.db	120
      00131F 07                   15334 	.sleb128	7
      001320 00 00r0Fr22          15335 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      001324 00 00r0Fr24          15336 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      001328 00 02                15337 	.dw	2
      00132A 78                   15338 	.db	120
      00132B 06                   15339 	.sleb128	6
      00132C 00 00r0Fr20          15340 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      001330 00 00r0Fr22          15341 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      001334 00 02                15342 	.dw	2
      001336 78                   15343 	.db	120
      001337 05                   15344 	.sleb128	5
      001338 00 00r0Fr1E          15345 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      00133C 00 00r0Fr20          15346 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      001340 00 02                15347 	.dw	2
      001342 78                   15348 	.db	120
      001343 03                   15349 	.sleb128	3
      001344 00 00r0Fr1C          15350 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      001348 00 00r0Fr1E          15351 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      00134C 00 02                15352 	.dw	2
      00134E 78                   15353 	.db	120
      00134F 02                   15354 	.sleb128	2
      001350 00 00r0Fr1A          15355 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      001354 00 00r0Fr1C          15356 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      001358 00 02                15357 	.dw	2
      00135A 78                   15358 	.db	120
      00135B 01                   15359 	.sleb128	1
      00135C 00 00r0Fr11          15360 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      001360 00 00r0Fr1A          15361 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      001364 00 02                15362 	.dw	2
      001366 78                   15363 	.db	120
      001367 01                   15364 	.sleb128	1
      001368 00 00r0Fr08          15365 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)
      00136C 00 00r0Fr11          15366 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      001370 00 02                15367 	.dw	2
      001372 78                   15368 	.db	120
      001373 01                   15369 	.sleb128	1
      001374 00 00 00 00          15370 	.dw	0,0
      001378 00 00 00 00          15371 	.dw	0,0
      00137C 00 00r0ErFD          15372 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      001380 00 00r0Fr08          15373 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1068)
      001384 00 02                15374 	.dw	2
      001386 78                   15375 	.db	120
      001387 01                   15376 	.sleb128	1
      001388 00 00r0ErF8          15377 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      00138C 00 00r0ErFD          15378 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      001390 00 02                15379 	.dw	2
      001392 78                   15380 	.db	120
      001393 07                   15381 	.sleb128	7
      001394 00 00r0ErF6          15382 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      001398 00 00r0ErF8          15383 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      00139C 00 02                15384 	.dw	2
      00139E 78                   15385 	.db	120
      00139F 06                   15386 	.sleb128	6
      0013A0 00 00r0ErF4          15387 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      0013A4 00 00r0ErF6          15388 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      0013A8 00 02                15389 	.dw	2
      0013AA 78                   15390 	.db	120
      0013AB 05                   15391 	.sleb128	5
      0013AC 00 00r0ErF2          15392 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      0013B0 00 00r0ErF4          15393 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      0013B4 00 02                15394 	.dw	2
      0013B6 78                   15395 	.db	120
      0013B7 03                   15396 	.sleb128	3
      0013B8 00 00r0ErF0          15397 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      0013BC 00 00r0ErF2          15398 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      0013C0 00 02                15399 	.dw	2
      0013C2 78                   15400 	.db	120
      0013C3 02                   15401 	.sleb128	2
      0013C4 00 00r0ErEE          15402 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      0013C8 00 00r0ErF0          15403 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      0013CC 00 02                15404 	.dw	2
      0013CE 78                   15405 	.db	120
      0013CF 01                   15406 	.sleb128	1
      0013D0 00 00r0ErE5          15407 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      0013D4 00 00r0ErEE          15408 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      0013D8 00 02                15409 	.dw	2
      0013DA 78                   15410 	.db	120
      0013DB 01                   15411 	.sleb128	1
      0013DC 00 00r0ErDC          15412 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)
      0013E0 00 00r0ErE5          15413 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      0013E4 00 02                15414 	.dw	2
      0013E6 78                   15415 	.db	120
      0013E7 01                   15416 	.sleb128	1
      0013E8 00 00 00 00          15417 	.dw	0,0
      0013EC 00 00 00 00          15418 	.dw	0,0
      0013F0 00 00r0ErD1          15419 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      0013F4 00 00r0ErDC          15420 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1052)
      0013F8 00 02                15421 	.dw	2
      0013FA 78                   15422 	.db	120
      0013FB 01                   15423 	.sleb128	1
      0013FC 00 00r0ErCC          15424 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      001400 00 00r0ErD1          15425 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      001404 00 02                15426 	.dw	2
      001406 78                   15427 	.db	120
      001407 07                   15428 	.sleb128	7
      001408 00 00r0ErCA          15429 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      00140C 00 00r0ErCC          15430 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      001410 00 02                15431 	.dw	2
      001412 78                   15432 	.db	120
      001413 06                   15433 	.sleb128	6
      001414 00 00r0ErC8          15434 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      001418 00 00r0ErCA          15435 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      00141C 00 02                15436 	.dw	2
      00141E 78                   15437 	.db	120
      00141F 05                   15438 	.sleb128	5
      001420 00 00r0ErC6          15439 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      001424 00 00r0ErC8          15440 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      001428 00 02                15441 	.dw	2
      00142A 78                   15442 	.db	120
      00142B 03                   15443 	.sleb128	3
      00142C 00 00r0ErC4          15444 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      001430 00 00r0ErC6          15445 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      001434 00 02                15446 	.dw	2
      001436 78                   15447 	.db	120
      001437 02                   15448 	.sleb128	2
      001438 00 00r0ErC2          15449 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      00143C 00 00r0ErC4          15450 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      001440 00 02                15451 	.dw	2
      001442 78                   15452 	.db	120
      001443 01                   15453 	.sleb128	1
      001444 00 00r0ErB9          15454 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      001448 00 00r0ErC2          15455 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      00144C 00 02                15456 	.dw	2
      00144E 78                   15457 	.db	120
      00144F 01                   15458 	.sleb128	1
      001450 00 00r0ErB0          15459 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      001454 00 00r0ErB9          15460 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      001458 00 02                15461 	.dw	2
      00145A 78                   15462 	.db	120
      00145B 01                   15463 	.sleb128	1
      00145C 00 00r0ErA7          15464 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      001460 00 00r0ErB0          15465 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      001464 00 02                15466 	.dw	2
      001466 78                   15467 	.db	120
      001467 01                   15468 	.sleb128	1
      001468 00 00r0Er97          15469 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)
      00146C 00 00r0ErA7          15470 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      001470 00 02                15471 	.dw	2
      001472 78                   15472 	.db	120
      001473 01                   15473 	.sleb128	1
      001474 00 00 00 00          15474 	.dw	0,0
      001478 00 00 00 00          15475 	.dw	0,0
      00147C 00 00r0Er85          15476 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      001480 00 00r0Er97          15477 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1034)
      001484 00 02                15478 	.dw	2
      001486 78                   15479 	.db	120
      001487 01                   15480 	.sleb128	1
      001488 00 00r0Er80          15481 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      00148C 00 00r0Er85          15482 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      001490 00 02                15483 	.dw	2
      001492 78                   15484 	.db	120
      001493 07                   15485 	.sleb128	7
      001494 00 00r0Er7E          15486 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      001498 00 00r0Er80          15487 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      00149C 00 02                15488 	.dw	2
      00149E 78                   15489 	.db	120
      00149F 06                   15490 	.sleb128	6
      0014A0 00 00r0Er7C          15491 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      0014A4 00 00r0Er7E          15492 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      0014A8 00 02                15493 	.dw	2
      0014AA 78                   15494 	.db	120
      0014AB 05                   15495 	.sleb128	5
      0014AC 00 00r0Er7A          15496 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      0014B0 00 00r0Er7C          15497 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      0014B4 00 02                15498 	.dw	2
      0014B6 78                   15499 	.db	120
      0014B7 03                   15500 	.sleb128	3
      0014B8 00 00r0Er78          15501 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      0014BC 00 00r0Er7A          15502 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      0014C0 00 02                15503 	.dw	2
      0014C2 78                   15504 	.db	120
      0014C3 02                   15505 	.sleb128	2
      0014C4 00 00r0Er76          15506 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      0014C8 00 00r0Er78          15507 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      0014CC 00 02                15508 	.dw	2
      0014CE 78                   15509 	.db	120
      0014CF 01                   15510 	.sleb128	1
      0014D0 00 00r0Er67          15511 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)
      0014D4 00 00r0Er76          15512 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      0014D8 00 02                15513 	.dw	2
      0014DA 78                   15514 	.db	120
      0014DB 01                   15515 	.sleb128	1
      0014DC 00 00 00 00          15516 	.dw	0,0
      0014E0 00 00 00 00          15517 	.dw	0,0
      0014E4 00 00r0Er1A          15518 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      0014E8 00 00r0Er67          15519 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018)
      0014EC 00 02                15520 	.dw	2
      0014EE 78                   15521 	.db	120
      0014EF 01                   15522 	.sleb128	1
      0014F0 00 00r0Er15          15523 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      0014F4 00 00r0Er1A          15524 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      0014F8 00 02                15525 	.dw	2
      0014FA 78                   15526 	.db	120
      0014FB 07                   15527 	.sleb128	7
      0014FC 00 00r0Er13          15528 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      001500 00 00r0Er15          15529 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      001504 00 02                15530 	.dw	2
      001506 78                   15531 	.db	120
      001507 06                   15532 	.sleb128	6
      001508 00 00r0Er11          15533 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      00150C 00 00r0Er13          15534 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      001510 00 02                15535 	.dw	2
      001512 78                   15536 	.db	120
      001513 05                   15537 	.sleb128	5
      001514 00 00r0Er0F          15538 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      001518 00 00r0Er11          15539 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      00151C 00 02                15540 	.dw	2
      00151E 78                   15541 	.db	120
      00151F 03                   15542 	.sleb128	3
      001520 00 00r0Er0D          15543 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      001524 00 00r0Er0F          15544 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      001528 00 02                15545 	.dw	2
      00152A 78                   15546 	.db	120
      00152B 02                   15547 	.sleb128	2
      00152C 00 00r0Er0B          15548 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      001530 00 00r0Er0D          15549 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      001534 00 02                15550 	.dw	2
      001536 78                   15551 	.db	120
      001537 01                   15552 	.sleb128	1
      001538 00 00r0DrFC          15553 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      00153C 00 00r0Er0B          15554 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      001540 00 02                15555 	.dw	2
      001542 78                   15556 	.db	120
      001543 01                   15557 	.sleb128	1
      001544 00 00r0DrF7          15558 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      001548 00 00r0DrFC          15559 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      00154C 00 02                15560 	.dw	2
      00154E 78                   15561 	.db	120
      00154F 07                   15562 	.sleb128	7
      001550 00 00r0DrF5          15563 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      001554 00 00r0DrF7          15564 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      001558 00 02                15565 	.dw	2
      00155A 78                   15566 	.db	120
      00155B 06                   15567 	.sleb128	6
      00155C 00 00r0DrF3          15568 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      001560 00 00r0DrF5          15569 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      001564 00 02                15570 	.dw	2
      001566 78                   15571 	.db	120
      001567 05                   15572 	.sleb128	5
      001568 00 00r0DrF1          15573 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      00156C 00 00r0DrF3          15574 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      001570 00 02                15575 	.dw	2
      001572 78                   15576 	.db	120
      001573 03                   15577 	.sleb128	3
      001574 00 00r0DrEF          15578 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      001578 00 00r0DrF1          15579 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      00157C 00 02                15580 	.dw	2
      00157E 78                   15581 	.db	120
      00157F 02                   15582 	.sleb128	2
      001580 00 00r0DrED          15583 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      001584 00 00r0DrEF          15584 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      001588 00 02                15585 	.dw	2
      00158A 78                   15586 	.db	120
      00158B 01                   15587 	.sleb128	1
      00158C 00 00r0DrDE          15588 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      001590 00 00r0DrED          15589 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      001594 00 02                15590 	.dw	2
      001596 78                   15591 	.db	120
      001597 01                   15592 	.sleb128	1
      001598 00 00r0DrD9          15593 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      00159C 00 00r0DrDE          15594 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      0015A0 00 02                15595 	.dw	2
      0015A2 78                   15596 	.db	120
      0015A3 07                   15597 	.sleb128	7
      0015A4 00 00r0DrD7          15598 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      0015A8 00 00r0DrD9          15599 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      0015AC 00 02                15600 	.dw	2
      0015AE 78                   15601 	.db	120
      0015AF 06                   15602 	.sleb128	6
      0015B0 00 00r0DrD5          15603 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      0015B4 00 00r0DrD7          15604 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      0015B8 00 02                15605 	.dw	2
      0015BA 78                   15606 	.db	120
      0015BB 05                   15607 	.sleb128	5
      0015BC 00 00r0DrD3          15608 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      0015C0 00 00r0DrD5          15609 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      0015C4 00 02                15610 	.dw	2
      0015C6 78                   15611 	.db	120
      0015C7 03                   15612 	.sleb128	3
      0015C8 00 00r0DrD1          15613 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      0015CC 00 00r0DrD3          15614 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      0015D0 00 02                15615 	.dw	2
      0015D2 78                   15616 	.db	120
      0015D3 02                   15617 	.sleb128	2
      0015D4 00 00r0DrCF          15618 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      0015D8 00 00r0DrD1          15619 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      0015DC 00 02                15620 	.dw	2
      0015DE 78                   15621 	.db	120
      0015DF 01                   15622 	.sleb128	1
      0015E0 00 00r0DrC6          15623 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      0015E4 00 00r0DrCF          15624 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      0015E8 00 02                15625 	.dw	2
      0015EA 78                   15626 	.db	120
      0015EB 01                   15627 	.sleb128	1
      0015EC 00 00r0DrBD          15628 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      0015F0 00 00r0DrC6          15629 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      0015F4 00 02                15630 	.dw	2
      0015F6 78                   15631 	.db	120
      0015F7 01                   15632 	.sleb128	1
      0015F8 00 00r0DrB5          15633 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)
      0015FC 00 00r0DrBD          15634 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      001600 00 02                15635 	.dw	2
      001602 78                   15636 	.db	120
      001603 01                   15637 	.sleb128	1
      001604 00 00 00 00          15638 	.dw	0,0
      001608 00 00 00 00          15639 	.dw	0,0
      00160C 00 00r0Dr9D          15640 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      001610 00 00r0DrB5          15641 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967)
      001614 00 02                15642 	.dw	2
      001616 78                   15643 	.db	120
      001617 01                   15644 	.sleb128	1
      001618 00 00r0Dr98          15645 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      00161C 00 00r0Dr9D          15646 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      001620 00 02                15647 	.dw	2
      001622 78                   15648 	.db	120
      001623 07                   15649 	.sleb128	7
      001624 00 00r0Dr96          15650 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      001628 00 00r0Dr98          15651 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      00162C 00 02                15652 	.dw	2
      00162E 78                   15653 	.db	120
      00162F 06                   15654 	.sleb128	6
      001630 00 00r0Dr94          15655 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      001634 00 00r0Dr96          15656 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      001638 00 02                15657 	.dw	2
      00163A 78                   15658 	.db	120
      00163B 05                   15659 	.sleb128	5
      00163C 00 00r0Dr92          15660 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      001640 00 00r0Dr94          15661 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      001644 00 02                15662 	.dw	2
      001646 78                   15663 	.db	120
      001647 03                   15664 	.sleb128	3
      001648 00 00r0Dr90          15665 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      00164C 00 00r0Dr92          15666 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      001650 00 02                15667 	.dw	2
      001652 78                   15668 	.db	120
      001653 02                   15669 	.sleb128	2
      001654 00 00r0Dr8E          15670 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      001658 00 00r0Dr90          15671 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      00165C 00 02                15672 	.dw	2
      00165E 78                   15673 	.db	120
      00165F 01                   15674 	.sleb128	1
      001660 00 00r0Dr7F          15675 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)
      001664 00 00r0Dr8E          15676 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      001668 00 02                15677 	.dw	2
      00166A 78                   15678 	.db	120
      00166B 01                   15679 	.sleb128	1
      00166C 00 00 00 00          15680 	.dw	0,0
      001670 00 00 00 00          15681 	.dw	0,0
      001674 00 00r0Dr74          15682 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      001678 00 00r0Dr7F          15683 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$946)
      00167C 00 02                15684 	.dw	2
      00167E 78                   15685 	.db	120
      00167F 01                   15686 	.sleb128	1
      001680 00 00r0Dr6F          15687 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      001684 00 00r0Dr74          15688 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      001688 00 02                15689 	.dw	2
      00168A 78                   15690 	.db	120
      00168B 07                   15691 	.sleb128	7
      00168C 00 00r0Dr6D          15692 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      001690 00 00r0Dr6F          15693 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      001694 00 02                15694 	.dw	2
      001696 78                   15695 	.db	120
      001697 06                   15696 	.sleb128	6
      001698 00 00r0Dr6B          15697 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      00169C 00 00r0Dr6D          15698 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      0016A0 00 02                15699 	.dw	2
      0016A2 78                   15700 	.db	120
      0016A3 05                   15701 	.sleb128	5
      0016A4 00 00r0Dr69          15702 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      0016A8 00 00r0Dr6B          15703 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      0016AC 00 02                15704 	.dw	2
      0016AE 78                   15705 	.db	120
      0016AF 03                   15706 	.sleb128	3
      0016B0 00 00r0Dr67          15707 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      0016B4 00 00r0Dr69          15708 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      0016B8 00 02                15709 	.dw	2
      0016BA 78                   15710 	.db	120
      0016BB 02                   15711 	.sleb128	2
      0016BC 00 00r0Dr65          15712 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      0016C0 00 00r0Dr67          15713 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      0016C4 00 02                15714 	.dw	2
      0016C6 78                   15715 	.db	120
      0016C7 01                   15716 	.sleb128	1
      0016C8 00 00r0Dr5C          15717 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      0016CC 00 00r0Dr65          15718 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      0016D0 00 02                15719 	.dw	2
      0016D2 78                   15720 	.db	120
      0016D3 01                   15721 	.sleb128	1
      0016D4 00 00r0Dr53          15722 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      0016D8 00 00r0Dr5C          15723 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      0016DC 00 02                15724 	.dw	2
      0016DE 78                   15725 	.db	120
      0016DF 01                   15726 	.sleb128	1
      0016E0 00 00r0Dr4A          15727 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      0016E4 00 00r0Dr53          15728 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      0016E8 00 02                15729 	.dw	2
      0016EA 78                   15730 	.db	120
      0016EB 01                   15731 	.sleb128	1
      0016EC 00 00r0Dr41          15732 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)
      0016F0 00 00r0Dr4A          15733 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      0016F4 00 02                15734 	.dw	2
      0016F6 78                   15735 	.db	120
      0016F7 01                   15736 	.sleb128	1
      0016F8 00 00 00 00          15737 	.dw	0,0
      0016FC 00 00 00 00          15738 	.dw	0,0
      001700 00 00r0Dr36          15739 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      001704 00 00r0Dr41          15740 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$928)
      001708 00 02                15741 	.dw	2
      00170A 78                   15742 	.db	120
      00170B 01                   15743 	.sleb128	1
      00170C 00 00r0Dr31          15744 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      001710 00 00r0Dr36          15745 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      001714 00 02                15746 	.dw	2
      001716 78                   15747 	.db	120
      001717 07                   15748 	.sleb128	7
      001718 00 00r0Dr2F          15749 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      00171C 00 00r0Dr31          15750 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      001720 00 02                15751 	.dw	2
      001722 78                   15752 	.db	120
      001723 06                   15753 	.sleb128	6
      001724 00 00r0Dr2D          15754 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      001728 00 00r0Dr2F          15755 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      00172C 00 02                15756 	.dw	2
      00172E 78                   15757 	.db	120
      00172F 05                   15758 	.sleb128	5
      001730 00 00r0Dr2B          15759 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      001734 00 00r0Dr2D          15760 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      001738 00 02                15761 	.dw	2
      00173A 78                   15762 	.db	120
      00173B 03                   15763 	.sleb128	3
      00173C 00 00r0Dr29          15764 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      001740 00 00r0Dr2B          15765 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      001744 00 02                15766 	.dw	2
      001746 78                   15767 	.db	120
      001747 02                   15768 	.sleb128	2
      001748 00 00r0Dr27          15769 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      00174C 00 00r0Dr29          15770 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      001750 00 02                15771 	.dw	2
      001752 78                   15772 	.db	120
      001753 01                   15773 	.sleb128	1
      001754 00 00r0Dr1E          15774 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      001758 00 00r0Dr27          15775 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      00175C 00 02                15776 	.dw	2
      00175E 78                   15777 	.db	120
      00175F 01                   15778 	.sleb128	1
      001760 00 00r0Dr15          15779 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      001764 00 00r0Dr1E          15780 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      001768 00 02                15781 	.dw	2
      00176A 78                   15782 	.db	120
      00176B 01                   15783 	.sleb128	1
      00176C 00 00r0Dr0C          15784 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      001770 00 00r0Dr15          15785 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      001774 00 02                15786 	.dw	2
      001776 78                   15787 	.db	120
      001777 01                   15788 	.sleb128	1
      001778 00 00r0Dr03          15789 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      00177C 00 00r0Dr0C          15790 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      001780 00 02                15791 	.dw	2
      001782 78                   15792 	.db	120
      001783 01                   15793 	.sleb128	1
      001784 00 00r0CrFA          15794 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      001788 00 00r0Dr03          15795 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      00178C 00 02                15796 	.dw	2
      00178E 78                   15797 	.db	120
      00178F 01                   15798 	.sleb128	1
      001790 00 00r0CrEA          15799 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)
      001794 00 00r0CrFA          15800 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      001798 00 02                15801 	.dw	2
      00179A 78                   15802 	.db	120
      00179B 01                   15803 	.sleb128	1
      00179C 00 00 00 00          15804 	.dw	0,0
      0017A0 00 00 00 00          15805 	.dw	0,0
      0017A4 00 00r0CrD2          15806 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      0017A8 00 00r0CrEA          15807 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$908)
      0017AC 00 02                15808 	.dw	2
      0017AE 78                   15809 	.db	120
      0017AF 01                   15810 	.sleb128	1
      0017B0 00 00r0CrCD          15811 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      0017B4 00 00r0CrD2          15812 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      0017B8 00 02                15813 	.dw	2
      0017BA 78                   15814 	.db	120
      0017BB 07                   15815 	.sleb128	7
      0017BC 00 00r0CrCB          15816 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      0017C0 00 00r0CrCD          15817 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      0017C4 00 02                15818 	.dw	2
      0017C6 78                   15819 	.db	120
      0017C7 06                   15820 	.sleb128	6
      0017C8 00 00r0CrC9          15821 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      0017CC 00 00r0CrCB          15822 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      0017D0 00 02                15823 	.dw	2
      0017D2 78                   15824 	.db	120
      0017D3 05                   15825 	.sleb128	5
      0017D4 00 00r0CrC7          15826 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      0017D8 00 00r0CrC9          15827 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      0017DC 00 02                15828 	.dw	2
      0017DE 78                   15829 	.db	120
      0017DF 03                   15830 	.sleb128	3
      0017E0 00 00r0CrC5          15831 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      0017E4 00 00r0CrC7          15832 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      0017E8 00 02                15833 	.dw	2
      0017EA 78                   15834 	.db	120
      0017EB 02                   15835 	.sleb128	2
      0017EC 00 00r0CrBC          15836 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      0017F0 00 00r0CrC5          15837 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      0017F4 00 02                15838 	.dw	2
      0017F6 78                   15839 	.db	120
      0017F7 01                   15840 	.sleb128	1
      0017F8 00 00r0CrB4          15841 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)
      0017FC 00 00r0CrBC          15842 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      001800 00 02                15843 	.dw	2
      001802 78                   15844 	.db	120
      001803 01                   15845 	.sleb128	1
      001804 00 00 00 00          15846 	.dw	0,0
      001808 00 00 00 00          15847 	.dw	0,0
      00180C 00 00r0Cr9C          15848 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      001810 00 00r0CrB4          15849 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$887)
      001814 00 02                15850 	.dw	2
      001816 78                   15851 	.db	120
      001817 01                   15852 	.sleb128	1
      001818 00 00r0Cr97          15853 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      00181C 00 00r0Cr9C          15854 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      001820 00 02                15855 	.dw	2
      001822 78                   15856 	.db	120
      001823 07                   15857 	.sleb128	7
      001824 00 00r0Cr95          15858 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      001828 00 00r0Cr97          15859 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      00182C 00 02                15860 	.dw	2
      00182E 78                   15861 	.db	120
      00182F 06                   15862 	.sleb128	6
      001830 00 00r0Cr93          15863 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      001834 00 00r0Cr95          15864 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      001838 00 02                15865 	.dw	2
      00183A 78                   15866 	.db	120
      00183B 05                   15867 	.sleb128	5
      00183C 00 00r0Cr91          15868 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      001840 00 00r0Cr93          15869 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      001844 00 02                15870 	.dw	2
      001846 78                   15871 	.db	120
      001847 03                   15872 	.sleb128	3
      001848 00 00r0Cr8F          15873 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      00184C 00 00r0Cr91          15874 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      001850 00 02                15875 	.dw	2
      001852 78                   15876 	.db	120
      001853 02                   15877 	.sleb128	2
      001854 00 00r0Cr8D          15878 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      001858 00 00r0Cr8F          15879 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      00185C 00 02                15880 	.dw	2
      00185E 78                   15881 	.db	120
      00185F 01                   15882 	.sleb128	1
      001860 00 00r0Cr7E          15883 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)
      001864 00 00r0Cr8D          15884 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      001868 00 02                15885 	.dw	2
      00186A 78                   15886 	.db	120
      00186B 01                   15887 	.sleb128	1
      00186C 00 00 00 00          15888 	.dw	0,0
      001870 00 00 00 00          15889 	.dw	0,0
      001874 00 00r0Cr66          15890 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      001878 00 00r0Cr7E          15891 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$866)
      00187C 00 02                15892 	.dw	2
      00187E 78                   15893 	.db	120
      00187F 01                   15894 	.sleb128	1
      001880 00 00r0Cr61          15895 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      001884 00 00r0Cr66          15896 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      001888 00 02                15897 	.dw	2
      00188A 78                   15898 	.db	120
      00188B 07                   15899 	.sleb128	7
      00188C 00 00r0Cr5F          15900 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      001890 00 00r0Cr61          15901 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      001894 00 02                15902 	.dw	2
      001896 78                   15903 	.db	120
      001897 06                   15904 	.sleb128	6
      001898 00 00r0Cr5D          15905 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      00189C 00 00r0Cr5F          15906 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      0018A0 00 02                15907 	.dw	2
      0018A2 78                   15908 	.db	120
      0018A3 05                   15909 	.sleb128	5
      0018A4 00 00r0Cr5B          15910 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      0018A8 00 00r0Cr5D          15911 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      0018AC 00 02                15912 	.dw	2
      0018AE 78                   15913 	.db	120
      0018AF 03                   15914 	.sleb128	3
      0018B0 00 00r0Cr59          15915 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      0018B4 00 00r0Cr5B          15916 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      0018B8 00 02                15917 	.dw	2
      0018BA 78                   15918 	.db	120
      0018BB 02                   15919 	.sleb128	2
      0018BC 00 00r0Cr57          15920 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      0018C0 00 00r0Cr59          15921 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      0018C4 00 02                15922 	.dw	2
      0018C6 78                   15923 	.db	120
      0018C7 01                   15924 	.sleb128	1
      0018C8 00 00r0Cr48          15925 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)
      0018CC 00 00r0Cr57          15926 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      0018D0 00 02                15927 	.dw	2
      0018D2 78                   15928 	.db	120
      0018D3 01                   15929 	.sleb128	1
      0018D4 00 00 00 00          15930 	.dw	0,0
      0018D8 00 00 00 00          15931 	.dw	0,0
      0018DC 00 00r0Cr30          15932 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      0018E0 00 00r0Cr48          15933 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$845)
      0018E4 00 02                15934 	.dw	2
      0018E6 78                   15935 	.db	120
      0018E7 01                   15936 	.sleb128	1
      0018E8 00 00r0Cr2B          15937 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      0018EC 00 00r0Cr30          15938 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      0018F0 00 02                15939 	.dw	2
      0018F2 78                   15940 	.db	120
      0018F3 07                   15941 	.sleb128	7
      0018F4 00 00r0Cr29          15942 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      0018F8 00 00r0Cr2B          15943 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      0018FC 00 02                15944 	.dw	2
      0018FE 78                   15945 	.db	120
      0018FF 06                   15946 	.sleb128	6
      001900 00 00r0Cr27          15947 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      001904 00 00r0Cr29          15948 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      001908 00 02                15949 	.dw	2
      00190A 78                   15950 	.db	120
      00190B 05                   15951 	.sleb128	5
      00190C 00 00r0Cr25          15952 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      001910 00 00r0Cr27          15953 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      001914 00 02                15954 	.dw	2
      001916 78                   15955 	.db	120
      001917 03                   15956 	.sleb128	3
      001918 00 00r0Cr23          15957 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      00191C 00 00r0Cr25          15958 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      001920 00 02                15959 	.dw	2
      001922 78                   15960 	.db	120
      001923 02                   15961 	.sleb128	2
      001924 00 00r0Cr21          15962 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      001928 00 00r0Cr23          15963 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      00192C 00 02                15964 	.dw	2
      00192E 78                   15965 	.db	120
      00192F 01                   15966 	.sleb128	1
      001930 00 00r0Cr12          15967 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)
      001934 00 00r0Cr21          15968 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      001938 00 02                15969 	.dw	2
      00193A 78                   15970 	.db	120
      00193B 01                   15971 	.sleb128	1
      00193C 00 00 00 00          15972 	.dw	0,0
      001940 00 00 00 00          15973 	.dw	0,0
      001944 00 00r0Cr07          15974 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      001948 00 00r0Cr12          15975 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$824)
      00194C 00 02                15976 	.dw	2
      00194E 78                   15977 	.db	120
      00194F 01                   15978 	.sleb128	1
      001950 00 00r0Cr02          15979 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      001954 00 00r0Cr07          15980 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      001958 00 02                15981 	.dw	2
      00195A 78                   15982 	.db	120
      00195B 07                   15983 	.sleb128	7
      00195C 00 00r0Cr00          15984 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      001960 00 00r0Cr02          15985 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      001964 00 02                15986 	.dw	2
      001966 78                   15987 	.db	120
      001967 06                   15988 	.sleb128	6
      001968 00 00r0BrFE          15989 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      00196C 00 00r0Cr00          15990 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      001970 00 02                15991 	.dw	2
      001972 78                   15992 	.db	120
      001973 05                   15993 	.sleb128	5
      001974 00 00r0BrFC          15994 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      001978 00 00r0BrFE          15995 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      00197C 00 02                15996 	.dw	2
      00197E 78                   15997 	.db	120
      00197F 03                   15998 	.sleb128	3
      001980 00 00r0BrFA          15999 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      001984 00 00r0BrFC          16000 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      001988 00 02                16001 	.dw	2
      00198A 78                   16002 	.db	120
      00198B 02                   16003 	.sleb128	2
      00198C 00 00r0BrF1          16004 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      001990 00 00r0BrFA          16005 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      001994 00 02                16006 	.dw	2
      001996 78                   16007 	.db	120
      001997 01                   16008 	.sleb128	1
      001998 00 00r0BrE8          16009 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      00199C 00 00r0BrF1          16010 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      0019A0 00 02                16011 	.dw	2
      0019A2 78                   16012 	.db	120
      0019A3 01                   16013 	.sleb128	1
      0019A4 00 00r0BrDF          16014 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      0019A8 00 00r0BrE8          16015 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      0019AC 00 02                16016 	.dw	2
      0019AE 78                   16017 	.db	120
      0019AF 01                   16018 	.sleb128	1
      0019B0 00 00r0BrD6          16019 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      0019B4 00 00r0BrDF          16020 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      0019B8 00 02                16021 	.dw	2
      0019BA 78                   16022 	.db	120
      0019BB 01                   16023 	.sleb128	1
      0019BC 00 00r0BrCD          16024 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      0019C0 00 00r0BrD6          16025 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      0019C4 00 02                16026 	.dw	2
      0019C6 78                   16027 	.db	120
      0019C7 01                   16028 	.sleb128	1
      0019C8 00 00r0BrC4          16029 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)
      0019CC 00 00r0BrCD          16030 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      0019D0 00 02                16031 	.dw	2
      0019D2 78                   16032 	.db	120
      0019D3 01                   16033 	.sleb128	1
      0019D4 00 00 00 00          16034 	.dw	0,0
      0019D8 00 00 00 00          16035 	.dw	0,0
      0019DC 00 00r0BrC3          16036 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      0019E0 00 00r0BrC4          16037 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$806)
      0019E4 00 02                16038 	.dw	2
      0019E6 78                   16039 	.db	120
      0019E7 01                   16040 	.sleb128	1
      0019E8 00 00r0BrBA          16041 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      0019EC 00 00r0BrC3          16042 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      0019F0 00 02                16043 	.dw	2
      0019F2 78                   16044 	.db	120
      0019F3 02                   16045 	.sleb128	2
      0019F4 00 00r0BrB6          16046 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      0019F8 00 00r0BrBA          16047 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      0019FC 00 02                16048 	.dw	2
      0019FE 78                   16049 	.db	120
      0019FF 03                   16050 	.sleb128	3
      001A00 00 00r0BrB3          16051 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      001A04 00 00r0BrB6          16052 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      001A08 00 02                16053 	.dw	2
      001A0A 78                   16054 	.db	120
      001A0B 02                   16055 	.sleb128	2
      001A0C 00 00r0BrAE          16056 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      001A10 00 00r0BrB3          16057 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      001A14 00 02                16058 	.dw	2
      001A16 78                   16059 	.db	120
      001A17 05                   16060 	.sleb128	5
      001A18 00 00r0BrAB          16061 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      001A1C 00 00r0BrAE          16062 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      001A20 00 02                16063 	.dw	2
      001A22 78                   16064 	.db	120
      001A23 04                   16065 	.sleb128	4
      001A24 00 00r0BrA9          16066 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      001A28 00 00r0BrAB          16067 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      001A2C 00 02                16068 	.dw	2
      001A2E 78                   16069 	.db	120
      001A2F 03                   16070 	.sleb128	3
      001A30 00 00r0BrA3          16071 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      001A34 00 00r0BrA9          16072 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      001A38 00 02                16073 	.dw	2
      001A3A 78                   16074 	.db	120
      001A3B 02                   16075 	.sleb128	2
      001A3C 00 00r0Br9E          16076 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      001A40 00 00r0BrA3          16077 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      001A44 00 02                16078 	.dw	2
      001A46 78                   16079 	.db	120
      001A47 05                   16080 	.sleb128	5
      001A48 00 00r0Br9B          16081 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      001A4C 00 00r0Br9E          16082 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      001A50 00 02                16083 	.dw	2
      001A52 78                   16084 	.db	120
      001A53 04                   16085 	.sleb128	4
      001A54 00 00r0Br99          16086 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      001A58 00 00r0Br9B          16087 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      001A5C 00 02                16088 	.dw	2
      001A5E 78                   16089 	.db	120
      001A5F 03                   16090 	.sleb128	3
      001A60 00 00r0Br8E          16091 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      001A64 00 00r0Br99          16092 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      001A68 00 02                16093 	.dw	2
      001A6A 78                   16094 	.db	120
      001A6B 02                   16095 	.sleb128	2
      001A6C 00 00r0Br89          16096 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      001A70 00 00r0Br8E          16097 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      001A74 00 02                16098 	.dw	2
      001A76 78                   16099 	.db	120
      001A77 08                   16100 	.sleb128	8
      001A78 00 00r0Br87          16101 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      001A7C 00 00r0Br89          16102 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      001A80 00 02                16103 	.dw	2
      001A82 78                   16104 	.db	120
      001A83 07                   16105 	.sleb128	7
      001A84 00 00r0Br85          16106 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      001A88 00 00r0Br87          16107 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      001A8C 00 02                16108 	.dw	2
      001A8E 78                   16109 	.db	120
      001A8F 06                   16110 	.sleb128	6
      001A90 00 00r0Br83          16111 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      001A94 00 00r0Br85          16112 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      001A98 00 02                16113 	.dw	2
      001A9A 78                   16114 	.db	120
      001A9B 04                   16115 	.sleb128	4
      001A9C 00 00r0Br81          16116 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      001AA0 00 00r0Br83          16117 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      001AA4 00 02                16118 	.dw	2
      001AA6 78                   16119 	.db	120
      001AA7 03                   16120 	.sleb128	3
      001AA8 00 00r0Br76          16121 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      001AAC 00 00r0Br81          16122 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      001AB0 00 02                16123 	.dw	2
      001AB2 78                   16124 	.db	120
      001AB3 02                   16125 	.sleb128	2
      001AB4 00 00r0Br71          16126 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      001AB8 00 00r0Br76          16127 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      001ABC 00 02                16128 	.dw	2
      001ABE 78                   16129 	.db	120
      001ABF 08                   16130 	.sleb128	8
      001AC0 00 00r0Br6F          16131 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      001AC4 00 00r0Br71          16132 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      001AC8 00 02                16133 	.dw	2
      001ACA 78                   16134 	.db	120
      001ACB 07                   16135 	.sleb128	7
      001ACC 00 00r0Br6D          16136 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      001AD0 00 00r0Br6F          16137 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      001AD4 00 02                16138 	.dw	2
      001AD6 78                   16139 	.db	120
      001AD7 06                   16140 	.sleb128	6
      001AD8 00 00r0Br6B          16141 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      001ADC 00 00r0Br6D          16142 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      001AE0 00 02                16143 	.dw	2
      001AE2 78                   16144 	.db	120
      001AE3 04                   16145 	.sleb128	4
      001AE4 00 00r0Br69          16146 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      001AE8 00 00r0Br6B          16147 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      001AEC 00 02                16148 	.dw	2
      001AEE 78                   16149 	.db	120
      001AEF 03                   16150 	.sleb128	3
      001AF0 00 00r0Br67          16151 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      001AF4 00 00r0Br69          16152 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      001AF8 00 02                16153 	.dw	2
      001AFA 78                   16154 	.db	120
      001AFB 02                   16155 	.sleb128	2
      001AFC 00 00r0Br58          16156 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      001B00 00 00r0Br67          16157 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      001B04 00 02                16158 	.dw	2
      001B06 78                   16159 	.db	120
      001B07 02                   16160 	.sleb128	2
      001B08 00 00r0Br53          16161 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      001B0C 00 00r0Br58          16162 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      001B10 00 02                16163 	.dw	2
      001B12 78                   16164 	.db	120
      001B13 08                   16165 	.sleb128	8
      001B14 00 00r0Br51          16166 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      001B18 00 00r0Br53          16167 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      001B1C 00 02                16168 	.dw	2
      001B1E 78                   16169 	.db	120
      001B1F 07                   16170 	.sleb128	7
      001B20 00 00r0Br4F          16171 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      001B24 00 00r0Br51          16172 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      001B28 00 02                16173 	.dw	2
      001B2A 78                   16174 	.db	120
      001B2B 06                   16175 	.sleb128	6
      001B2C 00 00r0Br4D          16176 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      001B30 00 00r0Br4F          16177 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      001B34 00 02                16178 	.dw	2
      001B36 78                   16179 	.db	120
      001B37 04                   16180 	.sleb128	4
      001B38 00 00r0Br4B          16181 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      001B3C 00 00r0Br4D          16182 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      001B40 00 02                16183 	.dw	2
      001B42 78                   16184 	.db	120
      001B43 03                   16185 	.sleb128	3
      001B44 00 00r0Br49          16186 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      001B48 00 00r0Br4B          16187 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      001B4C 00 02                16188 	.dw	2
      001B4E 78                   16189 	.db	120
      001B4F 02                   16190 	.sleb128	2
      001B50 00 00r0Br39          16191 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      001B54 00 00r0Br49          16192 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      001B58 00 02                16193 	.dw	2
      001B5A 78                   16194 	.db	120
      001B5B 02                   16195 	.sleb128	2
      001B5C 00 00r0Br30          16196 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      001B60 00 00r0Br39          16197 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      001B64 00 02                16198 	.dw	2
      001B66 78                   16199 	.db	120
      001B67 02                   16200 	.sleb128	2
      001B68 00 00r0Br21          16201 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      001B6C 00 00r0Br30          16202 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      001B70 00 02                16203 	.dw	2
      001B72 78                   16204 	.db	120
      001B73 02                   16205 	.sleb128	2
      001B74 00 00r0Br20          16206 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)
      001B78 00 00r0Br21          16207 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      001B7C 00 02                16208 	.dw	2
      001B7E 78                   16209 	.db	120
      001B7F 01                   16210 	.sleb128	1
      001B80 00 00 00 00          16211 	.dw	0,0
      001B84 00 00 00 00          16212 	.dw	0,0
      001B88 00 00r0Br1F          16213 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      001B8C 00 00r0Br20          16214 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$755)
      001B90 00 02                16215 	.dw	2
      001B92 78                   16216 	.db	120
      001B93 01                   16217 	.sleb128	1
      001B94 00 00r0Br0E          16218 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      001B98 00 00r0Br1F          16219 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      001B9C 00 02                16220 	.dw	2
      001B9E 78                   16221 	.db	120
      001B9F 02                   16222 	.sleb128	2
      001BA0 00 00r0Br09          16223 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      001BA4 00 00r0Br0E          16224 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      001BA8 00 02                16225 	.dw	2
      001BAA 78                   16226 	.db	120
      001BAB 08                   16227 	.sleb128	8
      001BAC 00 00r0Br07          16228 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      001BB0 00 00r0Br09          16229 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      001BB4 00 02                16230 	.dw	2
      001BB6 78                   16231 	.db	120
      001BB7 07                   16232 	.sleb128	7
      001BB8 00 00r0Br05          16233 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      001BBC 00 00r0Br07          16234 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      001BC0 00 02                16235 	.dw	2
      001BC2 78                   16236 	.db	120
      001BC3 06                   16237 	.sleb128	6
      001BC4 00 00r0Br03          16238 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      001BC8 00 00r0Br05          16239 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      001BCC 00 02                16240 	.dw	2
      001BCE 78                   16241 	.db	120
      001BCF 04                   16242 	.sleb128	4
      001BD0 00 00r0Br01          16243 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      001BD4 00 00r0Br03          16244 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      001BD8 00 02                16245 	.dw	2
      001BDA 78                   16246 	.db	120
      001BDB 03                   16247 	.sleb128	3
      001BDC 00 00r0ArF6          16248 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      001BE0 00 00r0Br01          16249 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      001BE4 00 02                16250 	.dw	2
      001BE6 78                   16251 	.db	120
      001BE7 02                   16252 	.sleb128	2
      001BE8 00 00r0ArF5          16253 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)
      001BEC 00 00r0ArF6          16254 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      001BF0 00 02                16255 	.dw	2
      001BF2 78                   16256 	.db	120
      001BF3 01                   16257 	.sleb128	1
      001BF4 00 00 00 00          16258 	.dw	0,0
      001BF8 00 00 00 00          16259 	.dw	0,0
      001BFC 00 00r0ArEC          16260 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      001C00 00 00r0ArF5          16261 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$739)
      001C04 00 02                16262 	.dw	2
      001C06 78                   16263 	.db	120
      001C07 01                   16264 	.sleb128	1
      001C08 00 00r0ArE7          16265 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      001C0C 00 00r0ArEC          16266 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      001C10 00 02                16267 	.dw	2
      001C12 78                   16268 	.db	120
      001C13 04                   16269 	.sleb128	4
      001C14 00 00r0ArE4          16270 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      001C18 00 00r0ArE7          16271 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      001C1C 00 02                16272 	.dw	2
      001C1E 78                   16273 	.db	120
      001C1F 03                   16274 	.sleb128	3
      001C20 00 00r0ArE1          16275 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      001C24 00 00r0ArE4          16276 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      001C28 00 02                16277 	.dw	2
      001C2A 78                   16278 	.db	120
      001C2B 02                   16279 	.sleb128	2
      001C2C 00 00r0ArDE          16280 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      001C30 00 00r0ArE1          16281 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      001C34 00 02                16282 	.dw	2
      001C36 78                   16283 	.db	120
      001C37 01                   16284 	.sleb128	1
      001C38 00 00r0ArD9          16285 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      001C3C 00 00r0ArDE          16286 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      001C40 00 02                16287 	.dw	2
      001C42 78                   16288 	.db	120
      001C43 07                   16289 	.sleb128	7
      001C44 00 00r0ArD7          16290 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      001C48 00 00r0ArD9          16291 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      001C4C 00 02                16292 	.dw	2
      001C4E 78                   16293 	.db	120
      001C4F 06                   16294 	.sleb128	6
      001C50 00 00r0ArD5          16295 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      001C54 00 00r0ArD7          16296 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      001C58 00 02                16297 	.dw	2
      001C5A 78                   16298 	.db	120
      001C5B 05                   16299 	.sleb128	5
      001C5C 00 00r0ArD3          16300 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      001C60 00 00r0ArD5          16301 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      001C64 00 02                16302 	.dw	2
      001C66 78                   16303 	.db	120
      001C67 03                   16304 	.sleb128	3
      001C68 00 00r0ArD1          16305 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      001C6C 00 00r0ArD3          16306 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      001C70 00 02                16307 	.dw	2
      001C72 78                   16308 	.db	120
      001C73 02                   16309 	.sleb128	2
      001C74 00 00r0ArC8          16310 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      001C78 00 00r0ArD1          16311 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      001C7C 00 02                16312 	.dw	2
      001C7E 78                   16313 	.db	120
      001C7F 01                   16314 	.sleb128	1
      001C80 00 00r0ArBF          16315 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      001C84 00 00r0ArC8          16316 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      001C88 00 02                16317 	.dw	2
      001C8A 78                   16318 	.db	120
      001C8B 01                   16319 	.sleb128	1
      001C8C 00 00r0ArBA          16320 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      001C90 00 00r0ArBF          16321 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      001C94 00 02                16322 	.dw	2
      001C96 78                   16323 	.db	120
      001C97 07                   16324 	.sleb128	7
      001C98 00 00r0ArB8          16325 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      001C9C 00 00r0ArBA          16326 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      001CA0 00 02                16327 	.dw	2
      001CA2 78                   16328 	.db	120
      001CA3 06                   16329 	.sleb128	6
      001CA4 00 00r0ArB6          16330 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      001CA8 00 00r0ArB8          16331 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      001CAC 00 02                16332 	.dw	2
      001CAE 78                   16333 	.db	120
      001CAF 05                   16334 	.sleb128	5
      001CB0 00 00r0ArB4          16335 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      001CB4 00 00r0ArB6          16336 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      001CB8 00 02                16337 	.dw	2
      001CBA 78                   16338 	.db	120
      001CBB 03                   16339 	.sleb128	3
      001CBC 00 00r0ArB2          16340 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      001CC0 00 00r0ArB4          16341 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      001CC4 00 02                16342 	.dw	2
      001CC6 78                   16343 	.db	120
      001CC7 02                   16344 	.sleb128	2
      001CC8 00 00r0ArB0          16345 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      001CCC 00 00r0ArB2          16346 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      001CD0 00 02                16347 	.dw	2
      001CD2 78                   16348 	.db	120
      001CD3 01                   16349 	.sleb128	1
      001CD4 00 00r0ArA7          16350 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      001CD8 00 00r0ArB0          16351 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      001CDC 00 02                16352 	.dw	2
      001CDE 78                   16353 	.db	120
      001CDF 01                   16354 	.sleb128	1
      001CE0 00 00r0Ar9E          16355 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      001CE4 00 00r0ArA7          16356 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      001CE8 00 02                16357 	.dw	2
      001CEA 78                   16358 	.db	120
      001CEB 01                   16359 	.sleb128	1
      001CEC 00 00r0Ar8E          16360 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)
      001CF0 00 00r0Ar9E          16361 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      001CF4 00 02                16362 	.dw	2
      001CF6 78                   16363 	.db	120
      001CF7 01                   16364 	.sleb128	1
      001CF8 00 00 00 00          16365 	.dw	0,0
      001CFC 00 00 00 00          16366 	.dw	0,0
      001D00 00 00r0Ar83          16367 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      001D04 00 00r0Ar8E          16368 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$710)
      001D08 00 02                16369 	.dw	2
      001D0A 78                   16370 	.db	120
      001D0B 01                   16371 	.sleb128	1
      001D0C 00 00r0Ar7E          16372 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      001D10 00 00r0Ar83          16373 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      001D14 00 02                16374 	.dw	2
      001D16 78                   16375 	.db	120
      001D17 04                   16376 	.sleb128	4
      001D18 00 00r0Ar7B          16377 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      001D1C 00 00r0Ar7E          16378 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      001D20 00 02                16379 	.dw	2
      001D22 78                   16380 	.db	120
      001D23 03                   16381 	.sleb128	3
      001D24 00 00r0Ar78          16382 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      001D28 00 00r0Ar7B          16383 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      001D2C 00 02                16384 	.dw	2
      001D2E 78                   16385 	.db	120
      001D2F 02                   16386 	.sleb128	2
      001D30 00 00r0Ar75          16387 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      001D34 00 00r0Ar78          16388 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      001D38 00 02                16389 	.dw	2
      001D3A 78                   16390 	.db	120
      001D3B 01                   16391 	.sleb128	1
      001D3C 00 00r0Ar70          16392 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      001D40 00 00r0Ar75          16393 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      001D44 00 02                16394 	.dw	2
      001D46 78                   16395 	.db	120
      001D47 07                   16396 	.sleb128	7
      001D48 00 00r0Ar6E          16397 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      001D4C 00 00r0Ar70          16398 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      001D50 00 02                16399 	.dw	2
      001D52 78                   16400 	.db	120
      001D53 06                   16401 	.sleb128	6
      001D54 00 00r0Ar6C          16402 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      001D58 00 00r0Ar6E          16403 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      001D5C 00 02                16404 	.dw	2
      001D5E 78                   16405 	.db	120
      001D5F 05                   16406 	.sleb128	5
      001D60 00 00r0Ar6A          16407 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      001D64 00 00r0Ar6C          16408 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      001D68 00 02                16409 	.dw	2
      001D6A 78                   16410 	.db	120
      001D6B 03                   16411 	.sleb128	3
      001D6C 00 00r0Ar68          16412 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      001D70 00 00r0Ar6A          16413 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      001D74 00 02                16414 	.dw	2
      001D76 78                   16415 	.db	120
      001D77 02                   16416 	.sleb128	2
      001D78 00 00r0Ar5F          16417 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      001D7C 00 00r0Ar68          16418 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      001D80 00 02                16419 	.dw	2
      001D82 78                   16420 	.db	120
      001D83 01                   16421 	.sleb128	1
      001D84 00 00r0Ar56          16422 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      001D88 00 00r0Ar5F          16423 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      001D8C 00 02                16424 	.dw	2
      001D8E 78                   16425 	.db	120
      001D8F 01                   16426 	.sleb128	1
      001D90 00 00r0Ar51          16427 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      001D94 00 00r0Ar56          16428 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      001D98 00 02                16429 	.dw	2
      001D9A 78                   16430 	.db	120
      001D9B 07                   16431 	.sleb128	7
      001D9C 00 00r0Ar4F          16432 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      001DA0 00 00r0Ar51          16433 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      001DA4 00 02                16434 	.dw	2
      001DA6 78                   16435 	.db	120
      001DA7 06                   16436 	.sleb128	6
      001DA8 00 00r0Ar4D          16437 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      001DAC 00 00r0Ar4F          16438 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      001DB0 00 02                16439 	.dw	2
      001DB2 78                   16440 	.db	120
      001DB3 05                   16441 	.sleb128	5
      001DB4 00 00r0Ar4B          16442 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      001DB8 00 00r0Ar4D          16443 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      001DBC 00 02                16444 	.dw	2
      001DBE 78                   16445 	.db	120
      001DBF 03                   16446 	.sleb128	3
      001DC0 00 00r0Ar49          16447 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      001DC4 00 00r0Ar4B          16448 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      001DC8 00 02                16449 	.dw	2
      001DCA 78                   16450 	.db	120
      001DCB 02                   16451 	.sleb128	2
      001DCC 00 00r0Ar47          16452 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      001DD0 00 00r0Ar49          16453 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      001DD4 00 02                16454 	.dw	2
      001DD6 78                   16455 	.db	120
      001DD7 01                   16456 	.sleb128	1
      001DD8 00 00r0Ar3E          16457 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      001DDC 00 00r0Ar47          16458 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      001DE0 00 02                16459 	.dw	2
      001DE2 78                   16460 	.db	120
      001DE3 01                   16461 	.sleb128	1
      001DE4 00 00r0Ar35          16462 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      001DE8 00 00r0Ar3E          16463 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      001DEC 00 02                16464 	.dw	2
      001DEE 78                   16465 	.db	120
      001DEF 01                   16466 	.sleb128	1
      001DF0 00 00r0Ar25          16467 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)
      001DF4 00 00r0Ar35          16468 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      001DF8 00 02                16469 	.dw	2
      001DFA 78                   16470 	.db	120
      001DFB 01                   16471 	.sleb128	1
      001DFC 00 00 00 00          16472 	.dw	0,0
      001E00 00 00 00 00          16473 	.dw	0,0
      001E04 00 00r0Ar1C          16474 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)
      001E08 00 00r0Ar25          16475 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$681)
      001E0C 00 02                16476 	.dw	2
      001E0E 78                   16477 	.db	120
      001E0F 01                   16478 	.sleb128	1
      001E10 00 00 00 00          16479 	.dw	0,0
      001E14 00 00 00 00          16480 	.dw	0,0
      001E18 00 00r0Ar1B          16481 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      001E1C 00 00r0Ar1C          16482 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$675)
      001E20 00 02                16483 	.dw	2
      001E22 78                   16484 	.db	120
      001E23 01                   16485 	.sleb128	1
      001E24 00 00r0Ar15          16486 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      001E28 00 00r0Ar1B          16487 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      001E2C 00 02                16488 	.dw	2
      001E2E 78                   16489 	.db	120
      001E2F 02                   16490 	.sleb128	2
      001E30 00 00r0Ar0F          16491 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      001E34 00 00r0Ar15          16492 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      001E38 00 02                16493 	.dw	2
      001E3A 78                   16494 	.db	120
      001E3B 03                   16495 	.sleb128	3
      001E3C 00 00r09rFC          16496 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      001E40 00 00r0Ar0F          16497 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      001E44 00 02                16498 	.dw	2
      001E46 78                   16499 	.db	120
      001E47 02                   16500 	.sleb128	2
      001E48 00 00r09rF7          16501 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      001E4C 00 00r09rFC          16502 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      001E50 00 02                16503 	.dw	2
      001E52 78                   16504 	.db	120
      001E53 08                   16505 	.sleb128	8
      001E54 00 00r09rF5          16506 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      001E58 00 00r09rF7          16507 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      001E5C 00 02                16508 	.dw	2
      001E5E 78                   16509 	.db	120
      001E5F 07                   16510 	.sleb128	7
      001E60 00 00r09rF3          16511 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      001E64 00 00r09rF5          16512 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      001E68 00 02                16513 	.dw	2
      001E6A 78                   16514 	.db	120
      001E6B 06                   16515 	.sleb128	6
      001E6C 00 00r09rF1          16516 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      001E70 00 00r09rF3          16517 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      001E74 00 02                16518 	.dw	2
      001E76 78                   16519 	.db	120
      001E77 04                   16520 	.sleb128	4
      001E78 00 00r09rEF          16521 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      001E7C 00 00r09rF1          16522 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      001E80 00 02                16523 	.dw	2
      001E82 78                   16524 	.db	120
      001E83 03                   16525 	.sleb128	3
      001E84 00 00r09rED          16526 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      001E88 00 00r09rEF          16527 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      001E8C 00 02                16528 	.dw	2
      001E8E 78                   16529 	.db	120
      001E8F 02                   16530 	.sleb128	2
      001E90 00 00r09rDE          16531 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      001E94 00 00r09rED          16532 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      001E98 00 02                16533 	.dw	2
      001E9A 78                   16534 	.db	120
      001E9B 02                   16535 	.sleb128	2
      001E9C 00 00r09rD9          16536 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      001EA0 00 00r09rDE          16537 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      001EA4 00 02                16538 	.dw	2
      001EA6 78                   16539 	.db	120
      001EA7 08                   16540 	.sleb128	8
      001EA8 00 00r09rD7          16541 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      001EAC 00 00r09rD9          16542 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      001EB0 00 02                16543 	.dw	2
      001EB2 78                   16544 	.db	120
      001EB3 07                   16545 	.sleb128	7
      001EB4 00 00r09rD5          16546 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      001EB8 00 00r09rD7          16547 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      001EBC 00 02                16548 	.dw	2
      001EBE 78                   16549 	.db	120
      001EBF 06                   16550 	.sleb128	6
      001EC0 00 00r09rD3          16551 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      001EC4 00 00r09rD5          16552 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      001EC8 00 02                16553 	.dw	2
      001ECA 78                   16554 	.db	120
      001ECB 04                   16555 	.sleb128	4
      001ECC 00 00r09rD1          16556 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      001ED0 00 00r09rD3          16557 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      001ED4 00 02                16558 	.dw	2
      001ED6 78                   16559 	.db	120
      001ED7 03                   16560 	.sleb128	3
      001ED8 00 00r09rC8          16561 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      001EDC 00 00r09rD1          16562 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      001EE0 00 02                16563 	.dw	2
      001EE2 78                   16564 	.db	120
      001EE3 02                   16565 	.sleb128	2
      001EE4 00 00r09rC7          16566 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)
      001EE8 00 00r09rC8          16567 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      001EEC 00 02                16568 	.dw	2
      001EEE 78                   16569 	.db	120
      001EEF 01                   16570 	.sleb128	1
      001EF0 00 00 00 00          16571 	.dw	0,0
      001EF4 00 00 00 00          16572 	.dw	0,0
      001EF8 00 00r09rAF          16573 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      001EFC 00 00r09rC7          16574 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$643)
      001F00 00 02                16575 	.dw	2
      001F02 78                   16576 	.db	120
      001F03 01                   16577 	.sleb128	1
      001F04 00 00r09rAA          16578 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      001F08 00 00r09rAF          16579 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      001F0C 00 02                16580 	.dw	2
      001F0E 78                   16581 	.db	120
      001F0F 07                   16582 	.sleb128	7
      001F10 00 00r09rA8          16583 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      001F14 00 00r09rAA          16584 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      001F18 00 02                16585 	.dw	2
      001F1A 78                   16586 	.db	120
      001F1B 06                   16587 	.sleb128	6
      001F1C 00 00r09rA6          16588 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      001F20 00 00r09rA8          16589 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      001F24 00 02                16590 	.dw	2
      001F26 78                   16591 	.db	120
      001F27 05                   16592 	.sleb128	5
      001F28 00 00r09rA4          16593 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      001F2C 00 00r09rA6          16594 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      001F30 00 02                16595 	.dw	2
      001F32 78                   16596 	.db	120
      001F33 03                   16597 	.sleb128	3
      001F34 00 00r09rA2          16598 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      001F38 00 00r09rA4          16599 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      001F3C 00 02                16600 	.dw	2
      001F3E 78                   16601 	.db	120
      001F3F 02                   16602 	.sleb128	2
      001F40 00 00r09rA0          16603 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      001F44 00 00r09rA2          16604 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      001F48 00 02                16605 	.dw	2
      001F4A 78                   16606 	.db	120
      001F4B 01                   16607 	.sleb128	1
      001F4C 00 00r09r91          16608 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)
      001F50 00 00r09rA0          16609 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      001F54 00 02                16610 	.dw	2
      001F56 78                   16611 	.db	120
      001F57 01                   16612 	.sleb128	1
      001F58 00 00 00 00          16613 	.dw	0,0
      001F5C 00 00 00 00          16614 	.dw	0,0
      001F60 00 00r09r79          16615 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      001F64 00 00r09r91          16616 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$622)
      001F68 00 02                16617 	.dw	2
      001F6A 78                   16618 	.db	120
      001F6B 01                   16619 	.sleb128	1
      001F6C 00 00r09r74          16620 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      001F70 00 00r09r79          16621 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      001F74 00 02                16622 	.dw	2
      001F76 78                   16623 	.db	120
      001F77 07                   16624 	.sleb128	7
      001F78 00 00r09r72          16625 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      001F7C 00 00r09r74          16626 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      001F80 00 02                16627 	.dw	2
      001F82 78                   16628 	.db	120
      001F83 06                   16629 	.sleb128	6
      001F84 00 00r09r70          16630 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      001F88 00 00r09r72          16631 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      001F8C 00 02                16632 	.dw	2
      001F8E 78                   16633 	.db	120
      001F8F 05                   16634 	.sleb128	5
      001F90 00 00r09r6E          16635 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      001F94 00 00r09r70          16636 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      001F98 00 02                16637 	.dw	2
      001F9A 78                   16638 	.db	120
      001F9B 03                   16639 	.sleb128	3
      001F9C 00 00r09r6C          16640 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      001FA0 00 00r09r6E          16641 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      001FA4 00 02                16642 	.dw	2
      001FA6 78                   16643 	.db	120
      001FA7 02                   16644 	.sleb128	2
      001FA8 00 00r09r6A          16645 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      001FAC 00 00r09r6C          16646 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      001FB0 00 02                16647 	.dw	2
      001FB2 78                   16648 	.db	120
      001FB3 01                   16649 	.sleb128	1
      001FB4 00 00r09r5B          16650 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)
      001FB8 00 00r09r6A          16651 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      001FBC 00 02                16652 	.dw	2
      001FBE 78                   16653 	.db	120
      001FBF 01                   16654 	.sleb128	1
      001FC0 00 00 00 00          16655 	.dw	0,0
      001FC4 00 00 00 00          16656 	.dw	0,0
      001FC8 00 00r09r5A          16657 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      001FCC 00 00r09r5B          16658 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$601)
      001FD0 00 02                16659 	.dw	2
      001FD2 78                   16660 	.db	120
      001FD3 01                   16661 	.sleb128	1
      001FD4 00 00r09r59          16662 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      001FD8 00 00r09r5A          16663 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      001FDC 00 02                16664 	.dw	2
      001FDE 78                   16665 	.db	120
      001FDF 03                   16666 	.sleb128	3
      001FE0 00 00r09r55          16667 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      001FE4 00 00r09r59          16668 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      001FE8 00 02                16669 	.dw	2
      001FEA 78                   16670 	.db	120
      001FEB 04                   16671 	.sleb128	4
      001FEC 00 00r09r52          16672 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      001FF0 00 00r09r55          16673 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      001FF4 00 02                16674 	.dw	2
      001FF6 78                   16675 	.db	120
      001FF7 03                   16676 	.sleb128	3
      001FF8 00 00r09r4D          16677 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      001FFC 00 00r09r52          16678 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      002000 00 02                16679 	.dw	2
      002002 78                   16680 	.db	120
      002003 06                   16681 	.sleb128	6
      002004 00 00r09r4A          16682 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      002008 00 00r09r4D          16683 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      00200C 00 02                16684 	.dw	2
      00200E 78                   16685 	.db	120
      00200F 05                   16686 	.sleb128	5
      002010 00 00r09r47          16687 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      002014 00 00r09r4A          16688 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      002018 00 02                16689 	.dw	2
      00201A 78                   16690 	.db	120
      00201B 04                   16691 	.sleb128	4
      00201C 00 00r09r44          16692 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      002020 00 00r09r47          16693 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      002024 00 02                16694 	.dw	2
      002026 78                   16695 	.db	120
      002027 03                   16696 	.sleb128	3
      002028 00 00r09r40          16697 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      00202C 00 00r09r44          16698 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      002030 00 02                16699 	.dw	2
      002032 78                   16700 	.db	120
      002033 04                   16701 	.sleb128	4
      002034 00 00r09r3D          16702 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      002038 00 00r09r40          16703 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      00203C 00 02                16704 	.dw	2
      00203E 78                   16705 	.db	120
      00203F 03                   16706 	.sleb128	3
      002040 00 00r09r38          16707 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      002044 00 00r09r3D          16708 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      002048 00 02                16709 	.dw	2
      00204A 78                   16710 	.db	120
      00204B 06                   16711 	.sleb128	6
      00204C 00 00r09r35          16712 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      002050 00 00r09r38          16713 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      002054 00 02                16714 	.dw	2
      002056 78                   16715 	.db	120
      002057 05                   16716 	.sleb128	5
      002058 00 00r09r32          16717 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      00205C 00 00r09r35          16718 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      002060 00 02                16719 	.dw	2
      002062 78                   16720 	.db	120
      002063 04                   16721 	.sleb128	4
      002064 00 00r09r2C          16722 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      002068 00 00r09r32          16723 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      00206C 00 02                16724 	.dw	2
      00206E 78                   16725 	.db	120
      00206F 03                   16726 	.sleb128	3
      002070 00 00r09r28          16727 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      002074 00 00r09r2C          16728 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      002078 00 02                16729 	.dw	2
      00207A 78                   16730 	.db	120
      00207B 04                   16731 	.sleb128	4
      00207C 00 00r09r25          16732 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      002080 00 00r09r28          16733 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      002084 00 02                16734 	.dw	2
      002086 78                   16735 	.db	120
      002087 03                   16736 	.sleb128	3
      002088 00 00r09r20          16737 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      00208C 00 00r09r25          16738 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      002090 00 02                16739 	.dw	2
      002092 78                   16740 	.db	120
      002093 06                   16741 	.sleb128	6
      002094 00 00r09r1D          16742 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      002098 00 00r09r20          16743 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      00209C 00 02                16744 	.dw	2
      00209E 78                   16745 	.db	120
      00209F 05                   16746 	.sleb128	5
      0020A0 00 00r09r1A          16747 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      0020A4 00 00r09r1D          16748 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      0020A8 00 02                16749 	.dw	2
      0020AA 78                   16750 	.db	120
      0020AB 04                   16751 	.sleb128	4
      0020AC 00 00r09r17          16752 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      0020B0 00 00r09r1A          16753 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      0020B4 00 02                16754 	.dw	2
      0020B6 78                   16755 	.db	120
      0020B7 03                   16756 	.sleb128	3
      0020B8 00 00r09r13          16757 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      0020BC 00 00r09r17          16758 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      0020C0 00 02                16759 	.dw	2
      0020C2 78                   16760 	.db	120
      0020C3 04                   16761 	.sleb128	4
      0020C4 00 00r09r10          16762 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      0020C8 00 00r09r13          16763 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      0020CC 00 02                16764 	.dw	2
      0020CE 78                   16765 	.db	120
      0020CF 03                   16766 	.sleb128	3
      0020D0 00 00r09r0B          16767 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      0020D4 00 00r09r10          16768 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      0020D8 00 02                16769 	.dw	2
      0020DA 78                   16770 	.db	120
      0020DB 06                   16771 	.sleb128	6
      0020DC 00 00r09r08          16772 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      0020E0 00 00r09r0B          16773 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      0020E4 00 02                16774 	.dw	2
      0020E6 78                   16775 	.db	120
      0020E7 05                   16776 	.sleb128	5
      0020E8 00 00r09r05          16777 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      0020EC 00 00r09r08          16778 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      0020F0 00 02                16779 	.dw	2
      0020F2 78                   16780 	.db	120
      0020F3 04                   16781 	.sleb128	4
      0020F4 00 00r08rD8          16782 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      0020F8 00 00r09r05          16783 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      0020FC 00 02                16784 	.dw	2
      0020FE 78                   16785 	.db	120
      0020FF 03                   16786 	.sleb128	3
      002100 00 00r08rD3          16787 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      002104 00 00r08rD8          16788 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      002108 00 02                16789 	.dw	2
      00210A 78                   16790 	.db	120
      00210B 09                   16791 	.sleb128	9
      00210C 00 00r08rD1          16792 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      002110 00 00r08rD3          16793 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      002114 00 02                16794 	.dw	2
      002116 78                   16795 	.db	120
      002117 08                   16796 	.sleb128	8
      002118 00 00r08rCF          16797 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      00211C 00 00r08rD1          16798 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      002120 00 02                16799 	.dw	2
      002122 78                   16800 	.db	120
      002123 07                   16801 	.sleb128	7
      002124 00 00r08rCD          16802 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      002128 00 00r08rCF          16803 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      00212C 00 02                16804 	.dw	2
      00212E 78                   16805 	.db	120
      00212F 05                   16806 	.sleb128	5
      002130 00 00r08rCB          16807 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      002134 00 00r08rCD          16808 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      002138 00 02                16809 	.dw	2
      00213A 78                   16810 	.db	120
      00213B 04                   16811 	.sleb128	4
      00213C 00 00r08rC9          16812 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      002140 00 00r08rCB          16813 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      002144 00 02                16814 	.dw	2
      002146 78                   16815 	.db	120
      002147 03                   16816 	.sleb128	3
      002148 00 00r08rC0          16817 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      00214C 00 00r08rC9          16818 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      002150 00 02                16819 	.dw	2
      002152 78                   16820 	.db	120
      002153 03                   16821 	.sleb128	3
      002154 00 00r08rB7          16822 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      002158 00 00r08rC0          16823 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      00215C 00 02                16824 	.dw	2
      00215E 78                   16825 	.db	120
      00215F 03                   16826 	.sleb128	3
      002160 00 00r08rA7          16827 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      002164 00 00r08rB7          16828 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      002168 00 02                16829 	.dw	2
      00216A 78                   16830 	.db	120
      00216B 03                   16831 	.sleb128	3
      00216C 00 00r08rA2          16832 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      002170 00 00r08rA7          16833 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      002174 00 02                16834 	.dw	2
      002176 78                   16835 	.db	120
      002177 09                   16836 	.sleb128	9
      002178 00 00r08rA0          16837 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      00217C 00 00r08rA2          16838 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      002180 00 02                16839 	.dw	2
      002182 78                   16840 	.db	120
      002183 08                   16841 	.sleb128	8
      002184 00 00r08r9E          16842 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      002188 00 00r08rA0          16843 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      00218C 00 02                16844 	.dw	2
      00218E 78                   16845 	.db	120
      00218F 07                   16846 	.sleb128	7
      002190 00 00r08r9C          16847 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      002194 00 00r08r9E          16848 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      002198 00 02                16849 	.dw	2
      00219A 78                   16850 	.db	120
      00219B 05                   16851 	.sleb128	5
      00219C 00 00r08r9A          16852 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      0021A0 00 00r08r9C          16853 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      0021A4 00 02                16854 	.dw	2
      0021A6 78                   16855 	.db	120
      0021A7 04                   16856 	.sleb128	4
      0021A8 00 00r08r98          16857 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      0021AC 00 00r08r9A          16858 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      0021B0 00 02                16859 	.dw	2
      0021B2 78                   16860 	.db	120
      0021B3 03                   16861 	.sleb128	3
      0021B4 00 00r08r8F          16862 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      0021B8 00 00r08r98          16863 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      0021BC 00 02                16864 	.dw	2
      0021BE 78                   16865 	.db	120
      0021BF 03                   16866 	.sleb128	3
      0021C0 00 00r08r7F          16867 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      0021C4 00 00r08r8F          16868 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      0021C8 00 02                16869 	.dw	2
      0021CA 78                   16870 	.db	120
      0021CB 03                   16871 	.sleb128	3
      0021CC 00 00r08r71          16872 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      0021D0 00 00r08r7F          16873 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      0021D4 00 02                16874 	.dw	2
      0021D6 78                   16875 	.db	120
      0021D7 03                   16876 	.sleb128	3
      0021D8 00 00r08r6C          16877 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      0021DC 00 00r08r71          16878 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      0021E0 00 02                16879 	.dw	2
      0021E2 78                   16880 	.db	120
      0021E3 09                   16881 	.sleb128	9
      0021E4 00 00r08r6A          16882 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      0021E8 00 00r08r6C          16883 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      0021EC 00 02                16884 	.dw	2
      0021EE 78                   16885 	.db	120
      0021EF 08                   16886 	.sleb128	8
      0021F0 00 00r08r68          16887 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      0021F4 00 00r08r6A          16888 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      0021F8 00 02                16889 	.dw	2
      0021FA 78                   16890 	.db	120
      0021FB 07                   16891 	.sleb128	7
      0021FC 00 00r08r66          16892 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      002200 00 00r08r68          16893 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      002204 00 02                16894 	.dw	2
      002206 78                   16895 	.db	120
      002207 05                   16896 	.sleb128	5
      002208 00 00r08r64          16897 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      00220C 00 00r08r66          16898 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      002210 00 02                16899 	.dw	2
      002212 78                   16900 	.db	120
      002213 04                   16901 	.sleb128	4
      002214 00 00r08r54          16902 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      002218 00 00r08r64          16903 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      00221C 00 02                16904 	.dw	2
      00221E 78                   16905 	.db	120
      00221F 03                   16906 	.sleb128	3
      002220 00 00r08r46          16907 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      002224 00 00r08r54          16908 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      002228 00 02                16909 	.dw	2
      00222A 78                   16910 	.db	120
      00222B 03                   16911 	.sleb128	3
      00222C 00 00r08r41          16912 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      002230 00 00r08r46          16913 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      002234 00 02                16914 	.dw	2
      002236 78                   16915 	.db	120
      002237 09                   16916 	.sleb128	9
      002238 00 00r08r3F          16917 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      00223C 00 00r08r41          16918 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      002240 00 02                16919 	.dw	2
      002242 78                   16920 	.db	120
      002243 08                   16921 	.sleb128	8
      002244 00 00r08r3D          16922 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      002248 00 00r08r3F          16923 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      00224C 00 02                16924 	.dw	2
      00224E 78                   16925 	.db	120
      00224F 07                   16926 	.sleb128	7
      002250 00 00r08r3B          16927 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      002254 00 00r08r3D          16928 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      002258 00 02                16929 	.dw	2
      00225A 78                   16930 	.db	120
      00225B 05                   16931 	.sleb128	5
      00225C 00 00r08r39          16932 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      002260 00 00r08r3B          16933 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      002264 00 02                16934 	.dw	2
      002266 78                   16935 	.db	120
      002267 04                   16936 	.sleb128	4
      002268 00 00r08r37          16937 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      00226C 00 00r08r39          16938 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      002270 00 02                16939 	.dw	2
      002272 78                   16940 	.db	120
      002273 03                   16941 	.sleb128	3
      002274 00 00r08r28          16942 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      002278 00 00r08r37          16943 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      00227C 00 02                16944 	.dw	2
      00227E 78                   16945 	.db	120
      00227F 03                   16946 	.sleb128	3
      002280 00 00r08r27          16947 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)
      002284 00 00r08r28          16948 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      002288 00 02                16949 	.dw	2
      00228A 78                   16950 	.db	120
      00228B 01                   16951 	.sleb128	1
      00228C 00 00 00 00          16952 	.dw	0,0
      002290 00 00 00 00          16953 	.dw	0,0
      002294 00 00r08r26          16954 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      002298 00 00r08r27          16955 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$507)
      00229C 00 02                16956 	.dw	2
      00229E 78                   16957 	.db	120
      00229F 01                   16958 	.sleb128	1
      0022A0 00 00r08r25          16959 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      0022A4 00 00r08r26          16960 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      0022A8 00 02                16961 	.dw	2
      0022AA 78                   16962 	.db	120
      0022AB 03                   16963 	.sleb128	3
      0022AC 00 00r08r21          16964 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      0022B0 00 00r08r25          16965 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      0022B4 00 02                16966 	.dw	2
      0022B6 78                   16967 	.db	120
      0022B7 04                   16968 	.sleb128	4
      0022B8 00 00r08r1E          16969 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      0022BC 00 00r08r21          16970 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      0022C0 00 02                16971 	.dw	2
      0022C2 78                   16972 	.db	120
      0022C3 03                   16973 	.sleb128	3
      0022C4 00 00r08r19          16974 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      0022C8 00 00r08r1E          16975 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      0022CC 00 02                16976 	.dw	2
      0022CE 78                   16977 	.db	120
      0022CF 06                   16978 	.sleb128	6
      0022D0 00 00r08r16          16979 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      0022D4 00 00r08r19          16980 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      0022D8 00 02                16981 	.dw	2
      0022DA 78                   16982 	.db	120
      0022DB 05                   16983 	.sleb128	5
      0022DC 00 00r08r13          16984 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      0022E0 00 00r08r16          16985 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      0022E4 00 02                16986 	.dw	2
      0022E6 78                   16987 	.db	120
      0022E7 04                   16988 	.sleb128	4
      0022E8 00 00r08r0D          16989 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      0022EC 00 00r08r13          16990 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      0022F0 00 02                16991 	.dw	2
      0022F2 78                   16992 	.db	120
      0022F3 03                   16993 	.sleb128	3
      0022F4 00 00r08r09          16994 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      0022F8 00 00r08r0D          16995 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      0022FC 00 02                16996 	.dw	2
      0022FE 78                   16997 	.db	120
      0022FF 04                   16998 	.sleb128	4
      002300 00 00r08r06          16999 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      002304 00 00r08r09          17000 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      002308 00 02                17001 	.dw	2
      00230A 78                   17002 	.db	120
      00230B 03                   17003 	.sleb128	3
      00230C 00 00r08r01          17004 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      002310 00 00r08r06          17005 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      002314 00 02                17006 	.dw	2
      002316 78                   17007 	.db	120
      002317 06                   17008 	.sleb128	6
      002318 00 00r07rFE          17009 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      00231C 00 00r08r01          17010 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      002320 00 02                17011 	.dw	2
      002322 78                   17012 	.db	120
      002323 05                   17013 	.sleb128	5
      002324 00 00r07rFB          17014 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      002328 00 00r07rFE          17015 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      00232C 00 02                17016 	.dw	2
      00232E 78                   17017 	.db	120
      00232F 04                   17018 	.sleb128	4
      002330 00 00r07rED          17019 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      002334 00 00r07rFB          17020 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      002338 00 02                17021 	.dw	2
      00233A 78                   17022 	.db	120
      00233B 03                   17023 	.sleb128	3
      00233C 00 00r07rE9          17024 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      002340 00 00r07rED          17025 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      002344 00 02                17026 	.dw	2
      002346 78                   17027 	.db	120
      002347 04                   17028 	.sleb128	4
      002348 00 00r07rE6          17029 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      00234C 00 00r07rE9          17030 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      002350 00 02                17031 	.dw	2
      002352 78                   17032 	.db	120
      002353 03                   17033 	.sleb128	3
      002354 00 00r07rE1          17034 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      002358 00 00r07rE6          17035 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      00235C 00 02                17036 	.dw	2
      00235E 78                   17037 	.db	120
      00235F 06                   17038 	.sleb128	6
      002360 00 00r07rDE          17039 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      002364 00 00r07rE1          17040 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      002368 00 02                17041 	.dw	2
      00236A 78                   17042 	.db	120
      00236B 05                   17043 	.sleb128	5
      00236C 00 00r07rDB          17044 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      002370 00 00r07rDE          17045 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      002374 00 02                17046 	.dw	2
      002376 78                   17047 	.db	120
      002377 04                   17048 	.sleb128	4
      002378 00 00r07rCD          17049 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      00237C 00 00r07rDB          17050 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      002380 00 02                17051 	.dw	2
      002382 78                   17052 	.db	120
      002383 03                   17053 	.sleb128	3
      002384 00 00r07rC9          17054 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      002388 00 00r07rCD          17055 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      00238C 00 02                17056 	.dw	2
      00238E 78                   17057 	.db	120
      00238F 04                   17058 	.sleb128	4
      002390 00 00r07rC6          17059 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      002394 00 00r07rC9          17060 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      002398 00 02                17061 	.dw	2
      00239A 78                   17062 	.db	120
      00239B 03                   17063 	.sleb128	3
      00239C 00 00r07rC1          17064 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      0023A0 00 00r07rC6          17065 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      0023A4 00 02                17066 	.dw	2
      0023A6 78                   17067 	.db	120
      0023A7 06                   17068 	.sleb128	6
      0023A8 00 00r07rBE          17069 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      0023AC 00 00r07rC1          17070 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      0023B0 00 02                17071 	.dw	2
      0023B2 78                   17072 	.db	120
      0023B3 05                   17073 	.sleb128	5
      0023B4 00 00r07rBB          17074 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      0023B8 00 00r07rBE          17075 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      0023BC 00 02                17076 	.dw	2
      0023BE 78                   17077 	.db	120
      0023BF 04                   17078 	.sleb128	4
      0023C0 00 00r07rB1          17079 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      0023C4 00 00r07rBB          17080 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      0023C8 00 02                17081 	.dw	2
      0023CA 78                   17082 	.db	120
      0023CB 03                   17083 	.sleb128	3
      0023CC 00 00r07rAC          17084 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      0023D0 00 00r07rB1          17085 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      0023D4 00 02                17086 	.dw	2
      0023D6 78                   17087 	.db	120
      0023D7 09                   17088 	.sleb128	9
      0023D8 00 00r07rAA          17089 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      0023DC 00 00r07rAC          17090 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      0023E0 00 02                17091 	.dw	2
      0023E2 78                   17092 	.db	120
      0023E3 08                   17093 	.sleb128	8
      0023E4 00 00r07rA8          17094 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      0023E8 00 00r07rAA          17095 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      0023EC 00 02                17096 	.dw	2
      0023EE 78                   17097 	.db	120
      0023EF 07                   17098 	.sleb128	7
      0023F0 00 00r07rA6          17099 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      0023F4 00 00r07rA8          17100 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      0023F8 00 02                17101 	.dw	2
      0023FA 78                   17102 	.db	120
      0023FB 05                   17103 	.sleb128	5
      0023FC 00 00r07rA4          17104 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      002400 00 00r07rA6          17105 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      002404 00 02                17106 	.dw	2
      002406 78                   17107 	.db	120
      002407 04                   17108 	.sleb128	4
      002408 00 00r07r99          17109 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      00240C 00 00r07rA4          17110 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      002410 00 02                17111 	.dw	2
      002412 78                   17112 	.db	120
      002413 03                   17113 	.sleb128	3
      002414 00 00r07r94          17114 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      002418 00 00r07r99          17115 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      00241C 00 02                17116 	.dw	2
      00241E 78                   17117 	.db	120
      00241F 09                   17118 	.sleb128	9
      002420 00 00r07r92          17119 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      002424 00 00r07r94          17120 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      002428 00 02                17121 	.dw	2
      00242A 78                   17122 	.db	120
      00242B 08                   17123 	.sleb128	8
      00242C 00 00r07r90          17124 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      002430 00 00r07r92          17125 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      002434 00 02                17126 	.dw	2
      002436 78                   17127 	.db	120
      002437 07                   17128 	.sleb128	7
      002438 00 00r07r8E          17129 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      00243C 00 00r07r90          17130 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      002440 00 02                17131 	.dw	2
      002442 78                   17132 	.db	120
      002443 05                   17133 	.sleb128	5
      002444 00 00r07r8C          17134 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      002448 00 00r07r8E          17135 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      00244C 00 02                17136 	.dw	2
      00244E 78                   17137 	.db	120
      00244F 04                   17138 	.sleb128	4
      002450 00 00r07r8A          17139 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      002454 00 00r07r8C          17140 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      002458 00 02                17141 	.dw	2
      00245A 78                   17142 	.db	120
      00245B 03                   17143 	.sleb128	3
      00245C 00 00r07r81          17144 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      002460 00 00r07r8A          17145 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      002464 00 02                17146 	.dw	2
      002466 78                   17147 	.db	120
      002467 03                   17148 	.sleb128	3
      002468 00 00r07r78          17149 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      00246C 00 00r07r81          17150 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      002470 00 02                17151 	.dw	2
      002472 78                   17152 	.db	120
      002473 03                   17153 	.sleb128	3
      002474 00 00r07r68          17154 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      002478 00 00r07r78          17155 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      00247C 00 02                17156 	.dw	2
      00247E 78                   17157 	.db	120
      00247F 03                   17158 	.sleb128	3
      002480 00 00r07r63          17159 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      002484 00 00r07r68          17160 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      002488 00 02                17161 	.dw	2
      00248A 78                   17162 	.db	120
      00248B 09                   17163 	.sleb128	9
      00248C 00 00r07r61          17164 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      002490 00 00r07r63          17165 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      002494 00 02                17166 	.dw	2
      002496 78                   17167 	.db	120
      002497 08                   17168 	.sleb128	8
      002498 00 00r07r5F          17169 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      00249C 00 00r07r61          17170 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      0024A0 00 02                17171 	.dw	2
      0024A2 78                   17172 	.db	120
      0024A3 07                   17173 	.sleb128	7
      0024A4 00 00r07r5D          17174 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      0024A8 00 00r07r5F          17175 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      0024AC 00 02                17176 	.dw	2
      0024AE 78                   17177 	.db	120
      0024AF 05                   17178 	.sleb128	5
      0024B0 00 00r07r5B          17179 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      0024B4 00 00r07r5D          17180 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      0024B8 00 02                17181 	.dw	2
      0024BA 78                   17182 	.db	120
      0024BB 04                   17183 	.sleb128	4
      0024BC 00 00r07r59          17184 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      0024C0 00 00r07r5B          17185 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      0024C4 00 02                17186 	.dw	2
      0024C6 78                   17187 	.db	120
      0024C7 03                   17188 	.sleb128	3
      0024C8 00 00r07r50          17189 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      0024CC 00 00r07r59          17190 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      0024D0 00 02                17191 	.dw	2
      0024D2 78                   17192 	.db	120
      0024D3 03                   17193 	.sleb128	3
      0024D4 00 00r07r47          17194 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      0024D8 00 00r07r50          17195 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      0024DC 00 02                17196 	.dw	2
      0024DE 78                   17197 	.db	120
      0024DF 03                   17198 	.sleb128	3
      0024E0 00 00r07r3F          17199 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      0024E4 00 00r07r47          17200 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      0024E8 00 02                17201 	.dw	2
      0024EA 78                   17202 	.db	120
      0024EB 03                   17203 	.sleb128	3
      0024EC 00 00r07r3A          17204 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      0024F0 00 00r07r3F          17205 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      0024F4 00 02                17206 	.dw	2
      0024F6 78                   17207 	.db	120
      0024F7 09                   17208 	.sleb128	9
      0024F8 00 00r07r38          17209 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      0024FC 00 00r07r3A          17210 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      002500 00 02                17211 	.dw	2
      002502 78                   17212 	.db	120
      002503 08                   17213 	.sleb128	8
      002504 00 00r07r36          17214 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      002508 00 00r07r38          17215 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      00250C 00 02                17216 	.dw	2
      00250E 78                   17217 	.db	120
      00250F 07                   17218 	.sleb128	7
      002510 00 00r07r34          17219 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      002514 00 00r07r36          17220 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      002518 00 02                17221 	.dw	2
      00251A 78                   17222 	.db	120
      00251B 05                   17223 	.sleb128	5
      00251C 00 00r07r32          17224 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      002520 00 00r07r34          17225 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      002524 00 02                17226 	.dw	2
      002526 78                   17227 	.db	120
      002527 04                   17228 	.sleb128	4
      002528 00 00r07r30          17229 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      00252C 00 00r07r32          17230 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      002530 00 02                17231 	.dw	2
      002532 78                   17232 	.db	120
      002533 03                   17233 	.sleb128	3
      002534 00 00r07r21          17234 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      002538 00 00r07r30          17235 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      00253C 00 02                17236 	.dw	2
      00253E 78                   17237 	.db	120
      00253F 03                   17238 	.sleb128	3
      002540 00 00r07r1C          17239 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      002544 00 00r07r21          17240 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      002548 00 02                17241 	.dw	2
      00254A 78                   17242 	.db	120
      00254B 09                   17243 	.sleb128	9
      00254C 00 00r07r1A          17244 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      002550 00 00r07r1C          17245 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      002554 00 02                17246 	.dw	2
      002556 78                   17247 	.db	120
      002557 08                   17248 	.sleb128	8
      002558 00 00r07r18          17249 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      00255C 00 00r07r1A          17250 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      002560 00 02                17251 	.dw	2
      002562 78                   17252 	.db	120
      002563 07                   17253 	.sleb128	7
      002564 00 00r07r16          17254 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      002568 00 00r07r18          17255 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      00256C 00 02                17256 	.dw	2
      00256E 78                   17257 	.db	120
      00256F 05                   17258 	.sleb128	5
      002570 00 00r07r14          17259 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      002574 00 00r07r16          17260 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      002578 00 02                17261 	.dw	2
      00257A 78                   17262 	.db	120
      00257B 04                   17263 	.sleb128	4
      00257C 00 00r07r12          17264 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      002580 00 00r07r14          17265 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      002584 00 02                17266 	.dw	2
      002586 78                   17267 	.db	120
      002587 03                   17268 	.sleb128	3
      002588 00 00r06rF4          17269 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      00258C 00 00r07r12          17270 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      002590 00 02                17271 	.dw	2
      002592 78                   17272 	.db	120
      002593 03                   17273 	.sleb128	3
      002594 00 00r06rE5          17274 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      002598 00 00r06rF4          17275 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      00259C 00 02                17276 	.dw	2
      00259E 78                   17277 	.db	120
      00259F 03                   17278 	.sleb128	3
      0025A0 00 00r06rD7          17279 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      0025A4 00 00r06rE5          17280 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      0025A8 00 02                17281 	.dw	2
      0025AA 78                   17282 	.db	120
      0025AB 03                   17283 	.sleb128	3
      0025AC 00 00r06rD6          17284 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)
      0025B0 00 00r06rD7          17285 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      0025B4 00 02                17286 	.dw	2
      0025B6 78                   17287 	.db	120
      0025B7 01                   17288 	.sleb128	1
      0025B8 00 00 00 00          17289 	.dw	0,0
      0025BC 00 00 00 00          17290 	.dw	0,0
      0025C0 00 00r06rD5          17291 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      0025C4 00 00r06rD6          17292 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$412)
      0025C8 00 02                17293 	.dw	2
      0025CA 78                   17294 	.db	120
      0025CB 01                   17295 	.sleb128	1
      0025CC 00 00r06rBD          17296 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      0025D0 00 00r06rD5          17297 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      0025D4 00 02                17298 	.dw	2
      0025D6 78                   17299 	.db	120
      0025D7 02                   17300 	.sleb128	2
      0025D8 00 00r06rB8          17301 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      0025DC 00 00r06rBD          17302 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      0025E0 00 02                17303 	.dw	2
      0025E2 78                   17304 	.db	120
      0025E3 08                   17305 	.sleb128	8
      0025E4 00 00r06rB6          17306 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      0025E8 00 00r06rB8          17307 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      0025EC 00 02                17308 	.dw	2
      0025EE 78                   17309 	.db	120
      0025EF 07                   17310 	.sleb128	7
      0025F0 00 00r06rB4          17311 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      0025F4 00 00r06rB6          17312 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      0025F8 00 02                17313 	.dw	2
      0025FA 78                   17314 	.db	120
      0025FB 06                   17315 	.sleb128	6
      0025FC 00 00r06rB2          17316 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      002600 00 00r06rB4          17317 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      002604 00 02                17318 	.dw	2
      002606 78                   17319 	.db	120
      002607 04                   17320 	.sleb128	4
      002608 00 00r06rB0          17321 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      00260C 00 00r06rB2          17322 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      002610 00 02                17323 	.dw	2
      002612 78                   17324 	.db	120
      002613 03                   17325 	.sleb128	3
      002614 00 00r06rA7          17326 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      002618 00 00r06rB0          17327 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      00261C 00 02                17328 	.dw	2
      00261E 78                   17329 	.db	120
      00261F 02                   17330 	.sleb128	2
      002620 00 00r06r9E          17331 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      002624 00 00r06rA7          17332 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      002628 00 02                17333 	.dw	2
      00262A 78                   17334 	.db	120
      00262B 02                   17335 	.sleb128	2
      00262C 00 00r06r99          17336 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      002630 00 00r06r9E          17337 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      002634 00 02                17338 	.dw	2
      002636 78                   17339 	.db	120
      002637 08                   17340 	.sleb128	8
      002638 00 00r06r97          17341 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      00263C 00 00r06r99          17342 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      002640 00 02                17343 	.dw	2
      002642 78                   17344 	.db	120
      002643 07                   17345 	.sleb128	7
      002644 00 00r06r95          17346 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      002648 00 00r06r97          17347 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      00264C 00 02                17348 	.dw	2
      00264E 78                   17349 	.db	120
      00264F 06                   17350 	.sleb128	6
      002650 00 00r06r93          17351 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      002654 00 00r06r95          17352 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      002658 00 02                17353 	.dw	2
      00265A 78                   17354 	.db	120
      00265B 04                   17355 	.sleb128	4
      00265C 00 00r06r91          17356 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      002660 00 00r06r93          17357 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      002664 00 02                17358 	.dw	2
      002666 78                   17359 	.db	120
      002667 03                   17360 	.sleb128	3
      002668 00 00r06r8F          17361 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      00266C 00 00r06r91          17362 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      002670 00 02                17363 	.dw	2
      002672 78                   17364 	.db	120
      002673 02                   17365 	.sleb128	2
      002674 00 00r06r7F          17366 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      002678 00 00r06r8F          17367 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      00267C 00 02                17368 	.dw	2
      00267E 78                   17369 	.db	120
      00267F 02                   17370 	.sleb128	2
      002680 00 00r06r7A          17371 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      002684 00 00r06r7F          17372 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      002688 00 02                17373 	.dw	2
      00268A 78                   17374 	.db	120
      00268B 08                   17375 	.sleb128	8
      00268C 00 00r06r78          17376 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      002690 00 00r06r7A          17377 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      002694 00 02                17378 	.dw	2
      002696 78                   17379 	.db	120
      002697 07                   17380 	.sleb128	7
      002698 00 00r06r76          17381 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      00269C 00 00r06r78          17382 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      0026A0 00 02                17383 	.dw	2
      0026A2 78                   17384 	.db	120
      0026A3 06                   17385 	.sleb128	6
      0026A4 00 00r06r74          17386 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      0026A8 00 00r06r76          17387 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      0026AC 00 02                17388 	.dw	2
      0026AE 78                   17389 	.db	120
      0026AF 04                   17390 	.sleb128	4
      0026B0 00 00r06r72          17391 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      0026B4 00 00r06r74          17392 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      0026B8 00 02                17393 	.dw	2
      0026BA 78                   17394 	.db	120
      0026BB 03                   17395 	.sleb128	3
      0026BC 00 00r06r69          17396 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      0026C0 00 00r06r72          17397 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      0026C4 00 02                17398 	.dw	2
      0026C6 78                   17399 	.db	120
      0026C7 02                   17400 	.sleb128	2
      0026C8 00 00r06r60          17401 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      0026CC 00 00r06r69          17402 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      0026D0 00 02                17403 	.dw	2
      0026D2 78                   17404 	.db	120
      0026D3 02                   17405 	.sleb128	2
      0026D4 00 00r06r5B          17406 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      0026D8 00 00r06r60          17407 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      0026DC 00 02                17408 	.dw	2
      0026DE 78                   17409 	.db	120
      0026DF 08                   17410 	.sleb128	8
      0026E0 00 00r06r59          17411 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      0026E4 00 00r06r5B          17412 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      0026E8 00 02                17413 	.dw	2
      0026EA 78                   17414 	.db	120
      0026EB 07                   17415 	.sleb128	7
      0026EC 00 00r06r57          17416 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      0026F0 00 00r06r59          17417 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      0026F4 00 02                17418 	.dw	2
      0026F6 78                   17419 	.db	120
      0026F7 06                   17420 	.sleb128	6
      0026F8 00 00r06r55          17421 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      0026FC 00 00r06r57          17422 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      002700 00 02                17423 	.dw	2
      002702 78                   17424 	.db	120
      002703 04                   17425 	.sleb128	4
      002704 00 00r06r53          17426 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      002708 00 00r06r55          17427 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      00270C 00 02                17428 	.dw	2
      00270E 78                   17429 	.db	120
      00270F 03                   17430 	.sleb128	3
      002710 00 00r06r51          17431 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      002714 00 00r06r53          17432 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      002718 00 02                17433 	.dw	2
      00271A 78                   17434 	.db	120
      00271B 02                   17435 	.sleb128	2
      00271C 00 00r06r48          17436 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      002720 00 00r06r51          17437 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      002724 00 02                17438 	.dw	2
      002726 78                   17439 	.db	120
      002727 02                   17440 	.sleb128	2
      002728 00 00r06r3F          17441 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      00272C 00 00r06r48          17442 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      002730 00 02                17443 	.dw	2
      002732 78                   17444 	.db	120
      002733 02                   17445 	.sleb128	2
      002734 00 00r06r30          17446 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      002738 00 00r06r3F          17447 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      00273C 00 02                17448 	.dw	2
      00273E 78                   17449 	.db	120
      00273F 02                   17450 	.sleb128	2
      002740 00 00r06r2B          17451 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      002744 00 00r06r30          17452 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      002748 00 02                17453 	.dw	2
      00274A 78                   17454 	.db	120
      00274B 08                   17455 	.sleb128	8
      00274C 00 00r06r29          17456 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      002750 00 00r06r2B          17457 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      002754 00 02                17458 	.dw	2
      002756 78                   17459 	.db	120
      002757 07                   17460 	.sleb128	7
      002758 00 00r06r27          17461 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      00275C 00 00r06r29          17462 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      002760 00 02                17463 	.dw	2
      002762 78                   17464 	.db	120
      002763 06                   17465 	.sleb128	6
      002764 00 00r06r25          17466 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      002768 00 00r06r27          17467 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      00276C 00 02                17468 	.dw	2
      00276E 78                   17469 	.db	120
      00276F 04                   17470 	.sleb128	4
      002770 00 00r06r23          17471 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      002774 00 00r06r25          17472 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      002778 00 02                17473 	.dw	2
      00277A 78                   17474 	.db	120
      00277B 03                   17475 	.sleb128	3
      00277C 00 00r06r1A          17476 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      002780 00 00r06r23          17477 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      002784 00 02                17478 	.dw	2
      002786 78                   17479 	.db	120
      002787 02                   17480 	.sleb128	2
      002788 00 00r06r11          17481 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      00278C 00 00r06r1A          17482 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      002790 00 02                17483 	.dw	2
      002792 78                   17484 	.db	120
      002793 02                   17485 	.sleb128	2
      002794 00 00r06r10          17486 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)
      002798 00 00r06r11          17487 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      00279C 00 02                17488 	.dw	2
      00279E 78                   17489 	.db	120
      00279F 01                   17490 	.sleb128	1
      0027A0 00 00 00 00          17491 	.dw	0,0
      0027A4 00 00 00 00          17492 	.dw	0,0
      0027A8 00 00r06r0F          17493 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      0027AC 00 00r06r10          17494 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$359)
      0027B0 00 02                17495 	.dw	2
      0027B2 78                   17496 	.db	120
      0027B3 01                   17497 	.sleb128	1
      0027B4 00 00r05rC4          17498 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      0027B8 00 00r06r0F          17499 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      0027BC 00 02                17500 	.dw	2
      0027BE 78                   17501 	.db	120
      0027BF 03                   17502 	.sleb128	3
      0027C0 00 00r05rBF          17503 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      0027C4 00 00r05rC4          17504 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      0027C8 00 02                17505 	.dw	2
      0027CA 78                   17506 	.db	120
      0027CB 09                   17507 	.sleb128	9
      0027CC 00 00r05rBD          17508 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      0027D0 00 00r05rBF          17509 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      0027D4 00 02                17510 	.dw	2
      0027D6 78                   17511 	.db	120
      0027D7 08                   17512 	.sleb128	8
      0027D8 00 00r05rBB          17513 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      0027DC 00 00r05rBD          17514 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      0027E0 00 02                17515 	.dw	2
      0027E2 78                   17516 	.db	120
      0027E3 07                   17517 	.sleb128	7
      0027E4 00 00r05rB9          17518 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      0027E8 00 00r05rBB          17519 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      0027EC 00 02                17520 	.dw	2
      0027EE 78                   17521 	.db	120
      0027EF 05                   17522 	.sleb128	5
      0027F0 00 00r05rB7          17523 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      0027F4 00 00r05rB9          17524 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      0027F8 00 02                17525 	.dw	2
      0027FA 78                   17526 	.db	120
      0027FB 04                   17527 	.sleb128	4
      0027FC 00 00r05rAE          17528 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      002800 00 00r05rB7          17529 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      002804 00 02                17530 	.dw	2
      002806 78                   17531 	.db	120
      002807 03                   17532 	.sleb128	3
      002808 00 00r05rA5          17533 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      00280C 00 00r05rAE          17534 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      002810 00 02                17535 	.dw	2
      002812 78                   17536 	.db	120
      002813 03                   17537 	.sleb128	3
      002814 00 00r05rA0          17538 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      002818 00 00r05rA5          17539 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      00281C 00 02                17540 	.dw	2
      00281E 78                   17541 	.db	120
      00281F 09                   17542 	.sleb128	9
      002820 00 00r05r9E          17543 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      002824 00 00r05rA0          17544 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      002828 00 02                17545 	.dw	2
      00282A 78                   17546 	.db	120
      00282B 08                   17547 	.sleb128	8
      00282C 00 00r05r9C          17548 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      002830 00 00r05r9E          17549 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      002834 00 02                17550 	.dw	2
      002836 78                   17551 	.db	120
      002837 07                   17552 	.sleb128	7
      002838 00 00r05r9A          17553 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      00283C 00 00r05r9C          17554 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      002840 00 02                17555 	.dw	2
      002842 78                   17556 	.db	120
      002843 05                   17557 	.sleb128	5
      002844 00 00r05r98          17558 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      002848 00 00r05r9A          17559 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      00284C 00 02                17560 	.dw	2
      00284E 78                   17561 	.db	120
      00284F 04                   17562 	.sleb128	4
      002850 00 00r05r96          17563 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      002854 00 00r05r98          17564 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      002858 00 02                17565 	.dw	2
      00285A 78                   17566 	.db	120
      00285B 03                   17567 	.sleb128	3
      00285C 00 00r05r86          17568 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      002860 00 00r05r96          17569 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      002864 00 02                17570 	.dw	2
      002866 78                   17571 	.db	120
      002867 03                   17572 	.sleb128	3
      002868 00 00r05r81          17573 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      00286C 00 00r05r86          17574 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      002870 00 02                17575 	.dw	2
      002872 78                   17576 	.db	120
      002873 09                   17577 	.sleb128	9
      002874 00 00r05r7F          17578 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      002878 00 00r05r81          17579 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      00287C 00 02                17580 	.dw	2
      00287E 78                   17581 	.db	120
      00287F 08                   17582 	.sleb128	8
      002880 00 00r05r7D          17583 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      002884 00 00r05r7F          17584 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      002888 00 02                17585 	.dw	2
      00288A 78                   17586 	.db	120
      00288B 07                   17587 	.sleb128	7
      00288C 00 00r05r7B          17588 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      002890 00 00r05r7D          17589 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      002894 00 02                17590 	.dw	2
      002896 78                   17591 	.db	120
      002897 05                   17592 	.sleb128	5
      002898 00 00r05r79          17593 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      00289C 00 00r05r7B          17594 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      0028A0 00 02                17595 	.dw	2
      0028A2 78                   17596 	.db	120
      0028A3 04                   17597 	.sleb128	4
      0028A4 00 00r05r77          17598 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      0028A8 00 00r05r79          17599 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      0028AC 00 02                17600 	.dw	2
      0028AE 78                   17601 	.db	120
      0028AF 03                   17602 	.sleb128	3
      0028B0 00 00r05r67          17603 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      0028B4 00 00r05r77          17604 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      0028B8 00 02                17605 	.dw	2
      0028BA 78                   17606 	.db	120
      0028BB 03                   17607 	.sleb128	3
      0028BC 00 00r05r62          17608 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      0028C0 00 00r05r67          17609 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      0028C4 00 02                17610 	.dw	2
      0028C6 78                   17611 	.db	120
      0028C7 09                   17612 	.sleb128	9
      0028C8 00 00r05r60          17613 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      0028CC 00 00r05r62          17614 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      0028D0 00 02                17615 	.dw	2
      0028D2 78                   17616 	.db	120
      0028D3 08                   17617 	.sleb128	8
      0028D4 00 00r05r5E          17618 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      0028D8 00 00r05r60          17619 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      0028DC 00 02                17620 	.dw	2
      0028DE 78                   17621 	.db	120
      0028DF 07                   17622 	.sleb128	7
      0028E0 00 00r05r5C          17623 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      0028E4 00 00r05r5E          17624 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      0028E8 00 02                17625 	.dw	2
      0028EA 78                   17626 	.db	120
      0028EB 05                   17627 	.sleb128	5
      0028EC 00 00r05r5A          17628 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      0028F0 00 00r05r5C          17629 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      0028F4 00 02                17630 	.dw	2
      0028F6 78                   17631 	.db	120
      0028F7 04                   17632 	.sleb128	4
      0028F8 00 00r05r58          17633 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      0028FC 00 00r05r5A          17634 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      002900 00 02                17635 	.dw	2
      002902 78                   17636 	.db	120
      002903 03                   17637 	.sleb128	3
      002904 00 00r05r4F          17638 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      002908 00 00r05r58          17639 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      00290C 00 02                17640 	.dw	2
      00290E 78                   17641 	.db	120
      00290F 03                   17642 	.sleb128	3
      002910 00 00r05r46          17643 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      002914 00 00r05r4F          17644 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      002918 00 02                17645 	.dw	2
      00291A 78                   17646 	.db	120
      00291B 03                   17647 	.sleb128	3
      00291C 00 00r05r3D          17648 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      002920 00 00r05r46          17649 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      002924 00 02                17650 	.dw	2
      002926 78                   17651 	.db	120
      002927 03                   17652 	.sleb128	3
      002928 00 00r05r34          17653 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      00292C 00 00r05r3D          17654 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      002930 00 02                17655 	.dw	2
      002932 78                   17656 	.db	120
      002933 03                   17657 	.sleb128	3
      002934 00 00r05r24          17658 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      002938 00 00r05r34          17659 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      00293C 00 02                17660 	.dw	2
      00293E 78                   17661 	.db	120
      00293F 03                   17662 	.sleb128	3
      002940 00 00r05r23          17663 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)
      002944 00 00r05r24          17664 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      002948 00 02                17665 	.dw	2
      00294A 78                   17666 	.db	120
      00294B 01                   17667 	.sleb128	1
      00294C 00 00 00 00          17668 	.dw	0,0
      002950 00 00 00 00          17669 	.dw	0,0
      002954 00 00r05r22          17670 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      002958 00 00r05r23          17671 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$302)
      00295C 00 02                17672 	.dw	2
      00295E 78                   17673 	.db	120
      00295F 01                   17674 	.sleb128	1
      002960 00 00r04rBF          17675 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      002964 00 00r05r22          17676 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      002968 00 02                17677 	.dw	2
      00296A 78                   17678 	.db	120
      00296B 04                   17679 	.sleb128	4
      00296C 00 00r04rBA          17680 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      002970 00 00r04rBF          17681 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      002974 00 02                17682 	.dw	2
      002976 78                   17683 	.db	120
      002977 0A                   17684 	.sleb128	10
      002978 00 00r04rB8          17685 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      00297C 00 00r04rBA          17686 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      002980 00 02                17687 	.dw	2
      002982 78                   17688 	.db	120
      002983 09                   17689 	.sleb128	9
      002984 00 00r04rB6          17690 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      002988 00 00r04rB8          17691 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      00298C 00 02                17692 	.dw	2
      00298E 78                   17693 	.db	120
      00298F 08                   17694 	.sleb128	8
      002990 00 00r04rB4          17695 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      002994 00 00r04rB6          17696 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      002998 00 02                17697 	.dw	2
      00299A 78                   17698 	.db	120
      00299B 06                   17699 	.sleb128	6
      00299C 00 00r04rB2          17700 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      0029A0 00 00r04rB4          17701 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      0029A4 00 02                17702 	.dw	2
      0029A6 78                   17703 	.db	120
      0029A7 05                   17704 	.sleb128	5
      0029A8 00 00r04rA9          17705 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      0029AC 00 00r04rB2          17706 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      0029B0 00 02                17707 	.dw	2
      0029B2 78                   17708 	.db	120
      0029B3 04                   17709 	.sleb128	4
      0029B4 00 00r04rA0          17710 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      0029B8 00 00r04rA9          17711 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      0029BC 00 02                17712 	.dw	2
      0029BE 78                   17713 	.db	120
      0029BF 04                   17714 	.sleb128	4
      0029C0 00 00r04r9B          17715 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      0029C4 00 00r04rA0          17716 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      0029C8 00 02                17717 	.dw	2
      0029CA 78                   17718 	.db	120
      0029CB 0A                   17719 	.sleb128	10
      0029CC 00 00r04r99          17720 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      0029D0 00 00r04r9B          17721 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      0029D4 00 02                17722 	.dw	2
      0029D6 78                   17723 	.db	120
      0029D7 09                   17724 	.sleb128	9
      0029D8 00 00r04r97          17725 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      0029DC 00 00r04r99          17726 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      0029E0 00 02                17727 	.dw	2
      0029E2 78                   17728 	.db	120
      0029E3 08                   17729 	.sleb128	8
      0029E4 00 00r04r95          17730 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      0029E8 00 00r04r97          17731 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      0029EC 00 02                17732 	.dw	2
      0029EE 78                   17733 	.db	120
      0029EF 06                   17734 	.sleb128	6
      0029F0 00 00r04r93          17735 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      0029F4 00 00r04r95          17736 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      0029F8 00 02                17737 	.dw	2
      0029FA 78                   17738 	.db	120
      0029FB 05                   17739 	.sleb128	5
      0029FC 00 00r04r8A          17740 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      002A00 00 00r04r93          17741 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      002A04 00 02                17742 	.dw	2
      002A06 78                   17743 	.db	120
      002A07 04                   17744 	.sleb128	4
      002A08 00 00r04r81          17745 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      002A0C 00 00r04r8A          17746 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      002A10 00 02                17747 	.dw	2
      002A12 78                   17748 	.db	120
      002A13 04                   17749 	.sleb128	4
      002A14 00 00r04r7C          17750 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      002A18 00 00r04r81          17751 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      002A1C 00 02                17752 	.dw	2
      002A1E 78                   17753 	.db	120
      002A1F 0A                   17754 	.sleb128	10
      002A20 00 00r04r7A          17755 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      002A24 00 00r04r7C          17756 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      002A28 00 02                17757 	.dw	2
      002A2A 78                   17758 	.db	120
      002A2B 09                   17759 	.sleb128	9
      002A2C 00 00r04r78          17760 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      002A30 00 00r04r7A          17761 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      002A34 00 02                17762 	.dw	2
      002A36 78                   17763 	.db	120
      002A37 08                   17764 	.sleb128	8
      002A38 00 00r04r76          17765 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      002A3C 00 00r04r78          17766 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      002A40 00 02                17767 	.dw	2
      002A42 78                   17768 	.db	120
      002A43 06                   17769 	.sleb128	6
      002A44 00 00r04r74          17770 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      002A48 00 00r04r76          17771 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      002A4C 00 02                17772 	.dw	2
      002A4E 78                   17773 	.db	120
      002A4F 05                   17774 	.sleb128	5
      002A50 00 00r04r72          17775 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      002A54 00 00r04r74          17776 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      002A58 00 02                17777 	.dw	2
      002A5A 78                   17778 	.db	120
      002A5B 04                   17779 	.sleb128	4
      002A5C 00 00r04r62          17780 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      002A60 00 00r04r72          17781 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      002A64 00 02                17782 	.dw	2
      002A66 78                   17783 	.db	120
      002A67 04                   17784 	.sleb128	4
      002A68 00 00r04r5D          17785 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      002A6C 00 00r04r62          17786 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      002A70 00 02                17787 	.dw	2
      002A72 78                   17788 	.db	120
      002A73 0A                   17789 	.sleb128	10
      002A74 00 00r04r5B          17790 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      002A78 00 00r04r5D          17791 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      002A7C 00 02                17792 	.dw	2
      002A7E 78                   17793 	.db	120
      002A7F 09                   17794 	.sleb128	9
      002A80 00 00r04r59          17795 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      002A84 00 00r04r5B          17796 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      002A88 00 02                17797 	.dw	2
      002A8A 78                   17798 	.db	120
      002A8B 08                   17799 	.sleb128	8
      002A8C 00 00r04r57          17800 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      002A90 00 00r04r59          17801 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      002A94 00 02                17802 	.dw	2
      002A96 78                   17803 	.db	120
      002A97 06                   17804 	.sleb128	6
      002A98 00 00r04r55          17805 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      002A9C 00 00r04r57          17806 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      002AA0 00 02                17807 	.dw	2
      002AA2 78                   17808 	.db	120
      002AA3 05                   17809 	.sleb128	5
      002AA4 00 00r04r53          17810 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      002AA8 00 00r04r55          17811 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      002AAC 00 02                17812 	.dw	2
      002AAE 78                   17813 	.db	120
      002AAF 04                   17814 	.sleb128	4
      002AB0 00 00r04r43          17815 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      002AB4 00 00r04r53          17816 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      002AB8 00 02                17817 	.dw	2
      002ABA 78                   17818 	.db	120
      002ABB 04                   17819 	.sleb128	4
      002ABC 00 00r04r3E          17820 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      002AC0 00 00r04r43          17821 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      002AC4 00 02                17822 	.dw	2
      002AC6 78                   17823 	.db	120
      002AC7 0A                   17824 	.sleb128	10
      002AC8 00 00r04r3C          17825 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      002ACC 00 00r04r3E          17826 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      002AD0 00 02                17827 	.dw	2
      002AD2 78                   17828 	.db	120
      002AD3 09                   17829 	.sleb128	9
      002AD4 00 00r04r3A          17830 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      002AD8 00 00r04r3C          17831 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      002ADC 00 02                17832 	.dw	2
      002ADE 78                   17833 	.db	120
      002ADF 08                   17834 	.sleb128	8
      002AE0 00 00r04r38          17835 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      002AE4 00 00r04r3A          17836 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      002AE8 00 02                17837 	.dw	2
      002AEA 78                   17838 	.db	120
      002AEB 06                   17839 	.sleb128	6
      002AEC 00 00r04r36          17840 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      002AF0 00 00r04r38          17841 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      002AF4 00 02                17842 	.dw	2
      002AF6 78                   17843 	.db	120
      002AF7 05                   17844 	.sleb128	5
      002AF8 00 00r04r34          17845 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      002AFC 00 00r04r36          17846 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      002B00 00 02                17847 	.dw	2
      002B02 78                   17848 	.db	120
      002B03 04                   17849 	.sleb128	4
      002B04 00 00r04r24          17850 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      002B08 00 00r04r34          17851 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      002B0C 00 02                17852 	.dw	2
      002B0E 78                   17853 	.db	120
      002B0F 04                   17854 	.sleb128	4
      002B10 00 00r04r1F          17855 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      002B14 00 00r04r24          17856 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      002B18 00 02                17857 	.dw	2
      002B1A 78                   17858 	.db	120
      002B1B 0A                   17859 	.sleb128	10
      002B1C 00 00r04r1D          17860 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      002B20 00 00r04r1F          17861 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      002B24 00 02                17862 	.dw	2
      002B26 78                   17863 	.db	120
      002B27 09                   17864 	.sleb128	9
      002B28 00 00r04r1B          17865 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      002B2C 00 00r04r1D          17866 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      002B30 00 02                17867 	.dw	2
      002B32 78                   17868 	.db	120
      002B33 08                   17869 	.sleb128	8
      002B34 00 00r04r19          17870 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      002B38 00 00r04r1B          17871 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      002B3C 00 02                17872 	.dw	2
      002B3E 78                   17873 	.db	120
      002B3F 06                   17874 	.sleb128	6
      002B40 00 00r04r17          17875 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      002B44 00 00r04r19          17876 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      002B48 00 02                17877 	.dw	2
      002B4A 78                   17878 	.db	120
      002B4B 05                   17879 	.sleb128	5
      002B4C 00 00r04r15          17880 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      002B50 00 00r04r17          17881 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      002B54 00 02                17882 	.dw	2
      002B56 78                   17883 	.db	120
      002B57 04                   17884 	.sleb128	4
      002B58 00 00r04r05          17885 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      002B5C 00 00r04r15          17886 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      002B60 00 02                17887 	.dw	2
      002B62 78                   17888 	.db	120
      002B63 04                   17889 	.sleb128	4
      002B64 00 00r04r00          17890 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      002B68 00 00r04r05          17891 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      002B6C 00 02                17892 	.dw	2
      002B6E 78                   17893 	.db	120
      002B6F 0A                   17894 	.sleb128	10
      002B70 00 00r03rFE          17895 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      002B74 00 00r04r00          17896 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      002B78 00 02                17897 	.dw	2
      002B7A 78                   17898 	.db	120
      002B7B 09                   17899 	.sleb128	9
      002B7C 00 00r03rFC          17900 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      002B80 00 00r03rFE          17901 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      002B84 00 02                17902 	.dw	2
      002B86 78                   17903 	.db	120
      002B87 08                   17904 	.sleb128	8
      002B88 00 00r03rFA          17905 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      002B8C 00 00r03rFC          17906 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      002B90 00 02                17907 	.dw	2
      002B92 78                   17908 	.db	120
      002B93 06                   17909 	.sleb128	6
      002B94 00 00r03rF8          17910 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      002B98 00 00r03rFA          17911 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      002B9C 00 02                17912 	.dw	2
      002B9E 78                   17913 	.db	120
      002B9F 05                   17914 	.sleb128	5
      002BA0 00 00r03rF6          17915 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      002BA4 00 00r03rF8          17916 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      002BA8 00 02                17917 	.dw	2
      002BAA 78                   17918 	.db	120
      002BAB 04                   17919 	.sleb128	4
      002BAC 00 00r03rED          17920 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      002BB0 00 00r03rF6          17921 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      002BB4 00 02                17922 	.dw	2
      002BB6 78                   17923 	.db	120
      002BB7 04                   17924 	.sleb128	4
      002BB8 00 00r03rE4          17925 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      002BBC 00 00r03rED          17926 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      002BC0 00 02                17927 	.dw	2
      002BC2 78                   17928 	.db	120
      002BC3 04                   17929 	.sleb128	4
      002BC4 00 00r03rDB          17930 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      002BC8 00 00r03rE4          17931 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      002BCC 00 02                17932 	.dw	2
      002BCE 78                   17933 	.db	120
      002BCF 04                   17934 	.sleb128	4
      002BD0 00 00r03rD2          17935 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      002BD4 00 00r03rDB          17936 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      002BD8 00 02                17937 	.dw	2
      002BDA 78                   17938 	.db	120
      002BDB 04                   17939 	.sleb128	4
      002BDC 00 00r03rC2          17940 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      002BE0 00 00r03rD2          17941 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      002BE4 00 02                17942 	.dw	2
      002BE6 78                   17943 	.db	120
      002BE7 04                   17944 	.sleb128	4
      002BE8 00 00r03rC0          17945 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)
      002BEC 00 00r03rC2          17946 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      002BF0 00 02                17947 	.dw	2
      002BF2 78                   17948 	.db	120
      002BF3 01                   17949 	.sleb128	1
      002BF4 00 00 00 00          17950 	.dw	0,0
      002BF8 00 00 00 00          17951 	.dw	0,0
      002BFC 00 00r03rBF          17952 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      002C00 00 00r03rC0          17953 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$223)
      002C04 00 02                17954 	.dw	2
      002C06 78                   17955 	.db	120
      002C07 01                   17956 	.sleb128	1
      002C08 00 00r03r5C          17957 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      002C0C 00 00r03rBF          17958 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      002C10 00 02                17959 	.dw	2
      002C12 78                   17960 	.db	120
      002C13 04                   17961 	.sleb128	4
      002C14 00 00r03r57          17962 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      002C18 00 00r03r5C          17963 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      002C1C 00 02                17964 	.dw	2
      002C1E 78                   17965 	.db	120
      002C1F 0A                   17966 	.sleb128	10
      002C20 00 00r03r55          17967 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      002C24 00 00r03r57          17968 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      002C28 00 02                17969 	.dw	2
      002C2A 78                   17970 	.db	120
      002C2B 09                   17971 	.sleb128	9
      002C2C 00 00r03r53          17972 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      002C30 00 00r03r55          17973 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      002C34 00 02                17974 	.dw	2
      002C36 78                   17975 	.db	120
      002C37 08                   17976 	.sleb128	8
      002C38 00 00r03r51          17977 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      002C3C 00 00r03r53          17978 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      002C40 00 02                17979 	.dw	2
      002C42 78                   17980 	.db	120
      002C43 07                   17981 	.sleb128	7
      002C44 00 00r03r4F          17982 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      002C48 00 00r03r51          17983 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      002C4C 00 02                17984 	.dw	2
      002C4E 78                   17985 	.db	120
      002C4F 05                   17986 	.sleb128	5
      002C50 00 00r03r46          17987 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      002C54 00 00r03r4F          17988 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      002C58 00 02                17989 	.dw	2
      002C5A 78                   17990 	.db	120
      002C5B 04                   17991 	.sleb128	4
      002C5C 00 00r03r3D          17992 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      002C60 00 00r03r46          17993 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      002C64 00 02                17994 	.dw	2
      002C66 78                   17995 	.db	120
      002C67 04                   17996 	.sleb128	4
      002C68 00 00r03r38          17997 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      002C6C 00 00r03r3D          17998 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      002C70 00 02                17999 	.dw	2
      002C72 78                   18000 	.db	120
      002C73 0A                   18001 	.sleb128	10
      002C74 00 00r03r36          18002 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      002C78 00 00r03r38          18003 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      002C7C 00 02                18004 	.dw	2
      002C7E 78                   18005 	.db	120
      002C7F 09                   18006 	.sleb128	9
      002C80 00 00r03r34          18007 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      002C84 00 00r03r36          18008 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      002C88 00 02                18009 	.dw	2
      002C8A 78                   18010 	.db	120
      002C8B 08                   18011 	.sleb128	8
      002C8C 00 00r03r32          18012 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      002C90 00 00r03r34          18013 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      002C94 00 02                18014 	.dw	2
      002C96 78                   18015 	.db	120
      002C97 07                   18016 	.sleb128	7
      002C98 00 00r03r30          18017 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      002C9C 00 00r03r32          18018 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      002CA0 00 02                18019 	.dw	2
      002CA2 78                   18020 	.db	120
      002CA3 05                   18021 	.sleb128	5
      002CA4 00 00r03r27          18022 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      002CA8 00 00r03r30          18023 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      002CAC 00 02                18024 	.dw	2
      002CAE 78                   18025 	.db	120
      002CAF 04                   18026 	.sleb128	4
      002CB0 00 00r03r1E          18027 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      002CB4 00 00r03r27          18028 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      002CB8 00 02                18029 	.dw	2
      002CBA 78                   18030 	.db	120
      002CBB 04                   18031 	.sleb128	4
      002CBC 00 00r03r19          18032 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      002CC0 00 00r03r1E          18033 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      002CC4 00 02                18034 	.dw	2
      002CC6 78                   18035 	.db	120
      002CC7 0A                   18036 	.sleb128	10
      002CC8 00 00r03r17          18037 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      002CCC 00 00r03r19          18038 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      002CD0 00 02                18039 	.dw	2
      002CD2 78                   18040 	.db	120
      002CD3 09                   18041 	.sleb128	9
      002CD4 00 00r03r15          18042 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      002CD8 00 00r03r17          18043 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      002CDC 00 02                18044 	.dw	2
      002CDE 78                   18045 	.db	120
      002CDF 08                   18046 	.sleb128	8
      002CE0 00 00r03r13          18047 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      002CE4 00 00r03r15          18048 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      002CE8 00 02                18049 	.dw	2
      002CEA 78                   18050 	.db	120
      002CEB 07                   18051 	.sleb128	7
      002CEC 00 00r03r11          18052 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      002CF0 00 00r03r13          18053 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      002CF4 00 02                18054 	.dw	2
      002CF6 78                   18055 	.db	120
      002CF7 05                   18056 	.sleb128	5
      002CF8 00 00r03r0F          18057 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      002CFC 00 00r03r11          18058 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      002D00 00 02                18059 	.dw	2
      002D02 78                   18060 	.db	120
      002D03 04                   18061 	.sleb128	4
      002D04 00 00r02rFF          18062 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      002D08 00 00r03r0F          18063 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      002D0C 00 02                18064 	.dw	2
      002D0E 78                   18065 	.db	120
      002D0F 04                   18066 	.sleb128	4
      002D10 00 00r02rFA          18067 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      002D14 00 00r02rFF          18068 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      002D18 00 02                18069 	.dw	2
      002D1A 78                   18070 	.db	120
      002D1B 0A                   18071 	.sleb128	10
      002D1C 00 00r02rF8          18072 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      002D20 00 00r02rFA          18073 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      002D24 00 02                18074 	.dw	2
      002D26 78                   18075 	.db	120
      002D27 09                   18076 	.sleb128	9
      002D28 00 00r02rF6          18077 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      002D2C 00 00r02rF8          18078 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      002D30 00 02                18079 	.dw	2
      002D32 78                   18080 	.db	120
      002D33 08                   18081 	.sleb128	8
      002D34 00 00r02rF4          18082 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      002D38 00 00r02rF6          18083 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      002D3C 00 02                18084 	.dw	2
      002D3E 78                   18085 	.db	120
      002D3F 07                   18086 	.sleb128	7
      002D40 00 00r02rF2          18087 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      002D44 00 00r02rF4          18088 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      002D48 00 02                18089 	.dw	2
      002D4A 78                   18090 	.db	120
      002D4B 05                   18091 	.sleb128	5
      002D4C 00 00r02rF0          18092 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      002D50 00 00r02rF2          18093 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      002D54 00 02                18094 	.dw	2
      002D56 78                   18095 	.db	120
      002D57 04                   18096 	.sleb128	4
      002D58 00 00r02rE0          18097 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      002D5C 00 00r02rF0          18098 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      002D60 00 02                18099 	.dw	2
      002D62 78                   18100 	.db	120
      002D63 04                   18101 	.sleb128	4
      002D64 00 00r02rDB          18102 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      002D68 00 00r02rE0          18103 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      002D6C 00 02                18104 	.dw	2
      002D6E 78                   18105 	.db	120
      002D6F 0A                   18106 	.sleb128	10
      002D70 00 00r02rD9          18107 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      002D74 00 00r02rDB          18108 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      002D78 00 02                18109 	.dw	2
      002D7A 78                   18110 	.db	120
      002D7B 09                   18111 	.sleb128	9
      002D7C 00 00r02rD7          18112 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      002D80 00 00r02rD9          18113 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      002D84 00 02                18114 	.dw	2
      002D86 78                   18115 	.db	120
      002D87 08                   18116 	.sleb128	8
      002D88 00 00r02rD5          18117 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      002D8C 00 00r02rD7          18118 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      002D90 00 02                18119 	.dw	2
      002D92 78                   18120 	.db	120
      002D93 07                   18121 	.sleb128	7
      002D94 00 00r02rD3          18122 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      002D98 00 00r02rD5          18123 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      002D9C 00 02                18124 	.dw	2
      002D9E 78                   18125 	.db	120
      002D9F 05                   18126 	.sleb128	5
      002DA0 00 00r02rD1          18127 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      002DA4 00 00r02rD3          18128 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      002DA8 00 02                18129 	.dw	2
      002DAA 78                   18130 	.db	120
      002DAB 04                   18131 	.sleb128	4
      002DAC 00 00r02rC1          18132 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      002DB0 00 00r02rD1          18133 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      002DB4 00 02                18134 	.dw	2
      002DB6 78                   18135 	.db	120
      002DB7 04                   18136 	.sleb128	4
      002DB8 00 00r02rBC          18137 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      002DBC 00 00r02rC1          18138 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      002DC0 00 02                18139 	.dw	2
      002DC2 78                   18140 	.db	120
      002DC3 0A                   18141 	.sleb128	10
      002DC4 00 00r02rBA          18142 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      002DC8 00 00r02rBC          18143 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      002DCC 00 02                18144 	.dw	2
      002DCE 78                   18145 	.db	120
      002DCF 09                   18146 	.sleb128	9
      002DD0 00 00r02rB8          18147 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      002DD4 00 00r02rBA          18148 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      002DD8 00 02                18149 	.dw	2
      002DDA 78                   18150 	.db	120
      002DDB 08                   18151 	.sleb128	8
      002DDC 00 00r02rB6          18152 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      002DE0 00 00r02rB8          18153 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      002DE4 00 02                18154 	.dw	2
      002DE6 78                   18155 	.db	120
      002DE7 07                   18156 	.sleb128	7
      002DE8 00 00r02rB4          18157 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      002DEC 00 00r02rB6          18158 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      002DF0 00 02                18159 	.dw	2
      002DF2 78                   18160 	.db	120
      002DF3 05                   18161 	.sleb128	5
      002DF4 00 00r02rB2          18162 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      002DF8 00 00r02rB4          18163 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      002DFC 00 02                18164 	.dw	2
      002DFE 78                   18165 	.db	120
      002DFF 04                   18166 	.sleb128	4
      002E00 00 00r02rA2          18167 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      002E04 00 00r02rB2          18168 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      002E08 00 02                18169 	.dw	2
      002E0A 78                   18170 	.db	120
      002E0B 04                   18171 	.sleb128	4
      002E0C 00 00r02r9D          18172 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      002E10 00 00r02rA2          18173 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      002E14 00 02                18174 	.dw	2
      002E16 78                   18175 	.db	120
      002E17 0A                   18176 	.sleb128	10
      002E18 00 00r02r9B          18177 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      002E1C 00 00r02r9D          18178 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      002E20 00 02                18179 	.dw	2
      002E22 78                   18180 	.db	120
      002E23 09                   18181 	.sleb128	9
      002E24 00 00r02r99          18182 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      002E28 00 00r02r9B          18183 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      002E2C 00 02                18184 	.dw	2
      002E2E 78                   18185 	.db	120
      002E2F 08                   18186 	.sleb128	8
      002E30 00 00r02r97          18187 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      002E34 00 00r02r99          18188 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      002E38 00 02                18189 	.dw	2
      002E3A 78                   18190 	.db	120
      002E3B 07                   18191 	.sleb128	7
      002E3C 00 00r02r95          18192 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      002E40 00 00r02r97          18193 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      002E44 00 02                18194 	.dw	2
      002E46 78                   18195 	.db	120
      002E47 05                   18196 	.sleb128	5
      002E48 00 00r02r93          18197 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      002E4C 00 00r02r95          18198 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      002E50 00 02                18199 	.dw	2
      002E52 78                   18200 	.db	120
      002E53 04                   18201 	.sleb128	4
      002E54 00 00r02r8A          18202 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      002E58 00 00r02r93          18203 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      002E5C 00 02                18204 	.dw	2
      002E5E 78                   18205 	.db	120
      002E5F 04                   18206 	.sleb128	4
      002E60 00 00r02r81          18207 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      002E64 00 00r02r8A          18208 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      002E68 00 02                18209 	.dw	2
      002E6A 78                   18210 	.db	120
      002E6B 04                   18211 	.sleb128	4
      002E6C 00 00r02r78          18212 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      002E70 00 00r02r81          18213 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      002E74 00 02                18214 	.dw	2
      002E76 78                   18215 	.db	120
      002E77 04                   18216 	.sleb128	4
      002E78 00 00r02r6F          18217 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      002E7C 00 00r02r78          18218 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      002E80 00 02                18219 	.dw	2
      002E82 78                   18220 	.db	120
      002E83 04                   18221 	.sleb128	4
      002E84 00 00r02r5F          18222 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      002E88 00 00r02r6F          18223 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      002E8C 00 02                18224 	.dw	2
      002E8E 78                   18225 	.db	120
      002E8F 04                   18226 	.sleb128	4
      002E90 00 00r02r5D          18227 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)
      002E94 00 00r02r5F          18228 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      002E98 00 02                18229 	.dw	2
      002E9A 78                   18230 	.db	120
      002E9B 01                   18231 	.sleb128	1
      002E9C 00 00 00 00          18232 	.dw	0,0
      002EA0 00 00 00 00          18233 	.dw	0,0
      002EA4 00 00r02r5C          18234 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      002EA8 00 00r02r5D          18235 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$144)
      002EAC 00 02                18236 	.dw	2
      002EAE 78                   18237 	.db	120
      002EAF 01                   18238 	.sleb128	1
      002EB0 00 00r01rF9          18239 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      002EB4 00 00r02r5C          18240 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      002EB8 00 02                18241 	.dw	2
      002EBA 78                   18242 	.db	120
      002EBB 04                   18243 	.sleb128	4
      002EBC 00 00r01rF4          18244 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      002EC0 00 00r01rF9          18245 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      002EC4 00 02                18246 	.dw	2
      002EC6 78                   18247 	.db	120
      002EC7 0A                   18248 	.sleb128	10
      002EC8 00 00r01rF2          18249 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      002ECC 00 00r01rF4          18250 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      002ED0 00 02                18251 	.dw	2
      002ED2 78                   18252 	.db	120
      002ED3 09                   18253 	.sleb128	9
      002ED4 00 00r01rF0          18254 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      002ED8 00 00r01rF2          18255 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      002EDC 00 02                18256 	.dw	2
      002EDE 78                   18257 	.db	120
      002EDF 08                   18258 	.sleb128	8
      002EE0 00 00r01rEE          18259 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      002EE4 00 00r01rF0          18260 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      002EE8 00 02                18261 	.dw	2
      002EEA 78                   18262 	.db	120
      002EEB 07                   18263 	.sleb128	7
      002EEC 00 00r01rEC          18264 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      002EF0 00 00r01rEE          18265 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      002EF4 00 02                18266 	.dw	2
      002EF6 78                   18267 	.db	120
      002EF7 05                   18268 	.sleb128	5
      002EF8 00 00r01rE3          18269 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      002EFC 00 00r01rEC          18270 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      002F00 00 02                18271 	.dw	2
      002F02 78                   18272 	.db	120
      002F03 04                   18273 	.sleb128	4
      002F04 00 00r01rDA          18274 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      002F08 00 00r01rE3          18275 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      002F0C 00 02                18276 	.dw	2
      002F0E 78                   18277 	.db	120
      002F0F 04                   18278 	.sleb128	4
      002F10 00 00r01rD5          18279 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      002F14 00 00r01rDA          18280 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      002F18 00 02                18281 	.dw	2
      002F1A 78                   18282 	.db	120
      002F1B 0A                   18283 	.sleb128	10
      002F1C 00 00r01rD3          18284 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      002F20 00 00r01rD5          18285 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      002F24 00 02                18286 	.dw	2
      002F26 78                   18287 	.db	120
      002F27 09                   18288 	.sleb128	9
      002F28 00 00r01rD1          18289 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      002F2C 00 00r01rD3          18290 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      002F30 00 02                18291 	.dw	2
      002F32 78                   18292 	.db	120
      002F33 08                   18293 	.sleb128	8
      002F34 00 00r01rCF          18294 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      002F38 00 00r01rD1          18295 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      002F3C 00 02                18296 	.dw	2
      002F3E 78                   18297 	.db	120
      002F3F 07                   18298 	.sleb128	7
      002F40 00 00r01rCD          18299 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      002F44 00 00r01rCF          18300 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      002F48 00 02                18301 	.dw	2
      002F4A 78                   18302 	.db	120
      002F4B 05                   18303 	.sleb128	5
      002F4C 00 00r01rC4          18304 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      002F50 00 00r01rCD          18305 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      002F54 00 02                18306 	.dw	2
      002F56 78                   18307 	.db	120
      002F57 04                   18308 	.sleb128	4
      002F58 00 00r01rBB          18309 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      002F5C 00 00r01rC4          18310 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      002F60 00 02                18311 	.dw	2
      002F62 78                   18312 	.db	120
      002F63 04                   18313 	.sleb128	4
      002F64 00 00r01rB6          18314 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      002F68 00 00r01rBB          18315 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      002F6C 00 02                18316 	.dw	2
      002F6E 78                   18317 	.db	120
      002F6F 0A                   18318 	.sleb128	10
      002F70 00 00r01rB4          18319 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      002F74 00 00r01rB6          18320 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      002F78 00 02                18321 	.dw	2
      002F7A 78                   18322 	.db	120
      002F7B 09                   18323 	.sleb128	9
      002F7C 00 00r01rB2          18324 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      002F80 00 00r01rB4          18325 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      002F84 00 02                18326 	.dw	2
      002F86 78                   18327 	.db	120
      002F87 08                   18328 	.sleb128	8
      002F88 00 00r01rB0          18329 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      002F8C 00 00r01rB2          18330 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      002F90 00 02                18331 	.dw	2
      002F92 78                   18332 	.db	120
      002F93 07                   18333 	.sleb128	7
      002F94 00 00r01rAE          18334 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      002F98 00 00r01rB0          18335 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      002F9C 00 02                18336 	.dw	2
      002F9E 78                   18337 	.db	120
      002F9F 05                   18338 	.sleb128	5
      002FA0 00 00r01rAC          18339 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      002FA4 00 00r01rAE          18340 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      002FA8 00 02                18341 	.dw	2
      002FAA 78                   18342 	.db	120
      002FAB 04                   18343 	.sleb128	4
      002FAC 00 00r01r9C          18344 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      002FB0 00 00r01rAC          18345 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      002FB4 00 02                18346 	.dw	2
      002FB6 78                   18347 	.db	120
      002FB7 04                   18348 	.sleb128	4
      002FB8 00 00r01r97          18349 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      002FBC 00 00r01r9C          18350 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      002FC0 00 02                18351 	.dw	2
      002FC2 78                   18352 	.db	120
      002FC3 0A                   18353 	.sleb128	10
      002FC4 00 00r01r95          18354 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      002FC8 00 00r01r97          18355 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      002FCC 00 02                18356 	.dw	2
      002FCE 78                   18357 	.db	120
      002FCF 09                   18358 	.sleb128	9
      002FD0 00 00r01r93          18359 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      002FD4 00 00r01r95          18360 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      002FD8 00 02                18361 	.dw	2
      002FDA 78                   18362 	.db	120
      002FDB 08                   18363 	.sleb128	8
      002FDC 00 00r01r91          18364 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      002FE0 00 00r01r93          18365 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      002FE4 00 02                18366 	.dw	2
      002FE6 78                   18367 	.db	120
      002FE7 07                   18368 	.sleb128	7
      002FE8 00 00r01r8F          18369 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      002FEC 00 00r01r91          18370 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      002FF0 00 02                18371 	.dw	2
      002FF2 78                   18372 	.db	120
      002FF3 05                   18373 	.sleb128	5
      002FF4 00 00r01r8D          18374 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      002FF8 00 00r01r8F          18375 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      002FFC 00 02                18376 	.dw	2
      002FFE 78                   18377 	.db	120
      002FFF 04                   18378 	.sleb128	4
      003000 00 00r01r7D          18379 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      003004 00 00r01r8D          18380 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      003008 00 02                18381 	.dw	2
      00300A 78                   18382 	.db	120
      00300B 04                   18383 	.sleb128	4
      00300C 00 00r01r78          18384 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      003010 00 00r01r7D          18385 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      003014 00 02                18386 	.dw	2
      003016 78                   18387 	.db	120
      003017 0A                   18388 	.sleb128	10
      003018 00 00r01r76          18389 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      00301C 00 00r01r78          18390 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      003020 00 02                18391 	.dw	2
      003022 78                   18392 	.db	120
      003023 09                   18393 	.sleb128	9
      003024 00 00r01r74          18394 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      003028 00 00r01r76          18395 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      00302C 00 02                18396 	.dw	2
      00302E 78                   18397 	.db	120
      00302F 08                   18398 	.sleb128	8
      003030 00 00r01r72          18399 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      003034 00 00r01r74          18400 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      003038 00 02                18401 	.dw	2
      00303A 78                   18402 	.db	120
      00303B 07                   18403 	.sleb128	7
      00303C 00 00r01r70          18404 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      003040 00 00r01r72          18405 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      003044 00 02                18406 	.dw	2
      003046 78                   18407 	.db	120
      003047 05                   18408 	.sleb128	5
      003048 00 00r01r6E          18409 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      00304C 00 00r01r70          18410 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      003050 00 02                18411 	.dw	2
      003052 78                   18412 	.db	120
      003053 04                   18413 	.sleb128	4
      003054 00 00r01r5E          18414 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      003058 00 00r01r6E          18415 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      00305C 00 02                18416 	.dw	2
      00305E 78                   18417 	.db	120
      00305F 04                   18418 	.sleb128	4
      003060 00 00r01r59          18419 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      003064 00 00r01r5E          18420 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      003068 00 02                18421 	.dw	2
      00306A 78                   18422 	.db	120
      00306B 0A                   18423 	.sleb128	10
      00306C 00 00r01r57          18424 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      003070 00 00r01r59          18425 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      003074 00 02                18426 	.dw	2
      003076 78                   18427 	.db	120
      003077 09                   18428 	.sleb128	9
      003078 00 00r01r55          18429 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      00307C 00 00r01r57          18430 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      003080 00 02                18431 	.dw	2
      003082 78                   18432 	.db	120
      003083 08                   18433 	.sleb128	8
      003084 00 00r01r53          18434 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      003088 00 00r01r55          18435 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      00308C 00 02                18436 	.dw	2
      00308E 78                   18437 	.db	120
      00308F 07                   18438 	.sleb128	7
      003090 00 00r01r51          18439 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      003094 00 00r01r53          18440 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      003098 00 02                18441 	.dw	2
      00309A 78                   18442 	.db	120
      00309B 05                   18443 	.sleb128	5
      00309C 00 00r01r4F          18444 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      0030A0 00 00r01r51          18445 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      0030A4 00 02                18446 	.dw	2
      0030A6 78                   18447 	.db	120
      0030A7 04                   18448 	.sleb128	4
      0030A8 00 00r01r3F          18449 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      0030AC 00 00r01r4F          18450 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      0030B0 00 02                18451 	.dw	2
      0030B2 78                   18452 	.db	120
      0030B3 04                   18453 	.sleb128	4
      0030B4 00 00r01r3A          18454 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      0030B8 00 00r01r3F          18455 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      0030BC 00 02                18456 	.dw	2
      0030BE 78                   18457 	.db	120
      0030BF 0A                   18458 	.sleb128	10
      0030C0 00 00r01r38          18459 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      0030C4 00 00r01r3A          18460 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      0030C8 00 02                18461 	.dw	2
      0030CA 78                   18462 	.db	120
      0030CB 09                   18463 	.sleb128	9
      0030CC 00 00r01r36          18464 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      0030D0 00 00r01r38          18465 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      0030D4 00 02                18466 	.dw	2
      0030D6 78                   18467 	.db	120
      0030D7 08                   18468 	.sleb128	8
      0030D8 00 00r01r34          18469 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      0030DC 00 00r01r36          18470 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      0030E0 00 02                18471 	.dw	2
      0030E2 78                   18472 	.db	120
      0030E3 07                   18473 	.sleb128	7
      0030E4 00 00r01r32          18474 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      0030E8 00 00r01r34          18475 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      0030EC 00 02                18476 	.dw	2
      0030EE 78                   18477 	.db	120
      0030EF 05                   18478 	.sleb128	5
      0030F0 00 00r01r30          18479 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      0030F4 00 00r01r32          18480 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      0030F8 00 02                18481 	.dw	2
      0030FA 78                   18482 	.db	120
      0030FB 04                   18483 	.sleb128	4
      0030FC 00 00r01r27          18484 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      003100 00 00r01r30          18485 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      003104 00 02                18486 	.dw	2
      003106 78                   18487 	.db	120
      003107 04                   18488 	.sleb128	4
      003108 00 00r01r1E          18489 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      00310C 00 00r01r27          18490 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      003110 00 02                18491 	.dw	2
      003112 78                   18492 	.db	120
      003113 04                   18493 	.sleb128	4
      003114 00 00r01r15          18494 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      003118 00 00r01r1E          18495 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      00311C 00 02                18496 	.dw	2
      00311E 78                   18497 	.db	120
      00311F 04                   18498 	.sleb128	4
      003120 00 00r01r0C          18499 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      003124 00 00r01r15          18500 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      003128 00 02                18501 	.dw	2
      00312A 78                   18502 	.db	120
      00312B 04                   18503 	.sleb128	4
      00312C 00 00r00rFC          18504 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      003130 00 00r01r0C          18505 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      003134 00 02                18506 	.dw	2
      003136 78                   18507 	.db	120
      003137 04                   18508 	.sleb128	4
      003138 00 00r00rFA          18509 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)
      00313C 00 00r00rFC          18510 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      003140 00 02                18511 	.dw	2
      003142 78                   18512 	.db	120
      003143 01                   18513 	.sleb128	1
      003144 00 00 00 00          18514 	.dw	0,0
      003148 00 00 00 00          18515 	.dw	0,0
      00314C 00 00r00rD3          18516 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      003150 00 00r00rFA          18517 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$65)
      003154 00 02                18518 	.dw	2
      003156 78                   18519 	.db	120
      003157 01                   18520 	.sleb128	1
      003158 00 00r00rCE          18521 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      00315C 00 00r00rD3          18522 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      003160 00 02                18523 	.dw	2
      003162 78                   18524 	.db	120
      003163 07                   18525 	.sleb128	7
      003164 00 00r00rCC          18526 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      003168 00 00r00rCE          18527 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      00316C 00 02                18528 	.dw	2
      00316E 78                   18529 	.db	120
      00316F 06                   18530 	.sleb128	6
      003170 00 00r00rCA          18531 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      003174 00 00r00rCC          18532 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      003178 00 02                18533 	.dw	2
      00317A 78                   18534 	.db	120
      00317B 05                   18535 	.sleb128	5
      00317C 00 00r00rC8          18536 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      003180 00 00r00rCA          18537 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      003184 00 02                18538 	.dw	2
      003186 78                   18539 	.db	120
      003187 04                   18540 	.sleb128	4
      003188 00 00r00rC6          18541 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      00318C 00 00r00rC8          18542 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      003190 00 02                18543 	.dw	2
      003192 78                   18544 	.db	120
      003193 02                   18545 	.sleb128	2
      003194 00 00r00rC4          18546 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      003198 00 00r00rC6          18547 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      00319C 00 02                18548 	.dw	2
      00319E 78                   18549 	.db	120
      00319F 01                   18550 	.sleb128	1
      0031A0 00 00r00rBB          18551 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      0031A4 00 00r00rC4          18552 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      0031A8 00 02                18553 	.dw	2
      0031AA 78                   18554 	.db	120
      0031AB 01                   18555 	.sleb128	1
      0031AC 00 00r00rB2          18556 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      0031B0 00 00r00rBB          18557 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      0031B4 00 02                18558 	.dw	2
      0031B6 78                   18559 	.db	120
      0031B7 01                   18560 	.sleb128	1
      0031B8 00 00r00rA9          18561 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      0031BC 00 00r00rB2          18562 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      0031C0 00 02                18563 	.dw	2
      0031C2 78                   18564 	.db	120
      0031C3 01                   18565 	.sleb128	1
      0031C4 00 00r00r99          18566 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      0031C8 00 00r00rA9          18567 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      0031CC 00 02                18568 	.dw	2
      0031CE 78                   18569 	.db	120
      0031CF 01                   18570 	.sleb128	1
      0031D0 00 00 00 00          18571 	.dw	0,0
      0031D4 00 00 00 00          18572 	.dw	0,0
      0031D8 00 00r00r00          18573 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      0031DC 00 00r00r99          18574 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$42)
      0031E0 00 02                18575 	.dw	2
      0031E2 78                   18576 	.db	120
      0031E3 01                   18577 	.sleb128	1
      0031E4 00 00 00 00          18578 	.dw	0,0
      0031E8 00 00 00 00          18579 	.dw	0,0
                                  18580 
                                  18581 	.area .debug_abbrev (NOLOAD)
      000000                      18582 Ldebug_abbrev:
      000000 04                   18583 	.uleb128	4
      000001 05                   18584 	.uleb128	5
      000002 00                   18585 	.db	0
      000003 02                   18586 	.uleb128	2
      000004 0A                   18587 	.uleb128	10
      000005 03                   18588 	.uleb128	3
      000006 08                   18589 	.uleb128	8
      000007 49                   18590 	.uleb128	73
      000008 13                   18591 	.uleb128	19
      000009 00                   18592 	.uleb128	0
      00000A 00                   18593 	.uleb128	0
      00000B 0C                   18594 	.uleb128	12
      00000C 01                   18595 	.uleb128	1
      00000D 01                   18596 	.db	1
      00000E 01                   18597 	.uleb128	1
      00000F 13                   18598 	.uleb128	19
      000010 0B                   18599 	.uleb128	11
      000011 0B                   18600 	.uleb128	11
      000012 49                   18601 	.uleb128	73
      000013 13                   18602 	.uleb128	19
      000014 00                   18603 	.uleb128	0
      000015 00                   18604 	.uleb128	0
      000016 03                   18605 	.uleb128	3
      000017 2E                   18606 	.uleb128	46
      000018 01                   18607 	.db	1
      000019 01                   18608 	.uleb128	1
      00001A 13                   18609 	.uleb128	19
      00001B 03                   18610 	.uleb128	3
      00001C 08                   18611 	.uleb128	8
      00001D 11                   18612 	.uleb128	17
      00001E 01                   18613 	.uleb128	1
      00001F 12                   18614 	.uleb128	18
      000020 01                   18615 	.uleb128	1
      000021 3F                   18616 	.uleb128	63
      000022 0C                   18617 	.uleb128	12
      000023 40                   18618 	.uleb128	64
      000024 06                   18619 	.uleb128	6
      000025 00                   18620 	.uleb128	0
      000026 00                   18621 	.uleb128	0
      000027 07                   18622 	.uleb128	7
      000028 34                   18623 	.uleb128	52
      000029 00                   18624 	.db	0
      00002A 02                   18625 	.uleb128	2
      00002B 0A                   18626 	.uleb128	10
      00002C 03                   18627 	.uleb128	3
      00002D 08                   18628 	.uleb128	8
      00002E 49                   18629 	.uleb128	73
      00002F 13                   18630 	.uleb128	19
      000030 00                   18631 	.uleb128	0
      000031 00                   18632 	.uleb128	0
      000032 0A                   18633 	.uleb128	10
      000033 2E                   18634 	.uleb128	46
      000034 01                   18635 	.db	1
      000035 01                   18636 	.uleb128	1
      000036 13                   18637 	.uleb128	19
      000037 03                   18638 	.uleb128	3
      000038 08                   18639 	.uleb128	8
      000039 11                   18640 	.uleb128	17
      00003A 01                   18641 	.uleb128	1
      00003B 12                   18642 	.uleb128	18
      00003C 01                   18643 	.uleb128	1
      00003D 3F                   18644 	.uleb128	63
      00003E 0C                   18645 	.uleb128	12
      00003F 40                   18646 	.uleb128	64
      000040 06                   18647 	.uleb128	6
      000041 49                   18648 	.uleb128	73
      000042 13                   18649 	.uleb128	19
      000043 00                   18650 	.uleb128	0
      000044 00                   18651 	.uleb128	0
      000045 0B                   18652 	.uleb128	11
      000046 26                   18653 	.uleb128	38
      000047 00                   18654 	.db	0
      000048 49                   18655 	.uleb128	73
      000049 13                   18656 	.uleb128	19
      00004A 00                   18657 	.uleb128	0
      00004B 00                   18658 	.uleb128	0
      00004C 09                   18659 	.uleb128	9
      00004D 0B                   18660 	.uleb128	11
      00004E 01                   18661 	.db	1
      00004F 11                   18662 	.uleb128	17
      000050 01                   18663 	.uleb128	1
      000051 00                   18664 	.uleb128	0
      000052 00                   18665 	.uleb128	0
      000053 01                   18666 	.uleb128	1
      000054 11                   18667 	.uleb128	17
      000055 01                   18668 	.db	1
      000056 03                   18669 	.uleb128	3
      000057 08                   18670 	.uleb128	8
      000058 10                   18671 	.uleb128	16
      000059 06                   18672 	.uleb128	6
      00005A 13                   18673 	.uleb128	19
      00005B 0B                   18674 	.uleb128	11
      00005C 25                   18675 	.uleb128	37
      00005D 08                   18676 	.uleb128	8
      00005E 00                   18677 	.uleb128	0
      00005F 00                   18678 	.uleb128	0
      000060 06                   18679 	.uleb128	6
      000061 0B                   18680 	.uleb128	11
      000062 00                   18681 	.db	0
      000063 11                   18682 	.uleb128	17
      000064 01                   18683 	.uleb128	1
      000065 12                   18684 	.uleb128	18
      000066 01                   18685 	.uleb128	1
      000067 00                   18686 	.uleb128	0
      000068 00                   18687 	.uleb128	0
      000069 08                   18688 	.uleb128	8
      00006A 0B                   18689 	.uleb128	11
      00006B 01                   18690 	.db	1
      00006C 01                   18691 	.uleb128	1
      00006D 13                   18692 	.uleb128	19
      00006E 11                   18693 	.uleb128	17
      00006F 01                   18694 	.uleb128	1
      000070 00                   18695 	.uleb128	0
      000071 00                   18696 	.uleb128	0
      000072 02                   18697 	.uleb128	2
      000073 2E                   18698 	.uleb128	46
      000074 00                   18699 	.db	0
      000075 03                   18700 	.uleb128	3
      000076 08                   18701 	.uleb128	8
      000077 11                   18702 	.uleb128	17
      000078 01                   18703 	.uleb128	1
      000079 12                   18704 	.uleb128	18
      00007A 01                   18705 	.uleb128	1
      00007B 3F                   18706 	.uleb128	63
      00007C 0C                   18707 	.uleb128	12
      00007D 40                   18708 	.uleb128	64
      00007E 06                   18709 	.uleb128	6
      00007F 00                   18710 	.uleb128	0
      000080 00                   18711 	.uleb128	0
      000081 0D                   18712 	.uleb128	13
      000082 21                   18713 	.uleb128	33
      000083 00                   18714 	.db	0
      000084 2F                   18715 	.uleb128	47
      000085 0B                   18716 	.uleb128	11
      000086 00                   18717 	.uleb128	0
      000087 00                   18718 	.uleb128	0
      000088 05                   18719 	.uleb128	5
      000089 24                   18720 	.uleb128	36
      00008A 00                   18721 	.db	0
      00008B 03                   18722 	.uleb128	3
      00008C 08                   18723 	.uleb128	8
      00008D 0B                   18724 	.uleb128	11
      00008E 0B                   18725 	.uleb128	11
      00008F 3E                   18726 	.uleb128	62
      000090 0B                   18727 	.uleb128	11
      000091 00                   18728 	.uleb128	0
      000092 00                   18729 	.uleb128	0
      000093 00                   18730 	.uleb128	0
                                  18731 
                                  18732 	.area .debug_info (NOLOAD)
      000000 00 00 1D 69          18733 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                      18734 Ldebug_info_start:
      000004 00 02                18735 	.dw	2
      000006 00 00r00r00          18736 	.dw	0,(Ldebug_abbrev)
      00000A 04                   18737 	.db	4
      00000B 01                   18738 	.uleb128	1
      00000C 2E 2E 2F 53 50 4C 2F 18739 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      000023 00                   18740 	.db	0
      000024 00 00r00r00          18741 	.dw	0,(Ldebug_line_start+-4)
      000028 01                   18742 	.db	1
      000029 53 44 43 43 20 76 65 18743 	.ascii "SDCC version 4.1.0 #12072"
             72 73 69 6F 6E 20 34
             2E 31 2E 30 20 23 31
             32 30 37 32
      000042 00                   18744 	.db	0
      000043 02                   18745 	.uleb128	2
      000044 54 49 4D 31 5F 44 65 18746 	.ascii "TIM1_DeInit"
             49 6E 69 74
      00004F 00                   18747 	.db	0
      000050 00 00r00r00          18748 	.dw	0,(_TIM1_DeInit)
      000054 00 00r00r99          18749 	.dw	0,(XG$TIM1_DeInit$0$0+1)
      000058 01                   18750 	.db	1
      000059 00 00r31rD8          18751 	.dw	0,(Ldebug_loc_start+12760)
      00005D 03                   18752 	.uleb128	3
      00005E 00 00 00 E5          18753 	.dw	0,229
      000062 54 49 4D 31 5F 54 69 18754 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000073 00                   18755 	.db	0
      000074 00 00r00r99          18756 	.dw	0,(_TIM1_TimeBaseInit)
      000078 00 00r00rFA          18757 	.dw	0,(XG$TIM1_TimeBaseInit$0$0+1)
      00007C 01                   18758 	.db	1
      00007D 00 00r31r4C          18759 	.dw	0,(Ldebug_loc_start+12620)
      000081 04                   18760 	.uleb128	4
      000082 02                   18761 	.db	2
      000083 91                   18762 	.db	145
      000084 02                   18763 	.sleb128	2
      000085 54 49 4D 31 5F 50 72 18764 	.ascii "TIM1_Prescaler"
             65 73 63 61 6C 65 72
      000093 00                   18765 	.db	0
      000094 00 00 00 E5          18766 	.dw	0,229
      000098 04                   18767 	.uleb128	4
      000099 02                   18768 	.db	2
      00009A 91                   18769 	.db	145
      00009B 04                   18770 	.sleb128	4
      00009C 54 49 4D 31 5F 43 6F 18771 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      0000AC 00                   18772 	.db	0
      0000AD 00 00 00 F5          18773 	.dw	0,245
      0000B1 04                   18774 	.uleb128	4
      0000B2 02                   18775 	.db	2
      0000B3 91                   18776 	.db	145
      0000B4 05                   18777 	.sleb128	5
      0000B5 54 49 4D 31 5F 50 65 18778 	.ascii "TIM1_Period"
             72 69 6F 64
      0000C0 00                   18779 	.db	0
      0000C1 00 00 00 E5          18780 	.dw	0,229
      0000C5 04                   18781 	.uleb128	4
      0000C6 02                   18782 	.db	2
      0000C7 91                   18783 	.db	145
      0000C8 07                   18784 	.sleb128	7
      0000C9 54 49 4D 31 5F 52 65 18785 	.ascii "TIM1_RepetitionCounter"
             70 65 74 69 74 69 6F
             6E 43 6F 75 6E 74 65
             72
      0000DF 00                   18786 	.db	0
      0000E0 00 00 00 F5          18787 	.dw	0,245
      0000E4 00                   18788 	.uleb128	0
      0000E5 05                   18789 	.uleb128	5
      0000E6 75 6E 73 69 67 6E 65 18790 	.ascii "unsigned int"
             64 20 69 6E 74
      0000F2 00                   18791 	.db	0
      0000F3 02                   18792 	.db	2
      0000F4 07                   18793 	.db	7
      0000F5 05                   18794 	.uleb128	5
      0000F6 75 6E 73 69 67 6E 65 18795 	.ascii "unsigned char"
             64 20 63 68 61 72
      000103 00                   18796 	.db	0
      000104 01                   18797 	.db	1
      000105 08                   18798 	.db	8
      000106 03                   18799 	.uleb128	3
      000107 00 00 01 E4          18800 	.dw	0,484
      00010B 54 49 4D 31 5F 4F 43 18801 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      000117 00                   18802 	.db	0
      000118 00 00r00rFA          18803 	.dw	0,(_TIM1_OC1Init)
      00011C 00 00r02r5D          18804 	.dw	0,(XG$TIM1_OC1Init$0$0+1)
      000120 01                   18805 	.db	1
      000121 00 00r2ErA4          18806 	.dw	0,(Ldebug_loc_start+11940)
      000125 04                   18807 	.uleb128	4
      000126 02                   18808 	.db	2
      000127 91                   18809 	.db	145
      000128 02                   18810 	.sleb128	2
      000129 54 49 4D 31 5F 4F 43 18811 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      000134 00                   18812 	.db	0
      000135 00 00 00 F5          18813 	.dw	0,245
      000139 04                   18814 	.uleb128	4
      00013A 02                   18815 	.db	2
      00013B 91                   18816 	.db	145
      00013C 03                   18817 	.sleb128	3
      00013D 54 49 4D 31 5F 4F 75 18818 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      00014D 00                   18819 	.db	0
      00014E 00 00 00 F5          18820 	.dw	0,245
      000152 04                   18821 	.uleb128	4
      000153 02                   18822 	.db	2
      000154 91                   18823 	.db	145
      000155 04                   18824 	.sleb128	4
      000156 54 49 4D 31 5F 4F 75 18825 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      000167 00                   18826 	.db	0
      000168 00 00 00 F5          18827 	.dw	0,245
      00016C 04                   18828 	.uleb128	4
      00016D 02                   18829 	.db	2
      00016E 91                   18830 	.db	145
      00016F 05                   18831 	.sleb128	5
      000170 54 49 4D 31 5F 50 75 18832 	.ascii "TIM1_Pulse"
             6C 73 65
      00017A 00                   18833 	.db	0
      00017B 00 00 00 E5          18834 	.dw	0,229
      00017F 04                   18835 	.uleb128	4
      000180 02                   18836 	.db	2
      000181 91                   18837 	.db	145
      000182 07                   18838 	.sleb128	7
      000183 54 49 4D 31 5F 4F 43 18839 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000192 00                   18840 	.db	0
      000193 00 00 00 F5          18841 	.dw	0,245
      000197 04                   18842 	.uleb128	4
      000198 02                   18843 	.db	2
      000199 91                   18844 	.db	145
      00019A 08                   18845 	.sleb128	8
      00019B 54 49 4D 31 5F 4F 43 18846 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0001AB 00                   18847 	.db	0
      0001AC 00 00 00 F5          18848 	.dw	0,245
      0001B0 04                   18849 	.uleb128	4
      0001B1 02                   18850 	.db	2
      0001B2 91                   18851 	.db	145
      0001B3 09                   18852 	.sleb128	9
      0001B4 54 49 4D 31 5F 4F 43 18853 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      0001C4 00                   18854 	.db	0
      0001C5 00 00 00 F5          18855 	.dw	0,245
      0001C9 04                   18856 	.uleb128	4
      0001CA 02                   18857 	.db	2
      0001CB 91                   18858 	.db	145
      0001CC 0A                   18859 	.sleb128	10
      0001CD 54 49 4D 31 5F 4F 43 18860 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      0001DE 00                   18861 	.db	0
      0001DF 00 00 00 F5          18862 	.dw	0,245
      0001E3 00                   18863 	.uleb128	0
      0001E4 03                   18864 	.uleb128	3
      0001E5 00 00 02 C2          18865 	.dw	0,706
      0001E9 54 49 4D 31 5F 4F 43 18866 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      0001F5 00                   18867 	.db	0
      0001F6 00 00r02r5D          18868 	.dw	0,(_TIM1_OC2Init)
      0001FA 00 00r03rC0          18869 	.dw	0,(XG$TIM1_OC2Init$0$0+1)
      0001FE 01                   18870 	.db	1
      0001FF 00 00r2BrFC          18871 	.dw	0,(Ldebug_loc_start+11260)
      000203 04                   18872 	.uleb128	4
      000204 02                   18873 	.db	2
      000205 91                   18874 	.db	145
      000206 02                   18875 	.sleb128	2
      000207 54 49 4D 31 5F 4F 43 18876 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      000212 00                   18877 	.db	0
      000213 00 00 00 F5          18878 	.dw	0,245
      000217 04                   18879 	.uleb128	4
      000218 02                   18880 	.db	2
      000219 91                   18881 	.db	145
      00021A 03                   18882 	.sleb128	3
      00021B 54 49 4D 31 5F 4F 75 18883 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      00022B 00                   18884 	.db	0
      00022C 00 00 00 F5          18885 	.dw	0,245
      000230 04                   18886 	.uleb128	4
      000231 02                   18887 	.db	2
      000232 91                   18888 	.db	145
      000233 04                   18889 	.sleb128	4
      000234 54 49 4D 31 5F 4F 75 18890 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      000245 00                   18891 	.db	0
      000246 00 00 00 F5          18892 	.dw	0,245
      00024A 04                   18893 	.uleb128	4
      00024B 02                   18894 	.db	2
      00024C 91                   18895 	.db	145
      00024D 05                   18896 	.sleb128	5
      00024E 54 49 4D 31 5F 50 75 18897 	.ascii "TIM1_Pulse"
             6C 73 65
      000258 00                   18898 	.db	0
      000259 00 00 00 E5          18899 	.dw	0,229
      00025D 04                   18900 	.uleb128	4
      00025E 02                   18901 	.db	2
      00025F 91                   18902 	.db	145
      000260 07                   18903 	.sleb128	7
      000261 54 49 4D 31 5F 4F 43 18904 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000270 00                   18905 	.db	0
      000271 00 00 00 F5          18906 	.dw	0,245
      000275 04                   18907 	.uleb128	4
      000276 02                   18908 	.db	2
      000277 91                   18909 	.db	145
      000278 08                   18910 	.sleb128	8
      000279 54 49 4D 31 5F 4F 43 18911 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      000289 00                   18912 	.db	0
      00028A 00 00 00 F5          18913 	.dw	0,245
      00028E 04                   18914 	.uleb128	4
      00028F 02                   18915 	.db	2
      000290 91                   18916 	.db	145
      000291 09                   18917 	.sleb128	9
      000292 54 49 4D 31 5F 4F 43 18918 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      0002A2 00                   18919 	.db	0
      0002A3 00 00 00 F5          18920 	.dw	0,245
      0002A7 04                   18921 	.uleb128	4
      0002A8 02                   18922 	.db	2
      0002A9 91                   18923 	.db	145
      0002AA 0A                   18924 	.sleb128	10
      0002AB 54 49 4D 31 5F 4F 43 18925 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      0002BC 00                   18926 	.db	0
      0002BD 00 00 00 F5          18927 	.dw	0,245
      0002C1 00                   18928 	.uleb128	0
      0002C2 03                   18929 	.uleb128	3
      0002C3 00 00 03 A0          18930 	.dw	0,928
      0002C7 54 49 4D 31 5F 4F 43 18931 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      0002D3 00                   18932 	.db	0
      0002D4 00 00r03rC0          18933 	.dw	0,(_TIM1_OC3Init)
      0002D8 00 00r05r23          18934 	.dw	0,(XG$TIM1_OC3Init$0$0+1)
      0002DC 01                   18935 	.db	1
      0002DD 00 00r29r54          18936 	.dw	0,(Ldebug_loc_start+10580)
      0002E1 04                   18937 	.uleb128	4
      0002E2 02                   18938 	.db	2
      0002E3 91                   18939 	.db	145
      0002E4 02                   18940 	.sleb128	2
      0002E5 54 49 4D 31 5F 4F 43 18941 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      0002F0 00                   18942 	.db	0
      0002F1 00 00 00 F5          18943 	.dw	0,245
      0002F5 04                   18944 	.uleb128	4
      0002F6 02                   18945 	.db	2
      0002F7 91                   18946 	.db	145
      0002F8 03                   18947 	.sleb128	3
      0002F9 54 49 4D 31 5F 4F 75 18948 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      000309 00                   18949 	.db	0
      00030A 00 00 00 F5          18950 	.dw	0,245
      00030E 04                   18951 	.uleb128	4
      00030F 02                   18952 	.db	2
      000310 91                   18953 	.db	145
      000311 04                   18954 	.sleb128	4
      000312 54 49 4D 31 5F 4F 75 18955 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      000323 00                   18956 	.db	0
      000324 00 00 00 F5          18957 	.dw	0,245
      000328 04                   18958 	.uleb128	4
      000329 02                   18959 	.db	2
      00032A 91                   18960 	.db	145
      00032B 05                   18961 	.sleb128	5
      00032C 54 49 4D 31 5F 50 75 18962 	.ascii "TIM1_Pulse"
             6C 73 65
      000336 00                   18963 	.db	0
      000337 00 00 00 E5          18964 	.dw	0,229
      00033B 04                   18965 	.uleb128	4
      00033C 02                   18966 	.db	2
      00033D 91                   18967 	.db	145
      00033E 07                   18968 	.sleb128	7
      00033F 54 49 4D 31 5F 4F 43 18969 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00034E 00                   18970 	.db	0
      00034F 00 00 00 F5          18971 	.dw	0,245
      000353 04                   18972 	.uleb128	4
      000354 02                   18973 	.db	2
      000355 91                   18974 	.db	145
      000356 08                   18975 	.sleb128	8
      000357 54 49 4D 31 5F 4F 43 18976 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      000367 00                   18977 	.db	0
      000368 00 00 00 F5          18978 	.dw	0,245
      00036C 04                   18979 	.uleb128	4
      00036D 02                   18980 	.db	2
      00036E 91                   18981 	.db	145
      00036F 09                   18982 	.sleb128	9
      000370 54 49 4D 31 5F 4F 43 18983 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      000380 00                   18984 	.db	0
      000381 00 00 00 F5          18985 	.dw	0,245
      000385 04                   18986 	.uleb128	4
      000386 02                   18987 	.db	2
      000387 91                   18988 	.db	145
      000388 0A                   18989 	.sleb128	10
      000389 54 49 4D 31 5F 4F 43 18990 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      00039A 00                   18991 	.db	0
      00039B 00 00 00 F5          18992 	.dw	0,245
      00039F 00                   18993 	.uleb128	0
      0003A0 03                   18994 	.uleb128	3
      0003A1 00 00 04 43          18995 	.dw	0,1091
      0003A5 54 49 4D 31 5F 4F 43 18996 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      0003B1 00                   18997 	.db	0
      0003B2 00 00r05r23          18998 	.dw	0,(_TIM1_OC4Init)
      0003B6 00 00r06r10          18999 	.dw	0,(XG$TIM1_OC4Init$0$0+1)
      0003BA 01                   19000 	.db	1
      0003BB 00 00r27rA8          19001 	.dw	0,(Ldebug_loc_start+10152)
      0003BF 04                   19002 	.uleb128	4
      0003C0 02                   19003 	.db	2
      0003C1 91                   19004 	.db	145
      0003C2 02                   19005 	.sleb128	2
      0003C3 54 49 4D 31 5F 4F 43 19006 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      0003CE 00                   19007 	.db	0
      0003CF 00 00 00 F5          19008 	.dw	0,245
      0003D3 04                   19009 	.uleb128	4
      0003D4 02                   19010 	.db	2
      0003D5 91                   19011 	.db	145
      0003D6 03                   19012 	.sleb128	3
      0003D7 54 49 4D 31 5F 4F 75 19013 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      0003E7 00                   19014 	.db	0
      0003E8 00 00 00 F5          19015 	.dw	0,245
      0003EC 04                   19016 	.uleb128	4
      0003ED 02                   19017 	.db	2
      0003EE 91                   19018 	.db	145
      0003EF 04                   19019 	.sleb128	4
      0003F0 54 49 4D 31 5F 50 75 19020 	.ascii "TIM1_Pulse"
             6C 73 65
      0003FA 00                   19021 	.db	0
      0003FB 00 00 00 E5          19022 	.dw	0,229
      0003FF 04                   19023 	.uleb128	4
      000400 02                   19024 	.db	2
      000401 91                   19025 	.db	145
      000402 06                   19026 	.sleb128	6
      000403 54 49 4D 31 5F 4F 43 19027 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000412 00                   19028 	.db	0
      000413 00 00 00 F5          19029 	.dw	0,245
      000417 04                   19030 	.uleb128	4
      000418 02                   19031 	.db	2
      000419 91                   19032 	.db	145
      00041A 07                   19033 	.sleb128	7
      00041B 54 49 4D 31 5F 4F 43 19034 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      00042B 00                   19035 	.db	0
      00042C 00 00 00 F5          19036 	.dw	0,245
      000430 06                   19037 	.uleb128	6
      000431 00 00r05rF6          19038 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$348)
      000435 00 00r05rFB          19039 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$350)
      000439 06                   19040 	.uleb128	6
      00043A 00 00r05rFE          19041 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$351)
      00043E 00 00r06r03          19042 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$353)
      000442 00                   19043 	.uleb128	0
      000443 03                   19044 	.uleb128	3
      000444 00 00 04 F5          19045 	.dw	0,1269
      000448 54 49 4D 31 5F 42 44 19046 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      000457 00                   19047 	.db	0
      000458 00 00r06r10          19048 	.dw	0,(_TIM1_BDTRConfig)
      00045C 00 00r06rD6          19049 	.dw	0,(XG$TIM1_BDTRConfig$0$0+1)
      000460 01                   19050 	.db	1
      000461 00 00r25rC0          19051 	.dw	0,(Ldebug_loc_start+9664)
      000465 04                   19052 	.uleb128	4
      000466 02                   19053 	.db	2
      000467 91                   19054 	.db	145
      000468 02                   19055 	.sleb128	2
      000469 54 49 4D 31 5F 4F 53 19056 	.ascii "TIM1_OSSIState"
             53 49 53 74 61 74 65
      000477 00                   19057 	.db	0
      000478 00 00 00 F5          19058 	.dw	0,245
      00047C 04                   19059 	.uleb128	4
      00047D 02                   19060 	.db	2
      00047E 91                   19061 	.db	145
      00047F 03                   19062 	.sleb128	3
      000480 54 49 4D 31 5F 4C 6F 19063 	.ascii "TIM1_LockLevel"
             63 6B 4C 65 76 65 6C
      00048E 00                   19064 	.db	0
      00048F 00 00 00 F5          19065 	.dw	0,245
      000493 04                   19066 	.uleb128	4
      000494 02                   19067 	.db	2
      000495 91                   19068 	.db	145
      000496 04                   19069 	.sleb128	4
      000497 54 49 4D 31 5F 44 65 19070 	.ascii "TIM1_DeadTime"
             61 64 54 69 6D 65
      0004A4 00                   19071 	.db	0
      0004A5 00 00 00 F5          19072 	.dw	0,245
      0004A9 04                   19073 	.uleb128	4
      0004AA 02                   19074 	.db	2
      0004AB 91                   19075 	.db	145
      0004AC 05                   19076 	.sleb128	5
      0004AD 54 49 4D 31 5F 42 72 19077 	.ascii "TIM1_Break"
             65 61 6B
      0004B7 00                   19078 	.db	0
      0004B8 00 00 00 F5          19079 	.dw	0,245
      0004BC 04                   19080 	.uleb128	4
      0004BD 02                   19081 	.db	2
      0004BE 91                   19082 	.db	145
      0004BF 06                   19083 	.sleb128	6
      0004C0 54 49 4D 31 5F 42 72 19084 	.ascii "TIM1_BreakPolarity"
             65 61 6B 50 6F 6C 61
             72 69 74 79
      0004D2 00                   19085 	.db	0
      0004D3 00 00 00 F5          19086 	.dw	0,245
      0004D7 04                   19087 	.uleb128	4
      0004D8 02                   19088 	.db	2
      0004D9 91                   19089 	.db	145
      0004DA 07                   19090 	.sleb128	7
      0004DB 54 49 4D 31 5F 41 75 19091 	.ascii "TIM1_AutomaticOutput"
             74 6F 6D 61 74 69 63
             4F 75 74 70 75 74
      0004EF 00                   19092 	.db	0
      0004F0 00 00 00 F5          19093 	.dw	0,245
      0004F4 00                   19094 	.uleb128	0
      0004F5 03                   19095 	.uleb128	3
      0004F6 00 00 05 AD          19096 	.dw	0,1453
      0004FA 54 49 4D 31 5F 49 43 19097 	.ascii "TIM1_ICInit"
             49 6E 69 74
      000505 00                   19098 	.db	0
      000506 00 00r06rD6          19099 	.dw	0,(_TIM1_ICInit)
      00050A 00 00r08r27          19100 	.dw	0,(XG$TIM1_ICInit$0$0+1)
      00050E 01                   19101 	.db	1
      00050F 00 00r22r94          19102 	.dw	0,(Ldebug_loc_start+8852)
      000513 04                   19103 	.uleb128	4
      000514 02                   19104 	.db	2
      000515 91                   19105 	.db	145
      000516 02                   19106 	.sleb128	2
      000517 54 49 4D 31 5F 43 68 19107 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      000523 00                   19108 	.db	0
      000524 00 00 00 F5          19109 	.dw	0,245
      000528 04                   19110 	.uleb128	4
      000529 02                   19111 	.db	2
      00052A 91                   19112 	.db	145
      00052B 03                   19113 	.sleb128	3
      00052C 54 49 4D 31 5F 49 43 19114 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      00053B 00                   19115 	.db	0
      00053C 00 00 00 F5          19116 	.dw	0,245
      000540 04                   19117 	.uleb128	4
      000541 02                   19118 	.db	2
      000542 91                   19119 	.db	145
      000543 04                   19120 	.sleb128	4
      000544 54 49 4D 31 5F 49 43 19121 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000554 00                   19122 	.db	0
      000555 00 00 00 F5          19123 	.dw	0,245
      000559 04                   19124 	.uleb128	4
      00055A 02                   19125 	.db	2
      00055B 91                   19126 	.db	145
      00055C 05                   19127 	.sleb128	5
      00055D 54 49 4D 31 5F 49 43 19128 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      00056D 00                   19129 	.db	0
      00056E 00 00 00 F5          19130 	.dw	0,245
      000572 04                   19131 	.uleb128	4
      000573 02                   19132 	.db	2
      000574 91                   19133 	.db	145
      000575 06                   19134 	.sleb128	6
      000576 54 49 4D 31 5F 49 43 19135 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      000583 00                   19136 	.db	0
      000584 00 00 00 F5          19137 	.dw	0,245
      000588 06                   19138 	.uleb128	6
      000589 00 00r07rB8          19139 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$462)
      00058D 00 00r07rCD          19140 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$471)
      000591 06                   19141 	.uleb128	6
      000592 00 00r07rD8          19142 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$473)
      000596 00 00r07rED          19143 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$482)
      00059A 06                   19144 	.uleb128	6
      00059B 00 00r07rF8          19145 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$484)
      00059F 00 00r08r0D          19146 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$493)
      0005A3 06                   19147 	.uleb128	6
      0005A4 00 00r08r10          19148 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$494)
      0005A8 00 00r08r25          19149 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$503)
      0005AC 00                   19150 	.uleb128	0
      0005AD 03                   19151 	.uleb128	3
      0005AE 00 00 06 A2          19152 	.dw	0,1698
      0005B2 54 49 4D 31 5F 50 57 19153 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      0005C1 00                   19154 	.db	0
      0005C2 00 00r08r27          19155 	.dw	0,(_TIM1_PWMIConfig)
      0005C6 00 00r09r5B          19156 	.dw	0,(XG$TIM1_PWMIConfig$0$0+1)
      0005CA 01                   19157 	.db	1
      0005CB 00 00r1FrC8          19158 	.dw	0,(Ldebug_loc_start+8136)
      0005CF 04                   19159 	.uleb128	4
      0005D0 02                   19160 	.db	2
      0005D1 91                   19161 	.db	145
      0005D2 02                   19162 	.sleb128	2
      0005D3 54 49 4D 31 5F 43 68 19163 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      0005DF 00                   19164 	.db	0
      0005E0 00 00 00 F5          19165 	.dw	0,245
      0005E4 04                   19166 	.uleb128	4
      0005E5 02                   19167 	.db	2
      0005E6 91                   19168 	.db	145
      0005E7 03                   19169 	.sleb128	3
      0005E8 54 49 4D 31 5F 49 43 19170 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0005F7 00                   19171 	.db	0
      0005F8 00 00 00 F5          19172 	.dw	0,245
      0005FC 04                   19173 	.uleb128	4
      0005FD 02                   19174 	.db	2
      0005FE 91                   19175 	.db	145
      0005FF 04                   19176 	.sleb128	4
      000600 54 49 4D 31 5F 49 43 19177 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000610 00                   19178 	.db	0
      000611 00 00 00 F5          19179 	.dw	0,245
      000615 04                   19180 	.uleb128	4
      000616 02                   19181 	.db	2
      000617 91                   19182 	.db	145
      000618 05                   19183 	.sleb128	5
      000619 54 49 4D 31 5F 49 43 19184 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      000629 00                   19185 	.db	0
      00062A 00 00 00 F5          19186 	.dw	0,245
      00062E 04                   19187 	.uleb128	4
      00062F 02                   19188 	.db	2
      000630 91                   19189 	.db	145
      000631 06                   19190 	.sleb128	6
      000632 54 49 4D 31 5F 49 43 19191 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      00063F 00                   19192 	.db	0
      000640 00 00 00 F5          19193 	.dw	0,245
      000644 06                   19194 	.uleb128	6
      000645 00 00r08rDF          19195 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$548)
      000649 00 00r08rE3          19196 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$550)
      00064D 06                   19197 	.uleb128	6
      00064E 00 00r08rE6          19198 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$551)
      000652 00 00r08rE8          19199 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$553)
      000656 06                   19200 	.uleb128	6
      000657 00 00r08rF0          19201 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$555)
      00065B 00 00r08rF4          19202 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$557)
      00065F 06                   19203 	.uleb128	6
      000660 00 00r08rF7          19204 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$558)
      000664 00 00r08rFB          19205 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$560)
      000668 06                   19206 	.uleb128	6
      000669 00 00r09r02          19207 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$562)
      00066D 00 00r09r2C          19208 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$579)
      000671 06                   19209 	.uleb128	6
      000672 00 00r09r2F          19210 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$580)
      000676 00 00r09r59          19211 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$597)
      00067A 07                   19212 	.uleb128	7
      00067B 02                   19213 	.db	2
      00067C 91                   19214 	.db	145
      00067D 7E                   19215 	.sleb128	-2
      00067E 69 63 70 6F 6C 61 72 19216 	.ascii "icpolarity"
             69 74 79
      000688 00                   19217 	.db	0
      000689 00 00 00 F5          19218 	.dw	0,245
      00068D 07                   19219 	.uleb128	7
      00068E 02                   19220 	.db	2
      00068F 91                   19221 	.db	145
      000690 7F                   19222 	.sleb128	-1
      000691 69 63 73 65 6C 65 63 19223 	.ascii "icselection"
             74 69 6F 6E
      00069C 00                   19224 	.db	0
      00069D 00 00 00 F5          19225 	.dw	0,245
      0006A1 00                   19226 	.uleb128	0
      0006A2 03                   19227 	.uleb128	3
      0006A3 00 00 06 E1          19228 	.dw	0,1761
      0006A7 54 49 4D 31 5F 43 6D 19229 	.ascii "TIM1_Cmd"
             64
      0006AF 00                   19230 	.db	0
      0006B0 00 00r09r5B          19231 	.dw	0,(_TIM1_Cmd)
      0006B4 00 00r09r91          19232 	.dw	0,(XG$TIM1_Cmd$0$0+1)
      0006B8 01                   19233 	.db	1
      0006B9 00 00r1Fr60          19234 	.dw	0,(Ldebug_loc_start+8032)
      0006BD 04                   19235 	.uleb128	4
      0006BE 02                   19236 	.db	2
      0006BF 91                   19237 	.db	145
      0006C0 02                   19238 	.sleb128	2
      0006C1 4E 65 77 53 74 61 74 19239 	.ascii "NewState"
             65
      0006C9 00                   19240 	.db	0
      0006CA 00 00 00 F5          19241 	.dw	0,245
      0006CE 06                   19242 	.uleb128	6
      0006CF 00 00r09r83          19243 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$614)
      0006D3 00 00r09r88          19244 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$616)
      0006D7 06                   19245 	.uleb128	6
      0006D8 00 00r09r8B          19246 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$617)
      0006DC 00 00r09r90          19247 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$619)
      0006E0 00                   19248 	.uleb128	0
      0006E1 03                   19249 	.uleb128	3
      0006E2 00 00 07 2B          19250 	.dw	0,1835
      0006E6 54 49 4D 31 5F 43 74 19251 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      0006F9 00                   19252 	.db	0
      0006FA 00 00r09r91          19253 	.dw	0,(_TIM1_CtrlPWMOutputs)
      0006FE 00 00r09rC7          19254 	.dw	0,(XG$TIM1_CtrlPWMOutputs$0$0+1)
      000702 01                   19255 	.db	1
      000703 00 00r1ErF8          19256 	.dw	0,(Ldebug_loc_start+7928)
      000707 04                   19257 	.uleb128	4
      000708 02                   19258 	.db	2
      000709 91                   19259 	.db	145
      00070A 02                   19260 	.sleb128	2
      00070B 4E 65 77 53 74 61 74 19261 	.ascii "NewState"
             65
      000713 00                   19262 	.db	0
      000714 00 00 00 F5          19263 	.dw	0,245
      000718 06                   19264 	.uleb128	6
      000719 00 00r09rB9          19265 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$635)
      00071D 00 00r09rBE          19266 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$637)
      000721 06                   19267 	.uleb128	6
      000722 00 00r09rC1          19268 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$638)
      000726 00 00r09rC6          19269 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$640)
      00072A 00                   19270 	.uleb128	0
      00072B 03                   19271 	.uleb128	3
      00072C 00 00 07 7F          19272 	.dw	0,1919
      000730 54 49 4D 31 5F 49 54 19273 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      00073D 00                   19274 	.db	0
      00073E 00 00r09rC7          19275 	.dw	0,(_TIM1_ITConfig)
      000742 00 00r0Ar1C          19276 	.dw	0,(XG$TIM1_ITConfig$0$0+1)
      000746 01                   19277 	.db	1
      000747 00 00r1Er18          19278 	.dw	0,(Ldebug_loc_start+7704)
      00074B 04                   19279 	.uleb128	4
      00074C 02                   19280 	.db	2
      00074D 91                   19281 	.db	145
      00074E 02                   19282 	.sleb128	2
      00074F 54 49 4D 31 5F 49 54 19283 	.ascii "TIM1_IT"
      000756 00                   19284 	.db	0
      000757 00 00 00 F5          19285 	.dw	0,245
      00075B 04                   19286 	.uleb128	4
      00075C 02                   19287 	.db	2
      00075D 91                   19288 	.db	145
      00075E 03                   19289 	.sleb128	3
      00075F 4E 65 77 53 74 61 74 19290 	.ascii "NewState"
             65
      000767 00                   19291 	.db	0
      000768 00 00 00 F5          19292 	.dw	0,245
      00076C 06                   19293 	.uleb128	6
      00076D 00 00r0Ar06          19294 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$664)
      000771 00 00r0Ar0B          19295 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$666)
      000775 06                   19296 	.uleb128	6
      000776 00 00r0Ar0E          19297 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$667)
      00077A 00 00r0Ar1A          19298 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$671)
      00077E 00                   19299 	.uleb128	0
      00077F 02                   19300 	.uleb128	2
      000780 54 49 4D 31 5F 49 6E 19301 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      000798 00                   19302 	.db	0
      000799 00 00r0Ar1C          19303 	.dw	0,(_TIM1_InternalClockConfig)
      00079D 00 00r0Ar25          19304 	.dw	0,(XG$TIM1_InternalClockConfig$0$0+1)
      0007A1 01                   19305 	.db	1
      0007A2 00 00r1Er04          19306 	.dw	0,(Ldebug_loc_start+7684)
      0007A6 03                   19307 	.uleb128	3
      0007A7 00 00 08 20          19308 	.dw	0,2080
      0007AB 54 49 4D 31 5F 45 54 19309 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      0007C3 00                   19310 	.db	0
      0007C4 00 00r0Ar25          19311 	.dw	0,(_TIM1_ETRClockMode1Config)
      0007C8 00 00r0Ar8E          19312 	.dw	0,(XG$TIM1_ETRClockMode1Config$0$0+1)
      0007CC 01                   19313 	.db	1
      0007CD 00 00r1Dr00          19314 	.dw	0,(Ldebug_loc_start+7424)
      0007D1 04                   19315 	.uleb128	4
      0007D2 02                   19316 	.db	2
      0007D3 91                   19317 	.db	145
      0007D4 02                   19318 	.sleb128	2
      0007D5 54 49 4D 31 5F 45 78 19319 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      0007E9 00                   19320 	.db	0
      0007EA 00 00 00 F5          19321 	.dw	0,245
      0007EE 04                   19322 	.uleb128	4
      0007EF 02                   19323 	.db	2
      0007F0 91                   19324 	.db	145
      0007F1 03                   19325 	.sleb128	3
      0007F2 54 49 4D 31 5F 45 78 19326 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      000805 00                   19327 	.db	0
      000806 00 00 00 F5          19328 	.dw	0,245
      00080A 04                   19329 	.uleb128	4
      00080B 02                   19330 	.db	2
      00080C 91                   19331 	.db	145
      00080D 04                   19332 	.sleb128	4
      00080E 45 78 74 54 52 47 46 19333 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      00081A 00                   19334 	.db	0
      00081B 00 00 00 F5          19335 	.dw	0,245
      00081F 00                   19336 	.uleb128	0
      000820 03                   19337 	.uleb128	3
      000821 00 00 08 9A          19338 	.dw	0,2202
      000825 54 49 4D 31 5F 45 54 19339 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      00083D 00                   19340 	.db	0
      00083E 00 00r0Ar8E          19341 	.dw	0,(_TIM1_ETRClockMode2Config)
      000842 00 00r0ArF5          19342 	.dw	0,(XG$TIM1_ETRClockMode2Config$0$0+1)
      000846 01                   19343 	.db	1
      000847 00 00r1BrFC          19344 	.dw	0,(Ldebug_loc_start+7164)
      00084B 04                   19345 	.uleb128	4
      00084C 02                   19346 	.db	2
      00084D 91                   19347 	.db	145
      00084E 02                   19348 	.sleb128	2
      00084F 54 49 4D 31 5F 45 78 19349 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      000863 00                   19350 	.db	0
      000864 00 00 00 F5          19351 	.dw	0,245
      000868 04                   19352 	.uleb128	4
      000869 02                   19353 	.db	2
      00086A 91                   19354 	.db	145
      00086B 03                   19355 	.sleb128	3
      00086C 54 49 4D 31 5F 45 78 19356 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      00087F 00                   19357 	.db	0
      000880 00 00 00 F5          19358 	.dw	0,245
      000884 04                   19359 	.uleb128	4
      000885 02                   19360 	.db	2
      000886 91                   19361 	.db	145
      000887 04                   19362 	.sleb128	4
      000888 45 78 74 54 52 47 46 19363 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      000894 00                   19364 	.db	0
      000895 00 00 00 F5          19365 	.dw	0,245
      000899 00                   19366 	.uleb128	0
      00089A 03                   19367 	.uleb128	3
      00089B 00 00 09 0A          19368 	.dw	0,2314
      00089F 54 49 4D 31 5F 45 54 19369 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      0008AD 00                   19370 	.db	0
      0008AE 00 00r0ArF5          19371 	.dw	0,(_TIM1_ETRConfig)
      0008B2 00 00r0Br20          19372 	.dw	0,(XG$TIM1_ETRConfig$0$0+1)
      0008B6 01                   19373 	.db	1
      0008B7 00 00r1Br88          19374 	.dw	0,(Ldebug_loc_start+7048)
      0008BB 04                   19375 	.uleb128	4
      0008BC 02                   19376 	.db	2
      0008BD 91                   19377 	.db	145
      0008BE 02                   19378 	.sleb128	2
      0008BF 54 49 4D 31 5F 45 78 19379 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      0008D3 00                   19380 	.db	0
      0008D4 00 00 00 F5          19381 	.dw	0,245
      0008D8 04                   19382 	.uleb128	4
      0008D9 02                   19383 	.db	2
      0008DA 91                   19384 	.db	145
      0008DB 03                   19385 	.sleb128	3
      0008DC 54 49 4D 31 5F 45 78 19386 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      0008EF 00                   19387 	.db	0
      0008F0 00 00 00 F5          19388 	.dw	0,245
      0008F4 04                   19389 	.uleb128	4
      0008F5 02                   19390 	.db	2
      0008F6 91                   19391 	.db	145
      0008F7 04                   19392 	.sleb128	4
      0008F8 45 78 74 54 52 47 46 19393 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      000904 00                   19394 	.db	0
      000905 00 00 00 F5          19395 	.dw	0,245
      000909 00                   19396 	.uleb128	0
      00090A 03                   19397 	.uleb128	3
      00090B 00 00 09 96          19398 	.dw	0,2454
      00090F 54 49 4D 31 5F 54 49 19399 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      00092A 00                   19400 	.db	0
      00092B 00 00r0Br20          19401 	.dw	0,(_TIM1_TIxExternalClockConfig)
      00092F 00 00r0BrC4          19402 	.dw	0,(XG$TIM1_TIxExternalClockConfig$0$0+1)
      000933 01                   19403 	.db	1
      000934 00 00r19rDC          19404 	.dw	0,(Ldebug_loc_start+6620)
      000938 04                   19405 	.uleb128	4
      000939 02                   19406 	.db	2
      00093A 91                   19407 	.db	145
      00093B 02                   19408 	.sleb128	2
      00093C 54 49 4D 31 5F 54 49 19409 	.ascii "TIM1_TIxExternalCLKSource"
             78 45 78 74 65 72 6E
             61 6C 43 4C 4B 53 6F
             75 72 63 65
      000955 00                   19410 	.db	0
      000956 00 00 00 F5          19411 	.dw	0,245
      00095A 04                   19412 	.uleb128	4
      00095B 02                   19413 	.db	2
      00095C 91                   19414 	.db	145
      00095D 03                   19415 	.sleb128	3
      00095E 54 49 4D 31 5F 49 43 19416 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      00096D 00                   19417 	.db	0
      00096E 00 00 00 F5          19418 	.dw	0,245
      000972 04                   19419 	.uleb128	4
      000973 02                   19420 	.db	2
      000974 91                   19421 	.db	145
      000975 04                   19422 	.sleb128	4
      000976 49 43 46 69 6C 74 65 19423 	.ascii "ICFilter"
             72
      00097E 00                   19424 	.db	0
      00097F 00 00 00 F5          19425 	.dw	0,245
      000983 06                   19426 	.uleb128	6
      000984 00 00r0Br96          19427 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$785)
      000988 00 00r0BrA3          19428 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$791)
      00098C 06                   19429 	.uleb128	6
      00098D 00 00r0BrA6          19430 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$792)
      000991 00 00r0BrB3          19431 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$798)
      000995 00                   19432 	.uleb128	0
      000996 03                   19433 	.uleb128	3
      000997 00 00 09 E1          19434 	.dw	0,2529
      00099B 54 49 4D 31 5F 53 65 19435 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      0009B2 00                   19436 	.db	0
      0009B3 00 00r0BrC4          19437 	.dw	0,(_TIM1_SelectInputTrigger)
      0009B7 00 00r0Cr12          19438 	.dw	0,(XG$TIM1_SelectInputTrigger$0$0+1)
      0009BB 01                   19439 	.db	1
      0009BC 00 00r19r44          19440 	.dw	0,(Ldebug_loc_start+6468)
      0009C0 04                   19441 	.uleb128	4
      0009C1 02                   19442 	.db	2
      0009C2 91                   19443 	.db	145
      0009C3 02                   19444 	.sleb128	2
      0009C4 54 49 4D 31 5F 49 6E 19445 	.ascii "TIM1_InputTriggerSource"
             70 75 74 54 72 69 67
             67 65 72 53 6F 75 72
             63 65
      0009DB 00                   19446 	.db	0
      0009DC 00 00 00 F5          19447 	.dw	0,245
      0009E0 00                   19448 	.uleb128	0
      0009E1 03                   19449 	.uleb128	3
      0009E2 00 00 0A 30          19450 	.dw	0,2608
      0009E6 54 49 4D 31 5F 55 70 19451 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      0009FE 00                   19452 	.db	0
      0009FF 00 00r0Cr12          19453 	.dw	0,(_TIM1_UpdateDisableConfig)
      000A03 00 00r0Cr48          19454 	.dw	0,(XG$TIM1_UpdateDisableConfig$0$0+1)
      000A07 01                   19455 	.db	1
      000A08 00 00r18rDC          19456 	.dw	0,(Ldebug_loc_start+6364)
      000A0C 04                   19457 	.uleb128	4
      000A0D 02                   19458 	.db	2
      000A0E 91                   19459 	.db	145
      000A0F 02                   19460 	.sleb128	2
      000A10 4E 65 77 53 74 61 74 19461 	.ascii "NewState"
             65
      000A18 00                   19462 	.db	0
      000A19 00 00 00 F5          19463 	.dw	0,245
      000A1D 06                   19464 	.uleb128	6
      000A1E 00 00r0Cr3A          19465 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$837)
      000A22 00 00r0Cr3F          19466 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$839)
      000A26 06                   19467 	.uleb128	6
      000A27 00 00r0Cr42          19468 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$840)
      000A2B 00 00r0Cr47          19469 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$842)
      000A2F 00                   19470 	.uleb128	0
      000A30 03                   19471 	.uleb128	3
      000A31 00 00 0A 88          19472 	.dw	0,2696
      000A35 54 49 4D 31 5F 55 70 19473 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      000A4D 00                   19474 	.db	0
      000A4E 00 00r0Cr48          19475 	.dw	0,(_TIM1_UpdateRequestConfig)
      000A52 00 00r0Cr7E          19476 	.dw	0,(XG$TIM1_UpdateRequestConfig$0$0+1)
      000A56 01                   19477 	.db	1
      000A57 00 00r18r74          19478 	.dw	0,(Ldebug_loc_start+6260)
      000A5B 04                   19479 	.uleb128	4
      000A5C 02                   19480 	.db	2
      000A5D 91                   19481 	.db	145
      000A5E 02                   19482 	.sleb128	2
      000A5F 54 49 4D 31 5F 55 70 19483 	.ascii "TIM1_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      000A70 00                   19484 	.db	0
      000A71 00 00 00 F5          19485 	.dw	0,245
      000A75 06                   19486 	.uleb128	6
      000A76 00 00r0Cr70          19487 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$858)
      000A7A 00 00r0Cr75          19488 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$860)
      000A7E 06                   19489 	.uleb128	6
      000A7F 00 00r0Cr78          19490 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$861)
      000A83 00 00r0Cr7D          19491 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$863)
      000A87 00                   19492 	.uleb128	0
      000A88 03                   19493 	.uleb128	3
      000A89 00 00 0A D4          19494 	.dw	0,2772
      000A8D 54 49 4D 31 5F 53 65 19495 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      000AA2 00                   19496 	.db	0
      000AA3 00 00r0Cr7E          19497 	.dw	0,(_TIM1_SelectHallSensor)
      000AA7 00 00r0CrB4          19498 	.dw	0,(XG$TIM1_SelectHallSensor$0$0+1)
      000AAB 01                   19499 	.db	1
      000AAC 00 00r18r0C          19500 	.dw	0,(Ldebug_loc_start+6156)
      000AB0 04                   19501 	.uleb128	4
      000AB1 02                   19502 	.db	2
      000AB2 91                   19503 	.db	145
      000AB3 02                   19504 	.sleb128	2
      000AB4 4E 65 77 53 74 61 74 19505 	.ascii "NewState"
             65
      000ABC 00                   19506 	.db	0
      000ABD 00 00 00 F5          19507 	.dw	0,245
      000AC1 06                   19508 	.uleb128	6
      000AC2 00 00r0CrA6          19509 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$879)
      000AC6 00 00r0CrAB          19510 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$881)
      000ACA 06                   19511 	.uleb128	6
      000ACB 00 00r0CrAE          19512 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$882)
      000ACF 00 00r0CrB3          19513 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$884)
      000AD3 00                   19514 	.uleb128	0
      000AD4 03                   19515 	.uleb128	3
      000AD5 00 00 0B 25          19516 	.dw	0,2853
      000AD9 54 49 4D 31 5F 53 65 19517 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      000AF0 00                   19518 	.db	0
      000AF1 00 00r0CrB4          19519 	.dw	0,(_TIM1_SelectOnePulseMode)
      000AF5 00 00r0CrEA          19520 	.dw	0,(XG$TIM1_SelectOnePulseMode$0$0+1)
      000AF9 01                   19521 	.db	1
      000AFA 00 00r17rA4          19522 	.dw	0,(Ldebug_loc_start+6052)
      000AFE 04                   19523 	.uleb128	4
      000AFF 02                   19524 	.db	2
      000B00 91                   19525 	.db	145
      000B01 02                   19526 	.sleb128	2
      000B02 54 49 4D 31 5F 4F 50 19527 	.ascii "TIM1_OPMode"
             4D 6F 64 65
      000B0D 00                   19528 	.db	0
      000B0E 00 00 00 F5          19529 	.dw	0,245
      000B12 06                   19530 	.uleb128	6
      000B13 00 00r0CrDC          19531 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$900)
      000B17 00 00r0CrE1          19532 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$902)
      000B1B 06                   19533 	.uleb128	6
      000B1C 00 00r0CrE4          19534 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$903)
      000B20 00 00r0CrE9          19535 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$905)
      000B24 00                   19536 	.uleb128	0
      000B25 03                   19537 	.uleb128	3
      000B26 00 00 0B 69          19538 	.dw	0,2921
      000B2A 54 49 4D 31 5F 53 65 19539 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      000B42 00                   19540 	.db	0
      000B43 00 00r0CrEA          19541 	.dw	0,(_TIM1_SelectOutputTrigger)
      000B47 00 00r0Dr41          19542 	.dw	0,(XG$TIM1_SelectOutputTrigger$0$0+1)
      000B4B 01                   19543 	.db	1
      000B4C 00 00r17r00          19544 	.dw	0,(Ldebug_loc_start+5888)
      000B50 04                   19545 	.uleb128	4
      000B51 02                   19546 	.db	2
      000B52 91                   19547 	.db	145
      000B53 02                   19548 	.sleb128	2
      000B54 54 49 4D 31 5F 54 52 19549 	.ascii "TIM1_TRGOSource"
             47 4F 53 6F 75 72 63
             65
      000B63 00                   19550 	.db	0
      000B64 00 00 00 F5          19551 	.dw	0,245
      000B68 00                   19552 	.uleb128	0
      000B69 03                   19553 	.uleb128	3
      000B6A 00 00 0B A8          19554 	.dw	0,2984
      000B6E 54 49 4D 31 5F 53 65 19555 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      000B82 00                   19556 	.db	0
      000B83 00 00r0Dr41          19557 	.dw	0,(_TIM1_SelectSlaveMode)
      000B87 00 00r0Dr7F          19558 	.dw	0,(XG$TIM1_SelectSlaveMode$0$0+1)
      000B8B 01                   19559 	.db	1
      000B8C 00 00r16r74          19560 	.dw	0,(Ldebug_loc_start+5748)
      000B90 04                   19561 	.uleb128	4
      000B91 02                   19562 	.db	2
      000B92 91                   19563 	.db	145
      000B93 02                   19564 	.sleb128	2
      000B94 54 49 4D 31 5F 53 6C 19565 	.ascii "TIM1_SlaveMode"
             61 76 65 4D 6F 64 65
      000BA2 00                   19566 	.db	0
      000BA3 00 00 00 F5          19567 	.dw	0,245
      000BA7 00                   19568 	.uleb128	0
      000BA8 03                   19569 	.uleb128	3
      000BA9 00 00 0B F9          19570 	.dw	0,3065
      000BAD 54 49 4D 31 5F 53 65 19571 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      000BC7 00                   19572 	.db	0
      000BC8 00 00r0Dr7F          19573 	.dw	0,(_TIM1_SelectMasterSlaveMode)
      000BCC 00 00r0DrB5          19574 	.dw	0,(XG$TIM1_SelectMasterSlaveMode$0$0+1)
      000BD0 01                   19575 	.db	1
      000BD1 00 00r16r0C          19576 	.dw	0,(Ldebug_loc_start+5644)
      000BD5 04                   19577 	.uleb128	4
      000BD6 02                   19578 	.db	2
      000BD7 91                   19579 	.db	145
      000BD8 02                   19580 	.sleb128	2
      000BD9 4E 65 77 53 74 61 74 19581 	.ascii "NewState"
             65
      000BE1 00                   19582 	.db	0
      000BE2 00 00 00 F5          19583 	.dw	0,245
      000BE6 06                   19584 	.uleb128	6
      000BE7 00 00r0DrA7          19585 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$959)
      000BEB 00 00r0DrAC          19586 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$961)
      000BEF 06                   19587 	.uleb128	6
      000BF0 00 00r0DrAF          19588 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$962)
      000BF4 00 00r0DrB4          19589 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$964)
      000BF8 00                   19590 	.uleb128	0
      000BF9 03                   19591 	.uleb128	3
      000BFA 00 00 0C 97          19592 	.dw	0,3223
      000BFE 54 49 4D 31 5F 45 6E 19593 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      000C19 00                   19594 	.db	0
      000C1A 00 00r0DrB5          19595 	.dw	0,(_TIM1_EncoderInterfaceConfig)
      000C1E 00 00r0Er67          19596 	.dw	0,(XG$TIM1_EncoderInterfaceConfig$0$0+1)
      000C22 01                   19597 	.db	1
      000C23 00 00r14rE4          19598 	.dw	0,(Ldebug_loc_start+5348)
      000C27 04                   19599 	.uleb128	4
      000C28 02                   19600 	.db	2
      000C29 91                   19601 	.db	145
      000C2A 02                   19602 	.sleb128	2
      000C2B 54 49 4D 31 5F 45 6E 19603 	.ascii "TIM1_EncoderMode"
             63 6F 64 65 72 4D 6F
             64 65
      000C3B 00                   19604 	.db	0
      000C3C 00 00 00 F5          19605 	.dw	0,245
      000C40 04                   19606 	.uleb128	4
      000C41 02                   19607 	.db	2
      000C42 91                   19608 	.db	145
      000C43 03                   19609 	.sleb128	3
      000C44 54 49 4D 31 5F 49 43 19610 	.ascii "TIM1_IC1Polarity"
             31 50 6F 6C 61 72 69
             74 79
      000C54 00                   19611 	.db	0
      000C55 00 00 00 F5          19612 	.dw	0,245
      000C59 04                   19613 	.uleb128	4
      000C5A 02                   19614 	.db	2
      000C5B 91                   19615 	.db	145
      000C5C 04                   19616 	.sleb128	4
      000C5D 54 49 4D 31 5F 49 43 19617 	.ascii "TIM1_IC2Polarity"
             32 50 6F 6C 61 72 69
             74 79
      000C6D 00                   19618 	.db	0
      000C6E 00 00 00 F5          19619 	.dw	0,245
      000C72 06                   19620 	.uleb128	6
      000C73 00 00r0Er24          19621 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$998)
      000C77 00 00r0Er29          19622 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1000)
      000C7B 06                   19623 	.uleb128	6
      000C7C 00 00r0Er2C          19624 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1001)
      000C80 00 00r0Er31          19625 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1003)
      000C84 06                   19626 	.uleb128	6
      000C85 00 00r0Er3B          19627 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1006)
      000C89 00 00r0Er40          19628 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1008)
      000C8D 06                   19629 	.uleb128	6
      000C8E 00 00r0Er43          19630 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1009)
      000C92 00 00r0Er48          19631 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1011)
      000C96 00                   19632 	.uleb128	0
      000C97 03                   19633 	.uleb128	3
      000C98 00 00 0C EC          19634 	.dw	0,3308
      000C9C 54 49 4D 31 5F 50 72 19635 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      000CB0 00                   19636 	.db	0
      000CB1 00 00r0Er67          19637 	.dw	0,(_TIM1_PrescalerConfig)
      000CB5 00 00r0Er97          19638 	.dw	0,(XG$TIM1_PrescalerConfig$0$0+1)
      000CB9 01                   19639 	.db	1
      000CBA 00 00r14r7C          19640 	.dw	0,(Ldebug_loc_start+5244)
      000CBE 04                   19641 	.uleb128	4
      000CBF 02                   19642 	.db	2
      000CC0 91                   19643 	.db	145
      000CC1 02                   19644 	.sleb128	2
      000CC2 50 72 65 73 63 61 6C 19645 	.ascii "Prescaler"
             65 72
      000CCB 00                   19646 	.db	0
      000CCC 00 00 00 E5          19647 	.dw	0,229
      000CD0 04                   19648 	.uleb128	4
      000CD1 02                   19649 	.db	2
      000CD2 91                   19650 	.db	145
      000CD3 04                   19651 	.sleb128	4
      000CD4 54 49 4D 31 5F 50 53 19652 	.ascii "TIM1_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      000CE6 00                   19653 	.db	0
      000CE7 00 00 00 F5          19654 	.dw	0,245
      000CEB 00                   19655 	.uleb128	0
      000CEC 03                   19656 	.uleb128	3
      000CED 00 00 0D 2F          19657 	.dw	0,3375
      000CF1 54 49 4D 31 5F 43 6F 19658 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      000D07 00                   19659 	.db	0
      000D08 00 00r0Er97          19660 	.dw	0,(_TIM1_CounterModeConfig)
      000D0C 00 00r0ErDC          19661 	.dw	0,(XG$TIM1_CounterModeConfig$0$0+1)
      000D10 01                   19662 	.db	1
      000D11 00 00r13rF0          19663 	.dw	0,(Ldebug_loc_start+5104)
      000D15 04                   19664 	.uleb128	4
      000D16 02                   19665 	.db	2
      000D17 91                   19666 	.db	145
      000D18 02                   19667 	.sleb128	2
      000D19 54 49 4D 31 5F 43 6F 19668 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      000D29 00                   19669 	.db	0
      000D2A 00 00 00 F5          19670 	.dw	0,245
      000D2E 00                   19671 	.uleb128	0
      000D2F 03                   19672 	.uleb128	3
      000D30 00 00 0D 71          19673 	.dw	0,3441
      000D34 54 49 4D 31 5F 46 6F 19674 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      000D48 00                   19675 	.db	0
      000D49 00 00r0ErDC          19676 	.dw	0,(_TIM1_ForcedOC1Config)
      000D4D 00 00r0Fr08          19677 	.dw	0,(XG$TIM1_ForcedOC1Config$0$0+1)
      000D51 01                   19678 	.db	1
      000D52 00 00r13r7C          19679 	.dw	0,(Ldebug_loc_start+4988)
      000D56 04                   19680 	.uleb128	4
      000D57 02                   19681 	.db	2
      000D58 91                   19682 	.db	145
      000D59 02                   19683 	.sleb128	2
      000D5A 54 49 4D 31 5F 46 6F 19684 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000D6B 00                   19685 	.db	0
      000D6C 00 00 00 F5          19686 	.dw	0,245
      000D70 00                   19687 	.uleb128	0
      000D71 03                   19688 	.uleb128	3
      000D72 00 00 0D B3          19689 	.dw	0,3507
      000D76 54 49 4D 31 5F 46 6F 19690 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      000D8A 00                   19691 	.db	0
      000D8B 00 00r0Fr08          19692 	.dw	0,(_TIM1_ForcedOC2Config)
      000D8F 00 00r0Fr34          19693 	.dw	0,(XG$TIM1_ForcedOC2Config$0$0+1)
      000D93 01                   19694 	.db	1
      000D94 00 00r13r08          19695 	.dw	0,(Ldebug_loc_start+4872)
      000D98 04                   19696 	.uleb128	4
      000D99 02                   19697 	.db	2
      000D9A 91                   19698 	.db	145
      000D9B 02                   19699 	.sleb128	2
      000D9C 54 49 4D 31 5F 46 6F 19700 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000DAD 00                   19701 	.db	0
      000DAE 00 00 00 F5          19702 	.dw	0,245
      000DB2 00                   19703 	.uleb128	0
      000DB3 03                   19704 	.uleb128	3
      000DB4 00 00 0D F5          19705 	.dw	0,3573
      000DB8 54 49 4D 31 5F 46 6F 19706 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      000DCC 00                   19707 	.db	0
      000DCD 00 00r0Fr34          19708 	.dw	0,(_TIM1_ForcedOC3Config)
      000DD1 00 00r0Fr60          19709 	.dw	0,(XG$TIM1_ForcedOC3Config$0$0+1)
      000DD5 01                   19710 	.db	1
      000DD6 00 00r12r94          19711 	.dw	0,(Ldebug_loc_start+4756)
      000DDA 04                   19712 	.uleb128	4
      000DDB 02                   19713 	.db	2
      000DDC 91                   19714 	.db	145
      000DDD 02                   19715 	.sleb128	2
      000DDE 54 49 4D 31 5F 46 6F 19716 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000DEF 00                   19717 	.db	0
      000DF0 00 00 00 F5          19718 	.dw	0,245
      000DF4 00                   19719 	.uleb128	0
      000DF5 03                   19720 	.uleb128	3
      000DF6 00 00 0E 37          19721 	.dw	0,3639
      000DFA 54 49 4D 31 5F 46 6F 19722 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      000E0E 00                   19723 	.db	0
      000E0F 00 00r0Fr60          19724 	.dw	0,(_TIM1_ForcedOC4Config)
      000E13 00 00r0Fr8C          19725 	.dw	0,(XG$TIM1_ForcedOC4Config$0$0+1)
      000E17 01                   19726 	.db	1
      000E18 00 00r12r20          19727 	.dw	0,(Ldebug_loc_start+4640)
      000E1C 04                   19728 	.uleb128	4
      000E1D 02                   19729 	.db	2
      000E1E 91                   19730 	.db	145
      000E1F 02                   19731 	.sleb128	2
      000E20 54 49 4D 31 5F 46 6F 19732 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000E31 00                   19733 	.db	0
      000E32 00 00 00 F5          19734 	.dw	0,245
      000E36 00                   19735 	.uleb128	0
      000E37 03                   19736 	.uleb128	3
      000E38 00 00 0E 83          19737 	.dw	0,3715
      000E3C 54 49 4D 31 5F 41 52 19738 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000E51 00                   19739 	.db	0
      000E52 00 00r0Fr8C          19740 	.dw	0,(_TIM1_ARRPreloadConfig)
      000E56 00 00r0FrC2          19741 	.dw	0,(XG$TIM1_ARRPreloadConfig$0$0+1)
      000E5A 01                   19742 	.db	1
      000E5B 00 00r11rB8          19743 	.dw	0,(Ldebug_loc_start+4536)
      000E5F 04                   19744 	.uleb128	4
      000E60 02                   19745 	.db	2
      000E61 91                   19746 	.db	145
      000E62 02                   19747 	.sleb128	2
      000E63 4E 65 77 53 74 61 74 19748 	.ascii "NewState"
             65
      000E6B 00                   19749 	.db	0
      000E6C 00 00 00 F5          19750 	.dw	0,245
      000E70 06                   19751 	.uleb128	6
      000E71 00 00r0FrB4          19752 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1129)
      000E75 00 00r0FrB9          19753 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1131)
      000E79 06                   19754 	.uleb128	6
      000E7A 00 00r0FrBC          19755 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1132)
      000E7E 00 00r0FrC1          19756 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1134)
      000E82 00                   19757 	.uleb128	0
      000E83 03                   19758 	.uleb128	3
      000E84 00 00 0E C8          19759 	.dw	0,3784
      000E88 54 49 4D 31 5F 53 65 19760 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      000E96 00                   19761 	.db	0
      000E97 00 00r0FrC2          19762 	.dw	0,(_TIM1_SelectCOM)
      000E9B 00 00r0FrF8          19763 	.dw	0,(XG$TIM1_SelectCOM$0$0+1)
      000E9F 01                   19764 	.db	1
      000EA0 00 00r11r50          19765 	.dw	0,(Ldebug_loc_start+4432)
      000EA4 04                   19766 	.uleb128	4
      000EA5 02                   19767 	.db	2
      000EA6 91                   19768 	.db	145
      000EA7 02                   19769 	.sleb128	2
      000EA8 4E 65 77 53 74 61 74 19770 	.ascii "NewState"
             65
      000EB0 00                   19771 	.db	0
      000EB1 00 00 00 F5          19772 	.dw	0,245
      000EB5 06                   19773 	.uleb128	6
      000EB6 00 00r0FrEA          19774 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1150)
      000EBA 00 00r0FrEF          19775 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1152)
      000EBE 06                   19776 	.uleb128	6
      000EBF 00 00r0FrF2          19777 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1153)
      000EC3 00 00r0FrF7          19778 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1155)
      000EC7 00                   19779 	.uleb128	0
      000EC8 03                   19780 	.uleb128	3
      000EC9 00 00 0F 14          19781 	.dw	0,3860
      000ECD 54 49 4D 31 5F 43 43 19782 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      000EE2 00                   19783 	.db	0
      000EE3 00 00r0FrF8          19784 	.dw	0,(_TIM1_CCPreloadControl)
      000EE7 00 00r10r2E          19785 	.dw	0,(XG$TIM1_CCPreloadControl$0$0+1)
      000EEB 01                   19786 	.db	1
      000EEC 00 00r10rE8          19787 	.dw	0,(Ldebug_loc_start+4328)
      000EF0 04                   19788 	.uleb128	4
      000EF1 02                   19789 	.db	2
      000EF2 91                   19790 	.db	145
      000EF3 02                   19791 	.sleb128	2
      000EF4 4E 65 77 53 74 61 74 19792 	.ascii "NewState"
             65
      000EFC 00                   19793 	.db	0
      000EFD 00 00 00 F5          19794 	.dw	0,245
      000F01 06                   19795 	.uleb128	6
      000F02 00 00r10r20          19796 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1171)
      000F06 00 00r10r25          19797 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1173)
      000F0A 06                   19798 	.uleb128	6
      000F0B 00 00r10r28          19799 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1174)
      000F0F 00 00r10r2D          19800 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1176)
      000F13 00                   19801 	.uleb128	0
      000F14 03                   19802 	.uleb128	3
      000F15 00 00 0F 60          19803 	.dw	0,3936
      000F19 54 49 4D 31 5F 4F 43 19804 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000F2E 00                   19805 	.db	0
      000F2F 00 00r10r2E          19806 	.dw	0,(_TIM1_OC1PreloadConfig)
      000F33 00 00r10r64          19807 	.dw	0,(XG$TIM1_OC1PreloadConfig$0$0+1)
      000F37 01                   19808 	.db	1
      000F38 00 00r10r80          19809 	.dw	0,(Ldebug_loc_start+4224)
      000F3C 04                   19810 	.uleb128	4
      000F3D 02                   19811 	.db	2
      000F3E 91                   19812 	.db	145
      000F3F 02                   19813 	.sleb128	2
      000F40 4E 65 77 53 74 61 74 19814 	.ascii "NewState"
             65
      000F48 00                   19815 	.db	0
      000F49 00 00 00 F5          19816 	.dw	0,245
      000F4D 06                   19817 	.uleb128	6
      000F4E 00 00r10r56          19818 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1192)
      000F52 00 00r10r5B          19819 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1194)
      000F56 06                   19820 	.uleb128	6
      000F57 00 00r10r5E          19821 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1195)
      000F5B 00 00r10r63          19822 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1197)
      000F5F 00                   19823 	.uleb128	0
      000F60 03                   19824 	.uleb128	3
      000F61 00 00 0F AC          19825 	.dw	0,4012
      000F65 54 49 4D 31 5F 4F 43 19826 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000F7A 00                   19827 	.db	0
      000F7B 00 00r10r64          19828 	.dw	0,(_TIM1_OC2PreloadConfig)
      000F7F 00 00r10r9A          19829 	.dw	0,(XG$TIM1_OC2PreloadConfig$0$0+1)
      000F83 01                   19830 	.db	1
      000F84 00 00r10r18          19831 	.dw	0,(Ldebug_loc_start+4120)
      000F88 04                   19832 	.uleb128	4
      000F89 02                   19833 	.db	2
      000F8A 91                   19834 	.db	145
      000F8B 02                   19835 	.sleb128	2
      000F8C 4E 65 77 53 74 61 74 19836 	.ascii "NewState"
             65
      000F94 00                   19837 	.db	0
      000F95 00 00 00 F5          19838 	.dw	0,245
      000F99 06                   19839 	.uleb128	6
      000F9A 00 00r10r8C          19840 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1213)
      000F9E 00 00r10r91          19841 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1215)
      000FA2 06                   19842 	.uleb128	6
      000FA3 00 00r10r94          19843 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1216)
      000FA7 00 00r10r99          19844 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1218)
      000FAB 00                   19845 	.uleb128	0
      000FAC 03                   19846 	.uleb128	3
      000FAD 00 00 0F F8          19847 	.dw	0,4088
      000FB1 54 49 4D 31 5F 4F 43 19848 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000FC6 00                   19849 	.db	0
      000FC7 00 00r10r9A          19850 	.dw	0,(_TIM1_OC3PreloadConfig)
      000FCB 00 00r10rD0          19851 	.dw	0,(XG$TIM1_OC3PreloadConfig$0$0+1)
      000FCF 01                   19852 	.db	1
      000FD0 00 00r0FrB0          19853 	.dw	0,(Ldebug_loc_start+4016)
      000FD4 04                   19854 	.uleb128	4
      000FD5 02                   19855 	.db	2
      000FD6 91                   19856 	.db	145
      000FD7 02                   19857 	.sleb128	2
      000FD8 4E 65 77 53 74 61 74 19858 	.ascii "NewState"
             65
      000FE0 00                   19859 	.db	0
      000FE1 00 00 00 F5          19860 	.dw	0,245
      000FE5 06                   19861 	.uleb128	6
      000FE6 00 00r10rC2          19862 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1234)
      000FEA 00 00r10rC7          19863 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1236)
      000FEE 06                   19864 	.uleb128	6
      000FEF 00 00r10rCA          19865 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1237)
      000FF3 00 00r10rCF          19866 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1239)
      000FF7 00                   19867 	.uleb128	0
      000FF8 03                   19868 	.uleb128	3
      000FF9 00 00 10 44          19869 	.dw	0,4164
      000FFD 54 49 4D 31 5F 4F 43 19870 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      001012 00                   19871 	.db	0
      001013 00 00r10rD0          19872 	.dw	0,(_TIM1_OC4PreloadConfig)
      001017 00 00r11r06          19873 	.dw	0,(XG$TIM1_OC4PreloadConfig$0$0+1)
      00101B 01                   19874 	.db	1
      00101C 00 00r0Fr48          19875 	.dw	0,(Ldebug_loc_start+3912)
      001020 04                   19876 	.uleb128	4
      001021 02                   19877 	.db	2
      001022 91                   19878 	.db	145
      001023 02                   19879 	.sleb128	2
      001024 4E 65 77 53 74 61 74 19880 	.ascii "NewState"
             65
      00102C 00                   19881 	.db	0
      00102D 00 00 00 F5          19882 	.dw	0,245
      001031 06                   19883 	.uleb128	6
      001032 00 00r10rF8          19884 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1255)
      001036 00 00r10rFD          19885 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1257)
      00103A 06                   19886 	.uleb128	6
      00103B 00 00r11r00          19887 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1258)
      00103F 00 00r11r05          19888 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1260)
      001043 00                   19889 	.uleb128	0
      001044 03                   19890 	.uleb128	3
      001045 00 00 10 8D          19891 	.dw	0,4237
      001049 54 49 4D 31 5F 4F 43 19892 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      00105B 00                   19893 	.db	0
      00105C 00 00r11r06          19894 	.dw	0,(_TIM1_OC1FastConfig)
      001060 00 00r11r3C          19895 	.dw	0,(XG$TIM1_OC1FastConfig$0$0+1)
      001064 01                   19896 	.db	1
      001065 00 00r0ErE0          19897 	.dw	0,(Ldebug_loc_start+3808)
      001069 04                   19898 	.uleb128	4
      00106A 02                   19899 	.db	2
      00106B 91                   19900 	.db	145
      00106C 02                   19901 	.sleb128	2
      00106D 4E 65 77 53 74 61 74 19902 	.ascii "NewState"
             65
      001075 00                   19903 	.db	0
      001076 00 00 00 F5          19904 	.dw	0,245
      00107A 06                   19905 	.uleb128	6
      00107B 00 00r11r2E          19906 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1276)
      00107F 00 00r11r33          19907 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1278)
      001083 06                   19908 	.uleb128	6
      001084 00 00r11r36          19909 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1279)
      001088 00 00r11r3B          19910 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1281)
      00108C 00                   19911 	.uleb128	0
      00108D 03                   19912 	.uleb128	3
      00108E 00 00 10 D6          19913 	.dw	0,4310
      001092 54 49 4D 31 5F 4F 43 19914 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      0010A4 00                   19915 	.db	0
      0010A5 00 00r11r3C          19916 	.dw	0,(_TIM1_OC2FastConfig)
      0010A9 00 00r11r72          19917 	.dw	0,(XG$TIM1_OC2FastConfig$0$0+1)
      0010AD 01                   19918 	.db	1
      0010AE 00 00r0Er78          19919 	.dw	0,(Ldebug_loc_start+3704)
      0010B2 04                   19920 	.uleb128	4
      0010B3 02                   19921 	.db	2
      0010B4 91                   19922 	.db	145
      0010B5 02                   19923 	.sleb128	2
      0010B6 4E 65 77 53 74 61 74 19924 	.ascii "NewState"
             65
      0010BE 00                   19925 	.db	0
      0010BF 00 00 00 F5          19926 	.dw	0,245
      0010C3 06                   19927 	.uleb128	6
      0010C4 00 00r11r64          19928 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1297)
      0010C8 00 00r11r69          19929 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1299)
      0010CC 06                   19930 	.uleb128	6
      0010CD 00 00r11r6C          19931 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1300)
      0010D1 00 00r11r71          19932 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1302)
      0010D5 00                   19933 	.uleb128	0
      0010D6 03                   19934 	.uleb128	3
      0010D7 00 00 11 1F          19935 	.dw	0,4383
      0010DB 54 49 4D 31 5F 4F 43 19936 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      0010ED 00                   19937 	.db	0
      0010EE 00 00r11r72          19938 	.dw	0,(_TIM1_OC3FastConfig)
      0010F2 00 00r11rA8          19939 	.dw	0,(XG$TIM1_OC3FastConfig$0$0+1)
      0010F6 01                   19940 	.db	1
      0010F7 00 00r0Er10          19941 	.dw	0,(Ldebug_loc_start+3600)
      0010FB 04                   19942 	.uleb128	4
      0010FC 02                   19943 	.db	2
      0010FD 91                   19944 	.db	145
      0010FE 02                   19945 	.sleb128	2
      0010FF 4E 65 77 53 74 61 74 19946 	.ascii "NewState"
             65
      001107 00                   19947 	.db	0
      001108 00 00 00 F5          19948 	.dw	0,245
      00110C 06                   19949 	.uleb128	6
      00110D 00 00r11r9A          19950 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1318)
      001111 00 00r11r9F          19951 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1320)
      001115 06                   19952 	.uleb128	6
      001116 00 00r11rA2          19953 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1321)
      00111A 00 00r11rA7          19954 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1323)
      00111E 00                   19955 	.uleb128	0
      00111F 03                   19956 	.uleb128	3
      001120 00 00 11 68          19957 	.dw	0,4456
      001124 54 49 4D 31 5F 4F 43 19958 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      001136 00                   19959 	.db	0
      001137 00 00r11rA8          19960 	.dw	0,(_TIM1_OC4FastConfig)
      00113B 00 00r11rDE          19961 	.dw	0,(XG$TIM1_OC4FastConfig$0$0+1)
      00113F 01                   19962 	.db	1
      001140 00 00r0DrA8          19963 	.dw	0,(Ldebug_loc_start+3496)
      001144 04                   19964 	.uleb128	4
      001145 02                   19965 	.db	2
      001146 91                   19966 	.db	145
      001147 02                   19967 	.sleb128	2
      001148 4E 65 77 53 74 61 74 19968 	.ascii "NewState"
             65
      001150 00                   19969 	.db	0
      001151 00 00 00 F5          19970 	.dw	0,245
      001155 06                   19971 	.uleb128	6
      001156 00 00r11rD0          19972 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1339)
      00115A 00 00r11rD5          19973 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1341)
      00115E 06                   19974 	.uleb128	6
      00115F 00 00r11rD8          19975 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1342)
      001163 00 00r11rDD          19976 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1344)
      001167 00                   19977 	.uleb128	0
      001168 03                   19978 	.uleb128	3
      001169 00 00 11 A7          19979 	.dw	0,4519
      00116D 54 49 4D 31 5F 47 65 19980 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      00117F 00                   19981 	.db	0
      001180 00 00r11rDE          19982 	.dw	0,(_TIM1_GenerateEvent)
      001184 00 00r11rFB          19983 	.dw	0,(XG$TIM1_GenerateEvent$0$0+1)
      001188 01                   19984 	.db	1
      001189 00 00r0Dr4C          19985 	.dw	0,(Ldebug_loc_start+3404)
      00118D 04                   19986 	.uleb128	4
      00118E 02                   19987 	.db	2
      00118F 91                   19988 	.db	145
      001190 02                   19989 	.sleb128	2
      001191 54 49 4D 31 5F 45 76 19990 	.ascii "TIM1_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      0011A1 00                   19991 	.db	0
      0011A2 00 00 00 F5          19992 	.dw	0,245
      0011A6 00                   19993 	.uleb128	0
      0011A7 03                   19994 	.uleb128	3
      0011A8 00 00 11 FB          19995 	.dw	0,4603
      0011AC 54 49 4D 31 5F 4F 43 19996 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0011C2 00                   19997 	.db	0
      0011C3 00 00r11rFB          19998 	.dw	0,(_TIM1_OC1PolarityConfig)
      0011C7 00 00r12r32          19999 	.dw	0,(XG$TIM1_OC1PolarityConfig$0$0+1)
      0011CB 01                   20000 	.db	1
      0011CC 00 00r0CrE4          20001 	.dw	0,(Ldebug_loc_start+3300)
      0011D0 04                   20002 	.uleb128	4
      0011D1 02                   20003 	.db	2
      0011D2 91                   20004 	.db	145
      0011D3 02                   20005 	.sleb128	2
      0011D4 54 49 4D 31 5F 4F 43 20006 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0011E3 00                   20007 	.db	0
      0011E4 00 00 00 F5          20008 	.dw	0,245
      0011E8 06                   20009 	.uleb128	6
      0011E9 00 00r12r24          20010 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1373)
      0011ED 00 00r12r29          20011 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1375)
      0011F1 06                   20012 	.uleb128	6
      0011F2 00 00r12r2C          20013 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1376)
      0011F6 00 00r12r31          20014 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1378)
      0011FA 00                   20015 	.uleb128	0
      0011FB 03                   20016 	.uleb128	3
      0011FC 00 00 12 51          20017 	.dw	0,4689
      001200 54 49 4D 31 5F 4F 43 20018 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      001217 00                   20019 	.db	0
      001218 00 00r12r32          20020 	.dw	0,(_TIM1_OC1NPolarityConfig)
      00121C 00 00r12r69          20021 	.dw	0,(XG$TIM1_OC1NPolarityConfig$0$0+1)
      001220 01                   20022 	.db	1
      001221 00 00r0Cr7C          20023 	.dw	0,(Ldebug_loc_start+3196)
      001225 04                   20024 	.uleb128	4
      001226 02                   20025 	.db	2
      001227 91                   20026 	.db	145
      001228 02                   20027 	.sleb128	2
      001229 54 49 4D 31 5F 4F 43 20028 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      001239 00                   20029 	.db	0
      00123A 00 00 00 F5          20030 	.dw	0,245
      00123E 06                   20031 	.uleb128	6
      00123F 00 00r12r5B          20032 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1394)
      001243 00 00r12r60          20033 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1396)
      001247 06                   20034 	.uleb128	6
      001248 00 00r12r63          20035 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1397)
      00124C 00 00r12r68          20036 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1399)
      001250 00                   20037 	.uleb128	0
      001251 03                   20038 	.uleb128	3
      001252 00 00 12 A5          20039 	.dw	0,4773
      001256 54 49 4D 31 5F 4F 43 20040 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00126C 00                   20041 	.db	0
      00126D 00 00r12r69          20042 	.dw	0,(_TIM1_OC2PolarityConfig)
      001271 00 00r12rA0          20043 	.dw	0,(XG$TIM1_OC2PolarityConfig$0$0+1)
      001275 01                   20044 	.db	1
      001276 00 00r0Cr14          20045 	.dw	0,(Ldebug_loc_start+3092)
      00127A 04                   20046 	.uleb128	4
      00127B 02                   20047 	.db	2
      00127C 91                   20048 	.db	145
      00127D 02                   20049 	.sleb128	2
      00127E 54 49 4D 31 5F 4F 43 20050 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00128D 00                   20051 	.db	0
      00128E 00 00 00 F5          20052 	.dw	0,245
      001292 06                   20053 	.uleb128	6
      001293 00 00r12r92          20054 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1415)
      001297 00 00r12r97          20055 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1417)
      00129B 06                   20056 	.uleb128	6
      00129C 00 00r12r9A          20057 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1418)
      0012A0 00 00r12r9F          20058 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1420)
      0012A4 00                   20059 	.uleb128	0
      0012A5 03                   20060 	.uleb128	3
      0012A6 00 00 12 FB          20061 	.dw	0,4859
      0012AA 54 49 4D 31 5F 4F 43 20062 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      0012C1 00                   20063 	.db	0
      0012C2 00 00r12rA0          20064 	.dw	0,(_TIM1_OC2NPolarityConfig)
      0012C6 00 00r12rD7          20065 	.dw	0,(XG$TIM1_OC2NPolarityConfig$0$0+1)
      0012CA 01                   20066 	.db	1
      0012CB 00 00r0BrAC          20067 	.dw	0,(Ldebug_loc_start+2988)
      0012CF 04                   20068 	.uleb128	4
      0012D0 02                   20069 	.db	2
      0012D1 91                   20070 	.db	145
      0012D2 02                   20071 	.sleb128	2
      0012D3 54 49 4D 31 5F 4F 43 20072 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      0012E3 00                   20073 	.db	0
      0012E4 00 00 00 F5          20074 	.dw	0,245
      0012E8 06                   20075 	.uleb128	6
      0012E9 00 00r12rC9          20076 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1436)
      0012ED 00 00r12rCE          20077 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1438)
      0012F1 06                   20078 	.uleb128	6
      0012F2 00 00r12rD1          20079 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1439)
      0012F6 00 00r12rD6          20080 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1441)
      0012FA 00                   20081 	.uleb128	0
      0012FB 03                   20082 	.uleb128	3
      0012FC 00 00 13 4F          20083 	.dw	0,4943
      001300 54 49 4D 31 5F 4F 43 20084 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      001316 00                   20085 	.db	0
      001317 00 00r12rD7          20086 	.dw	0,(_TIM1_OC3PolarityConfig)
      00131B 00 00r13r0E          20087 	.dw	0,(XG$TIM1_OC3PolarityConfig$0$0+1)
      00131F 01                   20088 	.db	1
      001320 00 00r0Br44          20089 	.dw	0,(Ldebug_loc_start+2884)
      001324 04                   20090 	.uleb128	4
      001325 02                   20091 	.db	2
      001326 91                   20092 	.db	145
      001327 02                   20093 	.sleb128	2
      001328 54 49 4D 31 5F 4F 43 20094 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      001337 00                   20095 	.db	0
      001338 00 00 00 F5          20096 	.dw	0,245
      00133C 06                   20097 	.uleb128	6
      00133D 00 00r13r00          20098 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1457)
      001341 00 00r13r05          20099 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1459)
      001345 06                   20100 	.uleb128	6
      001346 00 00r13r08          20101 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1460)
      00134A 00 00r13r0D          20102 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1462)
      00134E 00                   20103 	.uleb128	0
      00134F 03                   20104 	.uleb128	3
      001350 00 00 13 A5          20105 	.dw	0,5029
      001354 54 49 4D 31 5F 4F 43 20106 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      00136B 00                   20107 	.db	0
      00136C 00 00r13r0E          20108 	.dw	0,(_TIM1_OC3NPolarityConfig)
      001370 00 00r13r45          20109 	.dw	0,(XG$TIM1_OC3NPolarityConfig$0$0+1)
      001374 01                   20110 	.db	1
      001375 00 00r0ArDC          20111 	.dw	0,(Ldebug_loc_start+2780)
      001379 04                   20112 	.uleb128	4
      00137A 02                   20113 	.db	2
      00137B 91                   20114 	.db	145
      00137C 02                   20115 	.sleb128	2
      00137D 54 49 4D 31 5F 4F 43 20116 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      00138D 00                   20117 	.db	0
      00138E 00 00 00 F5          20118 	.dw	0,245
      001392 06                   20119 	.uleb128	6
      001393 00 00r13r37          20120 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1478)
      001397 00 00r13r3C          20121 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1480)
      00139B 06                   20122 	.uleb128	6
      00139C 00 00r13r3F          20123 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1481)
      0013A0 00 00r13r44          20124 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1483)
      0013A4 00                   20125 	.uleb128	0
      0013A5 03                   20126 	.uleb128	3
      0013A6 00 00 13 F9          20127 	.dw	0,5113
      0013AA 54 49 4D 31 5F 4F 43 20128 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0013C0 00                   20129 	.db	0
      0013C1 00 00r13r45          20130 	.dw	0,(_TIM1_OC4PolarityConfig)
      0013C5 00 00r13r7C          20131 	.dw	0,(XG$TIM1_OC4PolarityConfig$0$0+1)
      0013C9 01                   20132 	.db	1
      0013CA 00 00r0Ar74          20133 	.dw	0,(Ldebug_loc_start+2676)
      0013CE 04                   20134 	.uleb128	4
      0013CF 02                   20135 	.db	2
      0013D0 91                   20136 	.db	145
      0013D1 02                   20137 	.sleb128	2
      0013D2 54 49 4D 31 5F 4F 43 20138 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0013E1 00                   20139 	.db	0
      0013E2 00 00 00 F5          20140 	.dw	0,245
      0013E6 06                   20141 	.uleb128	6
      0013E7 00 00r13r6E          20142 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1499)
      0013EB 00 00r13r73          20143 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1501)
      0013EF 06                   20144 	.uleb128	6
      0013F0 00 00r13r76          20145 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1502)
      0013F4 00 00r13r7B          20146 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1504)
      0013F8 00                   20147 	.uleb128	0
      0013F9 03                   20148 	.uleb128	3
      0013FA 00 00 14 AA          20149 	.dw	0,5290
      0013FE 54 49 4D 31 5F 43 43 20150 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      001409 00                   20151 	.db	0
      00140A 00 00r13r7C          20152 	.dw	0,(_TIM1_CCxCmd)
      00140E 00 00r14r64          20153 	.dw	0,(XG$TIM1_CCxCmd$0$0+1)
      001412 01                   20154 	.db	1
      001413 00 00r09r88          20155 	.dw	0,(Ldebug_loc_start+2440)
      001417 04                   20156 	.uleb128	4
      001418 02                   20157 	.db	2
      001419 91                   20158 	.db	145
      00141A 02                   20159 	.sleb128	2
      00141B 54 49 4D 31 5F 43 68 20160 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      001427 00                   20161 	.db	0
      001428 00 00 00 F5          20162 	.dw	0,245
      00142C 04                   20163 	.uleb128	4
      00142D 02                   20164 	.db	2
      00142E 91                   20165 	.db	145
      00142F 03                   20166 	.sleb128	3
      001430 4E 65 77 53 74 61 74 20167 	.ascii "NewState"
             65
      001438 00                   20168 	.db	0
      001439 00 00 00 F5          20169 	.dw	0,245
      00143D 08                   20170 	.uleb128	8
      00143E 00 00 14 59          20171 	.dw	0,5209
      001442 00 00r13rEF          20172 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1531)
      001446 06                   20173 	.uleb128	6
      001447 00 00r13rF6          20174 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1533)
      00144B 00 00r13rFB          20175 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1535)
      00144F 06                   20176 	.uleb128	6
      001450 00 00r13rFE          20177 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1536)
      001454 00 00r14r03          20178 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1538)
      001458 00                   20179 	.uleb128	0
      001459 08                   20180 	.uleb128	8
      00145A 00 00 14 75          20181 	.dw	0,5237
      00145E 00 00r14r11          20182 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1541)
      001462 06                   20183 	.uleb128	6
      001463 00 00r14r18          20184 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1543)
      001467 00 00r14r1D          20185 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1545)
      00146B 06                   20186 	.uleb128	6
      00146C 00 00r14r20          20187 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1546)
      001470 00 00r14r25          20188 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1548)
      001474 00                   20189 	.uleb128	0
      001475 08                   20190 	.uleb128	8
      001476 00 00 14 91          20191 	.dw	0,5265
      00147A 00 00r14r37          20192 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1551)
      00147E 06                   20193 	.uleb128	6
      00147F 00 00r14r3E          20194 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1553)
      001483 00 00r14r43          20195 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1555)
      001487 06                   20196 	.uleb128	6
      001488 00 00r14r46          20197 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1556)
      00148C 00 00r14r4B          20198 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1558)
      001490 00                   20199 	.uleb128	0
      001491 09                   20200 	.uleb128	9
      001492 00 00r14r4E          20201 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1559)
      001496 06                   20202 	.uleb128	6
      001497 00 00r14r55          20203 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1561)
      00149B 00 00r14r5A          20204 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1563)
      00149F 06                   20205 	.uleb128	6
      0014A0 00 00r14r5D          20206 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1564)
      0014A4 00 00r14r62          20207 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1566)
      0014A8 00                   20208 	.uleb128	0
      0014A9 00                   20209 	.uleb128	0
      0014AA 03                   20210 	.uleb128	3
      0014AB 00 00 15 40          20211 	.dw	0,5440
      0014AF 54 49 4D 31 5F 43 43 20212 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      0014BB 00                   20213 	.db	0
      0014BC 00 00r14r64          20214 	.dw	0,(_TIM1_CCxNCmd)
      0014C0 00 00r15r13          20215 	.dw	0,(XG$TIM1_CCxNCmd$0$0+1)
      0014C4 01                   20216 	.db	1
      0014C5 00 00r08rA8          20217 	.dw	0,(Ldebug_loc_start+2216)
      0014C9 04                   20218 	.uleb128	4
      0014CA 02                   20219 	.db	2
      0014CB 91                   20220 	.db	145
      0014CC 02                   20221 	.sleb128	2
      0014CD 54 49 4D 31 5F 43 68 20222 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      0014D9 00                   20223 	.db	0
      0014DA 00 00 00 F5          20224 	.dw	0,245
      0014DE 04                   20225 	.uleb128	4
      0014DF 02                   20226 	.db	2
      0014E0 91                   20227 	.db	145
      0014E1 03                   20228 	.sleb128	3
      0014E2 4E 65 77 53 74 61 74 20229 	.ascii "NewState"
             65
      0014EA 00                   20230 	.db	0
      0014EB 00 00 00 F5          20231 	.dw	0,245
      0014EF 08                   20232 	.uleb128	8
      0014F0 00 00 15 0B          20233 	.dw	0,5387
      0014F4 00 00r14rC1          20234 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1593)
      0014F8 06                   20235 	.uleb128	6
      0014F9 00 00r14rC8          20236 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1595)
      0014FD 00 00r14rCD          20237 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1597)
      001501 06                   20238 	.uleb128	6
      001502 00 00r14rD0          20239 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1598)
      001506 00 00r14rD5          20240 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1600)
      00150A 00                   20241 	.uleb128	0
      00150B 08                   20242 	.uleb128	8
      00150C 00 00 15 27          20243 	.dw	0,5415
      001510 00 00r14rE3          20244 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1603)
      001514 06                   20245 	.uleb128	6
      001515 00 00r14rEA          20246 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1605)
      001519 00 00r14rEF          20247 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1607)
      00151D 06                   20248 	.uleb128	6
      00151E 00 00r14rF2          20249 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1608)
      001522 00 00r14rF7          20250 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1610)
      001526 00                   20251 	.uleb128	0
      001527 09                   20252 	.uleb128	9
      001528 00 00r14rFD          20253 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1612)
      00152C 06                   20254 	.uleb128	6
      00152D 00 00r15r04          20255 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1614)
      001531 00 00r15r09          20256 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1616)
      001535 06                   20257 	.uleb128	6
      001536 00 00r15r0C          20258 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1617)
      00153A 00 00r15r11          20259 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1619)
      00153E 00                   20260 	.uleb128	0
      00153F 00                   20261 	.uleb128	0
      001540 03                   20262 	.uleb128	3
      001541 00 00 15 B0          20263 	.dw	0,5552
      001545 54 49 4D 31 5F 53 65 20264 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      001554 00                   20265 	.db	0
      001555 00 00r15r13          20266 	.dw	0,(_TIM1_SelectOCxM)
      001559 00 00r16r1D          20267 	.dw	0,(XG$TIM1_SelectOCxM$0$0+1)
      00155D 01                   20268 	.db	1
      00155E 00 00r07r74          20269 	.dw	0,(Ldebug_loc_start+1908)
      001562 04                   20270 	.uleb128	4
      001563 02                   20271 	.db	2
      001564 91                   20272 	.db	145
      001565 02                   20273 	.sleb128	2
      001566 54 49 4D 31 5F 43 68 20274 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      001572 00                   20275 	.db	0
      001573 00 00 00 F5          20276 	.dw	0,245
      001577 04                   20277 	.uleb128	4
      001578 02                   20278 	.db	2
      001579 91                   20279 	.db	145
      00157A 03                   20280 	.sleb128	3
      00157B 54 49 4D 31 5F 4F 43 20281 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      001586 00                   20282 	.db	0
      001587 00 00 00 F5          20283 	.dw	0,245
      00158B 06                   20284 	.uleb128	6
      00158C 00 00r15rBA          20285 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1652)
      001590 00 00r15rCC          20286 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1656)
      001594 06                   20287 	.uleb128	6
      001595 00 00r15rD7          20288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1658)
      001599 00 00r15rE9          20289 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1662)
      00159D 06                   20290 	.uleb128	6
      00159E 00 00r15rF8          20291 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1665)
      0015A2 00 00r16r08          20292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1669)
      0015A6 06                   20293 	.uleb128	6
      0015A7 00 00r16r0B          20294 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1670)
      0015AB 00 00r16r1B          20295 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1674)
      0015AF 00                   20296 	.uleb128	0
      0015B0 03                   20297 	.uleb128	3
      0015B1 00 00 15 E3          20298 	.dw	0,5603
      0015B5 54 49 4D 31 5F 53 65 20299 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      0015C4 00                   20300 	.db	0
      0015C5 00 00r16r1D          20301 	.dw	0,(_TIM1_SetCounter)
      0015C9 00 00r16r29          20302 	.dw	0,(XG$TIM1_SetCounter$0$0+1)
      0015CD 01                   20303 	.db	1
      0015CE 00 00r07r60          20304 	.dw	0,(Ldebug_loc_start+1888)
      0015D2 04                   20305 	.uleb128	4
      0015D3 02                   20306 	.db	2
      0015D4 91                   20307 	.db	145
      0015D5 02                   20308 	.sleb128	2
      0015D6 43 6F 75 6E 74 65 72 20309 	.ascii "Counter"
      0015DD 00                   20310 	.db	0
      0015DE 00 00 00 E5          20311 	.dw	0,229
      0015E2 00                   20312 	.uleb128	0
      0015E3 03                   20313 	.uleb128	3
      0015E4 00 00 16 1C          20314 	.dw	0,5660
      0015E8 54 49 4D 31 5F 53 65 20315 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      0015FA 00                   20316 	.db	0
      0015FB 00 00r16r29          20317 	.dw	0,(_TIM1_SetAutoreload)
      0015FF 00 00r16r35          20318 	.dw	0,(XG$TIM1_SetAutoreload$0$0+1)
      001603 01                   20319 	.db	1
      001604 00 00r07r4C          20320 	.dw	0,(Ldebug_loc_start+1868)
      001608 04                   20321 	.uleb128	4
      001609 02                   20322 	.db	2
      00160A 91                   20323 	.db	145
      00160B 02                   20324 	.sleb128	2
      00160C 41 75 74 6F 72 65 6C 20325 	.ascii "Autoreload"
             6F 61 64
      001616 00                   20326 	.db	0
      001617 00 00 00 E5          20327 	.dw	0,229
      00161B 00                   20328 	.uleb128	0
      00161C 03                   20329 	.uleb128	3
      00161D 00 00 16 51          20330 	.dw	0,5713
      001621 54 49 4D 31 5F 53 65 20331 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      001631 00                   20332 	.db	0
      001632 00 00r16r35          20333 	.dw	0,(_TIM1_SetCompare1)
      001636 00 00r16r41          20334 	.dw	0,(XG$TIM1_SetCompare1$0$0+1)
      00163A 01                   20335 	.db	1
      00163B 00 00r07r38          20336 	.dw	0,(Ldebug_loc_start+1848)
      00163F 04                   20337 	.uleb128	4
      001640 02                   20338 	.db	2
      001641 91                   20339 	.db	145
      001642 02                   20340 	.sleb128	2
      001643 43 6F 6D 70 61 72 65 20341 	.ascii "Compare1"
             31
      00164B 00                   20342 	.db	0
      00164C 00 00 00 E5          20343 	.dw	0,229
      001650 00                   20344 	.uleb128	0
      001651 03                   20345 	.uleb128	3
      001652 00 00 16 86          20346 	.dw	0,5766
      001656 54 49 4D 31 5F 53 65 20347 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      001666 00                   20348 	.db	0
      001667 00 00r16r41          20349 	.dw	0,(_TIM1_SetCompare2)
      00166B 00 00r16r4D          20350 	.dw	0,(XG$TIM1_SetCompare2$0$0+1)
      00166F 01                   20351 	.db	1
      001670 00 00r07r24          20352 	.dw	0,(Ldebug_loc_start+1828)
      001674 04                   20353 	.uleb128	4
      001675 02                   20354 	.db	2
      001676 91                   20355 	.db	145
      001677 02                   20356 	.sleb128	2
      001678 43 6F 6D 70 61 72 65 20357 	.ascii "Compare2"
             32
      001680 00                   20358 	.db	0
      001681 00 00 00 E5          20359 	.dw	0,229
      001685 00                   20360 	.uleb128	0
      001686 03                   20361 	.uleb128	3
      001687 00 00 16 BB          20362 	.dw	0,5819
      00168B 54 49 4D 31 5F 53 65 20363 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      00169B 00                   20364 	.db	0
      00169C 00 00r16r4D          20365 	.dw	0,(_TIM1_SetCompare3)
      0016A0 00 00r16r59          20366 	.dw	0,(XG$TIM1_SetCompare3$0$0+1)
      0016A4 01                   20367 	.db	1
      0016A5 00 00r07r10          20368 	.dw	0,(Ldebug_loc_start+1808)
      0016A9 04                   20369 	.uleb128	4
      0016AA 02                   20370 	.db	2
      0016AB 91                   20371 	.db	145
      0016AC 02                   20372 	.sleb128	2
      0016AD 43 6F 6D 70 61 72 65 20373 	.ascii "Compare3"
             33
      0016B5 00                   20374 	.db	0
      0016B6 00 00 00 E5          20375 	.dw	0,229
      0016BA 00                   20376 	.uleb128	0
      0016BB 03                   20377 	.uleb128	3
      0016BC 00 00 16 F0          20378 	.dw	0,5872
      0016C0 54 49 4D 31 5F 53 65 20379 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      0016D0 00                   20380 	.db	0
      0016D1 00 00r16r59          20381 	.dw	0,(_TIM1_SetCompare4)
      0016D5 00 00r16r65          20382 	.dw	0,(XG$TIM1_SetCompare4$0$0+1)
      0016D9 01                   20383 	.db	1
      0016DA 00 00r06rFC          20384 	.dw	0,(Ldebug_loc_start+1788)
      0016DE 04                   20385 	.uleb128	4
      0016DF 02                   20386 	.db	2
      0016E0 91                   20387 	.db	145
      0016E1 02                   20388 	.sleb128	2
      0016E2 43 6F 6D 70 61 72 65 20389 	.ascii "Compare4"
             34
      0016EA 00                   20390 	.db	0
      0016EB 00 00 00 E5          20391 	.dw	0,229
      0016EF 00                   20392 	.uleb128	0
      0016F0 03                   20393 	.uleb128	3
      0016F1 00 00 17 32          20394 	.dw	0,5938
      0016F5 54 49 4D 31 5F 53 65 20395 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      001709 00                   20396 	.db	0
      00170A 00 00r16r65          20397 	.dw	0,(_TIM1_SetIC1Prescaler)
      00170E 00 00r16rA1          20398 	.dw	0,(XG$TIM1_SetIC1Prescaler$0$0+1)
      001712 01                   20399 	.db	1
      001713 00 00r06r7C          20400 	.dw	0,(Ldebug_loc_start+1660)
      001717 04                   20401 	.uleb128	4
      001718 02                   20402 	.db	2
      001719 91                   20403 	.db	145
      00171A 02                   20404 	.sleb128	2
      00171B 54 49 4D 31 5F 49 43 20405 	.ascii "TIM1_IC1Prescaler"
             31 50 72 65 73 63 61
             6C 65 72
      00172C 00                   20406 	.db	0
      00172D 00 00 00 F5          20407 	.dw	0,245
      001731 00                   20408 	.uleb128	0
      001732 03                   20409 	.uleb128	3
      001733 00 00 17 74          20410 	.dw	0,6004
      001737 54 49 4D 31 5F 53 65 20411 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      00174B 00                   20412 	.db	0
      00174C 00 00r16rA1          20413 	.dw	0,(_TIM1_SetIC2Prescaler)
      001750 00 00r16rDD          20414 	.dw	0,(XG$TIM1_SetIC2Prescaler$0$0+1)
      001754 01                   20415 	.db	1
      001755 00 00r05rFC          20416 	.dw	0,(Ldebug_loc_start+1532)
      001759 04                   20417 	.uleb128	4
      00175A 02                   20418 	.db	2
      00175B 91                   20419 	.db	145
      00175C 02                   20420 	.sleb128	2
      00175D 54 49 4D 31 5F 49 43 20421 	.ascii "TIM1_IC2Prescaler"
             32 50 72 65 73 63 61
             6C 65 72
      00176E 00                   20422 	.db	0
      00176F 00 00 00 F5          20423 	.dw	0,245
      001773 00                   20424 	.uleb128	0
      001774 03                   20425 	.uleb128	3
      001775 00 00 17 B6          20426 	.dw	0,6070
      001779 54 49 4D 31 5F 53 65 20427 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      00178D 00                   20428 	.db	0
      00178E 00 00r16rDD          20429 	.dw	0,(_TIM1_SetIC3Prescaler)
      001792 00 00r17r19          20430 	.dw	0,(XG$TIM1_SetIC3Prescaler$0$0+1)
      001796 01                   20431 	.db	1
      001797 00 00r05r7C          20432 	.dw	0,(Ldebug_loc_start+1404)
      00179B 04                   20433 	.uleb128	4
      00179C 02                   20434 	.db	2
      00179D 91                   20435 	.db	145
      00179E 02                   20436 	.sleb128	2
      00179F 54 49 4D 31 5F 49 43 20437 	.ascii "TIM1_IC3Prescaler"
             33 50 72 65 73 63 61
             6C 65 72
      0017B0 00                   20438 	.db	0
      0017B1 00 00 00 F5          20439 	.dw	0,245
      0017B5 00                   20440 	.uleb128	0
      0017B6 03                   20441 	.uleb128	3
      0017B7 00 00 17 F8          20442 	.dw	0,6136
      0017BB 54 49 4D 31 5F 53 65 20443 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      0017CF 00                   20444 	.db	0
      0017D0 00 00r17r19          20445 	.dw	0,(_TIM1_SetIC4Prescaler)
      0017D4 00 00r17r55          20446 	.dw	0,(XG$TIM1_SetIC4Prescaler$0$0+1)
      0017D8 01                   20447 	.db	1
      0017D9 00 00r04rFC          20448 	.dw	0,(Ldebug_loc_start+1276)
      0017DD 04                   20449 	.uleb128	4
      0017DE 02                   20450 	.db	2
      0017DF 91                   20451 	.db	145
      0017E0 02                   20452 	.sleb128	2
      0017E1 54 49 4D 31 5F 49 43 20453 	.ascii "TIM1_IC4Prescaler"
             34 50 72 65 73 63 61
             6C 65 72
      0017F2 00                   20454 	.db	0
      0017F3 00 00 00 F5          20455 	.dw	0,245
      0017F7 00                   20456 	.uleb128	0
      0017F8 0A                   20457 	.uleb128	10
      0017F9 00 00 18 54          20458 	.dw	0,6228
      0017FD 54 49 4D 31 5F 47 65 20459 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      00180D 00                   20460 	.db	0
      00180E 00 00r17r55          20461 	.dw	0,(_TIM1_GetCapture1)
      001812 00 00r17r6F          20462 	.dw	0,(XG$TIM1_GetCapture1$0$0+1)
      001816 01                   20463 	.db	1
      001817 00 00r04rB8          20464 	.dw	0,(Ldebug_loc_start+1208)
      00181B 00 00 00 E5          20465 	.dw	0,229
      00181F 07                   20466 	.uleb128	7
      001820 06                   20467 	.db	6
      001821 52                   20468 	.db	82
      001822 93                   20469 	.db	147
      001823 01                   20470 	.uleb128	1
      001824 51                   20471 	.db	81
      001825 93                   20472 	.db	147
      001826 01                   20473 	.uleb128	1
      001827 74 6D 70 63 63 72 31 20474 	.ascii "tmpccr1"
      00182E 00                   20475 	.db	0
      00182F 00 00 00 E5          20476 	.dw	0,229
      001833 07                   20477 	.uleb128	7
      001834 01                   20478 	.db	1
      001835 50                   20479 	.db	80
      001836 74 6D 70 63 63 72 31 20480 	.ascii "tmpccr1l"
             6C
      00183E 00                   20481 	.db	0
      00183F 00 00 00 F5          20482 	.dw	0,245
      001843 07                   20483 	.uleb128	7
      001844 01                   20484 	.db	1
      001845 52                   20485 	.db	82
      001846 74 6D 70 63 63 72 31 20486 	.ascii "tmpccr1h"
             68
      00184E 00                   20487 	.db	0
      00184F 00 00 00 F5          20488 	.dw	0,245
      001853 00                   20489 	.uleb128	0
      001854 0A                   20490 	.uleb128	10
      001855 00 00 18 B0          20491 	.dw	0,6320
      001859 54 49 4D 31 5F 47 65 20492 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      001869 00                   20493 	.db	0
      00186A 00 00r17r6F          20494 	.dw	0,(_TIM1_GetCapture2)
      00186E 00 00r17r89          20495 	.dw	0,(XG$TIM1_GetCapture2$0$0+1)
      001872 01                   20496 	.db	1
      001873 00 00r04r74          20497 	.dw	0,(Ldebug_loc_start+1140)
      001877 00 00 00 E5          20498 	.dw	0,229
      00187B 07                   20499 	.uleb128	7
      00187C 06                   20500 	.db	6
      00187D 52                   20501 	.db	82
      00187E 93                   20502 	.db	147
      00187F 01                   20503 	.uleb128	1
      001880 51                   20504 	.db	81
      001881 93                   20505 	.db	147
      001882 01                   20506 	.uleb128	1
      001883 74 6D 70 63 63 72 32 20507 	.ascii "tmpccr2"
      00188A 00                   20508 	.db	0
      00188B 00 00 00 E5          20509 	.dw	0,229
      00188F 07                   20510 	.uleb128	7
      001890 01                   20511 	.db	1
      001891 50                   20512 	.db	80
      001892 74 6D 70 63 63 72 32 20513 	.ascii "tmpccr2l"
             6C
      00189A 00                   20514 	.db	0
      00189B 00 00 00 F5          20515 	.dw	0,245
      00189F 07                   20516 	.uleb128	7
      0018A0 01                   20517 	.db	1
      0018A1 52                   20518 	.db	82
      0018A2 74 6D 70 63 63 72 32 20519 	.ascii "tmpccr2h"
             68
      0018AA 00                   20520 	.db	0
      0018AB 00 00 00 F5          20521 	.dw	0,245
      0018AF 00                   20522 	.uleb128	0
      0018B0 0A                   20523 	.uleb128	10
      0018B1 00 00 19 0C          20524 	.dw	0,6412
      0018B5 54 49 4D 31 5F 47 65 20525 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      0018C5 00                   20526 	.db	0
      0018C6 00 00r17r89          20527 	.dw	0,(_TIM1_GetCapture3)
      0018CA 00 00r17rA3          20528 	.dw	0,(XG$TIM1_GetCapture3$0$0+1)
      0018CE 01                   20529 	.db	1
      0018CF 00 00r04r30          20530 	.dw	0,(Ldebug_loc_start+1072)
      0018D3 00 00 00 E5          20531 	.dw	0,229
      0018D7 07                   20532 	.uleb128	7
      0018D8 06                   20533 	.db	6
      0018D9 52                   20534 	.db	82
      0018DA 93                   20535 	.db	147
      0018DB 01                   20536 	.uleb128	1
      0018DC 51                   20537 	.db	81
      0018DD 93                   20538 	.db	147
      0018DE 01                   20539 	.uleb128	1
      0018DF 74 6D 70 63 63 72 33 20540 	.ascii "tmpccr3"
      0018E6 00                   20541 	.db	0
      0018E7 00 00 00 E5          20542 	.dw	0,229
      0018EB 07                   20543 	.uleb128	7
      0018EC 01                   20544 	.db	1
      0018ED 50                   20545 	.db	80
      0018EE 74 6D 70 63 63 72 33 20546 	.ascii "tmpccr3l"
             6C
      0018F6 00                   20547 	.db	0
      0018F7 00 00 00 F5          20548 	.dw	0,245
      0018FB 07                   20549 	.uleb128	7
      0018FC 01                   20550 	.db	1
      0018FD 52                   20551 	.db	82
      0018FE 74 6D 70 63 63 72 33 20552 	.ascii "tmpccr3h"
             68
      001906 00                   20553 	.db	0
      001907 00 00 00 F5          20554 	.dw	0,245
      00190B 00                   20555 	.uleb128	0
      00190C 0A                   20556 	.uleb128	10
      00190D 00 00 19 68          20557 	.dw	0,6504
      001911 54 49 4D 31 5F 47 65 20558 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      001921 00                   20559 	.db	0
      001922 00 00r17rA3          20560 	.dw	0,(_TIM1_GetCapture4)
      001926 00 00r17rBD          20561 	.dw	0,(XG$TIM1_GetCapture4$0$0+1)
      00192A 01                   20562 	.db	1
      00192B 00 00r03rEC          20563 	.dw	0,(Ldebug_loc_start+1004)
      00192F 00 00 00 E5          20564 	.dw	0,229
      001933 07                   20565 	.uleb128	7
      001934 06                   20566 	.db	6
      001935 52                   20567 	.db	82
      001936 93                   20568 	.db	147
      001937 01                   20569 	.uleb128	1
      001938 51                   20570 	.db	81
      001939 93                   20571 	.db	147
      00193A 01                   20572 	.uleb128	1
      00193B 74 6D 70 63 63 72 34 20573 	.ascii "tmpccr4"
      001942 00                   20574 	.db	0
      001943 00 00 00 E5          20575 	.dw	0,229
      001947 07                   20576 	.uleb128	7
      001948 01                   20577 	.db	1
      001949 50                   20578 	.db	80
      00194A 74 6D 70 63 63 72 34 20579 	.ascii "tmpccr4l"
             6C
      001952 00                   20580 	.db	0
      001953 00 00 00 F5          20581 	.dw	0,245
      001957 07                   20582 	.uleb128	7
      001958 01                   20583 	.db	1
      001959 52                   20584 	.db	82
      00195A 74 6D 70 63 63 72 34 20585 	.ascii "tmpccr4h"
             68
      001962 00                   20586 	.db	0
      001963 00 00 00 F5          20587 	.dw	0,245
      001967 00                   20588 	.uleb128	0
      001968 0A                   20589 	.uleb128	10
      001969 00 00 19 A4          20590 	.dw	0,6564
      00196D 54 49 4D 31 5F 47 65 20591 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      00197C 00                   20592 	.db	0
      00197D 00 00r17rBD          20593 	.dw	0,(_TIM1_GetCounter)
      001981 00 00r17rD6          20594 	.dw	0,(XG$TIM1_GetCounter$0$0+1)
      001985 01                   20595 	.db	1
      001986 00 00r03rC0          20596 	.dw	0,(Ldebug_loc_start+960)
      00198A 00 00 00 E5          20597 	.dw	0,229
      00198E 07                   20598 	.uleb128	7
      00198F 07                   20599 	.db	7
      001990 52                   20600 	.db	82
      001991 93                   20601 	.db	147
      001992 01                   20602 	.uleb128	1
      001993 91                   20603 	.db	145
      001994 7D                   20604 	.sleb128	-3
      001995 93                   20605 	.db	147
      001996 01                   20606 	.uleb128	1
      001997 74 6D 70 63 6E 74 72 20607 	.ascii "tmpcntr"
      00199E 00                   20608 	.db	0
      00199F 00 00 00 E5          20609 	.dw	0,229
      0019A3 00                   20610 	.uleb128	0
      0019A4 0A                   20611 	.uleb128	10
      0019A5 00 00 19 DF          20612 	.dw	0,6623
      0019A9 54 49 4D 31 5F 47 65 20613 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      0019BA 00                   20614 	.db	0
      0019BB 00 00r17rD6          20615 	.dw	0,(_TIM1_GetPrescaler)
      0019BF 00 00r17rEF          20616 	.dw	0,(XG$TIM1_GetPrescaler$0$0+1)
      0019C3 01                   20617 	.db	1
      0019C4 00 00r03r94          20618 	.dw	0,(Ldebug_loc_start+916)
      0019C8 00 00 00 E5          20619 	.dw	0,229
      0019CC 07                   20620 	.uleb128	7
      0019CD 07                   20621 	.db	7
      0019CE 52                   20622 	.db	82
      0019CF 93                   20623 	.db	147
      0019D0 01                   20624 	.uleb128	1
      0019D1 91                   20625 	.db	145
      0019D2 7D                   20626 	.sleb128	-3
      0019D3 93                   20627 	.db	147
      0019D4 01                   20628 	.uleb128	1
      0019D5 74 65 6D 70          20629 	.ascii "temp"
      0019D9 00                   20630 	.db	0
      0019DA 00 00 00 E5          20631 	.dw	0,229
      0019DE 00                   20632 	.uleb128	0
      0019DF 0A                   20633 	.uleb128	10
      0019E0 00 00 1A 65          20634 	.dw	0,6757
      0019E4 54 49 4D 31 5F 47 65 20635 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      0019F6 00                   20636 	.db	0
      0019F7 00 00r17rEF          20637 	.dw	0,(_TIM1_GetFlagStatus)
      0019FB 00 00r18r89          20638 	.dw	0,(XG$TIM1_GetFlagStatus$0$0+1)
      0019FF 01                   20639 	.db	1
      001A00 00 00r02r54          20640 	.dw	0,(Ldebug_loc_start+596)
      001A04 00 00 00 F5          20641 	.dw	0,245
      001A08 04                   20642 	.uleb128	4
      001A09 02                   20643 	.db	2
      001A0A 91                   20644 	.db	145
      001A0B 02                   20645 	.sleb128	2
      001A0C 54 49 4D 31 5F 46 4C 20646 	.ascii "TIM1_FLAG"
             41 47
      001A15 00                   20647 	.db	0
      001A16 00 00 1A 65          20648 	.dw	0,6757
      001A1A 06                   20649 	.uleb128	6
      001A1B 00 00r18r80          20650 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1893)
      001A1F 00 00r18r82          20651 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1895)
      001A23 06                   20652 	.uleb128	6
      001A24 00 00r18r85          20653 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1896)
      001A28 00 00r18r86          20654 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1898)
      001A2C 07                   20655 	.uleb128	7
      001A2D 01                   20656 	.db	1
      001A2E 50                   20657 	.db	80
      001A2F 62 69 74 73 74 61 74 20658 	.ascii "bitstatus"
             75 73
      001A38 00                   20659 	.db	0
      001A39 00 00 00 F5          20660 	.dw	0,245
      001A3D 07                   20661 	.uleb128	7
      001A3E 02                   20662 	.db	2
      001A3F 91                   20663 	.db	145
      001A40 7F                   20664 	.sleb128	-1
      001A41 74 69 6D 31 5F 66 6C 20665 	.ascii "tim1_flag_l"
             61 67 5F 6C
      001A4C 00                   20666 	.db	0
      001A4D 00 00 00 F5          20667 	.dw	0,245
      001A51 07                   20668 	.uleb128	7
      001A52 01                   20669 	.db	1
      001A53 52                   20670 	.db	82
      001A54 74 69 6D 31 5F 66 6C 20671 	.ascii "tim1_flag_h"
             61 67 5F 68
      001A5F 00                   20672 	.db	0
      001A60 00 00 00 F5          20673 	.dw	0,245
      001A64 00                   20674 	.uleb128	0
      001A65 05                   20675 	.uleb128	5
      001A66 75 6E 73 69 67 6E 65 20676 	.ascii "unsigned int"
             64 20 69 6E 74
      001A72 00                   20677 	.db	0
      001A73 02                   20678 	.db	2
      001A74 07                   20679 	.db	7
      001A75 03                   20680 	.uleb128	3
      001A76 00 00 1A A9          20681 	.dw	0,6825
      001A7A 54 49 4D 31 5F 43 6C 20682 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      001A88 00                   20683 	.db	0
      001A89 00 00r18r89          20684 	.dw	0,(_TIM1_ClearFlag)
      001A8D 00 00r18rBE          20685 	.dw	0,(XG$TIM1_ClearFlag$0$0+1)
      001A91 01                   20686 	.db	1
      001A92 00 00r01rE0          20687 	.dw	0,(Ldebug_loc_start+480)
      001A96 04                   20688 	.uleb128	4
      001A97 02                   20689 	.db	2
      001A98 91                   20690 	.db	145
      001A99 02                   20691 	.sleb128	2
      001A9A 54 49 4D 31 5F 46 4C 20692 	.ascii "TIM1_FLAG"
             41 47
      001AA3 00                   20693 	.db	0
      001AA4 00 00 1A 65          20694 	.dw	0,6757
      001AA8 00                   20695 	.uleb128	0
      001AA9 0A                   20696 	.uleb128	10
      001AAA 00 00 1B 2F          20697 	.dw	0,6959
      001AAE 54 49 4D 31 5F 47 65 20698 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      001ABE 00                   20699 	.db	0
      001ABF 00 00r18rBE          20700 	.dw	0,(_TIM1_GetITStatus)
      001AC3 00 00r19r37          20701 	.dw	0,(XG$TIM1_GetITStatus$0$0+1)
      001AC7 01                   20702 	.db	1
      001AC8 00 00r01r0C          20703 	.dw	0,(Ldebug_loc_start+268)
      001ACC 00 00 00 F5          20704 	.dw	0,245
      001AD0 04                   20705 	.uleb128	4
      001AD1 02                   20706 	.db	2
      001AD2 91                   20707 	.db	145
      001AD3 02                   20708 	.sleb128	2
      001AD4 54 49 4D 31 5F 49 54 20709 	.ascii "TIM1_IT"
      001ADB 00                   20710 	.db	0
      001ADC 00 00 00 F5          20711 	.dw	0,245
      001AE0 06                   20712 	.uleb128	6
      001AE1 00 00r19r2E          20713 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1941)
      001AE5 00 00r19r30          20714 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1943)
      001AE9 06                   20715 	.uleb128	6
      001AEA 00 00r19r33          20716 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1944)
      001AEE 00 00r19r34          20717 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1946)
      001AF2 07                   20718 	.uleb128	7
      001AF3 01                   20719 	.db	1
      001AF4 50                   20720 	.db	80
      001AF5 62 69 74 73 74 61 74 20721 	.ascii "bitstatus"
             75 73
      001AFE 00                   20722 	.db	0
      001AFF 00 00 00 F5          20723 	.dw	0,245
      001B03 07                   20724 	.uleb128	7
      001B04 02                   20725 	.db	2
      001B05 91                   20726 	.db	145
      001B06 7F                   20727 	.sleb128	-1
      001B07 54 49 4D 31 5F 69 74 20728 	.ascii "TIM1_itStatus"
             53 74 61 74 75 73
      001B14 00                   20729 	.db	0
      001B15 00 00 00 F5          20730 	.dw	0,245
      001B19 07                   20731 	.uleb128	7
      001B1A 01                   20732 	.db	1
      001B1B 50                   20733 	.db	80
      001B1C 54 49 4D 31 5F 69 74 20734 	.ascii "TIM1_itEnable"
             45 6E 61 62 6C 65
      001B29 00                   20735 	.db	0
      001B2A 00 00 00 F5          20736 	.dw	0,245
      001B2E 00                   20737 	.uleb128	0
      001B2F 03                   20738 	.uleb128	3
      001B30 00 00 1B 69          20739 	.dw	0,7017
      001B34 54 49 4D 31 5F 43 6C 20740 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      001B4A 00                   20741 	.db	0
      001B4B 00 00r19r37          20742 	.dw	0,(_TIM1_ClearITPendingBit)
      001B4F 00 00r19r54          20743 	.dw	0,(XG$TIM1_ClearITPendingBit$0$0+1)
      001B53 01                   20744 	.db	1
      001B54 00 00r00rB0          20745 	.dw	0,(Ldebug_loc_start+176)
      001B58 04                   20746 	.uleb128	4
      001B59 02                   20747 	.db	2
      001B5A 91                   20748 	.db	145
      001B5B 02                   20749 	.sleb128	2
      001B5C 54 49 4D 31 5F 49 54 20750 	.ascii "TIM1_IT"
      001B63 00                   20751 	.db	0
      001B64 00 00 00 F5          20752 	.dw	0,245
      001B68 00                   20753 	.uleb128	0
      001B69 03                   20754 	.uleb128	3
      001B6A 00 00 1B E0          20755 	.dw	0,7136
      001B6E 54 49 31 5F 43 6F 6E 20756 	.ascii "TI1_Config"
             66 69 67
      001B78 00                   20757 	.db	0
      001B79 00 00r19r54          20758 	.dw	0,(_TI1_Config)
      001B7D 00 00r19r91          20759 	.dw	0,(XFstm8s_tim1$TI1_Config$0$0+1)
      001B81 00                   20760 	.db	0
      001B82 00 00r00r84          20761 	.dw	0,(Ldebug_loc_start+132)
      001B86 04                   20762 	.uleb128	4
      001B87 02                   20763 	.db	2
      001B88 91                   20764 	.db	145
      001B89 02                   20765 	.sleb128	2
      001B8A 54 49 4D 31 5F 49 43 20766 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      001B99 00                   20767 	.db	0
      001B9A 00 00 00 F5          20768 	.dw	0,245
      001B9E 04                   20769 	.uleb128	4
      001B9F 02                   20770 	.db	2
      001BA0 91                   20771 	.db	145
      001BA1 03                   20772 	.sleb128	3
      001BA2 54 49 4D 31 5F 49 43 20773 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      001BB2 00                   20774 	.db	0
      001BB3 00 00 00 F5          20775 	.dw	0,245
      001BB7 04                   20776 	.uleb128	4
      001BB8 02                   20777 	.db	2
      001BB9 91                   20778 	.db	145
      001BBA 04                   20779 	.sleb128	4
      001BBB 54 49 4D 31 5F 49 43 20780 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      001BC8 00                   20781 	.db	0
      001BC9 00 00 00 F5          20782 	.dw	0,245
      001BCD 06                   20783 	.uleb128	6
      001BCE 00 00r19r7A          20784 	.dw	0,(Sstm8s_tim1$TI1_Config$1973)
      001BD2 00 00r19r7F          20785 	.dw	0,(Sstm8s_tim1$TI1_Config$1975)
      001BD6 06                   20786 	.uleb128	6
      001BD7 00 00r19r82          20787 	.dw	0,(Sstm8s_tim1$TI1_Config$1976)
      001BDB 00 00r19r87          20788 	.dw	0,(Sstm8s_tim1$TI1_Config$1978)
      001BDF 00                   20789 	.uleb128	0
      001BE0 03                   20790 	.uleb128	3
      001BE1 00 00 1C 57          20791 	.dw	0,7255
      001BE5 54 49 32 5F 43 6F 6E 20792 	.ascii "TI2_Config"
             66 69 67
      001BEF 00                   20793 	.db	0
      001BF0 00 00r19r91          20794 	.dw	0,(_TI2_Config)
      001BF4 00 00r19rCE          20795 	.dw	0,(XFstm8s_tim1$TI2_Config$0$0+1)
      001BF8 00                   20796 	.db	0
      001BF9 00 00r00r58          20797 	.dw	0,(Ldebug_loc_start+88)
      001BFD 04                   20798 	.uleb128	4
      001BFE 02                   20799 	.db	2
      001BFF 91                   20800 	.db	145
      001C00 02                   20801 	.sleb128	2
      001C01 54 49 4D 31 5F 49 43 20802 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      001C10 00                   20803 	.db	0
      001C11 00 00 00 F5          20804 	.dw	0,245
      001C15 04                   20805 	.uleb128	4
      001C16 02                   20806 	.db	2
      001C17 91                   20807 	.db	145
      001C18 03                   20808 	.sleb128	3
      001C19 54 49 4D 31 5F 49 43 20809 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      001C29 00                   20810 	.db	0
      001C2A 00 00 00 F5          20811 	.dw	0,245
      001C2E 04                   20812 	.uleb128	4
      001C2F 02                   20813 	.db	2
      001C30 91                   20814 	.db	145
      001C31 04                   20815 	.sleb128	4
      001C32 54 49 4D 31 5F 49 43 20816 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      001C3F 00                   20817 	.db	0
      001C40 00 00 00 F5          20818 	.dw	0,245
      001C44 06                   20819 	.uleb128	6
      001C45 00 00r19rB7          20820 	.dw	0,(Sstm8s_tim1$TI2_Config$1992)
      001C49 00 00r19rBC          20821 	.dw	0,(Sstm8s_tim1$TI2_Config$1994)
      001C4D 06                   20822 	.uleb128	6
      001C4E 00 00r19rBF          20823 	.dw	0,(Sstm8s_tim1$TI2_Config$1995)
      001C52 00 00r19rC4          20824 	.dw	0,(Sstm8s_tim1$TI2_Config$1997)
      001C56 00                   20825 	.uleb128	0
      001C57 03                   20826 	.uleb128	3
      001C58 00 00 1C CE          20827 	.dw	0,7374
      001C5C 54 49 33 5F 43 6F 6E 20828 	.ascii "TI3_Config"
             66 69 67
      001C66 00                   20829 	.db	0
      001C67 00 00r19rCE          20830 	.dw	0,(_TI3_Config)
      001C6B 00 00r1Ar0B          20831 	.dw	0,(XFstm8s_tim1$TI3_Config$0$0+1)
      001C6F 00                   20832 	.db	0
      001C70 00 00r00r2C          20833 	.dw	0,(Ldebug_loc_start+44)
      001C74 04                   20834 	.uleb128	4
      001C75 02                   20835 	.db	2
      001C76 91                   20836 	.db	145
      001C77 02                   20837 	.sleb128	2
      001C78 54 49 4D 31 5F 49 43 20838 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      001C87 00                   20839 	.db	0
      001C88 00 00 00 F5          20840 	.dw	0,245
      001C8C 04                   20841 	.uleb128	4
      001C8D 02                   20842 	.db	2
      001C8E 91                   20843 	.db	145
      001C8F 03                   20844 	.sleb128	3
      001C90 54 49 4D 31 5F 49 43 20845 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      001CA0 00                   20846 	.db	0
      001CA1 00 00 00 F5          20847 	.dw	0,245
      001CA5 04                   20848 	.uleb128	4
      001CA6 02                   20849 	.db	2
      001CA7 91                   20850 	.db	145
      001CA8 04                   20851 	.sleb128	4
      001CA9 54 49 4D 31 5F 49 43 20852 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      001CB6 00                   20853 	.db	0
      001CB7 00 00 00 F5          20854 	.dw	0,245
      001CBB 06                   20855 	.uleb128	6
      001CBC 00 00r19rF4          20856 	.dw	0,(Sstm8s_tim1$TI3_Config$2011)
      001CC0 00 00r19rF9          20857 	.dw	0,(Sstm8s_tim1$TI3_Config$2013)
      001CC4 06                   20858 	.uleb128	6
      001CC5 00 00r19rFC          20859 	.dw	0,(Sstm8s_tim1$TI3_Config$2014)
      001CC9 00 00r1Ar01          20860 	.dw	0,(Sstm8s_tim1$TI3_Config$2016)
      001CCD 00                   20861 	.uleb128	0
      001CCE 03                   20862 	.uleb128	3
      001CCF 00 00 1D 45          20863 	.dw	0,7493
      001CD3 54 49 34 5F 43 6F 6E 20864 	.ascii "TI4_Config"
             66 69 67
      001CDD 00                   20865 	.db	0
      001CDE 00 00r1Ar0B          20866 	.dw	0,(_TI4_Config)
      001CE2 00 00r1Ar48          20867 	.dw	0,(XFstm8s_tim1$TI4_Config$0$0+1)
      001CE6 00                   20868 	.db	0
      001CE7 00 00r00r00          20869 	.dw	0,(Ldebug_loc_start)
      001CEB 04                   20870 	.uleb128	4
      001CEC 02                   20871 	.db	2
      001CED 91                   20872 	.db	145
      001CEE 02                   20873 	.sleb128	2
      001CEF 54 49 4D 31 5F 49 43 20874 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      001CFE 00                   20875 	.db	0
      001CFF 00 00 00 F5          20876 	.dw	0,245
      001D03 04                   20877 	.uleb128	4
      001D04 02                   20878 	.db	2
      001D05 91                   20879 	.db	145
      001D06 03                   20880 	.sleb128	3
      001D07 54 49 4D 31 5F 49 43 20881 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      001D17 00                   20882 	.db	0
      001D18 00 00 00 F5          20883 	.dw	0,245
      001D1C 04                   20884 	.uleb128	4
      001D1D 02                   20885 	.db	2
      001D1E 91                   20886 	.db	145
      001D1F 04                   20887 	.sleb128	4
      001D20 54 49 4D 31 5F 49 43 20888 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      001D2D 00                   20889 	.db	0
      001D2E 00 00 00 F5          20890 	.dw	0,245
      001D32 06                   20891 	.uleb128	6
      001D33 00 00r1Ar31          20892 	.dw	0,(Sstm8s_tim1$TI4_Config$2030)
      001D37 00 00r1Ar36          20893 	.dw	0,(Sstm8s_tim1$TI4_Config$2032)
      001D3B 06                   20894 	.uleb128	6
      001D3C 00 00r1Ar39          20895 	.dw	0,(Sstm8s_tim1$TI4_Config$2033)
      001D40 00 00r1Ar3E          20896 	.dw	0,(Sstm8s_tim1$TI4_Config$2035)
      001D44 00                   20897 	.uleb128	0
      001D45 0B                   20898 	.uleb128	11
      001D46 00 00 00 F5          20899 	.dw	0,245
      001D4A 0C                   20900 	.uleb128	12
      001D4B 00 00 1D 57          20901 	.dw	0,7511
      001D4F 18                   20902 	.db	24
      001D50 00 00 1D 45          20903 	.dw	0,7493
      001D54 0D                   20904 	.uleb128	13
      001D55 17                   20905 	.db	23
      001D56 00                   20906 	.uleb128	0
      001D57 07                   20907 	.uleb128	7
      001D58 05                   20908 	.db	5
      001D59 03                   20909 	.db	3
      001D5A 00 00r00r00          20910 	.dw	0,(___str_0)
      001D5E 5F 5F 73 74 72 5F 30 20911 	.ascii "__str_0"
      001D65 00                   20912 	.db	0
      001D66 00 00 1D 4A          20913 	.dw	0,7498
      001D6A 00                   20914 	.uleb128	0
      001D6B 00                   20915 	.uleb128	0
      001D6C 00                   20916 	.uleb128	0
      001D6D                      20917 Ldebug_info_end:
                                  20918 
                                  20919 	.area .debug_pubnames (NOLOAD)
      000000 00 00 06 DC          20920 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                      20921 Ldebug_pubnames_start:
      000004 00 02                20922 	.dw	2
      000006 00 00r00r00          20923 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 1D 6D          20924 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 43          20925 	.dw	0,67
      000012 54 49 4D 31 5F 44 65 20926 	.ascii "TIM1_DeInit"
             49 6E 69 74
      00001D 00                   20927 	.db	0
      00001E 00 00 00 5D          20928 	.dw	0,93
      000022 54 49 4D 31 5F 54 69 20929 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000033 00                   20930 	.db	0
      000034 00 00 01 06          20931 	.dw	0,262
      000038 54 49 4D 31 5F 4F 43 20932 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      000044 00                   20933 	.db	0
      000045 00 00 01 E4          20934 	.dw	0,484
      000049 54 49 4D 31 5F 4F 43 20935 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      000055 00                   20936 	.db	0
      000056 00 00 02 C2          20937 	.dw	0,706
      00005A 54 49 4D 31 5F 4F 43 20938 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      000066 00                   20939 	.db	0
      000067 00 00 03 A0          20940 	.dw	0,928
      00006B 54 49 4D 31 5F 4F 43 20941 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      000077 00                   20942 	.db	0
      000078 00 00 04 43          20943 	.dw	0,1091
      00007C 54 49 4D 31 5F 42 44 20944 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      00008B 00                   20945 	.db	0
      00008C 00 00 04 F5          20946 	.dw	0,1269
      000090 54 49 4D 31 5F 49 43 20947 	.ascii "TIM1_ICInit"
             49 6E 69 74
      00009B 00                   20948 	.db	0
      00009C 00 00 05 AD          20949 	.dw	0,1453
      0000A0 54 49 4D 31 5F 50 57 20950 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      0000AF 00                   20951 	.db	0
      0000B0 00 00 06 A2          20952 	.dw	0,1698
      0000B4 54 49 4D 31 5F 43 6D 20953 	.ascii "TIM1_Cmd"
             64
      0000BC 00                   20954 	.db	0
      0000BD 00 00 06 E1          20955 	.dw	0,1761
      0000C1 54 49 4D 31 5F 43 74 20956 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      0000D4 00                   20957 	.db	0
      0000D5 00 00 07 2B          20958 	.dw	0,1835
      0000D9 54 49 4D 31 5F 49 54 20959 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      0000E6 00                   20960 	.db	0
      0000E7 00 00 07 7F          20961 	.dw	0,1919
      0000EB 54 49 4D 31 5F 49 6E 20962 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      000103 00                   20963 	.db	0
      000104 00 00 07 A6          20964 	.dw	0,1958
      000108 54 49 4D 31 5F 45 54 20965 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      000120 00                   20966 	.db	0
      000121 00 00 08 20          20967 	.dw	0,2080
      000125 54 49 4D 31 5F 45 54 20968 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      00013D 00                   20969 	.db	0
      00013E 00 00 08 9A          20970 	.dw	0,2202
      000142 54 49 4D 31 5F 45 54 20971 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      000150 00                   20972 	.db	0
      000151 00 00 09 0A          20973 	.dw	0,2314
      000155 54 49 4D 31 5F 54 49 20974 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      000170 00                   20975 	.db	0
      000171 00 00 09 96          20976 	.dw	0,2454
      000175 54 49 4D 31 5F 53 65 20977 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      00018C 00                   20978 	.db	0
      00018D 00 00 09 E1          20979 	.dw	0,2529
      000191 54 49 4D 31 5F 55 70 20980 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      0001A9 00                   20981 	.db	0
      0001AA 00 00 0A 30          20982 	.dw	0,2608
      0001AE 54 49 4D 31 5F 55 70 20983 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0001C6 00                   20984 	.db	0
      0001C7 00 00 0A 88          20985 	.dw	0,2696
      0001CB 54 49 4D 31 5F 53 65 20986 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      0001E0 00                   20987 	.db	0
      0001E1 00 00 0A D4          20988 	.dw	0,2772
      0001E5 54 49 4D 31 5F 53 65 20989 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      0001FC 00                   20990 	.db	0
      0001FD 00 00 0B 25          20991 	.dw	0,2853
      000201 54 49 4D 31 5F 53 65 20992 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      000219 00                   20993 	.db	0
      00021A 00 00 0B 69          20994 	.dw	0,2921
      00021E 54 49 4D 31 5F 53 65 20995 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      000232 00                   20996 	.db	0
      000233 00 00 0B A8          20997 	.dw	0,2984
      000237 54 49 4D 31 5F 53 65 20998 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      000251 00                   20999 	.db	0
      000252 00 00 0B F9          21000 	.dw	0,3065
      000256 54 49 4D 31 5F 45 6E 21001 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      000271 00                   21002 	.db	0
      000272 00 00 0C 97          21003 	.dw	0,3223
      000276 54 49 4D 31 5F 50 72 21004 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      00028A 00                   21005 	.db	0
      00028B 00 00 0C EC          21006 	.dw	0,3308
      00028F 54 49 4D 31 5F 43 6F 21007 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      0002A5 00                   21008 	.db	0
      0002A6 00 00 0D 2F          21009 	.dw	0,3375
      0002AA 54 49 4D 31 5F 46 6F 21010 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      0002BE 00                   21011 	.db	0
      0002BF 00 00 0D 71          21012 	.dw	0,3441
      0002C3 54 49 4D 31 5F 46 6F 21013 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      0002D7 00                   21014 	.db	0
      0002D8 00 00 0D B3          21015 	.dw	0,3507
      0002DC 54 49 4D 31 5F 46 6F 21016 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      0002F0 00                   21017 	.db	0
      0002F1 00 00 0D F5          21018 	.dw	0,3573
      0002F5 54 49 4D 31 5F 46 6F 21019 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      000309 00                   21020 	.db	0
      00030A 00 00 0E 37          21021 	.dw	0,3639
      00030E 54 49 4D 31 5F 41 52 21022 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000323 00                   21023 	.db	0
      000324 00 00 0E 83          21024 	.dw	0,3715
      000328 54 49 4D 31 5F 53 65 21025 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      000336 00                   21026 	.db	0
      000337 00 00 0E C8          21027 	.dw	0,3784
      00033B 54 49 4D 31 5F 43 43 21028 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      000350 00                   21029 	.db	0
      000351 00 00 0F 14          21030 	.dw	0,3860
      000355 54 49 4D 31 5F 4F 43 21031 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00036A 00                   21032 	.db	0
      00036B 00 00 0F 60          21033 	.dw	0,3936
      00036F 54 49 4D 31 5F 4F 43 21034 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000384 00                   21035 	.db	0
      000385 00 00 0F AC          21036 	.dw	0,4012
      000389 54 49 4D 31 5F 4F 43 21037 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00039E 00                   21038 	.db	0
      00039F 00 00 0F F8          21039 	.dw	0,4088
      0003A3 54 49 4D 31 5F 4F 43 21040 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0003B8 00                   21041 	.db	0
      0003B9 00 00 10 44          21042 	.dw	0,4164
      0003BD 54 49 4D 31 5F 4F 43 21043 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      0003CF 00                   21044 	.db	0
      0003D0 00 00 10 8D          21045 	.dw	0,4237
      0003D4 54 49 4D 31 5F 4F 43 21046 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      0003E6 00                   21047 	.db	0
      0003E7 00 00 10 D6          21048 	.dw	0,4310
      0003EB 54 49 4D 31 5F 4F 43 21049 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      0003FD 00                   21050 	.db	0
      0003FE 00 00 11 1F          21051 	.dw	0,4383
      000402 54 49 4D 31 5F 4F 43 21052 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      000414 00                   21053 	.db	0
      000415 00 00 11 68          21054 	.dw	0,4456
      000419 54 49 4D 31 5F 47 65 21055 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      00042B 00                   21056 	.db	0
      00042C 00 00 11 A7          21057 	.dw	0,4519
      000430 54 49 4D 31 5F 4F 43 21058 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000446 00                   21059 	.db	0
      000447 00 00 11 FB          21060 	.dw	0,4603
      00044B 54 49 4D 31 5F 4F 43 21061 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      000462 00                   21062 	.db	0
      000463 00 00 12 51          21063 	.dw	0,4689
      000467 54 49 4D 31 5F 4F 43 21064 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00047D 00                   21065 	.db	0
      00047E 00 00 12 A5          21066 	.dw	0,4773
      000482 54 49 4D 31 5F 4F 43 21067 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      000499 00                   21068 	.db	0
      00049A 00 00 12 FB          21069 	.dw	0,4859
      00049E 54 49 4D 31 5F 4F 43 21070 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0004B4 00                   21071 	.db	0
      0004B5 00 00 13 4F          21072 	.dw	0,4943
      0004B9 54 49 4D 31 5F 4F 43 21073 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      0004D0 00                   21074 	.db	0
      0004D1 00 00 13 A5          21075 	.dw	0,5029
      0004D5 54 49 4D 31 5F 4F 43 21076 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0004EB 00                   21077 	.db	0
      0004EC 00 00 13 F9          21078 	.dw	0,5113
      0004F0 54 49 4D 31 5F 43 43 21079 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      0004FB 00                   21080 	.db	0
      0004FC 00 00 14 AA          21081 	.dw	0,5290
      000500 54 49 4D 31 5F 43 43 21082 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      00050C 00                   21083 	.db	0
      00050D 00 00 15 40          21084 	.dw	0,5440
      000511 54 49 4D 31 5F 53 65 21085 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      000520 00                   21086 	.db	0
      000521 00 00 15 B0          21087 	.dw	0,5552
      000525 54 49 4D 31 5F 53 65 21088 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      000534 00                   21089 	.db	0
      000535 00 00 15 E3          21090 	.dw	0,5603
      000539 54 49 4D 31 5F 53 65 21091 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      00054B 00                   21092 	.db	0
      00054C 00 00 16 1C          21093 	.dw	0,5660
      000550 54 49 4D 31 5F 53 65 21094 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      000560 00                   21095 	.db	0
      000561 00 00 16 51          21096 	.dw	0,5713
      000565 54 49 4D 31 5F 53 65 21097 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      000575 00                   21098 	.db	0
      000576 00 00 16 86          21099 	.dw	0,5766
      00057A 54 49 4D 31 5F 53 65 21100 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      00058A 00                   21101 	.db	0
      00058B 00 00 16 BB          21102 	.dw	0,5819
      00058F 54 49 4D 31 5F 53 65 21103 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      00059F 00                   21104 	.db	0
      0005A0 00 00 16 F0          21105 	.dw	0,5872
      0005A4 54 49 4D 31 5F 53 65 21106 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      0005B8 00                   21107 	.db	0
      0005B9 00 00 17 32          21108 	.dw	0,5938
      0005BD 54 49 4D 31 5F 53 65 21109 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      0005D1 00                   21110 	.db	0
      0005D2 00 00 17 74          21111 	.dw	0,6004
      0005D6 54 49 4D 31 5F 53 65 21112 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      0005EA 00                   21113 	.db	0
      0005EB 00 00 17 B6          21114 	.dw	0,6070
      0005EF 54 49 4D 31 5F 53 65 21115 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      000603 00                   21116 	.db	0
      000604 00 00 17 F8          21117 	.dw	0,6136
      000608 54 49 4D 31 5F 47 65 21118 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      000618 00                   21119 	.db	0
      000619 00 00 18 54          21120 	.dw	0,6228
      00061D 54 49 4D 31 5F 47 65 21121 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      00062D 00                   21122 	.db	0
      00062E 00 00 18 B0          21123 	.dw	0,6320
      000632 54 49 4D 31 5F 47 65 21124 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      000642 00                   21125 	.db	0
      000643 00 00 19 0C          21126 	.dw	0,6412
      000647 54 49 4D 31 5F 47 65 21127 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      000657 00                   21128 	.db	0
      000658 00 00 19 68          21129 	.dw	0,6504
      00065C 54 49 4D 31 5F 47 65 21130 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      00066B 00                   21131 	.db	0
      00066C 00 00 19 A4          21132 	.dw	0,6564
      000670 54 49 4D 31 5F 47 65 21133 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      000681 00                   21134 	.db	0
      000682 00 00 19 DF          21135 	.dw	0,6623
      000686 54 49 4D 31 5F 47 65 21136 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      000698 00                   21137 	.db	0
      000699 00 00 1A 75          21138 	.dw	0,6773
      00069D 54 49 4D 31 5F 43 6C 21139 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      0006AB 00                   21140 	.db	0
      0006AC 00 00 1A A9          21141 	.dw	0,6825
      0006B0 54 49 4D 31 5F 47 65 21142 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      0006C0 00                   21143 	.db	0
      0006C1 00 00 1B 2F          21144 	.dw	0,6959
      0006C5 54 49 4D 31 5F 43 6C 21145 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      0006DB 00                   21146 	.db	0
      0006DC 00 00 00 00          21147 	.dw	0,0
      0006E0                      21148 Ldebug_pubnames_end:
                                  21149 
                                  21150 	.area .debug_frame (NOLOAD)
      000000 00 00                21151 	.dw	0
      000002 00 0E                21152 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                      21153 Ldebug_CIE0_start:
      000004 FF FF                21154 	.dw	0xffff
      000006 FF FF                21155 	.dw	0xffff
      000008 01                   21156 	.db	1
      000009 00                   21157 	.db	0
      00000A 01                   21158 	.uleb128	1
      00000B 7F                   21159 	.sleb128	-1
      00000C 09                   21160 	.db	9
      00000D 0C                   21161 	.db	12
      00000E 08                   21162 	.uleb128	8
      00000F 02                   21163 	.uleb128	2
      000010 89                   21164 	.db	137
      000011 01                   21165 	.uleb128	1
      000012                      21166 Ldebug_CIE0_end:
      000012 00 00 00 21          21167 	.dw	0,33
      000016 00 00r00r00          21168 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r1Ar0B          21169 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)	;initial loc
      00001E 00 00 00 3D          21170 	.dw	0,Sstm8s_tim1$TI4_Config$2040-Sstm8s_tim1$TI4_Config$2023
      000022 01                   21171 	.db	1
      000023 00 00r1Ar0B          21172 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)
      000027 0E                   21173 	.db	14
      000028 02                   21174 	.uleb128	2
      000029 01                   21175 	.db	1
      00002A 00 00r1Ar0C          21176 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      00002E 0E                   21177 	.db	14
      00002F 03                   21178 	.uleb128	3
      000030 01                   21179 	.db	1
      000031 00 00r1Ar47          21180 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      000035 0E                   21181 	.db	14
      000036 02                   21182 	.uleb128	2
                                  21183 
                                  21184 	.area .debug_frame (NOLOAD)
      000037 00 00                21185 	.dw	0
      000039 00 0E                21186 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      00003B                      21187 Ldebug_CIE1_start:
      00003B FF FF                21188 	.dw	0xffff
      00003D FF FF                21189 	.dw	0xffff
      00003F 01                   21190 	.db	1
      000040 00                   21191 	.db	0
      000041 01                   21192 	.uleb128	1
      000042 7F                   21193 	.sleb128	-1
      000043 09                   21194 	.db	9
      000044 0C                   21195 	.db	12
      000045 08                   21196 	.uleb128	8
      000046 02                   21197 	.uleb128	2
      000047 89                   21198 	.db	137
      000048 01                   21199 	.uleb128	1
      000049                      21200 Ldebug_CIE1_end:
      000049 00 00 00 21          21201 	.dw	0,33
      00004D 00 00r00r37          21202 	.dw	0,(Ldebug_CIE1_start-4)
      000051 00 00r19rCE          21203 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)	;initial loc
      000055 00 00 00 3D          21204 	.dw	0,Sstm8s_tim1$TI3_Config$2021-Sstm8s_tim1$TI3_Config$2004
      000059 01                   21205 	.db	1
      00005A 00 00r19rCE          21206 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)
      00005E 0E                   21207 	.db	14
      00005F 02                   21208 	.uleb128	2
      000060 01                   21209 	.db	1
      000061 00 00r19rCF          21210 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      000065 0E                   21211 	.db	14
      000066 03                   21212 	.uleb128	3
      000067 01                   21213 	.db	1
      000068 00 00r1Ar0A          21214 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      00006C 0E                   21215 	.db	14
      00006D 02                   21216 	.uleb128	2
                                  21217 
                                  21218 	.area .debug_frame (NOLOAD)
      00006E 00 00                21219 	.dw	0
      000070 00 0E                21220 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      000072                      21221 Ldebug_CIE2_start:
      000072 FF FF                21222 	.dw	0xffff
      000074 FF FF                21223 	.dw	0xffff
      000076 01                   21224 	.db	1
      000077 00                   21225 	.db	0
      000078 01                   21226 	.uleb128	1
      000079 7F                   21227 	.sleb128	-1
      00007A 09                   21228 	.db	9
      00007B 0C                   21229 	.db	12
      00007C 08                   21230 	.uleb128	8
      00007D 02                   21231 	.uleb128	2
      00007E 89                   21232 	.db	137
      00007F 01                   21233 	.uleb128	1
      000080                      21234 Ldebug_CIE2_end:
      000080 00 00 00 21          21235 	.dw	0,33
      000084 00 00r00r6E          21236 	.dw	0,(Ldebug_CIE2_start-4)
      000088 00 00r19r91          21237 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)	;initial loc
      00008C 00 00 00 3D          21238 	.dw	0,Sstm8s_tim1$TI2_Config$2002-Sstm8s_tim1$TI2_Config$1985
      000090 01                   21239 	.db	1
      000091 00 00r19r91          21240 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)
      000095 0E                   21241 	.db	14
      000096 02                   21242 	.uleb128	2
      000097 01                   21243 	.db	1
      000098 00 00r19r92          21244 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      00009C 0E                   21245 	.db	14
      00009D 03                   21246 	.uleb128	3
      00009E 01                   21247 	.db	1
      00009F 00 00r19rCD          21248 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      0000A3 0E                   21249 	.db	14
      0000A4 02                   21250 	.uleb128	2
                                  21251 
                                  21252 	.area .debug_frame (NOLOAD)
      0000A5 00 00                21253 	.dw	0
      0000A7 00 0E                21254 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      0000A9                      21255 Ldebug_CIE3_start:
      0000A9 FF FF                21256 	.dw	0xffff
      0000AB FF FF                21257 	.dw	0xffff
      0000AD 01                   21258 	.db	1
      0000AE 00                   21259 	.db	0
      0000AF 01                   21260 	.uleb128	1
      0000B0 7F                   21261 	.sleb128	-1
      0000B1 09                   21262 	.db	9
      0000B2 0C                   21263 	.db	12
      0000B3 08                   21264 	.uleb128	8
      0000B4 02                   21265 	.uleb128	2
      0000B5 89                   21266 	.db	137
      0000B6 01                   21267 	.uleb128	1
      0000B7                      21268 Ldebug_CIE3_end:
      0000B7 00 00 00 21          21269 	.dw	0,33
      0000BB 00 00r00rA5          21270 	.dw	0,(Ldebug_CIE3_start-4)
      0000BF 00 00r19r54          21271 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)	;initial loc
      0000C3 00 00 00 3D          21272 	.dw	0,Sstm8s_tim1$TI1_Config$1983-Sstm8s_tim1$TI1_Config$1966
      0000C7 01                   21273 	.db	1
      0000C8 00 00r19r54          21274 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)
      0000CC 0E                   21275 	.db	14
      0000CD 02                   21276 	.uleb128	2
      0000CE 01                   21277 	.db	1
      0000CF 00 00r19r55          21278 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      0000D3 0E                   21279 	.db	14
      0000D4 03                   21280 	.uleb128	3
      0000D5 01                   21281 	.db	1
      0000D6 00 00r19r90          21282 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      0000DA 0E                   21283 	.db	14
      0000DB 02                   21284 	.uleb128	2
                                  21285 
                                  21286 	.area .debug_frame (NOLOAD)
      0000DC 00 00                21287 	.dw	0
      0000DE 00 0E                21288 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      0000E0                      21289 Ldebug_CIE4_start:
      0000E0 FF FF                21290 	.dw	0xffff
      0000E2 FF FF                21291 	.dw	0xffff
      0000E4 01                   21292 	.db	1
      0000E5 00                   21293 	.db	0
      0000E6 01                   21294 	.uleb128	1
      0000E7 7F                   21295 	.sleb128	-1
      0000E8 09                   21296 	.db	9
      0000E9 0C                   21297 	.db	12
      0000EA 08                   21298 	.uleb128	8
      0000EB 02                   21299 	.uleb128	2
      0000EC 89                   21300 	.db	137
      0000ED 01                   21301 	.uleb128	1
      0000EE                      21302 Ldebug_CIE4_end:
      0000EE 00 00 00 3D          21303 	.dw	0,61
      0000F2 00 00r00rDC          21304 	.dw	0,(Ldebug_CIE4_start-4)
      0000F6 00 00r19r37          21305 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)	;initial loc
      0000FA 00 00 00 1D          21306 	.dw	0,Sstm8s_tim1$TIM1_ClearITPendingBit$1964-Sstm8s_tim1$TIM1_ClearITPendingBit$1953
      0000FE 01                   21307 	.db	1
      0000FF 00 00r19r37          21308 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)
      000103 0E                   21309 	.db	14
      000104 02                   21310 	.uleb128	2
      000105 01                   21311 	.db	1
      000106 00 00r19r40          21312 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      00010A 0E                   21313 	.db	14
      00010B 03                   21314 	.uleb128	3
      00010C 01                   21315 	.db	1
      00010D 00 00r19r42          21316 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      000111 0E                   21317 	.db	14
      000112 04                   21318 	.uleb128	4
      000113 01                   21319 	.db	1
      000114 00 00r19r44          21320 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      000118 0E                   21321 	.db	14
      000119 06                   21322 	.uleb128	6
      00011A 01                   21323 	.db	1
      00011B 00 00r19r46          21324 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      00011F 0E                   21325 	.db	14
      000120 07                   21326 	.uleb128	7
      000121 01                   21327 	.db	1
      000122 00 00r19r48          21328 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      000126 0E                   21329 	.db	14
      000127 08                   21330 	.uleb128	8
      000128 01                   21331 	.db	1
      000129 00 00r19r4D          21332 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      00012D 0E                   21333 	.db	14
      00012E 02                   21334 	.uleb128	2
                                  21335 
                                  21336 	.area .debug_frame (NOLOAD)
      00012F 00 00                21337 	.dw	0
      000131 00 0E                21338 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      000133                      21339 Ldebug_CIE5_start:
      000133 FF FF                21340 	.dw	0xffff
      000135 FF FF                21341 	.dw	0xffff
      000137 01                   21342 	.db	1
      000138 00                   21343 	.db	0
      000139 01                   21344 	.uleb128	1
      00013A 7F                   21345 	.sleb128	-1
      00013B 09                   21346 	.db	9
      00013C 0C                   21347 	.db	12
      00013D 08                   21348 	.uleb128	8
      00013E 02                   21349 	.uleb128	2
      00013F 89                   21350 	.db	137
      000140 01                   21351 	.uleb128	1
      000141                      21352 Ldebug_CIE5_end:
      000141 00 00 00 83          21353 	.dw	0,131
      000145 00 00r01r2F          21354 	.dw	0,(Ldebug_CIE5_start-4)
      000149 00 00r18rBE          21355 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)	;initial loc
      00014D 00 00 00 79          21356 	.dw	0,Sstm8s_tim1$TIM1_GetITStatus$1951-Sstm8s_tim1$TIM1_GetITStatus$1921
      000151 01                   21357 	.db	1
      000152 00 00r18rBE          21358 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)
      000156 0E                   21359 	.db	14
      000157 02                   21360 	.uleb128	2
      000158 01                   21361 	.db	1
      000159 00 00r18rBF          21362 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      00015D 0E                   21363 	.db	14
      00015E 03                   21364 	.uleb128	3
      00015F 01                   21365 	.db	1
      000160 00 00r18rC7          21366 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      000164 0E                   21367 	.db	14
      000165 03                   21368 	.uleb128	3
      000166 01                   21369 	.db	1
      000167 00 00r18rD0          21370 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      00016B 0E                   21371 	.db	14
      00016C 03                   21372 	.uleb128	3
      00016D 01                   21373 	.db	1
      00016E 00 00r18rD9          21374 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      000172 0E                   21375 	.db	14
      000173 03                   21376 	.uleb128	3
      000174 01                   21377 	.db	1
      000175 00 00r18rE2          21378 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      000179 0E                   21379 	.db	14
      00017A 03                   21380 	.uleb128	3
      00017B 01                   21381 	.db	1
      00017C 00 00r18rEB          21382 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      000180 0E                   21383 	.db	14
      000181 03                   21384 	.uleb128	3
      000182 01                   21385 	.db	1
      000183 00 00r18rF4          21386 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      000187 0E                   21387 	.db	14
      000188 03                   21388 	.uleb128	3
      000189 01                   21389 	.db	1
      00018A 00 00r18rFD          21390 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      00018E 0E                   21391 	.db	14
      00018F 03                   21392 	.uleb128	3
      000190 01                   21393 	.db	1
      000191 00 00r19r06          21394 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      000195 0E                   21395 	.db	14
      000196 03                   21396 	.uleb128	3
      000197 01                   21397 	.db	1
      000198 00 00r19r08          21398 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      00019C 0E                   21399 	.db	14
      00019D 04                   21400 	.uleb128	4
      00019E 01                   21401 	.db	1
      00019F 00 00r19r0A          21402 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      0001A3 0E                   21403 	.db	14
      0001A4 05                   21404 	.uleb128	5
      0001A5 01                   21405 	.db	1
      0001A6 00 00r19r0C          21406 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      0001AA 0E                   21407 	.db	14
      0001AB 07                   21408 	.uleb128	7
      0001AC 01                   21409 	.db	1
      0001AD 00 00r19r0E          21410 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      0001B1 0E                   21411 	.db	14
      0001B2 08                   21412 	.uleb128	8
      0001B3 01                   21413 	.db	1
      0001B4 00 00r19r10          21414 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      0001B8 0E                   21415 	.db	14
      0001B9 09                   21416 	.uleb128	9
      0001BA 01                   21417 	.db	1
      0001BB 00 00r19r15          21418 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      0001BF 0E                   21419 	.db	14
      0001C0 03                   21420 	.uleb128	3
      0001C1 01                   21421 	.db	1
      0001C2 00 00r19r36          21422 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      0001C6 0E                   21423 	.db	14
      0001C7 02                   21424 	.uleb128	2
                                  21425 
                                  21426 	.area .debug_frame (NOLOAD)
      0001C8 00 00                21427 	.dw	0
      0001CA 00 0E                21428 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      0001CC                      21429 Ldebug_CIE6_start:
      0001CC FF FF                21430 	.dw	0xffff
      0001CE FF FF                21431 	.dw	0xffff
      0001D0 01                   21432 	.db	1
      0001D1 00                   21433 	.db	0
      0001D2 01                   21434 	.uleb128	1
      0001D3 7F                   21435 	.sleb128	-1
      0001D4 09                   21436 	.db	9
      0001D5 0C                   21437 	.db	12
      0001D6 08                   21438 	.uleb128	8
      0001D7 02                   21439 	.uleb128	2
      0001D8 89                   21440 	.db	137
      0001D9 01                   21441 	.uleb128	1
      0001DA                      21442 Ldebug_CIE6_end:
      0001DA 00 00 00 4B          21443 	.dw	0,75
      0001DE 00 00r01rC8          21444 	.dw	0,(Ldebug_CIE6_start-4)
      0001E2 00 00r18r89          21445 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)	;initial loc
      0001E6 00 00 00 35          21446 	.dw	0,Sstm8s_tim1$TIM1_ClearFlag$1919-Sstm8s_tim1$TIM1_ClearFlag$1905
      0001EA 01                   21447 	.db	1
      0001EB 00 00r18r89          21448 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)
      0001EF 0E                   21449 	.db	14
      0001F0 02                   21450 	.uleb128	2
      0001F1 01                   21451 	.db	1
      0001F2 00 00r18r8A          21452 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      0001F6 0E                   21453 	.db	14
      0001F7 04                   21454 	.uleb128	4
      0001F8 01                   21455 	.db	1
      0001F9 00 00r18rA0          21456 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      0001FD 0E                   21457 	.db	14
      0001FE 05                   21458 	.uleb128	5
      0001FF 01                   21459 	.db	1
      000200 00 00r18rA2          21460 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      000204 0E                   21461 	.db	14
      000205 06                   21462 	.uleb128	6
      000206 01                   21463 	.db	1
      000207 00 00r18rA4          21464 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      00020B 0E                   21465 	.db	14
      00020C 08                   21466 	.uleb128	8
      00020D 01                   21467 	.db	1
      00020E 00 00r18rA6          21468 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      000212 0E                   21469 	.db	14
      000213 09                   21470 	.uleb128	9
      000214 01                   21471 	.db	1
      000215 00 00r18rA8          21472 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      000219 0E                   21473 	.db	14
      00021A 0A                   21474 	.uleb128	10
      00021B 01                   21475 	.db	1
      00021C 00 00r18rAD          21476 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      000220 0E                   21477 	.db	14
      000221 04                   21478 	.uleb128	4
      000222 01                   21479 	.db	1
      000223 00 00r18rBD          21480 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      000227 0E                   21481 	.db	14
      000228 02                   21482 	.uleb128	2
                                  21483 
                                  21484 	.area .debug_frame (NOLOAD)
      000229 00 00                21485 	.dw	0
      00022B 00 0E                21486 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      00022D                      21487 Ldebug_CIE7_start:
      00022D FF FF                21488 	.dw	0xffff
      00022F FF FF                21489 	.dw	0xffff
      000231 01                   21490 	.db	1
      000232 00                   21491 	.db	0
      000233 01                   21492 	.uleb128	1
      000234 7F                   21493 	.sleb128	-1
      000235 09                   21494 	.db	9
      000236 0C                   21495 	.db	12
      000237 08                   21496 	.uleb128	8
      000238 02                   21497 	.uleb128	2
      000239 89                   21498 	.db	137
      00023A 01                   21499 	.uleb128	1
      00023B                      21500 Ldebug_CIE7_end:
      00023B 00 00 00 C2          21501 	.dw	0,194
      00023F 00 00r02r29          21502 	.dw	0,(Ldebug_CIE7_start-4)
      000243 00 00r17rEF          21503 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)	;initial loc
      000247 00 00 00 9A          21504 	.dw	0,Sstm8s_tim1$TIM1_GetFlagStatus$1903-Sstm8s_tim1$TIM1_GetFlagStatus$1864
      00024B 01                   21505 	.db	1
      00024C 00 00r17rEF          21506 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)
      000250 0E                   21507 	.db	14
      000251 02                   21508 	.uleb128	2
      000252 01                   21509 	.db	1
      000253 00 00r17rF0          21510 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      000257 0E                   21511 	.db	14
      000258 03                   21512 	.uleb128	3
      000259 01                   21513 	.db	1
      00025A 00 00r17rFA          21514 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      00025E 0E                   21515 	.db	14
      00025F 03                   21516 	.uleb128	3
      000260 01                   21517 	.db	1
      000261 00 00r18r02          21518 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      000265 0E                   21519 	.db	14
      000266 03                   21520 	.uleb128	3
      000267 01                   21521 	.db	1
      000268 00 00r18r0A          21522 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      00026C 0E                   21523 	.db	14
      00026D 03                   21524 	.uleb128	3
      00026E 01                   21525 	.db	1
      00026F 00 00r18r12          21526 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      000273 0E                   21527 	.db	14
      000274 03                   21528 	.uleb128	3
      000275 01                   21529 	.db	1
      000276 00 00r18r1A          21530 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      00027A 0E                   21531 	.db	14
      00027B 03                   21532 	.uleb128	3
      00027C 01                   21533 	.db	1
      00027D 00 00r18r22          21534 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      000281 0E                   21535 	.db	14
      000282 03                   21536 	.uleb128	3
      000283 01                   21537 	.db	1
      000284 00 00r18r2A          21538 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      000288 0E                   21539 	.db	14
      000289 03                   21540 	.uleb128	3
      00028A 01                   21541 	.db	1
      00028B 00 00r18r32          21542 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      00028F 0E                   21543 	.db	14
      000290 03                   21544 	.uleb128	3
      000291 01                   21545 	.db	1
      000292 00 00r18r3A          21546 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      000296 0E                   21547 	.db	14
      000297 03                   21548 	.uleb128	3
      000298 01                   21549 	.db	1
      000299 00 00r18r42          21550 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      00029D 0E                   21551 	.db	14
      00029E 03                   21552 	.uleb128	3
      00029F 01                   21553 	.db	1
      0002A0 00 00r18r4A          21554 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      0002A4 0E                   21555 	.db	14
      0002A5 03                   21556 	.uleb128	3
      0002A6 01                   21557 	.db	1
      0002A7 00 00r18r52          21558 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      0002AB 0E                   21559 	.db	14
      0002AC 03                   21560 	.uleb128	3
      0002AD 01                   21561 	.db	1
      0002AE 00 00r18r53          21562 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      0002B2 0E                   21563 	.db	14
      0002B3 05                   21564 	.uleb128	5
      0002B4 01                   21565 	.db	1
      0002B5 00 00r18r55          21566 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      0002B9 0E                   21567 	.db	14
      0002BA 06                   21568 	.uleb128	6
      0002BB 01                   21569 	.db	1
      0002BC 00 00r18r57          21570 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      0002C0 0E                   21571 	.db	14
      0002C1 07                   21572 	.uleb128	7
      0002C2 01                   21573 	.db	1
      0002C3 00 00r18r59          21574 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      0002C7 0E                   21575 	.db	14
      0002C8 08                   21576 	.uleb128	8
      0002C9 01                   21577 	.db	1
      0002CA 00 00r18r5B          21578 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      0002CE 0E                   21579 	.db	14
      0002CF 09                   21580 	.uleb128	9
      0002D0 01                   21581 	.db	1
      0002D1 00 00r18r5D          21582 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      0002D5 0E                   21583 	.db	14
      0002D6 0A                   21584 	.uleb128	10
      0002D7 01                   21585 	.db	1
      0002D8 00 00r18r5F          21586 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      0002DC 0E                   21587 	.db	14
      0002DD 0B                   21588 	.uleb128	11
      0002DE 01                   21589 	.db	1
      0002DF 00 00r18r64          21590 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      0002E3 0E                   21591 	.db	14
      0002E4 05                   21592 	.uleb128	5
      0002E5 01                   21593 	.db	1
      0002E6 00 00r18r65          21594 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      0002EA 0E                   21595 	.db	14
      0002EB 03                   21596 	.uleb128	3
      0002EC 01                   21597 	.db	1
      0002ED 00 00r18r75          21598 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      0002F1 0E                   21599 	.db	14
      0002F2 05                   21600 	.uleb128	5
      0002F3 01                   21601 	.db	1
      0002F4 00 00r18r78          21602 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      0002F8 0E                   21603 	.db	14
      0002F9 03                   21604 	.uleb128	3
      0002FA 01                   21605 	.db	1
      0002FB 00 00r18r88          21606 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      0002FF 0E                   21607 	.db	14
      000300 02                   21608 	.uleb128	2
                                  21609 
                                  21610 	.area .debug_frame (NOLOAD)
      000301 00 00                21611 	.dw	0
      000303 00 0E                21612 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      000305                      21613 Ldebug_CIE8_start:
      000305 FF FF                21614 	.dw	0xffff
      000307 FF FF                21615 	.dw	0xffff
      000309 01                   21616 	.db	1
      00030A 00                   21617 	.db	0
      00030B 01                   21618 	.uleb128	1
      00030C 7F                   21619 	.sleb128	-1
      00030D 09                   21620 	.db	9
      00030E 0C                   21621 	.db	12
      00030F 08                   21622 	.uleb128	8
      000310 02                   21623 	.uleb128	2
      000311 89                   21624 	.db	137
      000312 01                   21625 	.uleb128	1
      000313                      21626 Ldebug_CIE8_end:
      000313 00 00 00 21          21627 	.dw	0,33
      000317 00 00r03r01          21628 	.dw	0,(Ldebug_CIE8_start-4)
      00031B 00 00r17rD6          21629 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)	;initial loc
      00031F 00 00 00 19          21630 	.dw	0,Sstm8s_tim1$TIM1_GetPrescaler$1862-Sstm8s_tim1$TIM1_GetPrescaler$1855
      000323 01                   21631 	.db	1
      000324 00 00r17rD6          21632 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)
      000328 0E                   21633 	.db	14
      000329 02                   21634 	.uleb128	2
      00032A 01                   21635 	.db	1
      00032B 00 00r17rD8          21636 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      00032F 0E                   21637 	.db	14
      000330 06                   21638 	.uleb128	6
      000331 01                   21639 	.db	1
      000332 00 00r17rEE          21640 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      000336 0E                   21641 	.db	14
      000337 02                   21642 	.uleb128	2
                                  21643 
                                  21644 	.area .debug_frame (NOLOAD)
      000338 00 00                21645 	.dw	0
      00033A 00 0E                21646 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      00033C                      21647 Ldebug_CIE9_start:
      00033C FF FF                21648 	.dw	0xffff
      00033E FF FF                21649 	.dw	0xffff
      000340 01                   21650 	.db	1
      000341 00                   21651 	.db	0
      000342 01                   21652 	.uleb128	1
      000343 7F                   21653 	.sleb128	-1
      000344 09                   21654 	.db	9
      000345 0C                   21655 	.db	12
      000346 08                   21656 	.uleb128	8
      000347 02                   21657 	.uleb128	2
      000348 89                   21658 	.db	137
      000349 01                   21659 	.uleb128	1
      00034A                      21660 Ldebug_CIE9_end:
      00034A 00 00 00 21          21661 	.dw	0,33
      00034E 00 00r03r38          21662 	.dw	0,(Ldebug_CIE9_start-4)
      000352 00 00r17rBD          21663 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)	;initial loc
      000356 00 00 00 19          21664 	.dw	0,Sstm8s_tim1$TIM1_GetCounter$1853-Sstm8s_tim1$TIM1_GetCounter$1846
      00035A 01                   21665 	.db	1
      00035B 00 00r17rBD          21666 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)
      00035F 0E                   21667 	.db	14
      000360 02                   21668 	.uleb128	2
      000361 01                   21669 	.db	1
      000362 00 00r17rBF          21670 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      000366 0E                   21671 	.db	14
      000367 06                   21672 	.uleb128	6
      000368 01                   21673 	.db	1
      000369 00 00r17rD5          21674 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      00036D 0E                   21675 	.db	14
      00036E 02                   21676 	.uleb128	2
                                  21677 
                                  21678 	.area .debug_frame (NOLOAD)
      00036F 00 00                21679 	.dw	0
      000371 00 0E                21680 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      000373                      21681 Ldebug_CIE10_start:
      000373 FF FF                21682 	.dw	0xffff
      000375 FF FF                21683 	.dw	0xffff
      000377 01                   21684 	.db	1
      000378 00                   21685 	.db	0
      000379 01                   21686 	.uleb128	1
      00037A 7F                   21687 	.sleb128	-1
      00037B 09                   21688 	.db	9
      00037C 0C                   21689 	.db	12
      00037D 08                   21690 	.uleb128	8
      00037E 02                   21691 	.uleb128	2
      00037F 89                   21692 	.db	137
      000380 01                   21693 	.uleb128	1
      000381                      21694 Ldebug_CIE10_end:
      000381 00 00 00 2F          21695 	.dw	0,47
      000385 00 00r03r6F          21696 	.dw	0,(Ldebug_CIE10_start-4)
      000389 00 00r17rA3          21697 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)	;initial loc
      00038D 00 00 00 1A          21698 	.dw	0,Sstm8s_tim1$TIM1_GetCapture4$1844-Sstm8s_tim1$TIM1_GetCapture4$1832
      000391 01                   21699 	.db	1
      000392 00 00r17rA3          21700 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)
      000396 0E                   21701 	.db	14
      000397 02                   21702 	.uleb128	2
      000398 01                   21703 	.db	1
      000399 00 00r17rA4          21704 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      00039D 0E                   21705 	.db	14
      00039E 04                   21706 	.uleb128	4
      00039F 01                   21707 	.db	1
      0003A0 00 00r17rB2          21708 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      0003A4 0E                   21709 	.db	14
      0003A5 06                   21710 	.uleb128	6
      0003A6 01                   21711 	.db	1
      0003A7 00 00r17rB5          21712 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      0003AB 0E                   21713 	.db	14
      0003AC 04                   21714 	.uleb128	4
      0003AD 01                   21715 	.db	1
      0003AE 00 00r17rBC          21716 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      0003B2 0E                   21717 	.db	14
      0003B3 02                   21718 	.uleb128	2
                                  21719 
                                  21720 	.area .debug_frame (NOLOAD)
      0003B4 00 00                21721 	.dw	0
      0003B6 00 0E                21722 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      0003B8                      21723 Ldebug_CIE11_start:
      0003B8 FF FF                21724 	.dw	0xffff
      0003BA FF FF                21725 	.dw	0xffff
      0003BC 01                   21726 	.db	1
      0003BD 00                   21727 	.db	0
      0003BE 01                   21728 	.uleb128	1
      0003BF 7F                   21729 	.sleb128	-1
      0003C0 09                   21730 	.db	9
      0003C1 0C                   21731 	.db	12
      0003C2 08                   21732 	.uleb128	8
      0003C3 02                   21733 	.uleb128	2
      0003C4 89                   21734 	.db	137
      0003C5 01                   21735 	.uleb128	1
      0003C6                      21736 Ldebug_CIE11_end:
      0003C6 00 00 00 2F          21737 	.dw	0,47
      0003CA 00 00r03rB4          21738 	.dw	0,(Ldebug_CIE11_start-4)
      0003CE 00 00r17r89          21739 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)	;initial loc
      0003D2 00 00 00 1A          21740 	.dw	0,Sstm8s_tim1$TIM1_GetCapture3$1830-Sstm8s_tim1$TIM1_GetCapture3$1818
      0003D6 01                   21741 	.db	1
      0003D7 00 00r17r89          21742 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)
      0003DB 0E                   21743 	.db	14
      0003DC 02                   21744 	.uleb128	2
      0003DD 01                   21745 	.db	1
      0003DE 00 00r17r8A          21746 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      0003E2 0E                   21747 	.db	14
      0003E3 04                   21748 	.uleb128	4
      0003E4 01                   21749 	.db	1
      0003E5 00 00r17r98          21750 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      0003E9 0E                   21751 	.db	14
      0003EA 06                   21752 	.uleb128	6
      0003EB 01                   21753 	.db	1
      0003EC 00 00r17r9B          21754 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      0003F0 0E                   21755 	.db	14
      0003F1 04                   21756 	.uleb128	4
      0003F2 01                   21757 	.db	1
      0003F3 00 00r17rA2          21758 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      0003F7 0E                   21759 	.db	14
      0003F8 02                   21760 	.uleb128	2
                                  21761 
                                  21762 	.area .debug_frame (NOLOAD)
      0003F9 00 00                21763 	.dw	0
      0003FB 00 0E                21764 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      0003FD                      21765 Ldebug_CIE12_start:
      0003FD FF FF                21766 	.dw	0xffff
      0003FF FF FF                21767 	.dw	0xffff
      000401 01                   21768 	.db	1
      000402 00                   21769 	.db	0
      000403 01                   21770 	.uleb128	1
      000404 7F                   21771 	.sleb128	-1
      000405 09                   21772 	.db	9
      000406 0C                   21773 	.db	12
      000407 08                   21774 	.uleb128	8
      000408 02                   21775 	.uleb128	2
      000409 89                   21776 	.db	137
      00040A 01                   21777 	.uleb128	1
      00040B                      21778 Ldebug_CIE12_end:
      00040B 00 00 00 2F          21779 	.dw	0,47
      00040F 00 00r03rF9          21780 	.dw	0,(Ldebug_CIE12_start-4)
      000413 00 00r17r6F          21781 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)	;initial loc
      000417 00 00 00 1A          21782 	.dw	0,Sstm8s_tim1$TIM1_GetCapture2$1816-Sstm8s_tim1$TIM1_GetCapture2$1804
      00041B 01                   21783 	.db	1
      00041C 00 00r17r6F          21784 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)
      000420 0E                   21785 	.db	14
      000421 02                   21786 	.uleb128	2
      000422 01                   21787 	.db	1
      000423 00 00r17r70          21788 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      000427 0E                   21789 	.db	14
      000428 04                   21790 	.uleb128	4
      000429 01                   21791 	.db	1
      00042A 00 00r17r7E          21792 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      00042E 0E                   21793 	.db	14
      00042F 06                   21794 	.uleb128	6
      000430 01                   21795 	.db	1
      000431 00 00r17r81          21796 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      000435 0E                   21797 	.db	14
      000436 04                   21798 	.uleb128	4
      000437 01                   21799 	.db	1
      000438 00 00r17r88          21800 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      00043C 0E                   21801 	.db	14
      00043D 02                   21802 	.uleb128	2
                                  21803 
                                  21804 	.area .debug_frame (NOLOAD)
      00043E 00 00                21805 	.dw	0
      000440 00 0E                21806 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      000442                      21807 Ldebug_CIE13_start:
      000442 FF FF                21808 	.dw	0xffff
      000444 FF FF                21809 	.dw	0xffff
      000446 01                   21810 	.db	1
      000447 00                   21811 	.db	0
      000448 01                   21812 	.uleb128	1
      000449 7F                   21813 	.sleb128	-1
      00044A 09                   21814 	.db	9
      00044B 0C                   21815 	.db	12
      00044C 08                   21816 	.uleb128	8
      00044D 02                   21817 	.uleb128	2
      00044E 89                   21818 	.db	137
      00044F 01                   21819 	.uleb128	1
      000450                      21820 Ldebug_CIE13_end:
      000450 00 00 00 2F          21821 	.dw	0,47
      000454 00 00r04r3E          21822 	.dw	0,(Ldebug_CIE13_start-4)
      000458 00 00r17r55          21823 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)	;initial loc
      00045C 00 00 00 1A          21824 	.dw	0,Sstm8s_tim1$TIM1_GetCapture1$1802-Sstm8s_tim1$TIM1_GetCapture1$1790
      000460 01                   21825 	.db	1
      000461 00 00r17r55          21826 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)
      000465 0E                   21827 	.db	14
      000466 02                   21828 	.uleb128	2
      000467 01                   21829 	.db	1
      000468 00 00r17r56          21830 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      00046C 0E                   21831 	.db	14
      00046D 04                   21832 	.uleb128	4
      00046E 01                   21833 	.db	1
      00046F 00 00r17r64          21834 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      000473 0E                   21835 	.db	14
      000474 06                   21836 	.uleb128	6
      000475 01                   21837 	.db	1
      000476 00 00r17r67          21838 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      00047A 0E                   21839 	.db	14
      00047B 04                   21840 	.uleb128	4
      00047C 01                   21841 	.db	1
      00047D 00 00r17r6E          21842 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      000481 0E                   21843 	.db	14
      000482 02                   21844 	.uleb128	2
                                  21845 
                                  21846 	.area .debug_frame (NOLOAD)
      000483 00 00                21847 	.dw	0
      000485 00 0E                21848 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      000487                      21849 Ldebug_CIE14_start:
      000487 FF FF                21850 	.dw	0xffff
      000489 FF FF                21851 	.dw	0xffff
      00048B 01                   21852 	.db	1
      00048C 00                   21853 	.db	0
      00048D 01                   21854 	.uleb128	1
      00048E 7F                   21855 	.sleb128	-1
      00048F 09                   21856 	.db	9
      000490 0C                   21857 	.db	12
      000491 08                   21858 	.uleb128	8
      000492 02                   21859 	.uleb128	2
      000493 89                   21860 	.db	137
      000494 01                   21861 	.uleb128	1
      000495                      21862 Ldebug_CIE14_end:
      000495 00 00 00 52          21863 	.dw	0,82
      000499 00 00r04r83          21864 	.dw	0,(Ldebug_CIE14_start-4)
      00049D 00 00r17r19          21865 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)	;initial loc
      0004A1 00 00 00 3C          21866 	.dw	0,Sstm8s_tim1$TIM1_SetIC4Prescaler$1788-Sstm8s_tim1$TIM1_SetIC4Prescaler$1773
      0004A5 01                   21867 	.db	1
      0004A6 00 00r17r19          21868 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)
      0004AA 0E                   21869 	.db	14
      0004AB 02                   21870 	.uleb128	2
      0004AC 01                   21871 	.db	1
      0004AD 00 00r17r29          21872 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      0004B1 0E                   21873 	.db	14
      0004B2 02                   21874 	.uleb128	2
      0004B3 01                   21875 	.db	1
      0004B4 00 00r17r32          21876 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      0004B8 0E                   21877 	.db	14
      0004B9 02                   21878 	.uleb128	2
      0004BA 01                   21879 	.db	1
      0004BB 00 00r17r3B          21880 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      0004BF 0E                   21881 	.db	14
      0004C0 02                   21882 	.uleb128	2
      0004C1 01                   21883 	.db	1
      0004C2 00 00r17r3D          21884 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      0004C6 0E                   21885 	.db	14
      0004C7 03                   21886 	.uleb128	3
      0004C8 01                   21887 	.db	1
      0004C9 00 00r17r3F          21888 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      0004CD 0E                   21889 	.db	14
      0004CE 04                   21890 	.uleb128	4
      0004CF 01                   21891 	.db	1
      0004D0 00 00r17r41          21892 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      0004D4 0E                   21893 	.db	14
      0004D5 06                   21894 	.uleb128	6
      0004D6 01                   21895 	.db	1
      0004D7 00 00r17r43          21896 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      0004DB 0E                   21897 	.db	14
      0004DC 07                   21898 	.uleb128	7
      0004DD 01                   21899 	.db	1
      0004DE 00 00r17r45          21900 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      0004E2 0E                   21901 	.db	14
      0004E3 08                   21902 	.uleb128	8
      0004E4 01                   21903 	.db	1
      0004E5 00 00r17r4A          21904 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      0004E9 0E                   21905 	.db	14
      0004EA 02                   21906 	.uleb128	2
                                  21907 
                                  21908 	.area .debug_frame (NOLOAD)
      0004EB 00 00                21909 	.dw	0
      0004ED 00 0E                21910 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      0004EF                      21911 Ldebug_CIE15_start:
      0004EF FF FF                21912 	.dw	0xffff
      0004F1 FF FF                21913 	.dw	0xffff
      0004F3 01                   21914 	.db	1
      0004F4 00                   21915 	.db	0
      0004F5 01                   21916 	.uleb128	1
      0004F6 7F                   21917 	.sleb128	-1
      0004F7 09                   21918 	.db	9
      0004F8 0C                   21919 	.db	12
      0004F9 08                   21920 	.uleb128	8
      0004FA 02                   21921 	.uleb128	2
      0004FB 89                   21922 	.db	137
      0004FC 01                   21923 	.uleb128	1
      0004FD                      21924 Ldebug_CIE15_end:
      0004FD 00 00 00 52          21925 	.dw	0,82
      000501 00 00r04rEB          21926 	.dw	0,(Ldebug_CIE15_start-4)
      000505 00 00r16rDD          21927 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)	;initial loc
      000509 00 00 00 3C          21928 	.dw	0,Sstm8s_tim1$TIM1_SetIC3Prescaler$1771-Sstm8s_tim1$TIM1_SetIC3Prescaler$1756
      00050D 01                   21929 	.db	1
      00050E 00 00r16rDD          21930 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)
      000512 0E                   21931 	.db	14
      000513 02                   21932 	.uleb128	2
      000514 01                   21933 	.db	1
      000515 00 00r16rED          21934 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      000519 0E                   21935 	.db	14
      00051A 02                   21936 	.uleb128	2
      00051B 01                   21937 	.db	1
      00051C 00 00r16rF6          21938 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      000520 0E                   21939 	.db	14
      000521 02                   21940 	.uleb128	2
      000522 01                   21941 	.db	1
      000523 00 00r16rFF          21942 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      000527 0E                   21943 	.db	14
      000528 02                   21944 	.uleb128	2
      000529 01                   21945 	.db	1
      00052A 00 00r17r01          21946 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      00052E 0E                   21947 	.db	14
      00052F 03                   21948 	.uleb128	3
      000530 01                   21949 	.db	1
      000531 00 00r17r03          21950 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      000535 0E                   21951 	.db	14
      000536 04                   21952 	.uleb128	4
      000537 01                   21953 	.db	1
      000538 00 00r17r05          21954 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      00053C 0E                   21955 	.db	14
      00053D 06                   21956 	.uleb128	6
      00053E 01                   21957 	.db	1
      00053F 00 00r17r07          21958 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      000543 0E                   21959 	.db	14
      000544 07                   21960 	.uleb128	7
      000545 01                   21961 	.db	1
      000546 00 00r17r09          21962 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      00054A 0E                   21963 	.db	14
      00054B 08                   21964 	.uleb128	8
      00054C 01                   21965 	.db	1
      00054D 00 00r17r0E          21966 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      000551 0E                   21967 	.db	14
      000552 02                   21968 	.uleb128	2
                                  21969 
                                  21970 	.area .debug_frame (NOLOAD)
      000553 00 00                21971 	.dw	0
      000555 00 0E                21972 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      000557                      21973 Ldebug_CIE16_start:
      000557 FF FF                21974 	.dw	0xffff
      000559 FF FF                21975 	.dw	0xffff
      00055B 01                   21976 	.db	1
      00055C 00                   21977 	.db	0
      00055D 01                   21978 	.uleb128	1
      00055E 7F                   21979 	.sleb128	-1
      00055F 09                   21980 	.db	9
      000560 0C                   21981 	.db	12
      000561 08                   21982 	.uleb128	8
      000562 02                   21983 	.uleb128	2
      000563 89                   21984 	.db	137
      000564 01                   21985 	.uleb128	1
      000565                      21986 Ldebug_CIE16_end:
      000565 00 00 00 52          21987 	.dw	0,82
      000569 00 00r05r53          21988 	.dw	0,(Ldebug_CIE16_start-4)
      00056D 00 00r16rA1          21989 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)	;initial loc
      000571 00 00 00 3C          21990 	.dw	0,Sstm8s_tim1$TIM1_SetIC2Prescaler$1754-Sstm8s_tim1$TIM1_SetIC2Prescaler$1739
      000575 01                   21991 	.db	1
      000576 00 00r16rA1          21992 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)
      00057A 0E                   21993 	.db	14
      00057B 02                   21994 	.uleb128	2
      00057C 01                   21995 	.db	1
      00057D 00 00r16rB1          21996 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      000581 0E                   21997 	.db	14
      000582 02                   21998 	.uleb128	2
      000583 01                   21999 	.db	1
      000584 00 00r16rBA          22000 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      000588 0E                   22001 	.db	14
      000589 02                   22002 	.uleb128	2
      00058A 01                   22003 	.db	1
      00058B 00 00r16rC3          22004 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      00058F 0E                   22005 	.db	14
      000590 02                   22006 	.uleb128	2
      000591 01                   22007 	.db	1
      000592 00 00r16rC5          22008 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      000596 0E                   22009 	.db	14
      000597 03                   22010 	.uleb128	3
      000598 01                   22011 	.db	1
      000599 00 00r16rC7          22012 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      00059D 0E                   22013 	.db	14
      00059E 04                   22014 	.uleb128	4
      00059F 01                   22015 	.db	1
      0005A0 00 00r16rC9          22016 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      0005A4 0E                   22017 	.db	14
      0005A5 06                   22018 	.uleb128	6
      0005A6 01                   22019 	.db	1
      0005A7 00 00r16rCB          22020 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      0005AB 0E                   22021 	.db	14
      0005AC 07                   22022 	.uleb128	7
      0005AD 01                   22023 	.db	1
      0005AE 00 00r16rCD          22024 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      0005B2 0E                   22025 	.db	14
      0005B3 08                   22026 	.uleb128	8
      0005B4 01                   22027 	.db	1
      0005B5 00 00r16rD2          22028 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      0005B9 0E                   22029 	.db	14
      0005BA 02                   22030 	.uleb128	2
                                  22031 
                                  22032 	.area .debug_frame (NOLOAD)
      0005BB 00 00                22033 	.dw	0
      0005BD 00 0E                22034 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      0005BF                      22035 Ldebug_CIE17_start:
      0005BF FF FF                22036 	.dw	0xffff
      0005C1 FF FF                22037 	.dw	0xffff
      0005C3 01                   22038 	.db	1
      0005C4 00                   22039 	.db	0
      0005C5 01                   22040 	.uleb128	1
      0005C6 7F                   22041 	.sleb128	-1
      0005C7 09                   22042 	.db	9
      0005C8 0C                   22043 	.db	12
      0005C9 08                   22044 	.uleb128	8
      0005CA 02                   22045 	.uleb128	2
      0005CB 89                   22046 	.db	137
      0005CC 01                   22047 	.uleb128	1
      0005CD                      22048 Ldebug_CIE17_end:
      0005CD 00 00 00 52          22049 	.dw	0,82
      0005D1 00 00r05rBB          22050 	.dw	0,(Ldebug_CIE17_start-4)
      0005D5 00 00r16r65          22051 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)	;initial loc
      0005D9 00 00 00 3C          22052 	.dw	0,Sstm8s_tim1$TIM1_SetIC1Prescaler$1737-Sstm8s_tim1$TIM1_SetIC1Prescaler$1722
      0005DD 01                   22053 	.db	1
      0005DE 00 00r16r65          22054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)
      0005E2 0E                   22055 	.db	14
      0005E3 02                   22056 	.uleb128	2
      0005E4 01                   22057 	.db	1
      0005E5 00 00r16r75          22058 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      0005E9 0E                   22059 	.db	14
      0005EA 02                   22060 	.uleb128	2
      0005EB 01                   22061 	.db	1
      0005EC 00 00r16r7E          22062 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      0005F0 0E                   22063 	.db	14
      0005F1 02                   22064 	.uleb128	2
      0005F2 01                   22065 	.db	1
      0005F3 00 00r16r87          22066 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      0005F7 0E                   22067 	.db	14
      0005F8 02                   22068 	.uleb128	2
      0005F9 01                   22069 	.db	1
      0005FA 00 00r16r89          22070 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      0005FE 0E                   22071 	.db	14
      0005FF 03                   22072 	.uleb128	3
      000600 01                   22073 	.db	1
      000601 00 00r16r8B          22074 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      000605 0E                   22075 	.db	14
      000606 04                   22076 	.uleb128	4
      000607 01                   22077 	.db	1
      000608 00 00r16r8D          22078 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      00060C 0E                   22079 	.db	14
      00060D 06                   22080 	.uleb128	6
      00060E 01                   22081 	.db	1
      00060F 00 00r16r8F          22082 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      000613 0E                   22083 	.db	14
      000614 07                   22084 	.uleb128	7
      000615 01                   22085 	.db	1
      000616 00 00r16r91          22086 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      00061A 0E                   22087 	.db	14
      00061B 08                   22088 	.uleb128	8
      00061C 01                   22089 	.db	1
      00061D 00 00r16r96          22090 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      000621 0E                   22091 	.db	14
      000622 02                   22092 	.uleb128	2
                                  22093 
                                  22094 	.area .debug_frame (NOLOAD)
      000623 00 00                22095 	.dw	0
      000625 00 0E                22096 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      000627                      22097 Ldebug_CIE18_start:
      000627 FF FF                22098 	.dw	0xffff
      000629 FF FF                22099 	.dw	0xffff
      00062B 01                   22100 	.db	1
      00062C 00                   22101 	.db	0
      00062D 01                   22102 	.uleb128	1
      00062E 7F                   22103 	.sleb128	-1
      00062F 09                   22104 	.db	9
      000630 0C                   22105 	.db	12
      000631 08                   22106 	.uleb128	8
      000632 02                   22107 	.uleb128	2
      000633 89                   22108 	.db	137
      000634 01                   22109 	.uleb128	1
      000635                      22110 Ldebug_CIE18_end:
      000635 00 00 00 13          22111 	.dw	0,19
      000639 00 00r06r23          22112 	.dw	0,(Ldebug_CIE18_start-4)
      00063D 00 00r16r59          22113 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)	;initial loc
      000641 00 00 00 0C          22114 	.dw	0,Sstm8s_tim1$TIM1_SetCompare4$1720-Sstm8s_tim1$TIM1_SetCompare4$1715
      000645 01                   22115 	.db	1
      000646 00 00r16r59          22116 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)
      00064A 0E                   22117 	.db	14
      00064B 02                   22118 	.uleb128	2
                                  22119 
                                  22120 	.area .debug_frame (NOLOAD)
      00064C 00 00                22121 	.dw	0
      00064E 00 0E                22122 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      000650                      22123 Ldebug_CIE19_start:
      000650 FF FF                22124 	.dw	0xffff
      000652 FF FF                22125 	.dw	0xffff
      000654 01                   22126 	.db	1
      000655 00                   22127 	.db	0
      000656 01                   22128 	.uleb128	1
      000657 7F                   22129 	.sleb128	-1
      000658 09                   22130 	.db	9
      000659 0C                   22131 	.db	12
      00065A 08                   22132 	.uleb128	8
      00065B 02                   22133 	.uleb128	2
      00065C 89                   22134 	.db	137
      00065D 01                   22135 	.uleb128	1
      00065E                      22136 Ldebug_CIE19_end:
      00065E 00 00 00 13          22137 	.dw	0,19
      000662 00 00r06r4C          22138 	.dw	0,(Ldebug_CIE19_start-4)
      000666 00 00r16r4D          22139 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)	;initial loc
      00066A 00 00 00 0C          22140 	.dw	0,Sstm8s_tim1$TIM1_SetCompare3$1713-Sstm8s_tim1$TIM1_SetCompare3$1708
      00066E 01                   22141 	.db	1
      00066F 00 00r16r4D          22142 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)
      000673 0E                   22143 	.db	14
      000674 02                   22144 	.uleb128	2
                                  22145 
                                  22146 	.area .debug_frame (NOLOAD)
      000675 00 00                22147 	.dw	0
      000677 00 0E                22148 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      000679                      22149 Ldebug_CIE20_start:
      000679 FF FF                22150 	.dw	0xffff
      00067B FF FF                22151 	.dw	0xffff
      00067D 01                   22152 	.db	1
      00067E 00                   22153 	.db	0
      00067F 01                   22154 	.uleb128	1
      000680 7F                   22155 	.sleb128	-1
      000681 09                   22156 	.db	9
      000682 0C                   22157 	.db	12
      000683 08                   22158 	.uleb128	8
      000684 02                   22159 	.uleb128	2
      000685 89                   22160 	.db	137
      000686 01                   22161 	.uleb128	1
      000687                      22162 Ldebug_CIE20_end:
      000687 00 00 00 13          22163 	.dw	0,19
      00068B 00 00r06r75          22164 	.dw	0,(Ldebug_CIE20_start-4)
      00068F 00 00r16r41          22165 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)	;initial loc
      000693 00 00 00 0C          22166 	.dw	0,Sstm8s_tim1$TIM1_SetCompare2$1706-Sstm8s_tim1$TIM1_SetCompare2$1701
      000697 01                   22167 	.db	1
      000698 00 00r16r41          22168 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)
      00069C 0E                   22169 	.db	14
      00069D 02                   22170 	.uleb128	2
                                  22171 
                                  22172 	.area .debug_frame (NOLOAD)
      00069E 00 00                22173 	.dw	0
      0006A0 00 0E                22174 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      0006A2                      22175 Ldebug_CIE21_start:
      0006A2 FF FF                22176 	.dw	0xffff
      0006A4 FF FF                22177 	.dw	0xffff
      0006A6 01                   22178 	.db	1
      0006A7 00                   22179 	.db	0
      0006A8 01                   22180 	.uleb128	1
      0006A9 7F                   22181 	.sleb128	-1
      0006AA 09                   22182 	.db	9
      0006AB 0C                   22183 	.db	12
      0006AC 08                   22184 	.uleb128	8
      0006AD 02                   22185 	.uleb128	2
      0006AE 89                   22186 	.db	137
      0006AF 01                   22187 	.uleb128	1
      0006B0                      22188 Ldebug_CIE21_end:
      0006B0 00 00 00 13          22189 	.dw	0,19
      0006B4 00 00r06r9E          22190 	.dw	0,(Ldebug_CIE21_start-4)
      0006B8 00 00r16r35          22191 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)	;initial loc
      0006BC 00 00 00 0C          22192 	.dw	0,Sstm8s_tim1$TIM1_SetCompare1$1699-Sstm8s_tim1$TIM1_SetCompare1$1694
      0006C0 01                   22193 	.db	1
      0006C1 00 00r16r35          22194 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)
      0006C5 0E                   22195 	.db	14
      0006C6 02                   22196 	.uleb128	2
                                  22197 
                                  22198 	.area .debug_frame (NOLOAD)
      0006C7 00 00                22199 	.dw	0
      0006C9 00 0E                22200 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      0006CB                      22201 Ldebug_CIE22_start:
      0006CB FF FF                22202 	.dw	0xffff
      0006CD FF FF                22203 	.dw	0xffff
      0006CF 01                   22204 	.db	1
      0006D0 00                   22205 	.db	0
      0006D1 01                   22206 	.uleb128	1
      0006D2 7F                   22207 	.sleb128	-1
      0006D3 09                   22208 	.db	9
      0006D4 0C                   22209 	.db	12
      0006D5 08                   22210 	.uleb128	8
      0006D6 02                   22211 	.uleb128	2
      0006D7 89                   22212 	.db	137
      0006D8 01                   22213 	.uleb128	1
      0006D9                      22214 Ldebug_CIE22_end:
      0006D9 00 00 00 13          22215 	.dw	0,19
      0006DD 00 00r06rC7          22216 	.dw	0,(Ldebug_CIE22_start-4)
      0006E1 00 00r16r29          22217 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)	;initial loc
      0006E5 00 00 00 0C          22218 	.dw	0,Sstm8s_tim1$TIM1_SetAutoreload$1692-Sstm8s_tim1$TIM1_SetAutoreload$1687
      0006E9 01                   22219 	.db	1
      0006EA 00 00r16r29          22220 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)
      0006EE 0E                   22221 	.db	14
      0006EF 02                   22222 	.uleb128	2
                                  22223 
                                  22224 	.area .debug_frame (NOLOAD)
      0006F0 00 00                22225 	.dw	0
      0006F2 00 0E                22226 	.dw	Ldebug_CIE23_end-Ldebug_CIE23_start
      0006F4                      22227 Ldebug_CIE23_start:
      0006F4 FF FF                22228 	.dw	0xffff
      0006F6 FF FF                22229 	.dw	0xffff
      0006F8 01                   22230 	.db	1
      0006F9 00                   22231 	.db	0
      0006FA 01                   22232 	.uleb128	1
      0006FB 7F                   22233 	.sleb128	-1
      0006FC 09                   22234 	.db	9
      0006FD 0C                   22235 	.db	12
      0006FE 08                   22236 	.uleb128	8
      0006FF 02                   22237 	.uleb128	2
      000700 89                   22238 	.db	137
      000701 01                   22239 	.uleb128	1
      000702                      22240 Ldebug_CIE23_end:
      000702 00 00 00 13          22241 	.dw	0,19
      000706 00 00r06rF0          22242 	.dw	0,(Ldebug_CIE23_start-4)
      00070A 00 00r16r1D          22243 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)	;initial loc
      00070E 00 00 00 0C          22244 	.dw	0,Sstm8s_tim1$TIM1_SetCounter$1685-Sstm8s_tim1$TIM1_SetCounter$1680
      000712 01                   22245 	.db	1
      000713 00 00r16r1D          22246 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)
      000717 0E                   22247 	.db	14
      000718 02                   22248 	.uleb128	2
                                  22249 
                                  22250 	.area .debug_frame (NOLOAD)
      000719 00 00                22251 	.dw	0
      00071B 00 0E                22252 	.dw	Ldebug_CIE24_end-Ldebug_CIE24_start
      00071D                      22253 Ldebug_CIE24_start:
      00071D FF FF                22254 	.dw	0xffff
      00071F FF FF                22255 	.dw	0xffff
      000721 01                   22256 	.db	1
      000722 00                   22257 	.db	0
      000723 01                   22258 	.uleb128	1
      000724 7F                   22259 	.sleb128	-1
      000725 09                   22260 	.db	9
      000726 0C                   22261 	.db	12
      000727 08                   22262 	.uleb128	8
      000728 02                   22263 	.uleb128	2
      000729 89                   22264 	.db	137
      00072A 01                   22265 	.uleb128	1
      00072B                      22266 Ldebug_CIE24_end:
      00072B 00 00 00 BB          22267 	.dw	0,187
      00072F 00 00r07r19          22268 	.dw	0,(Ldebug_CIE24_start-4)
      000733 00 00r15r13          22269 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)	;initial loc
      000737 00 00 01 0A          22270 	.dw	0,Sstm8s_tim1$TIM1_SelectOCxM$1678-Sstm8s_tim1$TIM1_SelectOCxM$1625
      00073B 01                   22271 	.db	1
      00073C 00 00r15r13          22272 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)
      000740 0E                   22273 	.db	14
      000741 02                   22274 	.uleb128	2
      000742 01                   22275 	.db	1
      000743 00 00r15r14          22276 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      000747 0E                   22277 	.db	14
      000748 04                   22278 	.uleb128	4
      000749 01                   22279 	.db	1
      00074A 00 00r15r22          22280 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      00074E 0E                   22281 	.db	14
      00074F 04                   22282 	.uleb128	4
      000750 01                   22283 	.db	1
      000751 00 00r15r31          22284 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      000755 0E                   22285 	.db	14
      000756 04                   22286 	.uleb128	4
      000757 01                   22287 	.db	1
      000758 00 00r15r4F          22288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      00075C 0E                   22289 	.db	14
      00075D 04                   22290 	.uleb128	4
      00075E 01                   22291 	.db	1
      00075F 00 00r15r51          22292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      000763 0E                   22293 	.db	14
      000764 05                   22294 	.uleb128	5
      000765 01                   22295 	.db	1
      000766 00 00r15r53          22296 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      00076A 0E                   22297 	.db	14
      00076B 06                   22298 	.uleb128	6
      00076C 01                   22299 	.db	1
      00076D 00 00r15r55          22300 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      000771 0E                   22301 	.db	14
      000772 08                   22302 	.uleb128	8
      000773 01                   22303 	.db	1
      000774 00 00r15r57          22304 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      000778 0E                   22305 	.db	14
      000779 09                   22306 	.uleb128	9
      00077A 01                   22307 	.db	1
      00077B 00 00r15r59          22308 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      00077F 0E                   22309 	.db	14
      000780 0A                   22310 	.uleb128	10
      000781 01                   22311 	.db	1
      000782 00 00r15r5E          22312 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      000786 0E                   22313 	.db	14
      000787 04                   22314 	.uleb128	4
      000788 01                   22315 	.db	1
      000789 00 00r15r6E          22316 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      00078D 0E                   22317 	.db	14
      00078E 04                   22318 	.uleb128	4
      00078F 01                   22319 	.db	1
      000790 00 00r15r77          22320 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      000794 0E                   22321 	.db	14
      000795 04                   22322 	.uleb128	4
      000796 01                   22323 	.db	1
      000797 00 00r15r80          22324 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      00079B 0E                   22325 	.db	14
      00079C 04                   22326 	.uleb128	4
      00079D 01                   22327 	.db	1
      00079E 00 00r15r89          22328 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      0007A2 0E                   22329 	.db	14
      0007A3 04                   22330 	.uleb128	4
      0007A4 01                   22331 	.db	1
      0007A5 00 00r15r92          22332 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      0007A9 0E                   22333 	.db	14
      0007AA 04                   22334 	.uleb128	4
      0007AB 01                   22335 	.db	1
      0007AC 00 00r15r9B          22336 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      0007B0 0E                   22337 	.db	14
      0007B1 04                   22338 	.uleb128	4
      0007B2 01                   22339 	.db	1
      0007B3 00 00r15rA4          22340 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      0007B7 0E                   22341 	.db	14
      0007B8 04                   22342 	.uleb128	4
      0007B9 01                   22343 	.db	1
      0007BA 00 00r15rA6          22344 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      0007BE 0E                   22345 	.db	14
      0007BF 05                   22346 	.uleb128	5
      0007C0 01                   22347 	.db	1
      0007C1 00 00r15rA8          22348 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      0007C5 0E                   22349 	.db	14
      0007C6 06                   22350 	.uleb128	6
      0007C7 01                   22351 	.db	1
      0007C8 00 00r15rAA          22352 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      0007CC 0E                   22353 	.db	14
      0007CD 08                   22354 	.uleb128	8
      0007CE 01                   22355 	.db	1
      0007CF 00 00r15rAC          22356 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      0007D3 0E                   22357 	.db	14
      0007D4 09                   22358 	.uleb128	9
      0007D5 01                   22359 	.db	1
      0007D6 00 00r15rAE          22360 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      0007DA 0E                   22361 	.db	14
      0007DB 0A                   22362 	.uleb128	10
      0007DC 01                   22363 	.db	1
      0007DD 00 00r15rB3          22364 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      0007E1 0E                   22365 	.db	14
      0007E2 04                   22366 	.uleb128	4
      0007E3 01                   22367 	.db	1
      0007E4 00 00r16r1C          22368 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      0007E8 0E                   22369 	.db	14
      0007E9 02                   22370 	.uleb128	2
                                  22371 
                                  22372 	.area .debug_frame (NOLOAD)
      0007EA 00 00                22373 	.dw	0
      0007EC 00 0E                22374 	.dw	Ldebug_CIE25_end-Ldebug_CIE25_start
      0007EE                      22375 Ldebug_CIE25_start:
      0007EE FF FF                22376 	.dw	0xffff
      0007F0 FF FF                22377 	.dw	0xffff
      0007F2 01                   22378 	.db	1
      0007F3 00                   22379 	.db	0
      0007F4 01                   22380 	.uleb128	1
      0007F5 7F                   22381 	.sleb128	-1
      0007F6 09                   22382 	.db	9
      0007F7 0C                   22383 	.db	12
      0007F8 08                   22384 	.uleb128	8
      0007F9 02                   22385 	.uleb128	2
      0007FA 89                   22386 	.db	137
      0007FB 01                   22387 	.uleb128	1
      0007FC                      22388 Ldebug_CIE25_end:
      0007FC 00 00 00 8A          22389 	.dw	0,138
      000800 00 00r07rEA          22390 	.dw	0,(Ldebug_CIE25_start-4)
      000804 00 00r14r64          22391 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)	;initial loc
      000808 00 00 00 AF          22392 	.dw	0,Sstm8s_tim1$TIM1_CCxNCmd$1623-Sstm8s_tim1$TIM1_CCxNCmd$1572
      00080C 01                   22393 	.db	1
      00080D 00 00r14r64          22394 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)
      000811 0E                   22395 	.db	14
      000812 02                   22396 	.uleb128	2
      000813 01                   22397 	.db	1
      000814 00 00r14r65          22398 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      000818 0E                   22399 	.db	14
      000819 03                   22400 	.uleb128	3
      00081A 01                   22401 	.db	1
      00081B 00 00r14r73          22402 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      00081F 0E                   22403 	.db	14
      000820 03                   22404 	.uleb128	3
      000821 01                   22405 	.db	1
      000822 00 00r14r8A          22406 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      000826 0E                   22407 	.db	14
      000827 03                   22408 	.uleb128	3
      000828 01                   22409 	.db	1
      000829 00 00r14r8C          22410 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      00082D 0E                   22411 	.db	14
      00082E 04                   22412 	.uleb128	4
      00082F 01                   22413 	.db	1
      000830 00 00r14r8E          22414 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      000834 0E                   22415 	.db	14
      000835 05                   22416 	.uleb128	5
      000836 01                   22417 	.db	1
      000837 00 00r14r90          22418 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      00083B 0E                   22419 	.db	14
      00083C 07                   22420 	.uleb128	7
      00083D 01                   22421 	.db	1
      00083E 00 00r14r92          22422 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      000842 0E                   22423 	.db	14
      000843 08                   22424 	.uleb128	8
      000844 01                   22425 	.db	1
      000845 00 00r14r94          22426 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      000849 0E                   22427 	.db	14
      00084A 09                   22428 	.uleb128	9
      00084B 01                   22429 	.db	1
      00084C 00 00r14r99          22430 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      000850 0E                   22431 	.db	14
      000851 03                   22432 	.uleb128	3
      000852 01                   22433 	.db	1
      000853 00 00r14rA8          22434 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      000857 0E                   22435 	.db	14
      000858 03                   22436 	.uleb128	3
      000859 01                   22437 	.db	1
      00085A 00 00r14rAA          22438 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      00085E 0E                   22439 	.db	14
      00085F 04                   22440 	.uleb128	4
      000860 01                   22441 	.db	1
      000861 00 00r14rAC          22442 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      000865 0E                   22443 	.db	14
      000866 05                   22444 	.uleb128	5
      000867 01                   22445 	.db	1
      000868 00 00r14rAE          22446 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      00086C 0E                   22447 	.db	14
      00086D 07                   22448 	.uleb128	7
      00086E 01                   22449 	.db	1
      00086F 00 00r14rB0          22450 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      000873 0E                   22451 	.db	14
      000874 08                   22452 	.uleb128	8
      000875 01                   22453 	.db	1
      000876 00 00r14rB2          22454 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      00087A 0E                   22455 	.db	14
      00087B 09                   22456 	.uleb128	9
      00087C 01                   22457 	.db	1
      00087D 00 00r14rB7          22458 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      000881 0E                   22459 	.db	14
      000882 03                   22460 	.uleb128	3
      000883 01                   22461 	.db	1
      000884 00 00r15r12          22462 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      000888 0E                   22463 	.db	14
      000889 02                   22464 	.uleb128	2
                                  22465 
                                  22466 	.area .debug_frame (NOLOAD)
      00088A 00 00                22467 	.dw	0
      00088C 00 0E                22468 	.dw	Ldebug_CIE26_end-Ldebug_CIE26_start
      00088E                      22469 Ldebug_CIE26_start:
      00088E FF FF                22470 	.dw	0xffff
      000890 FF FF                22471 	.dw	0xffff
      000892 01                   22472 	.db	1
      000893 00                   22473 	.db	0
      000894 01                   22474 	.uleb128	1
      000895 7F                   22475 	.sleb128	-1
      000896 09                   22476 	.db	9
      000897 0C                   22477 	.db	12
      000898 08                   22478 	.uleb128	8
      000899 02                   22479 	.uleb128	2
      00089A 89                   22480 	.db	137
      00089B 01                   22481 	.uleb128	1
      00089C                      22482 Ldebug_CIE26_end:
      00089C 00 00 00 91          22483 	.dw	0,145
      0008A0 00 00r08r8A          22484 	.dw	0,(Ldebug_CIE26_start-4)
      0008A4 00 00r13r7C          22485 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)	;initial loc
      0008A8 00 00 00 E8          22486 	.dw	0,Sstm8s_tim1$TIM1_CCxCmd$1570-Sstm8s_tim1$TIM1_CCxCmd$1509
      0008AC 01                   22487 	.db	1
      0008AD 00 00r13r7C          22488 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)
      0008B1 0E                   22489 	.db	14
      0008B2 02                   22490 	.uleb128	2
      0008B3 01                   22491 	.db	1
      0008B4 00 00r13r7D          22492 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      0008B8 0E                   22493 	.db	14
      0008B9 04                   22494 	.uleb128	4
      0008BA 01                   22495 	.db	1
      0008BB 00 00r13r8B          22496 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      0008BF 0E                   22497 	.db	14
      0008C0 04                   22498 	.uleb128	4
      0008C1 01                   22499 	.db	1
      0008C2 00 00r13r9A          22500 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      0008C6 0E                   22501 	.db	14
      0008C7 04                   22502 	.uleb128	4
      0008C8 01                   22503 	.db	1
      0008C9 00 00r13rB8          22504 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      0008CD 0E                   22505 	.db	14
      0008CE 04                   22506 	.uleb128	4
      0008CF 01                   22507 	.db	1
      0008D0 00 00r13rBA          22508 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      0008D4 0E                   22509 	.db	14
      0008D5 05                   22510 	.uleb128	5
      0008D6 01                   22511 	.db	1
      0008D7 00 00r13rBC          22512 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      0008DB 0E                   22513 	.db	14
      0008DC 06                   22514 	.uleb128	6
      0008DD 01                   22515 	.db	1
      0008DE 00 00r13rBE          22516 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      0008E2 0E                   22517 	.db	14
      0008E3 08                   22518 	.uleb128	8
      0008E4 01                   22519 	.db	1
      0008E5 00 00r13rC0          22520 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      0008E9 0E                   22521 	.db	14
      0008EA 09                   22522 	.uleb128	9
      0008EB 01                   22523 	.db	1
      0008EC 00 00r13rC2          22524 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      0008F0 0E                   22525 	.db	14
      0008F1 0A                   22526 	.uleb128	10
      0008F2 01                   22527 	.db	1
      0008F3 00 00r13rC7          22528 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      0008F7 0E                   22529 	.db	14
      0008F8 04                   22530 	.uleb128	4
      0008F9 01                   22531 	.db	1
      0008FA 00 00r13rD6          22532 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      0008FE 0E                   22533 	.db	14
      0008FF 04                   22534 	.uleb128	4
      000900 01                   22535 	.db	1
      000901 00 00r13rD8          22536 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      000905 0E                   22537 	.db	14
      000906 05                   22538 	.uleb128	5
      000907 01                   22539 	.db	1
      000908 00 00r13rDA          22540 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      00090C 0E                   22541 	.db	14
      00090D 06                   22542 	.uleb128	6
      00090E 01                   22543 	.db	1
      00090F 00 00r13rDC          22544 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      000913 0E                   22545 	.db	14
      000914 08                   22546 	.uleb128	8
      000915 01                   22547 	.db	1
      000916 00 00r13rDE          22548 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      00091A 0E                   22549 	.db	14
      00091B 09                   22550 	.uleb128	9
      00091C 01                   22551 	.db	1
      00091D 00 00r13rE0          22552 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      000921 0E                   22553 	.db	14
      000922 0A                   22554 	.uleb128	10
      000923 01                   22555 	.db	1
      000924 00 00r13rE5          22556 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      000928 0E                   22557 	.db	14
      000929 04                   22558 	.uleb128	4
      00092A 01                   22559 	.db	1
      00092B 00 00r14r63          22560 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      00092F 0E                   22561 	.db	14
      000930 02                   22562 	.uleb128	2
                                  22563 
                                  22564 	.area .debug_frame (NOLOAD)
      000931 00 00                22565 	.dw	0
      000933 00 0E                22566 	.dw	Ldebug_CIE27_end-Ldebug_CIE27_start
      000935                      22567 Ldebug_CIE27_start:
      000935 FF FF                22568 	.dw	0xffff
      000937 FF FF                22569 	.dw	0xffff
      000939 01                   22570 	.db	1
      00093A 00                   22571 	.db	0
      00093B 01                   22572 	.uleb128	1
      00093C 7F                   22573 	.sleb128	-1
      00093D 09                   22574 	.db	9
      00093E 0C                   22575 	.db	12
      00093F 08                   22576 	.uleb128	8
      000940 02                   22577 	.uleb128	2
      000941 89                   22578 	.db	137
      000942 01                   22579 	.uleb128	1
      000943                      22580 Ldebug_CIE27_end:
      000943 00 00 00 44          22581 	.dw	0,68
      000947 00 00r09r31          22582 	.dw	0,(Ldebug_CIE27_start-4)
      00094B 00 00r13r45          22583 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)	;initial loc
      00094F 00 00 00 37          22584 	.dw	0,Sstm8s_tim1$TIM1_OC4PolarityConfig$1507-Sstm8s_tim1$TIM1_OC4PolarityConfig$1488
      000953 01                   22585 	.db	1
      000954 00 00r13r45          22586 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)
      000958 0E                   22587 	.db	14
      000959 02                   22588 	.uleb128	2
      00095A 01                   22589 	.db	1
      00095B 00 00r13r55          22590 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      00095F 0E                   22591 	.db	14
      000960 02                   22592 	.uleb128	2
      000961 01                   22593 	.db	1
      000962 00 00r13r57          22594 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      000966 0E                   22595 	.db	14
      000967 03                   22596 	.uleb128	3
      000968 01                   22597 	.db	1
      000969 00 00r13r59          22598 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      00096D 0E                   22599 	.db	14
      00096E 04                   22600 	.uleb128	4
      00096F 01                   22601 	.db	1
      000970 00 00r13r5B          22602 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      000974 0E                   22603 	.db	14
      000975 06                   22604 	.uleb128	6
      000976 01                   22605 	.db	1
      000977 00 00r13r5D          22606 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      00097B 0E                   22607 	.db	14
      00097C 07                   22608 	.uleb128	7
      00097D 01                   22609 	.db	1
      00097E 00 00r13r5F          22610 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      000982 0E                   22611 	.db	14
      000983 08                   22612 	.uleb128	8
      000984 01                   22613 	.db	1
      000985 00 00r13r64          22614 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      000989 0E                   22615 	.db	14
      00098A 02                   22616 	.uleb128	2
                                  22617 
                                  22618 	.area .debug_frame (NOLOAD)
      00098B 00 00                22619 	.dw	0
      00098D 00 0E                22620 	.dw	Ldebug_CIE28_end-Ldebug_CIE28_start
      00098F                      22621 Ldebug_CIE28_start:
      00098F FF FF                22622 	.dw	0xffff
      000991 FF FF                22623 	.dw	0xffff
      000993 01                   22624 	.db	1
      000994 00                   22625 	.db	0
      000995 01                   22626 	.uleb128	1
      000996 7F                   22627 	.sleb128	-1
      000997 09                   22628 	.db	9
      000998 0C                   22629 	.db	12
      000999 08                   22630 	.uleb128	8
      00099A 02                   22631 	.uleb128	2
      00099B 89                   22632 	.db	137
      00099C 01                   22633 	.uleb128	1
      00099D                      22634 Ldebug_CIE28_end:
      00099D 00 00 00 44          22635 	.dw	0,68
      0009A1 00 00r09r8B          22636 	.dw	0,(Ldebug_CIE28_start-4)
      0009A5 00 00r13r0E          22637 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)	;initial loc
      0009A9 00 00 00 37          22638 	.dw	0,Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467
      0009AD 01                   22639 	.db	1
      0009AE 00 00r13r0E          22640 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)
      0009B2 0E                   22641 	.db	14
      0009B3 02                   22642 	.uleb128	2
      0009B4 01                   22643 	.db	1
      0009B5 00 00r13r1E          22644 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      0009B9 0E                   22645 	.db	14
      0009BA 02                   22646 	.uleb128	2
      0009BB 01                   22647 	.db	1
      0009BC 00 00r13r20          22648 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      0009C0 0E                   22649 	.db	14
      0009C1 03                   22650 	.uleb128	3
      0009C2 01                   22651 	.db	1
      0009C3 00 00r13r22          22652 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      0009C7 0E                   22653 	.db	14
      0009C8 04                   22654 	.uleb128	4
      0009C9 01                   22655 	.db	1
      0009CA 00 00r13r24          22656 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      0009CE 0E                   22657 	.db	14
      0009CF 06                   22658 	.uleb128	6
      0009D0 01                   22659 	.db	1
      0009D1 00 00r13r26          22660 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      0009D5 0E                   22661 	.db	14
      0009D6 07                   22662 	.uleb128	7
      0009D7 01                   22663 	.db	1
      0009D8 00 00r13r28          22664 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      0009DC 0E                   22665 	.db	14
      0009DD 08                   22666 	.uleb128	8
      0009DE 01                   22667 	.db	1
      0009DF 00 00r13r2D          22668 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      0009E3 0E                   22669 	.db	14
      0009E4 02                   22670 	.uleb128	2
                                  22671 
                                  22672 	.area .debug_frame (NOLOAD)
      0009E5 00 00                22673 	.dw	0
      0009E7 00 0E                22674 	.dw	Ldebug_CIE29_end-Ldebug_CIE29_start
      0009E9                      22675 Ldebug_CIE29_start:
      0009E9 FF FF                22676 	.dw	0xffff
      0009EB FF FF                22677 	.dw	0xffff
      0009ED 01                   22678 	.db	1
      0009EE 00                   22679 	.db	0
      0009EF 01                   22680 	.uleb128	1
      0009F0 7F                   22681 	.sleb128	-1
      0009F1 09                   22682 	.db	9
      0009F2 0C                   22683 	.db	12
      0009F3 08                   22684 	.uleb128	8
      0009F4 02                   22685 	.uleb128	2
      0009F5 89                   22686 	.db	137
      0009F6 01                   22687 	.uleb128	1
      0009F7                      22688 Ldebug_CIE29_end:
      0009F7 00 00 00 44          22689 	.dw	0,68
      0009FB 00 00r09rE5          22690 	.dw	0,(Ldebug_CIE29_start-4)
      0009FF 00 00r12rD7          22691 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)	;initial loc
      000A03 00 00 00 37          22692 	.dw	0,Sstm8s_tim1$TIM1_OC3PolarityConfig$1465-Sstm8s_tim1$TIM1_OC3PolarityConfig$1446
      000A07 01                   22693 	.db	1
      000A08 00 00r12rD7          22694 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)
      000A0C 0E                   22695 	.db	14
      000A0D 02                   22696 	.uleb128	2
      000A0E 01                   22697 	.db	1
      000A0F 00 00r12rE7          22698 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      000A13 0E                   22699 	.db	14
      000A14 02                   22700 	.uleb128	2
      000A15 01                   22701 	.db	1
      000A16 00 00r12rE9          22702 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      000A1A 0E                   22703 	.db	14
      000A1B 03                   22704 	.uleb128	3
      000A1C 01                   22705 	.db	1
      000A1D 00 00r12rEB          22706 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      000A21 0E                   22707 	.db	14
      000A22 04                   22708 	.uleb128	4
      000A23 01                   22709 	.db	1
      000A24 00 00r12rED          22710 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      000A28 0E                   22711 	.db	14
      000A29 06                   22712 	.uleb128	6
      000A2A 01                   22713 	.db	1
      000A2B 00 00r12rEF          22714 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      000A2F 0E                   22715 	.db	14
      000A30 07                   22716 	.uleb128	7
      000A31 01                   22717 	.db	1
      000A32 00 00r12rF1          22718 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      000A36 0E                   22719 	.db	14
      000A37 08                   22720 	.uleb128	8
      000A38 01                   22721 	.db	1
      000A39 00 00r12rF6          22722 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      000A3D 0E                   22723 	.db	14
      000A3E 02                   22724 	.uleb128	2
                                  22725 
                                  22726 	.area .debug_frame (NOLOAD)
      000A3F 00 00                22727 	.dw	0
      000A41 00 0E                22728 	.dw	Ldebug_CIE30_end-Ldebug_CIE30_start
      000A43                      22729 Ldebug_CIE30_start:
      000A43 FF FF                22730 	.dw	0xffff
      000A45 FF FF                22731 	.dw	0xffff
      000A47 01                   22732 	.db	1
      000A48 00                   22733 	.db	0
      000A49 01                   22734 	.uleb128	1
      000A4A 7F                   22735 	.sleb128	-1
      000A4B 09                   22736 	.db	9
      000A4C 0C                   22737 	.db	12
      000A4D 08                   22738 	.uleb128	8
      000A4E 02                   22739 	.uleb128	2
      000A4F 89                   22740 	.db	137
      000A50 01                   22741 	.uleb128	1
      000A51                      22742 Ldebug_CIE30_end:
      000A51 00 00 00 44          22743 	.dw	0,68
      000A55 00 00r0Ar3F          22744 	.dw	0,(Ldebug_CIE30_start-4)
      000A59 00 00r12rA0          22745 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)	;initial loc
      000A5D 00 00 00 37          22746 	.dw	0,Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425
      000A61 01                   22747 	.db	1
      000A62 00 00r12rA0          22748 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)
      000A66 0E                   22749 	.db	14
      000A67 02                   22750 	.uleb128	2
      000A68 01                   22751 	.db	1
      000A69 00 00r12rB0          22752 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      000A6D 0E                   22753 	.db	14
      000A6E 02                   22754 	.uleb128	2
      000A6F 01                   22755 	.db	1
      000A70 00 00r12rB2          22756 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      000A74 0E                   22757 	.db	14
      000A75 03                   22758 	.uleb128	3
      000A76 01                   22759 	.db	1
      000A77 00 00r12rB4          22760 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      000A7B 0E                   22761 	.db	14
      000A7C 04                   22762 	.uleb128	4
      000A7D 01                   22763 	.db	1
      000A7E 00 00r12rB6          22764 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      000A82 0E                   22765 	.db	14
      000A83 06                   22766 	.uleb128	6
      000A84 01                   22767 	.db	1
      000A85 00 00r12rB8          22768 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      000A89 0E                   22769 	.db	14
      000A8A 07                   22770 	.uleb128	7
      000A8B 01                   22771 	.db	1
      000A8C 00 00r12rBA          22772 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      000A90 0E                   22773 	.db	14
      000A91 08                   22774 	.uleb128	8
      000A92 01                   22775 	.db	1
      000A93 00 00r12rBF          22776 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      000A97 0E                   22777 	.db	14
      000A98 02                   22778 	.uleb128	2
                                  22779 
                                  22780 	.area .debug_frame (NOLOAD)
      000A99 00 00                22781 	.dw	0
      000A9B 00 0E                22782 	.dw	Ldebug_CIE31_end-Ldebug_CIE31_start
      000A9D                      22783 Ldebug_CIE31_start:
      000A9D FF FF                22784 	.dw	0xffff
      000A9F FF FF                22785 	.dw	0xffff
      000AA1 01                   22786 	.db	1
      000AA2 00                   22787 	.db	0
      000AA3 01                   22788 	.uleb128	1
      000AA4 7F                   22789 	.sleb128	-1
      000AA5 09                   22790 	.db	9
      000AA6 0C                   22791 	.db	12
      000AA7 08                   22792 	.uleb128	8
      000AA8 02                   22793 	.uleb128	2
      000AA9 89                   22794 	.db	137
      000AAA 01                   22795 	.uleb128	1
      000AAB                      22796 Ldebug_CIE31_end:
      000AAB 00 00 00 44          22797 	.dw	0,68
      000AAF 00 00r0Ar99          22798 	.dw	0,(Ldebug_CIE31_start-4)
      000AB3 00 00r12r69          22799 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)	;initial loc
      000AB7 00 00 00 37          22800 	.dw	0,Sstm8s_tim1$TIM1_OC2PolarityConfig$1423-Sstm8s_tim1$TIM1_OC2PolarityConfig$1404
      000ABB 01                   22801 	.db	1
      000ABC 00 00r12r69          22802 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)
      000AC0 0E                   22803 	.db	14
      000AC1 02                   22804 	.uleb128	2
      000AC2 01                   22805 	.db	1
      000AC3 00 00r12r79          22806 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      000AC7 0E                   22807 	.db	14
      000AC8 02                   22808 	.uleb128	2
      000AC9 01                   22809 	.db	1
      000ACA 00 00r12r7B          22810 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      000ACE 0E                   22811 	.db	14
      000ACF 03                   22812 	.uleb128	3
      000AD0 01                   22813 	.db	1
      000AD1 00 00r12r7D          22814 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      000AD5 0E                   22815 	.db	14
      000AD6 04                   22816 	.uleb128	4
      000AD7 01                   22817 	.db	1
      000AD8 00 00r12r7F          22818 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      000ADC 0E                   22819 	.db	14
      000ADD 06                   22820 	.uleb128	6
      000ADE 01                   22821 	.db	1
      000ADF 00 00r12r81          22822 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      000AE3 0E                   22823 	.db	14
      000AE4 07                   22824 	.uleb128	7
      000AE5 01                   22825 	.db	1
      000AE6 00 00r12r83          22826 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      000AEA 0E                   22827 	.db	14
      000AEB 08                   22828 	.uleb128	8
      000AEC 01                   22829 	.db	1
      000AED 00 00r12r88          22830 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      000AF1 0E                   22831 	.db	14
      000AF2 02                   22832 	.uleb128	2
                                  22833 
                                  22834 	.area .debug_frame (NOLOAD)
      000AF3 00 00                22835 	.dw	0
      000AF5 00 0E                22836 	.dw	Ldebug_CIE32_end-Ldebug_CIE32_start
      000AF7                      22837 Ldebug_CIE32_start:
      000AF7 FF FF                22838 	.dw	0xffff
      000AF9 FF FF                22839 	.dw	0xffff
      000AFB 01                   22840 	.db	1
      000AFC 00                   22841 	.db	0
      000AFD 01                   22842 	.uleb128	1
      000AFE 7F                   22843 	.sleb128	-1
      000AFF 09                   22844 	.db	9
      000B00 0C                   22845 	.db	12
      000B01 08                   22846 	.uleb128	8
      000B02 02                   22847 	.uleb128	2
      000B03 89                   22848 	.db	137
      000B04 01                   22849 	.uleb128	1
      000B05                      22850 Ldebug_CIE32_end:
      000B05 00 00 00 44          22851 	.dw	0,68
      000B09 00 00r0ArF3          22852 	.dw	0,(Ldebug_CIE32_start-4)
      000B0D 00 00r12r32          22853 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)	;initial loc
      000B11 00 00 00 37          22854 	.dw	0,Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383
      000B15 01                   22855 	.db	1
      000B16 00 00r12r32          22856 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)
      000B1A 0E                   22857 	.db	14
      000B1B 02                   22858 	.uleb128	2
      000B1C 01                   22859 	.db	1
      000B1D 00 00r12r42          22860 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      000B21 0E                   22861 	.db	14
      000B22 02                   22862 	.uleb128	2
      000B23 01                   22863 	.db	1
      000B24 00 00r12r44          22864 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      000B28 0E                   22865 	.db	14
      000B29 03                   22866 	.uleb128	3
      000B2A 01                   22867 	.db	1
      000B2B 00 00r12r46          22868 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      000B2F 0E                   22869 	.db	14
      000B30 04                   22870 	.uleb128	4
      000B31 01                   22871 	.db	1
      000B32 00 00r12r48          22872 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      000B36 0E                   22873 	.db	14
      000B37 06                   22874 	.uleb128	6
      000B38 01                   22875 	.db	1
      000B39 00 00r12r4A          22876 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      000B3D 0E                   22877 	.db	14
      000B3E 07                   22878 	.uleb128	7
      000B3F 01                   22879 	.db	1
      000B40 00 00r12r4C          22880 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      000B44 0E                   22881 	.db	14
      000B45 08                   22882 	.uleb128	8
      000B46 01                   22883 	.db	1
      000B47 00 00r12r51          22884 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      000B4B 0E                   22885 	.db	14
      000B4C 02                   22886 	.uleb128	2
                                  22887 
                                  22888 	.area .debug_frame (NOLOAD)
      000B4D 00 00                22889 	.dw	0
      000B4F 00 0E                22890 	.dw	Ldebug_CIE33_end-Ldebug_CIE33_start
      000B51                      22891 Ldebug_CIE33_start:
      000B51 FF FF                22892 	.dw	0xffff
      000B53 FF FF                22893 	.dw	0xffff
      000B55 01                   22894 	.db	1
      000B56 00                   22895 	.db	0
      000B57 01                   22896 	.uleb128	1
      000B58 7F                   22897 	.sleb128	-1
      000B59 09                   22898 	.db	9
      000B5A 0C                   22899 	.db	12
      000B5B 08                   22900 	.uleb128	8
      000B5C 02                   22901 	.uleb128	2
      000B5D 89                   22902 	.db	137
      000B5E 01                   22903 	.uleb128	1
      000B5F                      22904 Ldebug_CIE33_end:
      000B5F 00 00 00 44          22905 	.dw	0,68
      000B63 00 00r0Br4D          22906 	.dw	0,(Ldebug_CIE33_start-4)
      000B67 00 00r11rFB          22907 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)	;initial loc
      000B6B 00 00 00 37          22908 	.dw	0,Sstm8s_tim1$TIM1_OC1PolarityConfig$1381-Sstm8s_tim1$TIM1_OC1PolarityConfig$1362
      000B6F 01                   22909 	.db	1
      000B70 00 00r11rFB          22910 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)
      000B74 0E                   22911 	.db	14
      000B75 02                   22912 	.uleb128	2
      000B76 01                   22913 	.db	1
      000B77 00 00r12r0B          22914 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      000B7B 0E                   22915 	.db	14
      000B7C 02                   22916 	.uleb128	2
      000B7D 01                   22917 	.db	1
      000B7E 00 00r12r0D          22918 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      000B82 0E                   22919 	.db	14
      000B83 03                   22920 	.uleb128	3
      000B84 01                   22921 	.db	1
      000B85 00 00r12r0F          22922 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      000B89 0E                   22923 	.db	14
      000B8A 04                   22924 	.uleb128	4
      000B8B 01                   22925 	.db	1
      000B8C 00 00r12r11          22926 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      000B90 0E                   22927 	.db	14
      000B91 06                   22928 	.uleb128	6
      000B92 01                   22929 	.db	1
      000B93 00 00r12r13          22930 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      000B97 0E                   22931 	.db	14
      000B98 07                   22932 	.uleb128	7
      000B99 01                   22933 	.db	1
      000B9A 00 00r12r15          22934 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      000B9E 0E                   22935 	.db	14
      000B9F 08                   22936 	.uleb128	8
      000BA0 01                   22937 	.db	1
      000BA1 00 00r12r1A          22938 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      000BA5 0E                   22939 	.db	14
      000BA6 02                   22940 	.uleb128	2
                                  22941 
                                  22942 	.area .debug_frame (NOLOAD)
      000BA7 00 00                22943 	.dw	0
      000BA9 00 0E                22944 	.dw	Ldebug_CIE34_end-Ldebug_CIE34_start
      000BAB                      22945 Ldebug_CIE34_start:
      000BAB FF FF                22946 	.dw	0xffff
      000BAD FF FF                22947 	.dw	0xffff
      000BAF 01                   22948 	.db	1
      000BB0 00                   22949 	.db	0
      000BB1 01                   22950 	.uleb128	1
      000BB2 7F                   22951 	.sleb128	-1
      000BB3 09                   22952 	.db	9
      000BB4 0C                   22953 	.db	12
      000BB5 08                   22954 	.uleb128	8
      000BB6 02                   22955 	.uleb128	2
      000BB7 89                   22956 	.db	137
      000BB8 01                   22957 	.uleb128	1
      000BB9                      22958 Ldebug_CIE34_end:
      000BB9 00 00 00 3D          22959 	.dw	0,61
      000BBD 00 00r0BrA7          22960 	.dw	0,(Ldebug_CIE34_start-4)
      000BC1 00 00r11rDE          22961 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)	;initial loc
      000BC5 00 00 00 1D          22962 	.dw	0,Sstm8s_tim1$TIM1_GenerateEvent$1360-Sstm8s_tim1$TIM1_GenerateEvent$1349
      000BC9 01                   22963 	.db	1
      000BCA 00 00r11rDE          22964 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)
      000BCE 0E                   22965 	.db	14
      000BCF 02                   22966 	.uleb128	2
      000BD0 01                   22967 	.db	1
      000BD1 00 00r11rE7          22968 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      000BD5 0E                   22969 	.db	14
      000BD6 03                   22970 	.uleb128	3
      000BD7 01                   22971 	.db	1
      000BD8 00 00r11rE9          22972 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      000BDC 0E                   22973 	.db	14
      000BDD 04                   22974 	.uleb128	4
      000BDE 01                   22975 	.db	1
      000BDF 00 00r11rEB          22976 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      000BE3 0E                   22977 	.db	14
      000BE4 06                   22978 	.uleb128	6
      000BE5 01                   22979 	.db	1
      000BE6 00 00r11rED          22980 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      000BEA 0E                   22981 	.db	14
      000BEB 07                   22982 	.uleb128	7
      000BEC 01                   22983 	.db	1
      000BED 00 00r11rEF          22984 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      000BF1 0E                   22985 	.db	14
      000BF2 08                   22986 	.uleb128	8
      000BF3 01                   22987 	.db	1
      000BF4 00 00r11rF4          22988 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      000BF8 0E                   22989 	.db	14
      000BF9 02                   22990 	.uleb128	2
                                  22991 
                                  22992 	.area .debug_frame (NOLOAD)
      000BFA 00 00                22993 	.dw	0
      000BFC 00 0E                22994 	.dw	Ldebug_CIE35_end-Ldebug_CIE35_start
      000BFE                      22995 Ldebug_CIE35_start:
      000BFE FF FF                22996 	.dw	0xffff
      000C00 FF FF                22997 	.dw	0xffff
      000C02 01                   22998 	.db	1
      000C03 00                   22999 	.db	0
      000C04 01                   23000 	.uleb128	1
      000C05 7F                   23001 	.sleb128	-1
      000C06 09                   23002 	.db	9
      000C07 0C                   23003 	.db	12
      000C08 08                   23004 	.uleb128	8
      000C09 02                   23005 	.uleb128	2
      000C0A 89                   23006 	.db	137
      000C0B 01                   23007 	.uleb128	1
      000C0C                      23008 Ldebug_CIE35_end:
      000C0C 00 00 00 44          23009 	.dw	0,68
      000C10 00 00r0BrFA          23010 	.dw	0,(Ldebug_CIE35_start-4)
      000C14 00 00r11rA8          23011 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)	;initial loc
      000C18 00 00 00 36          23012 	.dw	0,Sstm8s_tim1$TIM1_OC4FastConfig$1347-Sstm8s_tim1$TIM1_OC4FastConfig$1328
      000C1C 01                   23013 	.db	1
      000C1D 00 00r11rA8          23014 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)
      000C21 0E                   23015 	.db	14
      000C22 02                   23016 	.uleb128	2
      000C23 01                   23017 	.db	1
      000C24 00 00r11rB7          23018 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      000C28 0E                   23019 	.db	14
      000C29 02                   23020 	.uleb128	2
      000C2A 01                   23021 	.db	1
      000C2B 00 00r11rB9          23022 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      000C2F 0E                   23023 	.db	14
      000C30 03                   23024 	.uleb128	3
      000C31 01                   23025 	.db	1
      000C32 00 00r11rBB          23026 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      000C36 0E                   23027 	.db	14
      000C37 04                   23028 	.uleb128	4
      000C38 01                   23029 	.db	1
      000C39 00 00r11rBD          23030 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      000C3D 0E                   23031 	.db	14
      000C3E 06                   23032 	.uleb128	6
      000C3F 01                   23033 	.db	1
      000C40 00 00r11rBF          23034 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      000C44 0E                   23035 	.db	14
      000C45 07                   23036 	.uleb128	7
      000C46 01                   23037 	.db	1
      000C47 00 00r11rC1          23038 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      000C4B 0E                   23039 	.db	14
      000C4C 08                   23040 	.uleb128	8
      000C4D 01                   23041 	.db	1
      000C4E 00 00r11rC6          23042 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      000C52 0E                   23043 	.db	14
      000C53 02                   23044 	.uleb128	2
                                  23045 
                                  23046 	.area .debug_frame (NOLOAD)
      000C54 00 00                23047 	.dw	0
      000C56 00 0E                23048 	.dw	Ldebug_CIE36_end-Ldebug_CIE36_start
      000C58                      23049 Ldebug_CIE36_start:
      000C58 FF FF                23050 	.dw	0xffff
      000C5A FF FF                23051 	.dw	0xffff
      000C5C 01                   23052 	.db	1
      000C5D 00                   23053 	.db	0
      000C5E 01                   23054 	.uleb128	1
      000C5F 7F                   23055 	.sleb128	-1
      000C60 09                   23056 	.db	9
      000C61 0C                   23057 	.db	12
      000C62 08                   23058 	.uleb128	8
      000C63 02                   23059 	.uleb128	2
      000C64 89                   23060 	.db	137
      000C65 01                   23061 	.uleb128	1
      000C66                      23062 Ldebug_CIE36_end:
      000C66 00 00 00 44          23063 	.dw	0,68
      000C6A 00 00r0Cr54          23064 	.dw	0,(Ldebug_CIE36_start-4)
      000C6E 00 00r11r72          23065 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)	;initial loc
      000C72 00 00 00 36          23066 	.dw	0,Sstm8s_tim1$TIM1_OC3FastConfig$1326-Sstm8s_tim1$TIM1_OC3FastConfig$1307
      000C76 01                   23067 	.db	1
      000C77 00 00r11r72          23068 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)
      000C7B 0E                   23069 	.db	14
      000C7C 02                   23070 	.uleb128	2
      000C7D 01                   23071 	.db	1
      000C7E 00 00r11r81          23072 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      000C82 0E                   23073 	.db	14
      000C83 02                   23074 	.uleb128	2
      000C84 01                   23075 	.db	1
      000C85 00 00r11r83          23076 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      000C89 0E                   23077 	.db	14
      000C8A 03                   23078 	.uleb128	3
      000C8B 01                   23079 	.db	1
      000C8C 00 00r11r85          23080 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      000C90 0E                   23081 	.db	14
      000C91 04                   23082 	.uleb128	4
      000C92 01                   23083 	.db	1
      000C93 00 00r11r87          23084 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      000C97 0E                   23085 	.db	14
      000C98 06                   23086 	.uleb128	6
      000C99 01                   23087 	.db	1
      000C9A 00 00r11r89          23088 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      000C9E 0E                   23089 	.db	14
      000C9F 07                   23090 	.uleb128	7
      000CA0 01                   23091 	.db	1
      000CA1 00 00r11r8B          23092 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      000CA5 0E                   23093 	.db	14
      000CA6 08                   23094 	.uleb128	8
      000CA7 01                   23095 	.db	1
      000CA8 00 00r11r90          23096 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      000CAC 0E                   23097 	.db	14
      000CAD 02                   23098 	.uleb128	2
                                  23099 
                                  23100 	.area .debug_frame (NOLOAD)
      000CAE 00 00                23101 	.dw	0
      000CB0 00 0E                23102 	.dw	Ldebug_CIE37_end-Ldebug_CIE37_start
      000CB2                      23103 Ldebug_CIE37_start:
      000CB2 FF FF                23104 	.dw	0xffff
      000CB4 FF FF                23105 	.dw	0xffff
      000CB6 01                   23106 	.db	1
      000CB7 00                   23107 	.db	0
      000CB8 01                   23108 	.uleb128	1
      000CB9 7F                   23109 	.sleb128	-1
      000CBA 09                   23110 	.db	9
      000CBB 0C                   23111 	.db	12
      000CBC 08                   23112 	.uleb128	8
      000CBD 02                   23113 	.uleb128	2
      000CBE 89                   23114 	.db	137
      000CBF 01                   23115 	.uleb128	1
      000CC0                      23116 Ldebug_CIE37_end:
      000CC0 00 00 00 44          23117 	.dw	0,68
      000CC4 00 00r0CrAE          23118 	.dw	0,(Ldebug_CIE37_start-4)
      000CC8 00 00r11r3C          23119 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)	;initial loc
      000CCC 00 00 00 36          23120 	.dw	0,Sstm8s_tim1$TIM1_OC2FastConfig$1305-Sstm8s_tim1$TIM1_OC2FastConfig$1286
      000CD0 01                   23121 	.db	1
      000CD1 00 00r11r3C          23122 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)
      000CD5 0E                   23123 	.db	14
      000CD6 02                   23124 	.uleb128	2
      000CD7 01                   23125 	.db	1
      000CD8 00 00r11r4B          23126 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      000CDC 0E                   23127 	.db	14
      000CDD 02                   23128 	.uleb128	2
      000CDE 01                   23129 	.db	1
      000CDF 00 00r11r4D          23130 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      000CE3 0E                   23131 	.db	14
      000CE4 03                   23132 	.uleb128	3
      000CE5 01                   23133 	.db	1
      000CE6 00 00r11r4F          23134 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      000CEA 0E                   23135 	.db	14
      000CEB 04                   23136 	.uleb128	4
      000CEC 01                   23137 	.db	1
      000CED 00 00r11r51          23138 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      000CF1 0E                   23139 	.db	14
      000CF2 06                   23140 	.uleb128	6
      000CF3 01                   23141 	.db	1
      000CF4 00 00r11r53          23142 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      000CF8 0E                   23143 	.db	14
      000CF9 07                   23144 	.uleb128	7
      000CFA 01                   23145 	.db	1
      000CFB 00 00r11r55          23146 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      000CFF 0E                   23147 	.db	14
      000D00 08                   23148 	.uleb128	8
      000D01 01                   23149 	.db	1
      000D02 00 00r11r5A          23150 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      000D06 0E                   23151 	.db	14
      000D07 02                   23152 	.uleb128	2
                                  23153 
                                  23154 	.area .debug_frame (NOLOAD)
      000D08 00 00                23155 	.dw	0
      000D0A 00 0E                23156 	.dw	Ldebug_CIE38_end-Ldebug_CIE38_start
      000D0C                      23157 Ldebug_CIE38_start:
      000D0C FF FF                23158 	.dw	0xffff
      000D0E FF FF                23159 	.dw	0xffff
      000D10 01                   23160 	.db	1
      000D11 00                   23161 	.db	0
      000D12 01                   23162 	.uleb128	1
      000D13 7F                   23163 	.sleb128	-1
      000D14 09                   23164 	.db	9
      000D15 0C                   23165 	.db	12
      000D16 08                   23166 	.uleb128	8
      000D17 02                   23167 	.uleb128	2
      000D18 89                   23168 	.db	137
      000D19 01                   23169 	.uleb128	1
      000D1A                      23170 Ldebug_CIE38_end:
      000D1A 00 00 00 44          23171 	.dw	0,68
      000D1E 00 00r0Dr08          23172 	.dw	0,(Ldebug_CIE38_start-4)
      000D22 00 00r11r06          23173 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)	;initial loc
      000D26 00 00 00 36          23174 	.dw	0,Sstm8s_tim1$TIM1_OC1FastConfig$1284-Sstm8s_tim1$TIM1_OC1FastConfig$1265
      000D2A 01                   23175 	.db	1
      000D2B 00 00r11r06          23176 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)
      000D2F 0E                   23177 	.db	14
      000D30 02                   23178 	.uleb128	2
      000D31 01                   23179 	.db	1
      000D32 00 00r11r15          23180 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      000D36 0E                   23181 	.db	14
      000D37 02                   23182 	.uleb128	2
      000D38 01                   23183 	.db	1
      000D39 00 00r11r17          23184 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      000D3D 0E                   23185 	.db	14
      000D3E 03                   23186 	.uleb128	3
      000D3F 01                   23187 	.db	1
      000D40 00 00r11r19          23188 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      000D44 0E                   23189 	.db	14
      000D45 04                   23190 	.uleb128	4
      000D46 01                   23191 	.db	1
      000D47 00 00r11r1B          23192 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      000D4B 0E                   23193 	.db	14
      000D4C 06                   23194 	.uleb128	6
      000D4D 01                   23195 	.db	1
      000D4E 00 00r11r1D          23196 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      000D52 0E                   23197 	.db	14
      000D53 07                   23198 	.uleb128	7
      000D54 01                   23199 	.db	1
      000D55 00 00r11r1F          23200 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      000D59 0E                   23201 	.db	14
      000D5A 08                   23202 	.uleb128	8
      000D5B 01                   23203 	.db	1
      000D5C 00 00r11r24          23204 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      000D60 0E                   23205 	.db	14
      000D61 02                   23206 	.uleb128	2
                                  23207 
                                  23208 	.area .debug_frame (NOLOAD)
      000D62 00 00                23209 	.dw	0
      000D64 00 0E                23210 	.dw	Ldebug_CIE39_end-Ldebug_CIE39_start
      000D66                      23211 Ldebug_CIE39_start:
      000D66 FF FF                23212 	.dw	0xffff
      000D68 FF FF                23213 	.dw	0xffff
      000D6A 01                   23214 	.db	1
      000D6B 00                   23215 	.db	0
      000D6C 01                   23216 	.uleb128	1
      000D6D 7F                   23217 	.sleb128	-1
      000D6E 09                   23218 	.db	9
      000D6F 0C                   23219 	.db	12
      000D70 08                   23220 	.uleb128	8
      000D71 02                   23221 	.uleb128	2
      000D72 89                   23222 	.db	137
      000D73 01                   23223 	.uleb128	1
      000D74                      23224 Ldebug_CIE39_end:
      000D74 00 00 00 44          23225 	.dw	0,68
      000D78 00 00r0Dr62          23226 	.dw	0,(Ldebug_CIE39_start-4)
      000D7C 00 00r10rD0          23227 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)	;initial loc
      000D80 00 00 00 36          23228 	.dw	0,Sstm8s_tim1$TIM1_OC4PreloadConfig$1263-Sstm8s_tim1$TIM1_OC4PreloadConfig$1244
      000D84 01                   23229 	.db	1
      000D85 00 00r10rD0          23230 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)
      000D89 0E                   23231 	.db	14
      000D8A 02                   23232 	.uleb128	2
      000D8B 01                   23233 	.db	1
      000D8C 00 00r10rDF          23234 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      000D90 0E                   23235 	.db	14
      000D91 02                   23236 	.uleb128	2
      000D92 01                   23237 	.db	1
      000D93 00 00r10rE1          23238 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      000D97 0E                   23239 	.db	14
      000D98 03                   23240 	.uleb128	3
      000D99 01                   23241 	.db	1
      000D9A 00 00r10rE3          23242 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      000D9E 0E                   23243 	.db	14
      000D9F 04                   23244 	.uleb128	4
      000DA0 01                   23245 	.db	1
      000DA1 00 00r10rE5          23246 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      000DA5 0E                   23247 	.db	14
      000DA6 06                   23248 	.uleb128	6
      000DA7 01                   23249 	.db	1
      000DA8 00 00r10rE7          23250 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      000DAC 0E                   23251 	.db	14
      000DAD 07                   23252 	.uleb128	7
      000DAE 01                   23253 	.db	1
      000DAF 00 00r10rE9          23254 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      000DB3 0E                   23255 	.db	14
      000DB4 08                   23256 	.uleb128	8
      000DB5 01                   23257 	.db	1
      000DB6 00 00r10rEE          23258 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      000DBA 0E                   23259 	.db	14
      000DBB 02                   23260 	.uleb128	2
                                  23261 
                                  23262 	.area .debug_frame (NOLOAD)
      000DBC 00 00                23263 	.dw	0
      000DBE 00 0E                23264 	.dw	Ldebug_CIE40_end-Ldebug_CIE40_start
      000DC0                      23265 Ldebug_CIE40_start:
      000DC0 FF FF                23266 	.dw	0xffff
      000DC2 FF FF                23267 	.dw	0xffff
      000DC4 01                   23268 	.db	1
      000DC5 00                   23269 	.db	0
      000DC6 01                   23270 	.uleb128	1
      000DC7 7F                   23271 	.sleb128	-1
      000DC8 09                   23272 	.db	9
      000DC9 0C                   23273 	.db	12
      000DCA 08                   23274 	.uleb128	8
      000DCB 02                   23275 	.uleb128	2
      000DCC 89                   23276 	.db	137
      000DCD 01                   23277 	.uleb128	1
      000DCE                      23278 Ldebug_CIE40_end:
      000DCE 00 00 00 44          23279 	.dw	0,68
      000DD2 00 00r0DrBC          23280 	.dw	0,(Ldebug_CIE40_start-4)
      000DD6 00 00r10r9A          23281 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)	;initial loc
      000DDA 00 00 00 36          23282 	.dw	0,Sstm8s_tim1$TIM1_OC3PreloadConfig$1242-Sstm8s_tim1$TIM1_OC3PreloadConfig$1223
      000DDE 01                   23283 	.db	1
      000DDF 00 00r10r9A          23284 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)
      000DE3 0E                   23285 	.db	14
      000DE4 02                   23286 	.uleb128	2
      000DE5 01                   23287 	.db	1
      000DE6 00 00r10rA9          23288 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      000DEA 0E                   23289 	.db	14
      000DEB 02                   23290 	.uleb128	2
      000DEC 01                   23291 	.db	1
      000DED 00 00r10rAB          23292 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      000DF1 0E                   23293 	.db	14
      000DF2 03                   23294 	.uleb128	3
      000DF3 01                   23295 	.db	1
      000DF4 00 00r10rAD          23296 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      000DF8 0E                   23297 	.db	14
      000DF9 04                   23298 	.uleb128	4
      000DFA 01                   23299 	.db	1
      000DFB 00 00r10rAF          23300 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      000DFF 0E                   23301 	.db	14
      000E00 06                   23302 	.uleb128	6
      000E01 01                   23303 	.db	1
      000E02 00 00r10rB1          23304 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      000E06 0E                   23305 	.db	14
      000E07 07                   23306 	.uleb128	7
      000E08 01                   23307 	.db	1
      000E09 00 00r10rB3          23308 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      000E0D 0E                   23309 	.db	14
      000E0E 08                   23310 	.uleb128	8
      000E0F 01                   23311 	.db	1
      000E10 00 00r10rB8          23312 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      000E14 0E                   23313 	.db	14
      000E15 02                   23314 	.uleb128	2
                                  23315 
                                  23316 	.area .debug_frame (NOLOAD)
      000E16 00 00                23317 	.dw	0
      000E18 00 0E                23318 	.dw	Ldebug_CIE41_end-Ldebug_CIE41_start
      000E1A                      23319 Ldebug_CIE41_start:
      000E1A FF FF                23320 	.dw	0xffff
      000E1C FF FF                23321 	.dw	0xffff
      000E1E 01                   23322 	.db	1
      000E1F 00                   23323 	.db	0
      000E20 01                   23324 	.uleb128	1
      000E21 7F                   23325 	.sleb128	-1
      000E22 09                   23326 	.db	9
      000E23 0C                   23327 	.db	12
      000E24 08                   23328 	.uleb128	8
      000E25 02                   23329 	.uleb128	2
      000E26 89                   23330 	.db	137
      000E27 01                   23331 	.uleb128	1
      000E28                      23332 Ldebug_CIE41_end:
      000E28 00 00 00 44          23333 	.dw	0,68
      000E2C 00 00r0Er16          23334 	.dw	0,(Ldebug_CIE41_start-4)
      000E30 00 00r10r64          23335 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)	;initial loc
      000E34 00 00 00 36          23336 	.dw	0,Sstm8s_tim1$TIM1_OC2PreloadConfig$1221-Sstm8s_tim1$TIM1_OC2PreloadConfig$1202
      000E38 01                   23337 	.db	1
      000E39 00 00r10r64          23338 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)
      000E3D 0E                   23339 	.db	14
      000E3E 02                   23340 	.uleb128	2
      000E3F 01                   23341 	.db	1
      000E40 00 00r10r73          23342 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      000E44 0E                   23343 	.db	14
      000E45 02                   23344 	.uleb128	2
      000E46 01                   23345 	.db	1
      000E47 00 00r10r75          23346 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      000E4B 0E                   23347 	.db	14
      000E4C 03                   23348 	.uleb128	3
      000E4D 01                   23349 	.db	1
      000E4E 00 00r10r77          23350 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      000E52 0E                   23351 	.db	14
      000E53 04                   23352 	.uleb128	4
      000E54 01                   23353 	.db	1
      000E55 00 00r10r79          23354 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      000E59 0E                   23355 	.db	14
      000E5A 06                   23356 	.uleb128	6
      000E5B 01                   23357 	.db	1
      000E5C 00 00r10r7B          23358 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      000E60 0E                   23359 	.db	14
      000E61 07                   23360 	.uleb128	7
      000E62 01                   23361 	.db	1
      000E63 00 00r10r7D          23362 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      000E67 0E                   23363 	.db	14
      000E68 08                   23364 	.uleb128	8
      000E69 01                   23365 	.db	1
      000E6A 00 00r10r82          23366 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      000E6E 0E                   23367 	.db	14
      000E6F 02                   23368 	.uleb128	2
                                  23369 
                                  23370 	.area .debug_frame (NOLOAD)
      000E70 00 00                23371 	.dw	0
      000E72 00 0E                23372 	.dw	Ldebug_CIE42_end-Ldebug_CIE42_start
      000E74                      23373 Ldebug_CIE42_start:
      000E74 FF FF                23374 	.dw	0xffff
      000E76 FF FF                23375 	.dw	0xffff
      000E78 01                   23376 	.db	1
      000E79 00                   23377 	.db	0
      000E7A 01                   23378 	.uleb128	1
      000E7B 7F                   23379 	.sleb128	-1
      000E7C 09                   23380 	.db	9
      000E7D 0C                   23381 	.db	12
      000E7E 08                   23382 	.uleb128	8
      000E7F 02                   23383 	.uleb128	2
      000E80 89                   23384 	.db	137
      000E81 01                   23385 	.uleb128	1
      000E82                      23386 Ldebug_CIE42_end:
      000E82 00 00 00 44          23387 	.dw	0,68
      000E86 00 00r0Er70          23388 	.dw	0,(Ldebug_CIE42_start-4)
      000E8A 00 00r10r2E          23389 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)	;initial loc
      000E8E 00 00 00 36          23390 	.dw	0,Sstm8s_tim1$TIM1_OC1PreloadConfig$1200-Sstm8s_tim1$TIM1_OC1PreloadConfig$1181
      000E92 01                   23391 	.db	1
      000E93 00 00r10r2E          23392 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)
      000E97 0E                   23393 	.db	14
      000E98 02                   23394 	.uleb128	2
      000E99 01                   23395 	.db	1
      000E9A 00 00r10r3D          23396 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      000E9E 0E                   23397 	.db	14
      000E9F 02                   23398 	.uleb128	2
      000EA0 01                   23399 	.db	1
      000EA1 00 00r10r3F          23400 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      000EA5 0E                   23401 	.db	14
      000EA6 03                   23402 	.uleb128	3
      000EA7 01                   23403 	.db	1
      000EA8 00 00r10r41          23404 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      000EAC 0E                   23405 	.db	14
      000EAD 04                   23406 	.uleb128	4
      000EAE 01                   23407 	.db	1
      000EAF 00 00r10r43          23408 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      000EB3 0E                   23409 	.db	14
      000EB4 06                   23410 	.uleb128	6
      000EB5 01                   23411 	.db	1
      000EB6 00 00r10r45          23412 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      000EBA 0E                   23413 	.db	14
      000EBB 07                   23414 	.uleb128	7
      000EBC 01                   23415 	.db	1
      000EBD 00 00r10r47          23416 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      000EC1 0E                   23417 	.db	14
      000EC2 08                   23418 	.uleb128	8
      000EC3 01                   23419 	.db	1
      000EC4 00 00r10r4C          23420 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      000EC8 0E                   23421 	.db	14
      000EC9 02                   23422 	.uleb128	2
                                  23423 
                                  23424 	.area .debug_frame (NOLOAD)
      000ECA 00 00                23425 	.dw	0
      000ECC 00 0E                23426 	.dw	Ldebug_CIE43_end-Ldebug_CIE43_start
      000ECE                      23427 Ldebug_CIE43_start:
      000ECE FF FF                23428 	.dw	0xffff
      000ED0 FF FF                23429 	.dw	0xffff
      000ED2 01                   23430 	.db	1
      000ED3 00                   23431 	.db	0
      000ED4 01                   23432 	.uleb128	1
      000ED5 7F                   23433 	.sleb128	-1
      000ED6 09                   23434 	.db	9
      000ED7 0C                   23435 	.db	12
      000ED8 08                   23436 	.uleb128	8
      000ED9 02                   23437 	.uleb128	2
      000EDA 89                   23438 	.db	137
      000EDB 01                   23439 	.uleb128	1
      000EDC                      23440 Ldebug_CIE43_end:
      000EDC 00 00 00 44          23441 	.dw	0,68
      000EE0 00 00r0ErCA          23442 	.dw	0,(Ldebug_CIE43_start-4)
      000EE4 00 00r0FrF8          23443 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)	;initial loc
      000EE8 00 00 00 36          23444 	.dw	0,Sstm8s_tim1$TIM1_CCPreloadControl$1179-Sstm8s_tim1$TIM1_CCPreloadControl$1160
      000EEC 01                   23445 	.db	1
      000EED 00 00r0FrF8          23446 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)
      000EF1 0E                   23447 	.db	14
      000EF2 02                   23448 	.uleb128	2
      000EF3 01                   23449 	.db	1
      000EF4 00 00r10r07          23450 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      000EF8 0E                   23451 	.db	14
      000EF9 02                   23452 	.uleb128	2
      000EFA 01                   23453 	.db	1
      000EFB 00 00r10r09          23454 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      000EFF 0E                   23455 	.db	14
      000F00 03                   23456 	.uleb128	3
      000F01 01                   23457 	.db	1
      000F02 00 00r10r0B          23458 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      000F06 0E                   23459 	.db	14
      000F07 04                   23460 	.uleb128	4
      000F08 01                   23461 	.db	1
      000F09 00 00r10r0D          23462 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      000F0D 0E                   23463 	.db	14
      000F0E 06                   23464 	.uleb128	6
      000F0F 01                   23465 	.db	1
      000F10 00 00r10r0F          23466 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      000F14 0E                   23467 	.db	14
      000F15 07                   23468 	.uleb128	7
      000F16 01                   23469 	.db	1
      000F17 00 00r10r11          23470 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      000F1B 0E                   23471 	.db	14
      000F1C 08                   23472 	.uleb128	8
      000F1D 01                   23473 	.db	1
      000F1E 00 00r10r16          23474 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      000F22 0E                   23475 	.db	14
      000F23 02                   23476 	.uleb128	2
                                  23477 
                                  23478 	.area .debug_frame (NOLOAD)
      000F24 00 00                23479 	.dw	0
      000F26 00 0E                23480 	.dw	Ldebug_CIE44_end-Ldebug_CIE44_start
      000F28                      23481 Ldebug_CIE44_start:
      000F28 FF FF                23482 	.dw	0xffff
      000F2A FF FF                23483 	.dw	0xffff
      000F2C 01                   23484 	.db	1
      000F2D 00                   23485 	.db	0
      000F2E 01                   23486 	.uleb128	1
      000F2F 7F                   23487 	.sleb128	-1
      000F30 09                   23488 	.db	9
      000F31 0C                   23489 	.db	12
      000F32 08                   23490 	.uleb128	8
      000F33 02                   23491 	.uleb128	2
      000F34 89                   23492 	.db	137
      000F35 01                   23493 	.uleb128	1
      000F36                      23494 Ldebug_CIE44_end:
      000F36 00 00 00 44          23495 	.dw	0,68
      000F3A 00 00r0Fr24          23496 	.dw	0,(Ldebug_CIE44_start-4)
      000F3E 00 00r0FrC2          23497 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)	;initial loc
      000F42 00 00 00 36          23498 	.dw	0,Sstm8s_tim1$TIM1_SelectCOM$1158-Sstm8s_tim1$TIM1_SelectCOM$1139
      000F46 01                   23499 	.db	1
      000F47 00 00r0FrC2          23500 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)
      000F4B 0E                   23501 	.db	14
      000F4C 02                   23502 	.uleb128	2
      000F4D 01                   23503 	.db	1
      000F4E 00 00r0FrD1          23504 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      000F52 0E                   23505 	.db	14
      000F53 02                   23506 	.uleb128	2
      000F54 01                   23507 	.db	1
      000F55 00 00r0FrD3          23508 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      000F59 0E                   23509 	.db	14
      000F5A 03                   23510 	.uleb128	3
      000F5B 01                   23511 	.db	1
      000F5C 00 00r0FrD5          23512 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      000F60 0E                   23513 	.db	14
      000F61 04                   23514 	.uleb128	4
      000F62 01                   23515 	.db	1
      000F63 00 00r0FrD7          23516 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      000F67 0E                   23517 	.db	14
      000F68 06                   23518 	.uleb128	6
      000F69 01                   23519 	.db	1
      000F6A 00 00r0FrD9          23520 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      000F6E 0E                   23521 	.db	14
      000F6F 07                   23522 	.uleb128	7
      000F70 01                   23523 	.db	1
      000F71 00 00r0FrDB          23524 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      000F75 0E                   23525 	.db	14
      000F76 08                   23526 	.uleb128	8
      000F77 01                   23527 	.db	1
      000F78 00 00r0FrE0          23528 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      000F7C 0E                   23529 	.db	14
      000F7D 02                   23530 	.uleb128	2
                                  23531 
                                  23532 	.area .debug_frame (NOLOAD)
      000F7E 00 00                23533 	.dw	0
      000F80 00 0E                23534 	.dw	Ldebug_CIE45_end-Ldebug_CIE45_start
      000F82                      23535 Ldebug_CIE45_start:
      000F82 FF FF                23536 	.dw	0xffff
      000F84 FF FF                23537 	.dw	0xffff
      000F86 01                   23538 	.db	1
      000F87 00                   23539 	.db	0
      000F88 01                   23540 	.uleb128	1
      000F89 7F                   23541 	.sleb128	-1
      000F8A 09                   23542 	.db	9
      000F8B 0C                   23543 	.db	12
      000F8C 08                   23544 	.uleb128	8
      000F8D 02                   23545 	.uleb128	2
      000F8E 89                   23546 	.db	137
      000F8F 01                   23547 	.uleb128	1
      000F90                      23548 Ldebug_CIE45_end:
      000F90 00 00 00 44          23549 	.dw	0,68
      000F94 00 00r0Fr7E          23550 	.dw	0,(Ldebug_CIE45_start-4)
      000F98 00 00r0Fr8C          23551 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)	;initial loc
      000F9C 00 00 00 36          23552 	.dw	0,Sstm8s_tim1$TIM1_ARRPreloadConfig$1137-Sstm8s_tim1$TIM1_ARRPreloadConfig$1118
      000FA0 01                   23553 	.db	1
      000FA1 00 00r0Fr8C          23554 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)
      000FA5 0E                   23555 	.db	14
      000FA6 02                   23556 	.uleb128	2
      000FA7 01                   23557 	.db	1
      000FA8 00 00r0Fr9B          23558 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      000FAC 0E                   23559 	.db	14
      000FAD 02                   23560 	.uleb128	2
      000FAE 01                   23561 	.db	1
      000FAF 00 00r0Fr9D          23562 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      000FB3 0E                   23563 	.db	14
      000FB4 03                   23564 	.uleb128	3
      000FB5 01                   23565 	.db	1
      000FB6 00 00r0Fr9F          23566 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      000FBA 0E                   23567 	.db	14
      000FBB 04                   23568 	.uleb128	4
      000FBC 01                   23569 	.db	1
      000FBD 00 00r0FrA1          23570 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      000FC1 0E                   23571 	.db	14
      000FC2 06                   23572 	.uleb128	6
      000FC3 01                   23573 	.db	1
      000FC4 00 00r0FrA3          23574 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      000FC8 0E                   23575 	.db	14
      000FC9 07                   23576 	.uleb128	7
      000FCA 01                   23577 	.db	1
      000FCB 00 00r0FrA5          23578 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      000FCF 0E                   23579 	.db	14
      000FD0 08                   23580 	.uleb128	8
      000FD1 01                   23581 	.db	1
      000FD2 00 00r0FrAA          23582 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      000FD6 0E                   23583 	.db	14
      000FD7 02                   23584 	.uleb128	2
                                  23585 
                                  23586 	.area .debug_frame (NOLOAD)
      000FD8 00 00                23587 	.dw	0
      000FDA 00 0E                23588 	.dw	Ldebug_CIE46_end-Ldebug_CIE46_start
      000FDC                      23589 Ldebug_CIE46_start:
      000FDC FF FF                23590 	.dw	0xffff
      000FDE FF FF                23591 	.dw	0xffff
      000FE0 01                   23592 	.db	1
      000FE1 00                   23593 	.db	0
      000FE2 01                   23594 	.uleb128	1
      000FE3 7F                   23595 	.sleb128	-1
      000FE4 09                   23596 	.db	9
      000FE5 0C                   23597 	.db	12
      000FE6 08                   23598 	.uleb128	8
      000FE7 02                   23599 	.uleb128	2
      000FE8 89                   23600 	.db	137
      000FE9 01                   23601 	.uleb128	1
      000FEA                      23602 Ldebug_CIE46_end:
      000FEA 00 00 00 4B          23603 	.dw	0,75
      000FEE 00 00r0FrD8          23604 	.dw	0,(Ldebug_CIE46_start-4)
      000FF2 00 00r0Fr60          23605 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)	;initial loc
      000FF6 00 00 00 2C          23606 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC4Config$1116-Sstm8s_tim1$TIM1_ForcedOC4Config$1102
      000FFA 01                   23607 	.db	1
      000FFB 00 00r0Fr60          23608 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)
      000FFF 0E                   23609 	.db	14
      001000 02                   23610 	.uleb128	2
      001001 01                   23611 	.db	1
      001002 00 00r0Fr69          23612 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      001006 0E                   23613 	.db	14
      001007 02                   23614 	.uleb128	2
      001008 01                   23615 	.db	1
      001009 00 00r0Fr72          23616 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      00100D 0E                   23617 	.db	14
      00100E 02                   23618 	.uleb128	2
      00100F 01                   23619 	.db	1
      001010 00 00r0Fr74          23620 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      001014 0E                   23621 	.db	14
      001015 03                   23622 	.uleb128	3
      001016 01                   23623 	.db	1
      001017 00 00r0Fr76          23624 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      00101B 0E                   23625 	.db	14
      00101C 04                   23626 	.uleb128	4
      00101D 01                   23627 	.db	1
      00101E 00 00r0Fr78          23628 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      001022 0E                   23629 	.db	14
      001023 06                   23630 	.uleb128	6
      001024 01                   23631 	.db	1
      001025 00 00r0Fr7A          23632 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      001029 0E                   23633 	.db	14
      00102A 07                   23634 	.uleb128	7
      00102B 01                   23635 	.db	1
      00102C 00 00r0Fr7C          23636 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      001030 0E                   23637 	.db	14
      001031 08                   23638 	.uleb128	8
      001032 01                   23639 	.db	1
      001033 00 00r0Fr81          23640 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      001037 0E                   23641 	.db	14
      001038 02                   23642 	.uleb128	2
                                  23643 
                                  23644 	.area .debug_frame (NOLOAD)
      001039 00 00                23645 	.dw	0
      00103B 00 0E                23646 	.dw	Ldebug_CIE47_end-Ldebug_CIE47_start
      00103D                      23647 Ldebug_CIE47_start:
      00103D FF FF                23648 	.dw	0xffff
      00103F FF FF                23649 	.dw	0xffff
      001041 01                   23650 	.db	1
      001042 00                   23651 	.db	0
      001043 01                   23652 	.uleb128	1
      001044 7F                   23653 	.sleb128	-1
      001045 09                   23654 	.db	9
      001046 0C                   23655 	.db	12
      001047 08                   23656 	.uleb128	8
      001048 02                   23657 	.uleb128	2
      001049 89                   23658 	.db	137
      00104A 01                   23659 	.uleb128	1
      00104B                      23660 Ldebug_CIE47_end:
      00104B 00 00 00 4B          23661 	.dw	0,75
      00104F 00 00r10r39          23662 	.dw	0,(Ldebug_CIE47_start-4)
      001053 00 00r0Fr34          23663 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)	;initial loc
      001057 00 00 00 2C          23664 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC3Config$1100-Sstm8s_tim1$TIM1_ForcedOC3Config$1086
      00105B 01                   23665 	.db	1
      00105C 00 00r0Fr34          23666 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)
      001060 0E                   23667 	.db	14
      001061 02                   23668 	.uleb128	2
      001062 01                   23669 	.db	1
      001063 00 00r0Fr3D          23670 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      001067 0E                   23671 	.db	14
      001068 02                   23672 	.uleb128	2
      001069 01                   23673 	.db	1
      00106A 00 00r0Fr46          23674 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      00106E 0E                   23675 	.db	14
      00106F 02                   23676 	.uleb128	2
      001070 01                   23677 	.db	1
      001071 00 00r0Fr48          23678 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      001075 0E                   23679 	.db	14
      001076 03                   23680 	.uleb128	3
      001077 01                   23681 	.db	1
      001078 00 00r0Fr4A          23682 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      00107C 0E                   23683 	.db	14
      00107D 04                   23684 	.uleb128	4
      00107E 01                   23685 	.db	1
      00107F 00 00r0Fr4C          23686 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      001083 0E                   23687 	.db	14
      001084 06                   23688 	.uleb128	6
      001085 01                   23689 	.db	1
      001086 00 00r0Fr4E          23690 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      00108A 0E                   23691 	.db	14
      00108B 07                   23692 	.uleb128	7
      00108C 01                   23693 	.db	1
      00108D 00 00r0Fr50          23694 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      001091 0E                   23695 	.db	14
      001092 08                   23696 	.uleb128	8
      001093 01                   23697 	.db	1
      001094 00 00r0Fr55          23698 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      001098 0E                   23699 	.db	14
      001099 02                   23700 	.uleb128	2
                                  23701 
                                  23702 	.area .debug_frame (NOLOAD)
      00109A 00 00                23703 	.dw	0
      00109C 00 0E                23704 	.dw	Ldebug_CIE48_end-Ldebug_CIE48_start
      00109E                      23705 Ldebug_CIE48_start:
      00109E FF FF                23706 	.dw	0xffff
      0010A0 FF FF                23707 	.dw	0xffff
      0010A2 01                   23708 	.db	1
      0010A3 00                   23709 	.db	0
      0010A4 01                   23710 	.uleb128	1
      0010A5 7F                   23711 	.sleb128	-1
      0010A6 09                   23712 	.db	9
      0010A7 0C                   23713 	.db	12
      0010A8 08                   23714 	.uleb128	8
      0010A9 02                   23715 	.uleb128	2
      0010AA 89                   23716 	.db	137
      0010AB 01                   23717 	.uleb128	1
      0010AC                      23718 Ldebug_CIE48_end:
      0010AC 00 00 00 4B          23719 	.dw	0,75
      0010B0 00 00r10r9A          23720 	.dw	0,(Ldebug_CIE48_start-4)
      0010B4 00 00r0Fr08          23721 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)	;initial loc
      0010B8 00 00 00 2C          23722 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC2Config$1084-Sstm8s_tim1$TIM1_ForcedOC2Config$1070
      0010BC 01                   23723 	.db	1
      0010BD 00 00r0Fr08          23724 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)
      0010C1 0E                   23725 	.db	14
      0010C2 02                   23726 	.uleb128	2
      0010C3 01                   23727 	.db	1
      0010C4 00 00r0Fr11          23728 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      0010C8 0E                   23729 	.db	14
      0010C9 02                   23730 	.uleb128	2
      0010CA 01                   23731 	.db	1
      0010CB 00 00r0Fr1A          23732 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      0010CF 0E                   23733 	.db	14
      0010D0 02                   23734 	.uleb128	2
      0010D1 01                   23735 	.db	1
      0010D2 00 00r0Fr1C          23736 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      0010D6 0E                   23737 	.db	14
      0010D7 03                   23738 	.uleb128	3
      0010D8 01                   23739 	.db	1
      0010D9 00 00r0Fr1E          23740 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      0010DD 0E                   23741 	.db	14
      0010DE 04                   23742 	.uleb128	4
      0010DF 01                   23743 	.db	1
      0010E0 00 00r0Fr20          23744 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      0010E4 0E                   23745 	.db	14
      0010E5 06                   23746 	.uleb128	6
      0010E6 01                   23747 	.db	1
      0010E7 00 00r0Fr22          23748 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      0010EB 0E                   23749 	.db	14
      0010EC 07                   23750 	.uleb128	7
      0010ED 01                   23751 	.db	1
      0010EE 00 00r0Fr24          23752 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      0010F2 0E                   23753 	.db	14
      0010F3 08                   23754 	.uleb128	8
      0010F4 01                   23755 	.db	1
      0010F5 00 00r0Fr29          23756 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      0010F9 0E                   23757 	.db	14
      0010FA 02                   23758 	.uleb128	2
                                  23759 
                                  23760 	.area .debug_frame (NOLOAD)
      0010FB 00 00                23761 	.dw	0
      0010FD 00 0E                23762 	.dw	Ldebug_CIE49_end-Ldebug_CIE49_start
      0010FF                      23763 Ldebug_CIE49_start:
      0010FF FF FF                23764 	.dw	0xffff
      001101 FF FF                23765 	.dw	0xffff
      001103 01                   23766 	.db	1
      001104 00                   23767 	.db	0
      001105 01                   23768 	.uleb128	1
      001106 7F                   23769 	.sleb128	-1
      001107 09                   23770 	.db	9
      001108 0C                   23771 	.db	12
      001109 08                   23772 	.uleb128	8
      00110A 02                   23773 	.uleb128	2
      00110B 89                   23774 	.db	137
      00110C 01                   23775 	.uleb128	1
      00110D                      23776 Ldebug_CIE49_end:
      00110D 00 00 00 4B          23777 	.dw	0,75
      001111 00 00r10rFB          23778 	.dw	0,(Ldebug_CIE49_start-4)
      001115 00 00r0ErDC          23779 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)	;initial loc
      001119 00 00 00 2C          23780 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC1Config$1068-Sstm8s_tim1$TIM1_ForcedOC1Config$1054
      00111D 01                   23781 	.db	1
      00111E 00 00r0ErDC          23782 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)
      001122 0E                   23783 	.db	14
      001123 02                   23784 	.uleb128	2
      001124 01                   23785 	.db	1
      001125 00 00r0ErE5          23786 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      001129 0E                   23787 	.db	14
      00112A 02                   23788 	.uleb128	2
      00112B 01                   23789 	.db	1
      00112C 00 00r0ErEE          23790 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      001130 0E                   23791 	.db	14
      001131 02                   23792 	.uleb128	2
      001132 01                   23793 	.db	1
      001133 00 00r0ErF0          23794 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      001137 0E                   23795 	.db	14
      001138 03                   23796 	.uleb128	3
      001139 01                   23797 	.db	1
      00113A 00 00r0ErF2          23798 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      00113E 0E                   23799 	.db	14
      00113F 04                   23800 	.uleb128	4
      001140 01                   23801 	.db	1
      001141 00 00r0ErF4          23802 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      001145 0E                   23803 	.db	14
      001146 06                   23804 	.uleb128	6
      001147 01                   23805 	.db	1
      001148 00 00r0ErF6          23806 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      00114C 0E                   23807 	.db	14
      00114D 07                   23808 	.uleb128	7
      00114E 01                   23809 	.db	1
      00114F 00 00r0ErF8          23810 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      001153 0E                   23811 	.db	14
      001154 08                   23812 	.uleb128	8
      001155 01                   23813 	.db	1
      001156 00 00r0ErFD          23814 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      00115A 0E                   23815 	.db	14
      00115B 02                   23816 	.uleb128	2
                                  23817 
                                  23818 	.area .debug_frame (NOLOAD)
      00115C 00 00                23819 	.dw	0
      00115E 00 0E                23820 	.dw	Ldebug_CIE50_end-Ldebug_CIE50_start
      001160                      23821 Ldebug_CIE50_start:
      001160 FF FF                23822 	.dw	0xffff
      001162 FF FF                23823 	.dw	0xffff
      001164 01                   23824 	.db	1
      001165 00                   23825 	.db	0
      001166 01                   23826 	.uleb128	1
      001167 7F                   23827 	.sleb128	-1
      001168 09                   23828 	.db	9
      001169 0C                   23829 	.db	12
      00116A 08                   23830 	.uleb128	8
      00116B 02                   23831 	.uleb128	2
      00116C 89                   23832 	.db	137
      00116D 01                   23833 	.uleb128	1
      00116E                      23834 Ldebug_CIE50_end:
      00116E 00 00 00 59          23835 	.dw	0,89
      001172 00 00r11r5C          23836 	.dw	0,(Ldebug_CIE50_start-4)
      001176 00 00r0Er97          23837 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)	;initial loc
      00117A 00 00 00 45          23838 	.dw	0,Sstm8s_tim1$TIM1_CounterModeConfig$1052-Sstm8s_tim1$TIM1_CounterModeConfig$1036
      00117E 01                   23839 	.db	1
      00117F 00 00r0Er97          23840 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)
      001183 0E                   23841 	.db	14
      001184 02                   23842 	.uleb128	2
      001185 01                   23843 	.db	1
      001186 00 00r0ErA7          23844 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      00118A 0E                   23845 	.db	14
      00118B 02                   23846 	.uleb128	2
      00118C 01                   23847 	.db	1
      00118D 00 00r0ErB0          23848 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      001191 0E                   23849 	.db	14
      001192 02                   23850 	.uleb128	2
      001193 01                   23851 	.db	1
      001194 00 00r0ErB9          23852 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      001198 0E                   23853 	.db	14
      001199 02                   23854 	.uleb128	2
      00119A 01                   23855 	.db	1
      00119B 00 00r0ErC2          23856 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      00119F 0E                   23857 	.db	14
      0011A0 02                   23858 	.uleb128	2
      0011A1 01                   23859 	.db	1
      0011A2 00 00r0ErC4          23860 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      0011A6 0E                   23861 	.db	14
      0011A7 03                   23862 	.uleb128	3
      0011A8 01                   23863 	.db	1
      0011A9 00 00r0ErC6          23864 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      0011AD 0E                   23865 	.db	14
      0011AE 04                   23866 	.uleb128	4
      0011AF 01                   23867 	.db	1
      0011B0 00 00r0ErC8          23868 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      0011B4 0E                   23869 	.db	14
      0011B5 06                   23870 	.uleb128	6
      0011B6 01                   23871 	.db	1
      0011B7 00 00r0ErCA          23872 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      0011BB 0E                   23873 	.db	14
      0011BC 07                   23874 	.uleb128	7
      0011BD 01                   23875 	.db	1
      0011BE 00 00r0ErCC          23876 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      0011C2 0E                   23877 	.db	14
      0011C3 08                   23878 	.uleb128	8
      0011C4 01                   23879 	.db	1
      0011C5 00 00r0ErD1          23880 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      0011C9 0E                   23881 	.db	14
      0011CA 02                   23882 	.uleb128	2
                                  23883 
                                  23884 	.area .debug_frame (NOLOAD)
      0011CB 00 00                23885 	.dw	0
      0011CD 00 0E                23886 	.dw	Ldebug_CIE51_end-Ldebug_CIE51_start
      0011CF                      23887 Ldebug_CIE51_start:
      0011CF FF FF                23888 	.dw	0xffff
      0011D1 FF FF                23889 	.dw	0xffff
      0011D3 01                   23890 	.db	1
      0011D4 00                   23891 	.db	0
      0011D5 01                   23892 	.uleb128	1
      0011D6 7F                   23893 	.sleb128	-1
      0011D7 09                   23894 	.db	9
      0011D8 0C                   23895 	.db	12
      0011D9 08                   23896 	.uleb128	8
      0011DA 02                   23897 	.uleb128	2
      0011DB 89                   23898 	.db	137
      0011DC 01                   23899 	.uleb128	1
      0011DD                      23900 Ldebug_CIE51_end:
      0011DD 00 00 00 44          23901 	.dw	0,68
      0011E1 00 00r11rCB          23902 	.dw	0,(Ldebug_CIE51_start-4)
      0011E5 00 00r0Er67          23903 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)	;initial loc
      0011E9 00 00 00 30          23904 	.dw	0,Sstm8s_tim1$TIM1_PrescalerConfig$1034-Sstm8s_tim1$TIM1_PrescalerConfig$1020
      0011ED 01                   23905 	.db	1
      0011EE 00 00r0Er67          23906 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)
      0011F2 0E                   23907 	.db	14
      0011F3 02                   23908 	.uleb128	2
      0011F4 01                   23909 	.db	1
      0011F5 00 00r0Er76          23910 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      0011F9 0E                   23911 	.db	14
      0011FA 02                   23912 	.uleb128	2
      0011FB 01                   23913 	.db	1
      0011FC 00 00r0Er78          23914 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      001200 0E                   23915 	.db	14
      001201 03                   23916 	.uleb128	3
      001202 01                   23917 	.db	1
      001203 00 00r0Er7A          23918 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      001207 0E                   23919 	.db	14
      001208 04                   23920 	.uleb128	4
      001209 01                   23921 	.db	1
      00120A 00 00r0Er7C          23922 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      00120E 0E                   23923 	.db	14
      00120F 06                   23924 	.uleb128	6
      001210 01                   23925 	.db	1
      001211 00 00r0Er7E          23926 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      001215 0E                   23927 	.db	14
      001216 07                   23928 	.uleb128	7
      001217 01                   23929 	.db	1
      001218 00 00r0Er80          23930 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      00121C 0E                   23931 	.db	14
      00121D 08                   23932 	.uleb128	8
      00121E 01                   23933 	.db	1
      00121F 00 00r0Er85          23934 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      001223 0E                   23935 	.db	14
      001224 02                   23936 	.uleb128	2
                                  23937 
                                  23938 	.area .debug_frame (NOLOAD)
      001225 00 00                23939 	.dw	0
      001227 00 0E                23940 	.dw	Ldebug_CIE52_end-Ldebug_CIE52_start
      001229                      23941 Ldebug_CIE52_start:
      001229 FF FF                23942 	.dw	0xffff
      00122B FF FF                23943 	.dw	0xffff
      00122D 01                   23944 	.db	1
      00122E 00                   23945 	.db	0
      00122F 01                   23946 	.uleb128	1
      001230 7F                   23947 	.sleb128	-1
      001231 09                   23948 	.db	9
      001232 0C                   23949 	.db	12
      001233 08                   23950 	.uleb128	8
      001234 02                   23951 	.uleb128	2
      001235 89                   23952 	.db	137
      001236 01                   23953 	.uleb128	1
      001237                      23954 Ldebug_CIE52_end:
      001237 00 00 00 B4          23955 	.dw	0,180
      00123B 00 00r12r25          23956 	.dw	0,(Ldebug_CIE52_start-4)
      00123F 00 00r0DrB5          23957 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)	;initial loc
      001243 00 00 00 B2          23958 	.dw	0,Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969
      001247 01                   23959 	.db	1
      001248 00 00r0DrB5          23960 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)
      00124C 0E                   23961 	.db	14
      00124D 02                   23962 	.uleb128	2
      00124E 01                   23963 	.db	1
      00124F 00 00r0DrBD          23964 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      001253 0E                   23965 	.db	14
      001254 02                   23966 	.uleb128	2
      001255 01                   23967 	.db	1
      001256 00 00r0DrC6          23968 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      00125A 0E                   23969 	.db	14
      00125B 02                   23970 	.uleb128	2
      00125C 01                   23971 	.db	1
      00125D 00 00r0DrCF          23972 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      001261 0E                   23973 	.db	14
      001262 02                   23974 	.uleb128	2
      001263 01                   23975 	.db	1
      001264 00 00r0DrD1          23976 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      001268 0E                   23977 	.db	14
      001269 03                   23978 	.uleb128	3
      00126A 01                   23979 	.db	1
      00126B 00 00r0DrD3          23980 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      00126F 0E                   23981 	.db	14
      001270 04                   23982 	.uleb128	4
      001271 01                   23983 	.db	1
      001272 00 00r0DrD5          23984 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      001276 0E                   23985 	.db	14
      001277 06                   23986 	.uleb128	6
      001278 01                   23987 	.db	1
      001279 00 00r0DrD7          23988 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      00127D 0E                   23989 	.db	14
      00127E 07                   23990 	.uleb128	7
      00127F 01                   23991 	.db	1
      001280 00 00r0DrD9          23992 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      001284 0E                   23993 	.db	14
      001285 08                   23994 	.uleb128	8
      001286 01                   23995 	.db	1
      001287 00 00r0DrDE          23996 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      00128B 0E                   23997 	.db	14
      00128C 02                   23998 	.uleb128	2
      00128D 01                   23999 	.db	1
      00128E 00 00r0DrED          24000 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      001292 0E                   24001 	.db	14
      001293 02                   24002 	.uleb128	2
      001294 01                   24003 	.db	1
      001295 00 00r0DrEF          24004 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      001299 0E                   24005 	.db	14
      00129A 03                   24006 	.uleb128	3
      00129B 01                   24007 	.db	1
      00129C 00 00r0DrF1          24008 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      0012A0 0E                   24009 	.db	14
      0012A1 04                   24010 	.uleb128	4
      0012A2 01                   24011 	.db	1
      0012A3 00 00r0DrF3          24012 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      0012A7 0E                   24013 	.db	14
      0012A8 06                   24014 	.uleb128	6
      0012A9 01                   24015 	.db	1
      0012AA 00 00r0DrF5          24016 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      0012AE 0E                   24017 	.db	14
      0012AF 07                   24018 	.uleb128	7
      0012B0 01                   24019 	.db	1
      0012B1 00 00r0DrF7          24020 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      0012B5 0E                   24021 	.db	14
      0012B6 08                   24022 	.uleb128	8
      0012B7 01                   24023 	.db	1
      0012B8 00 00r0DrFC          24024 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      0012BC 0E                   24025 	.db	14
      0012BD 02                   24026 	.uleb128	2
      0012BE 01                   24027 	.db	1
      0012BF 00 00r0Er0B          24028 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      0012C3 0E                   24029 	.db	14
      0012C4 02                   24030 	.uleb128	2
      0012C5 01                   24031 	.db	1
      0012C6 00 00r0Er0D          24032 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      0012CA 0E                   24033 	.db	14
      0012CB 03                   24034 	.uleb128	3
      0012CC 01                   24035 	.db	1
      0012CD 00 00r0Er0F          24036 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      0012D1 0E                   24037 	.db	14
      0012D2 04                   24038 	.uleb128	4
      0012D3 01                   24039 	.db	1
      0012D4 00 00r0Er11          24040 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      0012D8 0E                   24041 	.db	14
      0012D9 06                   24042 	.uleb128	6
      0012DA 01                   24043 	.db	1
      0012DB 00 00r0Er13          24044 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      0012DF 0E                   24045 	.db	14
      0012E0 07                   24046 	.uleb128	7
      0012E1 01                   24047 	.db	1
      0012E2 00 00r0Er15          24048 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      0012E6 0E                   24049 	.db	14
      0012E7 08                   24050 	.uleb128	8
      0012E8 01                   24051 	.db	1
      0012E9 00 00r0Er1A          24052 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      0012ED 0E                   24053 	.db	14
      0012EE 02                   24054 	.uleb128	2
                                  24055 
                                  24056 	.area .debug_frame (NOLOAD)
      0012EF 00 00                24057 	.dw	0
      0012F1 00 0E                24058 	.dw	Ldebug_CIE53_end-Ldebug_CIE53_start
      0012F3                      24059 Ldebug_CIE53_start:
      0012F3 FF FF                24060 	.dw	0xffff
      0012F5 FF FF                24061 	.dw	0xffff
      0012F7 01                   24062 	.db	1
      0012F8 00                   24063 	.db	0
      0012F9 01                   24064 	.uleb128	1
      0012FA 7F                   24065 	.sleb128	-1
      0012FB 09                   24066 	.db	9
      0012FC 0C                   24067 	.db	12
      0012FD 08                   24068 	.uleb128	8
      0012FE 02                   24069 	.uleb128	2
      0012FF 89                   24070 	.db	137
      001300 01                   24071 	.uleb128	1
      001301                      24072 Ldebug_CIE53_end:
      001301 00 00 00 44          24073 	.dw	0,68
      001305 00 00r12rEF          24074 	.dw	0,(Ldebug_CIE53_start-4)
      001309 00 00r0Dr7F          24075 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)	;initial loc
      00130D 00 00 00 36          24076 	.dw	0,Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948
      001311 01                   24077 	.db	1
      001312 00 00r0Dr7F          24078 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)
      001316 0E                   24079 	.db	14
      001317 02                   24080 	.uleb128	2
      001318 01                   24081 	.db	1
      001319 00 00r0Dr8E          24082 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      00131D 0E                   24083 	.db	14
      00131E 02                   24084 	.uleb128	2
      00131F 01                   24085 	.db	1
      001320 00 00r0Dr90          24086 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      001324 0E                   24087 	.db	14
      001325 03                   24088 	.uleb128	3
      001326 01                   24089 	.db	1
      001327 00 00r0Dr92          24090 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      00132B 0E                   24091 	.db	14
      00132C 04                   24092 	.uleb128	4
      00132D 01                   24093 	.db	1
      00132E 00 00r0Dr94          24094 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      001332 0E                   24095 	.db	14
      001333 06                   24096 	.uleb128	6
      001334 01                   24097 	.db	1
      001335 00 00r0Dr96          24098 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      001339 0E                   24099 	.db	14
      00133A 07                   24100 	.uleb128	7
      00133B 01                   24101 	.db	1
      00133C 00 00r0Dr98          24102 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      001340 0E                   24103 	.db	14
      001341 08                   24104 	.uleb128	8
      001342 01                   24105 	.db	1
      001343 00 00r0Dr9D          24106 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      001347 0E                   24107 	.db	14
      001348 02                   24108 	.uleb128	2
                                  24109 
                                  24110 	.area .debug_frame (NOLOAD)
      001349 00 00                24111 	.dw	0
      00134B 00 0E                24112 	.dw	Ldebug_CIE54_end-Ldebug_CIE54_start
      00134D                      24113 Ldebug_CIE54_start:
      00134D FF FF                24114 	.dw	0xffff
      00134F FF FF                24115 	.dw	0xffff
      001351 01                   24116 	.db	1
      001352 00                   24117 	.db	0
      001353 01                   24118 	.uleb128	1
      001354 7F                   24119 	.sleb128	-1
      001355 09                   24120 	.db	9
      001356 0C                   24121 	.db	12
      001357 08                   24122 	.uleb128	8
      001358 02                   24123 	.uleb128	2
      001359 89                   24124 	.db	137
      00135A 01                   24125 	.uleb128	1
      00135B                      24126 Ldebug_CIE54_end:
      00135B 00 00 00 59          24127 	.dw	0,89
      00135F 00 00r13r49          24128 	.dw	0,(Ldebug_CIE54_start-4)
      001363 00 00r0Dr41          24129 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)	;initial loc
      001367 00 00 00 3E          24130 	.dw	0,Sstm8s_tim1$TIM1_SelectSlaveMode$946-Sstm8s_tim1$TIM1_SelectSlaveMode$930
      00136B 01                   24131 	.db	1
      00136C 00 00r0Dr41          24132 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)
      001370 0E                   24133 	.db	14
      001371 02                   24134 	.uleb128	2
      001372 01                   24135 	.db	1
      001373 00 00r0Dr4A          24136 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      001377 0E                   24137 	.db	14
      001378 02                   24138 	.uleb128	2
      001379 01                   24139 	.db	1
      00137A 00 00r0Dr53          24140 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      00137E 0E                   24141 	.db	14
      00137F 02                   24142 	.uleb128	2
      001380 01                   24143 	.db	1
      001381 00 00r0Dr5C          24144 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      001385 0E                   24145 	.db	14
      001386 02                   24146 	.uleb128	2
      001387 01                   24147 	.db	1
      001388 00 00r0Dr65          24148 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      00138C 0E                   24149 	.db	14
      00138D 02                   24150 	.uleb128	2
      00138E 01                   24151 	.db	1
      00138F 00 00r0Dr67          24152 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      001393 0E                   24153 	.db	14
      001394 03                   24154 	.uleb128	3
      001395 01                   24155 	.db	1
      001396 00 00r0Dr69          24156 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      00139A 0E                   24157 	.db	14
      00139B 04                   24158 	.uleb128	4
      00139C 01                   24159 	.db	1
      00139D 00 00r0Dr6B          24160 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      0013A1 0E                   24161 	.db	14
      0013A2 06                   24162 	.uleb128	6
      0013A3 01                   24163 	.db	1
      0013A4 00 00r0Dr6D          24164 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      0013A8 0E                   24165 	.db	14
      0013A9 07                   24166 	.uleb128	7
      0013AA 01                   24167 	.db	1
      0013AB 00 00r0Dr6F          24168 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      0013AF 0E                   24169 	.db	14
      0013B0 08                   24170 	.uleb128	8
      0013B1 01                   24171 	.db	1
      0013B2 00 00r0Dr74          24172 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      0013B6 0E                   24173 	.db	14
      0013B7 02                   24174 	.uleb128	2
                                  24175 
                                  24176 	.area .debug_frame (NOLOAD)
      0013B8 00 00                24177 	.dw	0
      0013BA 00 0E                24178 	.dw	Ldebug_CIE55_end-Ldebug_CIE55_start
      0013BC                      24179 Ldebug_CIE55_start:
      0013BC FF FF                24180 	.dw	0xffff
      0013BE FF FF                24181 	.dw	0xffff
      0013C0 01                   24182 	.db	1
      0013C1 00                   24183 	.db	0
      0013C2 01                   24184 	.uleb128	1
      0013C3 7F                   24185 	.sleb128	-1
      0013C4 09                   24186 	.db	9
      0013C5 0C                   24187 	.db	12
      0013C6 08                   24188 	.uleb128	8
      0013C7 02                   24189 	.uleb128	2
      0013C8 89                   24190 	.db	137
      0013C9 01                   24191 	.uleb128	1
      0013CA                      24192 Ldebug_CIE55_end:
      0013CA 00 00 00 67          24193 	.dw	0,103
      0013CE 00 00r13rB8          24194 	.dw	0,(Ldebug_CIE55_start-4)
      0013D2 00 00r0CrEA          24195 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)	;initial loc
      0013D6 00 00 00 57          24196 	.dw	0,Sstm8s_tim1$TIM1_SelectOutputTrigger$928-Sstm8s_tim1$TIM1_SelectOutputTrigger$910
      0013DA 01                   24197 	.db	1
      0013DB 00 00r0CrEA          24198 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)
      0013DF 0E                   24199 	.db	14
      0013E0 02                   24200 	.uleb128	2
      0013E1 01                   24201 	.db	1
      0013E2 00 00r0CrFA          24202 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      0013E6 0E                   24203 	.db	14
      0013E7 02                   24204 	.uleb128	2
      0013E8 01                   24205 	.db	1
      0013E9 00 00r0Dr03          24206 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      0013ED 0E                   24207 	.db	14
      0013EE 02                   24208 	.uleb128	2
      0013EF 01                   24209 	.db	1
      0013F0 00 00r0Dr0C          24210 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      0013F4 0E                   24211 	.db	14
      0013F5 02                   24212 	.uleb128	2
      0013F6 01                   24213 	.db	1
      0013F7 00 00r0Dr15          24214 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      0013FB 0E                   24215 	.db	14
      0013FC 02                   24216 	.uleb128	2
      0013FD 01                   24217 	.db	1
      0013FE 00 00r0Dr1E          24218 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      001402 0E                   24219 	.db	14
      001403 02                   24220 	.uleb128	2
      001404 01                   24221 	.db	1
      001405 00 00r0Dr27          24222 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      001409 0E                   24223 	.db	14
      00140A 02                   24224 	.uleb128	2
      00140B 01                   24225 	.db	1
      00140C 00 00r0Dr29          24226 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      001410 0E                   24227 	.db	14
      001411 03                   24228 	.uleb128	3
      001412 01                   24229 	.db	1
      001413 00 00r0Dr2B          24230 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      001417 0E                   24231 	.db	14
      001418 04                   24232 	.uleb128	4
      001419 01                   24233 	.db	1
      00141A 00 00r0Dr2D          24234 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      00141E 0E                   24235 	.db	14
      00141F 06                   24236 	.uleb128	6
      001420 01                   24237 	.db	1
      001421 00 00r0Dr2F          24238 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      001425 0E                   24239 	.db	14
      001426 07                   24240 	.uleb128	7
      001427 01                   24241 	.db	1
      001428 00 00r0Dr31          24242 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      00142C 0E                   24243 	.db	14
      00142D 08                   24244 	.uleb128	8
      00142E 01                   24245 	.db	1
      00142F 00 00r0Dr36          24246 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      001433 0E                   24247 	.db	14
      001434 02                   24248 	.uleb128	2
                                  24249 
                                  24250 	.area .debug_frame (NOLOAD)
      001435 00 00                24251 	.dw	0
      001437 00 0E                24252 	.dw	Ldebug_CIE56_end-Ldebug_CIE56_start
      001439                      24253 Ldebug_CIE56_start:
      001439 FF FF                24254 	.dw	0xffff
      00143B FF FF                24255 	.dw	0xffff
      00143D 01                   24256 	.db	1
      00143E 00                   24257 	.db	0
      00143F 01                   24258 	.uleb128	1
      001440 7F                   24259 	.sleb128	-1
      001441 09                   24260 	.db	9
      001442 0C                   24261 	.db	12
      001443 08                   24262 	.uleb128	8
      001444 02                   24263 	.uleb128	2
      001445 89                   24264 	.db	137
      001446 01                   24265 	.uleb128	1
      001447                      24266 Ldebug_CIE56_end:
      001447 00 00 00 44          24267 	.dw	0,68
      00144B 00 00r14r35          24268 	.dw	0,(Ldebug_CIE56_start-4)
      00144F 00 00r0CrB4          24269 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)	;initial loc
      001453 00 00 00 36          24270 	.dw	0,Sstm8s_tim1$TIM1_SelectOnePulseMode$908-Sstm8s_tim1$TIM1_SelectOnePulseMode$889
      001457 01                   24271 	.db	1
      001458 00 00r0CrB4          24272 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)
      00145C 0E                   24273 	.db	14
      00145D 02                   24274 	.uleb128	2
      00145E 01                   24275 	.db	1
      00145F 00 00r0CrBC          24276 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      001463 0E                   24277 	.db	14
      001464 02                   24278 	.uleb128	2
      001465 01                   24279 	.db	1
      001466 00 00r0CrC5          24280 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      00146A 0E                   24281 	.db	14
      00146B 03                   24282 	.uleb128	3
      00146C 01                   24283 	.db	1
      00146D 00 00r0CrC7          24284 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      001471 0E                   24285 	.db	14
      001472 04                   24286 	.uleb128	4
      001473 01                   24287 	.db	1
      001474 00 00r0CrC9          24288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      001478 0E                   24289 	.db	14
      001479 06                   24290 	.uleb128	6
      00147A 01                   24291 	.db	1
      00147B 00 00r0CrCB          24292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      00147F 0E                   24293 	.db	14
      001480 07                   24294 	.uleb128	7
      001481 01                   24295 	.db	1
      001482 00 00r0CrCD          24296 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      001486 0E                   24297 	.db	14
      001487 08                   24298 	.uleb128	8
      001488 01                   24299 	.db	1
      001489 00 00r0CrD2          24300 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      00148D 0E                   24301 	.db	14
      00148E 02                   24302 	.uleb128	2
                                  24303 
                                  24304 	.area .debug_frame (NOLOAD)
      00148F 00 00                24305 	.dw	0
      001491 00 0E                24306 	.dw	Ldebug_CIE57_end-Ldebug_CIE57_start
      001493                      24307 Ldebug_CIE57_start:
      001493 FF FF                24308 	.dw	0xffff
      001495 FF FF                24309 	.dw	0xffff
      001497 01                   24310 	.db	1
      001498 00                   24311 	.db	0
      001499 01                   24312 	.uleb128	1
      00149A 7F                   24313 	.sleb128	-1
      00149B 09                   24314 	.db	9
      00149C 0C                   24315 	.db	12
      00149D 08                   24316 	.uleb128	8
      00149E 02                   24317 	.uleb128	2
      00149F 89                   24318 	.db	137
      0014A0 01                   24319 	.uleb128	1
      0014A1                      24320 Ldebug_CIE57_end:
      0014A1 00 00 00 44          24321 	.dw	0,68
      0014A5 00 00r14r8F          24322 	.dw	0,(Ldebug_CIE57_start-4)
      0014A9 00 00r0Cr7E          24323 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)	;initial loc
      0014AD 00 00 00 36          24324 	.dw	0,Sstm8s_tim1$TIM1_SelectHallSensor$887-Sstm8s_tim1$TIM1_SelectHallSensor$868
      0014B1 01                   24325 	.db	1
      0014B2 00 00r0Cr7E          24326 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)
      0014B6 0E                   24327 	.db	14
      0014B7 02                   24328 	.uleb128	2
      0014B8 01                   24329 	.db	1
      0014B9 00 00r0Cr8D          24330 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      0014BD 0E                   24331 	.db	14
      0014BE 02                   24332 	.uleb128	2
      0014BF 01                   24333 	.db	1
      0014C0 00 00r0Cr8F          24334 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      0014C4 0E                   24335 	.db	14
      0014C5 03                   24336 	.uleb128	3
      0014C6 01                   24337 	.db	1
      0014C7 00 00r0Cr91          24338 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      0014CB 0E                   24339 	.db	14
      0014CC 04                   24340 	.uleb128	4
      0014CD 01                   24341 	.db	1
      0014CE 00 00r0Cr93          24342 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      0014D2 0E                   24343 	.db	14
      0014D3 06                   24344 	.uleb128	6
      0014D4 01                   24345 	.db	1
      0014D5 00 00r0Cr95          24346 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      0014D9 0E                   24347 	.db	14
      0014DA 07                   24348 	.uleb128	7
      0014DB 01                   24349 	.db	1
      0014DC 00 00r0Cr97          24350 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      0014E0 0E                   24351 	.db	14
      0014E1 08                   24352 	.uleb128	8
      0014E2 01                   24353 	.db	1
      0014E3 00 00r0Cr9C          24354 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      0014E7 0E                   24355 	.db	14
      0014E8 02                   24356 	.uleb128	2
                                  24357 
                                  24358 	.area .debug_frame (NOLOAD)
      0014E9 00 00                24359 	.dw	0
      0014EB 00 0E                24360 	.dw	Ldebug_CIE58_end-Ldebug_CIE58_start
      0014ED                      24361 Ldebug_CIE58_start:
      0014ED FF FF                24362 	.dw	0xffff
      0014EF FF FF                24363 	.dw	0xffff
      0014F1 01                   24364 	.db	1
      0014F2 00                   24365 	.db	0
      0014F3 01                   24366 	.uleb128	1
      0014F4 7F                   24367 	.sleb128	-1
      0014F5 09                   24368 	.db	9
      0014F6 0C                   24369 	.db	12
      0014F7 08                   24370 	.uleb128	8
      0014F8 02                   24371 	.uleb128	2
      0014F9 89                   24372 	.db	137
      0014FA 01                   24373 	.uleb128	1
      0014FB                      24374 Ldebug_CIE58_end:
      0014FB 00 00 00 44          24375 	.dw	0,68
      0014FF 00 00r14rE9          24376 	.dw	0,(Ldebug_CIE58_start-4)
      001503 00 00r0Cr48          24377 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)	;initial loc
      001507 00 00 00 36          24378 	.dw	0,Sstm8s_tim1$TIM1_UpdateRequestConfig$866-Sstm8s_tim1$TIM1_UpdateRequestConfig$847
      00150B 01                   24379 	.db	1
      00150C 00 00r0Cr48          24380 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)
      001510 0E                   24381 	.db	14
      001511 02                   24382 	.uleb128	2
      001512 01                   24383 	.db	1
      001513 00 00r0Cr57          24384 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      001517 0E                   24385 	.db	14
      001518 02                   24386 	.uleb128	2
      001519 01                   24387 	.db	1
      00151A 00 00r0Cr59          24388 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      00151E 0E                   24389 	.db	14
      00151F 03                   24390 	.uleb128	3
      001520 01                   24391 	.db	1
      001521 00 00r0Cr5B          24392 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      001525 0E                   24393 	.db	14
      001526 04                   24394 	.uleb128	4
      001527 01                   24395 	.db	1
      001528 00 00r0Cr5D          24396 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      00152C 0E                   24397 	.db	14
      00152D 06                   24398 	.uleb128	6
      00152E 01                   24399 	.db	1
      00152F 00 00r0Cr5F          24400 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      001533 0E                   24401 	.db	14
      001534 07                   24402 	.uleb128	7
      001535 01                   24403 	.db	1
      001536 00 00r0Cr61          24404 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      00153A 0E                   24405 	.db	14
      00153B 08                   24406 	.uleb128	8
      00153C 01                   24407 	.db	1
      00153D 00 00r0Cr66          24408 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      001541 0E                   24409 	.db	14
      001542 02                   24410 	.uleb128	2
                                  24411 
                                  24412 	.area .debug_frame (NOLOAD)
      001543 00 00                24413 	.dw	0
      001545 00 0E                24414 	.dw	Ldebug_CIE59_end-Ldebug_CIE59_start
      001547                      24415 Ldebug_CIE59_start:
      001547 FF FF                24416 	.dw	0xffff
      001549 FF FF                24417 	.dw	0xffff
      00154B 01                   24418 	.db	1
      00154C 00                   24419 	.db	0
      00154D 01                   24420 	.uleb128	1
      00154E 7F                   24421 	.sleb128	-1
      00154F 09                   24422 	.db	9
      001550 0C                   24423 	.db	12
      001551 08                   24424 	.uleb128	8
      001552 02                   24425 	.uleb128	2
      001553 89                   24426 	.db	137
      001554 01                   24427 	.uleb128	1
      001555                      24428 Ldebug_CIE59_end:
      001555 00 00 00 44          24429 	.dw	0,68
      001559 00 00r15r43          24430 	.dw	0,(Ldebug_CIE59_start-4)
      00155D 00 00r0Cr12          24431 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)	;initial loc
      001561 00 00 00 36          24432 	.dw	0,Sstm8s_tim1$TIM1_UpdateDisableConfig$845-Sstm8s_tim1$TIM1_UpdateDisableConfig$826
      001565 01                   24433 	.db	1
      001566 00 00r0Cr12          24434 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)
      00156A 0E                   24435 	.db	14
      00156B 02                   24436 	.uleb128	2
      00156C 01                   24437 	.db	1
      00156D 00 00r0Cr21          24438 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      001571 0E                   24439 	.db	14
      001572 02                   24440 	.uleb128	2
      001573 01                   24441 	.db	1
      001574 00 00r0Cr23          24442 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      001578 0E                   24443 	.db	14
      001579 03                   24444 	.uleb128	3
      00157A 01                   24445 	.db	1
      00157B 00 00r0Cr25          24446 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      00157F 0E                   24447 	.db	14
      001580 04                   24448 	.uleb128	4
      001581 01                   24449 	.db	1
      001582 00 00r0Cr27          24450 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      001586 0E                   24451 	.db	14
      001587 06                   24452 	.uleb128	6
      001588 01                   24453 	.db	1
      001589 00 00r0Cr29          24454 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      00158D 0E                   24455 	.db	14
      00158E 07                   24456 	.uleb128	7
      00158F 01                   24457 	.db	1
      001590 00 00r0Cr2B          24458 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      001594 0E                   24459 	.db	14
      001595 08                   24460 	.uleb128	8
      001596 01                   24461 	.db	1
      001597 00 00r0Cr30          24462 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      00159B 0E                   24463 	.db	14
      00159C 02                   24464 	.uleb128	2
                                  24465 
                                  24466 	.area .debug_frame (NOLOAD)
      00159D 00 00                24467 	.dw	0
      00159F 00 0E                24468 	.dw	Ldebug_CIE60_end-Ldebug_CIE60_start
      0015A1                      24469 Ldebug_CIE60_start:
      0015A1 FF FF                24470 	.dw	0xffff
      0015A3 FF FF                24471 	.dw	0xffff
      0015A5 01                   24472 	.db	1
      0015A6 00                   24473 	.db	0
      0015A7 01                   24474 	.uleb128	1
      0015A8 7F                   24475 	.sleb128	-1
      0015A9 09                   24476 	.db	9
      0015AA 0C                   24477 	.db	12
      0015AB 08                   24478 	.uleb128	8
      0015AC 02                   24479 	.uleb128	2
      0015AD 89                   24480 	.db	137
      0015AE 01                   24481 	.uleb128	1
      0015AF                      24482 Ldebug_CIE60_end:
      0015AF 00 00 00 60          24483 	.dw	0,96
      0015B3 00 00r15r9D          24484 	.dw	0,(Ldebug_CIE60_start-4)
      0015B7 00 00r0BrC4          24485 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)	;initial loc
      0015BB 00 00 00 4E          24486 	.dw	0,Sstm8s_tim1$TIM1_SelectInputTrigger$824-Sstm8s_tim1$TIM1_SelectInputTrigger$808
      0015BF 01                   24487 	.db	1
      0015C0 00 00r0BrC4          24488 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)
      0015C4 0E                   24489 	.db	14
      0015C5 02                   24490 	.uleb128	2
      0015C6 01                   24491 	.db	1
      0015C7 00 00r0BrCD          24492 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      0015CB 0E                   24493 	.db	14
      0015CC 02                   24494 	.uleb128	2
      0015CD 01                   24495 	.db	1
      0015CE 00 00r0BrD6          24496 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      0015D2 0E                   24497 	.db	14
      0015D3 02                   24498 	.uleb128	2
      0015D4 01                   24499 	.db	1
      0015D5 00 00r0BrDF          24500 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      0015D9 0E                   24501 	.db	14
      0015DA 02                   24502 	.uleb128	2
      0015DB 01                   24503 	.db	1
      0015DC 00 00r0BrE8          24504 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      0015E0 0E                   24505 	.db	14
      0015E1 02                   24506 	.uleb128	2
      0015E2 01                   24507 	.db	1
      0015E3 00 00r0BrF1          24508 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      0015E7 0E                   24509 	.db	14
      0015E8 02                   24510 	.uleb128	2
      0015E9 01                   24511 	.db	1
      0015EA 00 00r0BrFA          24512 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      0015EE 0E                   24513 	.db	14
      0015EF 03                   24514 	.uleb128	3
      0015F0 01                   24515 	.db	1
      0015F1 00 00r0BrFC          24516 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      0015F5 0E                   24517 	.db	14
      0015F6 04                   24518 	.uleb128	4
      0015F7 01                   24519 	.db	1
      0015F8 00 00r0BrFE          24520 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      0015FC 0E                   24521 	.db	14
      0015FD 06                   24522 	.uleb128	6
      0015FE 01                   24523 	.db	1
      0015FF 00 00r0Cr00          24524 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      001603 0E                   24525 	.db	14
      001604 07                   24526 	.uleb128	7
      001605 01                   24527 	.db	1
      001606 00 00r0Cr02          24528 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      00160A 0E                   24529 	.db	14
      00160B 08                   24530 	.uleb128	8
      00160C 01                   24531 	.db	1
      00160D 00 00r0Cr07          24532 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      001611 0E                   24533 	.db	14
      001612 02                   24534 	.uleb128	2
                                  24535 
                                  24536 	.area .debug_frame (NOLOAD)
      001613 00 00                24537 	.dw	0
      001615 00 0E                24538 	.dw	Ldebug_CIE61_end-Ldebug_CIE61_start
      001617                      24539 Ldebug_CIE61_start:
      001617 FF FF                24540 	.dw	0xffff
      001619 FF FF                24541 	.dw	0xffff
      00161B 01                   24542 	.db	1
      00161C 00                   24543 	.db	0
      00161D 01                   24544 	.uleb128	1
      00161E 7F                   24545 	.sleb128	-1
      00161F 09                   24546 	.db	9
      001620 0C                   24547 	.db	12
      001621 08                   24548 	.uleb128	8
      001622 02                   24549 	.uleb128	2
      001623 89                   24550 	.db	137
      001624 01                   24551 	.uleb128	1
      001625                      24552 Ldebug_CIE61_end:
      001625 00 00 01 01          24553 	.dw	0,257
      001629 00 00r16r13          24554 	.dw	0,(Ldebug_CIE61_start-4)
      00162D 00 00r0Br20          24555 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)	;initial loc
      001631 00 00 00 A4          24556 	.dw	0,Sstm8s_tim1$TIM1_TIxExternalClockConfig$806-Sstm8s_tim1$TIM1_TIxExternalClockConfig$757
      001635 01                   24557 	.db	1
      001636 00 00r0Br20          24558 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)
      00163A 0E                   24559 	.db	14
      00163B 02                   24560 	.uleb128	2
      00163C 01                   24561 	.db	1
      00163D 00 00r0Br21          24562 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      001641 0E                   24563 	.db	14
      001642 03                   24564 	.uleb128	3
      001643 01                   24565 	.db	1
      001644 00 00r0Br30          24566 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      001648 0E                   24567 	.db	14
      001649 03                   24568 	.uleb128	3
      00164A 01                   24569 	.db	1
      00164B 00 00r0Br39          24570 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      00164F 0E                   24571 	.db	14
      001650 03                   24572 	.uleb128	3
      001651 01                   24573 	.db	1
      001652 00 00r0Br49          24574 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      001656 0E                   24575 	.db	14
      001657 03                   24576 	.uleb128	3
      001658 01                   24577 	.db	1
      001659 00 00r0Br4B          24578 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      00165D 0E                   24579 	.db	14
      00165E 04                   24580 	.uleb128	4
      00165F 01                   24581 	.db	1
      001660 00 00r0Br4D          24582 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      001664 0E                   24583 	.db	14
      001665 05                   24584 	.uleb128	5
      001666 01                   24585 	.db	1
      001667 00 00r0Br4F          24586 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      00166B 0E                   24587 	.db	14
      00166C 07                   24588 	.uleb128	7
      00166D 01                   24589 	.db	1
      00166E 00 00r0Br51          24590 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      001672 0E                   24591 	.db	14
      001673 08                   24592 	.uleb128	8
      001674 01                   24593 	.db	1
      001675 00 00r0Br53          24594 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      001679 0E                   24595 	.db	14
      00167A 09                   24596 	.uleb128	9
      00167B 01                   24597 	.db	1
      00167C 00 00r0Br58          24598 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      001680 0E                   24599 	.db	14
      001681 03                   24600 	.uleb128	3
      001682 01                   24601 	.db	1
      001683 00 00r0Br67          24602 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      001687 0E                   24603 	.db	14
      001688 03                   24604 	.uleb128	3
      001689 01                   24605 	.db	1
      00168A 00 00r0Br69          24606 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      00168E 0E                   24607 	.db	14
      00168F 04                   24608 	.uleb128	4
      001690 01                   24609 	.db	1
      001691 00 00r0Br6B          24610 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      001695 0E                   24611 	.db	14
      001696 05                   24612 	.uleb128	5
      001697 01                   24613 	.db	1
      001698 00 00r0Br6D          24614 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      00169C 0E                   24615 	.db	14
      00169D 07                   24616 	.uleb128	7
      00169E 01                   24617 	.db	1
      00169F 00 00r0Br6F          24618 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      0016A3 0E                   24619 	.db	14
      0016A4 08                   24620 	.uleb128	8
      0016A5 01                   24621 	.db	1
      0016A6 00 00r0Br71          24622 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      0016AA 0E                   24623 	.db	14
      0016AB 09                   24624 	.uleb128	9
      0016AC 01                   24625 	.db	1
      0016AD 00 00r0Br76          24626 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      0016B1 0E                   24627 	.db	14
      0016B2 03                   24628 	.uleb128	3
      0016B3 01                   24629 	.db	1
      0016B4 00 00r0Br81          24630 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      0016B8 0E                   24631 	.db	14
      0016B9 04                   24632 	.uleb128	4
      0016BA 01                   24633 	.db	1
      0016BB 00 00r0Br83          24634 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      0016BF 0E                   24635 	.db	14
      0016C0 05                   24636 	.uleb128	5
      0016C1 01                   24637 	.db	1
      0016C2 00 00r0Br85          24638 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      0016C6 0E                   24639 	.db	14
      0016C7 07                   24640 	.uleb128	7
      0016C8 01                   24641 	.db	1
      0016C9 00 00r0Br87          24642 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      0016CD 0E                   24643 	.db	14
      0016CE 08                   24644 	.uleb128	8
      0016CF 01                   24645 	.db	1
      0016D0 00 00r0Br89          24646 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      0016D4 0E                   24647 	.db	14
      0016D5 09                   24648 	.uleb128	9
      0016D6 01                   24649 	.db	1
      0016D7 00 00r0Br8E          24650 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      0016DB 0E                   24651 	.db	14
      0016DC 03                   24652 	.uleb128	3
      0016DD 01                   24653 	.db	1
      0016DE 00 00r0Br99          24654 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      0016E2 0E                   24655 	.db	14
      0016E3 04                   24656 	.uleb128	4
      0016E4 01                   24657 	.db	1
      0016E5 00 00r0Br9B          24658 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      0016E9 0E                   24659 	.db	14
      0016EA 05                   24660 	.uleb128	5
      0016EB 01                   24661 	.db	1
      0016EC 00 00r0Br9E          24662 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      0016F0 0E                   24663 	.db	14
      0016F1 06                   24664 	.uleb128	6
      0016F2 01                   24665 	.db	1
      0016F3 00 00r0BrA3          24666 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      0016F7 0E                   24667 	.db	14
      0016F8 03                   24668 	.uleb128	3
      0016F9 01                   24669 	.db	1
      0016FA 00 00r0BrA9          24670 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      0016FE 0E                   24671 	.db	14
      0016FF 04                   24672 	.uleb128	4
      001700 01                   24673 	.db	1
      001701 00 00r0BrAB          24674 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      001705 0E                   24675 	.db	14
      001706 05                   24676 	.uleb128	5
      001707 01                   24677 	.db	1
      001708 00 00r0BrAE          24678 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      00170C 0E                   24679 	.db	14
      00170D 06                   24680 	.uleb128	6
      00170E 01                   24681 	.db	1
      00170F 00 00r0BrB3          24682 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      001713 0E                   24683 	.db	14
      001714 03                   24684 	.uleb128	3
      001715 01                   24685 	.db	1
      001716 00 00r0BrB6          24686 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      00171A 0E                   24687 	.db	14
      00171B 04                   24688 	.uleb128	4
      00171C 01                   24689 	.db	1
      00171D 00 00r0BrBA          24690 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      001721 0E                   24691 	.db	14
      001722 03                   24692 	.uleb128	3
      001723 01                   24693 	.db	1
      001724 00 00r0BrC3          24694 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      001728 0E                   24695 	.db	14
      001729 02                   24696 	.uleb128	2
                                  24697 
                                  24698 	.area .debug_frame (NOLOAD)
      00172A 00 00                24699 	.dw	0
      00172C 00 0E                24700 	.dw	Ldebug_CIE62_end-Ldebug_CIE62_start
      00172E                      24701 Ldebug_CIE62_start:
      00172E FF FF                24702 	.dw	0xffff
      001730 FF FF                24703 	.dw	0xffff
      001732 01                   24704 	.db	1
      001733 00                   24705 	.db	0
      001734 01                   24706 	.uleb128	1
      001735 7F                   24707 	.sleb128	-1
      001736 09                   24708 	.db	9
      001737 0C                   24709 	.db	12
      001738 08                   24710 	.uleb128	8
      001739 02                   24711 	.uleb128	2
      00173A 89                   24712 	.db	137
      00173B 01                   24713 	.uleb128	1
      00173C                      24714 Ldebug_CIE62_end:
      00173C 00 00 00 4B          24715 	.dw	0,75
      001740 00 00r17r2A          24716 	.dw	0,(Ldebug_CIE62_start-4)
      001744 00 00r0ArF5          24717 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)	;initial loc
      001748 00 00 00 2B          24718 	.dw	0,Sstm8s_tim1$TIM1_ETRConfig$755-Sstm8s_tim1$TIM1_ETRConfig$741
      00174C 01                   24719 	.db	1
      00174D 00 00r0ArF5          24720 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)
      001751 0E                   24721 	.db	14
      001752 02                   24722 	.uleb128	2
      001753 01                   24723 	.db	1
      001754 00 00r0ArF6          24724 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      001758 0E                   24725 	.db	14
      001759 03                   24726 	.uleb128	3
      00175A 01                   24727 	.db	1
      00175B 00 00r0Br01          24728 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      00175F 0E                   24729 	.db	14
      001760 04                   24730 	.uleb128	4
      001761 01                   24731 	.db	1
      001762 00 00r0Br03          24732 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      001766 0E                   24733 	.db	14
      001767 05                   24734 	.uleb128	5
      001768 01                   24735 	.db	1
      001769 00 00r0Br05          24736 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      00176D 0E                   24737 	.db	14
      00176E 07                   24738 	.uleb128	7
      00176F 01                   24739 	.db	1
      001770 00 00r0Br07          24740 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      001774 0E                   24741 	.db	14
      001775 08                   24742 	.uleb128	8
      001776 01                   24743 	.db	1
      001777 00 00r0Br09          24744 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      00177B 0E                   24745 	.db	14
      00177C 09                   24746 	.uleb128	9
      00177D 01                   24747 	.db	1
      00177E 00 00r0Br0E          24748 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      001782 0E                   24749 	.db	14
      001783 03                   24750 	.uleb128	3
      001784 01                   24751 	.db	1
      001785 00 00r0Br1F          24752 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      001789 0E                   24753 	.db	14
      00178A 02                   24754 	.uleb128	2
                                  24755 
                                  24756 	.area .debug_frame (NOLOAD)
      00178B 00 00                24757 	.dw	0
      00178D 00 0E                24758 	.dw	Ldebug_CIE63_end-Ldebug_CIE63_start
      00178F                      24759 Ldebug_CIE63_start:
      00178F FF FF                24760 	.dw	0xffff
      001791 FF FF                24761 	.dw	0xffff
      001793 01                   24762 	.db	1
      001794 00                   24763 	.db	0
      001795 01                   24764 	.uleb128	1
      001796 7F                   24765 	.sleb128	-1
      001797 09                   24766 	.db	9
      001798 0C                   24767 	.db	12
      001799 08                   24768 	.uleb128	8
      00179A 02                   24769 	.uleb128	2
      00179B 89                   24770 	.db	137
      00179C 01                   24771 	.uleb128	1
      00179D                      24772 Ldebug_CIE63_end:
      00179D 00 00 00 9F          24773 	.dw	0,159
      0017A1 00 00r17r8B          24774 	.dw	0,(Ldebug_CIE63_start-4)
      0017A5 00 00r0Ar8E          24775 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)	;initial loc
      0017A9 00 00 00 67          24776 	.dw	0,Sstm8s_tim1$TIM1_ETRClockMode2Config$739-Sstm8s_tim1$TIM1_ETRClockMode2Config$712
      0017AD 01                   24777 	.db	1
      0017AE 00 00r0Ar8E          24778 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)
      0017B2 0E                   24779 	.db	14
      0017B3 02                   24780 	.uleb128	2
      0017B4 01                   24781 	.db	1
      0017B5 00 00r0Ar9E          24782 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      0017B9 0E                   24783 	.db	14
      0017BA 02                   24784 	.uleb128	2
      0017BB 01                   24785 	.db	1
      0017BC 00 00r0ArA7          24786 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      0017C0 0E                   24787 	.db	14
      0017C1 02                   24788 	.uleb128	2
      0017C2 01                   24789 	.db	1
      0017C3 00 00r0ArB0          24790 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      0017C7 0E                   24791 	.db	14
      0017C8 02                   24792 	.uleb128	2
      0017C9 01                   24793 	.db	1
      0017CA 00 00r0ArB2          24794 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      0017CE 0E                   24795 	.db	14
      0017CF 03                   24796 	.uleb128	3
      0017D0 01                   24797 	.db	1
      0017D1 00 00r0ArB4          24798 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      0017D5 0E                   24799 	.db	14
      0017D6 04                   24800 	.uleb128	4
      0017D7 01                   24801 	.db	1
      0017D8 00 00r0ArB6          24802 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      0017DC 0E                   24803 	.db	14
      0017DD 06                   24804 	.uleb128	6
      0017DE 01                   24805 	.db	1
      0017DF 00 00r0ArB8          24806 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      0017E3 0E                   24807 	.db	14
      0017E4 07                   24808 	.uleb128	7
      0017E5 01                   24809 	.db	1
      0017E6 00 00r0ArBA          24810 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      0017EA 0E                   24811 	.db	14
      0017EB 08                   24812 	.uleb128	8
      0017EC 01                   24813 	.db	1
      0017ED 00 00r0ArBF          24814 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      0017F1 0E                   24815 	.db	14
      0017F2 02                   24816 	.uleb128	2
      0017F3 01                   24817 	.db	1
      0017F4 00 00r0ArC8          24818 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      0017F8 0E                   24819 	.db	14
      0017F9 02                   24820 	.uleb128	2
      0017FA 01                   24821 	.db	1
      0017FB 00 00r0ArD1          24822 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      0017FF 0E                   24823 	.db	14
      001800 03                   24824 	.uleb128	3
      001801 01                   24825 	.db	1
      001802 00 00r0ArD3          24826 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      001806 0E                   24827 	.db	14
      001807 04                   24828 	.uleb128	4
      001808 01                   24829 	.db	1
      001809 00 00r0ArD5          24830 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      00180D 0E                   24831 	.db	14
      00180E 06                   24832 	.uleb128	6
      00180F 01                   24833 	.db	1
      001810 00 00r0ArD7          24834 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      001814 0E                   24835 	.db	14
      001815 07                   24836 	.uleb128	7
      001816 01                   24837 	.db	1
      001817 00 00r0ArD9          24838 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      00181B 0E                   24839 	.db	14
      00181C 08                   24840 	.uleb128	8
      00181D 01                   24841 	.db	1
      00181E 00 00r0ArDE          24842 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      001822 0E                   24843 	.db	14
      001823 02                   24844 	.uleb128	2
      001824 01                   24845 	.db	1
      001825 00 00r0ArE1          24846 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      001829 0E                   24847 	.db	14
      00182A 03                   24848 	.uleb128	3
      00182B 01                   24849 	.db	1
      00182C 00 00r0ArE4          24850 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      001830 0E                   24851 	.db	14
      001831 04                   24852 	.uleb128	4
      001832 01                   24853 	.db	1
      001833 00 00r0ArE7          24854 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      001837 0E                   24855 	.db	14
      001838 05                   24856 	.uleb128	5
      001839 01                   24857 	.db	1
      00183A 00 00r0ArEC          24858 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      00183E 0E                   24859 	.db	14
      00183F 02                   24860 	.uleb128	2
                                  24861 
                                  24862 	.area .debug_frame (NOLOAD)
      001840 00 00                24863 	.dw	0
      001842 00 0E                24864 	.dw	Ldebug_CIE64_end-Ldebug_CIE64_start
      001844                      24865 Ldebug_CIE64_start:
      001844 FF FF                24866 	.dw	0xffff
      001846 FF FF                24867 	.dw	0xffff
      001848 01                   24868 	.db	1
      001849 00                   24869 	.db	0
      00184A 01                   24870 	.uleb128	1
      00184B 7F                   24871 	.sleb128	-1
      00184C 09                   24872 	.db	9
      00184D 0C                   24873 	.db	12
      00184E 08                   24874 	.uleb128	8
      00184F 02                   24875 	.uleb128	2
      001850 89                   24876 	.db	137
      001851 01                   24877 	.uleb128	1
      001852                      24878 Ldebug_CIE64_end:
      001852 00 00 00 9F          24879 	.dw	0,159
      001856 00 00r18r40          24880 	.dw	0,(Ldebug_CIE64_start-4)
      00185A 00 00r0Ar25          24881 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)	;initial loc
      00185E 00 00 00 69          24882 	.dw	0,Sstm8s_tim1$TIM1_ETRClockMode1Config$710-Sstm8s_tim1$TIM1_ETRClockMode1Config$683
      001862 01                   24883 	.db	1
      001863 00 00r0Ar25          24884 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)
      001867 0E                   24885 	.db	14
      001868 02                   24886 	.uleb128	2
      001869 01                   24887 	.db	1
      00186A 00 00r0Ar35          24888 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      00186E 0E                   24889 	.db	14
      00186F 02                   24890 	.uleb128	2
      001870 01                   24891 	.db	1
      001871 00 00r0Ar3E          24892 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      001875 0E                   24893 	.db	14
      001876 02                   24894 	.uleb128	2
      001877 01                   24895 	.db	1
      001878 00 00r0Ar47          24896 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      00187C 0E                   24897 	.db	14
      00187D 02                   24898 	.uleb128	2
      00187E 01                   24899 	.db	1
      00187F 00 00r0Ar49          24900 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      001883 0E                   24901 	.db	14
      001884 03                   24902 	.uleb128	3
      001885 01                   24903 	.db	1
      001886 00 00r0Ar4B          24904 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      00188A 0E                   24905 	.db	14
      00188B 04                   24906 	.uleb128	4
      00188C 01                   24907 	.db	1
      00188D 00 00r0Ar4D          24908 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      001891 0E                   24909 	.db	14
      001892 06                   24910 	.uleb128	6
      001893 01                   24911 	.db	1
      001894 00 00r0Ar4F          24912 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      001898 0E                   24913 	.db	14
      001899 07                   24914 	.uleb128	7
      00189A 01                   24915 	.db	1
      00189B 00 00r0Ar51          24916 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      00189F 0E                   24917 	.db	14
      0018A0 08                   24918 	.uleb128	8
      0018A1 01                   24919 	.db	1
      0018A2 00 00r0Ar56          24920 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      0018A6 0E                   24921 	.db	14
      0018A7 02                   24922 	.uleb128	2
      0018A8 01                   24923 	.db	1
      0018A9 00 00r0Ar5F          24924 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      0018AD 0E                   24925 	.db	14
      0018AE 02                   24926 	.uleb128	2
      0018AF 01                   24927 	.db	1
      0018B0 00 00r0Ar68          24928 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      0018B4 0E                   24929 	.db	14
      0018B5 03                   24930 	.uleb128	3
      0018B6 01                   24931 	.db	1
      0018B7 00 00r0Ar6A          24932 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      0018BB 0E                   24933 	.db	14
      0018BC 04                   24934 	.uleb128	4
      0018BD 01                   24935 	.db	1
      0018BE 00 00r0Ar6C          24936 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      0018C2 0E                   24937 	.db	14
      0018C3 06                   24938 	.uleb128	6
      0018C4 01                   24939 	.db	1
      0018C5 00 00r0Ar6E          24940 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      0018C9 0E                   24941 	.db	14
      0018CA 07                   24942 	.uleb128	7
      0018CB 01                   24943 	.db	1
      0018CC 00 00r0Ar70          24944 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      0018D0 0E                   24945 	.db	14
      0018D1 08                   24946 	.uleb128	8
      0018D2 01                   24947 	.db	1
      0018D3 00 00r0Ar75          24948 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      0018D7 0E                   24949 	.db	14
      0018D8 02                   24950 	.uleb128	2
      0018D9 01                   24951 	.db	1
      0018DA 00 00r0Ar78          24952 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      0018DE 0E                   24953 	.db	14
      0018DF 03                   24954 	.uleb128	3
      0018E0 01                   24955 	.db	1
      0018E1 00 00r0Ar7B          24956 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      0018E5 0E                   24957 	.db	14
      0018E6 04                   24958 	.uleb128	4
      0018E7 01                   24959 	.db	1
      0018E8 00 00r0Ar7E          24960 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      0018EC 0E                   24961 	.db	14
      0018ED 05                   24962 	.uleb128	5
      0018EE 01                   24963 	.db	1
      0018EF 00 00r0Ar83          24964 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      0018F3 0E                   24965 	.db	14
      0018F4 02                   24966 	.uleb128	2
                                  24967 
                                  24968 	.area .debug_frame (NOLOAD)
      0018F5 00 00                24969 	.dw	0
      0018F7 00 0E                24970 	.dw	Ldebug_CIE65_end-Ldebug_CIE65_start
      0018F9                      24971 Ldebug_CIE65_start:
      0018F9 FF FF                24972 	.dw	0xffff
      0018FB FF FF                24973 	.dw	0xffff
      0018FD 01                   24974 	.db	1
      0018FE 00                   24975 	.db	0
      0018FF 01                   24976 	.uleb128	1
      001900 7F                   24977 	.sleb128	-1
      001901 09                   24978 	.db	9
      001902 0C                   24979 	.db	12
      001903 08                   24980 	.uleb128	8
      001904 02                   24981 	.uleb128	2
      001905 89                   24982 	.db	137
      001906 01                   24983 	.uleb128	1
      001907                      24984 Ldebug_CIE65_end:
      001907 00 00 00 13          24985 	.dw	0,19
      00190B 00 00r18rF5          24986 	.dw	0,(Ldebug_CIE65_start-4)
      00190F 00 00r0Ar1C          24987 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)	;initial loc
      001913 00 00 00 09          24988 	.dw	0,Sstm8s_tim1$TIM1_InternalClockConfig$681-Sstm8s_tim1$TIM1_InternalClockConfig$677
      001917 01                   24989 	.db	1
      001918 00 00r0Ar1C          24990 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)
      00191C 0E                   24991 	.db	14
      00191D 02                   24992 	.uleb128	2
                                  24993 
                                  24994 	.area .debug_frame (NOLOAD)
      00191E 00 00                24995 	.dw	0
      001920 00 0E                24996 	.dw	Ldebug_CIE66_end-Ldebug_CIE66_start
      001922                      24997 Ldebug_CIE66_start:
      001922 FF FF                24998 	.dw	0xffff
      001924 FF FF                24999 	.dw	0xffff
      001926 01                   25000 	.db	1
      001927 00                   25001 	.db	0
      001928 01                   25002 	.uleb128	1
      001929 7F                   25003 	.sleb128	-1
      00192A 09                   25004 	.db	9
      00192B 0C                   25005 	.db	12
      00192C 08                   25006 	.uleb128	8
      00192D 02                   25007 	.uleb128	2
      00192E 89                   25008 	.db	137
      00192F 01                   25009 	.uleb128	1
      001930                      25010 Ldebug_CIE66_end:
      001930 00 00 00 8A          25011 	.dw	0,138
      001934 00 00r19r1E          25012 	.dw	0,(Ldebug_CIE66_start-4)
      001938 00 00r09rC7          25013 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)	;initial loc
      00193C 00 00 00 55          25014 	.dw	0,Sstm8s_tim1$TIM1_ITConfig$675-Sstm8s_tim1$TIM1_ITConfig$645
      001940 01                   25015 	.db	1
      001941 00 00r09rC7          25016 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)
      001945 0E                   25017 	.db	14
      001946 02                   25018 	.uleb128	2
      001947 01                   25019 	.db	1
      001948 00 00r09rC8          25020 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      00194C 0E                   25021 	.db	14
      00194D 03                   25022 	.uleb128	3
      00194E 01                   25023 	.db	1
      00194F 00 00r09rD1          25024 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      001953 0E                   25025 	.db	14
      001954 04                   25026 	.uleb128	4
      001955 01                   25027 	.db	1
      001956 00 00r09rD3          25028 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      00195A 0E                   25029 	.db	14
      00195B 05                   25030 	.uleb128	5
      00195C 01                   25031 	.db	1
      00195D 00 00r09rD5          25032 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      001961 0E                   25033 	.db	14
      001962 07                   25034 	.uleb128	7
      001963 01                   25035 	.db	1
      001964 00 00r09rD7          25036 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      001968 0E                   25037 	.db	14
      001969 08                   25038 	.uleb128	8
      00196A 01                   25039 	.db	1
      00196B 00 00r09rD9          25040 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      00196F 0E                   25041 	.db	14
      001970 09                   25042 	.uleb128	9
      001971 01                   25043 	.db	1
      001972 00 00r09rDE          25044 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      001976 0E                   25045 	.db	14
      001977 03                   25046 	.uleb128	3
      001978 01                   25047 	.db	1
      001979 00 00r09rED          25048 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      00197D 0E                   25049 	.db	14
      00197E 03                   25050 	.uleb128	3
      00197F 01                   25051 	.db	1
      001980 00 00r09rEF          25052 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      001984 0E                   25053 	.db	14
      001985 04                   25054 	.uleb128	4
      001986 01                   25055 	.db	1
      001987 00 00r09rF1          25056 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      00198B 0E                   25057 	.db	14
      00198C 05                   25058 	.uleb128	5
      00198D 01                   25059 	.db	1
      00198E 00 00r09rF3          25060 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      001992 0E                   25061 	.db	14
      001993 07                   25062 	.uleb128	7
      001994 01                   25063 	.db	1
      001995 00 00r09rF5          25064 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      001999 0E                   25065 	.db	14
      00199A 08                   25066 	.uleb128	8
      00199B 01                   25067 	.db	1
      00199C 00 00r09rF7          25068 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      0019A0 0E                   25069 	.db	14
      0019A1 09                   25070 	.uleb128	9
      0019A2 01                   25071 	.db	1
      0019A3 00 00r09rFC          25072 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      0019A7 0E                   25073 	.db	14
      0019A8 03                   25074 	.uleb128	3
      0019A9 01                   25075 	.db	1
      0019AA 00 00r0Ar0F          25076 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      0019AE 0E                   25077 	.db	14
      0019AF 04                   25078 	.uleb128	4
      0019B0 01                   25079 	.db	1
      0019B1 00 00r0Ar15          25080 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      0019B5 0E                   25081 	.db	14
      0019B6 03                   25082 	.uleb128	3
      0019B7 01                   25083 	.db	1
      0019B8 00 00r0Ar1B          25084 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      0019BC 0E                   25085 	.db	14
      0019BD 02                   25086 	.uleb128	2
                                  25087 
                                  25088 	.area .debug_frame (NOLOAD)
      0019BE 00 00                25089 	.dw	0
      0019C0 00 0E                25090 	.dw	Ldebug_CIE67_end-Ldebug_CIE67_start
      0019C2                      25091 Ldebug_CIE67_start:
      0019C2 FF FF                25092 	.dw	0xffff
      0019C4 FF FF                25093 	.dw	0xffff
      0019C6 01                   25094 	.db	1
      0019C7 00                   25095 	.db	0
      0019C8 01                   25096 	.uleb128	1
      0019C9 7F                   25097 	.sleb128	-1
      0019CA 09                   25098 	.db	9
      0019CB 0C                   25099 	.db	12
      0019CC 08                   25100 	.uleb128	8
      0019CD 02                   25101 	.uleb128	2
      0019CE 89                   25102 	.db	137
      0019CF 01                   25103 	.uleb128	1
      0019D0                      25104 Ldebug_CIE67_end:
      0019D0 00 00 00 44          25105 	.dw	0,68
      0019D4 00 00r19rBE          25106 	.dw	0,(Ldebug_CIE67_start-4)
      0019D8 00 00r09r91          25107 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)	;initial loc
      0019DC 00 00 00 36          25108 	.dw	0,Sstm8s_tim1$TIM1_CtrlPWMOutputs$643-Sstm8s_tim1$TIM1_CtrlPWMOutputs$624
      0019E0 01                   25109 	.db	1
      0019E1 00 00r09r91          25110 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)
      0019E5 0E                   25111 	.db	14
      0019E6 02                   25112 	.uleb128	2
      0019E7 01                   25113 	.db	1
      0019E8 00 00r09rA0          25114 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      0019EC 0E                   25115 	.db	14
      0019ED 02                   25116 	.uleb128	2
      0019EE 01                   25117 	.db	1
      0019EF 00 00r09rA2          25118 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      0019F3 0E                   25119 	.db	14
      0019F4 03                   25120 	.uleb128	3
      0019F5 01                   25121 	.db	1
      0019F6 00 00r09rA4          25122 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      0019FA 0E                   25123 	.db	14
      0019FB 04                   25124 	.uleb128	4
      0019FC 01                   25125 	.db	1
      0019FD 00 00r09rA6          25126 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      001A01 0E                   25127 	.db	14
      001A02 06                   25128 	.uleb128	6
      001A03 01                   25129 	.db	1
      001A04 00 00r09rA8          25130 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      001A08 0E                   25131 	.db	14
      001A09 07                   25132 	.uleb128	7
      001A0A 01                   25133 	.db	1
      001A0B 00 00r09rAA          25134 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      001A0F 0E                   25135 	.db	14
      001A10 08                   25136 	.uleb128	8
      001A11 01                   25137 	.db	1
      001A12 00 00r09rAF          25138 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      001A16 0E                   25139 	.db	14
      001A17 02                   25140 	.uleb128	2
                                  25141 
                                  25142 	.area .debug_frame (NOLOAD)
      001A18 00 00                25143 	.dw	0
      001A1A 00 0E                25144 	.dw	Ldebug_CIE68_end-Ldebug_CIE68_start
      001A1C                      25145 Ldebug_CIE68_start:
      001A1C FF FF                25146 	.dw	0xffff
      001A1E FF FF                25147 	.dw	0xffff
      001A20 01                   25148 	.db	1
      001A21 00                   25149 	.db	0
      001A22 01                   25150 	.uleb128	1
      001A23 7F                   25151 	.sleb128	-1
      001A24 09                   25152 	.db	9
      001A25 0C                   25153 	.db	12
      001A26 08                   25154 	.uleb128	8
      001A27 02                   25155 	.uleb128	2
      001A28 89                   25156 	.db	137
      001A29 01                   25157 	.uleb128	1
      001A2A                      25158 Ldebug_CIE68_end:
      001A2A 00 00 00 44          25159 	.dw	0,68
      001A2E 00 00r1Ar18          25160 	.dw	0,(Ldebug_CIE68_start-4)
      001A32 00 00r09r5B          25161 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)	;initial loc
      001A36 00 00 00 36          25162 	.dw	0,Sstm8s_tim1$TIM1_Cmd$622-Sstm8s_tim1$TIM1_Cmd$603
      001A3A 01                   25163 	.db	1
      001A3B 00 00r09r5B          25164 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)
      001A3F 0E                   25165 	.db	14
      001A40 02                   25166 	.uleb128	2
      001A41 01                   25167 	.db	1
      001A42 00 00r09r6A          25168 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      001A46 0E                   25169 	.db	14
      001A47 02                   25170 	.uleb128	2
      001A48 01                   25171 	.db	1
      001A49 00 00r09r6C          25172 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      001A4D 0E                   25173 	.db	14
      001A4E 03                   25174 	.uleb128	3
      001A4F 01                   25175 	.db	1
      001A50 00 00r09r6E          25176 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      001A54 0E                   25177 	.db	14
      001A55 04                   25178 	.uleb128	4
      001A56 01                   25179 	.db	1
      001A57 00 00r09r70          25180 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      001A5B 0E                   25181 	.db	14
      001A5C 06                   25182 	.uleb128	6
      001A5D 01                   25183 	.db	1
      001A5E 00 00r09r72          25184 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      001A62 0E                   25185 	.db	14
      001A63 07                   25186 	.uleb128	7
      001A64 01                   25187 	.db	1
      001A65 00 00r09r74          25188 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      001A69 0E                   25189 	.db	14
      001A6A 08                   25190 	.uleb128	8
      001A6B 01                   25191 	.db	1
      001A6C 00 00r09r79          25192 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      001A70 0E                   25193 	.db	14
      001A71 02                   25194 	.uleb128	2
                                  25195 
                                  25196 	.area .debug_frame (NOLOAD)
      001A72 00 00                25197 	.dw	0
      001A74 00 0E                25198 	.dw	Ldebug_CIE69_end-Ldebug_CIE69_start
      001A76                      25199 Ldebug_CIE69_start:
      001A76 FF FF                25200 	.dw	0xffff
      001A78 FF FF                25201 	.dw	0xffff
      001A7A 01                   25202 	.db	1
      001A7B 00                   25203 	.db	0
      001A7C 01                   25204 	.uleb128	1
      001A7D 7F                   25205 	.sleb128	-1
      001A7E 09                   25206 	.db	9
      001A7F 0C                   25207 	.db	12
      001A80 08                   25208 	.uleb128	8
      001A81 02                   25209 	.uleb128	2
      001A82 89                   25210 	.db	137
      001A83 01                   25211 	.uleb128	1
      001A84                      25212 Ldebug_CIE69_end:
      001A84 00 00 01 A9          25213 	.dw	0,425
      001A88 00 00r1Ar72          25214 	.dw	0,(Ldebug_CIE69_start-4)
      001A8C 00 00r08r27          25215 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)	;initial loc
      001A90 00 00 01 34          25216 	.dw	0,Sstm8s_tim1$TIM1_PWMIConfig$601-Sstm8s_tim1$TIM1_PWMIConfig$509
      001A94 01                   25217 	.db	1
      001A95 00 00r08r27          25218 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)
      001A99 0E                   25219 	.db	14
      001A9A 02                   25220 	.uleb128	2
      001A9B 01                   25221 	.db	1
      001A9C 00 00r08r28          25222 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      001AA0 0E                   25223 	.db	14
      001AA1 04                   25224 	.uleb128	4
      001AA2 01                   25225 	.db	1
      001AA3 00 00r08r37          25226 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      001AA7 0E                   25227 	.db	14
      001AA8 04                   25228 	.uleb128	4
      001AA9 01                   25229 	.db	1
      001AAA 00 00r08r39          25230 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      001AAE 0E                   25231 	.db	14
      001AAF 05                   25232 	.uleb128	5
      001AB0 01                   25233 	.db	1
      001AB1 00 00r08r3B          25234 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      001AB5 0E                   25235 	.db	14
      001AB6 06                   25236 	.uleb128	6
      001AB7 01                   25237 	.db	1
      001AB8 00 00r08r3D          25238 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      001ABC 0E                   25239 	.db	14
      001ABD 08                   25240 	.uleb128	8
      001ABE 01                   25241 	.db	1
      001ABF 00 00r08r3F          25242 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      001AC3 0E                   25243 	.db	14
      001AC4 09                   25244 	.uleb128	9
      001AC5 01                   25245 	.db	1
      001AC6 00 00r08r41          25246 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      001ACA 0E                   25247 	.db	14
      001ACB 0A                   25248 	.uleb128	10
      001ACC 01                   25249 	.db	1
      001ACD 00 00r08r46          25250 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      001AD1 0E                   25251 	.db	14
      001AD2 04                   25252 	.uleb128	4
      001AD3 01                   25253 	.db	1
      001AD4 00 00r08r54          25254 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      001AD8 0E                   25255 	.db	14
      001AD9 04                   25256 	.uleb128	4
      001ADA 01                   25257 	.db	1
      001ADB 00 00r08r64          25258 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      001ADF 0E                   25259 	.db	14
      001AE0 05                   25260 	.uleb128	5
      001AE1 01                   25261 	.db	1
      001AE2 00 00r08r66          25262 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      001AE6 0E                   25263 	.db	14
      001AE7 06                   25264 	.uleb128	6
      001AE8 01                   25265 	.db	1
      001AE9 00 00r08r68          25266 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      001AED 0E                   25267 	.db	14
      001AEE 08                   25268 	.uleb128	8
      001AEF 01                   25269 	.db	1
      001AF0 00 00r08r6A          25270 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      001AF4 0E                   25271 	.db	14
      001AF5 09                   25272 	.uleb128	9
      001AF6 01                   25273 	.db	1
      001AF7 00 00r08r6C          25274 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      001AFB 0E                   25275 	.db	14
      001AFC 0A                   25276 	.uleb128	10
      001AFD 01                   25277 	.db	1
      001AFE 00 00r08r71          25278 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      001B02 0E                   25279 	.db	14
      001B03 04                   25280 	.uleb128	4
      001B04 01                   25281 	.db	1
      001B05 00 00r08r7F          25282 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      001B09 0E                   25283 	.db	14
      001B0A 04                   25284 	.uleb128	4
      001B0B 01                   25285 	.db	1
      001B0C 00 00r08r8F          25286 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      001B10 0E                   25287 	.db	14
      001B11 04                   25288 	.uleb128	4
      001B12 01                   25289 	.db	1
      001B13 00 00r08r98          25290 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      001B17 0E                   25291 	.db	14
      001B18 04                   25292 	.uleb128	4
      001B19 01                   25293 	.db	1
      001B1A 00 00r08r9A          25294 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      001B1E 0E                   25295 	.db	14
      001B1F 05                   25296 	.uleb128	5
      001B20 01                   25297 	.db	1
      001B21 00 00r08r9C          25298 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      001B25 0E                   25299 	.db	14
      001B26 06                   25300 	.uleb128	6
      001B27 01                   25301 	.db	1
      001B28 00 00r08r9E          25302 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      001B2C 0E                   25303 	.db	14
      001B2D 08                   25304 	.uleb128	8
      001B2E 01                   25305 	.db	1
      001B2F 00 00r08rA0          25306 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      001B33 0E                   25307 	.db	14
      001B34 09                   25308 	.uleb128	9
      001B35 01                   25309 	.db	1
      001B36 00 00r08rA2          25310 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      001B3A 0E                   25311 	.db	14
      001B3B 0A                   25312 	.uleb128	10
      001B3C 01                   25313 	.db	1
      001B3D 00 00r08rA7          25314 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      001B41 0E                   25315 	.db	14
      001B42 04                   25316 	.uleb128	4
      001B43 01                   25317 	.db	1
      001B44 00 00r08rB7          25318 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      001B48 0E                   25319 	.db	14
      001B49 04                   25320 	.uleb128	4
      001B4A 01                   25321 	.db	1
      001B4B 00 00r08rC0          25322 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      001B4F 0E                   25323 	.db	14
      001B50 04                   25324 	.uleb128	4
      001B51 01                   25325 	.db	1
      001B52 00 00r08rC9          25326 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      001B56 0E                   25327 	.db	14
      001B57 04                   25328 	.uleb128	4
      001B58 01                   25329 	.db	1
      001B59 00 00r08rCB          25330 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      001B5D 0E                   25331 	.db	14
      001B5E 05                   25332 	.uleb128	5
      001B5F 01                   25333 	.db	1
      001B60 00 00r08rCD          25334 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      001B64 0E                   25335 	.db	14
      001B65 06                   25336 	.uleb128	6
      001B66 01                   25337 	.db	1
      001B67 00 00r08rCF          25338 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      001B6B 0E                   25339 	.db	14
      001B6C 08                   25340 	.uleb128	8
      001B6D 01                   25341 	.db	1
      001B6E 00 00r08rD1          25342 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      001B72 0E                   25343 	.db	14
      001B73 09                   25344 	.uleb128	9
      001B74 01                   25345 	.db	1
      001B75 00 00r08rD3          25346 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      001B79 0E                   25347 	.db	14
      001B7A 0A                   25348 	.uleb128	10
      001B7B 01                   25349 	.db	1
      001B7C 00 00r08rD8          25350 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      001B80 0E                   25351 	.db	14
      001B81 04                   25352 	.uleb128	4
      001B82 01                   25353 	.db	1
      001B83 00 00r09r05          25354 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      001B87 0E                   25355 	.db	14
      001B88 05                   25356 	.uleb128	5
      001B89 01                   25357 	.db	1
      001B8A 00 00r09r08          25358 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      001B8E 0E                   25359 	.db	14
      001B8F 06                   25360 	.uleb128	6
      001B90 01                   25361 	.db	1
      001B91 00 00r09r0B          25362 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      001B95 0E                   25363 	.db	14
      001B96 07                   25364 	.uleb128	7
      001B97 01                   25365 	.db	1
      001B98 00 00r09r10          25366 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      001B9C 0E                   25367 	.db	14
      001B9D 04                   25368 	.uleb128	4
      001B9E 01                   25369 	.db	1
      001B9F 00 00r09r13          25370 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      001BA3 0E                   25371 	.db	14
      001BA4 05                   25372 	.uleb128	5
      001BA5 01                   25373 	.db	1
      001BA6 00 00r09r17          25374 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      001BAA 0E                   25375 	.db	14
      001BAB 04                   25376 	.uleb128	4
      001BAC 01                   25377 	.db	1
      001BAD 00 00r09r1A          25378 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      001BB1 0E                   25379 	.db	14
      001BB2 05                   25380 	.uleb128	5
      001BB3 01                   25381 	.db	1
      001BB4 00 00r09r1D          25382 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      001BB8 0E                   25383 	.db	14
      001BB9 06                   25384 	.uleb128	6
      001BBA 01                   25385 	.db	1
      001BBB 00 00r09r20          25386 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      001BBF 0E                   25387 	.db	14
      001BC0 07                   25388 	.uleb128	7
      001BC1 01                   25389 	.db	1
      001BC2 00 00r09r25          25390 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      001BC6 0E                   25391 	.db	14
      001BC7 04                   25392 	.uleb128	4
      001BC8 01                   25393 	.db	1
      001BC9 00 00r09r28          25394 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      001BCD 0E                   25395 	.db	14
      001BCE 05                   25396 	.uleb128	5
      001BCF 01                   25397 	.db	1
      001BD0 00 00r09r2C          25398 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      001BD4 0E                   25399 	.db	14
      001BD5 04                   25400 	.uleb128	4
      001BD6 01                   25401 	.db	1
      001BD7 00 00r09r32          25402 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      001BDB 0E                   25403 	.db	14
      001BDC 05                   25404 	.uleb128	5
      001BDD 01                   25405 	.db	1
      001BDE 00 00r09r35          25406 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      001BE2 0E                   25407 	.db	14
      001BE3 06                   25408 	.uleb128	6
      001BE4 01                   25409 	.db	1
      001BE5 00 00r09r38          25410 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      001BE9 0E                   25411 	.db	14
      001BEA 07                   25412 	.uleb128	7
      001BEB 01                   25413 	.db	1
      001BEC 00 00r09r3D          25414 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      001BF0 0E                   25415 	.db	14
      001BF1 04                   25416 	.uleb128	4
      001BF2 01                   25417 	.db	1
      001BF3 00 00r09r40          25418 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      001BF7 0E                   25419 	.db	14
      001BF8 05                   25420 	.uleb128	5
      001BF9 01                   25421 	.db	1
      001BFA 00 00r09r44          25422 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      001BFE 0E                   25423 	.db	14
      001BFF 04                   25424 	.uleb128	4
      001C00 01                   25425 	.db	1
      001C01 00 00r09r47          25426 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      001C05 0E                   25427 	.db	14
      001C06 05                   25428 	.uleb128	5
      001C07 01                   25429 	.db	1
      001C08 00 00r09r4A          25430 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      001C0C 0E                   25431 	.db	14
      001C0D 06                   25432 	.uleb128	6
      001C0E 01                   25433 	.db	1
      001C0F 00 00r09r4D          25434 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      001C13 0E                   25435 	.db	14
      001C14 07                   25436 	.uleb128	7
      001C15 01                   25437 	.db	1
      001C16 00 00r09r52          25438 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      001C1A 0E                   25439 	.db	14
      001C1B 04                   25440 	.uleb128	4
      001C1C 01                   25441 	.db	1
      001C1D 00 00r09r55          25442 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      001C21 0E                   25443 	.db	14
      001C22 05                   25444 	.uleb128	5
      001C23 01                   25445 	.db	1
      001C24 00 00r09r59          25446 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      001C28 0E                   25447 	.db	14
      001C29 04                   25448 	.uleb128	4
      001C2A 01                   25449 	.db	1
      001C2B 00 00r09r5A          25450 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      001C2F 0E                   25451 	.db	14
      001C30 02                   25452 	.uleb128	2
                                  25453 
                                  25454 	.area .debug_frame (NOLOAD)
      001C31 00 00                25455 	.dw	0
      001C33 00 0E                25456 	.dw	Ldebug_CIE70_end-Ldebug_CIE70_start
      001C35                      25457 Ldebug_CIE70_start:
      001C35 FF FF                25458 	.dw	0xffff
      001C37 FF FF                25459 	.dw	0xffff
      001C39 01                   25460 	.db	1
      001C3A 00                   25461 	.db	0
      001C3B 01                   25462 	.uleb128	1
      001C3C 7F                   25463 	.sleb128	-1
      001C3D 09                   25464 	.db	9
      001C3E 0C                   25465 	.db	12
      001C3F 08                   25466 	.uleb128	8
      001C40 02                   25467 	.uleb128	2
      001C41 89                   25468 	.db	137
      001C42 01                   25469 	.uleb128	1
      001C43                      25470 Ldebug_CIE70_end:
      001C43 00 00 01 E1          25471 	.dw	0,481
      001C47 00 00r1Cr31          25472 	.dw	0,(Ldebug_CIE70_start-4)
      001C4B 00 00r06rD6          25473 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)	;initial loc
      001C4F 00 00 01 51          25474 	.dw	0,Sstm8s_tim1$TIM1_ICInit$507-Sstm8s_tim1$TIM1_ICInit$414
      001C53 01                   25475 	.db	1
      001C54 00 00r06rD6          25476 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)
      001C58 0E                   25477 	.db	14
      001C59 02                   25478 	.uleb128	2
      001C5A 01                   25479 	.db	1
      001C5B 00 00r06rD7          25480 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      001C5F 0E                   25481 	.db	14
      001C60 04                   25482 	.uleb128	4
      001C61 01                   25483 	.db	1
      001C62 00 00r06rE5          25484 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      001C66 0E                   25485 	.db	14
      001C67 04                   25486 	.uleb128	4
      001C68 01                   25487 	.db	1
      001C69 00 00r06rF4          25488 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      001C6D 0E                   25489 	.db	14
      001C6E 04                   25490 	.uleb128	4
      001C6F 01                   25491 	.db	1
      001C70 00 00r07r12          25492 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      001C74 0E                   25493 	.db	14
      001C75 04                   25494 	.uleb128	4
      001C76 01                   25495 	.db	1
      001C77 00 00r07r14          25496 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      001C7B 0E                   25497 	.db	14
      001C7C 05                   25498 	.uleb128	5
      001C7D 01                   25499 	.db	1
      001C7E 00 00r07r16          25500 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      001C82 0E                   25501 	.db	14
      001C83 06                   25502 	.uleb128	6
      001C84 01                   25503 	.db	1
      001C85 00 00r07r18          25504 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      001C89 0E                   25505 	.db	14
      001C8A 08                   25506 	.uleb128	8
      001C8B 01                   25507 	.db	1
      001C8C 00 00r07r1A          25508 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      001C90 0E                   25509 	.db	14
      001C91 09                   25510 	.uleb128	9
      001C92 01                   25511 	.db	1
      001C93 00 00r07r1C          25512 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      001C97 0E                   25513 	.db	14
      001C98 0A                   25514 	.uleb128	10
      001C99 01                   25515 	.db	1
      001C9A 00 00r07r21          25516 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      001C9E 0E                   25517 	.db	14
      001C9F 04                   25518 	.uleb128	4
      001CA0 01                   25519 	.db	1
      001CA1 00 00r07r30          25520 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      001CA5 0E                   25521 	.db	14
      001CA6 04                   25522 	.uleb128	4
      001CA7 01                   25523 	.db	1
      001CA8 00 00r07r32          25524 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      001CAC 0E                   25525 	.db	14
      001CAD 05                   25526 	.uleb128	5
      001CAE 01                   25527 	.db	1
      001CAF 00 00r07r34          25528 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      001CB3 0E                   25529 	.db	14
      001CB4 06                   25530 	.uleb128	6
      001CB5 01                   25531 	.db	1
      001CB6 00 00r07r36          25532 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      001CBA 0E                   25533 	.db	14
      001CBB 08                   25534 	.uleb128	8
      001CBC 01                   25535 	.db	1
      001CBD 00 00r07r38          25536 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      001CC1 0E                   25537 	.db	14
      001CC2 09                   25538 	.uleb128	9
      001CC3 01                   25539 	.db	1
      001CC4 00 00r07r3A          25540 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      001CC8 0E                   25541 	.db	14
      001CC9 0A                   25542 	.uleb128	10
      001CCA 01                   25543 	.db	1
      001CCB 00 00r07r3F          25544 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      001CCF 0E                   25545 	.db	14
      001CD0 04                   25546 	.uleb128	4
      001CD1 01                   25547 	.db	1
      001CD2 00 00r07r47          25548 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      001CD6 0E                   25549 	.db	14
      001CD7 04                   25550 	.uleb128	4
      001CD8 01                   25551 	.db	1
      001CD9 00 00r07r50          25552 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      001CDD 0E                   25553 	.db	14
      001CDE 04                   25554 	.uleb128	4
      001CDF 01                   25555 	.db	1
      001CE0 00 00r07r59          25556 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      001CE4 0E                   25557 	.db	14
      001CE5 04                   25558 	.uleb128	4
      001CE6 01                   25559 	.db	1
      001CE7 00 00r07r5B          25560 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      001CEB 0E                   25561 	.db	14
      001CEC 05                   25562 	.uleb128	5
      001CED 01                   25563 	.db	1
      001CEE 00 00r07r5D          25564 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      001CF2 0E                   25565 	.db	14
      001CF3 06                   25566 	.uleb128	6
      001CF4 01                   25567 	.db	1
      001CF5 00 00r07r5F          25568 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      001CF9 0E                   25569 	.db	14
      001CFA 08                   25570 	.uleb128	8
      001CFB 01                   25571 	.db	1
      001CFC 00 00r07r61          25572 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      001D00 0E                   25573 	.db	14
      001D01 09                   25574 	.uleb128	9
      001D02 01                   25575 	.db	1
      001D03 00 00r07r63          25576 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      001D07 0E                   25577 	.db	14
      001D08 0A                   25578 	.uleb128	10
      001D09 01                   25579 	.db	1
      001D0A 00 00r07r68          25580 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      001D0E 0E                   25581 	.db	14
      001D0F 04                   25582 	.uleb128	4
      001D10 01                   25583 	.db	1
      001D11 00 00r07r78          25584 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      001D15 0E                   25585 	.db	14
      001D16 04                   25586 	.uleb128	4
      001D17 01                   25587 	.db	1
      001D18 00 00r07r81          25588 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      001D1C 0E                   25589 	.db	14
      001D1D 04                   25590 	.uleb128	4
      001D1E 01                   25591 	.db	1
      001D1F 00 00r07r8A          25592 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      001D23 0E                   25593 	.db	14
      001D24 04                   25594 	.uleb128	4
      001D25 01                   25595 	.db	1
      001D26 00 00r07r8C          25596 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      001D2A 0E                   25597 	.db	14
      001D2B 05                   25598 	.uleb128	5
      001D2C 01                   25599 	.db	1
      001D2D 00 00r07r8E          25600 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      001D31 0E                   25601 	.db	14
      001D32 06                   25602 	.uleb128	6
      001D33 01                   25603 	.db	1
      001D34 00 00r07r90          25604 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      001D38 0E                   25605 	.db	14
      001D39 08                   25606 	.uleb128	8
      001D3A 01                   25607 	.db	1
      001D3B 00 00r07r92          25608 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      001D3F 0E                   25609 	.db	14
      001D40 09                   25610 	.uleb128	9
      001D41 01                   25611 	.db	1
      001D42 00 00r07r94          25612 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      001D46 0E                   25613 	.db	14
      001D47 0A                   25614 	.uleb128	10
      001D48 01                   25615 	.db	1
      001D49 00 00r07r99          25616 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      001D4D 0E                   25617 	.db	14
      001D4E 04                   25618 	.uleb128	4
      001D4F 01                   25619 	.db	1
      001D50 00 00r07rA4          25620 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      001D54 0E                   25621 	.db	14
      001D55 05                   25622 	.uleb128	5
      001D56 01                   25623 	.db	1
      001D57 00 00r07rA6          25624 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      001D5B 0E                   25625 	.db	14
      001D5C 06                   25626 	.uleb128	6
      001D5D 01                   25627 	.db	1
      001D5E 00 00r07rA8          25628 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      001D62 0E                   25629 	.db	14
      001D63 08                   25630 	.uleb128	8
      001D64 01                   25631 	.db	1
      001D65 00 00r07rAA          25632 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      001D69 0E                   25633 	.db	14
      001D6A 09                   25634 	.uleb128	9
      001D6B 01                   25635 	.db	1
      001D6C 00 00r07rAC          25636 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      001D70 0E                   25637 	.db	14
      001D71 0A                   25638 	.uleb128	10
      001D72 01                   25639 	.db	1
      001D73 00 00r07rB1          25640 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      001D77 0E                   25641 	.db	14
      001D78 04                   25642 	.uleb128	4
      001D79 01                   25643 	.db	1
      001D7A 00 00r07rBB          25644 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      001D7E 0E                   25645 	.db	14
      001D7F 05                   25646 	.uleb128	5
      001D80 01                   25647 	.db	1
      001D81 00 00r07rBE          25648 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      001D85 0E                   25649 	.db	14
      001D86 06                   25650 	.uleb128	6
      001D87 01                   25651 	.db	1
      001D88 00 00r07rC1          25652 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      001D8C 0E                   25653 	.db	14
      001D8D 07                   25654 	.uleb128	7
      001D8E 01                   25655 	.db	1
      001D8F 00 00r07rC6          25656 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      001D93 0E                   25657 	.db	14
      001D94 04                   25658 	.uleb128	4
      001D95 01                   25659 	.db	1
      001D96 00 00r07rC9          25660 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      001D9A 0E                   25661 	.db	14
      001D9B 05                   25662 	.uleb128	5
      001D9C 01                   25663 	.db	1
      001D9D 00 00r07rCD          25664 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      001DA1 0E                   25665 	.db	14
      001DA2 04                   25666 	.uleb128	4
      001DA3 01                   25667 	.db	1
      001DA4 00 00r07rDB          25668 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      001DA8 0E                   25669 	.db	14
      001DA9 05                   25670 	.uleb128	5
      001DAA 01                   25671 	.db	1
      001DAB 00 00r07rDE          25672 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      001DAF 0E                   25673 	.db	14
      001DB0 06                   25674 	.uleb128	6
      001DB1 01                   25675 	.db	1
      001DB2 00 00r07rE1          25676 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      001DB6 0E                   25677 	.db	14
      001DB7 07                   25678 	.uleb128	7
      001DB8 01                   25679 	.db	1
      001DB9 00 00r07rE6          25680 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      001DBD 0E                   25681 	.db	14
      001DBE 04                   25682 	.uleb128	4
      001DBF 01                   25683 	.db	1
      001DC0 00 00r07rE9          25684 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      001DC4 0E                   25685 	.db	14
      001DC5 05                   25686 	.uleb128	5
      001DC6 01                   25687 	.db	1
      001DC7 00 00r07rED          25688 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      001DCB 0E                   25689 	.db	14
      001DCC 04                   25690 	.uleb128	4
      001DCD 01                   25691 	.db	1
      001DCE 00 00r07rFB          25692 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      001DD2 0E                   25693 	.db	14
      001DD3 05                   25694 	.uleb128	5
      001DD4 01                   25695 	.db	1
      001DD5 00 00r07rFE          25696 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      001DD9 0E                   25697 	.db	14
      001DDA 06                   25698 	.uleb128	6
      001DDB 01                   25699 	.db	1
      001DDC 00 00r08r01          25700 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      001DE0 0E                   25701 	.db	14
      001DE1 07                   25702 	.uleb128	7
      001DE2 01                   25703 	.db	1
      001DE3 00 00r08r06          25704 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      001DE7 0E                   25705 	.db	14
      001DE8 04                   25706 	.uleb128	4
      001DE9 01                   25707 	.db	1
      001DEA 00 00r08r09          25708 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      001DEE 0E                   25709 	.db	14
      001DEF 05                   25710 	.uleb128	5
      001DF0 01                   25711 	.db	1
      001DF1 00 00r08r0D          25712 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      001DF5 0E                   25713 	.db	14
      001DF6 04                   25714 	.uleb128	4
      001DF7 01                   25715 	.db	1
      001DF8 00 00r08r13          25716 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      001DFC 0E                   25717 	.db	14
      001DFD 05                   25718 	.uleb128	5
      001DFE 01                   25719 	.db	1
      001DFF 00 00r08r16          25720 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      001E03 0E                   25721 	.db	14
      001E04 06                   25722 	.uleb128	6
      001E05 01                   25723 	.db	1
      001E06 00 00r08r19          25724 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      001E0A 0E                   25725 	.db	14
      001E0B 07                   25726 	.uleb128	7
      001E0C 01                   25727 	.db	1
      001E0D 00 00r08r1E          25728 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      001E11 0E                   25729 	.db	14
      001E12 04                   25730 	.uleb128	4
      001E13 01                   25731 	.db	1
      001E14 00 00r08r21          25732 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      001E18 0E                   25733 	.db	14
      001E19 05                   25734 	.uleb128	5
      001E1A 01                   25735 	.db	1
      001E1B 00 00r08r25          25736 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      001E1F 0E                   25737 	.db	14
      001E20 04                   25738 	.uleb128	4
      001E21 01                   25739 	.db	1
      001E22 00 00r08r26          25740 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      001E26 0E                   25741 	.db	14
      001E27 02                   25742 	.uleb128	2
                                  25743 
                                  25744 	.area .debug_frame (NOLOAD)
      001E28 00 00                25745 	.dw	0
      001E2A 00 0E                25746 	.dw	Ldebug_CIE71_end-Ldebug_CIE71_start
      001E2C                      25747 Ldebug_CIE71_start:
      001E2C FF FF                25748 	.dw	0xffff
      001E2E FF FF                25749 	.dw	0xffff
      001E30 01                   25750 	.db	1
      001E31 00                   25751 	.db	0
      001E32 01                   25752 	.uleb128	1
      001E33 7F                   25753 	.sleb128	-1
      001E34 09                   25754 	.db	9
      001E35 0C                   25755 	.db	12
      001E36 08                   25756 	.uleb128	8
      001E37 02                   25757 	.uleb128	2
      001E38 89                   25758 	.db	137
      001E39 01                   25759 	.uleb128	1
      001E3A                      25760 Ldebug_CIE71_end:
      001E3A 00 00 01 24          25761 	.dw	0,292
      001E3E 00 00r1Er28          25762 	.dw	0,(Ldebug_CIE71_start-4)
      001E42 00 00r06r10          25763 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)	;initial loc
      001E46 00 00 00 C6          25764 	.dw	0,Sstm8s_tim1$TIM1_BDTRConfig$412-Sstm8s_tim1$TIM1_BDTRConfig$361
      001E4A 01                   25765 	.db	1
      001E4B 00 00r06r10          25766 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)
      001E4F 0E                   25767 	.db	14
      001E50 02                   25768 	.uleb128	2
      001E51 01                   25769 	.db	1
      001E52 00 00r06r11          25770 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      001E56 0E                   25771 	.db	14
      001E57 03                   25772 	.uleb128	3
      001E58 01                   25773 	.db	1
      001E59 00 00r06r1A          25774 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      001E5D 0E                   25775 	.db	14
      001E5E 03                   25776 	.uleb128	3
      001E5F 01                   25777 	.db	1
      001E60 00 00r06r23          25778 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      001E64 0E                   25779 	.db	14
      001E65 04                   25780 	.uleb128	4
      001E66 01                   25781 	.db	1
      001E67 00 00r06r25          25782 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      001E6B 0E                   25783 	.db	14
      001E6C 05                   25784 	.uleb128	5
      001E6D 01                   25785 	.db	1
      001E6E 00 00r06r27          25786 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      001E72 0E                   25787 	.db	14
      001E73 07                   25788 	.uleb128	7
      001E74 01                   25789 	.db	1
      001E75 00 00r06r29          25790 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      001E79 0E                   25791 	.db	14
      001E7A 08                   25792 	.uleb128	8
      001E7B 01                   25793 	.db	1
      001E7C 00 00r06r2B          25794 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      001E80 0E                   25795 	.db	14
      001E81 09                   25796 	.uleb128	9
      001E82 01                   25797 	.db	1
      001E83 00 00r06r30          25798 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      001E87 0E                   25799 	.db	14
      001E88 03                   25800 	.uleb128	3
      001E89 01                   25801 	.db	1
      001E8A 00 00r06r3F          25802 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      001E8E 0E                   25803 	.db	14
      001E8F 03                   25804 	.uleb128	3
      001E90 01                   25805 	.db	1
      001E91 00 00r06r48          25806 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      001E95 0E                   25807 	.db	14
      001E96 03                   25808 	.uleb128	3
      001E97 01                   25809 	.db	1
      001E98 00 00r06r51          25810 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      001E9C 0E                   25811 	.db	14
      001E9D 03                   25812 	.uleb128	3
      001E9E 01                   25813 	.db	1
      001E9F 00 00r06r53          25814 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      001EA3 0E                   25815 	.db	14
      001EA4 04                   25816 	.uleb128	4
      001EA5 01                   25817 	.db	1
      001EA6 00 00r06r55          25818 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      001EAA 0E                   25819 	.db	14
      001EAB 05                   25820 	.uleb128	5
      001EAC 01                   25821 	.db	1
      001EAD 00 00r06r57          25822 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      001EB1 0E                   25823 	.db	14
      001EB2 07                   25824 	.uleb128	7
      001EB3 01                   25825 	.db	1
      001EB4 00 00r06r59          25826 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      001EB8 0E                   25827 	.db	14
      001EB9 08                   25828 	.uleb128	8
      001EBA 01                   25829 	.db	1
      001EBB 00 00r06r5B          25830 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      001EBF 0E                   25831 	.db	14
      001EC0 09                   25832 	.uleb128	9
      001EC1 01                   25833 	.db	1
      001EC2 00 00r06r60          25834 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      001EC6 0E                   25835 	.db	14
      001EC7 03                   25836 	.uleb128	3
      001EC8 01                   25837 	.db	1
      001EC9 00 00r06r69          25838 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      001ECD 0E                   25839 	.db	14
      001ECE 03                   25840 	.uleb128	3
      001ECF 01                   25841 	.db	1
      001ED0 00 00r06r72          25842 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      001ED4 0E                   25843 	.db	14
      001ED5 04                   25844 	.uleb128	4
      001ED6 01                   25845 	.db	1
      001ED7 00 00r06r74          25846 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      001EDB 0E                   25847 	.db	14
      001EDC 05                   25848 	.uleb128	5
      001EDD 01                   25849 	.db	1
      001EDE 00 00r06r76          25850 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      001EE2 0E                   25851 	.db	14
      001EE3 07                   25852 	.uleb128	7
      001EE4 01                   25853 	.db	1
      001EE5 00 00r06r78          25854 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      001EE9 0E                   25855 	.db	14
      001EEA 08                   25856 	.uleb128	8
      001EEB 01                   25857 	.db	1
      001EEC 00 00r06r7A          25858 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      001EF0 0E                   25859 	.db	14
      001EF1 09                   25860 	.uleb128	9
      001EF2 01                   25861 	.db	1
      001EF3 00 00r06r7F          25862 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      001EF7 0E                   25863 	.db	14
      001EF8 03                   25864 	.uleb128	3
      001EF9 01                   25865 	.db	1
      001EFA 00 00r06r8F          25866 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      001EFE 0E                   25867 	.db	14
      001EFF 03                   25868 	.uleb128	3
      001F00 01                   25869 	.db	1
      001F01 00 00r06r91          25870 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      001F05 0E                   25871 	.db	14
      001F06 04                   25872 	.uleb128	4
      001F07 01                   25873 	.db	1
      001F08 00 00r06r93          25874 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      001F0C 0E                   25875 	.db	14
      001F0D 05                   25876 	.uleb128	5
      001F0E 01                   25877 	.db	1
      001F0F 00 00r06r95          25878 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      001F13 0E                   25879 	.db	14
      001F14 07                   25880 	.uleb128	7
      001F15 01                   25881 	.db	1
      001F16 00 00r06r97          25882 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      001F1A 0E                   25883 	.db	14
      001F1B 08                   25884 	.uleb128	8
      001F1C 01                   25885 	.db	1
      001F1D 00 00r06r99          25886 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      001F21 0E                   25887 	.db	14
      001F22 09                   25888 	.uleb128	9
      001F23 01                   25889 	.db	1
      001F24 00 00r06r9E          25890 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      001F28 0E                   25891 	.db	14
      001F29 03                   25892 	.uleb128	3
      001F2A 01                   25893 	.db	1
      001F2B 00 00r06rA7          25894 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      001F2F 0E                   25895 	.db	14
      001F30 03                   25896 	.uleb128	3
      001F31 01                   25897 	.db	1
      001F32 00 00r06rB0          25898 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      001F36 0E                   25899 	.db	14
      001F37 04                   25900 	.uleb128	4
      001F38 01                   25901 	.db	1
      001F39 00 00r06rB2          25902 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      001F3D 0E                   25903 	.db	14
      001F3E 05                   25904 	.uleb128	5
      001F3F 01                   25905 	.db	1
      001F40 00 00r06rB4          25906 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      001F44 0E                   25907 	.db	14
      001F45 07                   25908 	.uleb128	7
      001F46 01                   25909 	.db	1
      001F47 00 00r06rB6          25910 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      001F4B 0E                   25911 	.db	14
      001F4C 08                   25912 	.uleb128	8
      001F4D 01                   25913 	.db	1
      001F4E 00 00r06rB8          25914 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      001F52 0E                   25915 	.db	14
      001F53 09                   25916 	.uleb128	9
      001F54 01                   25917 	.db	1
      001F55 00 00r06rBD          25918 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      001F59 0E                   25919 	.db	14
      001F5A 03                   25920 	.uleb128	3
      001F5B 01                   25921 	.db	1
      001F5C 00 00r06rD5          25922 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      001F60 0E                   25923 	.db	14
      001F61 02                   25924 	.uleb128	2
                                  25925 
                                  25926 	.area .debug_frame (NOLOAD)
      001F62 00 00                25927 	.dw	0
      001F64 00 0E                25928 	.dw	Ldebug_CIE72_end-Ldebug_CIE72_start
      001F66                      25929 Ldebug_CIE72_start:
      001F66 FF FF                25930 	.dw	0xffff
      001F68 FF FF                25931 	.dw	0xffff
      001F6A 01                   25932 	.db	1
      001F6B 00                   25933 	.db	0
      001F6C 01                   25934 	.uleb128	1
      001F6D 7F                   25935 	.sleb128	-1
      001F6E 09                   25936 	.db	9
      001F6F 0C                   25937 	.db	12
      001F70 08                   25938 	.uleb128	8
      001F71 02                   25939 	.uleb128	2
      001F72 89                   25940 	.db	137
      001F73 01                   25941 	.uleb128	1
      001F74                      25942 Ldebug_CIE72_end:
      001F74 00 00 01 01          25943 	.dw	0,257
      001F78 00 00r1Fr62          25944 	.dw	0,(Ldebug_CIE72_start-4)
      001F7C 00 00r05r23          25945 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)	;initial loc
      001F80 00 00 00 ED          25946 	.dw	0,Sstm8s_tim1$TIM1_OC4Init$359-Sstm8s_tim1$TIM1_OC4Init$304
      001F84 01                   25947 	.db	1
      001F85 00 00r05r23          25948 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)
      001F89 0E                   25949 	.db	14
      001F8A 02                   25950 	.uleb128	2
      001F8B 01                   25951 	.db	1
      001F8C 00 00r05r24          25952 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      001F90 0E                   25953 	.db	14
      001F91 04                   25954 	.uleb128	4
      001F92 01                   25955 	.db	1
      001F93 00 00r05r34          25956 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      001F97 0E                   25957 	.db	14
      001F98 04                   25958 	.uleb128	4
      001F99 01                   25959 	.db	1
      001F9A 00 00r05r3D          25960 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      001F9E 0E                   25961 	.db	14
      001F9F 04                   25962 	.uleb128	4
      001FA0 01                   25963 	.db	1
      001FA1 00 00r05r46          25964 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      001FA5 0E                   25965 	.db	14
      001FA6 04                   25966 	.uleb128	4
      001FA7 01                   25967 	.db	1
      001FA8 00 00r05r4F          25968 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      001FAC 0E                   25969 	.db	14
      001FAD 04                   25970 	.uleb128	4
      001FAE 01                   25971 	.db	1
      001FAF 00 00r05r58          25972 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      001FB3 0E                   25973 	.db	14
      001FB4 04                   25974 	.uleb128	4
      001FB5 01                   25975 	.db	1
      001FB6 00 00r05r5A          25976 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      001FBA 0E                   25977 	.db	14
      001FBB 05                   25978 	.uleb128	5
      001FBC 01                   25979 	.db	1
      001FBD 00 00r05r5C          25980 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      001FC1 0E                   25981 	.db	14
      001FC2 06                   25982 	.uleb128	6
      001FC3 01                   25983 	.db	1
      001FC4 00 00r05r5E          25984 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      001FC8 0E                   25985 	.db	14
      001FC9 08                   25986 	.uleb128	8
      001FCA 01                   25987 	.db	1
      001FCB 00 00r05r60          25988 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      001FCF 0E                   25989 	.db	14
      001FD0 09                   25990 	.uleb128	9
      001FD1 01                   25991 	.db	1
      001FD2 00 00r05r62          25992 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      001FD6 0E                   25993 	.db	14
      001FD7 0A                   25994 	.uleb128	10
      001FD8 01                   25995 	.db	1
      001FD9 00 00r05r67          25996 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      001FDD 0E                   25997 	.db	14
      001FDE 04                   25998 	.uleb128	4
      001FDF 01                   25999 	.db	1
      001FE0 00 00r05r77          26000 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      001FE4 0E                   26001 	.db	14
      001FE5 04                   26002 	.uleb128	4
      001FE6 01                   26003 	.db	1
      001FE7 00 00r05r79          26004 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      001FEB 0E                   26005 	.db	14
      001FEC 05                   26006 	.uleb128	5
      001FED 01                   26007 	.db	1
      001FEE 00 00r05r7B          26008 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      001FF2 0E                   26009 	.db	14
      001FF3 06                   26010 	.uleb128	6
      001FF4 01                   26011 	.db	1
      001FF5 00 00r05r7D          26012 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      001FF9 0E                   26013 	.db	14
      001FFA 08                   26014 	.uleb128	8
      001FFB 01                   26015 	.db	1
      001FFC 00 00r05r7F          26016 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      002000 0E                   26017 	.db	14
      002001 09                   26018 	.uleb128	9
      002002 01                   26019 	.db	1
      002003 00 00r05r81          26020 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      002007 0E                   26021 	.db	14
      002008 0A                   26022 	.uleb128	10
      002009 01                   26023 	.db	1
      00200A 00 00r05r86          26024 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      00200E 0E                   26025 	.db	14
      00200F 04                   26026 	.uleb128	4
      002010 01                   26027 	.db	1
      002011 00 00r05r96          26028 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      002015 0E                   26029 	.db	14
      002016 04                   26030 	.uleb128	4
      002017 01                   26031 	.db	1
      002018 00 00r05r98          26032 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      00201C 0E                   26033 	.db	14
      00201D 05                   26034 	.uleb128	5
      00201E 01                   26035 	.db	1
      00201F 00 00r05r9A          26036 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      002023 0E                   26037 	.db	14
      002024 06                   26038 	.uleb128	6
      002025 01                   26039 	.db	1
      002026 00 00r05r9C          26040 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      00202A 0E                   26041 	.db	14
      00202B 08                   26042 	.uleb128	8
      00202C 01                   26043 	.db	1
      00202D 00 00r05r9E          26044 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      002031 0E                   26045 	.db	14
      002032 09                   26046 	.uleb128	9
      002033 01                   26047 	.db	1
      002034 00 00r05rA0          26048 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      002038 0E                   26049 	.db	14
      002039 0A                   26050 	.uleb128	10
      00203A 01                   26051 	.db	1
      00203B 00 00r05rA5          26052 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      00203F 0E                   26053 	.db	14
      002040 04                   26054 	.uleb128	4
      002041 01                   26055 	.db	1
      002042 00 00r05rAE          26056 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      002046 0E                   26057 	.db	14
      002047 04                   26058 	.uleb128	4
      002048 01                   26059 	.db	1
      002049 00 00r05rB7          26060 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      00204D 0E                   26061 	.db	14
      00204E 05                   26062 	.uleb128	5
      00204F 01                   26063 	.db	1
      002050 00 00r05rB9          26064 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      002054 0E                   26065 	.db	14
      002055 06                   26066 	.uleb128	6
      002056 01                   26067 	.db	1
      002057 00 00r05rBB          26068 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      00205B 0E                   26069 	.db	14
      00205C 08                   26070 	.uleb128	8
      00205D 01                   26071 	.db	1
      00205E 00 00r05rBD          26072 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      002062 0E                   26073 	.db	14
      002063 09                   26074 	.uleb128	9
      002064 01                   26075 	.db	1
      002065 00 00r05rBF          26076 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      002069 0E                   26077 	.db	14
      00206A 0A                   26078 	.uleb128	10
      00206B 01                   26079 	.db	1
      00206C 00 00r05rC4          26080 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      002070 0E                   26081 	.db	14
      002071 04                   26082 	.uleb128	4
      002072 01                   26083 	.db	1
      002073 00 00r06r0F          26084 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      002077 0E                   26085 	.db	14
      002078 02                   26086 	.uleb128	2
                                  26087 
                                  26088 	.area .debug_frame (NOLOAD)
      002079 00 00                26089 	.dw	0
      00207B 00 0E                26090 	.dw	Ldebug_CIE73_end-Ldebug_CIE73_start
      00207D                      26091 Ldebug_CIE73_start:
      00207D FF FF                26092 	.dw	0xffff
      00207F FF FF                26093 	.dw	0xffff
      002081 01                   26094 	.db	1
      002082 00                   26095 	.db	0
      002083 01                   26096 	.uleb128	1
      002084 7F                   26097 	.sleb128	-1
      002085 09                   26098 	.db	9
      002086 0C                   26099 	.db	12
      002087 08                   26100 	.uleb128	8
      002088 02                   26101 	.uleb128	2
      002089 89                   26102 	.db	137
      00208A 01                   26103 	.uleb128	1
      00208B                      26104 Ldebug_CIE73_end:
      00208B 00 00 01 94          26105 	.dw	0,404
      00208F 00 00r20r79          26106 	.dw	0,(Ldebug_CIE73_start-4)
      002093 00 00r03rC0          26107 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)	;initial loc
      002097 00 00 01 63          26108 	.dw	0,Sstm8s_tim1$TIM1_OC3Init$302-Sstm8s_tim1$TIM1_OC3Init$225
      00209B 01                   26109 	.db	1
      00209C 00 00r03rC0          26110 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)
      0020A0 0E                   26111 	.db	14
      0020A1 02                   26112 	.uleb128	2
      0020A2 01                   26113 	.db	1
      0020A3 00 00r03rC2          26114 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      0020A7 0E                   26115 	.db	14
      0020A8 05                   26116 	.uleb128	5
      0020A9 01                   26117 	.db	1
      0020AA 00 00r03rD2          26118 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      0020AE 0E                   26119 	.db	14
      0020AF 05                   26120 	.uleb128	5
      0020B0 01                   26121 	.db	1
      0020B1 00 00r03rDB          26122 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      0020B5 0E                   26123 	.db	14
      0020B6 05                   26124 	.uleb128	5
      0020B7 01                   26125 	.db	1
      0020B8 00 00r03rE4          26126 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      0020BC 0E                   26127 	.db	14
      0020BD 05                   26128 	.uleb128	5
      0020BE 01                   26129 	.db	1
      0020BF 00 00r03rED          26130 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      0020C3 0E                   26131 	.db	14
      0020C4 05                   26132 	.uleb128	5
      0020C5 01                   26133 	.db	1
      0020C6 00 00r03rF6          26134 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      0020CA 0E                   26135 	.db	14
      0020CB 05                   26136 	.uleb128	5
      0020CC 01                   26137 	.db	1
      0020CD 00 00r03rF8          26138 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      0020D1 0E                   26139 	.db	14
      0020D2 06                   26140 	.uleb128	6
      0020D3 01                   26141 	.db	1
      0020D4 00 00r03rFA          26142 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      0020D8 0E                   26143 	.db	14
      0020D9 07                   26144 	.uleb128	7
      0020DA 01                   26145 	.db	1
      0020DB 00 00r03rFC          26146 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      0020DF 0E                   26147 	.db	14
      0020E0 09                   26148 	.uleb128	9
      0020E1 01                   26149 	.db	1
      0020E2 00 00r03rFE          26150 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      0020E6 0E                   26151 	.db	14
      0020E7 0A                   26152 	.uleb128	10
      0020E8 01                   26153 	.db	1
      0020E9 00 00r04r00          26154 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      0020ED 0E                   26155 	.db	14
      0020EE 0B                   26156 	.uleb128	11
      0020EF 01                   26157 	.db	1
      0020F0 00 00r04r05          26158 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      0020F4 0E                   26159 	.db	14
      0020F5 05                   26160 	.uleb128	5
      0020F6 01                   26161 	.db	1
      0020F7 00 00r04r15          26162 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      0020FB 0E                   26163 	.db	14
      0020FC 05                   26164 	.uleb128	5
      0020FD 01                   26165 	.db	1
      0020FE 00 00r04r17          26166 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      002102 0E                   26167 	.db	14
      002103 06                   26168 	.uleb128	6
      002104 01                   26169 	.db	1
      002105 00 00r04r19          26170 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      002109 0E                   26171 	.db	14
      00210A 07                   26172 	.uleb128	7
      00210B 01                   26173 	.db	1
      00210C 00 00r04r1B          26174 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      002110 0E                   26175 	.db	14
      002111 09                   26176 	.uleb128	9
      002112 01                   26177 	.db	1
      002113 00 00r04r1D          26178 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      002117 0E                   26179 	.db	14
      002118 0A                   26180 	.uleb128	10
      002119 01                   26181 	.db	1
      00211A 00 00r04r1F          26182 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      00211E 0E                   26183 	.db	14
      00211F 0B                   26184 	.uleb128	11
      002120 01                   26185 	.db	1
      002121 00 00r04r24          26186 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      002125 0E                   26187 	.db	14
      002126 05                   26188 	.uleb128	5
      002127 01                   26189 	.db	1
      002128 00 00r04r34          26190 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      00212C 0E                   26191 	.db	14
      00212D 05                   26192 	.uleb128	5
      00212E 01                   26193 	.db	1
      00212F 00 00r04r36          26194 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      002133 0E                   26195 	.db	14
      002134 06                   26196 	.uleb128	6
      002135 01                   26197 	.db	1
      002136 00 00r04r38          26198 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      00213A 0E                   26199 	.db	14
      00213B 07                   26200 	.uleb128	7
      00213C 01                   26201 	.db	1
      00213D 00 00r04r3A          26202 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      002141 0E                   26203 	.db	14
      002142 09                   26204 	.uleb128	9
      002143 01                   26205 	.db	1
      002144 00 00r04r3C          26206 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      002148 0E                   26207 	.db	14
      002149 0A                   26208 	.uleb128	10
      00214A 01                   26209 	.db	1
      00214B 00 00r04r3E          26210 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      00214F 0E                   26211 	.db	14
      002150 0B                   26212 	.uleb128	11
      002151 01                   26213 	.db	1
      002152 00 00r04r43          26214 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      002156 0E                   26215 	.db	14
      002157 05                   26216 	.uleb128	5
      002158 01                   26217 	.db	1
      002159 00 00r04r53          26218 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      00215D 0E                   26219 	.db	14
      00215E 05                   26220 	.uleb128	5
      00215F 01                   26221 	.db	1
      002160 00 00r04r55          26222 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      002164 0E                   26223 	.db	14
      002165 06                   26224 	.uleb128	6
      002166 01                   26225 	.db	1
      002167 00 00r04r57          26226 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      00216B 0E                   26227 	.db	14
      00216C 07                   26228 	.uleb128	7
      00216D 01                   26229 	.db	1
      00216E 00 00r04r59          26230 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      002172 0E                   26231 	.db	14
      002173 09                   26232 	.uleb128	9
      002174 01                   26233 	.db	1
      002175 00 00r04r5B          26234 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      002179 0E                   26235 	.db	14
      00217A 0A                   26236 	.uleb128	10
      00217B 01                   26237 	.db	1
      00217C 00 00r04r5D          26238 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      002180 0E                   26239 	.db	14
      002181 0B                   26240 	.uleb128	11
      002182 01                   26241 	.db	1
      002183 00 00r04r62          26242 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      002187 0E                   26243 	.db	14
      002188 05                   26244 	.uleb128	5
      002189 01                   26245 	.db	1
      00218A 00 00r04r72          26246 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      00218E 0E                   26247 	.db	14
      00218F 05                   26248 	.uleb128	5
      002190 01                   26249 	.db	1
      002191 00 00r04r74          26250 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      002195 0E                   26251 	.db	14
      002196 06                   26252 	.uleb128	6
      002197 01                   26253 	.db	1
      002198 00 00r04r76          26254 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      00219C 0E                   26255 	.db	14
      00219D 07                   26256 	.uleb128	7
      00219E 01                   26257 	.db	1
      00219F 00 00r04r78          26258 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      0021A3 0E                   26259 	.db	14
      0021A4 09                   26260 	.uleb128	9
      0021A5 01                   26261 	.db	1
      0021A6 00 00r04r7A          26262 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      0021AA 0E                   26263 	.db	14
      0021AB 0A                   26264 	.uleb128	10
      0021AC 01                   26265 	.db	1
      0021AD 00 00r04r7C          26266 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      0021B1 0E                   26267 	.db	14
      0021B2 0B                   26268 	.uleb128	11
      0021B3 01                   26269 	.db	1
      0021B4 00 00r04r81          26270 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      0021B8 0E                   26271 	.db	14
      0021B9 05                   26272 	.uleb128	5
      0021BA 01                   26273 	.db	1
      0021BB 00 00r04r8A          26274 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      0021BF 0E                   26275 	.db	14
      0021C0 05                   26276 	.uleb128	5
      0021C1 01                   26277 	.db	1
      0021C2 00 00r04r93          26278 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      0021C6 0E                   26279 	.db	14
      0021C7 06                   26280 	.uleb128	6
      0021C8 01                   26281 	.db	1
      0021C9 00 00r04r95          26282 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      0021CD 0E                   26283 	.db	14
      0021CE 07                   26284 	.uleb128	7
      0021CF 01                   26285 	.db	1
      0021D0 00 00r04r97          26286 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      0021D4 0E                   26287 	.db	14
      0021D5 09                   26288 	.uleb128	9
      0021D6 01                   26289 	.db	1
      0021D7 00 00r04r99          26290 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      0021DB 0E                   26291 	.db	14
      0021DC 0A                   26292 	.uleb128	10
      0021DD 01                   26293 	.db	1
      0021DE 00 00r04r9B          26294 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      0021E2 0E                   26295 	.db	14
      0021E3 0B                   26296 	.uleb128	11
      0021E4 01                   26297 	.db	1
      0021E5 00 00r04rA0          26298 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      0021E9 0E                   26299 	.db	14
      0021EA 05                   26300 	.uleb128	5
      0021EB 01                   26301 	.db	1
      0021EC 00 00r04rA9          26302 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      0021F0 0E                   26303 	.db	14
      0021F1 05                   26304 	.uleb128	5
      0021F2 01                   26305 	.db	1
      0021F3 00 00r04rB2          26306 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      0021F7 0E                   26307 	.db	14
      0021F8 06                   26308 	.uleb128	6
      0021F9 01                   26309 	.db	1
      0021FA 00 00r04rB4          26310 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      0021FE 0E                   26311 	.db	14
      0021FF 07                   26312 	.uleb128	7
      002200 01                   26313 	.db	1
      002201 00 00r04rB6          26314 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      002205 0E                   26315 	.db	14
      002206 09                   26316 	.uleb128	9
      002207 01                   26317 	.db	1
      002208 00 00r04rB8          26318 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      00220C 0E                   26319 	.db	14
      00220D 0A                   26320 	.uleb128	10
      00220E 01                   26321 	.db	1
      00220F 00 00r04rBA          26322 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      002213 0E                   26323 	.db	14
      002214 0B                   26324 	.uleb128	11
      002215 01                   26325 	.db	1
      002216 00 00r04rBF          26326 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      00221A 0E                   26327 	.db	14
      00221B 05                   26328 	.uleb128	5
      00221C 01                   26329 	.db	1
      00221D 00 00r05r22          26330 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      002221 0E                   26331 	.db	14
      002222 02                   26332 	.uleb128	2
                                  26333 
                                  26334 	.area .debug_frame (NOLOAD)
      002223 00 00                26335 	.dw	0
      002225 00 0E                26336 	.dw	Ldebug_CIE74_end-Ldebug_CIE74_start
      002227                      26337 Ldebug_CIE74_start:
      002227 FF FF                26338 	.dw	0xffff
      002229 FF FF                26339 	.dw	0xffff
      00222B 01                   26340 	.db	1
      00222C 00                   26341 	.db	0
      00222D 01                   26342 	.uleb128	1
      00222E 7F                   26343 	.sleb128	-1
      00222F 09                   26344 	.db	9
      002230 0C                   26345 	.db	12
      002231 08                   26346 	.uleb128	8
      002232 02                   26347 	.uleb128	2
      002233 89                   26348 	.db	137
      002234 01                   26349 	.uleb128	1
      002235                      26350 Ldebug_CIE74_end:
      002235 00 00 01 94          26351 	.dw	0,404
      002239 00 00r22r23          26352 	.dw	0,(Ldebug_CIE74_start-4)
      00223D 00 00r02r5D          26353 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)	;initial loc
      002241 00 00 01 63          26354 	.dw	0,Sstm8s_tim1$TIM1_OC2Init$223-Sstm8s_tim1$TIM1_OC2Init$146
      002245 01                   26355 	.db	1
      002246 00 00r02r5D          26356 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)
      00224A 0E                   26357 	.db	14
      00224B 02                   26358 	.uleb128	2
      00224C 01                   26359 	.db	1
      00224D 00 00r02r5F          26360 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      002251 0E                   26361 	.db	14
      002252 05                   26362 	.uleb128	5
      002253 01                   26363 	.db	1
      002254 00 00r02r6F          26364 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      002258 0E                   26365 	.db	14
      002259 05                   26366 	.uleb128	5
      00225A 01                   26367 	.db	1
      00225B 00 00r02r78          26368 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      00225F 0E                   26369 	.db	14
      002260 05                   26370 	.uleb128	5
      002261 01                   26371 	.db	1
      002262 00 00r02r81          26372 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      002266 0E                   26373 	.db	14
      002267 05                   26374 	.uleb128	5
      002268 01                   26375 	.db	1
      002269 00 00r02r8A          26376 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      00226D 0E                   26377 	.db	14
      00226E 05                   26378 	.uleb128	5
      00226F 01                   26379 	.db	1
      002270 00 00r02r93          26380 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      002274 0E                   26381 	.db	14
      002275 05                   26382 	.uleb128	5
      002276 01                   26383 	.db	1
      002277 00 00r02r95          26384 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      00227B 0E                   26385 	.db	14
      00227C 06                   26386 	.uleb128	6
      00227D 01                   26387 	.db	1
      00227E 00 00r02r97          26388 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      002282 0E                   26389 	.db	14
      002283 08                   26390 	.uleb128	8
      002284 01                   26391 	.db	1
      002285 00 00r02r99          26392 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      002289 0E                   26393 	.db	14
      00228A 09                   26394 	.uleb128	9
      00228B 01                   26395 	.db	1
      00228C 00 00r02r9B          26396 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      002290 0E                   26397 	.db	14
      002291 0A                   26398 	.uleb128	10
      002292 01                   26399 	.db	1
      002293 00 00r02r9D          26400 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      002297 0E                   26401 	.db	14
      002298 0B                   26402 	.uleb128	11
      002299 01                   26403 	.db	1
      00229A 00 00r02rA2          26404 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      00229E 0E                   26405 	.db	14
      00229F 05                   26406 	.uleb128	5
      0022A0 01                   26407 	.db	1
      0022A1 00 00r02rB2          26408 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      0022A5 0E                   26409 	.db	14
      0022A6 05                   26410 	.uleb128	5
      0022A7 01                   26411 	.db	1
      0022A8 00 00r02rB4          26412 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      0022AC 0E                   26413 	.db	14
      0022AD 06                   26414 	.uleb128	6
      0022AE 01                   26415 	.db	1
      0022AF 00 00r02rB6          26416 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      0022B3 0E                   26417 	.db	14
      0022B4 08                   26418 	.uleb128	8
      0022B5 01                   26419 	.db	1
      0022B6 00 00r02rB8          26420 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      0022BA 0E                   26421 	.db	14
      0022BB 09                   26422 	.uleb128	9
      0022BC 01                   26423 	.db	1
      0022BD 00 00r02rBA          26424 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      0022C1 0E                   26425 	.db	14
      0022C2 0A                   26426 	.uleb128	10
      0022C3 01                   26427 	.db	1
      0022C4 00 00r02rBC          26428 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      0022C8 0E                   26429 	.db	14
      0022C9 0B                   26430 	.uleb128	11
      0022CA 01                   26431 	.db	1
      0022CB 00 00r02rC1          26432 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      0022CF 0E                   26433 	.db	14
      0022D0 05                   26434 	.uleb128	5
      0022D1 01                   26435 	.db	1
      0022D2 00 00r02rD1          26436 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      0022D6 0E                   26437 	.db	14
      0022D7 05                   26438 	.uleb128	5
      0022D8 01                   26439 	.db	1
      0022D9 00 00r02rD3          26440 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      0022DD 0E                   26441 	.db	14
      0022DE 06                   26442 	.uleb128	6
      0022DF 01                   26443 	.db	1
      0022E0 00 00r02rD5          26444 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      0022E4 0E                   26445 	.db	14
      0022E5 08                   26446 	.uleb128	8
      0022E6 01                   26447 	.db	1
      0022E7 00 00r02rD7          26448 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      0022EB 0E                   26449 	.db	14
      0022EC 09                   26450 	.uleb128	9
      0022ED 01                   26451 	.db	1
      0022EE 00 00r02rD9          26452 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      0022F2 0E                   26453 	.db	14
      0022F3 0A                   26454 	.uleb128	10
      0022F4 01                   26455 	.db	1
      0022F5 00 00r02rDB          26456 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      0022F9 0E                   26457 	.db	14
      0022FA 0B                   26458 	.uleb128	11
      0022FB 01                   26459 	.db	1
      0022FC 00 00r02rE0          26460 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      002300 0E                   26461 	.db	14
      002301 05                   26462 	.uleb128	5
      002302 01                   26463 	.db	1
      002303 00 00r02rF0          26464 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      002307 0E                   26465 	.db	14
      002308 05                   26466 	.uleb128	5
      002309 01                   26467 	.db	1
      00230A 00 00r02rF2          26468 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      00230E 0E                   26469 	.db	14
      00230F 06                   26470 	.uleb128	6
      002310 01                   26471 	.db	1
      002311 00 00r02rF4          26472 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      002315 0E                   26473 	.db	14
      002316 08                   26474 	.uleb128	8
      002317 01                   26475 	.db	1
      002318 00 00r02rF6          26476 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      00231C 0E                   26477 	.db	14
      00231D 09                   26478 	.uleb128	9
      00231E 01                   26479 	.db	1
      00231F 00 00r02rF8          26480 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      002323 0E                   26481 	.db	14
      002324 0A                   26482 	.uleb128	10
      002325 01                   26483 	.db	1
      002326 00 00r02rFA          26484 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      00232A 0E                   26485 	.db	14
      00232B 0B                   26486 	.uleb128	11
      00232C 01                   26487 	.db	1
      00232D 00 00r02rFF          26488 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      002331 0E                   26489 	.db	14
      002332 05                   26490 	.uleb128	5
      002333 01                   26491 	.db	1
      002334 00 00r03r0F          26492 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      002338 0E                   26493 	.db	14
      002339 05                   26494 	.uleb128	5
      00233A 01                   26495 	.db	1
      00233B 00 00r03r11          26496 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      00233F 0E                   26497 	.db	14
      002340 06                   26498 	.uleb128	6
      002341 01                   26499 	.db	1
      002342 00 00r03r13          26500 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      002346 0E                   26501 	.db	14
      002347 08                   26502 	.uleb128	8
      002348 01                   26503 	.db	1
      002349 00 00r03r15          26504 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      00234D 0E                   26505 	.db	14
      00234E 09                   26506 	.uleb128	9
      00234F 01                   26507 	.db	1
      002350 00 00r03r17          26508 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      002354 0E                   26509 	.db	14
      002355 0A                   26510 	.uleb128	10
      002356 01                   26511 	.db	1
      002357 00 00r03r19          26512 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      00235B 0E                   26513 	.db	14
      00235C 0B                   26514 	.uleb128	11
      00235D 01                   26515 	.db	1
      00235E 00 00r03r1E          26516 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      002362 0E                   26517 	.db	14
      002363 05                   26518 	.uleb128	5
      002364 01                   26519 	.db	1
      002365 00 00r03r27          26520 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      002369 0E                   26521 	.db	14
      00236A 05                   26522 	.uleb128	5
      00236B 01                   26523 	.db	1
      00236C 00 00r03r30          26524 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      002370 0E                   26525 	.db	14
      002371 06                   26526 	.uleb128	6
      002372 01                   26527 	.db	1
      002373 00 00r03r32          26528 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      002377 0E                   26529 	.db	14
      002378 08                   26530 	.uleb128	8
      002379 01                   26531 	.db	1
      00237A 00 00r03r34          26532 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      00237E 0E                   26533 	.db	14
      00237F 09                   26534 	.uleb128	9
      002380 01                   26535 	.db	1
      002381 00 00r03r36          26536 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      002385 0E                   26537 	.db	14
      002386 0A                   26538 	.uleb128	10
      002387 01                   26539 	.db	1
      002388 00 00r03r38          26540 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      00238C 0E                   26541 	.db	14
      00238D 0B                   26542 	.uleb128	11
      00238E 01                   26543 	.db	1
      00238F 00 00r03r3D          26544 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      002393 0E                   26545 	.db	14
      002394 05                   26546 	.uleb128	5
      002395 01                   26547 	.db	1
      002396 00 00r03r46          26548 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      00239A 0E                   26549 	.db	14
      00239B 05                   26550 	.uleb128	5
      00239C 01                   26551 	.db	1
      00239D 00 00r03r4F          26552 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      0023A1 0E                   26553 	.db	14
      0023A2 06                   26554 	.uleb128	6
      0023A3 01                   26555 	.db	1
      0023A4 00 00r03r51          26556 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      0023A8 0E                   26557 	.db	14
      0023A9 08                   26558 	.uleb128	8
      0023AA 01                   26559 	.db	1
      0023AB 00 00r03r53          26560 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      0023AF 0E                   26561 	.db	14
      0023B0 09                   26562 	.uleb128	9
      0023B1 01                   26563 	.db	1
      0023B2 00 00r03r55          26564 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      0023B6 0E                   26565 	.db	14
      0023B7 0A                   26566 	.uleb128	10
      0023B8 01                   26567 	.db	1
      0023B9 00 00r03r57          26568 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      0023BD 0E                   26569 	.db	14
      0023BE 0B                   26570 	.uleb128	11
      0023BF 01                   26571 	.db	1
      0023C0 00 00r03r5C          26572 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      0023C4 0E                   26573 	.db	14
      0023C5 05                   26574 	.uleb128	5
      0023C6 01                   26575 	.db	1
      0023C7 00 00r03rBF          26576 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      0023CB 0E                   26577 	.db	14
      0023CC 02                   26578 	.uleb128	2
                                  26579 
                                  26580 	.area .debug_frame (NOLOAD)
      0023CD 00 00                26581 	.dw	0
      0023CF 00 0E                26582 	.dw	Ldebug_CIE75_end-Ldebug_CIE75_start
      0023D1                      26583 Ldebug_CIE75_start:
      0023D1 FF FF                26584 	.dw	0xffff
      0023D3 FF FF                26585 	.dw	0xffff
      0023D5 01                   26586 	.db	1
      0023D6 00                   26587 	.db	0
      0023D7 01                   26588 	.uleb128	1
      0023D8 7F                   26589 	.sleb128	-1
      0023D9 09                   26590 	.db	9
      0023DA 0C                   26591 	.db	12
      0023DB 08                   26592 	.uleb128	8
      0023DC 02                   26593 	.uleb128	2
      0023DD 89                   26594 	.db	137
      0023DE 01                   26595 	.uleb128	1
      0023DF                      26596 Ldebug_CIE75_end:
      0023DF 00 00 01 94          26597 	.dw	0,404
      0023E3 00 00r23rCD          26598 	.dw	0,(Ldebug_CIE75_start-4)
      0023E7 00 00r00rFA          26599 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)	;initial loc
      0023EB 00 00 01 63          26600 	.dw	0,Sstm8s_tim1$TIM1_OC1Init$144-Sstm8s_tim1$TIM1_OC1Init$67
      0023EF 01                   26601 	.db	1
      0023F0 00 00r00rFA          26602 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)
      0023F4 0E                   26603 	.db	14
      0023F5 02                   26604 	.uleb128	2
      0023F6 01                   26605 	.db	1
      0023F7 00 00r00rFC          26606 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      0023FB 0E                   26607 	.db	14
      0023FC 05                   26608 	.uleb128	5
      0023FD 01                   26609 	.db	1
      0023FE 00 00r01r0C          26610 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      002402 0E                   26611 	.db	14
      002403 05                   26612 	.uleb128	5
      002404 01                   26613 	.db	1
      002405 00 00r01r15          26614 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      002409 0E                   26615 	.db	14
      00240A 05                   26616 	.uleb128	5
      00240B 01                   26617 	.db	1
      00240C 00 00r01r1E          26618 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      002410 0E                   26619 	.db	14
      002411 05                   26620 	.uleb128	5
      002412 01                   26621 	.db	1
      002413 00 00r01r27          26622 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      002417 0E                   26623 	.db	14
      002418 05                   26624 	.uleb128	5
      002419 01                   26625 	.db	1
      00241A 00 00r01r30          26626 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      00241E 0E                   26627 	.db	14
      00241F 05                   26628 	.uleb128	5
      002420 01                   26629 	.db	1
      002421 00 00r01r32          26630 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      002425 0E                   26631 	.db	14
      002426 06                   26632 	.uleb128	6
      002427 01                   26633 	.db	1
      002428 00 00r01r34          26634 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      00242C 0E                   26635 	.db	14
      00242D 08                   26636 	.uleb128	8
      00242E 01                   26637 	.db	1
      00242F 00 00r01r36          26638 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      002433 0E                   26639 	.db	14
      002434 09                   26640 	.uleb128	9
      002435 01                   26641 	.db	1
      002436 00 00r01r38          26642 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      00243A 0E                   26643 	.db	14
      00243B 0A                   26644 	.uleb128	10
      00243C 01                   26645 	.db	1
      00243D 00 00r01r3A          26646 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      002441 0E                   26647 	.db	14
      002442 0B                   26648 	.uleb128	11
      002443 01                   26649 	.db	1
      002444 00 00r01r3F          26650 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      002448 0E                   26651 	.db	14
      002449 05                   26652 	.uleb128	5
      00244A 01                   26653 	.db	1
      00244B 00 00r01r4F          26654 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      00244F 0E                   26655 	.db	14
      002450 05                   26656 	.uleb128	5
      002451 01                   26657 	.db	1
      002452 00 00r01r51          26658 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      002456 0E                   26659 	.db	14
      002457 06                   26660 	.uleb128	6
      002458 01                   26661 	.db	1
      002459 00 00r01r53          26662 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      00245D 0E                   26663 	.db	14
      00245E 08                   26664 	.uleb128	8
      00245F 01                   26665 	.db	1
      002460 00 00r01r55          26666 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      002464 0E                   26667 	.db	14
      002465 09                   26668 	.uleb128	9
      002466 01                   26669 	.db	1
      002467 00 00r01r57          26670 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      00246B 0E                   26671 	.db	14
      00246C 0A                   26672 	.uleb128	10
      00246D 01                   26673 	.db	1
      00246E 00 00r01r59          26674 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      002472 0E                   26675 	.db	14
      002473 0B                   26676 	.uleb128	11
      002474 01                   26677 	.db	1
      002475 00 00r01r5E          26678 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      002479 0E                   26679 	.db	14
      00247A 05                   26680 	.uleb128	5
      00247B 01                   26681 	.db	1
      00247C 00 00r01r6E          26682 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      002480 0E                   26683 	.db	14
      002481 05                   26684 	.uleb128	5
      002482 01                   26685 	.db	1
      002483 00 00r01r70          26686 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      002487 0E                   26687 	.db	14
      002488 06                   26688 	.uleb128	6
      002489 01                   26689 	.db	1
      00248A 00 00r01r72          26690 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      00248E 0E                   26691 	.db	14
      00248F 08                   26692 	.uleb128	8
      002490 01                   26693 	.db	1
      002491 00 00r01r74          26694 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      002495 0E                   26695 	.db	14
      002496 09                   26696 	.uleb128	9
      002497 01                   26697 	.db	1
      002498 00 00r01r76          26698 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      00249C 0E                   26699 	.db	14
      00249D 0A                   26700 	.uleb128	10
      00249E 01                   26701 	.db	1
      00249F 00 00r01r78          26702 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      0024A3 0E                   26703 	.db	14
      0024A4 0B                   26704 	.uleb128	11
      0024A5 01                   26705 	.db	1
      0024A6 00 00r01r7D          26706 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      0024AA 0E                   26707 	.db	14
      0024AB 05                   26708 	.uleb128	5
      0024AC 01                   26709 	.db	1
      0024AD 00 00r01r8D          26710 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      0024B1 0E                   26711 	.db	14
      0024B2 05                   26712 	.uleb128	5
      0024B3 01                   26713 	.db	1
      0024B4 00 00r01r8F          26714 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      0024B8 0E                   26715 	.db	14
      0024B9 06                   26716 	.uleb128	6
      0024BA 01                   26717 	.db	1
      0024BB 00 00r01r91          26718 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      0024BF 0E                   26719 	.db	14
      0024C0 08                   26720 	.uleb128	8
      0024C1 01                   26721 	.db	1
      0024C2 00 00r01r93          26722 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      0024C6 0E                   26723 	.db	14
      0024C7 09                   26724 	.uleb128	9
      0024C8 01                   26725 	.db	1
      0024C9 00 00r01r95          26726 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      0024CD 0E                   26727 	.db	14
      0024CE 0A                   26728 	.uleb128	10
      0024CF 01                   26729 	.db	1
      0024D0 00 00r01r97          26730 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      0024D4 0E                   26731 	.db	14
      0024D5 0B                   26732 	.uleb128	11
      0024D6 01                   26733 	.db	1
      0024D7 00 00r01r9C          26734 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      0024DB 0E                   26735 	.db	14
      0024DC 05                   26736 	.uleb128	5
      0024DD 01                   26737 	.db	1
      0024DE 00 00r01rAC          26738 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      0024E2 0E                   26739 	.db	14
      0024E3 05                   26740 	.uleb128	5
      0024E4 01                   26741 	.db	1
      0024E5 00 00r01rAE          26742 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      0024E9 0E                   26743 	.db	14
      0024EA 06                   26744 	.uleb128	6
      0024EB 01                   26745 	.db	1
      0024EC 00 00r01rB0          26746 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      0024F0 0E                   26747 	.db	14
      0024F1 08                   26748 	.uleb128	8
      0024F2 01                   26749 	.db	1
      0024F3 00 00r01rB2          26750 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      0024F7 0E                   26751 	.db	14
      0024F8 09                   26752 	.uleb128	9
      0024F9 01                   26753 	.db	1
      0024FA 00 00r01rB4          26754 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      0024FE 0E                   26755 	.db	14
      0024FF 0A                   26756 	.uleb128	10
      002500 01                   26757 	.db	1
      002501 00 00r01rB6          26758 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      002505 0E                   26759 	.db	14
      002506 0B                   26760 	.uleb128	11
      002507 01                   26761 	.db	1
      002508 00 00r01rBB          26762 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      00250C 0E                   26763 	.db	14
      00250D 05                   26764 	.uleb128	5
      00250E 01                   26765 	.db	1
      00250F 00 00r01rC4          26766 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      002513 0E                   26767 	.db	14
      002514 05                   26768 	.uleb128	5
      002515 01                   26769 	.db	1
      002516 00 00r01rCD          26770 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      00251A 0E                   26771 	.db	14
      00251B 06                   26772 	.uleb128	6
      00251C 01                   26773 	.db	1
      00251D 00 00r01rCF          26774 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      002521 0E                   26775 	.db	14
      002522 08                   26776 	.uleb128	8
      002523 01                   26777 	.db	1
      002524 00 00r01rD1          26778 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      002528 0E                   26779 	.db	14
      002529 09                   26780 	.uleb128	9
      00252A 01                   26781 	.db	1
      00252B 00 00r01rD3          26782 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      00252F 0E                   26783 	.db	14
      002530 0A                   26784 	.uleb128	10
      002531 01                   26785 	.db	1
      002532 00 00r01rD5          26786 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      002536 0E                   26787 	.db	14
      002537 0B                   26788 	.uleb128	11
      002538 01                   26789 	.db	1
      002539 00 00r01rDA          26790 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      00253D 0E                   26791 	.db	14
      00253E 05                   26792 	.uleb128	5
      00253F 01                   26793 	.db	1
      002540 00 00r01rE3          26794 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      002544 0E                   26795 	.db	14
      002545 05                   26796 	.uleb128	5
      002546 01                   26797 	.db	1
      002547 00 00r01rEC          26798 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      00254B 0E                   26799 	.db	14
      00254C 06                   26800 	.uleb128	6
      00254D 01                   26801 	.db	1
      00254E 00 00r01rEE          26802 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      002552 0E                   26803 	.db	14
      002553 08                   26804 	.uleb128	8
      002554 01                   26805 	.db	1
      002555 00 00r01rF0          26806 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      002559 0E                   26807 	.db	14
      00255A 09                   26808 	.uleb128	9
      00255B 01                   26809 	.db	1
      00255C 00 00r01rF2          26810 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      002560 0E                   26811 	.db	14
      002561 0A                   26812 	.uleb128	10
      002562 01                   26813 	.db	1
      002563 00 00r01rF4          26814 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      002567 0E                   26815 	.db	14
      002568 0B                   26816 	.uleb128	11
      002569 01                   26817 	.db	1
      00256A 00 00r01rF9          26818 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      00256E 0E                   26819 	.db	14
      00256F 05                   26820 	.uleb128	5
      002570 01                   26821 	.db	1
      002571 00 00r02r5C          26822 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      002575 0E                   26823 	.db	14
      002576 02                   26824 	.uleb128	2
                                  26825 
                                  26826 	.area .debug_frame (NOLOAD)
      002577 00 00                26827 	.dw	0
      002579 00 0E                26828 	.dw	Ldebug_CIE76_end-Ldebug_CIE76_start
      00257B                      26829 Ldebug_CIE76_start:
      00257B FF FF                26830 	.dw	0xffff
      00257D FF FF                26831 	.dw	0xffff
      00257F 01                   26832 	.db	1
      002580 00                   26833 	.db	0
      002581 01                   26834 	.uleb128	1
      002582 7F                   26835 	.sleb128	-1
      002583 09                   26836 	.db	9
      002584 0C                   26837 	.db	12
      002585 08                   26838 	.uleb128	8
      002586 02                   26839 	.uleb128	2
      002587 89                   26840 	.db	137
      002588 01                   26841 	.uleb128	1
      002589                      26842 Ldebug_CIE76_end:
      002589 00 00 00 59          26843 	.dw	0,89
      00258D 00 00r25r77          26844 	.dw	0,(Ldebug_CIE76_start-4)
      002591 00 00r00r99          26845 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)	;initial loc
      002595 00 00 00 61          26846 	.dw	0,Sstm8s_tim1$TIM1_TimeBaseInit$65-Sstm8s_tim1$TIM1_TimeBaseInit$44
      002599 01                   26847 	.db	1
      00259A 00 00r00r99          26848 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      00259E 0E                   26849 	.db	14
      00259F 02                   26850 	.uleb128	2
      0025A0 01                   26851 	.db	1
      0025A1 00 00r00rA9          26852 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      0025A5 0E                   26853 	.db	14
      0025A6 02                   26854 	.uleb128	2
      0025A7 01                   26855 	.db	1
      0025A8 00 00r00rB2          26856 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      0025AC 0E                   26857 	.db	14
      0025AD 02                   26858 	.uleb128	2
      0025AE 01                   26859 	.db	1
      0025AF 00 00r00rBB          26860 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      0025B3 0E                   26861 	.db	14
      0025B4 02                   26862 	.uleb128	2
      0025B5 01                   26863 	.db	1
      0025B6 00 00r00rC4          26864 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      0025BA 0E                   26865 	.db	14
      0025BB 02                   26866 	.uleb128	2
      0025BC 01                   26867 	.db	1
      0025BD 00 00r00rC6          26868 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      0025C1 0E                   26869 	.db	14
      0025C2 03                   26870 	.uleb128	3
      0025C3 01                   26871 	.db	1
      0025C4 00 00r00rC8          26872 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      0025C8 0E                   26873 	.db	14
      0025C9 05                   26874 	.uleb128	5
      0025CA 01                   26875 	.db	1
      0025CB 00 00r00rCA          26876 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      0025CF 0E                   26877 	.db	14
      0025D0 06                   26878 	.uleb128	6
      0025D1 01                   26879 	.db	1
      0025D2 00 00r00rCC          26880 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      0025D6 0E                   26881 	.db	14
      0025D7 07                   26882 	.uleb128	7
      0025D8 01                   26883 	.db	1
      0025D9 00 00r00rCE          26884 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      0025DD 0E                   26885 	.db	14
      0025DE 08                   26886 	.uleb128	8
      0025DF 01                   26887 	.db	1
      0025E0 00 00r00rD3          26888 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      0025E4 0E                   26889 	.db	14
      0025E5 02                   26890 	.uleb128	2
                                  26891 
                                  26892 	.area .debug_frame (NOLOAD)
      0025E6 00 00                26893 	.dw	0
      0025E8 00 0E                26894 	.dw	Ldebug_CIE77_end-Ldebug_CIE77_start
      0025EA                      26895 Ldebug_CIE77_start:
      0025EA FF FF                26896 	.dw	0xffff
      0025EC FF FF                26897 	.dw	0xffff
      0025EE 01                   26898 	.db	1
      0025EF 00                   26899 	.db	0
      0025F0 01                   26900 	.uleb128	1
      0025F1 7F                   26901 	.sleb128	-1
      0025F2 09                   26902 	.db	9
      0025F3 0C                   26903 	.db	12
      0025F4 08                   26904 	.uleb128	8
      0025F5 02                   26905 	.uleb128	2
      0025F6 89                   26906 	.db	137
      0025F7 01                   26907 	.uleb128	1
      0025F8                      26908 Ldebug_CIE77_end:
      0025F8 00 00 00 13          26909 	.dw	0,19
      0025FC 00 00r25rE6          26910 	.dw	0,(Ldebug_CIE77_start-4)
      002600 00 00r00r00          26911 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)	;initial loc
      002604 00 00 00 99          26912 	.dw	0,Sstm8s_tim1$TIM1_DeInit$42-Sstm8s_tim1$TIM1_DeInit$1
      002608 01                   26913 	.db	1
      002609 00 00r00r00          26914 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      00260D 0E                   26915 	.db	14
      00260E 02                   26916 	.uleb128	2
