Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Mar 16 16:07:15 2018
| Host             : LAPTOP-5RM96D9I running 64-bit major release  (build 9200)
| Command          : report_power -file RAT_wrapper_power_routed.rpt -pb RAT_wrapper_power_summary_routed.pb -rpx RAT_wrapper_power_routed.rpx
| Design           : RAT_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.081        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.012        |
| Device Static (W)        | 0.068        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     4287 |       --- |             --- |
|   LUT as Logic           |     0.003 |      755 |     20800 |            3.63 |
|   LUT as Distributed RAM |    <0.001 |     1968 |      9600 |           20.50 |
|   CARRY4                 |    <0.001 |       19 |      8150 |            0.23 |
|   Register               |    <0.001 |      298 |     41600 |            0.72 |
|   F7/F8 Muxes            |    <0.001 |     1122 |     32600 |            3.44 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |    <0.001 |        1 |      9600 |            0.01 |
|   Others                 |     0.000 |       35 |       --- |             --- |
| Signals                  |     0.007 |     1923 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| I/O                      |    <0.001 |       16 |       106 |           15.09 |
| Static Power             |     0.068 |          |           |                 |
| Total                    |     0.081 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.022 |       0.012 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| RAT_wrapper                 |     0.012 |
|   CPU                       |     0.009 |
|     Interrupt               |    <0.001 |
|     my_PC                   |    <0.001 |
|       Count                 |    <0.001 |
|     my_SCR                  |    <0.001 |
|       MY_RAM_reg_0_255_0_0  |    <0.001 |
|       MY_RAM_reg_0_255_1_1  |    <0.001 |
|       MY_RAM_reg_0_255_2_2  |    <0.001 |
|       MY_RAM_reg_0_255_3_3  |    <0.001 |
|       MY_RAM_reg_0_255_4_4  |    <0.001 |
|       MY_RAM_reg_0_255_5_5  |    <0.001 |
|       MY_RAM_reg_0_255_6_6  |    <0.001 |
|       MY_RAM_reg_0_255_7_7  |    <0.001 |
|       MY_RAM_reg_0_255_8_8  |    <0.001 |
|       MY_RAM_reg_0_255_9_9  |    <0.001 |
|     my_SP                   |    <0.001 |
|     my_alu                  |    <0.001 |
|     my_cu                   |    <0.001 |
|     my_flag                 |    <0.001 |
|       C_FLAG_SHAD           |    <0.001 |
|       C_Flag                |    <0.001 |
|       Z_FLAG_SHAD           |    <0.001 |
|       Z_Flag                |    <0.001 |
|     my_prog_rom             |     0.005 |
|     my_regfile              |     0.003 |
|       REG_reg_0_31_0_0      |    <0.001 |
|       REG_reg_0_31_1_1      |    <0.001 |
|       REG_reg_0_31_2_2      |    <0.001 |
|       REG_reg_0_31_3_3      |    <0.001 |
|       REG_reg_0_31_4_4      |    <0.001 |
|       REG_reg_0_31_5_5      |    <0.001 |
|       REG_reg_0_31_6_6      |    <0.001 |
|       REG_reg_0_31_7_7      |    <0.001 |
|   RANDLOC                   |    <0.001 |
|   VGA                       |     0.001 |
|     frameBuffer             |    <0.001 |
|       mem_reg_0_127_0_0     |    <0.001 |
|       mem_reg_0_127_1_1     |    <0.001 |
|       mem_reg_0_127_2_2     |    <0.001 |
|       mem_reg_0_127_3_3     |    <0.001 |
|       mem_reg_0_127_4_4     |    <0.001 |
|       mem_reg_0_127_5_5     |    <0.001 |
|       mem_reg_0_127_6_6     |    <0.001 |
|       mem_reg_0_127_7_7     |    <0.001 |
|       mem_reg_0_15_0_0      |    <0.001 |
|       mem_reg_0_15_0_0__0   |    <0.001 |
|       mem_reg_0_15_0_0__1   |    <0.001 |
|       mem_reg_0_15_0_0__2   |    <0.001 |
|       mem_reg_0_15_0_0__3   |    <0.001 |
|       mem_reg_0_15_0_0__4   |    <0.001 |
|       mem_reg_0_15_0_0__5   |    <0.001 |
|       mem_reg_0_15_0_0__6   |    <0.001 |
|       mem_reg_0_63_0_0      |    <0.001 |
|       mem_reg_0_63_0_0__0   |    <0.001 |
|       mem_reg_0_63_0_0__1   |    <0.001 |
|       mem_reg_0_63_0_0__2   |    <0.001 |
|       mem_reg_0_63_0_0__3   |    <0.001 |
|       mem_reg_0_63_0_0__4   |    <0.001 |
|       mem_reg_0_63_0_0__5   |    <0.001 |
|       mem_reg_0_63_0_0__6   |    <0.001 |
|       mem_reg_1024_1151_0_0 |    <0.001 |
|       mem_reg_1024_1151_1_1 |    <0.001 |
|       mem_reg_1024_1151_2_2 |    <0.001 |
|       mem_reg_1024_1151_3_3 |    <0.001 |
|       mem_reg_1024_1151_4_4 |    <0.001 |
|       mem_reg_1024_1151_5_5 |    <0.001 |
|       mem_reg_1024_1151_6_6 |    <0.001 |
|       mem_reg_1024_1151_7_7 |    <0.001 |
|       mem_reg_1152_1279_0_0 |    <0.001 |
|       mem_reg_1152_1279_1_1 |    <0.001 |
|       mem_reg_1152_1279_2_2 |    <0.001 |
|       mem_reg_1152_1279_3_3 |    <0.001 |
|       mem_reg_1152_1279_4_4 |    <0.001 |
|       mem_reg_1152_1279_5_5 |    <0.001 |
|       mem_reg_1152_1279_6_6 |    <0.001 |
|       mem_reg_1152_1279_7_7 |    <0.001 |
|       mem_reg_1280_1407_0_0 |    <0.001 |
|       mem_reg_1280_1407_1_1 |    <0.001 |
|       mem_reg_1280_1407_2_2 |    <0.001 |
|       mem_reg_1280_1407_3_3 |    <0.001 |
|       mem_reg_1280_1407_4_4 |    <0.001 |
|       mem_reg_1280_1407_5_5 |    <0.001 |
|       mem_reg_1280_1407_6_6 |    <0.001 |
|       mem_reg_1280_1407_7_7 |    <0.001 |
|       mem_reg_128_255_0_0   |    <0.001 |
|       mem_reg_128_255_1_1   |    <0.001 |
|       mem_reg_128_255_2_2   |    <0.001 |
|       mem_reg_128_255_3_3   |    <0.001 |
|       mem_reg_128_255_4_4   |    <0.001 |
|       mem_reg_128_255_5_5   |    <0.001 |
|       mem_reg_128_255_6_6   |    <0.001 |
|       mem_reg_128_255_7_7   |    <0.001 |
|       mem_reg_1408_1535_0_0 |    <0.001 |
|       mem_reg_1408_1535_1_1 |    <0.001 |
|       mem_reg_1408_1535_2_2 |    <0.001 |
|       mem_reg_1408_1535_3_3 |    <0.001 |
|       mem_reg_1408_1535_4_4 |    <0.001 |
|       mem_reg_1408_1535_5_5 |    <0.001 |
|       mem_reg_1408_1535_6_6 |    <0.001 |
|       mem_reg_1408_1535_7_7 |    <0.001 |
|       mem_reg_1536_1663_0_0 |    <0.001 |
|       mem_reg_1536_1663_1_1 |    <0.001 |
|       mem_reg_1536_1663_2_2 |    <0.001 |
|       mem_reg_1536_1663_3_3 |    <0.001 |
|       mem_reg_1536_1663_4_4 |    <0.001 |
|       mem_reg_1536_1663_5_5 |    <0.001 |
|       mem_reg_1536_1663_6_6 |    <0.001 |
|       mem_reg_1536_1663_7_7 |    <0.001 |
|       mem_reg_1664_1791_0_0 |    <0.001 |
|       mem_reg_1664_1791_1_1 |    <0.001 |
|       mem_reg_1664_1791_2_2 |    <0.001 |
|       mem_reg_1664_1791_3_3 |    <0.001 |
|       mem_reg_1664_1791_4_4 |    <0.001 |
|       mem_reg_1664_1791_5_5 |    <0.001 |
|       mem_reg_1664_1791_6_6 |    <0.001 |
|       mem_reg_1664_1791_7_7 |    <0.001 |
|       mem_reg_1792_1919_0_0 |    <0.001 |
|       mem_reg_1792_1919_1_1 |    <0.001 |
|       mem_reg_1792_1919_2_2 |    <0.001 |
|       mem_reg_1792_1919_3_3 |    <0.001 |
|       mem_reg_1792_1919_4_4 |    <0.001 |
|       mem_reg_1792_1919_5_5 |    <0.001 |
|       mem_reg_1792_1919_6_6 |    <0.001 |
|       mem_reg_1792_1919_7_7 |    <0.001 |
|       mem_reg_1920_2047_0_0 |    <0.001 |
|       mem_reg_1920_2047_1_1 |    <0.001 |
|       mem_reg_1920_2047_2_2 |    <0.001 |
|       mem_reg_1920_2047_3_3 |    <0.001 |
|       mem_reg_1920_2047_4_4 |    <0.001 |
|       mem_reg_1920_2047_5_5 |    <0.001 |
|       mem_reg_1920_2047_6_6 |    <0.001 |
|       mem_reg_1920_2047_7_7 |    <0.001 |
|       mem_reg_2048_2175_0_0 |    <0.001 |
|       mem_reg_2048_2175_1_1 |    <0.001 |
|       mem_reg_2048_2175_2_2 |    <0.001 |
|       mem_reg_2048_2175_3_3 |    <0.001 |
|       mem_reg_2048_2175_4_4 |    <0.001 |
|       mem_reg_2048_2175_5_5 |    <0.001 |
|       mem_reg_2048_2175_6_6 |    <0.001 |
|       mem_reg_2048_2175_7_7 |    <0.001 |
|       mem_reg_2176_2303_0_0 |    <0.001 |
|       mem_reg_2176_2303_1_1 |    <0.001 |
|       mem_reg_2176_2303_2_2 |    <0.001 |
|       mem_reg_2176_2303_3_3 |    <0.001 |
|       mem_reg_2176_2303_4_4 |    <0.001 |
|       mem_reg_2176_2303_5_5 |    <0.001 |
|       mem_reg_2176_2303_6_6 |    <0.001 |
|       mem_reg_2176_2303_7_7 |    <0.001 |
|       mem_reg_2304_2431_0_0 |    <0.001 |
|       mem_reg_2304_2431_1_1 |    <0.001 |
|       mem_reg_2304_2431_2_2 |    <0.001 |
|       mem_reg_2304_2431_3_3 |    <0.001 |
|       mem_reg_2304_2431_4_4 |    <0.001 |
|       mem_reg_2304_2431_5_5 |    <0.001 |
|       mem_reg_2304_2431_6_6 |    <0.001 |
|       mem_reg_2304_2431_7_7 |    <0.001 |
|       mem_reg_2432_2559_0_0 |    <0.001 |
|       mem_reg_2432_2559_1_1 |    <0.001 |
|       mem_reg_2432_2559_2_2 |    <0.001 |
|       mem_reg_2432_2559_3_3 |    <0.001 |
|       mem_reg_2432_2559_4_4 |    <0.001 |
|       mem_reg_2432_2559_5_5 |    <0.001 |
|       mem_reg_2432_2559_6_6 |    <0.001 |
|       mem_reg_2432_2559_7_7 |    <0.001 |
|       mem_reg_2560_2687_0_0 |    <0.001 |
|       mem_reg_2560_2687_1_1 |    <0.001 |
|       mem_reg_2560_2687_2_2 |    <0.001 |
|       mem_reg_2560_2687_3_3 |    <0.001 |
|       mem_reg_2560_2687_4_4 |    <0.001 |
|       mem_reg_2560_2687_5_5 |    <0.001 |
|       mem_reg_2560_2687_6_6 |    <0.001 |
|       mem_reg_2560_2687_7_7 |    <0.001 |
|       mem_reg_256_383_0_0   |    <0.001 |
|       mem_reg_256_383_1_1   |    <0.001 |
|       mem_reg_256_383_2_2   |    <0.001 |
|       mem_reg_256_383_3_3   |    <0.001 |
|       mem_reg_256_383_4_4   |    <0.001 |
|       mem_reg_256_383_5_5   |    <0.001 |
|       mem_reg_256_383_6_6   |    <0.001 |
|       mem_reg_256_383_7_7   |    <0.001 |
|       mem_reg_2688_2815_0_0 |    <0.001 |
|       mem_reg_2688_2815_1_1 |    <0.001 |
|       mem_reg_2688_2815_2_2 |    <0.001 |
|       mem_reg_2688_2815_3_3 |    <0.001 |
|       mem_reg_2688_2815_4_4 |    <0.001 |
|       mem_reg_2688_2815_5_5 |    <0.001 |
|       mem_reg_2688_2815_6_6 |    <0.001 |
|       mem_reg_2688_2815_7_7 |    <0.001 |
|       mem_reg_2816_2943_0_0 |    <0.001 |
|       mem_reg_2816_2943_1_1 |    <0.001 |
|       mem_reg_2816_2943_2_2 |    <0.001 |
|       mem_reg_2816_2943_3_3 |    <0.001 |
|       mem_reg_2816_2943_4_4 |    <0.001 |
|       mem_reg_2816_2943_5_5 |    <0.001 |
|       mem_reg_2816_2943_6_6 |    <0.001 |
|       mem_reg_2816_2943_7_7 |    <0.001 |
|       mem_reg_2944_3071_0_0 |    <0.001 |
|       mem_reg_2944_3071_1_1 |    <0.001 |
|       mem_reg_2944_3071_2_2 |    <0.001 |
|       mem_reg_2944_3071_3_3 |    <0.001 |
|       mem_reg_2944_3071_4_4 |    <0.001 |
|       mem_reg_2944_3071_5_5 |    <0.001 |
|       mem_reg_2944_3071_6_6 |    <0.001 |
|       mem_reg_2944_3071_7_7 |    <0.001 |
|       mem_reg_3072_3199_0_0 |    <0.001 |
|       mem_reg_3072_3199_1_1 |    <0.001 |
|       mem_reg_3072_3199_2_2 |    <0.001 |
|       mem_reg_3072_3199_3_3 |    <0.001 |
|       mem_reg_3072_3199_4_4 |    <0.001 |
|       mem_reg_3072_3199_5_5 |    <0.001 |
|       mem_reg_3072_3199_6_6 |    <0.001 |
|       mem_reg_3072_3199_7_7 |    <0.001 |
|       mem_reg_3200_3327_0_0 |    <0.001 |
|       mem_reg_3200_3327_1_1 |    <0.001 |
|       mem_reg_3200_3327_2_2 |    <0.001 |
|       mem_reg_3200_3327_3_3 |    <0.001 |
|       mem_reg_3200_3327_4_4 |    <0.001 |
|       mem_reg_3200_3327_5_5 |    <0.001 |
|       mem_reg_3200_3327_6_6 |    <0.001 |
|       mem_reg_3200_3327_7_7 |    <0.001 |
|       mem_reg_3328_3455_0_0 |    <0.001 |
|       mem_reg_3328_3455_1_1 |    <0.001 |
|       mem_reg_3328_3455_2_2 |    <0.001 |
|       mem_reg_3328_3455_3_3 |    <0.001 |
|       mem_reg_3328_3455_4_4 |    <0.001 |
|       mem_reg_3328_3455_5_5 |    <0.001 |
|       mem_reg_3328_3455_6_6 |    <0.001 |
|       mem_reg_3328_3455_7_7 |    <0.001 |
|       mem_reg_3456_3583_0_0 |    <0.001 |
|       mem_reg_3456_3583_1_1 |    <0.001 |
|       mem_reg_3456_3583_2_2 |    <0.001 |
|       mem_reg_3456_3583_3_3 |    <0.001 |
|       mem_reg_3456_3583_4_4 |    <0.001 |
|       mem_reg_3456_3583_5_5 |    <0.001 |
|       mem_reg_3456_3583_6_6 |    <0.001 |
|       mem_reg_3456_3583_7_7 |    <0.001 |
|       mem_reg_3584_3711_0_0 |    <0.001 |
|       mem_reg_3584_3711_1_1 |    <0.001 |
|       mem_reg_3584_3711_2_2 |    <0.001 |
|       mem_reg_3584_3711_3_3 |    <0.001 |
|       mem_reg_3584_3711_4_4 |    <0.001 |
|       mem_reg_3584_3711_5_5 |    <0.001 |
|       mem_reg_3584_3711_6_6 |    <0.001 |
|       mem_reg_3584_3711_7_7 |    <0.001 |
|       mem_reg_3712_3839_0_0 |    <0.001 |
|       mem_reg_3712_3839_1_1 |    <0.001 |
|       mem_reg_3712_3839_2_2 |    <0.001 |
|       mem_reg_3712_3839_3_3 |    <0.001 |
|       mem_reg_3712_3839_4_4 |    <0.001 |
|       mem_reg_3712_3839_5_5 |    <0.001 |
|       mem_reg_3712_3839_6_6 |    <0.001 |
|       mem_reg_3712_3839_7_7 |    <0.001 |
|       mem_reg_3840_3967_0_0 |    <0.001 |
|       mem_reg_3840_3967_1_1 |    <0.001 |
|       mem_reg_3840_3967_2_2 |    <0.001 |
|       mem_reg_3840_3967_3_3 |    <0.001 |
|       mem_reg_3840_3967_4_4 |    <0.001 |
|       mem_reg_3840_3967_5_5 |    <0.001 |
|       mem_reg_3840_3967_6_6 |    <0.001 |
|       mem_reg_3840_3967_7_7 |    <0.001 |
|       mem_reg_384_511_0_0   |    <0.001 |
|       mem_reg_384_511_1_1   |    <0.001 |
|       mem_reg_384_511_2_2   |    <0.001 |
|       mem_reg_384_511_3_3   |    <0.001 |
|       mem_reg_384_511_4_4   |    <0.001 |
|       mem_reg_384_511_5_5   |    <0.001 |
|       mem_reg_384_511_6_6   |    <0.001 |
|       mem_reg_384_511_7_7   |    <0.001 |
|       mem_reg_3968_4095_0_0 |    <0.001 |
|       mem_reg_3968_4095_1_1 |    <0.001 |
|       mem_reg_3968_4095_2_2 |    <0.001 |
|       mem_reg_3968_4095_3_3 |    <0.001 |
|       mem_reg_3968_4095_4_4 |    <0.001 |
|       mem_reg_3968_4095_5_5 |    <0.001 |
|       mem_reg_3968_4095_6_6 |    <0.001 |
|       mem_reg_3968_4095_7_7 |    <0.001 |
|       mem_reg_4096_4223_0_0 |    <0.001 |
|       mem_reg_4096_4223_1_1 |    <0.001 |
|       mem_reg_4096_4223_2_2 |    <0.001 |
|       mem_reg_4096_4223_3_3 |    <0.001 |
|       mem_reg_4096_4223_4_4 |    <0.001 |
|       mem_reg_4096_4223_5_5 |    <0.001 |
|       mem_reg_4096_4223_6_6 |    <0.001 |
|       mem_reg_4096_4223_7_7 |    <0.001 |
|       mem_reg_4224_4351_0_0 |    <0.001 |
|       mem_reg_4224_4351_1_1 |    <0.001 |
|       mem_reg_4224_4351_2_2 |    <0.001 |
|       mem_reg_4224_4351_3_3 |    <0.001 |
|       mem_reg_4224_4351_4_4 |    <0.001 |
|       mem_reg_4224_4351_5_5 |    <0.001 |
|       mem_reg_4224_4351_6_6 |    <0.001 |
|       mem_reg_4224_4351_7_7 |    <0.001 |
|       mem_reg_4352_4479_0_0 |    <0.001 |
|       mem_reg_4352_4479_1_1 |    <0.001 |
|       mem_reg_4352_4479_2_2 |    <0.001 |
|       mem_reg_4352_4479_3_3 |    <0.001 |
|       mem_reg_4352_4479_4_4 |    <0.001 |
|       mem_reg_4352_4479_5_5 |    <0.001 |
|       mem_reg_4352_4479_6_6 |    <0.001 |
|       mem_reg_4352_4479_7_7 |    <0.001 |
|       mem_reg_4480_4607_0_0 |    <0.001 |
|       mem_reg_4480_4607_1_1 |    <0.001 |
|       mem_reg_4480_4607_2_2 |    <0.001 |
|       mem_reg_4480_4607_3_3 |    <0.001 |
|       mem_reg_4480_4607_4_4 |    <0.001 |
|       mem_reg_4480_4607_5_5 |    <0.001 |
|       mem_reg_4480_4607_6_6 |    <0.001 |
|       mem_reg_4480_4607_7_7 |    <0.001 |
|       mem_reg_4608_4735_0_0 |    <0.001 |
|       mem_reg_4608_4735_1_1 |    <0.001 |
|       mem_reg_4608_4735_2_2 |    <0.001 |
|       mem_reg_4608_4735_3_3 |    <0.001 |
|       mem_reg_4608_4735_4_4 |    <0.001 |
|       mem_reg_4608_4735_5_5 |    <0.001 |
|       mem_reg_4608_4735_6_6 |    <0.001 |
|       mem_reg_4608_4735_7_7 |    <0.001 |
|       mem_reg_4736_4863_0_0 |    <0.001 |
|       mem_reg_4736_4863_1_1 |    <0.001 |
|       mem_reg_4736_4863_2_2 |    <0.001 |
|       mem_reg_4736_4863_3_3 |    <0.001 |
|       mem_reg_4736_4863_4_4 |    <0.001 |
|       mem_reg_4736_4863_5_5 |    <0.001 |
|       mem_reg_4736_4863_6_6 |    <0.001 |
|       mem_reg_4736_4863_7_7 |    <0.001 |
|       mem_reg_4864_4991_0_0 |    <0.001 |
|       mem_reg_4864_4991_1_1 |    <0.001 |
|       mem_reg_4864_4991_2_2 |    <0.001 |
|       mem_reg_4864_4991_3_3 |    <0.001 |
|       mem_reg_4864_4991_4_4 |    <0.001 |
|       mem_reg_4864_4991_5_5 |    <0.001 |
|       mem_reg_4864_4991_6_6 |    <0.001 |
|       mem_reg_4864_4991_7_7 |    <0.001 |
|       mem_reg_4992_5119_0_0 |    <0.001 |
|       mem_reg_4992_5119_1_1 |    <0.001 |
|       mem_reg_4992_5119_2_2 |    <0.001 |
|       mem_reg_4992_5119_3_3 |    <0.001 |
|       mem_reg_4992_5119_4_4 |    <0.001 |
|       mem_reg_4992_5119_5_5 |    <0.001 |
|       mem_reg_4992_5119_6_6 |    <0.001 |
|       mem_reg_4992_5119_7_7 |    <0.001 |
|       mem_reg_5120_5247_0_0 |    <0.001 |
|       mem_reg_5120_5247_1_1 |    <0.001 |
|       mem_reg_5120_5247_2_2 |    <0.001 |
|       mem_reg_5120_5247_3_3 |    <0.001 |
|       mem_reg_5120_5247_4_4 |    <0.001 |
|       mem_reg_5120_5247_5_5 |    <0.001 |
|       mem_reg_5120_5247_6_6 |    <0.001 |
|       mem_reg_5120_5247_7_7 |    <0.001 |
|       mem_reg_512_639_0_0   |    <0.001 |
|       mem_reg_512_639_1_1   |    <0.001 |
|       mem_reg_512_639_2_2   |    <0.001 |
|       mem_reg_512_639_3_3   |    <0.001 |
|       mem_reg_512_639_4_4   |    <0.001 |
|       mem_reg_512_639_5_5   |    <0.001 |
|       mem_reg_512_639_6_6   |    <0.001 |
|       mem_reg_512_639_7_7   |    <0.001 |
|       mem_reg_5248_5375_0_0 |    <0.001 |
|       mem_reg_5248_5375_1_1 |    <0.001 |
|       mem_reg_5248_5375_2_2 |    <0.001 |
|       mem_reg_5248_5375_3_3 |    <0.001 |
|       mem_reg_5248_5375_4_4 |    <0.001 |
|       mem_reg_5248_5375_5_5 |    <0.001 |
|       mem_reg_5248_5375_6_6 |    <0.001 |
|       mem_reg_5248_5375_7_7 |    <0.001 |
|       mem_reg_5376_5503_0_0 |    <0.001 |
|       mem_reg_5376_5503_1_1 |    <0.001 |
|       mem_reg_5376_5503_2_2 |    <0.001 |
|       mem_reg_5376_5503_3_3 |    <0.001 |
|       mem_reg_5376_5503_4_4 |    <0.001 |
|       mem_reg_5376_5503_5_5 |    <0.001 |
|       mem_reg_5376_5503_6_6 |    <0.001 |
|       mem_reg_5376_5503_7_7 |    <0.001 |
|       mem_reg_5504_5631_0_0 |    <0.001 |
|       mem_reg_5504_5631_1_1 |    <0.001 |
|       mem_reg_5504_5631_2_2 |    <0.001 |
|       mem_reg_5504_5631_3_3 |    <0.001 |
|       mem_reg_5504_5631_4_4 |    <0.001 |
|       mem_reg_5504_5631_5_5 |    <0.001 |
|       mem_reg_5504_5631_6_6 |    <0.001 |
|       mem_reg_5504_5631_7_7 |    <0.001 |
|       mem_reg_5632_5759_0_0 |    <0.001 |
|       mem_reg_5632_5759_1_1 |    <0.001 |
|       mem_reg_5632_5759_2_2 |    <0.001 |
|       mem_reg_5632_5759_3_3 |    <0.001 |
|       mem_reg_5632_5759_4_4 |    <0.001 |
|       mem_reg_5632_5759_5_5 |    <0.001 |
|       mem_reg_5632_5759_6_6 |    <0.001 |
|       mem_reg_5632_5759_7_7 |    <0.001 |
|       mem_reg_5760_5887_0_0 |    <0.001 |
|       mem_reg_5760_5887_1_1 |    <0.001 |
|       mem_reg_5760_5887_2_2 |    <0.001 |
|       mem_reg_5760_5887_3_3 |    <0.001 |
|       mem_reg_5760_5887_4_4 |    <0.001 |
|       mem_reg_5760_5887_5_5 |    <0.001 |
|       mem_reg_5760_5887_6_6 |    <0.001 |
|       mem_reg_5760_5887_7_7 |    <0.001 |
|       mem_reg_5888_6015_0_0 |    <0.001 |
|       mem_reg_5888_6015_1_1 |    <0.001 |
|       mem_reg_5888_6015_2_2 |    <0.001 |
|       mem_reg_5888_6015_3_3 |    <0.001 |
|       mem_reg_5888_6015_4_4 |    <0.001 |
|       mem_reg_5888_6015_5_5 |    <0.001 |
|       mem_reg_5888_6015_6_6 |    <0.001 |
|       mem_reg_5888_6015_7_7 |    <0.001 |
|       mem_reg_6016_6143_0_0 |    <0.001 |
|       mem_reg_6016_6143_1_1 |    <0.001 |
|       mem_reg_6016_6143_2_2 |    <0.001 |
|       mem_reg_6016_6143_3_3 |    <0.001 |
|       mem_reg_6016_6143_4_4 |    <0.001 |
|       mem_reg_6016_6143_5_5 |    <0.001 |
|       mem_reg_6016_6143_6_6 |    <0.001 |
|       mem_reg_6016_6143_7_7 |    <0.001 |
|       mem_reg_6144_6271_0_0 |    <0.001 |
|       mem_reg_6144_6271_1_1 |    <0.001 |
|       mem_reg_6144_6271_2_2 |    <0.001 |
|       mem_reg_6144_6271_3_3 |    <0.001 |
|       mem_reg_6144_6271_4_4 |    <0.001 |
|       mem_reg_6144_6271_5_5 |    <0.001 |
|       mem_reg_6144_6271_6_6 |    <0.001 |
|       mem_reg_6144_6271_7_7 |    <0.001 |
|       mem_reg_6272_6399_0_0 |    <0.001 |
|       mem_reg_6272_6399_1_1 |    <0.001 |
|       mem_reg_6272_6399_2_2 |    <0.001 |
|       mem_reg_6272_6399_3_3 |    <0.001 |
|       mem_reg_6272_6399_4_4 |    <0.001 |
|       mem_reg_6272_6399_5_5 |    <0.001 |
|       mem_reg_6272_6399_6_6 |    <0.001 |
|       mem_reg_6272_6399_7_7 |    <0.001 |
|       mem_reg_6400_6527_0_0 |    <0.001 |
|       mem_reg_6400_6527_1_1 |    <0.001 |
|       mem_reg_6400_6527_2_2 |    <0.001 |
|       mem_reg_6400_6527_3_3 |    <0.001 |
|       mem_reg_6400_6527_4_4 |    <0.001 |
|       mem_reg_6400_6527_5_5 |    <0.001 |
|       mem_reg_6400_6527_6_6 |    <0.001 |
|       mem_reg_6400_6527_7_7 |    <0.001 |
|       mem_reg_640_767_0_0   |    <0.001 |
|       mem_reg_640_767_1_1   |    <0.001 |
|       mem_reg_640_767_2_2   |    <0.001 |
|       mem_reg_640_767_3_3   |    <0.001 |
|       mem_reg_640_767_4_4   |    <0.001 |
|       mem_reg_640_767_5_5   |    <0.001 |
|       mem_reg_640_767_6_6   |    <0.001 |
|       mem_reg_640_767_7_7   |    <0.001 |
|       mem_reg_6528_6655_0_0 |    <0.001 |
|       mem_reg_6528_6655_1_1 |    <0.001 |
|       mem_reg_6528_6655_2_2 |    <0.001 |
|       mem_reg_6528_6655_3_3 |    <0.001 |
|       mem_reg_6528_6655_4_4 |    <0.001 |
|       mem_reg_6528_6655_5_5 |    <0.001 |
|       mem_reg_6528_6655_6_6 |    <0.001 |
|       mem_reg_6528_6655_7_7 |    <0.001 |
|       mem_reg_6656_6783_0_0 |    <0.001 |
|       mem_reg_6656_6783_1_1 |    <0.001 |
|       mem_reg_6656_6783_2_2 |    <0.001 |
|       mem_reg_6656_6783_3_3 |    <0.001 |
|       mem_reg_6656_6783_4_4 |    <0.001 |
|       mem_reg_6656_6783_5_5 |    <0.001 |
|       mem_reg_6656_6783_6_6 |    <0.001 |
|       mem_reg_6656_6783_7_7 |    <0.001 |
|       mem_reg_6784_6911_0_0 |    <0.001 |
|       mem_reg_6784_6911_1_1 |    <0.001 |
|       mem_reg_6784_6911_2_2 |    <0.001 |
|       mem_reg_6784_6911_3_3 |    <0.001 |
|       mem_reg_6784_6911_4_4 |    <0.001 |
|       mem_reg_6784_6911_5_5 |    <0.001 |
|       mem_reg_6784_6911_6_6 |    <0.001 |
|       mem_reg_6784_6911_7_7 |    <0.001 |
|       mem_reg_6912_7039_0_0 |    <0.001 |
|       mem_reg_6912_7039_1_1 |    <0.001 |
|       mem_reg_6912_7039_2_2 |    <0.001 |
|       mem_reg_6912_7039_3_3 |    <0.001 |
|       mem_reg_6912_7039_4_4 |    <0.001 |
|       mem_reg_6912_7039_5_5 |    <0.001 |
|       mem_reg_6912_7039_6_6 |    <0.001 |
|       mem_reg_6912_7039_7_7 |    <0.001 |
|       mem_reg_7040_7167_0_0 |    <0.001 |
|       mem_reg_7040_7167_1_1 |    <0.001 |
|       mem_reg_7040_7167_2_2 |    <0.001 |
|       mem_reg_7040_7167_3_3 |    <0.001 |
|       mem_reg_7040_7167_4_4 |    <0.001 |
|       mem_reg_7040_7167_5_5 |    <0.001 |
|       mem_reg_7040_7167_6_6 |    <0.001 |
|       mem_reg_7040_7167_7_7 |    <0.001 |
|       mem_reg_7168_7295_0_0 |    <0.001 |
|       mem_reg_7168_7295_1_1 |    <0.001 |
|       mem_reg_7168_7295_2_2 |    <0.001 |
|       mem_reg_7168_7295_3_3 |    <0.001 |
|       mem_reg_7168_7295_4_4 |    <0.001 |
|       mem_reg_7168_7295_5_5 |    <0.001 |
|       mem_reg_7168_7295_6_6 |    <0.001 |
|       mem_reg_7168_7295_7_7 |    <0.001 |
|       mem_reg_7296_7423_0_0 |    <0.001 |
|       mem_reg_7296_7423_1_1 |    <0.001 |
|       mem_reg_7296_7423_2_2 |    <0.001 |
|       mem_reg_7296_7423_3_3 |    <0.001 |
|       mem_reg_7296_7423_4_4 |    <0.001 |
|       mem_reg_7296_7423_5_5 |    <0.001 |
|       mem_reg_7296_7423_6_6 |    <0.001 |
|       mem_reg_7296_7423_7_7 |    <0.001 |
|       mem_reg_7424_7551_0_0 |    <0.001 |
|       mem_reg_7424_7551_1_1 |    <0.001 |
|       mem_reg_7424_7551_2_2 |    <0.001 |
|       mem_reg_7424_7551_3_3 |    <0.001 |
|       mem_reg_7424_7551_4_4 |    <0.001 |
|       mem_reg_7424_7551_5_5 |    <0.001 |
|       mem_reg_7424_7551_6_6 |    <0.001 |
|       mem_reg_7424_7551_7_7 |    <0.001 |
|       mem_reg_768_895_0_0   |    <0.001 |
|       mem_reg_768_895_1_1   |    <0.001 |
|       mem_reg_768_895_2_2   |    <0.001 |
|       mem_reg_768_895_3_3   |    <0.001 |
|       mem_reg_768_895_4_4   |    <0.001 |
|       mem_reg_768_895_5_5   |    <0.001 |
|       mem_reg_768_895_6_6   |    <0.001 |
|       mem_reg_768_895_7_7   |    <0.001 |
|       mem_reg_896_1023_0_0  |    <0.001 |
|       mem_reg_896_1023_1_1  |    <0.001 |
|       mem_reg_896_1023_2_2  |    <0.001 |
|       mem_reg_896_1023_3_3  |    <0.001 |
|       mem_reg_896_1023_4_4  |    <0.001 |
|       mem_reg_896_1023_5_5  |    <0.001 |
|       mem_reg_896_1023_6_6  |    <0.001 |
|       mem_reg_896_1023_7_7  |    <0.001 |
|     vga_clk                 |    <0.001 |
|     vga_out                 |     0.001 |
|   c_DB_INT                  |    <0.001 |
|     bounce_counter          |    <0.001 |
|   c_DB_RESET                |    <0.001 |
|     bounce_counter          |    <0.001 |
+-----------------------------+-----------+


