{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578705770608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578705770623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 02:22:50 2020 " "Processing started: Sat Jan 11 02:22:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578705770623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705770623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bitCounter_ParLoad -c 4bitCounter_ParLoad " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bitCounter_ParLoad -c 4bitCounter_ParLoad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705770623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578705772856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578705772856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_synccount_parload.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_synccount_parload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitCounter_ParLoad-Behavioral " "Found design unit 1: nbitCounter_ParLoad-Behavioral" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796291 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitCounter_ParLoad " "Found entity 1: nbitCounter_ParLoad" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoinputxor_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoinputxor_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoInputXOR_VHDL-Behavioral " "Found design unit 1: TwoInputXOR_VHDL-Behavioral" {  } { { "TwoInputXOR_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/TwoInputXOR_VHDL.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796301 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoInputXOR_VHDL " "Found entity 1: TwoInputXOR_VHDL" {  } { { "TwoInputXOR_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/TwoInputXOR_VHDL.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoinputmultiplexor_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoinputmultiplexor_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoInputMultiplexor_VHDL-Behavioral " "Found design unit 1: TwoInputMultiplexor_VHDL-Behavioral" {  } { { "TwoInputMultiplexor_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/TwoInputMultiplexor_VHDL.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796311 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMultiplexor_VHDL " "Found entity 1: TwoInputMultiplexor_VHDL" {  } { { "TwoInputMultiplexor_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/TwoInputMultiplexor_VHDL.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoinputand_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoinputand_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoInputAND_VHDL-Behavioral " "Found design unit 1: TwoInputAND_VHDL-Behavioral" {  } { { "TwoInputAND_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/TwoInputAND_VHDL.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796322 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoInputAND_VHDL " "Found entity 1: TwoInputAND_VHDL" {  } { { "TwoInputAND_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/TwoInputAND_VHDL.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbittwoinputmux_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbittwoinputmux_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitTwoInputMux_VHDL-Behavioral " "Found design unit 1: nbitTwoInputMux_VHDL-Behavioral" {  } { { "nbitTwoInputMux_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbitTwoInputMux_VHDL.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796332 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitTwoInputMux_VHDL " "Found entity 1: nbitTwoInputMux_VHDL" {  } { { "nbitTwoInputMux_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbitTwoInputMux_VHDL.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitReg-Behavioral " "Found design unit 1: nbitReg-Behavioral" {  } { { "nbitReg.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbitReg.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796352 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitReg " "Found entity 1: nbitReg" {  } { { "nbitReg.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbitReg.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_incrementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_incrementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_incrementor-Behavioral " "Found design unit 1: nbit_incrementor-Behavioral" {  } { { "nbit_incrementor.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_incrementor.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796372 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_incrementor " "Found entity 1: nbit_incrementor" {  } { { "nbit_incrementor.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_incrementor.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder_VHDL-Behavioral " "Found design unit 1: HalfAdder_VHDL-Behavioral" {  } { { "HalfAdder_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/HalfAdder_VHDL.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796383 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_VHDL " "Found entity 1: HalfAdder_VHDL" {  } { { "HalfAdder_VHDL.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/HalfAdder_VHDL.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFlipFlop-Behavioral " "Found design unit 1: dFlipFlop-Behavioral" {  } { { "dFlipFlop.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/dFlipFlop.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796401 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/dFlipFlop.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-Behavioral " "Found design unit 1: bcd7seg-Behavioral" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/bcd7seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796401 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/bcd7seg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-bhv " "Found design unit 1: clock_div-bhv" {  } { { "clock_div.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/clock_div.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796416 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/clock_div.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578705796416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705796416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nbitCounter_ParLoad " "Elaborating entity \"nbitCounter_ParLoad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578705796601 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ripple_carry_out nbit_syncCount_parLoad.vhd(17) " "VHDL Signal Declaration warning at nbit_syncCount_parLoad.vhd(17): used implicit default value for signal \"ripple_carry_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578705796601 "|nbitCounter_ParLoad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:div " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:div\"" {  } { { "nbit_syncCount_parLoad.vhd" "div" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796601 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clock_div.vhd(69) " "VHDL Process Statement warning at clock_div.vhd(69): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/clock_div.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578705796617 "|nbitCounter_ParLoad|clock_div:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_incrementor nbit_incrementor:inc " "Elaborating entity \"nbit_incrementor\" for hierarchy \"nbit_incrementor:inc\"" {  } { { "nbit_syncCount_parLoad.vhd" "inc" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder_VHDL nbit_incrementor:inc\|HalfAdder_VHDL:initFirstHalfAdd " "Elaborating entity \"HalfAdder_VHDL\" for hierarchy \"nbit_incrementor:inc\|HalfAdder_VHDL:initFirstHalfAdd\"" {  } { { "nbit_incrementor.vhd" "initFirstHalfAdd" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_incrementor.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInputXOR_VHDL nbit_incrementor:inc\|HalfAdder_VHDL:initFirstHalfAdd\|TwoInputXOR_VHDL:sumIO " "Elaborating entity \"TwoInputXOR_VHDL\" for hierarchy \"nbit_incrementor:inc\|HalfAdder_VHDL:initFirstHalfAdd\|TwoInputXOR_VHDL:sumIO\"" {  } { { "HalfAdder_VHDL.vhd" "sumIO" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/HalfAdder_VHDL.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInputAND_VHDL nbit_incrementor:inc\|HalfAdder_VHDL:initFirstHalfAdd\|TwoInputAND_VHDL:CoutIO " "Elaborating entity \"TwoInputAND_VHDL\" for hierarchy \"nbit_incrementor:inc\|HalfAdder_VHDL:initFirstHalfAdd\|TwoInputAND_VHDL:CoutIO\"" {  } { { "HalfAdder_VHDL.vhd" "CoutIO" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/HalfAdder_VHDL.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitTwoInputMux_VHDL nbitTwoInputMux_VHDL:mux " "Elaborating entity \"nbitTwoInputMux_VHDL\" for hierarchy \"nbitTwoInputMux_VHDL:mux\"" {  } { { "nbit_syncCount_parLoad.vhd" "mux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInputMultiplexor_VHDL nbitTwoInputMux_VHDL:mux\|TwoInputMultiplexor_VHDL:\\init:3:initTwoInMux " "Elaborating entity \"TwoInputMultiplexor_VHDL\" for hierarchy \"nbitTwoInputMux_VHDL:mux\|TwoInputMultiplexor_VHDL:\\init:3:initTwoInMux\"" {  } { { "nbitTwoInputMux_VHDL.vhd" "\\init:3:initTwoInMux" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbitTwoInputMux_VHDL.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitReg nbitReg:reg " "Elaborating entity \"nbitReg\" for hierarchy \"nbitReg:reg\"" {  } { { "nbit_syncCount_parLoad.vhd" "reg" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop nbitReg:reg\|dFlipFlop:\\init:3:dIinit " "Elaborating entity \"dFlipFlop\" for hierarchy \"nbitReg:reg\|dFlipFlop:\\init:3:dIinit\"" {  } { { "nbitReg.vhd" "\\init:3:dIinit" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbitReg.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:seg " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:seg\"" {  } { { "nbit_syncCount_parLoad.vhd" "seg" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705796802 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578705797751 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q_outputs\[0\] " "Inserted always-enabled tri-state buffer between \"Q_outputs\[0\]\" and its non-tri-state driver." {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1578705797867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q_outputs\[1\] " "Inserted always-enabled tri-state buffer between \"Q_outputs\[1\]\" and its non-tri-state driver." {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1578705797867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q_outputs\[2\] " "Inserted always-enabled tri-state buffer between \"Q_outputs\[2\]\" and its non-tri-state driver." {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1578705797867 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q_outputs\[3\] " "Inserted always-enabled tri-state buffer between \"Q_outputs\[3\]\" and its non-tri-state driver." {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1578705797867 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1578705797867 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q_outputs\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Q_outputs\[0\]\" is moved to its source" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1578705797867 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q_outputs\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Q_outputs\[1\]\" is moved to its source" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1578705797867 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q_outputs\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Q_outputs\[2\]\" is moved to its source" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1578705797867 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Q_outputs\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Q_outputs\[3\]\" is moved to its source" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1578705797867 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1578705797867 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Q_outputs\[0\]~synth " "Node \"Q_outputs\[0\]~synth\"" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578705797898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q_outputs\[1\]~synth " "Node \"Q_outputs\[1\]~synth\"" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578705797898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q_outputs\[2\]~synth " "Node \"Q_outputs\[2\]~synth\"" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578705797898 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q_outputs\[3\]~synth " "Node \"Q_outputs\[3\]~synth\"" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578705797898 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578705797898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ripple_carry_out GND " "Pin \"ripple_carry_out\" is stuck at GND" {  } { { "nbit_syncCount_parLoad.vhd" "" { Text "C:/Users/Stavros/OneDrive/Documents/IntelFPGA/4bitCounter_ParLoad/nbit_syncCount_parLoad.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578705797898 "|nbitCounter_ParLoad|ripple_carry_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578705797898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578705798048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578705799157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578705799157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578705799759 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578705799759 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578705799759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578705799759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578705799759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578705799890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 02:23:19 2020 " "Processing ended: Sat Jan 11 02:23:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578705799890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578705799890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578705799890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578705799890 ""}
