

================================================================
== Vivado HLS Report for 'Loop_loop_height1_pr'
================================================================
* Date:           Sat Aug 15 22:41:50 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        TestPattern
* Solution:       TestPattern
* Product family: zynq
* Target device:  xc7z010clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1231681|  1231681|  1231681|  1231681|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height1  |  1231680|  1231680|      1283|          -|          -|   960|    no    |
        | + loop_width1  |     1280|     1280|         2|          1|          1|  1280|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    242|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    195|
|Register         |        -|      -|     64|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     64|    437|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_318_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_336_p2                     |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |grp_fu_276_p2                     |   icmp   |      0|  0|  13|          11|           9|
    |grp_fu_282_p2                     |   icmp   |      0|  0|  13|          11|           9|
    |grp_fu_288_p2                     |   icmp   |      0|  0|  13|          11|          10|
    |grp_fu_294_p2                     |   icmp   |      0|  0|  13|          11|          10|
    |grp_fu_300_p2                     |   icmp   |      0|  0|  13|          11|          10|
    |grp_fu_306_p2                     |   icmp   |      0|  0|  13|          11|          11|
    |tmp_1_i_fu_324_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |tmp_2_i_fu_330_p2                 |   icmp   |      0|  0|  13|          11|          11|
    |tmp_4_i_fu_342_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_i_fu_312_p2                   |   icmp   |      0|  0|  13|          10|           8|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |storemerge1_fu_364_p3             |  select  |      0|  0|   9|           1|           9|
    |storemerge2_cast_fu_378_p3        |  select  |      0|  0|   2|           1|           2|
    |storemerge3_fu_348_p3             |  select  |      0|  0|   9|           1|           7|
    |storemerge_fu_356_p3              |  select  |      0|  0|   9|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    |not_tmp_15_i_fu_372_p2            |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 242|         140|         125|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_4_reg_125  |  33|          6|    8|         48|
    |ap_phi_reg_pp0_iter1_tmp_5_reg_176  |  33|          6|    8|         48|
    |ap_phi_reg_pp0_iter1_tmp_6_reg_225  |  33|          6|    8|         48|
    |imag0_0_data_stream_0_V_blk_n       |   9|          2|    1|          2|
    |imag0_0_data_stream_1_V_blk_n       |   9|          2|    1|          2|
    |imag0_0_data_stream_2_V_blk_n       |   9|          2|    1|          2|
    |t_V_1_reg_114                       |   9|          2|   11|         22|
    |t_V_reg_103                         |   9|          2|   10|         20|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 195|         38|   51|        202|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_4_reg_125  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_tmp_5_reg_176  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_tmp_6_reg_225  |   8|   0|    8|          0|
    |i_V_reg_390                         |  10|   0|   10|          0|
    |t_V_1_reg_114                       |  11|   0|   11|          0|
    |t_V_reg_103                         |  10|   0|   10|          0|
    |tmp_1_i_reg_395                     |   1|   0|    1|          0|
    |tmp_2_i_reg_399                     |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  64|   0|   64|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |   Loop_loop_height1_pr  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |   Loop_loop_height1_pr  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |   Loop_loop_height1_pr  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |   Loop_loop_height1_pr  | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |   Loop_loop_height1_pr  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |   Loop_loop_height1_pr  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |   Loop_loop_height1_pr  | return value |
|imag0_0_data_stream_0_V_din     | out |    8|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_0_V_write   | out |    1|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_1_V_din     | out |    8|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_1_V_write   | out |    1|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_2_V_din     | out |    8|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
|imag0_0_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
|imag0_0_data_stream_2_V_write   | out |    1|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

