begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/***********************license start***************  * Copyright (c) 2003-2010  Cavium Inc. (support@cavium.com). All rights  * reserved.  *  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are  * met:  *  *   * Redistributions of source code must retain the above copyright  *     notice, this list of conditions and the following disclaimer.  *  *   * Redistributions in binary form must reproduce the above  *     copyright notice, this list of conditions and the following  *     disclaimer in the documentation and/or other materials provided  *     with the distribution.   *   * Neither the name of Cavium Inc. nor the names of  *     its contributors may be used to endorse or promote products  *     derived from this software without specific prior written  *     permission.   * This Software, including technical data, may be subject to U.S. export  control  * laws, including the U.S. Export Administration Act and its  associated  * regulations, and may be subject to export or import  regulations in other  * countries.   * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"  * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR  * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO  * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR  * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM  * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,  * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF  * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR  * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR  * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.  ***********************license end**************************************/
end_comment

begin_comment
comment|/**  * @file  *  * Module to support operations on core such as TLB config, etc.  *  *<hr>$Revision: 70030 $<hr>  *  */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|CVMX_BUILD_FOR_LINUX_KERNEL
end_ifdef

begin_include
include|#
directive|include
file|<linux/module.h>
end_include

begin_include
include|#
directive|include
file|<asm/octeon/cvmx.h>
end_include

begin_include
include|#
directive|include
file|<asm/octeon/cvmx-core.h>
end_include

begin_else
else|#
directive|else
end_else

begin_include
include|#
directive|include
file|"cvmx-config.h"
end_include

begin_include
include|#
directive|include
file|"cvmx.h"
end_include

begin_include
include|#
directive|include
file|"cvmx-core.h"
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/**  * Adds a wired TLB entry, and returns the index of the entry added.  * Parameters are written to TLB registers without further processing.  *  * @param hi     HI register value  * @param lo0    lo0 register value  * @param lo1    lo1 register value  * @param page_mask   pagemask register value  *  * @return Success: TLB index used (0-31 Octeon, 0-63 Octeon+, or 0-127  *         Octeon2). Failure: -1  */
end_comment

begin_function
name|int
name|cvmx_core_add_wired_tlb_entry
parameter_list|(
name|uint64_t
name|hi
parameter_list|,
name|uint64_t
name|lo0
parameter_list|,
name|uint64_t
name|lo1
parameter_list|,
name|cvmx_tlb_pagemask_t
name|page_mask
parameter_list|)
block|{
name|uint32_t
name|index
decl_stmt|;
name|CVMX_MF_TLB_WIRED
argument_list|(
name|index
argument_list|)
expr_stmt|;
if|if
condition|(
name|index
operator|>=
operator|(
name|unsigned
name|int
operator|)
name|cvmx_core_get_tlb_entries
argument_list|()
condition|)
block|{
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|CVMX_MT_ENTRY_HIGH
argument_list|(
name|hi
argument_list|)
expr_stmt|;
name|CVMX_MT_ENTRY_LO_0
argument_list|(
name|lo0
argument_list|)
expr_stmt|;
name|CVMX_MT_ENTRY_LO_1
argument_list|(
name|lo1
argument_list|)
expr_stmt|;
name|CVMX_MT_PAGEMASK
argument_list|(
name|page_mask
argument_list|)
expr_stmt|;
name|CVMX_MT_TLB_INDEX
argument_list|(
name|index
argument_list|)
expr_stmt|;
name|CVMX_MT_TLB_WIRED
argument_list|(
name|index
operator|+
literal|1
argument_list|)
expr_stmt|;
name|CVMX_EHB
expr_stmt|;
name|CVMX_TLBWI
expr_stmt|;
name|CVMX_EHB
expr_stmt|;
return|return
operator|(
name|index
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  * Adds a fixed (wired) TLB mapping.  Returns TLB index used or -1 on error.  * This is a wrapper around cvmx_core_add_wired_tlb_entry()  *  * @param vaddr      Virtual address to map  * @param page0_addr page 0 physical address, with low 3 bits representing the DIRTY, VALID, and GLOBAL bits  * @param page1_addr page1 physical address, with low 3 bits representing the DIRTY, VALID, and GLOBAL bits  * @param page_mask  page mask.  *  * @return Success: TLB index used (0-31)  *         Failure: -1  */
end_comment

begin_function
name|int
name|cvmx_core_add_fixed_tlb_mapping_bits
parameter_list|(
name|uint64_t
name|vaddr
parameter_list|,
name|uint64_t
name|page0_addr
parameter_list|,
name|uint64_t
name|page1_addr
parameter_list|,
name|cvmx_tlb_pagemask_t
name|page_mask
parameter_list|)
block|{
if|if
condition|(
operator|(
name|vaddr
operator|&
operator|(
name|page_mask
operator||
literal|0x7ff
operator|)
operator|)
operator|||
operator|(
operator|(
name|page0_addr
operator|&
operator|~
literal|0x7ULL
operator|)
operator|&
operator|(
operator|(
name|page_mask
operator||
literal|0x7ff
operator|)
operator|>>
literal|1
operator|)
operator|)
operator|||
operator|(
operator|(
name|page1_addr
operator|&
operator|~
literal|0x7ULL
operator|)
operator|&
operator|(
operator|(
name|page_mask
operator||
literal|0x7ff
operator|)
operator|>>
literal|1
operator|)
operator|)
condition|)
block|{
name|cvmx_dprintf
argument_list|(
literal|"Error adding tlb mapping: invalid address alignment at vaddr: 0x%llx\n"
argument_list|,
operator|(
name|unsigned
name|long
name|long
operator|)
name|vaddr
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
return|return
operator|(
name|cvmx_core_add_wired_tlb_entry
argument_list|(
name|vaddr
argument_list|,
operator|(
name|page0_addr
operator|>>
literal|6
operator|)
operator||
operator|(
name|page0_addr
operator|&
literal|0x7
operator|)
argument_list|,
operator|(
name|page1_addr
operator|>>
literal|6
operator|)
operator||
operator|(
name|page1_addr
operator|&
literal|0x7
operator|)
argument_list|,
name|page_mask
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  * Adds a fixed (wired) TLB mapping.  Returns TLB index used or -1 on error.  * Assumes both pages are valid.  Use cvmx_core_add_fixed_tlb_mapping_bits for more control.  * This is a wrapper around cvmx_core_add_wired_tlb_entry()  *  * @param vaddr      Virtual address to map  * @param page0_addr page 0 physical address  * @param page1_addr page1 physical address  * @param page_mask  page mask.  *  * @return Success: TLB index used (0-31)  *         Failure: -1  */
end_comment

begin_function
name|int
name|cvmx_core_add_fixed_tlb_mapping
parameter_list|(
name|uint64_t
name|vaddr
parameter_list|,
name|uint64_t
name|page0_addr
parameter_list|,
name|uint64_t
name|page1_addr
parameter_list|,
name|cvmx_tlb_pagemask_t
name|page_mask
parameter_list|)
block|{
return|return
operator|(
name|cvmx_core_add_fixed_tlb_mapping_bits
argument_list|(
name|vaddr
argument_list|,
name|page0_addr
operator||
name|TLB_DIRTY
operator||
name|TLB_VALID
operator||
name|TLB_GLOBAL
argument_list|,
name|page1_addr
operator||
name|TLB_DIRTY
operator||
name|TLB_VALID
operator||
name|TLB_GLOBAL
argument_list|,
name|page_mask
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  * Return number of TLB entries.  */
end_comment

begin_function
name|int
name|cvmx_core_get_tlb_entries
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN3XXX
argument_list|)
condition|)
return|return
literal|32
return|;
elseif|else
if|if
condition|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN5XXX
argument_list|)
condition|)
return|return
literal|64
return|;
else|else
return|return
literal|128
return|;
block|}
end_function

end_unit

