INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/CAN_ID/CAN_ID.srcs/sources_1/new/Can_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Can_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sources_1/new/DFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/RingCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
WARNING: [VRFC 10-3824] variable 'tmp' must explicitly be declared as automatic or static [C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/RingCounter.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/SegInterpreter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegInterpreter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/SegmentDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/SensCounter/SensCounter.srcs/sources_1/new/SensCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SensCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/SensCounter/SensCounter.srcs/sources_1/new/TFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sources_1/new/USR16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USR16b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/checksumMachineCAN/checksumMachineCAN.srcs/sources_1/new/checksumMachine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checksumMachine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/clockDivider/clockDivider.srcs/sources_1/new/clockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'CANclk' is used before its declaration [C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/top.sv:28]
WARNING: [VRFC 10-3380] identifier 'timer16SIn' is used before its declaration [C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/top.sv:29]
WARNING: [VRFC 10-3380] identifier 'timer16' is used before its declaration [C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/top.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/btnDebounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btnDebounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/enabledClock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabledClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
