/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2023 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      UMC.  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  final_mem
 *      Words:          64
 *      Word Width:     16
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        slow
 *      Delays:		max
 *
 *      Creation Date:  2023-06-01 07:10:45Z
 *      Version:        2001Q4V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2023-06-01 07:10:45Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2023 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 1.620;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.00181;
	k_temp_cell_rise		: 0.00181;
	k_temp_hold_fall                : 0.00181;
	k_temp_hold_rise                : 0.00181;
	k_temp_min_pulse_width_high     : 0.00181;
	k_temp_min_pulse_width_low      : 0.00181;
	k_temp_min_period               : 0.00181;
	k_temp_rise_propagation         : 0.00181;
	k_temp_fall_propagation         : 0.00181;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.00181;
	k_temp_recovery_rise            : 0.00181;
	k_temp_setup_fall               : 0.00181;
	k_temp_setup_rise               : 0.00181;
	k_volt_cell_fall                : -0.65387;
	k_volt_cell_rise                : -0.65387;
	k_volt_hold_fall                : -0.65387;
	k_volt_hold_rise                : -0.65387;
	k_volt_min_pulse_width_high     : -0.65387;
	k_volt_min_pulse_width_low      : -0.65387;
	k_volt_min_period               : -0.65387;
	k_volt_rise_propagation         : -0.65387;
	k_volt_fall_propagation         : -0.65387;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.65387;
	k_volt_recovery_rise            : -0.65387;
	k_volt_setup_fall               : -0.65387;
	k_volt_setup_rise               : -0.65387;
	operating_conditions(slow) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 1.620;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : slow;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(final_mem_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(final_mem_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(final_mem_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(final_mem_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (final_mem_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 16;
		bit_from : 15;
		bit_to : 0 ;
		downto : true ;
	}
	type (final_mem_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 6;
		bit_from : 5;
		bit_to : 0 ;
		downto : true ;
	}
cell(final_mem) {
	area		 : 40981.017;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 6;
		word_width : 16;
	}
	bus(Q)	 {
		bus_type : final_mem_DATA;
		direction : output;
		max_capacitance : 2.222;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(final_mem_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.845, 1.991, 2.143, 2.441, 3.038", \
			  "1.899, 2.045, 2.197, 2.495, 3.092", \
			  "2.007, 2.153, 2.305, 2.603, 3.199", \
			  "2.222, 2.369, 2.520, 2.819, 3.415", \
			  "2.357, 2.503, 2.655, 2.953, 3.550" \
			)
			}
			rise_transition(final_mem_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(final_mem_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.844, 1.938, 2.035, 2.227, 2.610", \
			  "1.898, 1.992, 2.089, 2.281, 2.663", \
			  "2.005, 2.099, 2.197, 2.388, 2.771", \
			  "2.221, 2.315, 2.412, 2.604, 2.987", \
			  "2.355, 2.449, 2.547, 2.738, 3.121" \
			)
			}
			fall_transition(final_mem_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(final_mem_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.929, 0.960, 1.111, 1.410, 2.006", \
			  "0.949, 1.008, 1.160, 1.458, 2.054", \
			  "0.988, 1.105, 1.257, 1.555, 2.151", \
			  "1.153, 1.299, 1.451, 1.749, 2.345", \
			  "1.274, 1.420, 1.572, 1.870, 2.467" \
			)
                       }
			rise_transition(final_mem_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(final_mem_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.929, 0.929, 0.929, 1.089, 1.472", \
			  "0.949, 0.949, 0.949, 1.137, 1.520", \
			  "0.988, 0.988, 1.043, 1.234, 1.617", \
			  "1.066, 1.139, 1.237, 1.428, 1.811", \
			  "1.167, 1.261, 1.358, 1.550, 1.933" \
			)
			}
			fall_transition(final_mem_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(final_mem_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.929, 0.960, 1.111, 1.410, 2.006", \
			  "0.949, 1.008, 1.160, 1.458, 2.054", \
			  "0.988, 1.105, 1.257, 1.555, 2.151", \
			  "1.153, 1.299, 1.451, 1.749, 2.345", \
			  "1.274, 1.420, 1.572, 1.870, 2.467" \
			)
                       }
			rise_transition(final_mem_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.095, 0.406, 0.729, 1.363, 2.631")
			}
			cell_fall(final_mem_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.929, 0.929, 0.929, 1.089, 1.472", \
			  "0.949, 0.949, 0.949, 1.137, 1.520", \
			  "0.988, 0.988, 1.043, 1.234, 1.617", \
			  "1.066, 1.139, 1.237, 1.428, 1.811", \
			  "1.167, 1.261, 1.358, 1.550, 1.933" \
			)
			}
			fall_transition(final_mem_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.054, 0.238, 0.428, 0.801, 1.548")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.193
		clock	: true;
		min_pulse_width_low	: 0.240;
		min_pulse_width_high	: 0.147;
		min_period		: 1.705;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(final_mem_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(final_mem_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("64.624, 64.624")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(final_mem_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("70.298, 70.298")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.018;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.557, 0.567, 0.587, 0.644, 0.730", \
			  "0.503, 0.513, 0.533, 0.590, 0.676", \
			  "0.396, 0.405, 0.425, 0.482, 0.568", \
			  "0.180, 0.190, 0.210, 0.267, 0.353", \
			  "0.045, 0.055, 0.075, 0.132, 0.218" \
			)
			}
			fall_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.557, 0.567, 0.587, 0.644, 0.730", \
			  "0.503, 0.513, 0.533, 0.590, 0.676", \
			  "0.396, 0.405, 0.425, 0.482, 0.568", \
			  "0.180, 0.190, 0.210, 0.267, 0.353", \
			  "0.045, 0.055, 0.075, 0.132, 0.218" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.003, 0.000, 0.000, 0.000, 0.000", \
			  "0.111, 0.101, 0.082, 0.042, 0.018", \
			  "0.327, 0.317, 0.297, 0.258, 0.233", \
			  "0.461, 0.452, 0.432, 0.392, 0.368" \
			)
				
			}
			fall_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.003, 0.000, 0.000, 0.000, 0.000", \
			  "0.111, 0.101, 0.082, 0.042, 0.018", \
			  "0.327, 0.317, 0.297, 0.258, 0.233", \
			  "0.461, 0.452, 0.432, 0.392, 0.368" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.009;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.548, 0.590, 0.673, 0.840, 0.944", \
			  "0.494, 0.536, 0.619, 0.786, 0.890", \
			  "0.386, 0.428, 0.511, 0.678, 0.783", \
			  "0.171, 0.213, 0.296, 0.463, 0.567", \
			  "0.149, 0.168, 0.213, 0.380, 0.484" \
			)
			}
			fall_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.548, 0.590, 0.673, 0.840, 0.944", \
			  "0.494, 0.536, 0.619, 0.786, 0.890", \
			  "0.386, 0.428, 0.511, 0.678, 0.783", \
			  "0.171, 0.213, 0.296, 0.463, 0.567", \
			  "0.149, 0.168, 0.213, 0.380, 0.484" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.055, 0.013, 0.000, 0.000, 0.000", \
			  "0.270, 0.228, 0.145, 0.049, 0.001", \
			  "0.405, 0.363, 0.280, 0.184, 0.135" \
			)
			}
			fall_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.055, 0.013, 0.000, 0.000, 0.000", \
			  "0.270, 0.228, 0.145, 0.049, 0.001", \
			  "0.405, 0.363, 0.280, 0.184, 0.135" \
			)
	}	}	}

	bus(A)  {
		bus_type : final_mem_ADDRESS;
		direction : input;
		capacitance : 0.043;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.479, 0.484, 0.494, 0.513, 0.526", \
			  "0.425, 0.430, 0.440, 0.460, 0.472", \
			  "0.317, 0.322, 0.332, 0.352, 0.364", \
			  "0.102, 0.107, 0.117, 0.136, 0.149", \
			  "0.000, 0.000, 0.000, 0.002, 0.014" \
			)
			}
			fall_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.479, 0.484, 0.494, 0.513, 0.526", \
			  "0.425, 0.430, 0.440, 0.460, 0.472", \
			  "0.317, 0.322, 0.332, 0.352, 0.364", \
			  "0.102, 0.107, 0.117, 0.136, 0.149", \
			  "0.000, 0.000, 0.000, 0.002, 0.014" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.158, 0.153, 0.143, 0.124, 0.111", \
			  "0.212, 0.207, 0.197, 0.177, 0.165", \
			  "0.320, 0.315, 0.305, 0.285, 0.273", \
			  "0.535, 0.530, 0.520, 0.501, 0.488", \
			  "0.670, 0.665, 0.655, 0.635, 0.623" \
			)
			}
			fall_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.158, 0.153, 0.143, 0.124, 0.111", \
			  "0.212, 0.207, 0.197, 0.177, 0.165", \
			  "0.320, 0.315, 0.305, 0.285, 0.273", \
			  "0.535, 0.530, 0.520, 0.501, 0.488", \
			  "0.670, 0.665, 0.655, 0.635, 0.623" \
			)
	}	}	}
	bus(D)	 {
		bus_type : final_mem_DATA;
		direction : input;
		capacitance : 0.005;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.319, 0.329, 0.421, 0.663, 0.814", \
			  "0.265, 0.275, 0.367, 0.609, 0.760", \
			  "0.157, 0.167, 0.259, 0.501, 0.653", \
			  "0.000, 0.000, 0.044, 0.286, 0.437", \
			  "0.000, 0.000, 0.000, 0.151, 0.303" \
			)
			}
			fall_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.319, 0.329, 0.421, 0.663, 0.814", \
			  "0.265, 0.275, 0.367, 0.609, 0.760", \
			  "0.157, 0.167, 0.259, 0.501, 0.653", \
			  "0.000, 0.000, 0.044, 0.286, 0.437", \
			  "0.000, 0.000, 0.000, 0.151, 0.303" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.083, 0.022, 0.000, 0.000, 0.000", \
			  "0.298, 0.238, 0.162, 0.122, 0.097", \
			  "0.433, 0.372, 0.297, 0.257, 0.232" \
			)
			}
			fall_constraint(final_mem_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.083, 0.022, 0.000, 0.000, 0.000", \
			  "0.298, 0.238, 0.162, 0.122, 0.097", \
			  "0.433, 0.372, 0.297, 0.257, 0.232" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
