set ::env(PDK) "sky130B"
set ::env(PDKPATH) "/home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example"
set ::env(DESIGN_NAME) "user_proj_example"
set ::env(DESIGN_IS_CORE) "0"
set ::env(VERILOG_FILES) "/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/defines.v /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v"
set ::env(EXTRA_LEFS) "/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/macros/lef/core_flat_v4.lef"
set ::env(EXTRA_GDS_FILES) "/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/macros/gds/core_flat_v4.gds"
set ::env(MACRO_PLACEMENT_CFG) "/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/macro.cfg"
set ::env(FP_PDN_VERTICAL_LAYER) "met4"
set ::env(FP_PDN_HORIZONTAL_LAYER) "met3"
set ::env(VERILOG_FILES_BLACKBOX) "/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v"
set ::env(FP_PDN_MACRO_HOOKS) "core_flat_v4 vdda1 vssa1 vdda1 vssa1, core_flat_v4 vccd1 vssd1 vccd1 vssd1"
set ::env(CLOCK_PERIOD) "25"
set ::env(CLOCK_PORT) ""
set ::env(CLOCK_NET) "counter.clk"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 1400 1400"
set ::env(FP_PIN_ORDER_CFG) "/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/pin_order.cfg"
set ::env(MAX_TRANSITION_CONSTRAINT) "1.0"
set ::env(MAX_FANOUT_CONSTRAINT) "16"
set ::env(PL_TARGET_DENSITY) "0.55"
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) "0.4"
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) "0.2"
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) "0.2"
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) "0.4"
set ::env(MAGIC_DEF_LABELS) "0"
set ::env(SYNTH_BUFFERING) "0"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(HEURISTIC_ANTENNA_THRESHOLD) "110"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(VDD_NETS) "vccd1 vdda1"
set ::env(GND_NETS) "vssd1 vssa1"
set ::env(SYNTH_USE_PG_PINS_DEFINES) "USE_POWER_PINS"
set ::env(FP_PDN_SKIPTRIM) "1"
set ::env(RUN_IRDROP_REPORT) "0"
set ::env(LVS_CONNECT_BY_LABEL) "1"
set ::env(RSZ_DONT_TOUCH_LIST) "analog_io1 analog_io2 analog_io3"
set ::env(IO_SYNC) "0"
set ::env(BASE_SDC_FILE) "/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/base_user_proj_example.sdc"
set ::env(RUN_CVC) "1"
set ::env(FP_CORE_UTIL) "45"
set ::env(RT_MAX_LAYER) "met4"
