{"Source Block": ["hdl/library/common/up_axi.v@95:105@HdlIdDef", "  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n  reg                               up_rreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n  reg     [ 4:0]                    up_rcount = 'd0;\n\n  // internal signals\n\n  wire                              up_wack_s;\n"], "Clone Blocks": [["hdl/library/common/up_axi.v@94:104", "  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n  reg                               up_rreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n  reg     [ 4:0]                    up_rcount = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/common/up_axi.v@96:106", "  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n  reg                               up_rreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n  reg     [ 4:0]                    up_rcount = 'd0;\n\n  // internal signals\n\n  wire                              up_wack_s;\n  wire                              up_rack_s;\n"], ["hdl/library/common/up_axi.v@93:103", "  reg                               up_axi_arready_int = 'd0;\n  reg                               up_axi_rvalid_int = 'd0;\n  reg     [31:0]                    up_axi_rdata_int = 'd0;\n  reg                               up_rack_d = 'd0;\n  reg     [31:0]                    up_rdata_d = 'd0;\n  reg                               up_rsel = 'd0;\n  reg                               up_rreq_int = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n  reg     [ 4:0]                    up_rcount = 'd0;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[100, "  reg     [(ADDRESS_WIDTH-1):0]     up_raddr_int = 'd0;\n"]], "Add": [[100, "  reg     [(AXI_ADDRESS_WIDTH-3):0] up_raddr_int = 'd0;\n"]]}}