
F407_workspace.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001230  0800cb54  0800cb54  0001cb54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd84  0800dd84  0002019c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dd84  0800dd84  0001dd84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd8c  0800dd8c  0002019c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd8c  0800dd8c  0001dd8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dd90  0800dd90  0001dd90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000019c  20000000  0800dd94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002019c  2**0
                  CONTENTS
 10 .bss          00000e7c  2000019c  2000019c  0002019c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001018  20001018  0002019c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a029  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a44  00000000  00000000  0003a1f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001708  00000000  00000000  0003dc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001560  00000000  00000000  0003f348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002507c  00000000  00000000  000408a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c381  00000000  00000000  00065924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1b4b  00000000  00000000  00081ca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001537f0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006534  00000000  00000000  00153840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000019c 	.word	0x2000019c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cb3c 	.word	0x0800cb3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a0 	.word	0x200001a0
 80001cc:	0800cb3c 	.word	0x0800cb3c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8000574:	b590      	push	{r4, r7, lr}
 8000576:	b08d      	sub	sp, #52	; 0x34
 8000578:	af02      	add	r7, sp, #8
 800057a:	60b9      	str	r1, [r7, #8]
 800057c:	4611      	mov	r1, r2
 800057e:	461a      	mov	r2, r3
 8000580:	4603      	mov	r3, r0
 8000582:	73fb      	strb	r3, [r7, #15]
 8000584:	460b      	mov	r3, r1
 8000586:	81bb      	strh	r3, [r7, #12]
 8000588:	4613      	mov	r3, r2
 800058a:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 800058c:	7bfb      	ldrb	r3, [r7, #15]
 800058e:	2b1e      	cmp	r3, #30
 8000590:	d961      	bls.n	8000656 <ILI9341_DrawChar+0xe2>
 8000592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000596:	2b00      	cmp	r3, #0
 8000598:	db5d      	blt.n	8000656 <ILI9341_DrawChar+0xe2>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	785b      	ldrb	r3, [r3, #1]
 80005a4:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	789b      	ldrb	r3, [r3, #2]
 80005aa:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	78db      	ldrb	r3, [r3, #3]
 80005b0:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 80005b2:	7bfb      	ldrb	r3, [r7, #15]
 80005b4:	3b20      	subs	r3, #32
 80005b6:	7ffa      	ldrb	r2, [r7, #31]
 80005b8:	fb02 f303 	mul.w	r3, r2, r3
 80005bc:	3304      	adds	r3, #4
 80005be:	68ba      	ldr	r2, [r7, #8]
 80005c0:	4413      	add	r3, r2
 80005c2:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 80005c4:	7fbb      	ldrb	r3, [r7, #30]
 80005c6:	b29a      	uxth	r2, r3
 80005c8:	7f7b      	ldrb	r3, [r7, #29]
 80005ca:	b29c      	uxth	r4, r3
 80005cc:	88f9      	ldrh	r1, [r7, #6]
 80005ce:	89b8      	ldrh	r0, [r7, #12]
 80005d0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80005d2:	9300      	str	r3, [sp, #0]
 80005d4:	4623      	mov	r3, r4
 80005d6:	f000 fc67 	bl	8000ea8 <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 80005da:	2300      	movs	r3, #0
 80005dc:	627b      	str	r3, [r7, #36]	; 0x24
 80005de:	e035      	b.n	800064c <ILI9341_DrawChar+0xd8>
	{
		for (int i=0; i < fWidth; i++)
 80005e0:	2300      	movs	r3, #0
 80005e2:	623b      	str	r3, [r7, #32]
 80005e4:	e02b      	b.n	800063e <ILI9341_DrawChar+0xca>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 80005e6:	7f3b      	ldrb	r3, [r7, #28]
 80005e8:	6a3a      	ldr	r2, [r7, #32]
 80005ea:	fb03 f202 	mul.w	r2, r3, r2
 80005ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005f0:	10db      	asrs	r3, r3, #3
 80005f2:	f003 031f 	and.w	r3, r3, #31
 80005f6:	4413      	add	r3, r2
 80005f8:	3301      	adds	r3, #1
 80005fa:	69ba      	ldr	r2, [r7, #24]
 80005fc:	4413      	add	r3, r2
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 8000602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000604:	f003 0307 	and.w	r3, r3, #7
 8000608:	2201      	movs	r2, #1
 800060a:	fa02 f303 	lsl.w	r3, r2, r3
 800060e:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 8000610:	7dfa      	ldrb	r2, [r7, #23]
 8000612:	7dbb      	ldrb	r3, [r7, #22]
 8000614:	4013      	ands	r3, r2
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	d00d      	beq.n	8000638 <ILI9341_DrawChar+0xc4>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 800061c:	6a3b      	ldr	r3, [r7, #32]
 800061e:	b29a      	uxth	r2, r3
 8000620:	89bb      	ldrh	r3, [r7, #12]
 8000622:	4413      	add	r3, r2
 8000624:	b298      	uxth	r0, r3
 8000626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000628:	b29a      	uxth	r2, r3
 800062a:	88fb      	ldrh	r3, [r7, #6]
 800062c:	4413      	add	r3, r2
 800062e:	b29b      	uxth	r3, r3
 8000630:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000632:	4619      	mov	r1, r3
 8000634:	f000 fbd2 	bl	8000ddc <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 8000638:	6a3b      	ldr	r3, [r7, #32]
 800063a:	3301      	adds	r3, #1
 800063c:	623b      	str	r3, [r7, #32]
 800063e:	7fbb      	ldrb	r3, [r7, #30]
 8000640:	6a3a      	ldr	r2, [r7, #32]
 8000642:	429a      	cmp	r2, r3
 8000644:	dbcf      	blt.n	80005e6 <ILI9341_DrawChar+0x72>
	for (int j=0; j < fHeight; j++)
 8000646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000648:	3301      	adds	r3, #1
 800064a:	627b      	str	r3, [r7, #36]	; 0x24
 800064c:	7f7b      	ldrb	r3, [r7, #29]
 800064e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000650:	429a      	cmp	r2, r3
 8000652:	dbc5      	blt.n	80005e0 <ILI9341_DrawChar+0x6c>
 8000654:	e000      	b.n	8000658 <ILI9341_DrawChar+0xe4>
	if ((ch < 31) || (ch > 127)) return;
 8000656:	bf00      	nop
			}
		}
	}
}
 8000658:	372c      	adds	r7, #44	; 0x2c
 800065a:	46bd      	mov	sp, r7
 800065c:	bd90      	pop	{r4, r7, pc}

0800065e <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	b08a      	sub	sp, #40	; 0x28
 8000662:	af02      	add	r7, sp, #8
 8000664:	60f8      	str	r0, [r7, #12]
 8000666:	60b9      	str	r1, [r7, #8]
 8000668:	4611      	mov	r1, r2
 800066a:	461a      	mov	r2, r3
 800066c:	460b      	mov	r3, r1
 800066e:	80fb      	strh	r3, [r7, #6]
 8000670:	4613      	mov	r3, r2
 8000672:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	785b      	ldrb	r3, [r3, #1]
 800067e:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8000680:	e02d      	b.n	80006de <ILI9341_DrawText+0x80>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	7818      	ldrb	r0, [r3, #0]
 8000686:	88b9      	ldrh	r1, [r7, #4]
 8000688:	88fa      	ldrh	r2, [r7, #6]
 800068a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	460b      	mov	r3, r1
 8000694:	68b9      	ldr	r1, [r7, #8]
 8000696:	f7ff ff6d 	bl	8000574 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	3b20      	subs	r3, #32
 80006a0:	7ffa      	ldrb	r2, [r7, #31]
 80006a2:	fb02 f303 	mul.w	r3, r2, r3
 80006a6:	3304      	adds	r3, #4
 80006a8:	68ba      	ldr	r2, [r7, #8]
 80006aa:	4413      	add	r3, r2
 80006ac:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 80006ae:	69bb      	ldr	r3, [r7, #24]
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 80006b4:	7dfb      	ldrb	r3, [r7, #23]
 80006b6:	1c9a      	adds	r2, r3, #2
 80006b8:	7fbb      	ldrb	r3, [r7, #30]
 80006ba:	429a      	cmp	r2, r3
 80006bc:	da07      	bge.n	80006ce <ILI9341_DrawText+0x70>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 80006be:	7dfb      	ldrb	r3, [r7, #23]
 80006c0:	b29a      	uxth	r2, r3
 80006c2:	88fb      	ldrh	r3, [r7, #6]
 80006c4:	4413      	add	r3, r2
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	3302      	adds	r3, #2
 80006ca:	80fb      	strh	r3, [r7, #6]
 80006cc:	e004      	b.n	80006d8 <ILI9341_DrawText+0x7a>
		}
		else
		{
			X += fWidth;
 80006ce:	7fbb      	ldrb	r3, [r7, #30]
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	88fb      	ldrh	r3, [r7, #6]
 80006d4:	4413      	add	r3, r2
 80006d6:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	3301      	adds	r3, #1
 80006dc:	60fb      	str	r3, [r7, #12]
	while (*str)
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d1cd      	bne.n	8000682 <ILI9341_DrawText+0x24>
	}
}
 80006e6:	bf00      	nop
 80006e8:	bf00      	nop
 80006ea:	3720      	adds	r7, #32
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <HAL_SPI_TxCpltCallback>:
uint16_t LCD_DC_PIN = LCD1_DC_PIN;
GPIO_TypeDef* LCD_RST_PORT = LCD1_RST_PORT;
uint16_t LCD_RST_PIN = LCD1_RST_PIN;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	4a07      	ldr	r2, [pc, #28]	; (8000718 <HAL_SPI_TxCpltCallback+0x28>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d107      	bne.n	8000710 <HAL_SPI_TxCpltCallback+0x20>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <HAL_SPI_TxCpltCallback+0x2c>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a06      	ldr	r2, [pc, #24]	; (8000720 <HAL_SPI_TxCpltCallback+0x30>)
 8000706:	8811      	ldrh	r1, [r2, #0]
 8000708:	2201      	movs	r2, #1
 800070a:	4618      	mov	r0, r3
 800070c:	f002 fbb2 	bl	8002e74 <HAL_GPIO_WritePin>
  }
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	2000020c 	.word	0x2000020c
 800071c:	20000004 	.word	0x20000004
 8000720:	20000008 	.word	0x20000008

08000724 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 800072e:	bf00      	nop
 8000730:	4b08      	ldr	r3, [pc, #32]	; (8000754 <ILI9341_SPI_Tx+0x30>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	689b      	ldr	r3, [r3, #8]
 8000736:	f003 0302 	and.w	r3, r3, #2
 800073a:	2b02      	cmp	r3, #2
 800073c:	d1f8      	bne.n	8000730 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	2201      	movs	r2, #1
 8000742:	4619      	mov	r1, r3
 8000744:	4803      	ldr	r0, [pc, #12]	; (8000754 <ILI9341_SPI_Tx+0x30>)
 8000746:	f007 f8cf 	bl	80078e8 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 800074a:	bf00      	nop
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	2000020c 	.word	0x2000020c

08000758 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	460b      	mov	r3, r1
 8000762:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000764:	bf00      	nop
 8000766:	4b08      	ldr	r3, [pc, #32]	; (8000788 <ILI9341_SPI_TxBuffer+0x30>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	f003 0302 	and.w	r3, r3, #2
 8000770:	2b02      	cmp	r3, #2
 8000772:	d1f8      	bne.n	8000766 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8000774:	887b      	ldrh	r3, [r7, #2]
 8000776:	461a      	mov	r2, r3
 8000778:	6879      	ldr	r1, [r7, #4]
 800077a:	4803      	ldr	r0, [pc, #12]	; (8000788 <ILI9341_SPI_TxBuffer+0x30>)
 800077c:	f007 f8b4 	bl	80078e8 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	2000020c 	.word	0x2000020c

0800078c <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	4603      	mov	r3, r0
 8000794:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8000796:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <ILI9341_WriteCommand+0x3c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4a0c      	ldr	r2, [pc, #48]	; (80007cc <ILI9341_WriteCommand+0x40>)
 800079c:	8811      	ldrh	r1, [r2, #0]
 800079e:	2200      	movs	r2, #0
 80007a0:	4618      	mov	r0, r3
 80007a2:	f002 fb67 	bl	8002e74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80007a6:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <ILI9341_WriteCommand+0x44>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <ILI9341_WriteCommand+0x48>)
 80007ac:	8811      	ldrh	r1, [r2, #0]
 80007ae:	2200      	movs	r2, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f002 fb5f 	bl	8002e74 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ffb3 	bl	8000724 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	2000000c 	.word	0x2000000c
 80007cc:	20000010 	.word	0x20000010
 80007d0:	20000004 	.word	0x20000004
 80007d4:	20000008 	.word	0x20000008

080007d8 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80007e2:	4b0c      	ldr	r3, [pc, #48]	; (8000814 <ILI9341_WriteData+0x3c>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a0c      	ldr	r2, [pc, #48]	; (8000818 <ILI9341_WriteData+0x40>)
 80007e8:	8811      	ldrh	r1, [r2, #0]
 80007ea:	2201      	movs	r2, #1
 80007ec:	4618      	mov	r0, r3
 80007ee:	f002 fb41 	bl	8002e74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80007f2:	4b0a      	ldr	r3, [pc, #40]	; (800081c <ILI9341_WriteData+0x44>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a0a      	ldr	r2, [pc, #40]	; (8000820 <ILI9341_WriteData+0x48>)
 80007f8:	8811      	ldrh	r1, [r2, #0]
 80007fa:	2200      	movs	r2, #0
 80007fc:	4618      	mov	r0, r3
 80007fe:	f002 fb39 	bl	8002e74 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff8d 	bl	8000724 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	2000000c 	.word	0x2000000c
 8000818:	20000010 	.word	0x20000010
 800081c:	20000004 	.word	0x20000004
 8000820:	20000008 	.word	0x20000008

08000824 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	460b      	mov	r3, r1
 800082e:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000830:	4b0c      	ldr	r3, [pc, #48]	; (8000864 <ILI9341_WriteBuffer+0x40>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a0c      	ldr	r2, [pc, #48]	; (8000868 <ILI9341_WriteBuffer+0x44>)
 8000836:	8811      	ldrh	r1, [r2, #0]
 8000838:	2201      	movs	r2, #1
 800083a:	4618      	mov	r0, r3
 800083c:	f002 fb1a 	bl	8002e74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000840:	4b0a      	ldr	r3, [pc, #40]	; (800086c <ILI9341_WriteBuffer+0x48>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a0a      	ldr	r2, [pc, #40]	; (8000870 <ILI9341_WriteBuffer+0x4c>)
 8000846:	8811      	ldrh	r1, [r2, #0]
 8000848:	2200      	movs	r2, #0
 800084a:	4618      	mov	r0, r3
 800084c:	f002 fb12 	bl	8002e74 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000850:	887b      	ldrh	r3, [r7, #2]
 8000852:	4619      	mov	r1, r3
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff7f 	bl	8000758 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	2000000c 	.word	0x2000000c
 8000868:	20000010 	.word	0x20000010
 800086c:	20000004 	.word	0x20000004
 8000870:	20000008 	.word	0x20000008

08000874 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	4604      	mov	r4, r0
 800087c:	4608      	mov	r0, r1
 800087e:	4611      	mov	r1, r2
 8000880:	461a      	mov	r2, r3
 8000882:	4623      	mov	r3, r4
 8000884:	80fb      	strh	r3, [r7, #6]
 8000886:	4603      	mov	r3, r0
 8000888:	80bb      	strh	r3, [r7, #4]
 800088a:	460b      	mov	r3, r1
 800088c:	807b      	strh	r3, [r7, #2]
 800088e:	4613      	mov	r3, r2
 8000890:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8000892:	88fb      	ldrh	r3, [r7, #6]
 8000894:	0a1b      	lsrs	r3, r3, #8
 8000896:	b29b      	uxth	r3, r3
 8000898:	b2db      	uxtb	r3, r3
 800089a:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 800089c:	88fb      	ldrh	r3, [r7, #6]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 80008a2:	887b      	ldrh	r3, [r7, #2]
 80008a4:	0a1b      	lsrs	r3, r3, #8
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 80008ac:	887b      	ldrh	r3, [r7, #2]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 80008b2:	202a      	movs	r0, #42	; 0x2a
 80008b4:	f7ff ff6a 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80008b8:	f107 030c 	add.w	r3, r7, #12
 80008bc:	2104      	movs	r1, #4
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff ffb0 	bl	8000824 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 80008c4:	88bb      	ldrh	r3, [r7, #4]
 80008c6:	0a1b      	lsrs	r3, r3, #8
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 80008ce:	88bb      	ldrh	r3, [r7, #4]
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 80008d4:	883b      	ldrh	r3, [r7, #0]
 80008d6:	0a1b      	lsrs	r3, r3, #8
 80008d8:	b29b      	uxth	r3, r3
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 80008de:	883b      	ldrh	r3, [r7, #0]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 80008e4:	202b      	movs	r0, #43	; 0x2b
 80008e6:	f7ff ff51 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80008ea:	f107 030c 	add.w	r3, r7, #12
 80008ee:	2104      	movs	r1, #4
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff ff97 	bl	8000824 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 80008f6:	202c      	movs	r0, #44	; 0x2c
 80008f8:	f7ff ff48 	bl	800078c <ILI9341_WriteCommand>
}
 80008fc:	bf00      	nop
 80008fe:	3714      	adds	r7, #20
 8000900:	46bd      	mov	sp, r7
 8000902:	bd90      	pop	{r4, r7, pc}

08000904 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 8000908:	4b13      	ldr	r3, [pc, #76]	; (8000958 <ILI9341_Reset+0x54>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a13      	ldr	r2, [pc, #76]	; (800095c <ILI9341_Reset+0x58>)
 800090e:	8811      	ldrh	r1, [r2, #0]
 8000910:	2200      	movs	r2, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f002 faae 	bl	8002e74 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000918:	200a      	movs	r0, #10
 800091a:	f001 fc21 	bl	8002160 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <ILI9341_Reset+0x5c>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a10      	ldr	r2, [pc, #64]	; (8000964 <ILI9341_Reset+0x60>)
 8000924:	8811      	ldrh	r1, [r2, #0]
 8000926:	2200      	movs	r2, #0
 8000928:	4618      	mov	r0, r3
 800092a:	f002 faa3 	bl	8002e74 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800092e:	200a      	movs	r0, #10
 8000930:	f001 fc16 	bl	8002160 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <ILI9341_Reset+0x54>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a08      	ldr	r2, [pc, #32]	; (800095c <ILI9341_Reset+0x58>)
 800093a:	8811      	ldrh	r1, [r2, #0]
 800093c:	2201      	movs	r2, #1
 800093e:	4618      	mov	r0, r3
 8000940:	f002 fa98 	bl	8002e74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <ILI9341_Reset+0x5c>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a06      	ldr	r2, [pc, #24]	; (8000964 <ILI9341_Reset+0x60>)
 800094a:	8811      	ldrh	r1, [r2, #0]
 800094c:	2201      	movs	r2, #1
 800094e:	4618      	mov	r0, r3
 8000950:	f002 fa90 	bl	8002e74 <HAL_GPIO_WritePin>
}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000014 	.word	0x20000014
 800095c:	20000018 	.word	0x20000018
 8000960:	20000004 	.word	0x20000004
 8000964:	20000008 	.word	0x20000008

08000968 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 800096c:	4b04      	ldr	r3, [pc, #16]	; (8000980 <ILI9341_Enable+0x18>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a04      	ldr	r2, [pc, #16]	; (8000984 <ILI9341_Enable+0x1c>)
 8000972:	8811      	ldrh	r1, [r2, #0]
 8000974:	2201      	movs	r2, #1
 8000976:	4618      	mov	r0, r3
 8000978:	f002 fa7c 	bl	8002e74 <HAL_GPIO_WritePin>
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000014 	.word	0x20000014
 8000984:	20000018 	.word	0x20000018

08000988 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 800098c:	f7ff ffec 	bl	8000968 <ILI9341_Enable>
	ILI9341_Reset();
 8000990:	f7ff ffb8 	bl	8000904 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8000994:	2001      	movs	r0, #1
 8000996:	f7ff fef9 	bl	800078c <ILI9341_WriteCommand>
	HAL_Delay(10);
 800099a:	200a      	movs	r0, #10
 800099c:	f001 fbe0 	bl	8002160 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 80009a0:	20cb      	movs	r0, #203	; 0xcb
 80009a2:	f7ff fef3 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 80009a6:	2039      	movs	r0, #57	; 0x39
 80009a8:	f7ff ff16 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 80009ac:	202c      	movs	r0, #44	; 0x2c
 80009ae:	f7ff ff13 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80009b2:	2000      	movs	r0, #0
 80009b4:	f7ff ff10 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 80009b8:	2034      	movs	r0, #52	; 0x34
 80009ba:	f7ff ff0d 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 80009be:	2002      	movs	r0, #2
 80009c0:	f7ff ff0a 	bl	80007d8 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 80009c4:	20cf      	movs	r0, #207	; 0xcf
 80009c6:	f7ff fee1 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80009ca:	2000      	movs	r0, #0
 80009cc:	f7ff ff04 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80009d0:	20c1      	movs	r0, #193	; 0xc1
 80009d2:	f7ff ff01 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 80009d6:	2030      	movs	r0, #48	; 0x30
 80009d8:	f7ff fefe 	bl	80007d8 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 80009dc:	20e8      	movs	r0, #232	; 0xe8
 80009de:	f7ff fed5 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 80009e2:	2085      	movs	r0, #133	; 0x85
 80009e4:	f7ff fef8 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80009e8:	2000      	movs	r0, #0
 80009ea:	f7ff fef5 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 80009ee:	2078      	movs	r0, #120	; 0x78
 80009f0:	f7ff fef2 	bl	80007d8 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 80009f4:	20ea      	movs	r0, #234	; 0xea
 80009f6:	f7ff fec9 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80009fa:	2000      	movs	r0, #0
 80009fc:	f7ff feec 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000a00:	2000      	movs	r0, #0
 8000a02:	f7ff fee9 	bl	80007d8 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000a06:	20ed      	movs	r0, #237	; 0xed
 8000a08:	f7ff fec0 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000a0c:	2064      	movs	r0, #100	; 0x64
 8000a0e:	f7ff fee3 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000a12:	2003      	movs	r0, #3
 8000a14:	f7ff fee0 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000a18:	2012      	movs	r0, #18
 8000a1a:	f7ff fedd 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000a1e:	2081      	movs	r0, #129	; 0x81
 8000a20:	f7ff feda 	bl	80007d8 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8000a24:	20f7      	movs	r0, #247	; 0xf7
 8000a26:	f7ff feb1 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000a2a:	2020      	movs	r0, #32
 8000a2c:	f7ff fed4 	bl	80007d8 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8000a30:	20c0      	movs	r0, #192	; 0xc0
 8000a32:	f7ff feab 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000a36:	2023      	movs	r0, #35	; 0x23
 8000a38:	f7ff fece 	bl	80007d8 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000a3c:	20c1      	movs	r0, #193	; 0xc1
 8000a3e:	f7ff fea5 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8000a42:	2010      	movs	r0, #16
 8000a44:	f7ff fec8 	bl	80007d8 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000a48:	20c5      	movs	r0, #197	; 0xc5
 8000a4a:	f7ff fe9f 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000a4e:	203e      	movs	r0, #62	; 0x3e
 8000a50:	f7ff fec2 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 8000a54:	2028      	movs	r0, #40	; 0x28
 8000a56:	f7ff febf 	bl	80007d8 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000a5a:	20c7      	movs	r0, #199	; 0xc7
 8000a5c:	f7ff fe96 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 8000a60:	2086      	movs	r0, #134	; 0x86
 8000a62:	f7ff feb9 	bl	80007d8 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000a66:	2036      	movs	r0, #54	; 0x36
 8000a68:	f7ff fe90 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000a6c:	2048      	movs	r0, #72	; 0x48
 8000a6e:	f7ff feb3 	bl	80007d8 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 8000a72:	203a      	movs	r0, #58	; 0x3a
 8000a74:	f7ff fe8a 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000a78:	2055      	movs	r0, #85	; 0x55
 8000a7a:	f7ff fead 	bl	80007d8 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000a7e:	20b1      	movs	r0, #177	; 0xb1
 8000a80:	f7ff fe84 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000a84:	2000      	movs	r0, #0
 8000a86:	f7ff fea7 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000a8a:	2018      	movs	r0, #24
 8000a8c:	f7ff fea4 	bl	80007d8 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8000a90:	20b6      	movs	r0, #182	; 0xb6
 8000a92:	f7ff fe7b 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000a96:	2008      	movs	r0, #8
 8000a98:	f7ff fe9e 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000a9c:	2082      	movs	r0, #130	; 0x82
 8000a9e:	f7ff fe9b 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8000aa2:	2027      	movs	r0, #39	; 0x27
 8000aa4:	f7ff fe98 	bl	80007d8 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8000aa8:	20f2      	movs	r0, #242	; 0xf2
 8000aaa:	f7ff fe6f 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000aae:	2000      	movs	r0, #0
 8000ab0:	f7ff fe92 	bl	80007d8 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8000ab4:	2026      	movs	r0, #38	; 0x26
 8000ab6:	f7ff fe69 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8000aba:	2001      	movs	r0, #1
 8000abc:	f7ff fe8c 	bl	80007d8 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8000ac0:	20e0      	movs	r0, #224	; 0xe0
 8000ac2:	f7ff fe63 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8000ac6:	200f      	movs	r0, #15
 8000ac8:	f7ff fe86 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000acc:	2031      	movs	r0, #49	; 0x31
 8000ace:	f7ff fe83 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8000ad2:	202b      	movs	r0, #43	; 0x2b
 8000ad4:	f7ff fe80 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000ad8:	200c      	movs	r0, #12
 8000ada:	f7ff fe7d 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000ade:	200e      	movs	r0, #14
 8000ae0:	f7ff fe7a 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000ae4:	2008      	movs	r0, #8
 8000ae6:	f7ff fe77 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 8000aea:	204e      	movs	r0, #78	; 0x4e
 8000aec:	f7ff fe74 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8000af0:	20f1      	movs	r0, #241	; 0xf1
 8000af2:	f7ff fe71 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8000af6:	2037      	movs	r0, #55	; 0x37
 8000af8:	f7ff fe6e 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000afc:	2007      	movs	r0, #7
 8000afe:	f7ff fe6b 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8000b02:	2010      	movs	r0, #16
 8000b04:	f7ff fe68 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000b08:	2003      	movs	r0, #3
 8000b0a:	f7ff fe65 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000b0e:	200e      	movs	r0, #14
 8000b10:	f7ff fe62 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8000b14:	2009      	movs	r0, #9
 8000b16:	f7ff fe5f 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f7ff fe5c 	bl	80007d8 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8000b20:	20e1      	movs	r0, #225	; 0xe1
 8000b22:	f7ff fe33 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000b26:	2000      	movs	r0, #0
 8000b28:	f7ff fe56 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000b2c:	200e      	movs	r0, #14
 8000b2e:	f7ff fe53 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8000b32:	2014      	movs	r0, #20
 8000b34:	f7ff fe50 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000b38:	2003      	movs	r0, #3
 8000b3a:	f7ff fe4d 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000b3e:	2011      	movs	r0, #17
 8000b40:	f7ff fe4a 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000b44:	2007      	movs	r0, #7
 8000b46:	f7ff fe47 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000b4a:	2031      	movs	r0, #49	; 0x31
 8000b4c:	f7ff fe44 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000b50:	20c1      	movs	r0, #193	; 0xc1
 8000b52:	f7ff fe41 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000b56:	2048      	movs	r0, #72	; 0x48
 8000b58:	f7ff fe3e 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000b5c:	2008      	movs	r0, #8
 8000b5e:	f7ff fe3b 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000b62:	200f      	movs	r0, #15
 8000b64:	f7ff fe38 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000b68:	200c      	movs	r0, #12
 8000b6a:	f7ff fe35 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000b6e:	2031      	movs	r0, #49	; 0x31
 8000b70:	f7ff fe32 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8000b74:	2036      	movs	r0, #54	; 0x36
 8000b76:	f7ff fe2f 	bl	80007d8 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000b7a:	200f      	movs	r0, #15
 8000b7c:	f7ff fe2c 	bl	80007d8 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8000b80:	2011      	movs	r0, #17
 8000b82:	f7ff fe03 	bl	800078c <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000b86:	2064      	movs	r0, #100	; 0x64
 8000b88:	f001 faea 	bl	8002160 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000b8c:	2029      	movs	r0, #41	; 0x29
 8000b8e:	f7ff fdfd 	bl	800078c <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 8000b92:	2000      	movs	r0, #0
 8000b94:	f000 f802 	bl	8000b9c <ILI9341_SetRotation>
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8000ba6:	2036      	movs	r0, #54	; 0x36
 8000ba8:	f7ff fdf0 	bl	800078c <ILI9341_WriteCommand>
	HAL_Delay(1);
 8000bac:	2001      	movs	r0, #1
 8000bae:	f001 fad7 	bl	8002160 <HAL_Delay>

	switch(rotation)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b03      	cmp	r3, #3
 8000bb6:	d837      	bhi.n	8000c28 <ILI9341_SetRotation+0x8c>
 8000bb8:	a201      	add	r2, pc, #4	; (adr r2, 8000bc0 <ILI9341_SetRotation+0x24>)
 8000bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bbe:	bf00      	nop
 8000bc0:	08000bd1 	.word	0x08000bd1
 8000bc4:	08000be7 	.word	0x08000be7
 8000bc8:	08000bfd 	.word	0x08000bfd
 8000bcc:	08000c13 	.word	0x08000c13
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 8000bd0:	2048      	movs	r0, #72	; 0x48
 8000bd2:	f7ff fe01 	bl	80007d8 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8000bd6:	4b17      	ldr	r3, [pc, #92]	; (8000c34 <ILI9341_SetRotation+0x98>)
 8000bd8:	22f0      	movs	r2, #240	; 0xf0
 8000bda:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000bdc:	4b16      	ldr	r3, [pc, #88]	; (8000c38 <ILI9341_SetRotation+0x9c>)
 8000bde:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000be2:	801a      	strh	r2, [r3, #0]
		break;
 8000be4:	e021      	b.n	8000c2a <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8000be6:	2028      	movs	r0, #40	; 0x28
 8000be8:	f7ff fdf6 	bl	80007d8 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000bec:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <ILI9341_SetRotation+0x98>)
 8000bee:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000bf2:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000bf4:	4b10      	ldr	r3, [pc, #64]	; (8000c38 <ILI9341_SetRotation+0x9c>)
 8000bf6:	22f0      	movs	r2, #240	; 0xf0
 8000bf8:	801a      	strh	r2, [r3, #0]
		break;
 8000bfa:	e016      	b.n	8000c2a <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 8000bfc:	2088      	movs	r0, #136	; 0x88
 8000bfe:	f7ff fdeb 	bl	80007d8 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8000c02:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <ILI9341_SetRotation+0x98>)
 8000c04:	22f0      	movs	r2, #240	; 0xf0
 8000c06:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000c08:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <ILI9341_SetRotation+0x9c>)
 8000c0a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000c0e:	801a      	strh	r2, [r3, #0]
		break;
 8000c10:	e00b      	b.n	8000c2a <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8000c12:	20e8      	movs	r0, #232	; 0xe8
 8000c14:	f7ff fde0 	bl	80007d8 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <ILI9341_SetRotation+0x98>)
 8000c1a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000c1e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <ILI9341_SetRotation+0x9c>)
 8000c22:	22f0      	movs	r2, #240	; 0xf0
 8000c24:	801a      	strh	r2, [r3, #0]
		break;
 8000c26:	e000      	b.n	8000c2a <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000c28:	bf00      	nop
	}
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000002 	.word	0x20000002
 8000c38:	20000000 	.word	0x20000000

08000c3c <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000c3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c40:	b08d      	sub	sp, #52	; 0x34
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	4603      	mov	r3, r0
 8000c46:	6039      	str	r1, [r7, #0]
 8000c48:	80fb      	strh	r3, [r7, #6]
 8000c4a:	466b      	mov	r3, sp
 8000c4c:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24

	if((size*2) < BURST_MAX_SIZE)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000c5a:	d202      	bcs.n	8000c62 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8000c60:	e002      	b.n	8000c68 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8000c62:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c66:	627b      	str	r3, [r7, #36]	; 0x24
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000c68:	4b44      	ldr	r3, [pc, #272]	; (8000d7c <ILI9341_DrawColorBurst+0x140>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a44      	ldr	r2, [pc, #272]	; (8000d80 <ILI9341_DrawColorBurst+0x144>)
 8000c6e:	8811      	ldrh	r1, [r2, #0]
 8000c70:	2201      	movs	r2, #1
 8000c72:	4618      	mov	r0, r3
 8000c74:	f002 f8fe 	bl	8002e74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000c78:	4b42      	ldr	r3, [pc, #264]	; (8000d84 <ILI9341_DrawColorBurst+0x148>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a42      	ldr	r2, [pc, #264]	; (8000d88 <ILI9341_DrawColorBurst+0x14c>)
 8000c7e:	8811      	ldrh	r1, [r2, #0]
 8000c80:	2200      	movs	r2, #0
 8000c82:	4618      	mov	r0, r3
 8000c84:	f002 f8f6 	bl	8002e74 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000c88:	88fb      	ldrh	r3, [r7, #6]
 8000c8a:	0a1b      	lsrs	r3, r3, #8
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t BurstBuffer[BufferSize];
 8000c92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000c94:	460b      	mov	r3, r1
 8000c96:	3b01      	subs	r3, #1
 8000c98:	61fb      	str	r3, [r7, #28]
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	4688      	mov	r8, r1
 8000c9e:	4699      	mov	r9, r3
 8000ca0:	f04f 0200 	mov.w	r2, #0
 8000ca4:	f04f 0300 	mov.w	r3, #0
 8000ca8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000cb0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	460c      	mov	r4, r1
 8000cb8:	461d      	mov	r5, r3
 8000cba:	f04f 0200 	mov.w	r2, #0
 8000cbe:	f04f 0300 	mov.w	r3, #0
 8000cc2:	00eb      	lsls	r3, r5, #3
 8000cc4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000cc8:	00e2      	lsls	r2, r4, #3
 8000cca:	1dcb      	adds	r3, r1, #7
 8000ccc:	08db      	lsrs	r3, r3, #3
 8000cce:	00db      	lsls	r3, r3, #3
 8000cd0:	ebad 0d03 	sub.w	sp, sp, r3
 8000cd4:	466b      	mov	r3, sp
 8000cd6:	3300      	adds	r3, #0
 8000cd8:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cde:	e00e      	b.n	8000cfe <ILI9341_DrawColorBurst+0xc2>
	{
		BurstBuffer[j] = chifted;
 8000ce0:	69ba      	ldr	r2, [r7, #24]
 8000ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ce4:	4413      	add	r3, r2
 8000ce6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000cea:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8000cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cee:	3301      	adds	r3, #1
 8000cf0:	88fa      	ldrh	r2, [r7, #6]
 8000cf2:	b2d1      	uxtb	r1, r2
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8000cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cfa:	3302      	adds	r3, #2
 8000cfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d3ec      	bcc.n	8000ce0 <ILI9341_DrawColorBurst+0xa4>
	}

	uint32_t SendingSize = size * 2;
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000d0c:	697a      	ldr	r2, [r7, #20]
 8000d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d14:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d1e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000d20:	fb01 f202 	mul.w	r2, r1, r2
 8000d24:	1a9b      	subs	r3, r3, r2
 8000d26:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d010      	beq.n	8000d50 <ILI9341_DrawColorBurst+0x114>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000d2e:	2300      	movs	r3, #0
 8000d30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d32:	e009      	b.n	8000d48 <ILI9341_DrawColorBurst+0x10c>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	230a      	movs	r3, #10
 8000d3a:	69b9      	ldr	r1, [r7, #24]
 8000d3c:	4813      	ldr	r0, [pc, #76]	; (8000d8c <ILI9341_DrawColorBurst+0x150>)
 8000d3e:	f006 fc96 	bl	800766e <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d44:	3301      	adds	r3, #1
 8000d46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d3f1      	bcc.n	8000d34 <ILI9341_DrawColorBurst+0xf8>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	b29a      	uxth	r2, r3
 8000d54:	230a      	movs	r3, #10
 8000d56:	69b9      	ldr	r1, [r7, #24]
 8000d58:	480c      	ldr	r0, [pc, #48]	; (8000d8c <ILI9341_DrawColorBurst+0x150>)
 8000d5a:	f006 fc88 	bl	800766e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000d5e:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <ILI9341_DrawColorBurst+0x148>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a09      	ldr	r2, [pc, #36]	; (8000d88 <ILI9341_DrawColorBurst+0x14c>)
 8000d64:	8811      	ldrh	r1, [r2, #0]
 8000d66:	2201      	movs	r2, #1
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f002 f883 	bl	8002e74 <HAL_GPIO_WritePin>
 8000d6e:	46b5      	mov	sp, r6
}
 8000d70:	bf00      	nop
 8000d72:	3734      	adds	r7, #52	; 0x34
 8000d74:	46bd      	mov	sp, r7
 8000d76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d7a:	bf00      	nop
 8000d7c:	2000000c 	.word	0x2000000c
 8000d80:	20000010 	.word	0x20000010
 8000d84:	20000004 	.word	0x20000004
 8000d88:	20000008 	.word	0x20000008
 8000d8c:	2000020c 	.word	0x2000020c

08000d90 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <ILI9341_FillScreen+0x44>)
 8000d9c:	881b      	ldrh	r3, [r3, #0]
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	4b0d      	ldr	r3, [pc, #52]	; (8000dd8 <ILI9341_FillScreen+0x48>)
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	2100      	movs	r1, #0
 8000da8:	2000      	movs	r0, #0
 8000daa:	f7ff fd63 	bl	8000874 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8000dae:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <ILI9341_FillScreen+0x44>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	461a      	mov	r2, r3
 8000db6:	4b08      	ldr	r3, [pc, #32]	; (8000dd8 <ILI9341_FillScreen+0x48>)
 8000db8:	881b      	ldrh	r3, [r3, #0]
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	fb02 f303 	mul.w	r3, r2, r3
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	88fb      	ldrh	r3, [r7, #6]
 8000dc4:	4611      	mov	r1, r2
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff ff38 	bl	8000c3c <ILI9341_DrawColorBurst>
}
 8000dcc:	bf00      	nop
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000002 	.word	0x20000002
 8000dd8:	20000000 	.word	0x20000000

08000ddc <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	80fb      	strh	r3, [r7, #6]
 8000de6:	460b      	mov	r3, r1
 8000de8:	80bb      	strh	r3, [r7, #4]
 8000dea:	4613      	mov	r3, r2
 8000dec:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000dee:	4b2c      	ldr	r3, [pc, #176]	; (8000ea0 <ILI9341_DrawPixel+0xc4>)
 8000df0:	881b      	ldrh	r3, [r3, #0]
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	88fa      	ldrh	r2, [r7, #6]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d24d      	bcs.n	8000e96 <ILI9341_DrawPixel+0xba>
 8000dfa:	4b2a      	ldr	r3, [pc, #168]	; (8000ea4 <ILI9341_DrawPixel+0xc8>)
 8000dfc:	881b      	ldrh	r3, [r3, #0]
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	88ba      	ldrh	r2, [r7, #4]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d247      	bcs.n	8000e96 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8000e06:	88fb      	ldrh	r3, [r7, #6]
 8000e08:	0a1b      	lsrs	r3, r3, #8
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	753b      	strb	r3, [r7, #20]
 8000e10:	88fb      	ldrh	r3, [r7, #6]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	757b      	strb	r3, [r7, #21]
 8000e16:	88fb      	ldrh	r3, [r7, #6]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	121b      	asrs	r3, r3, #8
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	75bb      	strb	r3, [r7, #22]
 8000e20:	88fb      	ldrh	r3, [r7, #6]
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	3301      	adds	r3, #1
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8000e2a:	88bb      	ldrh	r3, [r7, #4]
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	743b      	strb	r3, [r7, #16]
 8000e34:	88bb      	ldrh	r3, [r7, #4]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	747b      	strb	r3, [r7, #17]
 8000e3a:	88bb      	ldrh	r3, [r7, #4]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	121b      	asrs	r3, r3, #8
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	74bb      	strb	r3, [r7, #18]
 8000e44:	88bb      	ldrh	r3, [r7, #4]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	3301      	adds	r3, #1
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8000e4e:	887b      	ldrh	r3, [r7, #2]
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	733b      	strb	r3, [r7, #12]
 8000e58:	887b      	ldrh	r3, [r7, #2]
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8000e5e:	202a      	movs	r0, #42	; 0x2a
 8000e60:	f7ff fc94 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	2104      	movs	r1, #4
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff fcda 	bl	8000824 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8000e70:	202b      	movs	r0, #43	; 0x2b
 8000e72:	f7ff fc8b 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8000e76:	f107 0310 	add.w	r3, r7, #16
 8000e7a:	2104      	movs	r1, #4
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fcd1 	bl	8000824 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8000e82:	202c      	movs	r0, #44	; 0x2c
 8000e84:	f7ff fc82 	bl	800078c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8000e88:	f107 030c 	add.w	r3, r7, #12
 8000e8c:	2102      	movs	r1, #2
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff fcc8 	bl	8000824 <ILI9341_WriteBuffer>
 8000e94:	e000      	b.n	8000e98 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000e96:	bf00      	nop
}
 8000e98:	3718      	adds	r7, #24
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000002 	.word	0x20000002
 8000ea4:	20000000 	.word	0x20000000

08000ea8 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8000ea8:	b590      	push	{r4, r7, lr}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4604      	mov	r4, r0
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	80fb      	strh	r3, [r7, #6]
 8000eba:	4603      	mov	r3, r0
 8000ebc:	80bb      	strh	r3, [r7, #4]
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	807b      	strh	r3, [r7, #2]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000ec6:	4b24      	ldr	r3, [pc, #144]	; (8000f58 <ILI9341_DrawRectangle+0xb0>)
 8000ec8:	881b      	ldrh	r3, [r3, #0]
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	88fa      	ldrh	r2, [r7, #6]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d23d      	bcs.n	8000f4e <ILI9341_DrawRectangle+0xa6>
 8000ed2:	4b22      	ldr	r3, [pc, #136]	; (8000f5c <ILI9341_DrawRectangle+0xb4>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	88ba      	ldrh	r2, [r7, #4]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d237      	bcs.n	8000f4e <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8000ede:	88fa      	ldrh	r2, [r7, #6]
 8000ee0:	887b      	ldrh	r3, [r7, #2]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	4a1c      	ldr	r2, [pc, #112]	; (8000f58 <ILI9341_DrawRectangle+0xb0>)
 8000ee6:	8812      	ldrh	r2, [r2, #0]
 8000ee8:	b292      	uxth	r2, r2
 8000eea:	4293      	cmp	r3, r2
 8000eec:	dd05      	ble.n	8000efa <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8000eee:	4b1a      	ldr	r3, [pc, #104]	; (8000f58 <ILI9341_DrawRectangle+0xb0>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8000efa:	88ba      	ldrh	r2, [r7, #4]
 8000efc:	883b      	ldrh	r3, [r7, #0]
 8000efe:	4413      	add	r3, r2
 8000f00:	4a16      	ldr	r2, [pc, #88]	; (8000f5c <ILI9341_DrawRectangle+0xb4>)
 8000f02:	8812      	ldrh	r2, [r2, #0]
 8000f04:	b292      	uxth	r2, r2
 8000f06:	4293      	cmp	r3, r2
 8000f08:	dd05      	ble.n	8000f16 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8000f0a:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <ILI9341_DrawRectangle+0xb4>)
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	88bb      	ldrh	r3, [r7, #4]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8000f16:	88fa      	ldrh	r2, [r7, #6]
 8000f18:	887b      	ldrh	r3, [r7, #2]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	b29c      	uxth	r4, r3
 8000f22:	88ba      	ldrh	r2, [r7, #4]
 8000f24:	883b      	ldrh	r3, [r7, #0]
 8000f26:	4413      	add	r3, r2
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	88b9      	ldrh	r1, [r7, #4]
 8000f30:	88f8      	ldrh	r0, [r7, #6]
 8000f32:	4622      	mov	r2, r4
 8000f34:	f7ff fc9e 	bl	8000874 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8000f38:	883b      	ldrh	r3, [r7, #0]
 8000f3a:	887a      	ldrh	r2, [r7, #2]
 8000f3c:	fb02 f303 	mul.w	r3, r2, r3
 8000f40:	461a      	mov	r2, r3
 8000f42:	8b3b      	ldrh	r3, [r7, #24]
 8000f44:	4611      	mov	r1, r2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fe78 	bl	8000c3c <ILI9341_DrawColorBurst>
 8000f4c:	e000      	b.n	8000f50 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000f4e:	bf00      	nop
}
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd90      	pop	{r4, r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000002 	.word	0x20000002
 8000f5c:	20000000 	.word	0x20000000

08000f60 <scan_keypad>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Local Keypad Scanning */
void scan_keypad() {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
  set_rows();
 8000f66:	f000 f89d 	bl	80010a4 <set_rows>

  // read the columns
  int all_cols = get_cols();
 8000f6a:	f000 f903 	bl	8001174 <get_cols>
 8000f6e:	60f8      	str	r0, [r7, #12]
  int local_cols = all_cols & 0x0F;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f003 030f 	and.w	r3, r3, #15
 8000f76:	60bb      	str	r3, [r7, #8]
  int expander_cols = (all_cols & 0xF0) >> 4;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	111b      	asrs	r3, r3, #4
 8000f7c:	f003 030f 	and.w	r3, r3, #15
 8000f80:	607b      	str	r3, [r7, #4]
  
  // scan local cols
  for(int i = 0; i < 4; i++) {
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]
 8000f86:	e038      	b.n	8000ffa <scan_keypad+0x9a>
    if(local_cols & (1 << i)) {
 8000f88:	68ba      	ldr	r2, [r7, #8]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	fa42 f303 	asr.w	r3, r2, r3
 8000f90:	f003 0301 	and.w	r3, r3, #1
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d024      	beq.n	8000fe2 <scan_keypad+0x82>
    	if (keypresses[row][i] != 1) {
 8000f98:	4b3b      	ldr	r3, [pc, #236]	; (8001088 <scan_keypad+0x128>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a3b      	ldr	r2, [pc, #236]	; (800108c <scan_keypad+0x12c>)
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	441a      	add	r2, r3
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d023      	beq.n	8000ff4 <scan_keypad+0x94>
    		keypresses[row][i] = 1;
 8000fac:	4b36      	ldr	r3, [pc, #216]	; (8001088 <scan_keypad+0x128>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a36      	ldr	r2, [pc, #216]	; (800108c <scan_keypad+0x12c>)
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	441a      	add	r2, r3
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	4413      	add	r3, r2
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]
    	    // WPM timer not enabled
    	    if (!(TIM1->CR1 && TIM_CR1_CEN)) {
 8000fbe:	4b34      	ldr	r3, [pc, #208]	; (8001090 <scan_keypad+0x130>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d102      	bne.n	8000fcc <scan_keypad+0x6c>
    	    	HAL_TIM_Base_Start_IT(&htim7);
 8000fc6:	4833      	ldr	r0, [pc, #204]	; (8001094 <scan_keypad+0x134>)
 8000fc8:	f006 fef4 	bl	8007db4 <HAL_TIM_Base_Start_IT>
    	    }
    	    charCount++;
 8000fcc:	4b32      	ldr	r3, [pc, #200]	; (8001098 <scan_keypad+0x138>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	4a31      	ldr	r2, [pc, #196]	; (8001098 <scan_keypad+0x138>)
 8000fd4:	6013      	str	r3, [r2, #0]
    	    charsInCycle++;
 8000fd6:	4b31      	ldr	r3, [pc, #196]	; (800109c <scan_keypad+0x13c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	4a2f      	ldr	r2, [pc, #188]	; (800109c <scan_keypad+0x13c>)
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	e008      	b.n	8000ff4 <scan_keypad+0x94>
    	}
    }
    else {
      keypresses[row][i] = 0;
 8000fe2:	4b29      	ldr	r3, [pc, #164]	; (8001088 <scan_keypad+0x128>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a29      	ldr	r2, [pc, #164]	; (800108c <scan_keypad+0x12c>)
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	441a      	add	r2, r3
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	4413      	add	r3, r2
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 4; i++) {
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	617b      	str	r3, [r7, #20]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	ddc3      	ble.n	8000f88 <scan_keypad+0x28>
    }
  }

  // scan expander cols
  for(int i = 0; i < 4; i++) {
 8001000:	2300      	movs	r3, #0
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	e038      	b.n	8001078 <scan_keypad+0x118>
    if(expander_cols & (1 << i)) {
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	fa42 f303 	asr.w	r3, r2, r3
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	2b00      	cmp	r3, #0
 8001014:	d024      	beq.n	8001060 <scan_keypad+0x100>
      if (keypresses_2[row][i] != 1) {
 8001016:	4b1c      	ldr	r3, [pc, #112]	; (8001088 <scan_keypad+0x128>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a21      	ldr	r2, [pc, #132]	; (80010a0 <scan_keypad+0x140>)
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	441a      	add	r2, r3
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	4413      	add	r3, r2
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d023      	beq.n	8001072 <scan_keypad+0x112>
    	  keypresses_2[row][i] = 1;
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <scan_keypad+0x128>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a1c      	ldr	r2, [pc, #112]	; (80010a0 <scan_keypad+0x140>)
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	441a      	add	r2, r3
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	4413      	add	r3, r2
 8001038:	2201      	movs	r2, #1
 800103a:	701a      	strb	r2, [r3, #0]
    	  // WPM timer not enabled
    	  if (!(TIM1->CR1 && TIM_CR1_CEN)) {
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <scan_keypad+0x130>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d102      	bne.n	800104a <scan_keypad+0xea>
    		  HAL_TIM_Base_Start_IT(&htim7);
 8001044:	4813      	ldr	r0, [pc, #76]	; (8001094 <scan_keypad+0x134>)
 8001046:	f006 feb5 	bl	8007db4 <HAL_TIM_Base_Start_IT>
    	  }
    	  charCount++;
 800104a:	4b13      	ldr	r3, [pc, #76]	; (8001098 <scan_keypad+0x138>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	4a11      	ldr	r2, [pc, #68]	; (8001098 <scan_keypad+0x138>)
 8001052:	6013      	str	r3, [r2, #0]
    	  charsInCycle++;
 8001054:	4b11      	ldr	r3, [pc, #68]	; (800109c <scan_keypad+0x13c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	4a10      	ldr	r2, [pc, #64]	; (800109c <scan_keypad+0x13c>)
 800105c:	6013      	str	r3, [r2, #0]
 800105e:	e008      	b.n	8001072 <scan_keypad+0x112>
      }
    }
    else {
      keypresses_2[row][i] = 0;
 8001060:	4b09      	ldr	r3, [pc, #36]	; (8001088 <scan_keypad+0x128>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a0e      	ldr	r2, [pc, #56]	; (80010a0 <scan_keypad+0x140>)
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	441a      	add	r2, r3
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	4413      	add	r3, r2
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 4; i++) {
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	3301      	adds	r3, #1
 8001076:	613b      	str	r3, [r7, #16]
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	2b03      	cmp	r3, #3
 800107c:	ddc3      	ble.n	8001006 <scan_keypad+0xa6>
    }

  }

}
 800107e:	bf00      	nop
 8001080:	bf00      	nop
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	200003cc 	.word	0x200003cc
 800108c:	200003d0 	.word	0x200003d0
 8001090:	40010000 	.word	0x40010000
 8001094:	20000354 	.word	0x20000354
 8001098:	200003a4 	.word	0x200003a4
 800109c:	200003a8 	.word	0x200003a8
 80010a0:	200003e4 	.word	0x200003e4

080010a4 <set_rows>:

void set_rows() {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af02      	add	r7, sp, #8
  // update row value
  row = (row + 1) % 4;
 80010aa:	4b2f      	ldr	r3, [pc, #188]	; (8001168 <set_rows+0xc4>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	3301      	adds	r3, #1
 80010b0:	425a      	negs	r2, r3
 80010b2:	f003 0303 	and.w	r3, r3, #3
 80010b6:	f002 0203 	and.w	r2, r2, #3
 80010ba:	bf58      	it	pl
 80010bc:	4253      	negpl	r3, r2
 80010be:	4a2a      	ldr	r2, [pc, #168]	; (8001168 <set_rows+0xc4>)
 80010c0:	6013      	str	r3, [r2, #0]
  // set all rows to high on local keypad
  HAL_GPIO_WritePin(GPIOD, ROW0_Pin, GPIO_PIN_SET);
 80010c2:	2201      	movs	r2, #1
 80010c4:	2101      	movs	r1, #1
 80010c6:	4829      	ldr	r0, [pc, #164]	; (800116c <set_rows+0xc8>)
 80010c8:	f001 fed4 	bl	8002e74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, ROW1_Pin, GPIO_PIN_SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2102      	movs	r1, #2
 80010d0:	4826      	ldr	r0, [pc, #152]	; (800116c <set_rows+0xc8>)
 80010d2:	f001 fecf 	bl	8002e74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, ROW2_Pin, GPIO_PIN_SET);
 80010d6:	2201      	movs	r2, #1
 80010d8:	2104      	movs	r1, #4
 80010da:	4824      	ldr	r0, [pc, #144]	; (800116c <set_rows+0xc8>)
 80010dc:	f001 feca 	bl	8002e74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, ROW3_Pin, GPIO_PIN_SET);
 80010e0:	2201      	movs	r2, #1
 80010e2:	2108      	movs	r1, #8
 80010e4:	4821      	ldr	r0, [pc, #132]	; (800116c <set_rows+0xc8>)
 80010e6:	f001 fec5 	bl	8002e74 <HAL_GPIO_WritePin>

  // use global variable row to set the correct row to low
  switch(row) {
 80010ea:	4b1f      	ldr	r3, [pc, #124]	; (8001168 <set_rows+0xc4>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b03      	cmp	r3, #3
 80010f0:	d822      	bhi.n	8001138 <set_rows+0x94>
 80010f2:	a201      	add	r2, pc, #4	; (adr r2, 80010f8 <set_rows+0x54>)
 80010f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f8:	08001109 	.word	0x08001109
 80010fc:	08001115 	.word	0x08001115
 8001100:	08001121 	.word	0x08001121
 8001104:	0800112d 	.word	0x0800112d
    case 0:
      HAL_GPIO_WritePin(GPIOD, ROW0_Pin, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	2101      	movs	r1, #1
 800110c:	4817      	ldr	r0, [pc, #92]	; (800116c <set_rows+0xc8>)
 800110e:	f001 feb1 	bl	8002e74 <HAL_GPIO_WritePin>
      break;
 8001112:	e011      	b.n	8001138 <set_rows+0x94>
    case 1:
      HAL_GPIO_WritePin(GPIOD, ROW1_Pin, GPIO_PIN_RESET);
 8001114:	2200      	movs	r2, #0
 8001116:	2102      	movs	r1, #2
 8001118:	4814      	ldr	r0, [pc, #80]	; (800116c <set_rows+0xc8>)
 800111a:	f001 feab 	bl	8002e74 <HAL_GPIO_WritePin>
      break;
 800111e:	e00b      	b.n	8001138 <set_rows+0x94>
    case 2:
      HAL_GPIO_WritePin(GPIOD, ROW2_Pin, GPIO_PIN_RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	2104      	movs	r1, #4
 8001124:	4811      	ldr	r0, [pc, #68]	; (800116c <set_rows+0xc8>)
 8001126:	f001 fea5 	bl	8002e74 <HAL_GPIO_WritePin>
      break;
 800112a:	e005      	b.n	8001138 <set_rows+0x94>
    case 3:
      HAL_GPIO_WritePin(GPIOD, ROW3_Pin, GPIO_PIN_RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	2108      	movs	r1, #8
 8001130:	480e      	ldr	r0, [pc, #56]	; (800116c <set_rows+0xc8>)
 8001132:	f001 fe9f 	bl	8002e74 <HAL_GPIO_WritePin>
      break;
 8001136:	bf00      	nop
  }

  // set current row to low and others to high on gpio expander keypad
  uint8_t data[2] = {0x0A, ~( 8 >> row )};
 8001138:	230a      	movs	r3, #10
 800113a:	713b      	strb	r3, [r7, #4]
 800113c:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <set_rows+0xc4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2208      	movs	r2, #8
 8001142:	fa42 f303 	asr.w	r3, r2, r3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	43db      	mvns	r3, r3
 800114a:	b2db      	uxtb	r3, r3
 800114c:	717b      	strb	r3, [r7, #5]
  HAL_I2C_Master_Transmit(&hi2c2, GPIOEX_ADDR, data, 2, 1000);
 800114e:	1d3a      	adds	r2, r7, #4
 8001150:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2302      	movs	r3, #2
 8001158:	2140      	movs	r1, #64	; 0x40
 800115a:	4805      	ldr	r0, [pc, #20]	; (8001170 <set_rows+0xcc>)
 800115c:	f001 ffe8 	bl	8003130 <HAL_I2C_Master_Transmit>

}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200003cc 	.word	0x200003cc
 800116c:	40020c00 	.word	0x40020c00
 8001170:	200001b8 	.word	0x200001b8

08001174 <get_cols>:

int get_cols() {
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af02      	add	r7, sp, #8
  // get the value of all columns as one int from the GPIO register
  // PD7-4
  int local_cols = ~(GPIOD->IDR >> 4) & 0xF;
 800117a:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <get_cols+0x54>)
 800117c:	691b      	ldr	r3, [r3, #16]
 800117e:	091b      	lsrs	r3, r3, #4
 8001180:	43db      	mvns	r3, r3
 8001182:	f003 030f 	and.w	r3, r3, #15
 8001186:	60fb      	str	r3, [r7, #12]

  // read the GPIO expander columns
  uint8_t data[1] = {0x09};
 8001188:	2309      	movs	r3, #9
 800118a:	713b      	strb	r3, [r7, #4]
  HAL_I2C_Master_Transmit(&hi2c2, GPIOEX_ADDR, data, 1, 1000);
 800118c:	1d3a      	adds	r2, r7, #4
 800118e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	2140      	movs	r1, #64	; 0x40
 8001198:	480c      	ldr	r0, [pc, #48]	; (80011cc <get_cols+0x58>)
 800119a:	f001 ffc9 	bl	8003130 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c2, GPIOEX_ADDR, data, 1, 1000);
 800119e:	1d3a      	adds	r2, r7, #4
 80011a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	2301      	movs	r3, #1
 80011a8:	2140      	movs	r1, #64	; 0x40
 80011aa:	4808      	ldr	r0, [pc, #32]	; (80011cc <get_cols+0x58>)
 80011ac:	f002 f8be 	bl	800332c <HAL_I2C_Master_Receive>

  int expander_cols = data[0] & 0xF0;
 80011b0:	793b      	ldrb	r3, [r7, #4]
 80011b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011b6:	60bb      	str	r3, [r7, #8]

  return local_cols | expander_cols;
 80011b8:	68fa      	ldr	r2, [r7, #12]
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	4313      	orrs	r3, r2
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40020c00 	.word	0x40020c00
 80011cc:	200001b8 	.word	0x200001b8

080011d0 <scan_rotary>:
/* END Local Keypad Scanning */

/* Rotary Encoder Scanning */
void scan_rotary() {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  currentStateCLK = HAL_GPIO_ReadPin(GPIOC, ROT_CLCK_Pin);
 80011d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d8:	4836      	ldr	r0, [pc, #216]	; (80012b4 <scan_rotary+0xe4>)
 80011da:	f001 fe33 	bl	8002e44 <HAL_GPIO_ReadPin>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b35      	ldr	r3, [pc, #212]	; (80012b8 <scan_rotary+0xe8>)
 80011e4:	601a      	str	r2, [r3, #0]

  // if CLK pin has changed, then the rotary encoder has turned
  if (currentStateCLK != lastStateCLK && rotLock == 0 ) {// && rotLock == 0) {
 80011e6:	4b34      	ldr	r3, [pc, #208]	; (80012b8 <scan_rotary+0xe8>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	4b34      	ldr	r3, [pc, #208]	; (80012bc <scan_rotary+0xec>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d02e      	beq.n	8001250 <scan_rotary+0x80>
 80011f2:	4b33      	ldr	r3, [pc, #204]	; (80012c0 <scan_rotary+0xf0>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d12a      	bne.n	8001250 <scan_rotary+0x80>
    // if the DT state is different, then the encoder is rotating counter-clockwise
    currentStateDT = HAL_GPIO_ReadPin(GPIOC, ROT_DT_Pin);
 80011fa:	2180      	movs	r1, #128	; 0x80
 80011fc:	482d      	ldr	r0, [pc, #180]	; (80012b4 <scan_rotary+0xe4>)
 80011fe:	f001 fe21 	bl	8002e44 <HAL_GPIO_ReadPin>
 8001202:	4603      	mov	r3, r0
 8001204:	461a      	mov	r2, r3
 8001206:	4b2f      	ldr	r3, [pc, #188]	; (80012c4 <scan_rotary+0xf4>)
 8001208:	601a      	str	r2, [r3, #0]

    if (currentStateDT != currentStateCLK) {
 800120a:	4b2e      	ldr	r3, [pc, #184]	; (80012c4 <scan_rotary+0xf4>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	4b2a      	ldr	r3, [pc, #168]	; (80012b8 <scan_rotary+0xe8>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	429a      	cmp	r2, r3
 8001214:	d008      	beq.n	8001228 <scan_rotary+0x58>
      // Volume Down
      rotary_keypresses[1] = 1;
 8001216:	4b2c      	ldr	r3, [pc, #176]	; (80012c8 <scan_rotary+0xf8>)
 8001218:	2201      	movs	r2, #1
 800121a:	705a      	strb	r2, [r3, #1]
      turn_counter--;
 800121c:	4b2b      	ldr	r3, [pc, #172]	; (80012cc <scan_rotary+0xfc>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	3b01      	subs	r3, #1
 8001222:	4a2a      	ldr	r2, [pc, #168]	; (80012cc <scan_rotary+0xfc>)
 8001224:	6013      	str	r3, [r2, #0]
 8001226:	e00d      	b.n	8001244 <scan_rotary+0x74>
    }

    // otherwise, it is turning clockwise
    else if (currentStateDT == currentStateCLK) {
 8001228:	4b26      	ldr	r3, [pc, #152]	; (80012c4 <scan_rotary+0xf4>)
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4b22      	ldr	r3, [pc, #136]	; (80012b8 <scan_rotary+0xe8>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	429a      	cmp	r2, r3
 8001232:	d107      	bne.n	8001244 <scan_rotary+0x74>
      // Volume Up
      rotary_keypresses[2] = 1;
 8001234:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <scan_rotary+0xf8>)
 8001236:	2201      	movs	r2, #1
 8001238:	709a      	strb	r2, [r3, #2]
      turn_counter++;
 800123a:	4b24      	ldr	r3, [pc, #144]	; (80012cc <scan_rotary+0xfc>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	3301      	adds	r3, #1
 8001240:	4a22      	ldr	r2, [pc, #136]	; (80012cc <scan_rotary+0xfc>)
 8001242:	6013      	str	r3, [r2, #0]
    }
    rotLock++;
 8001244:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <scan_rotary+0xf0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	4a1d      	ldr	r2, [pc, #116]	; (80012c0 <scan_rotary+0xf0>)
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	e009      	b.n	8001264 <scan_rotary+0x94>

  }
  else if (rotLock == 0) {
 8001250:	4b1b      	ldr	r3, [pc, #108]	; (80012c0 <scan_rotary+0xf0>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d105      	bne.n	8001264 <scan_rotary+0x94>
	  rotary_keypresses[1] = 0;
 8001258:	4b1b      	ldr	r3, [pc, #108]	; (80012c8 <scan_rotary+0xf8>)
 800125a:	2200      	movs	r2, #0
 800125c:	705a      	strb	r2, [r3, #1]
	  rotary_keypresses[2] = 0;
 800125e:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <scan_rotary+0xf8>)
 8001260:	2200      	movs	r2, #0
 8001262:	709a      	strb	r2, [r3, #2]
  }

  lastStateCLK = currentStateCLK;
 8001264:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <scan_rotary+0xe8>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a14      	ldr	r2, [pc, #80]	; (80012bc <scan_rotary+0xec>)
 800126a:	6013      	str	r3, [r2, #0]

  // rotLock allows the rotary encoder's inputs to settle over a few extra clock cycles
  if(rotLock != 0) {
 800126c:	4b14      	ldr	r3, [pc, #80]	; (80012c0 <scan_rotary+0xf0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d00e      	beq.n	8001292 <scan_rotary+0xc2>
    rotLock = (rotLock + 1) % 150;
 8001274:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <scan_rotary+0xf0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	1c5a      	adds	r2, r3, #1
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <scan_rotary+0x100>)
 800127c:	fb83 1302 	smull	r1, r3, r3, r2
 8001280:	1119      	asrs	r1, r3, #4
 8001282:	17d3      	asrs	r3, r2, #31
 8001284:	1acb      	subs	r3, r1, r3
 8001286:	2196      	movs	r1, #150	; 0x96
 8001288:	fb01 f303 	mul.w	r3, r1, r3
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	4a0c      	ldr	r2, [pc, #48]	; (80012c0 <scan_rotary+0xf0>)
 8001290:	6013      	str	r3, [r2, #0]
  }

  // if the state is low (default is high), turn toggle the LED
  if (HAL_GPIO_ReadPin(GPIOC, ROT_SW_Pin) == 0) {
 8001292:	2140      	movs	r1, #64	; 0x40
 8001294:	4807      	ldr	r0, [pc, #28]	; (80012b4 <scan_rotary+0xe4>)
 8001296:	f001 fdd5 	bl	8002e44 <HAL_GPIO_ReadPin>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d103      	bne.n	80012a8 <scan_rotary+0xd8>
    // Volume Mute Toggle
	  rotary_keypresses[0] = 1;
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <scan_rotary+0xf8>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	701a      	strb	r2, [r3, #0]
  }
  else {
	  rotary_keypresses[0] = 0;
  }

}
 80012a6:	e002      	b.n	80012ae <scan_rotary+0xde>
	  rotary_keypresses[0] = 0;
 80012a8:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <scan_rotary+0xf8>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40020800 	.word	0x40020800
 80012b8:	200003b8 	.word	0x200003b8
 80012bc:	200003bc 	.word	0x200003bc
 80012c0:	200003c4 	.word	0x200003c4
 80012c4:	200003c0 	.word	0x200003c0
 80012c8:	200003f4 	.word	0x200003f4
 80012cc:	200003a0 	.word	0x200003a0
 80012d0:	1b4e81b5 	.word	0x1b4e81b5

080012d4 <record_keys>:
/* END Rotary Encoder Scanning */

/* USB Functions */
void record_keys() {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
  // reset keyboardhid to 0
  memset(&keyboardhid, 0, sizeof(keyboardHID));
 80012da:	2208      	movs	r2, #8
 80012dc:	2100      	movs	r1, #0
 80012de:	4837      	ldr	r0, [pc, #220]	; (80013bc <record_keys+0xe8>)
 80012e0:	f00a ffb6 	bl	800c250 <memset>
  keycodeNum = 1;
 80012e4:	4b36      	ldr	r3, [pc, #216]	; (80013c0 <record_keys+0xec>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	601a      	str	r2, [r3, #0]

  // Add local keypresses
  for(int i = 0; i < 4; i++) {
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	e01f      	b.n	8001330 <record_keys+0x5c>
	  for(int j = 0; j < 4; j++) {
 80012f0:	2300      	movs	r3, #0
 80012f2:	613b      	str	r3, [r7, #16]
 80012f4:	e016      	b.n	8001324 <record_keys+0x50>
		  if(keypresses[i][j] == 1) {
 80012f6:	4a33      	ldr	r2, [pc, #204]	; (80013c4 <record_keys+0xf0>)
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	441a      	add	r2, r3
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	4413      	add	r3, r2
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d10a      	bne.n	800131e <record_keys+0x4a>
			  add_keypress(keys[i][j]);
 8001308:	492f      	ldr	r1, [pc, #188]	; (80013c8 <record_keys+0xf4>)
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	009a      	lsls	r2, r3, #2
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	4413      	add	r3, r2
 8001312:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001316:	b2db      	uxtb	r3, r3
 8001318:	4618      	mov	r0, r3
 800131a:	f000 f85f 	bl	80013dc <add_keypress>
	  for(int j = 0; j < 4; j++) {
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	3301      	adds	r3, #1
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	2b03      	cmp	r3, #3
 8001328:	dde5      	ble.n	80012f6 <record_keys+0x22>
  for(int i = 0; i < 4; i++) {
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	3301      	adds	r3, #1
 800132e:	617b      	str	r3, [r7, #20]
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	2b03      	cmp	r3, #3
 8001334:	dddc      	ble.n	80012f0 <record_keys+0x1c>
	    }
	  }
  }

  // Add GPIO Expander keypresses
  for(int i = 0; i < 4; i++) {
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	e01f      	b.n	800137c <record_keys+0xa8>
	  for(int j = 0; j < 4; j++) {
 800133c:	2300      	movs	r3, #0
 800133e:	60bb      	str	r3, [r7, #8]
 8001340:	e016      	b.n	8001370 <record_keys+0x9c>
		  if(keypresses_2[i][j] == 1) {
 8001342:	4a22      	ldr	r2, [pc, #136]	; (80013cc <record_keys+0xf8>)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	441a      	add	r2, r3
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	4413      	add	r3, r2
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d10a      	bne.n	800136a <record_keys+0x96>
			  add_keypress(keys_2[i][j]);
 8001354:	491e      	ldr	r1, [pc, #120]	; (80013d0 <record_keys+0xfc>)
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	009a      	lsls	r2, r3, #2
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	4413      	add	r3, r2
 800135e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001362:	b2db      	uxtb	r3, r3
 8001364:	4618      	mov	r0, r3
 8001366:	f000 f839 	bl	80013dc <add_keypress>
	  for(int j = 0; j < 4; j++) {
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	3301      	adds	r3, #1
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	2b03      	cmp	r3, #3
 8001374:	dde5      	ble.n	8001342 <record_keys+0x6e>
  for(int i = 0; i < 4; i++) {
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	3301      	adds	r3, #1
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2b03      	cmp	r3, #3
 8001380:	dddc      	ble.n	800133c <record_keys+0x68>
		  }
	  }
  }

  // Add Rotary Encoder keypresses
  for(int i = 0; i < 4; i++) {
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	e010      	b.n	80013aa <record_keys+0xd6>
	  if(rotary_keypresses[i] == 1)
 8001388:	4a12      	ldr	r2, [pc, #72]	; (80013d4 <record_keys+0x100>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4413      	add	r3, r2
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d107      	bne.n	80013a4 <record_keys+0xd0>
		  add_keypress(rotary_keys[i]);
 8001394:	4a10      	ldr	r2, [pc, #64]	; (80013d8 <record_keys+0x104>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 f81c 	bl	80013dc <add_keypress>
  for(int i = 0; i < 4; i++) {
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3301      	adds	r3, #1
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b03      	cmp	r3, #3
 80013ae:	ddeb      	ble.n	8001388 <record_keys+0xb4>
  }

}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	3718      	adds	r7, #24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	200003f8 	.word	0x200003f8
 80013c0:	200003c8 	.word	0x200003c8
 80013c4:	200003d0 	.word	0x200003d0
 80013c8:	0800dcd8 	.word	0x0800dcd8
 80013cc:	200003e4 	.word	0x200003e4
 80013d0:	0800dd00 	.word	0x0800dd00
 80013d4:	200003f4 	.word	0x200003f4
 80013d8:	0800dd28 	.word	0x0800dd28

080013dc <add_keypress>:

void add_keypress(char key) {
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]

	if(key == (char)KEY_SHIFT) {
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d103      	bne.n	80013f4 <add_keypress+0x18>
		keyboardhid.MODIFIER = 2;
 80013ec:	4b1d      	ldr	r3, [pc, #116]	; (8001464 <add_keypress+0x88>)
 80013ee:	2202      	movs	r2, #2
 80013f0:	701a      	strb	r2, [r3, #0]
		return;
 80013f2:	e031      	b.n	8001458 <add_keypress+0x7c>
	}

	switch(keycodeNum) {
 80013f4:	4b1c      	ldr	r3, [pc, #112]	; (8001468 <add_keypress+0x8c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	3b01      	subs	r3, #1
 80013fa:	2b05      	cmp	r3, #5
 80013fc:	d826      	bhi.n	800144c <add_keypress+0x70>
 80013fe:	a201      	add	r2, pc, #4	; (adr r2, 8001404 <add_keypress+0x28>)
 8001400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001404:	0800141d 	.word	0x0800141d
 8001408:	08001425 	.word	0x08001425
 800140c:	0800142d 	.word	0x0800142d
 8001410:	08001435 	.word	0x08001435
 8001414:	0800143d 	.word	0x0800143d
 8001418:	08001445 	.word	0x08001445
			case 1:
			  keyboardhid.KEYCODE1 = key;
 800141c:	4a11      	ldr	r2, [pc, #68]	; (8001464 <add_keypress+0x88>)
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	7093      	strb	r3, [r2, #2]
			  break;
 8001422:	e014      	b.n	800144e <add_keypress+0x72>
			case 2:
			  keyboardhid.KEYCODE2 = key;
 8001424:	4a0f      	ldr	r2, [pc, #60]	; (8001464 <add_keypress+0x88>)
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	70d3      	strb	r3, [r2, #3]
			  break;
 800142a:	e010      	b.n	800144e <add_keypress+0x72>
			case 3:
			  keyboardhid.KEYCODE3 = key;
 800142c:	4a0d      	ldr	r2, [pc, #52]	; (8001464 <add_keypress+0x88>)
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	7113      	strb	r3, [r2, #4]
			  break;
 8001432:	e00c      	b.n	800144e <add_keypress+0x72>
			case 4:
			  keyboardhid.KEYCODE4 = key;
 8001434:	4a0b      	ldr	r2, [pc, #44]	; (8001464 <add_keypress+0x88>)
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	7153      	strb	r3, [r2, #5]
			  break;
 800143a:	e008      	b.n	800144e <add_keypress+0x72>
			case 5:
			  keyboardhid.KEYCODE5 = key;
 800143c:	4a09      	ldr	r2, [pc, #36]	; (8001464 <add_keypress+0x88>)
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	7193      	strb	r3, [r2, #6]
			  break;
 8001442:	e004      	b.n	800144e <add_keypress+0x72>
			case 6:
			  keyboardhid.KEYCODE6 = key;
 8001444:	4a07      	ldr	r2, [pc, #28]	; (8001464 <add_keypress+0x88>)
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	71d3      	strb	r3, [r2, #7]
			  break;
 800144a:	e000      	b.n	800144e <add_keypress+0x72>
			default:
				break;
 800144c:	bf00      	nop
		  }
		  keycodeNum++;
 800144e:	4b06      	ldr	r3, [pc, #24]	; (8001468 <add_keypress+0x8c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	4a04      	ldr	r2, [pc, #16]	; (8001468 <add_keypress+0x8c>)
 8001456:	6013      	str	r3, [r2, #0]

}
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	200003f8 	.word	0x200003f8
 8001468:	200003c8 	.word	0x200003c8

0800146c <switch_lcd>:
/* END USB Functions */

/* LCD Functions */
void switch_lcd() {
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  // switch LCD_*_PIN and LCD_*_PORT between LCD1_* and LCD2_*
  if(LCD_CS_PIN == LCD2_CS_PIN) {
 8001470:	4b1a      	ldr	r3, [pc, #104]	; (80014dc <switch_lcd+0x70>)
 8001472:	881b      	ldrh	r3, [r3, #0]
 8001474:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001478:	d115      	bne.n	80014a6 <switch_lcd+0x3a>
	  LCD_CS_PORT = LCD1_CS_PORT;
 800147a:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <switch_lcd+0x74>)
 800147c:	4a19      	ldr	r2, [pc, #100]	; (80014e4 <switch_lcd+0x78>)
 800147e:	601a      	str	r2, [r3, #0]
	  LCD_CS_PIN = LCD1_CS_PIN;
 8001480:	4b16      	ldr	r3, [pc, #88]	; (80014dc <switch_lcd+0x70>)
 8001482:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001486:	801a      	strh	r2, [r3, #0]
	  LCD_DC_PORT = LCD1_DC_PORT;
 8001488:	4b17      	ldr	r3, [pc, #92]	; (80014e8 <switch_lcd+0x7c>)
 800148a:	4a16      	ldr	r2, [pc, #88]	; (80014e4 <switch_lcd+0x78>)
 800148c:	601a      	str	r2, [r3, #0]
	  LCD_DC_PIN = LCD1_DC_PIN;
 800148e:	4b17      	ldr	r3, [pc, #92]	; (80014ec <switch_lcd+0x80>)
 8001490:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001494:	801a      	strh	r2, [r3, #0]
	  LCD_RST_PORT = LCD1_RST_PORT;
 8001496:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <switch_lcd+0x84>)
 8001498:	4a12      	ldr	r2, [pc, #72]	; (80014e4 <switch_lcd+0x78>)
 800149a:	601a      	str	r2, [r3, #0]
	  LCD_RST_PIN = LCD1_RST_PIN;
 800149c:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <switch_lcd+0x88>)
 800149e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014a2:	801a      	strh	r2, [r3, #0]
	LCD_DC_PORT = LCD2_DC_PORT;
	LCD_DC_PIN = LCD2_DC_PIN;
	LCD_RST_PORT = LCD2_RST_PORT;
	LCD_RST_PIN = LCD2_RST_PIN;
  }
}
 80014a4:	e014      	b.n	80014d0 <switch_lcd+0x64>
    LCD_CS_PORT = LCD2_CS_PORT;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <switch_lcd+0x74>)
 80014a8:	4a0e      	ldr	r2, [pc, #56]	; (80014e4 <switch_lcd+0x78>)
 80014aa:	601a      	str	r2, [r3, #0]
	LCD_CS_PIN = LCD2_CS_PIN;
 80014ac:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <switch_lcd+0x70>)
 80014ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014b2:	801a      	strh	r2, [r3, #0]
	LCD_DC_PORT = LCD2_DC_PORT;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <switch_lcd+0x7c>)
 80014b6:	4a0b      	ldr	r2, [pc, #44]	; (80014e4 <switch_lcd+0x78>)
 80014b8:	601a      	str	r2, [r3, #0]
	LCD_DC_PIN = LCD2_DC_PIN;
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <switch_lcd+0x80>)
 80014bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80014c0:	801a      	strh	r2, [r3, #0]
	LCD_RST_PORT = LCD2_RST_PORT;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <switch_lcd+0x84>)
 80014c4:	4a07      	ldr	r2, [pc, #28]	; (80014e4 <switch_lcd+0x78>)
 80014c6:	601a      	str	r2, [r3, #0]
	LCD_RST_PIN = LCD2_RST_PIN;
 80014c8:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <switch_lcd+0x88>)
 80014ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014ce:	801a      	strh	r2, [r3, #0]
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20000008 	.word	0x20000008
 80014e0:	20000004 	.word	0x20000004
 80014e4:	40021000 	.word	0x40021000
 80014e8:	2000000c 	.word	0x2000000c
 80014ec:	20000010 	.word	0x20000010
 80014f0:	20000014 	.word	0x20000014
 80014f4:	20000018 	.word	0x20000018

080014f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014fe:	f000 fdbd 	bl	800207c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001502:	f000 f885 	bl	8001610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001506:	f000 fa51 	bl	80019ac <MX_GPIO_Init>
  MX_DMA_Init();
 800150a:	f000 fa2f 	bl	800196c <MX_DMA_Init>
  MX_TIM4_Init();
 800150e:	f000 f975 	bl	80017fc <MX_TIM4_Init>
  MX_TIM6_Init();
 8001512:	f000 f9bf 	bl	8001894 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8001516:	f00a fa2b 	bl	800b970 <MX_USB_DEVICE_Init>
  MX_I2C2_Init();
 800151a:	f000 f8e1 	bl	80016e0 <MX_I2C2_Init>
  MX_SPI1_Init();
 800151e:	f000 f937 	bl	8001790 <MX_SPI1_Init>
  MX_TIM7_Init();
 8001522:	f000 f9ed 	bl	8001900 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // Initialize the LCDs
  ILI9341_Init();
 8001526:	f7ff fa2f 	bl	8000988 <ILI9341_Init>
  ILI9341_SetRotation(SCREEN_HORIZONTAL_1);
 800152a:	2001      	movs	r0, #1
 800152c:	f7ff fb36 	bl	8000b9c <ILI9341_SetRotation>
  ILI9341_FillScreen(WHITE);
 8001530:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001534:	f7ff fc2c 	bl	8000d90 <ILI9341_FillScreen>

  switch_lcd();
 8001538:	f7ff ff98 	bl	800146c <switch_lcd>
  ILI9341_Init();
 800153c:	f7ff fa24 	bl	8000988 <ILI9341_Init>
  ILI9341_SetRotation(SCREEN_HORIZONTAL_1);
 8001540:	2001      	movs	r0, #1
 8001542:	f7ff fb2b 	bl	8000b9c <ILI9341_SetRotation>
  ILI9341_FillScreen(WHITE);
 8001546:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800154a:	f7ff fc21 	bl	8000d90 <ILI9341_FillScreen>

  // start the timer interrupt
  HAL_TIM_Base_Start_IT(&htim4);
 800154e:	4824      	ldr	r0, [pc, #144]	; (80015e0 <main+0xe8>)
 8001550:	f006 fc30 	bl	8007db4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8001554:	4823      	ldr	r0, [pc, #140]	; (80015e4 <main+0xec>)
 8001556:	f006 fc2d 	bl	8007db4 <HAL_TIM_Base_Start_IT>

  // init counter variables
  row = 0;
 800155a:	4b23      	ldr	r3, [pc, #140]	; (80015e8 <main+0xf0>)
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
  keycodeNum = 1;
 8001560:	4b22      	ldr	r3, [pc, #136]	; (80015ec <main+0xf4>)
 8001562:	2201      	movs	r2, #1
 8001564:	601a      	str	r2, [r3, #0]
  lastStateCLK = 0;
 8001566:	4b22      	ldr	r3, [pc, #136]	; (80015f0 <main+0xf8>)
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
  rotLock = 0;
 800156c:	4b21      	ldr	r3, [pc, #132]	; (80015f4 <main+0xfc>)
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]

  lcd_counter = 0;
 8001572:	4b21      	ldr	r3, [pc, #132]	; (80015f8 <main+0x100>)
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
  turn_counter = 1;
 8001578:	4b20      	ldr	r3, [pc, #128]	; (80015fc <main+0x104>)
 800157a:	2201      	movs	r2, #1
 800157c:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  //ILI9341_FillScreen(WHITE);

	  // draw the counter to the lcd
	  sprintf(buffer1, "%3d", (int)wpm);
 800157e:	4b20      	ldr	r3, [pc, #128]	; (8001600 <main+0x108>)
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	ee17 2a90 	vmov	r2, s15
 8001590:	491c      	ldr	r1, [pc, #112]	; (8001604 <main+0x10c>)
 8001592:	4618      	mov	r0, r3
 8001594:	f00a fe64 	bl	800c260 <siprintf>
	  ILI9341_DrawText(buffer1, FONT4, 90, 110, BLACK, WHITE);
 8001598:	f107 000c 	add.w	r0, r7, #12
 800159c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015a0:	9301      	str	r3, [sp, #4]
 80015a2:	2300      	movs	r3, #0
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	236e      	movs	r3, #110	; 0x6e
 80015a8:	225a      	movs	r2, #90	; 0x5a
 80015aa:	4917      	ldr	r1, [pc, #92]	; (8001608 <main+0x110>)
 80015ac:	f7ff f857 	bl	800065e <ILI9341_DrawText>

	  switch_lcd();
 80015b0:	f7ff ff5c 	bl	800146c <switch_lcd>

	  //ILI9341_FillScreen(WHITE);

	  // draw the counter to the lcd
	  sprintf(buffer2, "%d", turn_counter);
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <main+0x104>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	463b      	mov	r3, r7
 80015ba:	4914      	ldr	r1, [pc, #80]	; (800160c <main+0x114>)
 80015bc:	4618      	mov	r0, r3
 80015be:	f00a fe4f 	bl	800c260 <siprintf>
	  ILI9341_DrawText(buffer2, FONT4, 90, 110, BLACK, WHITE);
 80015c2:	4638      	mov	r0, r7
 80015c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015c8:	9301      	str	r3, [sp, #4]
 80015ca:	2300      	movs	r3, #0
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	236e      	movs	r3, #110	; 0x6e
 80015d0:	225a      	movs	r2, #90	; 0x5a
 80015d2:	490d      	ldr	r1, [pc, #52]	; (8001608 <main+0x110>)
 80015d4:	f7ff f843 	bl	800065e <ILI9341_DrawText>

	  switch_lcd();
 80015d8:	f7ff ff48 	bl	800146c <switch_lcd>
	  sprintf(buffer1, "%3d", (int)wpm);
 80015dc:	e7cf      	b.n	800157e <main+0x86>
 80015de:	bf00      	nop
 80015e0:	200002c4 	.word	0x200002c4
 80015e4:	2000030c 	.word	0x2000030c
 80015e8:	200003cc 	.word	0x200003cc
 80015ec:	200003c8 	.word	0x200003c8
 80015f0:	200003bc 	.word	0x200003bc
 80015f4:	200003c4 	.word	0x200003c4
 80015f8:	2000039c 	.word	0x2000039c
 80015fc:	200003a0 	.word	0x200003a0
 8001600:	200003b4 	.word	0x200003b4
 8001604:	0800cb54 	.word	0x0800cb54
 8001608:	0800cb94 	.word	0x0800cb94
 800160c:	0800cb58 	.word	0x0800cb58

08001610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b094      	sub	sp, #80	; 0x50
 8001614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001616:	f107 0320 	add.w	r3, r7, #32
 800161a:	2230      	movs	r2, #48	; 0x30
 800161c:	2100      	movs	r1, #0
 800161e:	4618      	mov	r0, r3
 8001620:	f00a fe16 	bl	800c250 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001624:	f107 030c 	add.w	r3, r7, #12
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <SystemClock_Config+0xc8>)
 800163a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163c:	4a26      	ldr	r2, [pc, #152]	; (80016d8 <SystemClock_Config+0xc8>)
 800163e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001642:	6413      	str	r3, [r2, #64]	; 0x40
 8001644:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <SystemClock_Config+0xc8>)
 8001646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	4b21      	ldr	r3, [pc, #132]	; (80016dc <SystemClock_Config+0xcc>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a20      	ldr	r2, [pc, #128]	; (80016dc <SystemClock_Config+0xcc>)
 800165a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800165e:	6013      	str	r3, [r2, #0]
 8001660:	4b1e      	ldr	r3, [pc, #120]	; (80016dc <SystemClock_Config+0xcc>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001668:	607b      	str	r3, [r7, #4]
 800166a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800166c:	2301      	movs	r3, #1
 800166e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001670:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001676:	2302      	movs	r3, #2
 8001678:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800167a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800167e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001680:	2304      	movs	r3, #4
 8001682:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001684:	2348      	movs	r3, #72	; 0x48
 8001686:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001688:	2302      	movs	r3, #2
 800168a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800168c:	2303      	movs	r3, #3
 800168e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001690:	f107 0320 	add.w	r3, r7, #32
 8001694:	4618      	mov	r0, r3
 8001696:	f005 fadd 	bl	8006c54 <HAL_RCC_OscConfig>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016a0:	f000 faa6 	bl	8001bf0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a4:	230f      	movs	r3, #15
 80016a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a8:	2302      	movs	r3, #2
 80016aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016ba:	f107 030c 	add.w	r3, r7, #12
 80016be:	2102      	movs	r1, #2
 80016c0:	4618      	mov	r0, r3
 80016c2:	f005 fd3f 	bl	8007144 <HAL_RCC_ClockConfig>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80016cc:	f000 fa90 	bl	8001bf0 <Error_Handler>
  }
}
 80016d0:	bf00      	nop
 80016d2:	3750      	adds	r7, #80	; 0x50
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40007000 	.word	0x40007000

080016e0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af02      	add	r7, sp, #8
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016e6:	4b27      	ldr	r3, [pc, #156]	; (8001784 <MX_I2C2_Init+0xa4>)
 80016e8:	4a27      	ldr	r2, [pc, #156]	; (8001788 <MX_I2C2_Init+0xa8>)
 80016ea:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80016ec:	4b25      	ldr	r3, [pc, #148]	; (8001784 <MX_I2C2_Init+0xa4>)
 80016ee:	4a27      	ldr	r2, [pc, #156]	; (800178c <MX_I2C2_Init+0xac>)
 80016f0:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016f2:	4b24      	ldr	r3, [pc, #144]	; (8001784 <MX_I2C2_Init+0xa4>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80016f8:	4b22      	ldr	r3, [pc, #136]	; (8001784 <MX_I2C2_Init+0xa4>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016fe:	4b21      	ldr	r3, [pc, #132]	; (8001784 <MX_I2C2_Init+0xa4>)
 8001700:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001704:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001706:	4b1f      	ldr	r3, [pc, #124]	; (8001784 <MX_I2C2_Init+0xa4>)
 8001708:	2200      	movs	r2, #0
 800170a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800170c:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <MX_I2C2_Init+0xa4>)
 800170e:	2200      	movs	r2, #0
 8001710:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001712:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <MX_I2C2_Init+0xa4>)
 8001714:	2200      	movs	r2, #0
 8001716:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001718:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <MX_I2C2_Init+0xa4>)
 800171a:	2200      	movs	r2, #0
 800171c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800171e:	4819      	ldr	r0, [pc, #100]	; (8001784 <MX_I2C2_Init+0xa4>)
 8001720:	f001 fbc2 	bl	8002ea8 <HAL_I2C_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 800172a:	f000 fa61 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  uint8_t iodir[2] = { 0x00 , 0xf0 };     // set pins 0-3 output and 4-7 as input
 800172e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001732:	81bb      	strh	r3, [r7, #12]
  HAL_I2C_Master_Transmit(&hi2c2, GPIOEX_ADDR, iodir, 2, HAL_MAX_DELAY);
 8001734:	f107 020c 	add.w	r2, r7, #12
 8001738:	f04f 33ff 	mov.w	r3, #4294967295
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	2302      	movs	r3, #2
 8001740:	2140      	movs	r1, #64	; 0x40
 8001742:	4810      	ldr	r0, [pc, #64]	; (8001784 <MX_I2C2_Init+0xa4>)
 8001744:	f001 fcf4 	bl	8003130 <HAL_I2C_Master_Transmit>
  uint8_t gppu[2] = { 0x06, 0xf0 };       // enable pull up resistors for pins 4-7
 8001748:	f24f 0306 	movw	r3, #61446	; 0xf006
 800174c:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Master_Transmit(&hi2c2, GPIOEX_ADDR, gppu, 2, HAL_MAX_DELAY);
 800174e:	f107 0208 	add.w	r2, r7, #8
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	2302      	movs	r3, #2
 800175a:	2140      	movs	r1, #64	; 0x40
 800175c:	4809      	ldr	r0, [pc, #36]	; (8001784 <MX_I2C2_Init+0xa4>)
 800175e:	f001 fce7 	bl	8003130 <HAL_I2C_Master_Transmit>
  uint8_t ipol[2] = { 0x01, 0xf0 };       // enable reverse for pins 4-7
 8001762:	f24f 0301 	movw	r3, #61441	; 0xf001
 8001766:	80bb      	strh	r3, [r7, #4]
  HAL_I2C_Master_Transmit(&hi2c2, GPIOEX_ADDR, ipol, 2, HAL_MAX_DELAY);
 8001768:	1d3a      	adds	r2, r7, #4
 800176a:	f04f 33ff 	mov.w	r3, #4294967295
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	2302      	movs	r3, #2
 8001772:	2140      	movs	r1, #64	; 0x40
 8001774:	4803      	ldr	r0, [pc, #12]	; (8001784 <MX_I2C2_Init+0xa4>)
 8001776:	f001 fcdb 	bl	8003130 <HAL_I2C_Master_Transmit>

  /* USER CODE END I2C2_Init 2 */

}
 800177a:	bf00      	nop
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	200001b8 	.word	0x200001b8
 8001788:	40005800 	.word	0x40005800
 800178c:	00061a80 	.word	0x00061a80

08001790 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001794:	4b17      	ldr	r3, [pc, #92]	; (80017f4 <MX_SPI1_Init+0x64>)
 8001796:	4a18      	ldr	r2, [pc, #96]	; (80017f8 <MX_SPI1_Init+0x68>)
 8001798:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800179a:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <MX_SPI1_Init+0x64>)
 800179c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017a2:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80017c2:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017c4:	2208      	movs	r2, #8
 80017c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017c8:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ce:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017d4:	4b07      	ldr	r3, [pc, #28]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017dc:	220a      	movs	r2, #10
 80017de:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017e0:	4804      	ldr	r0, [pc, #16]	; (80017f4 <MX_SPI1_Init+0x64>)
 80017e2:	f005 febb 	bl	800755c <HAL_SPI_Init>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017ec:	f000 fa00 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	2000020c 	.word	0x2000020c
 80017f8:	40013000 	.word	0x40013000

080017fc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001802:	f107 0308 	add.w	r3, r7, #8
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001810:	463b      	mov	r3, r7
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001818:	4b1c      	ldr	r3, [pc, #112]	; (800188c <MX_TIM4_Init+0x90>)
 800181a:	4a1d      	ldr	r2, [pc, #116]	; (8001890 <MX_TIM4_Init+0x94>)
 800181c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 160-1;
 800181e:	4b1b      	ldr	r3, [pc, #108]	; (800188c <MX_TIM4_Init+0x90>)
 8001820:	229f      	movs	r2, #159	; 0x9f
 8001822:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001824:	4b19      	ldr	r3, [pc, #100]	; (800188c <MX_TIM4_Init+0x90>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 800182a:	4b18      	ldr	r3, [pc, #96]	; (800188c <MX_TIM4_Init+0x90>)
 800182c:	2263      	movs	r2, #99	; 0x63
 800182e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001830:	4b16      	ldr	r3, [pc, #88]	; (800188c <MX_TIM4_Init+0x90>)
 8001832:	2200      	movs	r2, #0
 8001834:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001836:	4b15      	ldr	r3, [pc, #84]	; (800188c <MX_TIM4_Init+0x90>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800183c:	4813      	ldr	r0, [pc, #76]	; (800188c <MX_TIM4_Init+0x90>)
 800183e:	f006 fa69 	bl	8007d14 <HAL_TIM_Base_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001848:	f000 f9d2 	bl	8001bf0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800184c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001850:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001852:	f107 0308 	add.w	r3, r7, #8
 8001856:	4619      	mov	r1, r3
 8001858:	480c      	ldr	r0, [pc, #48]	; (800188c <MX_TIM4_Init+0x90>)
 800185a:	f006 fc52 	bl	8008102 <HAL_TIM_ConfigClockSource>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001864:	f000 f9c4 	bl	8001bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001868:	2300      	movs	r3, #0
 800186a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001870:	463b      	mov	r3, r7
 8001872:	4619      	mov	r1, r3
 8001874:	4805      	ldr	r0, [pc, #20]	; (800188c <MX_TIM4_Init+0x90>)
 8001876:	f006 fe6d 	bl	8008554 <HAL_TIMEx_MasterConfigSynchronization>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001880:	f000 f9b6 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001884:	bf00      	nop
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200002c4 	.word	0x200002c4
 8001890:	40000800 	.word	0x40000800

08001894 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800189a:	463b      	mov	r3, r7
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80018a2:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <MX_TIM6_Init+0x64>)
 80018a4:	4a15      	ldr	r2, [pc, #84]	; (80018fc <MX_TIM6_Init+0x68>)
 80018a6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1600-1;
 80018a8:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <MX_TIM6_Init+0x64>)
 80018aa:	f240 623f 	movw	r2, #1599	; 0x63f
 80018ae:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b0:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <MX_TIM6_Init+0x64>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 20-1;
 80018b6:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <MX_TIM6_Init+0x64>)
 80018b8:	2213      	movs	r2, #19
 80018ba:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018bc:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <MX_TIM6_Init+0x64>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80018c2:	480d      	ldr	r0, [pc, #52]	; (80018f8 <MX_TIM6_Init+0x64>)
 80018c4:	f006 fa26 	bl	8007d14 <HAL_TIM_Base_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80018ce:	f000 f98f 	bl	8001bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d2:	2300      	movs	r3, #0
 80018d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80018da:	463b      	mov	r3, r7
 80018dc:	4619      	mov	r1, r3
 80018de:	4806      	ldr	r0, [pc, #24]	; (80018f8 <MX_TIM6_Init+0x64>)
 80018e0:	f006 fe38 	bl	8008554 <HAL_TIMEx_MasterConfigSynchronization>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80018ea:	f000 f981 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000030c 	.word	0x2000030c
 80018fc:	40001000 	.word	0x40001000

08001900 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001906:	463b      	mov	r3, r7
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800190e:	4b15      	ldr	r3, [pc, #84]	; (8001964 <MX_TIM7_Init+0x64>)
 8001910:	4a15      	ldr	r2, [pc, #84]	; (8001968 <MX_TIM7_Init+0x68>)
 8001912:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 36000 - 1;
 8001914:	4b13      	ldr	r3, [pc, #76]	; (8001964 <MX_TIM7_Init+0x64>)
 8001916:	f648 429f 	movw	r2, #35999	; 0x8c9f
 800191a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191c:	4b11      	ldr	r3, [pc, #68]	; (8001964 <MX_TIM7_Init+0x64>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 4000 - 1;
 8001922:	4b10      	ldr	r3, [pc, #64]	; (8001964 <MX_TIM7_Init+0x64>)
 8001924:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001928:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192a:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <MX_TIM7_Init+0x64>)
 800192c:	2200      	movs	r2, #0
 800192e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001930:	480c      	ldr	r0, [pc, #48]	; (8001964 <MX_TIM7_Init+0x64>)
 8001932:	f006 f9ef 	bl	8007d14 <HAL_TIM_Base_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800193c:	f000 f958 	bl	8001bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001940:	2300      	movs	r3, #0
 8001942:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001948:	463b      	mov	r3, r7
 800194a:	4619      	mov	r1, r3
 800194c:	4805      	ldr	r0, [pc, #20]	; (8001964 <MX_TIM7_Init+0x64>)
 800194e:	f006 fe01 	bl	8008554 <HAL_TIMEx_MasterConfigSynchronization>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001958:	f000 f94a 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000354 	.word	0x20000354
 8001968:	40001400 	.word	0x40001400

0800196c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <MX_DMA_Init+0x3c>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	4a0b      	ldr	r2, [pc, #44]	; (80019a8 <MX_DMA_Init+0x3c>)
 800197c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001980:	6313      	str	r3, [r2, #48]	; 0x30
 8001982:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <MX_DMA_Init+0x3c>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800198e:	2200      	movs	r2, #0
 8001990:	2100      	movs	r1, #0
 8001992:	203b      	movs	r0, #59	; 0x3b
 8001994:	f000 fce3 	bl	800235e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001998:	203b      	movs	r0, #59	; 0x3b
 800199a:	f000 fcfc 	bl	8002396 <HAL_NVIC_EnableIRQ>

}
 800199e:	bf00      	nop
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40023800 	.word	0x40023800

080019ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08c      	sub	sp, #48	; 0x30
 80019b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b2:	f107 031c 	add.w	r3, r7, #28
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]
 80019c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	61bb      	str	r3, [r7, #24]
 80019c6:	4b4b      	ldr	r3, [pc, #300]	; (8001af4 <MX_GPIO_Init+0x148>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	4a4a      	ldr	r2, [pc, #296]	; (8001af4 <MX_GPIO_Init+0x148>)
 80019cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019d0:	6313      	str	r3, [r2, #48]	; 0x30
 80019d2:	4b48      	ldr	r3, [pc, #288]	; (8001af4 <MX_GPIO_Init+0x148>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019da:	61bb      	str	r3, [r7, #24]
 80019dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]
 80019e2:	4b44      	ldr	r3, [pc, #272]	; (8001af4 <MX_GPIO_Init+0x148>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a43      	ldr	r2, [pc, #268]	; (8001af4 <MX_GPIO_Init+0x148>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b41      	ldr	r3, [pc, #260]	; (8001af4 <MX_GPIO_Init+0x148>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	617b      	str	r3, [r7, #20]
 80019f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	4b3d      	ldr	r3, [pc, #244]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	4a3c      	ldr	r2, [pc, #240]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a04:	f043 0310 	orr.w	r3, r3, #16
 8001a08:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0a:	4b3a      	ldr	r3, [pc, #232]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	f003 0310 	and.w	r3, r3, #16
 8001a12:	613b      	str	r3, [r7, #16]
 8001a14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	4b36      	ldr	r3, [pc, #216]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	4a35      	ldr	r2, [pc, #212]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a20:	f043 0302 	orr.w	r3, r3, #2
 8001a24:	6313      	str	r3, [r2, #48]	; 0x30
 8001a26:	4b33      	ldr	r3, [pc, #204]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	4b2f      	ldr	r3, [pc, #188]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a2e      	ldr	r2, [pc, #184]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b2c      	ldr	r3, [pc, #176]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0304 	and.w	r3, r3, #4
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	4b28      	ldr	r3, [pc, #160]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a27      	ldr	r2, [pc, #156]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a58:	f043 0308 	orr.w	r3, r3, #8
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b25      	ldr	r3, [pc, #148]	; (8001af4 <MX_GPIO_Init+0x148>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0308 	and.w	r3, r3, #8
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LDC1_RESET_Pin|LCD2_RESET_Pin|LCD1_CS_Pin|LCD1_DC_Pin
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8001a70:	4821      	ldr	r0, [pc, #132]	; (8001af8 <MX_GPIO_Init+0x14c>)
 8001a72:	f001 f9ff 	bl	8002e74 <HAL_GPIO_WritePin>
                          |LCD2_CS_Pin|LCD2_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ROW0_Pin|ROW1_Pin|ROW2_Pin|ROW3_Pin, GPIO_PIN_RESET);
 8001a76:	2200      	movs	r2, #0
 8001a78:	210f      	movs	r1, #15
 8001a7a:	4820      	ldr	r0, [pc, #128]	; (8001afc <MX_GPIO_Init+0x150>)
 8001a7c:	f001 f9fa 	bl	8002e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LDC1_RESET_Pin LCD2_RESET_Pin LCD1_CS_Pin LCD1_DC_Pin
                           LCD2_CS_Pin LCD2_DC_Pin */
  GPIO_InitStruct.Pin = LDC1_RESET_Pin|LCD2_RESET_Pin|LCD1_CS_Pin|LCD1_DC_Pin
 8001a80:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001a84:	61fb      	str	r3, [r7, #28]
                          |LCD2_CS_Pin|LCD2_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a92:	f107 031c 	add.w	r3, r7, #28
 8001a96:	4619      	mov	r1, r3
 8001a98:	4817      	ldr	r0, [pc, #92]	; (8001af8 <MX_GPIO_Init+0x14c>)
 8001a9a:	f001 f837 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : ROT_SW_Pin ROT_DT_Pin ROT_CLCK_Pin */
  GPIO_InitStruct.Pin = ROT_SW_Pin|ROT_DT_Pin|ROT_CLCK_Pin;
 8001a9e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aac:	f107 031c 	add.w	r3, r7, #28
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4813      	ldr	r0, [pc, #76]	; (8001b00 <MX_GPIO_Init+0x154>)
 8001ab4:	f001 f82a 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW0_Pin ROW1_Pin ROW2_Pin ROW3_Pin */
  GPIO_InitStruct.Pin = ROW0_Pin|ROW1_Pin|ROW2_Pin|ROW3_Pin;
 8001ab8:	230f      	movs	r3, #15
 8001aba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abc:	2301      	movs	r3, #1
 8001abe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	4619      	mov	r1, r3
 8001ace:	480b      	ldr	r0, [pc, #44]	; (8001afc <MX_GPIO_Init+0x150>)
 8001ad0:	f001 f81c 	bl	8002b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL2_Pin COL3_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL2_Pin|COL3_Pin;
 8001ad4:	23f0      	movs	r3, #240	; 0xf0
 8001ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	2300      	movs	r3, #0
 8001ade:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ae0:	f107 031c 	add.w	r3, r7, #28
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4805      	ldr	r0, [pc, #20]	; (8001afc <MX_GPIO_Init+0x150>)
 8001ae8:	f001 f810 	bl	8002b0c <HAL_GPIO_Init>

}
 8001aec:	bf00      	nop
 8001aee:	3730      	adds	r7, #48	; 0x30
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40021000 	.word	0x40021000
 8001afc:	40020c00 	.word	0x40020c00
 8001b00:	40020800 	.word	0x40020800

08001b04 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Callback: timer has reset
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]

	// Send USB data
	if (htim == &htim4) {
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a2d      	ldr	r2, [pc, #180]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d107      	bne.n	8001b24 <HAL_TIM_PeriodElapsedCallback+0x20>
	    // send HID report
		record_keys();
 8001b14:	f7ff fbde 	bl	80012d4 <record_keys>
		USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*) &keyboardhid, sizeof(keyboardhid));
 8001b18:	2208      	movs	r2, #8
 8001b1a:	492b      	ldr	r1, [pc, #172]	; (8001bc8 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001b1c:	482b      	ldr	r0, [pc, #172]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001b1e:	f008 fbad 	bl	800a27c <USBD_HID_SendReport>
		// calculate wpm
		numCycles++;
		wpm = (charCount / 5.0f) / ((2.0f * numCycles) / 60.0f);
		charsInCycle = 0;
	}
}
 8001b22:	e04b      	b.n	8001bbc <HAL_TIM_PeriodElapsedCallback+0xb8>
	else if (htim == &htim6) {
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a2a      	ldr	r2, [pc, #168]	; (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d104      	bne.n	8001b36 <HAL_TIM_PeriodElapsedCallback+0x32>
		scan_keypad();
 8001b2c:	f7ff fa18 	bl	8000f60 <scan_keypad>
		scan_rotary();
 8001b30:	f7ff fb4e 	bl	80011d0 <scan_rotary>
}
 8001b34:	e042      	b.n	8001bbc <HAL_TIM_PeriodElapsedCallback+0xb8>
	else if (htim == &htim7) {
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a26      	ldr	r2, [pc, #152]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d13e      	bne.n	8001bbc <HAL_TIM_PeriodElapsedCallback+0xb8>
		if (charsInCycle == 0) {
 8001b3e:	4b26      	ldr	r3, [pc, #152]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d117      	bne.n	8001b76 <HAL_TIM_PeriodElapsedCallback+0x72>
			dryCycles++;
 8001b46:	4b25      	ldr	r3, [pc, #148]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	4a23      	ldr	r2, [pc, #140]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b4e:	6013      	str	r3, [r2, #0]
			if (dryCycles == 5) {
 8001b50:	4b22      	ldr	r3, [pc, #136]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b05      	cmp	r3, #5
 8001b56:	d10e      	bne.n	8001b76 <HAL_TIM_PeriodElapsedCallback+0x72>
				charCount = 0;
 8001b58:	4b21      	ldr	r3, [pc, #132]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
				charsInCycle = 0;
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
				dryCycles = 0;
 8001b64:	4b1d      	ldr	r3, [pc, #116]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
				numCycles = 0;
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim7);
 8001b70:	4818      	ldr	r0, [pc, #96]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001b72:	f006 f98f 	bl	8007e94 <HAL_TIM_Base_Stop_IT>
		numCycles++;
 8001b76:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	4a19      	ldr	r2, [pc, #100]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b7e:	6013      	str	r3, [r2, #0]
		wpm = (charCount / 5.0f) / ((2.0f * numCycles) / 60.0f);
 8001b80:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	ee07 3a90 	vmov	s15, r3
 8001b88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b8c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001b90:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b94:	4b13      	ldr	r3, [pc, #76]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	ee07 3a90 	vmov	s15, r3
 8001b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ba0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ba4:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8001be8 <HAL_TIM_PeriodElapsedCallback+0xe4>
 8001ba8:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001bac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001bb2:	edc3 7a00 	vstr	s15, [r3]
		charsInCycle = 0;
 8001bb6:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	200002c4 	.word	0x200002c4
 8001bc8:	200003f8 	.word	0x200003f8
 8001bcc:	2000040c 	.word	0x2000040c
 8001bd0:	2000030c 	.word	0x2000030c
 8001bd4:	20000354 	.word	0x20000354
 8001bd8:	200003a8 	.word	0x200003a8
 8001bdc:	200003b0 	.word	0x200003b0
 8001be0:	200003a4 	.word	0x200003a4
 8001be4:	200003ac 	.word	0x200003ac
 8001be8:	42700000 	.word	0x42700000
 8001bec:	200003b4 	.word	0x200003b4

08001bf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf4:	b672      	cpsid	i
}
 8001bf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf8:	e7fe      	b.n	8001bf8 <Error_Handler+0x8>
	...

08001bfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	607b      	str	r3, [r7, #4]
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0a:	4a0f      	ldr	r2, [pc, #60]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c10:	6453      	str	r3, [r2, #68]	; 0x44
 8001c12:	4b0d      	ldr	r3, [pc, #52]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	4a08      	ldr	r2, [pc, #32]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800

08001c4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a21      	ldr	r2, [pc, #132]	; (8001cf0 <HAL_I2C_MspInit+0xa4>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d13c      	bne.n	8001ce8 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <HAL_I2C_MspInit+0xa8>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	4a1f      	ldr	r2, [pc, #124]	; (8001cf4 <HAL_I2C_MspInit+0xa8>)
 8001c78:	f043 0302 	orr.w	r3, r3, #2
 8001c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7e:	4b1d      	ldr	r3, [pc, #116]	; (8001cf4 <HAL_I2C_MspInit+0xa8>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c8a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c90:	2312      	movs	r3, #18
 8001c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c9c:	2304      	movs	r3, #4
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca0:	f107 0314 	add.w	r3, r7, #20
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4814      	ldr	r0, [pc, #80]	; (8001cf8 <HAL_I2C_MspInit+0xac>)
 8001ca8:	f000 ff30 	bl	8002b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cac:	2300      	movs	r3, #0
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <HAL_I2C_MspInit+0xa8>)
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	4a0f      	ldr	r2, [pc, #60]	; (8001cf4 <HAL_I2C_MspInit+0xa8>)
 8001cb6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cba:	6413      	str	r3, [r2, #64]	; 0x40
 8001cbc:	4b0d      	ldr	r3, [pc, #52]	; (8001cf4 <HAL_I2C_MspInit+0xa8>)
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	2100      	movs	r1, #0
 8001ccc:	2021      	movs	r0, #33	; 0x21
 8001cce:	f000 fb46 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001cd2:	2021      	movs	r0, #33	; 0x21
 8001cd4:	f000 fb5f 	bl	8002396 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2100      	movs	r1, #0
 8001cdc:	2022      	movs	r0, #34	; 0x22
 8001cde:	f000 fb3e 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001ce2:	2022      	movs	r0, #34	; 0x22
 8001ce4:	f000 fb57 	bl	8002396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ce8:	bf00      	nop
 8001cea:	3728      	adds	r7, #40	; 0x28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40005800 	.word	0x40005800
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40020400 	.word	0x40020400

08001cfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08a      	sub	sp, #40	; 0x28
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 0314 	add.w	r3, r7, #20
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a30      	ldr	r2, [pc, #192]	; (8001ddc <HAL_SPI_MspInit+0xe0>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d159      	bne.n	8001dd2 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	4b2f      	ldr	r3, [pc, #188]	; (8001de0 <HAL_SPI_MspInit+0xe4>)
 8001d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d26:	4a2e      	ldr	r2, [pc, #184]	; (8001de0 <HAL_SPI_MspInit+0xe4>)
 8001d28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d2e:	4b2c      	ldr	r3, [pc, #176]	; (8001de0 <HAL_SPI_MspInit+0xe4>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	4b28      	ldr	r3, [pc, #160]	; (8001de0 <HAL_SPI_MspInit+0xe4>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a27      	ldr	r2, [pc, #156]	; (8001de0 <HAL_SPI_MspInit+0xe4>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b25      	ldr	r3, [pc, #148]	; (8001de0 <HAL_SPI_MspInit+0xe4>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d56:	23a0      	movs	r3, #160	; 0xa0
 8001d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d62:	2303      	movs	r3, #3
 8001d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d66:	2305      	movs	r3, #5
 8001d68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6a:	f107 0314 	add.w	r3, r7, #20
 8001d6e:	4619      	mov	r1, r3
 8001d70:	481c      	ldr	r0, [pc, #112]	; (8001de4 <HAL_SPI_MspInit+0xe8>)
 8001d72:	f000 fecb 	bl	8002b0c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001d76:	4b1c      	ldr	r3, [pc, #112]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001d78:	4a1c      	ldr	r2, [pc, #112]	; (8001dec <HAL_SPI_MspInit+0xf0>)
 8001d7a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001d7c:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001d7e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001d82:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d84:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001d86:	2240      	movs	r2, #64	; 0x40
 8001d88:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d8a:	4b17      	ldr	r3, [pc, #92]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d90:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001d92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d96:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d98:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001da4:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001daa:	4b0f      	ldr	r3, [pc, #60]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001db0:	4b0d      	ldr	r3, [pc, #52]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001db6:	480c      	ldr	r0, [pc, #48]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001db8:	f000 fb08 	bl	80023cc <HAL_DMA_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001dc2:	f7ff ff15 	bl	8001bf0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a07      	ldr	r2, [pc, #28]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001dca:	649a      	str	r2, [r3, #72]	; 0x48
 8001dcc:	4a06      	ldr	r2, [pc, #24]	; (8001de8 <HAL_SPI_MspInit+0xec>)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001dd2:	bf00      	nop
 8001dd4:	3728      	adds	r7, #40	; 0x28
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40013000 	.word	0x40013000
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020000 	.word	0x40020000
 8001de8:	20000264 	.word	0x20000264
 8001dec:	40026458 	.word	0x40026458

08001df0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a2a      	ldr	r2, [pc, #168]	; (8001ea8 <HAL_TIM_Base_MspInit+0xb8>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d116      	bne.n	8001e30 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	4b29      	ldr	r3, [pc, #164]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	4a28      	ldr	r2, [pc, #160]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e0c:	f043 0304 	orr.w	r3, r3, #4
 8001e10:	6413      	str	r3, [r2, #64]	; 0x40
 8001e12:	4b26      	ldr	r3, [pc, #152]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	f003 0304 	and.w	r3, r3, #4
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2100      	movs	r1, #0
 8001e22:	201e      	movs	r0, #30
 8001e24:	f000 fa9b 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e28:	201e      	movs	r0, #30
 8001e2a:	f000 fab4 	bl	8002396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001e2e:	e036      	b.n	8001e9e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM6)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a1e      	ldr	r2, [pc, #120]	; (8001eb0 <HAL_TIM_Base_MspInit+0xc0>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d116      	bne.n	8001e68 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	613b      	str	r3, [r7, #16]
 8001e3e:	4b1b      	ldr	r3, [pc, #108]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	4a1a      	ldr	r2, [pc, #104]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e44:	f043 0310 	orr.w	r3, r3, #16
 8001e48:	6413      	str	r3, [r2, #64]	; 0x40
 8001e4a:	4b18      	ldr	r3, [pc, #96]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f003 0310 	and.w	r3, r3, #16
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001e56:	2200      	movs	r2, #0
 8001e58:	2100      	movs	r1, #0
 8001e5a:	2036      	movs	r0, #54	; 0x36
 8001e5c:	f000 fa7f 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e60:	2036      	movs	r0, #54	; 0x36
 8001e62:	f000 fa98 	bl	8002396 <HAL_NVIC_EnableIRQ>
}
 8001e66:	e01a      	b.n	8001e9e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM7)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a11      	ldr	r2, [pc, #68]	; (8001eb4 <HAL_TIM_Base_MspInit+0xc4>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d115      	bne.n	8001e9e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	4b0d      	ldr	r3, [pc, #52]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	4a0c      	ldr	r2, [pc, #48]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e7c:	f043 0320 	orr.w	r3, r3, #32
 8001e80:	6413      	str	r3, [r2, #64]	; 0x40
 8001e82:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <HAL_TIM_Base_MspInit+0xbc>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	f003 0320 	and.w	r3, r3, #32
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2100      	movs	r1, #0
 8001e92:	2037      	movs	r0, #55	; 0x37
 8001e94:	f000 fa63 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001e98:	2037      	movs	r0, #55	; 0x37
 8001e9a:	f000 fa7c 	bl	8002396 <HAL_NVIC_EnableIRQ>
}
 8001e9e:	bf00      	nop
 8001ea0:	3718      	adds	r7, #24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40000800 	.word	0x40000800
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40001000 	.word	0x40001000
 8001eb4:	40001400 	.word	0x40001400

08001eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ebc:	e7fe      	b.n	8001ebc <NMI_Handler+0x4>

08001ebe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ec2:	e7fe      	b.n	8001ec2 <HardFault_Handler+0x4>

08001ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ec8:	e7fe      	b.n	8001ec8 <MemManage_Handler+0x4>

08001eca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ece:	e7fe      	b.n	8001ece <BusFault_Handler+0x4>

08001ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <UsageFault_Handler+0x4>

08001ed6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f04:	f000 f90c 	bl	8002120 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f10:	4802      	ldr	r0, [pc, #8]	; (8001f1c <TIM4_IRQHandler+0x10>)
 8001f12:	f005 ffee 	bl	8007ef2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	200002c4 	.word	0x200002c4

08001f20 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001f24:	4802      	ldr	r0, [pc, #8]	; (8001f30 <I2C2_EV_IRQHandler+0x10>)
 8001f26:	f001 fc27 	bl	8003778 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	200001b8 	.word	0x200001b8

08001f34 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001f38:	4802      	ldr	r0, [pc, #8]	; (8001f44 <I2C2_ER_IRQHandler+0x10>)
 8001f3a:	f001 fd8e 	bl	8003a5a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	200001b8 	.word	0x200001b8

08001f48 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f4c:	4802      	ldr	r0, [pc, #8]	; (8001f58 <TIM6_DAC_IRQHandler+0x10>)
 8001f4e:	f005 ffd0 	bl	8007ef2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	2000030c 	.word	0x2000030c

08001f5c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f60:	4802      	ldr	r0, [pc, #8]	; (8001f6c <TIM7_IRQHandler+0x10>)
 8001f62:	f005 ffc6 	bl	8007ef2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	20000354 	.word	0x20000354

08001f70 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001f74:	4802      	ldr	r0, [pc, #8]	; (8001f80 <DMA2_Stream3_IRQHandler+0x10>)
 8001f76:	f000 fb51 	bl	800261c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000264 	.word	0x20000264

08001f84 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001f88:	4802      	ldr	r0, [pc, #8]	; (8001f94 <OTG_FS_IRQHandler+0x10>)
 8001f8a:	f003 fd4d 	bl	8005a28 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20000ae8 	.word	0x20000ae8

08001f98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa0:	4a14      	ldr	r2, [pc, #80]	; (8001ff4 <_sbrk+0x5c>)
 8001fa2:	4b15      	ldr	r3, [pc, #84]	; (8001ff8 <_sbrk+0x60>)
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fac:	4b13      	ldr	r3, [pc, #76]	; (8001ffc <_sbrk+0x64>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d102      	bne.n	8001fba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fb4:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <_sbrk+0x64>)
 8001fb6:	4a12      	ldr	r2, [pc, #72]	; (8002000 <_sbrk+0x68>)
 8001fb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fba:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <_sbrk+0x64>)
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d207      	bcs.n	8001fd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fc8:	f00a f918 	bl	800c1fc <__errno>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	220c      	movs	r2, #12
 8001fd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd6:	e009      	b.n	8001fec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fd8:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <_sbrk+0x64>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fde:	4b07      	ldr	r3, [pc, #28]	; (8001ffc <_sbrk+0x64>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	4a05      	ldr	r2, [pc, #20]	; (8001ffc <_sbrk+0x64>)
 8001fe8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fea:	68fb      	ldr	r3, [r7, #12]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20020000 	.word	0x20020000
 8001ff8:	00000400 	.word	0x00000400
 8001ffc:	20000400 	.word	0x20000400
 8002000:	20001018 	.word	0x20001018

08002004 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002008:	4b06      	ldr	r3, [pc, #24]	; (8002024 <SystemInit+0x20>)
 800200a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800200e:	4a05      	ldr	r2, [pc, #20]	; (8002024 <SystemInit+0x20>)
 8002010:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002014:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002018:	bf00      	nop
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002028:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002060 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800202c:	480d      	ldr	r0, [pc, #52]	; (8002064 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800202e:	490e      	ldr	r1, [pc, #56]	; (8002068 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002030:	4a0e      	ldr	r2, [pc, #56]	; (800206c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002032:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002034:	e002      	b.n	800203c <LoopCopyDataInit>

08002036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800203a:	3304      	adds	r3, #4

0800203c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800203c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800203e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002040:	d3f9      	bcc.n	8002036 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002042:	4a0b      	ldr	r2, [pc, #44]	; (8002070 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002044:	4c0b      	ldr	r4, [pc, #44]	; (8002074 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002048:	e001      	b.n	800204e <LoopFillZerobss>

0800204a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800204a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800204c:	3204      	adds	r2, #4

0800204e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800204e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002050:	d3fb      	bcc.n	800204a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002052:	f7ff ffd7 	bl	8002004 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002056:	f00a f8d7 	bl	800c208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800205a:	f7ff fa4d 	bl	80014f8 <main>
  bx  lr    
 800205e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002060:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002064:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002068:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 800206c:	0800dd94 	.word	0x0800dd94
  ldr r2, =_sbss
 8002070:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 8002074:	20001018 	.word	0x20001018

08002078 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002078:	e7fe      	b.n	8002078 <ADC_IRQHandler>
	...

0800207c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002080:	4b0e      	ldr	r3, [pc, #56]	; (80020bc <HAL_Init+0x40>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a0d      	ldr	r2, [pc, #52]	; (80020bc <HAL_Init+0x40>)
 8002086:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800208a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800208c:	4b0b      	ldr	r3, [pc, #44]	; (80020bc <HAL_Init+0x40>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a0a      	ldr	r2, [pc, #40]	; (80020bc <HAL_Init+0x40>)
 8002092:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002096:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002098:	4b08      	ldr	r3, [pc, #32]	; (80020bc <HAL_Init+0x40>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a07      	ldr	r2, [pc, #28]	; (80020bc <HAL_Init+0x40>)
 800209e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020a4:	2003      	movs	r0, #3
 80020a6:	f000 f94f 	bl	8002348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020aa:	200f      	movs	r0, #15
 80020ac:	f000 f808 	bl	80020c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020b0:	f7ff fda4 	bl	8001bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40023c00 	.word	0x40023c00

080020c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020c8:	4b12      	ldr	r3, [pc, #72]	; (8002114 <HAL_InitTick+0x54>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b12      	ldr	r3, [pc, #72]	; (8002118 <HAL_InitTick+0x58>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	4619      	mov	r1, r3
 80020d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020da:	fbb2 f3f3 	udiv	r3, r2, r3
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 f967 	bl	80023b2 <HAL_SYSTICK_Config>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e00e      	b.n	800210c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b0f      	cmp	r3, #15
 80020f2:	d80a      	bhi.n	800210a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020f4:	2200      	movs	r2, #0
 80020f6:	6879      	ldr	r1, [r7, #4]
 80020f8:	f04f 30ff 	mov.w	r0, #4294967295
 80020fc:	f000 f92f 	bl	800235e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002100:	4a06      	ldr	r2, [pc, #24]	; (800211c <HAL_InitTick+0x5c>)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	e000      	b.n	800210c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
}
 800210c:	4618      	mov	r0, r3
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	2000001c 	.word	0x2000001c
 8002118:	20000024 	.word	0x20000024
 800211c:	20000020 	.word	0x20000020

08002120 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002124:	4b06      	ldr	r3, [pc, #24]	; (8002140 <HAL_IncTick+0x20>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	461a      	mov	r2, r3
 800212a:	4b06      	ldr	r3, [pc, #24]	; (8002144 <HAL_IncTick+0x24>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4413      	add	r3, r2
 8002130:	4a04      	ldr	r2, [pc, #16]	; (8002144 <HAL_IncTick+0x24>)
 8002132:	6013      	str	r3, [r2, #0]
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	20000024 	.word	0x20000024
 8002144:	20000404 	.word	0x20000404

08002148 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  return uwTick;
 800214c:	4b03      	ldr	r3, [pc, #12]	; (800215c <HAL_GetTick+0x14>)
 800214e:	681b      	ldr	r3, [r3, #0]
}
 8002150:	4618      	mov	r0, r3
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	20000404 	.word	0x20000404

08002160 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002168:	f7ff ffee 	bl	8002148 <HAL_GetTick>
 800216c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002178:	d005      	beq.n	8002186 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800217a:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <HAL_Delay+0x44>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	461a      	mov	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	4413      	add	r3, r2
 8002184:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002186:	bf00      	nop
 8002188:	f7ff ffde 	bl	8002148 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	429a      	cmp	r2, r3
 8002196:	d8f7      	bhi.n	8002188 <HAL_Delay+0x28>
  {
  }
}
 8002198:	bf00      	nop
 800219a:	bf00      	nop
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000024 	.word	0x20000024

080021a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c4:	4013      	ands	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021da:	4a04      	ldr	r2, [pc, #16]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	60d3      	str	r3, [r2, #12]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <__NVIC_GetPriorityGrouping+0x18>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	0a1b      	lsrs	r3, r3, #8
 80021fa:	f003 0307 	and.w	r3, r3, #7
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221a:	2b00      	cmp	r3, #0
 800221c:	db0b      	blt.n	8002236 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	f003 021f 	and.w	r2, r3, #31
 8002224:	4907      	ldr	r1, [pc, #28]	; (8002244 <__NVIC_EnableIRQ+0x38>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	095b      	lsrs	r3, r3, #5
 800222c:	2001      	movs	r0, #1
 800222e:	fa00 f202 	lsl.w	r2, r0, r2
 8002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000e100 	.word	0xe000e100

08002248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	2b00      	cmp	r3, #0
 800225a:	db0a      	blt.n	8002272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	b2da      	uxtb	r2, r3
 8002260:	490c      	ldr	r1, [pc, #48]	; (8002294 <__NVIC_SetPriority+0x4c>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	0112      	lsls	r2, r2, #4
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	440b      	add	r3, r1
 800226c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002270:	e00a      	b.n	8002288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4908      	ldr	r1, [pc, #32]	; (8002298 <__NVIC_SetPriority+0x50>)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	3b04      	subs	r3, #4
 8002280:	0112      	lsls	r2, r2, #4
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	440b      	add	r3, r1
 8002286:	761a      	strb	r2, [r3, #24]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000e100 	.word	0xe000e100
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f1c3 0307 	rsb	r3, r3, #7
 80022b6:	2b04      	cmp	r3, #4
 80022b8:	bf28      	it	cs
 80022ba:	2304      	movcs	r3, #4
 80022bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	3304      	adds	r3, #4
 80022c2:	2b06      	cmp	r3, #6
 80022c4:	d902      	bls.n	80022cc <NVIC_EncodePriority+0x30>
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	3b03      	subs	r3, #3
 80022ca:	e000      	b.n	80022ce <NVIC_EncodePriority+0x32>
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d0:	f04f 32ff 	mov.w	r2, #4294967295
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	401a      	ands	r2, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e4:	f04f 31ff 	mov.w	r1, #4294967295
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	fa01 f303 	lsl.w	r3, r1, r3
 80022ee:	43d9      	mvns	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	4313      	orrs	r3, r2
         );
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3724      	adds	r7, #36	; 0x24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3b01      	subs	r3, #1
 8002310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002314:	d301      	bcc.n	800231a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002316:	2301      	movs	r3, #1
 8002318:	e00f      	b.n	800233a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800231a:	4a0a      	ldr	r2, [pc, #40]	; (8002344 <SysTick_Config+0x40>)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3b01      	subs	r3, #1
 8002320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002322:	210f      	movs	r1, #15
 8002324:	f04f 30ff 	mov.w	r0, #4294967295
 8002328:	f7ff ff8e 	bl	8002248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800232c:	4b05      	ldr	r3, [pc, #20]	; (8002344 <SysTick_Config+0x40>)
 800232e:	2200      	movs	r2, #0
 8002330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002332:	4b04      	ldr	r3, [pc, #16]	; (8002344 <SysTick_Config+0x40>)
 8002334:	2207      	movs	r2, #7
 8002336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	e000e010 	.word	0xe000e010

08002348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff ff29 	bl	80021a8 <__NVIC_SetPriorityGrouping>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800235e:	b580      	push	{r7, lr}
 8002360:	b086      	sub	sp, #24
 8002362:	af00      	add	r7, sp, #0
 8002364:	4603      	mov	r3, r0
 8002366:	60b9      	str	r1, [r7, #8]
 8002368:	607a      	str	r2, [r7, #4]
 800236a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002370:	f7ff ff3e 	bl	80021f0 <__NVIC_GetPriorityGrouping>
 8002374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	68b9      	ldr	r1, [r7, #8]
 800237a:	6978      	ldr	r0, [r7, #20]
 800237c:	f7ff ff8e 	bl	800229c <NVIC_EncodePriority>
 8002380:	4602      	mov	r2, r0
 8002382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002386:	4611      	mov	r1, r2
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff ff5d 	bl	8002248 <__NVIC_SetPriority>
}
 800238e:	bf00      	nop
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	4603      	mov	r3, r0
 800239e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff31 	bl	800220c <__NVIC_EnableIRQ>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b082      	sub	sp, #8
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff ffa2 	bl	8002304 <SysTick_Config>
 80023c0:	4603      	mov	r3, r0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80023d8:	f7ff feb6 	bl	8002148 <HAL_GetTick>
 80023dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e099      	b.n	800251c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2202      	movs	r2, #2
 80023ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0201 	bic.w	r2, r2, #1
 8002406:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002408:	e00f      	b.n	800242a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800240a:	f7ff fe9d 	bl	8002148 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b05      	cmp	r3, #5
 8002416:	d908      	bls.n	800242a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2220      	movs	r2, #32
 800241c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2203      	movs	r2, #3
 8002422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e078      	b.n	800251c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1e8      	bne.n	800240a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002440:	697a      	ldr	r2, [r7, #20]
 8002442:	4b38      	ldr	r3, [pc, #224]	; (8002524 <HAL_DMA_Init+0x158>)
 8002444:	4013      	ands	r3, r2
 8002446:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002456:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002462:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800246e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	4313      	orrs	r3, r2
 800247a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	2b04      	cmp	r3, #4
 8002482:	d107      	bne.n	8002494 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248c:	4313      	orrs	r3, r2
 800248e:	697a      	ldr	r2, [r7, #20]
 8002490:	4313      	orrs	r3, r2
 8002492:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	f023 0307 	bic.w	r3, r3, #7
 80024aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	d117      	bne.n	80024ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00e      	beq.n	80024ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 fa9f 	bl	8002a14 <DMA_CheckFifoParam>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d008      	beq.n	80024ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2240      	movs	r2, #64	; 0x40
 80024e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80024ea:	2301      	movs	r3, #1
 80024ec:	e016      	b.n	800251c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 fa56 	bl	80029a8 <DMA_CalcBaseAndBitshift>
 80024fc:	4603      	mov	r3, r0
 80024fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002504:	223f      	movs	r2, #63	; 0x3f
 8002506:	409a      	lsls	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	f010803f 	.word	0xf010803f

08002528 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002546:	2b01      	cmp	r3, #1
 8002548:	d101      	bne.n	800254e <HAL_DMA_Start_IT+0x26>
 800254a:	2302      	movs	r3, #2
 800254c:	e040      	b.n	80025d0 <HAL_DMA_Start_IT+0xa8>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b01      	cmp	r3, #1
 8002560:	d12f      	bne.n	80025c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2202      	movs	r2, #2
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	68b9      	ldr	r1, [r7, #8]
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f000 f9e8 	bl	800294c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002580:	223f      	movs	r2, #63	; 0x3f
 8002582:	409a      	lsls	r2, r3
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0216 	orr.w	r2, r2, #22
 8002596:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	2b00      	cmp	r3, #0
 800259e:	d007      	beq.n	80025b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0208 	orr.w	r2, r2, #8
 80025ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 0201 	orr.w	r2, r2, #1
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	e005      	b.n	80025ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025ca:	2302      	movs	r3, #2
 80025cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80025ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d004      	beq.n	80025f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2280      	movs	r2, #128	; 0x80
 80025f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e00c      	b.n	8002610 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2205      	movs	r2, #5
 80025fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0201 	bic.w	r2, r2, #1
 800260c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002624:	2300      	movs	r3, #0
 8002626:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002628:	4b8e      	ldr	r3, [pc, #568]	; (8002864 <HAL_DMA_IRQHandler+0x248>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a8e      	ldr	r2, [pc, #568]	; (8002868 <HAL_DMA_IRQHandler+0x24c>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	0a9b      	lsrs	r3, r3, #10
 8002634:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002646:	2208      	movs	r2, #8
 8002648:	409a      	lsls	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	4013      	ands	r3, r2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d01a      	beq.n	8002688 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d013      	beq.n	8002688 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0204 	bic.w	r2, r2, #4
 800266e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002674:	2208      	movs	r2, #8
 8002676:	409a      	lsls	r2, r3
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002680:	f043 0201 	orr.w	r2, r3, #1
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268c:	2201      	movs	r2, #1
 800268e:	409a      	lsls	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4013      	ands	r3, r2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d012      	beq.n	80026be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00b      	beq.n	80026be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026aa:	2201      	movs	r2, #1
 80026ac:	409a      	lsls	r2, r3
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b6:	f043 0202 	orr.w	r2, r3, #2
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c2:	2204      	movs	r2, #4
 80026c4:	409a      	lsls	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	4013      	ands	r3, r2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d012      	beq.n	80026f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d00b      	beq.n	80026f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e0:	2204      	movs	r2, #4
 80026e2:	409a      	lsls	r2, r3
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ec:	f043 0204 	orr.w	r2, r3, #4
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f8:	2210      	movs	r2, #16
 80026fa:	409a      	lsls	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4013      	ands	r3, r2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d043      	beq.n	800278c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	2b00      	cmp	r3, #0
 8002710:	d03c      	beq.n	800278c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002716:	2210      	movs	r2, #16
 8002718:	409a      	lsls	r2, r3
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d018      	beq.n	800275e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d108      	bne.n	800274c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	2b00      	cmp	r3, #0
 8002740:	d024      	beq.n	800278c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	4798      	blx	r3
 800274a:	e01f      	b.n	800278c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002750:	2b00      	cmp	r3, #0
 8002752:	d01b      	beq.n	800278c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	4798      	blx	r3
 800275c:	e016      	b.n	800278c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002768:	2b00      	cmp	r3, #0
 800276a:	d107      	bne.n	800277c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f022 0208 	bic.w	r2, r2, #8
 800277a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002780:	2b00      	cmp	r3, #0
 8002782:	d003      	beq.n	800278c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002790:	2220      	movs	r2, #32
 8002792:	409a      	lsls	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4013      	ands	r3, r2
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 808f 	beq.w	80028bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0310 	and.w	r3, r3, #16
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 8087 	beq.w	80028bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b2:	2220      	movs	r2, #32
 80027b4:	409a      	lsls	r2, r3
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b05      	cmp	r3, #5
 80027c4:	d136      	bne.n	8002834 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0216 	bic.w	r2, r2, #22
 80027d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695a      	ldr	r2, [r3, #20]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d103      	bne.n	80027f6 <HAL_DMA_IRQHandler+0x1da>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d007      	beq.n	8002806 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0208 	bic.w	r2, r2, #8
 8002804:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800280a:	223f      	movs	r2, #63	; 0x3f
 800280c:	409a      	lsls	r2, r3
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002826:	2b00      	cmp	r3, #0
 8002828:	d07e      	beq.n	8002928 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	4798      	blx	r3
        }
        return;
 8002832:	e079      	b.n	8002928 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d01d      	beq.n	800287e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d10d      	bne.n	800286c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002854:	2b00      	cmp	r3, #0
 8002856:	d031      	beq.n	80028bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	4798      	blx	r3
 8002860:	e02c      	b.n	80028bc <HAL_DMA_IRQHandler+0x2a0>
 8002862:	bf00      	nop
 8002864:	2000001c 	.word	0x2000001c
 8002868:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002870:	2b00      	cmp	r3, #0
 8002872:	d023      	beq.n	80028bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	4798      	blx	r3
 800287c:	e01e      	b.n	80028bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002888:	2b00      	cmp	r3, #0
 800288a:	d10f      	bne.n	80028ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 0210 	bic.w	r2, r2, #16
 800289a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d003      	beq.n	80028bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d032      	beq.n	800292a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d022      	beq.n	8002916 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2205      	movs	r2, #5
 80028d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0201 	bic.w	r2, r2, #1
 80028e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	3301      	adds	r3, #1
 80028ec:	60bb      	str	r3, [r7, #8]
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d307      	bcc.n	8002904 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f2      	bne.n	80028e8 <HAL_DMA_IRQHandler+0x2cc>
 8002902:	e000      	b.n	8002906 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002904:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2201      	movs	r2, #1
 800290a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291a:	2b00      	cmp	r3, #0
 800291c:	d005      	beq.n	800292a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	4798      	blx	r3
 8002926:	e000      	b.n	800292a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002928:	bf00      	nop
    }
  }
}
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800293e:	b2db      	uxtb	r3, r3
}
 8002940:	4618      	mov	r0, r3
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
 8002958:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002968:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	2b40      	cmp	r3, #64	; 0x40
 8002978:	d108      	bne.n	800298c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800298a:	e007      	b.n	800299c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68ba      	ldr	r2, [r7, #8]
 8002992:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	60da      	str	r2, [r3, #12]
}
 800299c:	bf00      	nop
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	3b10      	subs	r3, #16
 80029b8:	4a14      	ldr	r2, [pc, #80]	; (8002a0c <DMA_CalcBaseAndBitshift+0x64>)
 80029ba:	fba2 2303 	umull	r2, r3, r2, r3
 80029be:	091b      	lsrs	r3, r3, #4
 80029c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029c2:	4a13      	ldr	r2, [pc, #76]	; (8002a10 <DMA_CalcBaseAndBitshift+0x68>)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4413      	add	r3, r2
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	461a      	mov	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2b03      	cmp	r3, #3
 80029d4:	d909      	bls.n	80029ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029de:	f023 0303 	bic.w	r3, r3, #3
 80029e2:	1d1a      	adds	r2, r3, #4
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	659a      	str	r2, [r3, #88]	; 0x58
 80029e8:	e007      	b.n	80029fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029f2:	f023 0303 	bic.w	r3, r3, #3
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	aaaaaaab 	.word	0xaaaaaaab
 8002a10:	0800dd48 	.word	0x0800dd48

08002a14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d11f      	bne.n	8002a6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b03      	cmp	r3, #3
 8002a32:	d856      	bhi.n	8002ae2 <DMA_CheckFifoParam+0xce>
 8002a34:	a201      	add	r2, pc, #4	; (adr r2, 8002a3c <DMA_CheckFifoParam+0x28>)
 8002a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a3a:	bf00      	nop
 8002a3c:	08002a4d 	.word	0x08002a4d
 8002a40:	08002a5f 	.word	0x08002a5f
 8002a44:	08002a4d 	.word	0x08002a4d
 8002a48:	08002ae3 	.word	0x08002ae3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d046      	beq.n	8002ae6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a5c:	e043      	b.n	8002ae6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a66:	d140      	bne.n	8002aea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a6c:	e03d      	b.n	8002aea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a76:	d121      	bne.n	8002abc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b03      	cmp	r3, #3
 8002a7c:	d837      	bhi.n	8002aee <DMA_CheckFifoParam+0xda>
 8002a7e:	a201      	add	r2, pc, #4	; (adr r2, 8002a84 <DMA_CheckFifoParam+0x70>)
 8002a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a84:	08002a95 	.word	0x08002a95
 8002a88:	08002a9b 	.word	0x08002a9b
 8002a8c:	08002a95 	.word	0x08002a95
 8002a90:	08002aad 	.word	0x08002aad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	73fb      	strb	r3, [r7, #15]
      break;
 8002a98:	e030      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d025      	beq.n	8002af2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aaa:	e022      	b.n	8002af2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ab4:	d11f      	bne.n	8002af6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002aba:	e01c      	b.n	8002af6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d903      	bls.n	8002aca <DMA_CheckFifoParam+0xb6>
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b03      	cmp	r3, #3
 8002ac6:	d003      	beq.n	8002ad0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ac8:	e018      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	73fb      	strb	r3, [r7, #15]
      break;
 8002ace:	e015      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00e      	beq.n	8002afa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	73fb      	strb	r3, [r7, #15]
      break;
 8002ae0:	e00b      	b.n	8002afa <DMA_CheckFifoParam+0xe6>
      break;
 8002ae2:	bf00      	nop
 8002ae4:	e00a      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002ae6:	bf00      	nop
 8002ae8:	e008      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002aea:	bf00      	nop
 8002aec:	e006      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002aee:	bf00      	nop
 8002af0:	e004      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002af2:	bf00      	nop
 8002af4:	e002      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;   
 8002af6:	bf00      	nop
 8002af8:	e000      	b.n	8002afc <DMA_CheckFifoParam+0xe8>
      break;
 8002afa:	bf00      	nop
    }
  } 
  
  return status; 
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop

08002b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b089      	sub	sp, #36	; 0x24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
 8002b26:	e16b      	b.n	8002e00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b28:	2201      	movs	r2, #1
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	f040 815a 	bne.w	8002dfa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d005      	beq.n	8002b5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d130      	bne.n	8002bc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	2203      	movs	r2, #3
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4013      	ands	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b94:	2201      	movs	r2, #1
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 0201 	and.w	r2, r3, #1
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	2b03      	cmp	r3, #3
 8002bca:	d017      	beq.n	8002bfc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 0303 	and.w	r3, r3, #3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d123      	bne.n	8002c50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	08da      	lsrs	r2, r3, #3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3208      	adds	r2, #8
 8002c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	f003 0307 	and.w	r3, r3, #7
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	220f      	movs	r2, #15
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	08da      	lsrs	r2, r3, #3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3208      	adds	r2, #8
 8002c4a:	69b9      	ldr	r1, [r7, #24]
 8002c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 0203 	and.w	r2, r3, #3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 80b4 	beq.w	8002dfa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	4b60      	ldr	r3, [pc, #384]	; (8002e18 <HAL_GPIO_Init+0x30c>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9a:	4a5f      	ldr	r2, [pc, #380]	; (8002e18 <HAL_GPIO_Init+0x30c>)
 8002c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ca2:	4b5d      	ldr	r3, [pc, #372]	; (8002e18 <HAL_GPIO_Init+0x30c>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cae:	4a5b      	ldr	r2, [pc, #364]	; (8002e1c <HAL_GPIO_Init+0x310>)
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	089b      	lsrs	r3, r3, #2
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4013      	ands	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a52      	ldr	r2, [pc, #328]	; (8002e20 <HAL_GPIO_Init+0x314>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d02b      	beq.n	8002d32 <HAL_GPIO_Init+0x226>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a51      	ldr	r2, [pc, #324]	; (8002e24 <HAL_GPIO_Init+0x318>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d025      	beq.n	8002d2e <HAL_GPIO_Init+0x222>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a50      	ldr	r2, [pc, #320]	; (8002e28 <HAL_GPIO_Init+0x31c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d01f      	beq.n	8002d2a <HAL_GPIO_Init+0x21e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a4f      	ldr	r2, [pc, #316]	; (8002e2c <HAL_GPIO_Init+0x320>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d019      	beq.n	8002d26 <HAL_GPIO_Init+0x21a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a4e      	ldr	r2, [pc, #312]	; (8002e30 <HAL_GPIO_Init+0x324>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d013      	beq.n	8002d22 <HAL_GPIO_Init+0x216>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a4d      	ldr	r2, [pc, #308]	; (8002e34 <HAL_GPIO_Init+0x328>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d00d      	beq.n	8002d1e <HAL_GPIO_Init+0x212>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a4c      	ldr	r2, [pc, #304]	; (8002e38 <HAL_GPIO_Init+0x32c>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d007      	beq.n	8002d1a <HAL_GPIO_Init+0x20e>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a4b      	ldr	r2, [pc, #300]	; (8002e3c <HAL_GPIO_Init+0x330>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d101      	bne.n	8002d16 <HAL_GPIO_Init+0x20a>
 8002d12:	2307      	movs	r3, #7
 8002d14:	e00e      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d16:	2308      	movs	r3, #8
 8002d18:	e00c      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d1a:	2306      	movs	r3, #6
 8002d1c:	e00a      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d1e:	2305      	movs	r3, #5
 8002d20:	e008      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d22:	2304      	movs	r3, #4
 8002d24:	e006      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d26:	2303      	movs	r3, #3
 8002d28:	e004      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	e002      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e000      	b.n	8002d34 <HAL_GPIO_Init+0x228>
 8002d32:	2300      	movs	r3, #0
 8002d34:	69fa      	ldr	r2, [r7, #28]
 8002d36:	f002 0203 	and.w	r2, r2, #3
 8002d3a:	0092      	lsls	r2, r2, #2
 8002d3c:	4093      	lsls	r3, r2
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d44:	4935      	ldr	r1, [pc, #212]	; (8002e1c <HAL_GPIO_Init+0x310>)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	089b      	lsrs	r3, r3, #2
 8002d4a:	3302      	adds	r3, #2
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d52:	4b3b      	ldr	r3, [pc, #236]	; (8002e40 <HAL_GPIO_Init+0x334>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d76:	4a32      	ldr	r2, [pc, #200]	; (8002e40 <HAL_GPIO_Init+0x334>)
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d7c:	4b30      	ldr	r3, [pc, #192]	; (8002e40 <HAL_GPIO_Init+0x334>)
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	43db      	mvns	r3, r3
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002da0:	4a27      	ldr	r2, [pc, #156]	; (8002e40 <HAL_GPIO_Init+0x334>)
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002da6:	4b26      	ldr	r3, [pc, #152]	; (8002e40 <HAL_GPIO_Init+0x334>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	43db      	mvns	r3, r3
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	4013      	ands	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dca:	4a1d      	ldr	r2, [pc, #116]	; (8002e40 <HAL_GPIO_Init+0x334>)
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <HAL_GPIO_Init+0x334>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d003      	beq.n	8002df4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002df4:	4a12      	ldr	r2, [pc, #72]	; (8002e40 <HAL_GPIO_Init+0x334>)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	61fb      	str	r3, [r7, #28]
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	2b0f      	cmp	r3, #15
 8002e04:	f67f ae90 	bls.w	8002b28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e08:	bf00      	nop
 8002e0a:	bf00      	nop
 8002e0c:	3724      	adds	r7, #36	; 0x24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	40013800 	.word	0x40013800
 8002e20:	40020000 	.word	0x40020000
 8002e24:	40020400 	.word	0x40020400
 8002e28:	40020800 	.word	0x40020800
 8002e2c:	40020c00 	.word	0x40020c00
 8002e30:	40021000 	.word	0x40021000
 8002e34:	40021400 	.word	0x40021400
 8002e38:	40021800 	.word	0x40021800
 8002e3c:	40021c00 	.word	0x40021c00
 8002e40:	40013c00 	.word	0x40013c00

08002e44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	691a      	ldr	r2, [r3, #16]
 8002e54:	887b      	ldrh	r3, [r7, #2]
 8002e56:	4013      	ands	r3, r2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d002      	beq.n	8002e62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	73fb      	strb	r3, [r7, #15]
 8002e60:	e001      	b.n	8002e66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e62:	2300      	movs	r3, #0
 8002e64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3714      	adds	r7, #20
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	807b      	strh	r3, [r7, #2]
 8002e80:	4613      	mov	r3, r2
 8002e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e84:	787b      	ldrb	r3, [r7, #1]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e8a:	887a      	ldrh	r2, [r7, #2]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e90:	e003      	b.n	8002e9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e92:	887b      	ldrh	r3, [r7, #2]
 8002e94:	041a      	lsls	r2, r3, #16
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	619a      	str	r2, [r3, #24]
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
	...

08002ea8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e12b      	b.n	8003112 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d106      	bne.n	8002ed4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7fe febc 	bl	8001c4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2224      	movs	r2, #36	; 0x24
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0201 	bic.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002efa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f0c:	f004 fb12 	bl	8007534 <HAL_RCC_GetPCLK1Freq>
 8002f10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	4a81      	ldr	r2, [pc, #516]	; (800311c <HAL_I2C_Init+0x274>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d807      	bhi.n	8002f2c <HAL_I2C_Init+0x84>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4a80      	ldr	r2, [pc, #512]	; (8003120 <HAL_I2C_Init+0x278>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	bf94      	ite	ls
 8002f24:	2301      	movls	r3, #1
 8002f26:	2300      	movhi	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	e006      	b.n	8002f3a <HAL_I2C_Init+0x92>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4a7d      	ldr	r2, [pc, #500]	; (8003124 <HAL_I2C_Init+0x27c>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	bf94      	ite	ls
 8002f34:	2301      	movls	r3, #1
 8002f36:	2300      	movhi	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e0e7      	b.n	8003112 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4a78      	ldr	r2, [pc, #480]	; (8003128 <HAL_I2C_Init+0x280>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	0c9b      	lsrs	r3, r3, #18
 8002f4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	4a6a      	ldr	r2, [pc, #424]	; (800311c <HAL_I2C_Init+0x274>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d802      	bhi.n	8002f7c <HAL_I2C_Init+0xd4>
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	e009      	b.n	8002f90 <HAL_I2C_Init+0xe8>
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f82:	fb02 f303 	mul.w	r3, r2, r3
 8002f86:	4a69      	ldr	r2, [pc, #420]	; (800312c <HAL_I2C_Init+0x284>)
 8002f88:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8c:	099b      	lsrs	r3, r3, #6
 8002f8e:	3301      	adds	r3, #1
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	430b      	orrs	r3, r1
 8002f96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002fa2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	495c      	ldr	r1, [pc, #368]	; (800311c <HAL_I2C_Init+0x274>)
 8002fac:	428b      	cmp	r3, r1
 8002fae:	d819      	bhi.n	8002fe4 <HAL_I2C_Init+0x13c>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	1e59      	subs	r1, r3, #1
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fbe:	1c59      	adds	r1, r3, #1
 8002fc0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fc4:	400b      	ands	r3, r1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00a      	beq.n	8002fe0 <HAL_I2C_Init+0x138>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	1e59      	subs	r1, r3, #1
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fd8:	3301      	adds	r3, #1
 8002fda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fde:	e051      	b.n	8003084 <HAL_I2C_Init+0x1dc>
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	e04f      	b.n	8003084 <HAL_I2C_Init+0x1dc>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d111      	bne.n	8003010 <HAL_I2C_Init+0x168>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	1e58      	subs	r0, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6859      	ldr	r1, [r3, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	440b      	add	r3, r1
 8002ffa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ffe:	3301      	adds	r3, #1
 8003000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003004:	2b00      	cmp	r3, #0
 8003006:	bf0c      	ite	eq
 8003008:	2301      	moveq	r3, #1
 800300a:	2300      	movne	r3, #0
 800300c:	b2db      	uxtb	r3, r3
 800300e:	e012      	b.n	8003036 <HAL_I2C_Init+0x18e>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	1e58      	subs	r0, r3, #1
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6859      	ldr	r1, [r3, #4]
 8003018:	460b      	mov	r3, r1
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	0099      	lsls	r1, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	fbb0 f3f3 	udiv	r3, r0, r3
 8003026:	3301      	adds	r3, #1
 8003028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800302c:	2b00      	cmp	r3, #0
 800302e:	bf0c      	ite	eq
 8003030:	2301      	moveq	r3, #1
 8003032:	2300      	movne	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_Init+0x196>
 800303a:	2301      	movs	r3, #1
 800303c:	e022      	b.n	8003084 <HAL_I2C_Init+0x1dc>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d10e      	bne.n	8003064 <HAL_I2C_Init+0x1bc>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	1e58      	subs	r0, r3, #1
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6859      	ldr	r1, [r3, #4]
 800304e:	460b      	mov	r3, r1
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	440b      	add	r3, r1
 8003054:	fbb0 f3f3 	udiv	r3, r0, r3
 8003058:	3301      	adds	r3, #1
 800305a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800305e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003062:	e00f      	b.n	8003084 <HAL_I2C_Init+0x1dc>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	1e58      	subs	r0, r3, #1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6859      	ldr	r1, [r3, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	0099      	lsls	r1, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	fbb0 f3f3 	udiv	r3, r0, r3
 800307a:	3301      	adds	r3, #1
 800307c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003080:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	6809      	ldr	r1, [r1, #0]
 8003088:	4313      	orrs	r3, r2
 800308a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	69da      	ldr	r2, [r3, #28]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a1b      	ldr	r3, [r3, #32]
 800309e:	431a      	orrs	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	6911      	ldr	r1, [r2, #16]
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	68d2      	ldr	r2, [r2, #12]
 80030be:	4311      	orrs	r1, r2
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6812      	ldr	r2, [r2, #0]
 80030c4:	430b      	orrs	r3, r1
 80030c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	695a      	ldr	r2, [r3, #20]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2220      	movs	r2, #32
 80030fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	000186a0 	.word	0x000186a0
 8003120:	001e847f 	.word	0x001e847f
 8003124:	003d08ff 	.word	0x003d08ff
 8003128:	431bde83 	.word	0x431bde83
 800312c:	10624dd3 	.word	0x10624dd3

08003130 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b088      	sub	sp, #32
 8003134:	af02      	add	r7, sp, #8
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	607a      	str	r2, [r7, #4]
 800313a:	461a      	mov	r2, r3
 800313c:	460b      	mov	r3, r1
 800313e:	817b      	strh	r3, [r7, #10]
 8003140:	4613      	mov	r3, r2
 8003142:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003144:	f7ff f800 	bl	8002148 <HAL_GetTick>
 8003148:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b20      	cmp	r3, #32
 8003154:	f040 80e0 	bne.w	8003318 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	2319      	movs	r3, #25
 800315e:	2201      	movs	r2, #1
 8003160:	4970      	ldr	r1, [pc, #448]	; (8003324 <HAL_I2C_Master_Transmit+0x1f4>)
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f002 f8e6 	bl	8005334 <I2C_WaitOnFlagUntilTimeout>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800316e:	2302      	movs	r3, #2
 8003170:	e0d3      	b.n	800331a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003178:	2b01      	cmp	r3, #1
 800317a:	d101      	bne.n	8003180 <HAL_I2C_Master_Transmit+0x50>
 800317c:	2302      	movs	r3, #2
 800317e:	e0cc      	b.n	800331a <HAL_I2C_Master_Transmit+0x1ea>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b01      	cmp	r3, #1
 8003194:	d007      	beq.n	80031a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f042 0201 	orr.w	r2, r2, #1
 80031a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2221      	movs	r2, #33	; 0x21
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2210      	movs	r2, #16
 80031c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	893a      	ldrh	r2, [r7, #8]
 80031d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031dc:	b29a      	uxth	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	4a50      	ldr	r2, [pc, #320]	; (8003328 <HAL_I2C_Master_Transmit+0x1f8>)
 80031e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031e8:	8979      	ldrh	r1, [r7, #10]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	6a3a      	ldr	r2, [r7, #32]
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f001 fea8 	bl	8004f44 <I2C_MasterRequestWrite>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e08d      	b.n	800331a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031fe:	2300      	movs	r3, #0
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	613b      	str	r3, [r7, #16]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	613b      	str	r3, [r7, #16]
 8003212:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003214:	e066      	b.n	80032e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	6a39      	ldr	r1, [r7, #32]
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f002 f960 	bl	80054e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00d      	beq.n	8003242 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	2b04      	cmp	r3, #4
 800322c:	d107      	bne.n	800323e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800323c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e06b      	b.n	800331a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003246:	781a      	ldrb	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325c:	b29b      	uxth	r3, r3
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800326a:	3b01      	subs	r3, #1
 800326c:	b29a      	uxth	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	f003 0304 	and.w	r3, r3, #4
 800327c:	2b04      	cmp	r3, #4
 800327e:	d11b      	bne.n	80032b8 <HAL_I2C_Master_Transmit+0x188>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003284:	2b00      	cmp	r3, #0
 8003286:	d017      	beq.n	80032b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328c:	781a      	ldrb	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	1c5a      	adds	r2, r3, #1
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	3b01      	subs	r3, #1
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032b8:	697a      	ldr	r2, [r7, #20]
 80032ba:	6a39      	ldr	r1, [r7, #32]
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f002 f950 	bl	8005562 <I2C_WaitOnBTFFlagUntilTimeout>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d00d      	beq.n	80032e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d107      	bne.n	80032e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e01a      	b.n	800331a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d194      	bne.n	8003216 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2220      	movs	r2, #32
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003314:	2300      	movs	r3, #0
 8003316:	e000      	b.n	800331a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003318:	2302      	movs	r3, #2
  }
}
 800331a:	4618      	mov	r0, r3
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	00100002 	.word	0x00100002
 8003328:	ffff0000 	.word	0xffff0000

0800332c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b08c      	sub	sp, #48	; 0x30
 8003330:	af02      	add	r7, sp, #8
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	607a      	str	r2, [r7, #4]
 8003336:	461a      	mov	r2, r3
 8003338:	460b      	mov	r3, r1
 800333a:	817b      	strh	r3, [r7, #10]
 800333c:	4613      	mov	r3, r2
 800333e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003340:	f7fe ff02 	bl	8002148 <HAL_GetTick>
 8003344:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b20      	cmp	r3, #32
 8003350:	f040 820b 	bne.w	800376a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	2319      	movs	r3, #25
 800335a:	2201      	movs	r2, #1
 800335c:	497c      	ldr	r1, [pc, #496]	; (8003550 <HAL_I2C_Master_Receive+0x224>)
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f001 ffe8 	bl	8005334 <I2C_WaitOnFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800336a:	2302      	movs	r3, #2
 800336c:	e1fe      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003374:	2b01      	cmp	r3, #1
 8003376:	d101      	bne.n	800337c <HAL_I2C_Master_Receive+0x50>
 8003378:	2302      	movs	r3, #2
 800337a:	e1f7      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b01      	cmp	r3, #1
 8003390:	d007      	beq.n	80033a2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f042 0201 	orr.w	r2, r2, #1
 80033a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033b0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2222      	movs	r2, #34	; 0x22
 80033b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2210      	movs	r2, #16
 80033be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	893a      	ldrh	r2, [r7, #8]
 80033d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033d8:	b29a      	uxth	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	4a5c      	ldr	r2, [pc, #368]	; (8003554 <HAL_I2C_Master_Receive+0x228>)
 80033e2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033e4:	8979      	ldrh	r1, [r7, #10]
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f001 fe2c 	bl	8005048 <I2C_MasterRequestRead>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e1b8      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d113      	bne.n	800342a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003402:	2300      	movs	r3, #0
 8003404:	623b      	str	r3, [r7, #32]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	623b      	str	r3, [r7, #32]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	623b      	str	r3, [r7, #32]
 8003416:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003426:	601a      	str	r2, [r3, #0]
 8003428:	e18c      	b.n	8003744 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800342e:	2b01      	cmp	r3, #1
 8003430:	d11b      	bne.n	800346a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003440:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003442:	2300      	movs	r3, #0
 8003444:	61fb      	str	r3, [r7, #28]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	695b      	ldr	r3, [r3, #20]
 800344c:	61fb      	str	r3, [r7, #28]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	61fb      	str	r3, [r7, #28]
 8003456:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	e16c      	b.n	8003744 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800346e:	2b02      	cmp	r3, #2
 8003470:	d11b      	bne.n	80034aa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003480:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003490:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003492:	2300      	movs	r3, #0
 8003494:	61bb      	str	r3, [r7, #24]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	61bb      	str	r3, [r7, #24]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	61bb      	str	r3, [r7, #24]
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	e14c      	b.n	8003744 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ba:	2300      	movs	r3, #0
 80034bc:	617b      	str	r3, [r7, #20]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	617b      	str	r3, [r7, #20]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	617b      	str	r3, [r7, #20]
 80034ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80034d0:	e138      	b.n	8003744 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	f200 80f1 	bhi.w	80036be <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d123      	bne.n	800352c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f002 f8ad 	bl	8005648 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e139      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	691a      	ldr	r2, [r3, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003502:	b2d2      	uxtb	r2, r2
 8003504:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350a:	1c5a      	adds	r2, r3, #1
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003514:	3b01      	subs	r3, #1
 8003516:	b29a      	uxth	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003520:	b29b      	uxth	r3, r3
 8003522:	3b01      	subs	r3, #1
 8003524:	b29a      	uxth	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	855a      	strh	r2, [r3, #42]	; 0x2a
 800352a:	e10b      	b.n	8003744 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003530:	2b02      	cmp	r3, #2
 8003532:	d14e      	bne.n	80035d2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800353a:	2200      	movs	r2, #0
 800353c:	4906      	ldr	r1, [pc, #24]	; (8003558 <HAL_I2C_Master_Receive+0x22c>)
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f001 fef8 	bl	8005334 <I2C_WaitOnFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d008      	beq.n	800355c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e10e      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
 800354e:	bf00      	nop
 8003550:	00100002 	.word	0x00100002
 8003554:	ffff0000 	.word	0xffff0000
 8003558:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	691a      	ldr	r2, [r3, #16]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	b2d2      	uxtb	r2, r2
 8003578:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	1c5a      	adds	r2, r3, #1
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003588:	3b01      	subs	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003594:	b29b      	uxth	r3, r3
 8003596:	3b01      	subs	r3, #1
 8003598:	b29a      	uxth	r2, r3
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	691a      	ldr	r2, [r3, #16]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035d0:	e0b8      	b.n	8003744 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d8:	2200      	movs	r2, #0
 80035da:	4966      	ldr	r1, [pc, #408]	; (8003774 <HAL_I2C_Master_Receive+0x448>)
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f001 fea9 	bl	8005334 <I2C_WaitOnFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e0bf      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	691a      	ldr	r2, [r3, #16]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003606:	b2d2      	uxtb	r2, r2
 8003608:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003618:	3b01      	subs	r3, #1
 800361a:	b29a      	uxth	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003624:	b29b      	uxth	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800362e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003634:	2200      	movs	r2, #0
 8003636:	494f      	ldr	r1, [pc, #316]	; (8003774 <HAL_I2C_Master_Receive+0x448>)
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f001 fe7b 	bl	8005334 <I2C_WaitOnFlagUntilTimeout>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e091      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003656:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	691a      	ldr	r2, [r3, #16]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003662:	b2d2      	uxtb	r2, r2
 8003664:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	1c5a      	adds	r2, r3, #1
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003674:	3b01      	subs	r3, #1
 8003676:	b29a      	uxth	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003680:	b29b      	uxth	r3, r3
 8003682:	3b01      	subs	r3, #1
 8003684:	b29a      	uxth	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	1c5a      	adds	r2, r3, #1
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036bc:	e042      	b.n	8003744 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f001 ffc0 	bl	8005648 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e04c      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	691a      	ldr	r2, [r3, #16]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	3b01      	subs	r3, #1
 80036fe:	b29a      	uxth	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	2b04      	cmp	r3, #4
 8003710:	d118      	bne.n	8003744 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	1c5a      	adds	r2, r3, #1
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003748:	2b00      	cmp	r3, #0
 800374a:	f47f aec2 	bne.w	80034d2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2220      	movs	r2, #32
 8003752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003766:	2300      	movs	r3, #0
 8003768:	e000      	b.n	800376c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800376a:	2302      	movs	r3, #2
  }
}
 800376c:	4618      	mov	r0, r3
 800376e:	3728      	adds	r7, #40	; 0x28
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	00010004 	.word	0x00010004

08003778 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b088      	sub	sp, #32
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003790:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003798:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
 80037a4:	2b10      	cmp	r3, #16
 80037a6:	d003      	beq.n	80037b0 <HAL_I2C_EV_IRQHandler+0x38>
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
 80037aa:	2b40      	cmp	r3, #64	; 0x40
 80037ac:	f040 80c1 	bne.w	8003932 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10d      	bne.n	80037e6 <HAL_I2C_EV_IRQHandler+0x6e>
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80037d0:	d003      	beq.n	80037da <HAL_I2C_EV_IRQHandler+0x62>
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80037d8:	d101      	bne.n	80037de <HAL_I2C_EV_IRQHandler+0x66>
 80037da:	2301      	movs	r3, #1
 80037dc:	e000      	b.n	80037e0 <HAL_I2C_EV_IRQHandler+0x68>
 80037de:	2300      	movs	r3, #0
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	f000 8132 	beq.w	8003a4a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00c      	beq.n	800380a <HAL_I2C_EV_IRQHandler+0x92>
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	0a5b      	lsrs	r3, r3, #9
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d006      	beq.n	800380a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f001 ffa8 	bl	8005752 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 fd83 	bl	800430e <I2C_Master_SB>
 8003808:	e092      	b.n	8003930 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	08db      	lsrs	r3, r3, #3
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d009      	beq.n	800382a <HAL_I2C_EV_IRQHandler+0xb2>
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	0a5b      	lsrs	r3, r3, #9
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 fdf9 	bl	800441a <I2C_Master_ADD10>
 8003828:	e082      	b.n	8003930 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	085b      	lsrs	r3, r3, #1
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d009      	beq.n	800384a <HAL_I2C_EV_IRQHandler+0xd2>
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	0a5b      	lsrs	r3, r3, #9
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 fe13 	bl	800446e <I2C_Master_ADDR>
 8003848:	e072      	b.n	8003930 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	089b      	lsrs	r3, r3, #2
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	2b00      	cmp	r3, #0
 8003854:	d03b      	beq.n	80038ce <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003860:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003864:	f000 80f3 	beq.w	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	09db      	lsrs	r3, r3, #7
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00f      	beq.n	8003894 <HAL_I2C_EV_IRQHandler+0x11c>
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	0a9b      	lsrs	r3, r3, #10
 8003878:	f003 0301 	and.w	r3, r3, #1
 800387c:	2b00      	cmp	r3, #0
 800387e:	d009      	beq.n	8003894 <HAL_I2C_EV_IRQHandler+0x11c>
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	089b      	lsrs	r3, r3, #2
 8003884:	f003 0301 	and.w	r3, r3, #1
 8003888:	2b00      	cmp	r3, #0
 800388a:	d103      	bne.n	8003894 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f000 f9f3 	bl	8003c78 <I2C_MasterTransmit_TXE>
 8003892:	e04d      	b.n	8003930 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	089b      	lsrs	r3, r3, #2
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	f000 80d6 	beq.w	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	0a5b      	lsrs	r3, r3, #9
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 80cf 	beq.w	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80038b0:	7bbb      	ldrb	r3, [r7, #14]
 80038b2:	2b21      	cmp	r3, #33	; 0x21
 80038b4:	d103      	bne.n	80038be <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 fa7a 	bl	8003db0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038bc:	e0c7      	b.n	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80038be:	7bfb      	ldrb	r3, [r7, #15]
 80038c0:	2b40      	cmp	r3, #64	; 0x40
 80038c2:	f040 80c4 	bne.w	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f000 fae8 	bl	8003e9c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038cc:	e0bf      	b.n	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038dc:	f000 80b7 	beq.w	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	099b      	lsrs	r3, r3, #6
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00f      	beq.n	800390c <HAL_I2C_EV_IRQHandler+0x194>
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	0a9b      	lsrs	r3, r3, #10
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d009      	beq.n	800390c <HAL_I2C_EV_IRQHandler+0x194>
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	089b      	lsrs	r3, r3, #2
 80038fc:	f003 0301 	and.w	r3, r3, #1
 8003900:	2b00      	cmp	r3, #0
 8003902:	d103      	bne.n	800390c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 fb5d 	bl	8003fc4 <I2C_MasterReceive_RXNE>
 800390a:	e011      	b.n	8003930 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	089b      	lsrs	r3, r3, #2
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b00      	cmp	r3, #0
 8003916:	f000 809a 	beq.w	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	0a5b      	lsrs	r3, r3, #9
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 8093 	beq.w	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 fc06 	bl	800413a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800392e:	e08e      	b.n	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003930:	e08d      	b.n	8003a4e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003936:	2b00      	cmp	r3, #0
 8003938:	d004      	beq.n	8003944 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	61fb      	str	r3, [r7, #28]
 8003942:	e007      	b.n	8003954 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	085b      	lsrs	r3, r3, #1
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d012      	beq.n	8003986 <HAL_I2C_EV_IRQHandler+0x20e>
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	0a5b      	lsrs	r3, r3, #9
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00c      	beq.n	8003986 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800397c:	69b9      	ldr	r1, [r7, #24]
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 ffc4 	bl	800490c <I2C_Slave_ADDR>
 8003984:	e066      	b.n	8003a54 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	091b      	lsrs	r3, r3, #4
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d009      	beq.n	80039a6 <HAL_I2C_EV_IRQHandler+0x22e>
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	0a5b      	lsrs	r3, r3, #9
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 fffe 	bl	80049a0 <I2C_Slave_STOPF>
 80039a4:	e056      	b.n	8003a54 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80039a6:	7bbb      	ldrb	r3, [r7, #14]
 80039a8:	2b21      	cmp	r3, #33	; 0x21
 80039aa:	d002      	beq.n	80039b2 <HAL_I2C_EV_IRQHandler+0x23a>
 80039ac:	7bbb      	ldrb	r3, [r7, #14]
 80039ae:	2b29      	cmp	r3, #41	; 0x29
 80039b0:	d125      	bne.n	80039fe <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	09db      	lsrs	r3, r3, #7
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00f      	beq.n	80039de <HAL_I2C_EV_IRQHandler+0x266>
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	0a9b      	lsrs	r3, r3, #10
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d009      	beq.n	80039de <HAL_I2C_EV_IRQHandler+0x266>
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	089b      	lsrs	r3, r3, #2
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d103      	bne.n	80039de <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 feda 	bl	8004790 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039dc:	e039      	b.n	8003a52 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	089b      	lsrs	r3, r3, #2
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d033      	beq.n	8003a52 <HAL_I2C_EV_IRQHandler+0x2da>
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	0a5b      	lsrs	r3, r3, #9
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d02d      	beq.n	8003a52 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 ff07 	bl	800480a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039fc:	e029      	b.n	8003a52 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	099b      	lsrs	r3, r3, #6
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00f      	beq.n	8003a2a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	0a9b      	lsrs	r3, r3, #10
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d009      	beq.n	8003a2a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	089b      	lsrs	r3, r3, #2
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d103      	bne.n	8003a2a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 ff12 	bl	800484c <I2C_SlaveReceive_RXNE>
 8003a28:	e014      	b.n	8003a54 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	089b      	lsrs	r3, r3, #2
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00e      	beq.n	8003a54 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	0a5b      	lsrs	r3, r3, #9
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d008      	beq.n	8003a54 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 ff40 	bl	80048c8 <I2C_SlaveReceive_BTF>
 8003a48:	e004      	b.n	8003a54 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003a4a:	bf00      	nop
 8003a4c:	e002      	b.n	8003a54 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a4e:	bf00      	nop
 8003a50:	e000      	b.n	8003a54 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a52:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003a54:	3720      	adds	r7, #32
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b08a      	sub	sp, #40	; 0x28
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003a72:	2300      	movs	r3, #0
 8003a74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a7c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a7e:	6a3b      	ldr	r3, [r7, #32]
 8003a80:	0a1b      	lsrs	r3, r3, #8
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00e      	beq.n	8003aa8 <HAL_I2C_ER_IRQHandler+0x4e>
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	0a1b      	lsrs	r3, r3, #8
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d008      	beq.n	8003aa8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a98:	f043 0301 	orr.w	r3, r3, #1
 8003a9c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003aa6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	0a5b      	lsrs	r3, r3, #9
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00e      	beq.n	8003ad2 <HAL_I2C_ER_IRQHandler+0x78>
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	0a1b      	lsrs	r3, r3, #8
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d008      	beq.n	8003ad2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac2:	f043 0302 	orr.w	r3, r3, #2
 8003ac6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003ad0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ad2:	6a3b      	ldr	r3, [r7, #32]
 8003ad4:	0a9b      	lsrs	r3, r3, #10
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d03f      	beq.n	8003b5e <HAL_I2C_ER_IRQHandler+0x104>
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	0a1b      	lsrs	r3, r3, #8
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d039      	beq.n	8003b5e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003aea:	7efb      	ldrb	r3, [r7, #27]
 8003aec:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afc:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b02:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003b04:	7ebb      	ldrb	r3, [r7, #26]
 8003b06:	2b20      	cmp	r3, #32
 8003b08:	d112      	bne.n	8003b30 <HAL_I2C_ER_IRQHandler+0xd6>
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10f      	bne.n	8003b30 <HAL_I2C_ER_IRQHandler+0xd6>
 8003b10:	7cfb      	ldrb	r3, [r7, #19]
 8003b12:	2b21      	cmp	r3, #33	; 0x21
 8003b14:	d008      	beq.n	8003b28 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003b16:	7cfb      	ldrb	r3, [r7, #19]
 8003b18:	2b29      	cmp	r3, #41	; 0x29
 8003b1a:	d005      	beq.n	8003b28 <HAL_I2C_ER_IRQHandler+0xce>
 8003b1c:	7cfb      	ldrb	r3, [r7, #19]
 8003b1e:	2b28      	cmp	r3, #40	; 0x28
 8003b20:	d106      	bne.n	8003b30 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2b21      	cmp	r3, #33	; 0x21
 8003b26:	d103      	bne.n	8003b30 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f001 f869 	bl	8004c00 <I2C_Slave_AF>
 8003b2e:	e016      	b.n	8003b5e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b38:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3c:	f043 0304 	orr.w	r3, r3, #4
 8003b40:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003b42:	7efb      	ldrb	r3, [r7, #27]
 8003b44:	2b10      	cmp	r3, #16
 8003b46:	d002      	beq.n	8003b4e <HAL_I2C_ER_IRQHandler+0xf4>
 8003b48:	7efb      	ldrb	r3, [r7, #27]
 8003b4a:	2b40      	cmp	r3, #64	; 0x40
 8003b4c:	d107      	bne.n	8003b5e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b5c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003b5e:	6a3b      	ldr	r3, [r7, #32]
 8003b60:	0adb      	lsrs	r3, r3, #11
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00e      	beq.n	8003b88 <HAL_I2C_ER_IRQHandler+0x12e>
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	0a1b      	lsrs	r3, r3, #8
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d008      	beq.n	8003b88 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	f043 0308 	orr.w	r3, r3, #8
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003b86:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d008      	beq.n	8003ba0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f001 f8a0 	bl	8004ce0 <I2C_ITError>
  }
}
 8003ba0:	bf00      	nop
 8003ba2:	3728      	adds	r7, #40	; 0x28
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003bb0:	bf00      	nop
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	460b      	mov	r3, r1
 8003c02:	70fb      	strb	r3, [r7, #3]
 8003c04:	4613      	mov	r3, r2
 8003c06:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003c6c:	bf00      	nop
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr

08003c78 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c86:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c8e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c94:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d150      	bne.n	8003d40 <I2C_MasterTransmit_TXE+0xc8>
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ca0:	2b21      	cmp	r3, #33	; 0x21
 8003ca2:	d14d      	bne.n	8003d40 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d01d      	beq.n	8003ce6 <I2C_MasterTransmit_TXE+0x6e>
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2b20      	cmp	r3, #32
 8003cae:	d01a      	beq.n	8003ce6 <I2C_MasterTransmit_TXE+0x6e>
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003cb6:	d016      	beq.n	8003ce6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003cc6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2211      	movs	r2, #17
 8003ccc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7ff ff62 	bl	8003ba8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ce4:	e060      	b.n	8003da8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003cf4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d04:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b40      	cmp	r3, #64	; 0x40
 8003d1e:	d107      	bne.n	8003d30 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7ff ff7d 	bl	8003c28 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d2e:	e03b      	b.n	8003da8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7ff ff35 	bl	8003ba8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d3e:	e033      	b.n	8003da8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003d40:	7bfb      	ldrb	r3, [r7, #15]
 8003d42:	2b21      	cmp	r3, #33	; 0x21
 8003d44:	d005      	beq.n	8003d52 <I2C_MasterTransmit_TXE+0xda>
 8003d46:	7bbb      	ldrb	r3, [r7, #14]
 8003d48:	2b40      	cmp	r3, #64	; 0x40
 8003d4a:	d12d      	bne.n	8003da8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003d4c:	7bfb      	ldrb	r3, [r7, #15]
 8003d4e:	2b22      	cmp	r3, #34	; 0x22
 8003d50:	d12a      	bne.n	8003da8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d108      	bne.n	8003d6e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d6a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003d6c:	e01c      	b.n	8003da8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b40      	cmp	r3, #64	; 0x40
 8003d78:	d103      	bne.n	8003d82 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 f88e 	bl	8003e9c <I2C_MemoryTransmit_TXE_BTF>
}
 8003d80:	e012      	b.n	8003da8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	781a      	ldrb	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003da6:	e7ff      	b.n	8003da8 <I2C_MasterTransmit_TXE+0x130>
 8003da8:	bf00      	nop
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbc:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b21      	cmp	r3, #33	; 0x21
 8003dc8:	d164      	bne.n	8003e94 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d012      	beq.n	8003dfa <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	781a      	ldrb	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de4:	1c5a      	adds	r2, r3, #1
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003df8:	e04c      	b.n	8003e94 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2b08      	cmp	r3, #8
 8003dfe:	d01d      	beq.n	8003e3c <I2C_MasterTransmit_BTF+0x8c>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2b20      	cmp	r3, #32
 8003e04:	d01a      	beq.n	8003e3c <I2C_MasterTransmit_BTF+0x8c>
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e0c:	d016      	beq.n	8003e3c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e1c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2211      	movs	r2, #17
 8003e22:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff feb7 	bl	8003ba8 <HAL_I2C_MasterTxCpltCallback>
}
 8003e3a:	e02b      	b.n	8003e94 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e4a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e5a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b40      	cmp	r3, #64	; 0x40
 8003e74:	d107      	bne.n	8003e86 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7ff fed2 	bl	8003c28 <HAL_I2C_MemTxCpltCallback>
}
 8003e84:	e006      	b.n	8003e94 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f7ff fe8a 	bl	8003ba8 <HAL_I2C_MasterTxCpltCallback>
}
 8003e94:	bf00      	nop
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eaa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d11d      	bne.n	8003ef0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d10b      	bne.n	8003ed4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec0:	b2da      	uxtb	r2, r3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ecc:	1c9a      	adds	r2, r3, #2
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003ed2:	e073      	b.n	8003fbc <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	121b      	asrs	r3, r3, #8
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ee8:	1c5a      	adds	r2, r3, #1
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003eee:	e065      	b.n	8003fbc <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d10b      	bne.n	8003f10 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003efc:	b2da      	uxtb	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003f0e:	e055      	b.n	8003fbc <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d151      	bne.n	8003fbc <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003f18:	7bfb      	ldrb	r3, [r7, #15]
 8003f1a:	2b22      	cmp	r3, #34	; 0x22
 8003f1c:	d10d      	bne.n	8003f3a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f2c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f32:	1c5a      	adds	r2, r3, #1
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003f38:	e040      	b.n	8003fbc <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d015      	beq.n	8003f70 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
 8003f46:	2b21      	cmp	r3, #33	; 0x21
 8003f48:	d112      	bne.n	8003f70 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	781a      	ldrb	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5a:	1c5a      	adds	r2, r3, #1
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	3b01      	subs	r3, #1
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003f6e:	e025      	b.n	8003fbc <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d120      	bne.n	8003fbc <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	2b21      	cmp	r3, #33	; 0x21
 8003f7e:	d11d      	bne.n	8003fbc <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f8e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f9e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2220      	movs	r2, #32
 8003faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7ff fe36 	bl	8003c28 <HAL_I2C_MemTxCpltCallback>
}
 8003fbc:	bf00      	nop
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b22      	cmp	r3, #34	; 0x22
 8003fd6:	f040 80ac 	bne.w	8004132 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2b03      	cmp	r3, #3
 8003fe6:	d921      	bls.n	800402c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff2:	b2d2      	uxtb	r2, r2
 8003ff4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	1c5a      	adds	r2, r3, #1
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004004:	b29b      	uxth	r3, r3
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004012:	b29b      	uxth	r3, r3
 8004014:	2b03      	cmp	r3, #3
 8004016:	f040 808c 	bne.w	8004132 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004028:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800402a:	e082      	b.n	8004132 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004030:	2b02      	cmp	r3, #2
 8004032:	d075      	beq.n	8004120 <I2C_MasterReceive_RXNE+0x15c>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d002      	beq.n	8004040 <I2C_MasterReceive_RXNE+0x7c>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d16f      	bne.n	8004120 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f001 facf 	bl	80055e4 <I2C_WaitOnSTOPRequestThroughIT>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d142      	bne.n	80040d2 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800405a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800406a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	691a      	ldr	r2, [r3, #16]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004076:	b2d2      	uxtb	r2, r2
 8004078:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004088:	b29b      	uxth	r3, r3
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b40      	cmp	r3, #64	; 0x40
 80040a4:	d10a      	bne.n	80040bc <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff fdc1 	bl	8003c3c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80040ba:	e03a      	b.n	8004132 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2212      	movs	r2, #18
 80040c8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7ff fd76 	bl	8003bbc <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80040d0:	e02f      	b.n	8004132 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040e0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	691a      	ldr	r2, [r3, #16]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ec:	b2d2      	uxtb	r2, r2
 80040ee:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f4:	1c5a      	adds	r2, r3, #1
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040fe:	b29b      	uxth	r3, r3
 8004100:	3b01      	subs	r3, #1
 8004102:	b29a      	uxth	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2220      	movs	r2, #32
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff fd99 	bl	8003c50 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800411e:	e008      	b.n	8004132 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800412e:	605a      	str	r2, [r3, #4]
}
 8004130:	e7ff      	b.n	8004132 <I2C_MasterReceive_RXNE+0x16e>
 8004132:	bf00      	nop
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b084      	sub	sp, #16
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004146:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b04      	cmp	r3, #4
 8004150:	d11b      	bne.n	800418a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004160:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	691a      	ldr	r2, [r3, #16]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416c:	b2d2      	uxtb	r2, r2
 800416e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004174:	1c5a      	adds	r2, r3, #1
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417e:	b29b      	uxth	r3, r3
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004188:	e0bd      	b.n	8004306 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b03      	cmp	r3, #3
 8004192:	d129      	bne.n	80041e8 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2b04      	cmp	r3, #4
 80041a8:	d00a      	beq.n	80041c0 <I2C_MasterReceive_BTF+0x86>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d007      	beq.n	80041c0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041be:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	691a      	ldr	r2, [r3, #16]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	b2d2      	uxtb	r2, r2
 80041cc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041dc:	b29b      	uxth	r3, r3
 80041de:	3b01      	subs	r3, #1
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80041e6:	e08e      	b.n	8004306 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d176      	bne.n	80042e0 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d002      	beq.n	80041fe <I2C_MasterReceive_BTF+0xc4>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2b10      	cmp	r3, #16
 80041fc:	d108      	bne.n	8004210 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	e019      	b.n	8004244 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2b04      	cmp	r3, #4
 8004214:	d002      	beq.n	800421c <I2C_MasterReceive_BTF+0xe2>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d108      	bne.n	800422e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	e00a      	b.n	8004244 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2b10      	cmp	r3, #16
 8004232:	d007      	beq.n	8004244 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004242:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	691a      	ldr	r2, [r3, #16]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004260:	b29b      	uxth	r3, r3
 8004262:	3b01      	subs	r3, #1
 8004264:	b29a      	uxth	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	691a      	ldr	r2, [r3, #16]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004274:	b2d2      	uxtb	r2, r2
 8004276:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	1c5a      	adds	r2, r3, #1
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004286:	b29b      	uxth	r3, r3
 8004288:	3b01      	subs	r3, #1
 800428a:	b29a      	uxth	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800429e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b40      	cmp	r3, #64	; 0x40
 80042b2:	d10a      	bne.n	80042ca <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f7ff fcba 	bl	8003c3c <HAL_I2C_MemRxCpltCallback>
}
 80042c8:	e01d      	b.n	8004306 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2212      	movs	r2, #18
 80042d6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f7ff fc6f 	bl	8003bbc <HAL_I2C_MasterRxCpltCallback>
}
 80042de:	e012      	b.n	8004306 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004306:	bf00      	nop
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b40      	cmp	r3, #64	; 0x40
 8004320:	d117      	bne.n	8004352 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	b2db      	uxtb	r3, r3
 8004330:	461a      	mov	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800433a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800433c:	e067      	b.n	800440e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004342:	b2db      	uxtb	r3, r3
 8004344:	f043 0301 	orr.w	r3, r3, #1
 8004348:	b2da      	uxtb	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	611a      	str	r2, [r3, #16]
}
 8004350:	e05d      	b.n	800440e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800435a:	d133      	bne.n	80043c4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b21      	cmp	r3, #33	; 0x21
 8004366:	d109      	bne.n	800437c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436c:	b2db      	uxtb	r3, r3
 800436e:	461a      	mov	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004378:	611a      	str	r2, [r3, #16]
 800437a:	e008      	b.n	800438e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004380:	b2db      	uxtb	r3, r3
 8004382:	f043 0301 	orr.w	r3, r3, #1
 8004386:	b2da      	uxtb	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004392:	2b00      	cmp	r3, #0
 8004394:	d004      	beq.n	80043a0 <I2C_Master_SB+0x92>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800439a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800439c:	2b00      	cmp	r3, #0
 800439e:	d108      	bne.n	80043b2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d032      	beq.n	800440e <I2C_Master_SB+0x100>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d02d      	beq.n	800440e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043c0:	605a      	str	r2, [r3, #4]
}
 80043c2:	e024      	b.n	800440e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10e      	bne.n	80043ea <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	11db      	asrs	r3, r3, #7
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	f003 0306 	and.w	r3, r3, #6
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	f063 030f 	orn	r3, r3, #15
 80043e0:	b2da      	uxtb	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	611a      	str	r2, [r3, #16]
}
 80043e8:	e011      	b.n	800440e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d10d      	bne.n	800440e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	11db      	asrs	r3, r3, #7
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	f003 0306 	and.w	r3, r3, #6
 8004400:	b2db      	uxtb	r3, r3
 8004402:	f063 030e 	orn	r3, r3, #14
 8004406:	b2da      	uxtb	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	611a      	str	r2, [r3, #16]
}
 800440e:	bf00      	nop
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800441a:	b480      	push	{r7}
 800441c:	b083      	sub	sp, #12
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004426:	b2da      	uxtb	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004432:	2b00      	cmp	r3, #0
 8004434:	d004      	beq.n	8004440 <I2C_Master_ADD10+0x26>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800443a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443c:	2b00      	cmp	r3, #0
 800443e:	d108      	bne.n	8004452 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00c      	beq.n	8004462 <I2C_Master_ADD10+0x48>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800444e:	2b00      	cmp	r3, #0
 8004450:	d007      	beq.n	8004462 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	685a      	ldr	r2, [r3, #4]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004460:	605a      	str	r2, [r3, #4]
  }
}
 8004462:	bf00      	nop
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800446e:	b480      	push	{r7}
 8004470:	b091      	sub	sp, #68	; 0x44
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800447c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004484:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800448a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b22      	cmp	r3, #34	; 0x22
 8004496:	f040 8169 	bne.w	800476c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d10f      	bne.n	80044c2 <I2C_Master_ADDR+0x54>
 80044a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80044a6:	2b40      	cmp	r3, #64	; 0x40
 80044a8:	d10b      	bne.n	80044c2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044aa:	2300      	movs	r3, #0
 80044ac:	633b      	str	r3, [r7, #48]	; 0x30
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	633b      	str	r3, [r7, #48]	; 0x30
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	633b      	str	r3, [r7, #48]	; 0x30
 80044be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c0:	e160      	b.n	8004784 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d11d      	bne.n	8004506 <I2C_Master_ADDR+0x98>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80044d2:	d118      	bne.n	8004506 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044d4:	2300      	movs	r3, #0
 80044d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044fe:	1c5a      	adds	r2, r3, #1
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	651a      	str	r2, [r3, #80]	; 0x50
 8004504:	e13e      	b.n	8004784 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800450a:	b29b      	uxth	r3, r3
 800450c:	2b00      	cmp	r3, #0
 800450e:	d113      	bne.n	8004538 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004510:	2300      	movs	r3, #0
 8004512:	62bb      	str	r3, [r7, #40]	; 0x28
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	62bb      	str	r3, [r7, #40]	; 0x28
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	62bb      	str	r3, [r7, #40]	; 0x28
 8004524:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004534:	601a      	str	r2, [r3, #0]
 8004536:	e115      	b.n	8004764 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b01      	cmp	r3, #1
 8004540:	f040 808a 	bne.w	8004658 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004546:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800454a:	d137      	bne.n	80045bc <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800455a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004566:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800456a:	d113      	bne.n	8004594 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800457a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800457c:	2300      	movs	r3, #0
 800457e:	627b      	str	r3, [r7, #36]	; 0x24
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	627b      	str	r3, [r7, #36]	; 0x24
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	627b      	str	r3, [r7, #36]	; 0x24
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	e0e7      	b.n	8004764 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004594:	2300      	movs	r3, #0
 8004596:	623b      	str	r3, [r7, #32]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	623b      	str	r3, [r7, #32]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	623b      	str	r3, [r7, #32]
 80045a8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	e0d3      	b.n	8004764 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80045bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045be:	2b08      	cmp	r3, #8
 80045c0:	d02e      	beq.n	8004620 <I2C_Master_ADDR+0x1b2>
 80045c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c4:	2b20      	cmp	r3, #32
 80045c6:	d02b      	beq.n	8004620 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80045c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ca:	2b12      	cmp	r3, #18
 80045cc:	d102      	bne.n	80045d4 <I2C_Master_ADDR+0x166>
 80045ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d125      	bne.n	8004620 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80045d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d6:	2b04      	cmp	r3, #4
 80045d8:	d00e      	beq.n	80045f8 <I2C_Master_ADDR+0x18a>
 80045da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d00b      	beq.n	80045f8 <I2C_Master_ADDR+0x18a>
 80045e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e2:	2b10      	cmp	r3, #16
 80045e4:	d008      	beq.n	80045f8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045f4:	601a      	str	r2, [r3, #0]
 80045f6:	e007      	b.n	8004608 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004606:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004608:	2300      	movs	r3, #0
 800460a:	61fb      	str	r3, [r7, #28]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	61fb      	str	r3, [r7, #28]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	61fb      	str	r3, [r7, #28]
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	e0a1      	b.n	8004764 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800462e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004630:	2300      	movs	r3, #0
 8004632:	61bb      	str	r3, [r7, #24]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	61bb      	str	r3, [r7, #24]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	61bb      	str	r3, [r7, #24]
 8004644:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004654:	601a      	str	r2, [r3, #0]
 8004656:	e085      	b.n	8004764 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d14d      	bne.n	80046fe <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004664:	2b04      	cmp	r3, #4
 8004666:	d016      	beq.n	8004696 <I2C_Master_ADDR+0x228>
 8004668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800466a:	2b02      	cmp	r3, #2
 800466c:	d013      	beq.n	8004696 <I2C_Master_ADDR+0x228>
 800466e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004670:	2b10      	cmp	r3, #16
 8004672:	d010      	beq.n	8004696 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004682:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	e007      	b.n	80046a6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80046a4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046b4:	d117      	bne.n	80046e6 <I2C_Master_ADDR+0x278>
 80046b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046bc:	d00b      	beq.n	80046d6 <I2C_Master_ADDR+0x268>
 80046be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d008      	beq.n	80046d6 <I2C_Master_ADDR+0x268>
 80046c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c6:	2b08      	cmp	r3, #8
 80046c8:	d005      	beq.n	80046d6 <I2C_Master_ADDR+0x268>
 80046ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046cc:	2b10      	cmp	r3, #16
 80046ce:	d002      	beq.n	80046d6 <I2C_Master_ADDR+0x268>
 80046d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046d2:	2b20      	cmp	r3, #32
 80046d4:	d107      	bne.n	80046e6 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80046e4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046e6:	2300      	movs	r3, #0
 80046e8:	617b      	str	r3, [r7, #20]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	617b      	str	r3, [r7, #20]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	617b      	str	r3, [r7, #20]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	e032      	b.n	8004764 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800470c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004718:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800471c:	d117      	bne.n	800474e <I2C_Master_ADDR+0x2e0>
 800471e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004720:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004724:	d00b      	beq.n	800473e <I2C_Master_ADDR+0x2d0>
 8004726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004728:	2b01      	cmp	r3, #1
 800472a:	d008      	beq.n	800473e <I2C_Master_ADDR+0x2d0>
 800472c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472e:	2b08      	cmp	r3, #8
 8004730:	d005      	beq.n	800473e <I2C_Master_ADDR+0x2d0>
 8004732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004734:	2b10      	cmp	r3, #16
 8004736:	d002      	beq.n	800473e <I2C_Master_ADDR+0x2d0>
 8004738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800473a:	2b20      	cmp	r3, #32
 800473c:	d107      	bne.n	800474e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800474c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800474e:	2300      	movs	r3, #0
 8004750:	613b      	str	r3, [r7, #16]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	613b      	str	r3, [r7, #16]
 8004762:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800476a:	e00b      	b.n	8004784 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476c:	2300      	movs	r3, #0
 800476e:	60fb      	str	r3, [r7, #12]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	68fb      	ldr	r3, [r7, #12]
}
 8004782:	e7ff      	b.n	8004784 <I2C_Master_ADDR+0x316>
 8004784:	bf00      	nop
 8004786:	3744      	adds	r7, #68	; 0x44
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800479e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d02b      	beq.n	8004802 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ae:	781a      	ldrb	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d114      	bne.n	8004802 <I2C_SlaveTransmit_TXE+0x72>
 80047d8:	7bfb      	ldrb	r3, [r7, #15]
 80047da:	2b29      	cmp	r3, #41	; 0x29
 80047dc:	d111      	bne.n	8004802 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047ec:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2221      	movs	r2, #33	; 0x21
 80047f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2228      	movs	r2, #40	; 0x28
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f7ff f9e7 	bl	8003bd0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004802:	bf00      	nop
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d011      	beq.n	8004840 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004820:	781a      	ldrb	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	1c5a      	adds	r2, r3, #1
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004836:	b29b      	uxth	r3, r3
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800485a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004860:	b29b      	uxth	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d02c      	beq.n	80048c0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	691a      	ldr	r2, [r3, #16]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004878:	1c5a      	adds	r2, r3, #1
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004882:	b29b      	uxth	r3, r3
 8004884:	3b01      	subs	r3, #1
 8004886:	b29a      	uxth	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d114      	bne.n	80048c0 <I2C_SlaveReceive_RXNE+0x74>
 8004896:	7bfb      	ldrb	r3, [r7, #15]
 8004898:	2b2a      	cmp	r3, #42	; 0x2a
 800489a:	d111      	bne.n	80048c0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	685a      	ldr	r2, [r3, #4]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048aa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2222      	movs	r2, #34	; 0x22
 80048b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2228      	movs	r2, #40	; 0x28
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f7ff f992 	bl	8003be4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80048c0:	bf00      	nop
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d012      	beq.n	8004900 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	691a      	ldr	r2, [r3, #16]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	b2d2      	uxtb	r2, r2
 80048e6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	1c5a      	adds	r2, r3, #1
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004916:	2300      	movs	r3, #0
 8004918:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004920:	b2db      	uxtb	r3, r3
 8004922:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004926:	2b28      	cmp	r3, #40	; 0x28
 8004928:	d127      	bne.n	800497a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004938:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	089b      	lsrs	r3, r3, #2
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004946:	2301      	movs	r3, #1
 8004948:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	09db      	lsrs	r3, r3, #7
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d103      	bne.n	800495e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	81bb      	strh	r3, [r7, #12]
 800495c:	e002      	b.n	8004964 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800496c:	89ba      	ldrh	r2, [r7, #12]
 800496e:	7bfb      	ldrb	r3, [r7, #15]
 8004970:	4619      	mov	r1, r3
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7ff f940 	bl	8003bf8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004978:	e00e      	b.n	8004998 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800497a:	2300      	movs	r3, #0
 800497c:	60bb      	str	r3, [r7, #8]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	60bb      	str	r3, [r7, #8]
 800498e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004998:	bf00      	nop
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ae:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	685a      	ldr	r2, [r3, #4]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80049be:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80049c0:	2300      	movs	r3, #0
 80049c2:	60bb      	str	r3, [r7, #8]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	60bb      	str	r3, [r7, #8]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0201 	orr.w	r2, r2, #1
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049ec:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049fc:	d172      	bne.n	8004ae4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
 8004a00:	2b22      	cmp	r3, #34	; 0x22
 8004a02:	d002      	beq.n	8004a0a <I2C_Slave_STOPF+0x6a>
 8004a04:	7bfb      	ldrb	r3, [r7, #15]
 8004a06:	2b2a      	cmp	r3, #42	; 0x2a
 8004a08:	d135      	bne.n	8004a76 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	b29a      	uxth	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d005      	beq.n	8004a2e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a26:	f043 0204 	orr.w	r2, r3, #4
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a3c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7fd ff74 	bl	8002930 <HAL_DMA_GetState>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d049      	beq.n	8004ae2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	4a69      	ldr	r2, [pc, #420]	; (8004bf8 <I2C_Slave_STOPF+0x258>)
 8004a54:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fd fdbc 	bl	80025d8 <HAL_DMA_Abort_IT>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d03d      	beq.n	8004ae2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a70:	4610      	mov	r0, r2
 8004a72:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a74:	e035      	b.n	8004ae2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d005      	beq.n	8004a9a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a92:	f043 0204 	orr.w	r2, r3, #4
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aa8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7fd ff3e 	bl	8002930 <HAL_DMA_GetState>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d014      	beq.n	8004ae4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004abe:	4a4e      	ldr	r2, [pc, #312]	; (8004bf8 <I2C_Slave_STOPF+0x258>)
 8004ac0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7fd fd86 	bl	80025d8 <HAL_DMA_Abort_IT>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d008      	beq.n	8004ae4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004adc:	4610      	mov	r0, r2
 8004ade:	4798      	blx	r3
 8004ae0:	e000      	b.n	8004ae4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ae2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d03e      	beq.n	8004b6c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	695b      	ldr	r3, [r3, #20]
 8004af4:	f003 0304 	and.w	r3, r3, #4
 8004af8:	2b04      	cmp	r3, #4
 8004afa:	d112      	bne.n	8004b22 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	691a      	ldr	r2, [r3, #16]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b06:	b2d2      	uxtb	r2, r2
 8004b08:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0e:	1c5a      	adds	r2, r3, #1
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	695b      	ldr	r3, [r3, #20]
 8004b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b2c:	2b40      	cmp	r3, #64	; 0x40
 8004b2e:	d112      	bne.n	8004b56 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691a      	ldr	r2, [r3, #16]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	1c5a      	adds	r2, r3, #1
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d005      	beq.n	8004b6c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b64:	f043 0204 	orr.w	r2, r3, #4
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 f8b3 	bl	8004ce0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004b7a:	e039      	b.n	8004bf0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004b7c:	7bfb      	ldrb	r3, [r7, #15]
 8004b7e:	2b2a      	cmp	r3, #42	; 0x2a
 8004b80:	d109      	bne.n	8004b96 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2228      	movs	r2, #40	; 0x28
 8004b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f7ff f827 	bl	8003be4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	2b28      	cmp	r3, #40	; 0x28
 8004ba0:	d111      	bne.n	8004bc6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a15      	ldr	r2, [pc, #84]	; (8004bfc <I2C_Slave_STOPF+0x25c>)
 8004ba6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7ff f828 	bl	8003c14 <HAL_I2C_ListenCpltCallback>
}
 8004bc4:	e014      	b.n	8004bf0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bca:	2b22      	cmp	r3, #34	; 0x22
 8004bcc:	d002      	beq.n	8004bd4 <I2C_Slave_STOPF+0x234>
 8004bce:	7bfb      	ldrb	r3, [r7, #15]
 8004bd0:	2b22      	cmp	r3, #34	; 0x22
 8004bd2:	d10d      	bne.n	8004bf0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7fe fffa 	bl	8003be4 <HAL_I2C_SlaveRxCpltCallback>
}
 8004bf0:	bf00      	nop
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	080051e5 	.word	0x080051e5
 8004bfc:	ffff0000 	.word	0xffff0000

08004c00 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c14:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	2b08      	cmp	r3, #8
 8004c1a:	d002      	beq.n	8004c22 <I2C_Slave_AF+0x22>
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2b20      	cmp	r3, #32
 8004c20:	d129      	bne.n	8004c76 <I2C_Slave_AF+0x76>
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	2b28      	cmp	r3, #40	; 0x28
 8004c26:	d126      	bne.n	8004c76 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a2c      	ldr	r2, [pc, #176]	; (8004cdc <I2C_Slave_AF+0xdc>)
 8004c2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c3c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c46:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c56:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2220      	movs	r2, #32
 8004c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f7fe ffd0 	bl	8003c14 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004c74:	e02e      	b.n	8004cd4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	2b21      	cmp	r3, #33	; 0x21
 8004c7a:	d126      	bne.n	8004cca <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a17      	ldr	r2, [pc, #92]	; (8004cdc <I2C_Slave_AF+0xdc>)
 8004c80:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2221      	movs	r2, #33	; 0x21
 8004c86:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2220      	movs	r2, #32
 8004c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ca6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004cb0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7fe ff84 	bl	8003bd0 <HAL_I2C_SlaveTxCpltCallback>
}
 8004cc8:	e004      	b.n	8004cd4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004cd2:	615a      	str	r2, [r3, #20]
}
 8004cd4:	bf00      	nop
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	ffff0000 	.word	0xffff0000

08004ce0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cee:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cf6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004cf8:	7bbb      	ldrb	r3, [r7, #14]
 8004cfa:	2b10      	cmp	r3, #16
 8004cfc:	d002      	beq.n	8004d04 <I2C_ITError+0x24>
 8004cfe:	7bbb      	ldrb	r3, [r7, #14]
 8004d00:	2b40      	cmp	r3, #64	; 0x40
 8004d02:	d10a      	bne.n	8004d1a <I2C_ITError+0x3a>
 8004d04:	7bfb      	ldrb	r3, [r7, #15]
 8004d06:	2b22      	cmp	r3, #34	; 0x22
 8004d08:	d107      	bne.n	8004d1a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d18:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d1a:	7bfb      	ldrb	r3, [r7, #15]
 8004d1c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d20:	2b28      	cmp	r3, #40	; 0x28
 8004d22:	d107      	bne.n	8004d34 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2228      	movs	r2, #40	; 0x28
 8004d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004d32:	e015      	b.n	8004d60 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d42:	d00a      	beq.n	8004d5a <I2C_ITError+0x7a>
 8004d44:	7bfb      	ldrb	r3, [r7, #15]
 8004d46:	2b60      	cmp	r3, #96	; 0x60
 8004d48:	d007      	beq.n	8004d5a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d6e:	d162      	bne.n	8004e36 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	685a      	ldr	r2, [r3, #4]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d7e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d020      	beq.n	8004dd0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d92:	4a6a      	ldr	r2, [pc, #424]	; (8004f3c <I2C_ITError+0x25c>)
 8004d94:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7fd fc1c 	bl	80025d8 <HAL_DMA_Abort_IT>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	f000 8089 	beq.w	8004eba <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 0201 	bic.w	r2, r2, #1
 8004db6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004dca:	4610      	mov	r0, r2
 8004dcc:	4798      	blx	r3
 8004dce:	e074      	b.n	8004eba <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd4:	4a59      	ldr	r2, [pc, #356]	; (8004f3c <I2C_ITError+0x25c>)
 8004dd6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f7fd fbfb 	bl	80025d8 <HAL_DMA_Abort_IT>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d068      	beq.n	8004eba <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df2:	2b40      	cmp	r3, #64	; 0x40
 8004df4:	d10b      	bne.n	8004e0e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	691a      	ldr	r2, [r3, #16]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e00:	b2d2      	uxtb	r2, r2
 8004e02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e08:	1c5a      	adds	r2, r3, #1
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f022 0201 	bic.w	r2, r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2220      	movs	r2, #32
 8004e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e30:	4610      	mov	r0, r2
 8004e32:	4798      	blx	r3
 8004e34:	e041      	b.n	8004eba <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	2b60      	cmp	r3, #96	; 0x60
 8004e40:	d125      	bne.n	8004e8e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2220      	movs	r2, #32
 8004e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e5a:	2b40      	cmp	r3, #64	; 0x40
 8004e5c:	d10b      	bne.n	8004e76 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	691a      	ldr	r2, [r3, #16]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e68:	b2d2      	uxtb	r2, r2
 8004e6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 0201 	bic.w	r2, r2, #1
 8004e84:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7fe feec 	bl	8003c64 <HAL_I2C_AbortCpltCallback>
 8004e8c:	e015      	b.n	8004eba <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e98:	2b40      	cmp	r3, #64	; 0x40
 8004e9a:	d10b      	bne.n	8004eb4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	691a      	ldr	r2, [r3, #16]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	b2d2      	uxtb	r2, r2
 8004ea8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eae:	1c5a      	adds	r2, r3, #1
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f7fe fecb 	bl	8003c50 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10e      	bne.n	8004ee8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d109      	bne.n	8004ee8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d104      	bne.n	8004ee8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d007      	beq.n	8004ef8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ef6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004efe:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	d113      	bne.n	8004f34 <I2C_ITError+0x254>
 8004f0c:	7bfb      	ldrb	r3, [r7, #15]
 8004f0e:	2b28      	cmp	r3, #40	; 0x28
 8004f10:	d110      	bne.n	8004f34 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a0a      	ldr	r2, [pc, #40]	; (8004f40 <I2C_ITError+0x260>)
 8004f16:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f7fe fe70 	bl	8003c14 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f34:	bf00      	nop
 8004f36:	3710      	adds	r7, #16
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	080051e5 	.word	0x080051e5
 8004f40:	ffff0000 	.word	0xffff0000

08004f44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b088      	sub	sp, #32
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	607a      	str	r2, [r7, #4]
 8004f4e:	603b      	str	r3, [r7, #0]
 8004f50:	460b      	mov	r3, r1
 8004f52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d006      	beq.n	8004f6e <I2C_MasterRequestWrite+0x2a>
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d003      	beq.n	8004f6e <I2C_MasterRequestWrite+0x2a>
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f6c:	d108      	bne.n	8004f80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f7c:	601a      	str	r2, [r3, #0]
 8004f7e:	e00b      	b.n	8004f98 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f84:	2b12      	cmp	r3, #18
 8004f86:	d107      	bne.n	8004f98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f000 f9c5 	bl	8005334 <I2C_WaitOnFlagUntilTimeout>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00d      	beq.n	8004fcc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fbe:	d103      	bne.n	8004fc8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fc6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e035      	b.n	8005038 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	691b      	ldr	r3, [r3, #16]
 8004fd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fd4:	d108      	bne.n	8004fe8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fd6:	897b      	ldrh	r3, [r7, #10]
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	461a      	mov	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004fe4:	611a      	str	r2, [r3, #16]
 8004fe6:	e01b      	b.n	8005020 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004fe8:	897b      	ldrh	r3, [r7, #10]
 8004fea:	11db      	asrs	r3, r3, #7
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	f003 0306 	and.w	r3, r3, #6
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	f063 030f 	orn	r3, r3, #15
 8004ff8:	b2da      	uxtb	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	490e      	ldr	r1, [pc, #56]	; (8005040 <I2C_MasterRequestWrite+0xfc>)
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f000 f9eb 	bl	80053e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d001      	beq.n	8005016 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e010      	b.n	8005038 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005016:	897b      	ldrh	r3, [r7, #10]
 8005018:	b2da      	uxtb	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	4907      	ldr	r1, [pc, #28]	; (8005044 <I2C_MasterRequestWrite+0x100>)
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f000 f9db 	bl	80053e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3718      	adds	r7, #24
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	00010008 	.word	0x00010008
 8005044:	00010002 	.word	0x00010002

08005048 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b088      	sub	sp, #32
 800504c:	af02      	add	r7, sp, #8
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	607a      	str	r2, [r7, #4]
 8005052:	603b      	str	r3, [r7, #0]
 8005054:	460b      	mov	r3, r1
 8005056:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800506c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2b08      	cmp	r3, #8
 8005072:	d006      	beq.n	8005082 <I2C_MasterRequestRead+0x3a>
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d003      	beq.n	8005082 <I2C_MasterRequestRead+0x3a>
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005080:	d108      	bne.n	8005094 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005090:	601a      	str	r2, [r3, #0]
 8005092:	e00b      	b.n	80050ac <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005098:	2b11      	cmp	r3, #17
 800509a:	d107      	bne.n	80050ac <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	9300      	str	r3, [sp, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f000 f93b 	bl	8005334 <I2C_WaitOnFlagUntilTimeout>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00d      	beq.n	80050e0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050d2:	d103      	bne.n	80050dc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e079      	b.n	80051d4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050e8:	d108      	bne.n	80050fc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80050ea:	897b      	ldrh	r3, [r7, #10]
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	f043 0301 	orr.w	r3, r3, #1
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	611a      	str	r2, [r3, #16]
 80050fa:	e05f      	b.n	80051bc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80050fc:	897b      	ldrh	r3, [r7, #10]
 80050fe:	11db      	asrs	r3, r3, #7
 8005100:	b2db      	uxtb	r3, r3
 8005102:	f003 0306 	and.w	r3, r3, #6
 8005106:	b2db      	uxtb	r3, r3
 8005108:	f063 030f 	orn	r3, r3, #15
 800510c:	b2da      	uxtb	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	4930      	ldr	r1, [pc, #192]	; (80051dc <I2C_MasterRequestRead+0x194>)
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f000 f961 	bl	80053e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e054      	b.n	80051d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800512a:	897b      	ldrh	r3, [r7, #10]
 800512c:	b2da      	uxtb	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	4929      	ldr	r1, [pc, #164]	; (80051e0 <I2C_MasterRequestRead+0x198>)
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 f951 	bl	80053e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e044      	b.n	80051d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800514a:	2300      	movs	r3, #0
 800514c:	613b      	str	r3, [r7, #16]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	613b      	str	r3, [r7, #16]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	613b      	str	r3, [r7, #16]
 800515e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800516e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800517c:	68f8      	ldr	r0, [r7, #12]
 800517e:	f000 f8d9 	bl	8005334 <I2C_WaitOnFlagUntilTimeout>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00d      	beq.n	80051a4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005192:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005196:	d103      	bne.n	80051a0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800519e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e017      	b.n	80051d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80051a4:	897b      	ldrh	r3, [r7, #10]
 80051a6:	11db      	asrs	r3, r3, #7
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	f003 0306 	and.w	r3, r3, #6
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	f063 030e 	orn	r3, r3, #14
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	4907      	ldr	r1, [pc, #28]	; (80051e0 <I2C_MasterRequestRead+0x198>)
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f000 f90d 	bl	80053e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e000      	b.n	80051d4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3718      	adds	r7, #24
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	00010008 	.word	0x00010008
 80051e0:	00010002 	.word	0x00010002

080051e4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051fc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80051fe:	4b4b      	ldr	r3, [pc, #300]	; (800532c <I2C_DMAAbort+0x148>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	08db      	lsrs	r3, r3, #3
 8005204:	4a4a      	ldr	r2, [pc, #296]	; (8005330 <I2C_DMAAbort+0x14c>)
 8005206:	fba2 2303 	umull	r2, r3, r2, r3
 800520a:	0a1a      	lsrs	r2, r3, #8
 800520c:	4613      	mov	r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4413      	add	r3, r2
 8005212:	00da      	lsls	r2, r3, #3
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d106      	bne.n	800522c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	f043 0220 	orr.w	r2, r3, #32
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800522a:	e00a      	b.n	8005242 <I2C_DMAAbort+0x5e>
    }
    count--;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	3b01      	subs	r3, #1
 8005230:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800523c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005240:	d0ea      	beq.n	8005218 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800524e:	2200      	movs	r2, #0
 8005250:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005256:	2b00      	cmp	r3, #0
 8005258:	d003      	beq.n	8005262 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525e:	2200      	movs	r2, #0
 8005260:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005270:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2200      	movs	r2, #0
 8005276:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800527c:	2b00      	cmp	r3, #0
 800527e:	d003      	beq.n	8005288 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005284:	2200      	movs	r2, #0
 8005286:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528c:	2b00      	cmp	r3, #0
 800528e:	d003      	beq.n	8005298 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005294:	2200      	movs	r2, #0
 8005296:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f022 0201 	bic.w	r2, r2, #1
 80052a6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b60      	cmp	r3, #96	; 0x60
 80052b2:	d10e      	bne.n	80052d2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	2220      	movs	r2, #32
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	2200      	movs	r2, #0
 80052c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80052ca:	6978      	ldr	r0, [r7, #20]
 80052cc:	f7fe fcca 	bl	8003c64 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80052d0:	e027      	b.n	8005322 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80052d2:	7cfb      	ldrb	r3, [r7, #19]
 80052d4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80052d8:	2b28      	cmp	r3, #40	; 0x28
 80052da:	d117      	bne.n	800530c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f042 0201 	orr.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052fa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	2200      	movs	r2, #0
 8005300:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2228      	movs	r2, #40	; 0x28
 8005306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800530a:	e007      	b.n	800531c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	2220      	movs	r2, #32
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800531c:	6978      	ldr	r0, [r7, #20]
 800531e:	f7fe fc97 	bl	8003c50 <HAL_I2C_ErrorCallback>
}
 8005322:	bf00      	nop
 8005324:	3718      	adds	r7, #24
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	2000001c 	.word	0x2000001c
 8005330:	14f8b589 	.word	0x14f8b589

08005334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	603b      	str	r3, [r7, #0]
 8005340:	4613      	mov	r3, r2
 8005342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005344:	e025      	b.n	8005392 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800534c:	d021      	beq.n	8005392 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800534e:	f7fc fefb 	bl	8002148 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	683a      	ldr	r2, [r7, #0]
 800535a:	429a      	cmp	r2, r3
 800535c:	d302      	bcc.n	8005364 <I2C_WaitOnFlagUntilTimeout+0x30>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d116      	bne.n	8005392 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537e:	f043 0220 	orr.w	r2, r3, #32
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e023      	b.n	80053da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	0c1b      	lsrs	r3, r3, #16
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b01      	cmp	r3, #1
 800539a:	d10d      	bne.n	80053b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	43da      	mvns	r2, r3
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	4013      	ands	r3, r2
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	bf0c      	ite	eq
 80053ae:	2301      	moveq	r3, #1
 80053b0:	2300      	movne	r3, #0
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	461a      	mov	r2, r3
 80053b6:	e00c      	b.n	80053d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	43da      	mvns	r2, r3
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	4013      	ands	r3, r2
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	bf0c      	ite	eq
 80053ca:	2301      	moveq	r3, #1
 80053cc:	2300      	movne	r3, #0
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	461a      	mov	r2, r3
 80053d2:	79fb      	ldrb	r3, [r7, #7]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d0b6      	beq.n	8005346 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b084      	sub	sp, #16
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	60f8      	str	r0, [r7, #12]
 80053ea:	60b9      	str	r1, [r7, #8]
 80053ec:	607a      	str	r2, [r7, #4]
 80053ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80053f0:	e051      	b.n	8005496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005400:	d123      	bne.n	800544a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005410:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800541a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2220      	movs	r2, #32
 8005426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	f043 0204 	orr.w	r2, r3, #4
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e046      	b.n	80054d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005450:	d021      	beq.n	8005496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005452:	f7fc fe79 	bl	8002148 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	429a      	cmp	r2, r3
 8005460:	d302      	bcc.n	8005468 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d116      	bne.n	8005496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2220      	movs	r2, #32
 8005472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005482:	f043 0220 	orr.w	r2, r3, #32
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e020      	b.n	80054d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	0c1b      	lsrs	r3, r3, #16
 800549a:	b2db      	uxtb	r3, r3
 800549c:	2b01      	cmp	r3, #1
 800549e:	d10c      	bne.n	80054ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	43da      	mvns	r2, r3
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	4013      	ands	r3, r2
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	bf14      	ite	ne
 80054b2:	2301      	movne	r3, #1
 80054b4:	2300      	moveq	r3, #0
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	e00b      	b.n	80054d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	43da      	mvns	r2, r3
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	4013      	ands	r3, r2
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	bf14      	ite	ne
 80054cc:	2301      	movne	r3, #1
 80054ce:	2300      	moveq	r3, #0
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d18d      	bne.n	80053f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054ec:	e02d      	b.n	800554a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 f900 	bl	80056f4 <I2C_IsAcknowledgeFailed>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e02d      	b.n	800555a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005504:	d021      	beq.n	800554a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005506:	f7fc fe1f 	bl	8002148 <HAL_GetTick>
 800550a:	4602      	mov	r2, r0
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	68ba      	ldr	r2, [r7, #8]
 8005512:	429a      	cmp	r2, r3
 8005514:	d302      	bcc.n	800551c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d116      	bne.n	800554a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2220      	movs	r2, #32
 8005526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	f043 0220 	orr.w	r2, r3, #32
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e007      	b.n	800555a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	695b      	ldr	r3, [r3, #20]
 8005550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005554:	2b80      	cmp	r3, #128	; 0x80
 8005556:	d1ca      	bne.n	80054ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b084      	sub	sp, #16
 8005566:	af00      	add	r7, sp, #0
 8005568:	60f8      	str	r0, [r7, #12]
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800556e:	e02d      	b.n	80055cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005570:	68f8      	ldr	r0, [r7, #12]
 8005572:	f000 f8bf 	bl	80056f4 <I2C_IsAcknowledgeFailed>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d001      	beq.n	8005580 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e02d      	b.n	80055dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005586:	d021      	beq.n	80055cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005588:	f7fc fdde 	bl	8002148 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	68ba      	ldr	r2, [r7, #8]
 8005594:	429a      	cmp	r2, r3
 8005596:	d302      	bcc.n	800559e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d116      	bne.n	80055cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b8:	f043 0220 	orr.w	r2, r3, #32
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e007      	b.n	80055dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	f003 0304 	and.w	r3, r3, #4
 80055d6:	2b04      	cmp	r3, #4
 80055d8:	d1ca      	bne.n	8005570 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80055f0:	4b13      	ldr	r3, [pc, #76]	; (8005640 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	08db      	lsrs	r3, r3, #3
 80055f6:	4a13      	ldr	r2, [pc, #76]	; (8005644 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80055f8:	fba2 2303 	umull	r2, r3, r2, r3
 80055fc:	0a1a      	lsrs	r2, r3, #8
 80055fe:	4613      	mov	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4413      	add	r3, r2
 8005604:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	3b01      	subs	r3, #1
 800560a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d107      	bne.n	8005622 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	f043 0220 	orr.w	r2, r3, #32
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e008      	b.n	8005634 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800562c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005630:	d0e9      	beq.n	8005606 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3714      	adds	r7, #20
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	2000001c 	.word	0x2000001c
 8005644:	14f8b589 	.word	0x14f8b589

08005648 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005654:	e042      	b.n	80056dc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	f003 0310 	and.w	r3, r3, #16
 8005660:	2b10      	cmp	r3, #16
 8005662:	d119      	bne.n	8005698 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f06f 0210 	mvn.w	r2, #16
 800566c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2220      	movs	r2, #32
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e029      	b.n	80056ec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005698:	f7fc fd56 	bl	8002148 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d302      	bcc.n	80056ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d116      	bne.n	80056dc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2220      	movs	r2, #32
 80056b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c8:	f043 0220 	orr.w	r2, r3, #32
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e007      	b.n	80056ec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056e6:	2b40      	cmp	r3, #64	; 0x40
 80056e8:	d1b5      	bne.n	8005656 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3710      	adds	r7, #16
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005706:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800570a:	d11b      	bne.n	8005744 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005714:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2220      	movs	r2, #32
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005730:	f043 0204 	orr.w	r2, r3, #4
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e000      	b.n	8005746 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005752:	b480      	push	{r7}
 8005754:	b083      	sub	sp, #12
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800575e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005762:	d103      	bne.n	800576c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800576a:	e007      	b.n	800577c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005770:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005774:	d102      	bne.n	800577c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2208      	movs	r2, #8
 800577a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800578a:	b08f      	sub	sp, #60	; 0x3c
 800578c:	af0a      	add	r7, sp, #40	; 0x28
 800578e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e10f      	b.n	80059ba <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d106      	bne.n	80057ba <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f006 fa11 	bl	800bbdc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2203      	movs	r2, #3
 80057be:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d102      	bne.n	80057d4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4618      	mov	r0, r3
 80057da:	f003 f860 	bl	800889e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	603b      	str	r3, [r7, #0]
 80057e4:	687e      	ldr	r6, [r7, #4]
 80057e6:	466d      	mov	r5, sp
 80057e8:	f106 0410 	add.w	r4, r6, #16
 80057ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80057ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80057f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80057f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80057f4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80057f8:	e885 0003 	stmia.w	r5, {r0, r1}
 80057fc:	1d33      	adds	r3, r6, #4
 80057fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005800:	6838      	ldr	r0, [r7, #0]
 8005802:	f002 ff37 	bl	8008674 <USB_CoreInit>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d005      	beq.n	8005818 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2202      	movs	r2, #2
 8005810:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e0d0      	b.n	80059ba <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2100      	movs	r1, #0
 800581e:	4618      	mov	r0, r3
 8005820:	f003 f84e 	bl	80088c0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005824:	2300      	movs	r3, #0
 8005826:	73fb      	strb	r3, [r7, #15]
 8005828:	e04a      	b.n	80058c0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800582a:	7bfa      	ldrb	r2, [r7, #15]
 800582c:	6879      	ldr	r1, [r7, #4]
 800582e:	4613      	mov	r3, r2
 8005830:	00db      	lsls	r3, r3, #3
 8005832:	4413      	add	r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	440b      	add	r3, r1
 8005838:	333d      	adds	r3, #61	; 0x3d
 800583a:	2201      	movs	r2, #1
 800583c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800583e:	7bfa      	ldrb	r2, [r7, #15]
 8005840:	6879      	ldr	r1, [r7, #4]
 8005842:	4613      	mov	r3, r2
 8005844:	00db      	lsls	r3, r3, #3
 8005846:	4413      	add	r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	440b      	add	r3, r1
 800584c:	333c      	adds	r3, #60	; 0x3c
 800584e:	7bfa      	ldrb	r2, [r7, #15]
 8005850:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005852:	7bfa      	ldrb	r2, [r7, #15]
 8005854:	7bfb      	ldrb	r3, [r7, #15]
 8005856:	b298      	uxth	r0, r3
 8005858:	6879      	ldr	r1, [r7, #4]
 800585a:	4613      	mov	r3, r2
 800585c:	00db      	lsls	r3, r3, #3
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	440b      	add	r3, r1
 8005864:	3344      	adds	r3, #68	; 0x44
 8005866:	4602      	mov	r2, r0
 8005868:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800586a:	7bfa      	ldrb	r2, [r7, #15]
 800586c:	6879      	ldr	r1, [r7, #4]
 800586e:	4613      	mov	r3, r2
 8005870:	00db      	lsls	r3, r3, #3
 8005872:	4413      	add	r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	440b      	add	r3, r1
 8005878:	3340      	adds	r3, #64	; 0x40
 800587a:	2200      	movs	r2, #0
 800587c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800587e:	7bfa      	ldrb	r2, [r7, #15]
 8005880:	6879      	ldr	r1, [r7, #4]
 8005882:	4613      	mov	r3, r2
 8005884:	00db      	lsls	r3, r3, #3
 8005886:	4413      	add	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	440b      	add	r3, r1
 800588c:	3348      	adds	r3, #72	; 0x48
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005892:	7bfa      	ldrb	r2, [r7, #15]
 8005894:	6879      	ldr	r1, [r7, #4]
 8005896:	4613      	mov	r3, r2
 8005898:	00db      	lsls	r3, r3, #3
 800589a:	4413      	add	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	440b      	add	r3, r1
 80058a0:	334c      	adds	r3, #76	; 0x4c
 80058a2:	2200      	movs	r2, #0
 80058a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80058a6:	7bfa      	ldrb	r2, [r7, #15]
 80058a8:	6879      	ldr	r1, [r7, #4]
 80058aa:	4613      	mov	r3, r2
 80058ac:	00db      	lsls	r3, r3, #3
 80058ae:	4413      	add	r3, r2
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	440b      	add	r3, r1
 80058b4:	3354      	adds	r3, #84	; 0x54
 80058b6:	2200      	movs	r2, #0
 80058b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058ba:	7bfb      	ldrb	r3, [r7, #15]
 80058bc:	3301      	adds	r3, #1
 80058be:	73fb      	strb	r3, [r7, #15]
 80058c0:	7bfa      	ldrb	r2, [r7, #15]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d3af      	bcc.n	800582a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058ca:	2300      	movs	r3, #0
 80058cc:	73fb      	strb	r3, [r7, #15]
 80058ce:	e044      	b.n	800595a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80058d0:	7bfa      	ldrb	r2, [r7, #15]
 80058d2:	6879      	ldr	r1, [r7, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	00db      	lsls	r3, r3, #3
 80058d8:	4413      	add	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80058e2:	2200      	movs	r2, #0
 80058e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80058e6:	7bfa      	ldrb	r2, [r7, #15]
 80058e8:	6879      	ldr	r1, [r7, #4]
 80058ea:	4613      	mov	r3, r2
 80058ec:	00db      	lsls	r3, r3, #3
 80058ee:	4413      	add	r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	440b      	add	r3, r1
 80058f4:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80058f8:	7bfa      	ldrb	r2, [r7, #15]
 80058fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80058fc:	7bfa      	ldrb	r2, [r7, #15]
 80058fe:	6879      	ldr	r1, [r7, #4]
 8005900:	4613      	mov	r3, r2
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	4413      	add	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	440b      	add	r3, r1
 800590a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800590e:	2200      	movs	r2, #0
 8005910:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005912:	7bfa      	ldrb	r2, [r7, #15]
 8005914:	6879      	ldr	r1, [r7, #4]
 8005916:	4613      	mov	r3, r2
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	4413      	add	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	440b      	add	r3, r1
 8005920:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005924:	2200      	movs	r2, #0
 8005926:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005928:	7bfa      	ldrb	r2, [r7, #15]
 800592a:	6879      	ldr	r1, [r7, #4]
 800592c:	4613      	mov	r3, r2
 800592e:	00db      	lsls	r3, r3, #3
 8005930:	4413      	add	r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	440b      	add	r3, r1
 8005936:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800593e:	7bfa      	ldrb	r2, [r7, #15]
 8005940:	6879      	ldr	r1, [r7, #4]
 8005942:	4613      	mov	r3, r2
 8005944:	00db      	lsls	r3, r3, #3
 8005946:	4413      	add	r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	440b      	add	r3, r1
 800594c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005950:	2200      	movs	r2, #0
 8005952:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005954:	7bfb      	ldrb	r3, [r7, #15]
 8005956:	3301      	adds	r3, #1
 8005958:	73fb      	strb	r3, [r7, #15]
 800595a:	7bfa      	ldrb	r2, [r7, #15]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	429a      	cmp	r2, r3
 8005962:	d3b5      	bcc.n	80058d0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	603b      	str	r3, [r7, #0]
 800596a:	687e      	ldr	r6, [r7, #4]
 800596c:	466d      	mov	r5, sp
 800596e:	f106 0410 	add.w	r4, r6, #16
 8005972:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005974:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005976:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005978:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800597a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800597e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005982:	1d33      	adds	r3, r6, #4
 8005984:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005986:	6838      	ldr	r0, [r7, #0]
 8005988:	f002 ffe6 	bl	8008958 <USB_DevInit>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d005      	beq.n	800599e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2202      	movs	r2, #2
 8005996:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e00d      	b.n	80059ba <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2201      	movs	r2, #1
 80059aa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f004 f935 	bl	8009c22 <USB_DevDisconnect>

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080059c2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b084      	sub	sp, #16
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d101      	bne.n	80059de <HAL_PCD_Start+0x1c>
 80059da:	2302      	movs	r3, #2
 80059dc:	e020      	b.n	8005a20 <HAL_PCD_Start+0x5e>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d109      	bne.n	8005a02 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d005      	beq.n	8005a02 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f002 ff38 	bl	800887c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4618      	mov	r0, r3
 8005a12:	f004 f8e5 	bl	8009be0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005a28:	b590      	push	{r4, r7, lr}
 8005a2a:	b08d      	sub	sp, #52	; 0x34
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f004 f9a3 	bl	8009d8a <USB_GetMode>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	f040 848a 	bne.w	8006360 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f004 f907 	bl	8009c64 <USB_ReadInterrupts>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 8480 	beq.w	800635e <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	0a1b      	lsrs	r3, r3, #8
 8005a68:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f004 f8f4 	bl	8009c64 <USB_ReadInterrupts>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	f003 0302 	and.w	r3, r3, #2
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d107      	bne.n	8005a96 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	695a      	ldr	r2, [r3, #20]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f002 0202 	and.w	r2, r2, #2
 8005a94:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f004 f8e2 	bl	8009c64 <USB_ReadInterrupts>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	f003 0310 	and.w	r3, r3, #16
 8005aa6:	2b10      	cmp	r3, #16
 8005aa8:	d161      	bne.n	8005b6e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	699a      	ldr	r2, [r3, #24]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 0210 	bic.w	r2, r2, #16
 8005ab8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005aba:	6a3b      	ldr	r3, [r7, #32]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	f003 020f 	and.w	r2, r3, #15
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	00db      	lsls	r3, r3, #3
 8005aca:	4413      	add	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	4413      	add	r3, r2
 8005ad6:	3304      	adds	r3, #4
 8005ad8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	0c5b      	lsrs	r3, r3, #17
 8005ade:	f003 030f 	and.w	r3, r3, #15
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d124      	bne.n	8005b30 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005ae6:	69ba      	ldr	r2, [r7, #24]
 8005ae8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005aec:	4013      	ands	r3, r2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d035      	beq.n	8005b5e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	091b      	lsrs	r3, r3, #4
 8005afa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005afc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	461a      	mov	r2, r3
 8005b04:	6a38      	ldr	r0, [r7, #32]
 8005b06:	f003 ff19 	bl	800993c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	691a      	ldr	r2, [r3, #16]
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	091b      	lsrs	r3, r3, #4
 8005b12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b16:	441a      	add	r2, r3
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	6a1a      	ldr	r2, [r3, #32]
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	091b      	lsrs	r3, r3, #4
 8005b24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b28:	441a      	add	r2, r3
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	621a      	str	r2, [r3, #32]
 8005b2e:	e016      	b.n	8005b5e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	0c5b      	lsrs	r3, r3, #17
 8005b34:	f003 030f 	and.w	r3, r3, #15
 8005b38:	2b06      	cmp	r3, #6
 8005b3a:	d110      	bne.n	8005b5e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005b42:	2208      	movs	r2, #8
 8005b44:	4619      	mov	r1, r3
 8005b46:	6a38      	ldr	r0, [r7, #32]
 8005b48:	f003 fef8 	bl	800993c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	6a1a      	ldr	r2, [r3, #32]
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	091b      	lsrs	r3, r3, #4
 8005b54:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b58:	441a      	add	r2, r3
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	699a      	ldr	r2, [r3, #24]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f042 0210 	orr.w	r2, r2, #16
 8005b6c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4618      	mov	r0, r3
 8005b74:	f004 f876 	bl	8009c64 <USB_ReadInterrupts>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b7e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005b82:	f040 80a7 	bne.w	8005cd4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005b86:	2300      	movs	r3, #0
 8005b88:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f004 f87b 	bl	8009c8a <USB_ReadDevAllOutEpInterrupt>
 8005b94:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005b96:	e099      	b.n	8005ccc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b9a:	f003 0301 	and.w	r3, r3, #1
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f000 808e 	beq.w	8005cc0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005baa:	b2d2      	uxtb	r2, r2
 8005bac:	4611      	mov	r1, r2
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f004 f89f 	bl	8009cf2 <USB_ReadDevOutEPInterrupt>
 8005bb4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d00c      	beq.n	8005bda <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc2:	015a      	lsls	r2, r3, #5
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	4413      	add	r3, r2
 8005bc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bcc:	461a      	mov	r2, r3
 8005bce:	2301      	movs	r3, #1
 8005bd0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005bd2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f000 feab 	bl	8006930 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f003 0308 	and.w	r3, r3, #8
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00c      	beq.n	8005bfe <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be6:	015a      	lsls	r2, r3, #5
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	4413      	add	r3, r2
 8005bec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	2308      	movs	r3, #8
 8005bf4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005bf6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f000 ff81 	bl	8006b00 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f003 0310 	and.w	r3, r3, #16
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d008      	beq.n	8005c1a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c0a:	015a      	lsls	r2, r3, #5
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	4413      	add	r3, r2
 8005c10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c14:	461a      	mov	r2, r3
 8005c16:	2310      	movs	r3, #16
 8005c18:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f003 0302 	and.w	r3, r3, #2
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d030      	beq.n	8005c86 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c2c:	2b80      	cmp	r3, #128	; 0x80
 8005c2e:	d109      	bne.n	8005c44 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005c30:	69fb      	ldr	r3, [r7, #28]
 8005c32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	69fa      	ldr	r2, [r7, #28]
 8005c3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005c42:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c46:	4613      	mov	r3, r2
 8005c48:	00db      	lsls	r3, r3, #3
 8005c4a:	4413      	add	r3, r2
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	4413      	add	r3, r2
 8005c56:	3304      	adds	r3, #4
 8005c58:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	78db      	ldrb	r3, [r3, #3]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d108      	bne.n	8005c74 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	2200      	movs	r2, #0
 8005c66:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f006 f8c8 	bl	800be04 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c80:	461a      	mov	r2, r3
 8005c82:	2302      	movs	r3, #2
 8005c84:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	f003 0320 	and.w	r3, r3, #32
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d008      	beq.n	8005ca2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c92:	015a      	lsls	r2, r3, #5
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	4413      	add	r3, r2
 8005c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	2320      	movs	r3, #32
 8005ca0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d009      	beq.n	8005cc0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cb8:	461a      	mov	r2, r3
 8005cba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005cbe:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc8:	085b      	lsrs	r3, r3, #1
 8005cca:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	f47f af62 	bne.w	8005b98 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f003 ffc3 	bl	8009c64 <USB_ReadInterrupts>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ce4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005ce8:	f040 80db 	bne.w	8005ea2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f003 ffe4 	bl	8009cbe <USB_ReadDevAllInEpInterrupt>
 8005cf6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005cfc:	e0cd      	b.n	8005e9a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	f000 80c2 	beq.w	8005e8e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d10:	b2d2      	uxtb	r2, r2
 8005d12:	4611      	mov	r1, r2
 8005d14:	4618      	mov	r0, r3
 8005d16:	f004 f80a 	bl	8009d2e <USB_ReadDevInEPInterrupt>
 8005d1a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d057      	beq.n	8005dd6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d28:	f003 030f 	and.w	r3, r3, #15
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d32:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	43db      	mvns	r3, r3
 8005d40:	69f9      	ldr	r1, [r7, #28]
 8005d42:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d46:	4013      	ands	r3, r2
 8005d48:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4c:	015a      	lsls	r2, r3, #5
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	4413      	add	r3, r2
 8005d52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d56:	461a      	mov	r2, r3
 8005d58:	2301      	movs	r3, #1
 8005d5a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d132      	bne.n	8005dca <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005d64:	6879      	ldr	r1, [r7, #4]
 8005d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d68:	4613      	mov	r3, r2
 8005d6a:	00db      	lsls	r3, r3, #3
 8005d6c:	4413      	add	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	440b      	add	r3, r1
 8005d72:	334c      	adds	r3, #76	; 0x4c
 8005d74:	6819      	ldr	r1, [r3, #0]
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	00db      	lsls	r3, r3, #3
 8005d7e:	4413      	add	r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	4403      	add	r3, r0
 8005d84:	3348      	adds	r3, #72	; 0x48
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4419      	add	r1, r3
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d8e:	4613      	mov	r3, r2
 8005d90:	00db      	lsls	r3, r3, #3
 8005d92:	4413      	add	r3, r2
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	4403      	add	r3, r0
 8005d98:	334c      	adds	r3, #76	; 0x4c
 8005d9a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d113      	bne.n	8005dca <HAL_PCD_IRQHandler+0x3a2>
 8005da2:	6879      	ldr	r1, [r7, #4]
 8005da4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005da6:	4613      	mov	r3, r2
 8005da8:	00db      	lsls	r3, r3, #3
 8005daa:	4413      	add	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	440b      	add	r3, r1
 8005db0:	3354      	adds	r3, #84	; 0x54
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d108      	bne.n	8005dca <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6818      	ldr	r0, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	2101      	movs	r1, #1
 8005dc6:	f004 f811 	bl	8009dec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	4619      	mov	r1, r3
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f005 ff92 	bl	800bcfa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f003 0308 	and.w	r3, r3, #8
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d008      	beq.n	8005df2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de2:	015a      	lsls	r2, r3, #5
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	4413      	add	r3, r2
 8005de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dec:	461a      	mov	r2, r3
 8005dee:	2308      	movs	r3, #8
 8005df0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	f003 0310 	and.w	r3, r3, #16
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d008      	beq.n	8005e0e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfe:	015a      	lsls	r2, r3, #5
 8005e00:	69fb      	ldr	r3, [r7, #28]
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e08:	461a      	mov	r2, r3
 8005e0a:	2310      	movs	r3, #16
 8005e0c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d008      	beq.n	8005e2a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1a:	015a      	lsls	r2, r3, #5
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e24:	461a      	mov	r2, r3
 8005e26:	2340      	movs	r3, #64	; 0x40
 8005e28:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	f003 0302 	and.w	r3, r3, #2
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d023      	beq.n	8005e7c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005e34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e36:	6a38      	ldr	r0, [r7, #32]
 8005e38:	f002 fef2 	bl	8008c20 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005e3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e3e:	4613      	mov	r3, r2
 8005e40:	00db      	lsls	r3, r3, #3
 8005e42:	4413      	add	r3, r2
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	3338      	adds	r3, #56	; 0x38
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	3304      	adds	r3, #4
 8005e4e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	78db      	ldrb	r3, [r3, #3]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d108      	bne.n	8005e6a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	4619      	mov	r1, r3
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f005 ffdf 	bl	800be28 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6c:	015a      	lsls	r2, r3, #5
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	4413      	add	r3, r2
 8005e72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e76:	461a      	mov	r2, r3
 8005e78:	2302      	movs	r3, #2
 8005e7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005e86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 fcc3 	bl	8006814 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e90:	3301      	adds	r3, #1
 8005e92:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e96:	085b      	lsrs	r3, r3, #1
 8005e98:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f47f af2e 	bne.w	8005cfe <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f003 fedc 	bl	8009c64 <USB_ReadInterrupts>
 8005eac:	4603      	mov	r3, r0
 8005eae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005eb6:	d122      	bne.n	8005efe <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	69fa      	ldr	r2, [r7, #28]
 8005ec2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ec6:	f023 0301 	bic.w	r3, r3, #1
 8005eca:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d108      	bne.n	8005ee8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005ede:	2100      	movs	r1, #0
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 feab 	bl	8006c3c <HAL_PCDEx_LPM_Callback>
 8005ee6:	e002      	b.n	8005eee <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f005 ff7d 	bl	800bde8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	695a      	ldr	r2, [r3, #20]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005efc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4618      	mov	r0, r3
 8005f04:	f003 feae 	bl	8009c64 <USB_ReadInterrupts>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f12:	d112      	bne.n	8005f3a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f003 0301 	and.w	r3, r3, #1
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d102      	bne.n	8005f2a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f005 ff39 	bl	800bd9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	695a      	ldr	r2, [r3, #20]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005f38:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f003 fe90 	bl	8009c64 <USB_ReadInterrupts>
 8005f44:	4603      	mov	r3, r0
 8005f46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f4e:	f040 80b7 	bne.w	80060c0 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	69fa      	ldr	r2, [r7, #28]
 8005f5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f60:	f023 0301 	bic.w	r3, r3, #1
 8005f64:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2110      	movs	r1, #16
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f002 fe57 	bl	8008c20 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f72:	2300      	movs	r3, #0
 8005f74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f76:	e046      	b.n	8006006 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7a:	015a      	lsls	r2, r3, #5
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	4413      	add	r3, r2
 8005f80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f84:	461a      	mov	r2, r3
 8005f86:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f8a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f8e:	015a      	lsls	r2, r3, #5
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	4413      	add	r3, r2
 8005f94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f9c:	0151      	lsls	r1, r2, #5
 8005f9e:	69fa      	ldr	r2, [r7, #28]
 8005fa0:	440a      	add	r2, r1
 8005fa2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fa6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005faa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fae:	015a      	lsls	r2, r3, #5
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fb8:	461a      	mov	r2, r3
 8005fba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005fbe:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fc2:	015a      	lsls	r2, r3, #5
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fd0:	0151      	lsls	r1, r2, #5
 8005fd2:	69fa      	ldr	r2, [r7, #28]
 8005fd4:	440a      	add	r2, r1
 8005fd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005fde:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe2:	015a      	lsls	r2, r3, #5
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ff0:	0151      	lsls	r1, r2, #5
 8005ff2:	69fa      	ldr	r2, [r7, #28]
 8005ff4:	440a      	add	r2, r1
 8005ff6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ffa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005ffe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006002:	3301      	adds	r3, #1
 8006004:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800600c:	429a      	cmp	r2, r3
 800600e:	d3b3      	bcc.n	8005f78 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	69fa      	ldr	r2, [r7, #28]
 800601a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800601e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006022:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006028:	2b00      	cmp	r3, #0
 800602a:	d016      	beq.n	800605a <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006032:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800603c:	f043 030b 	orr.w	r3, r3, #11
 8006040:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800604a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800604c:	69fa      	ldr	r2, [r7, #28]
 800604e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006052:	f043 030b 	orr.w	r3, r3, #11
 8006056:	6453      	str	r3, [r2, #68]	; 0x44
 8006058:	e015      	b.n	8006086 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	69fa      	ldr	r2, [r7, #28]
 8006064:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006068:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800606c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8006070:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	69fa      	ldr	r2, [r7, #28]
 800607c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006080:	f043 030b 	orr.w	r3, r3, #11
 8006084:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	69fa      	ldr	r2, [r7, #28]
 8006090:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006094:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006098:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6818      	ldr	r0, [r3, #0]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80060aa:	461a      	mov	r2, r3
 80060ac:	f003 fe9e 	bl	8009dec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	695a      	ldr	r2, [r3, #20]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80060be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4618      	mov	r0, r3
 80060c6:	f003 fdcd 	bl	8009c64 <USB_ReadInterrupts>
 80060ca:	4603      	mov	r3, r0
 80060cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060d4:	d124      	bne.n	8006120 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4618      	mov	r0, r3
 80060dc:	f003 fe63 	bl	8009da6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f002 fe18 	bl	8008d1a <USB_GetDevSpeed>
 80060ea:	4603      	mov	r3, r0
 80060ec:	461a      	mov	r2, r3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681c      	ldr	r4, [r3, #0]
 80060f6:	f001 fa11 	bl	800751c <HAL_RCC_GetHCLKFreq>
 80060fa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006100:	b2db      	uxtb	r3, r3
 8006102:	461a      	mov	r2, r3
 8006104:	4620      	mov	r0, r4
 8006106:	f002 fb17 	bl	8008738 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f005 fe1d 	bl	800bd4a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	695a      	ldr	r2, [r3, #20]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800611e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4618      	mov	r0, r3
 8006126:	f003 fd9d 	bl	8009c64 <USB_ReadInterrupts>
 800612a:	4603      	mov	r3, r0
 800612c:	f003 0308 	and.w	r3, r3, #8
 8006130:	2b08      	cmp	r3, #8
 8006132:	d10a      	bne.n	800614a <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f005 fdfa 	bl	800bd2e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	695a      	ldr	r2, [r3, #20]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f002 0208 	and.w	r2, r2, #8
 8006148:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4618      	mov	r0, r3
 8006150:	f003 fd88 	bl	8009c64 <USB_ReadInterrupts>
 8006154:	4603      	mov	r3, r0
 8006156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615a:	2b80      	cmp	r3, #128	; 0x80
 800615c:	d122      	bne.n	80061a4 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006166:	6a3b      	ldr	r3, [r7, #32]
 8006168:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800616a:	2301      	movs	r3, #1
 800616c:	627b      	str	r3, [r7, #36]	; 0x24
 800616e:	e014      	b.n	800619a <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006170:	6879      	ldr	r1, [r7, #4]
 8006172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006174:	4613      	mov	r3, r2
 8006176:	00db      	lsls	r3, r3, #3
 8006178:	4413      	add	r3, r2
 800617a:	009b      	lsls	r3, r3, #2
 800617c:	440b      	add	r3, r1
 800617e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8006182:	781b      	ldrb	r3, [r3, #0]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d105      	bne.n	8006194 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618a:	b2db      	uxtb	r3, r3
 800618c:	4619      	mov	r1, r3
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 fb0f 	bl	80067b2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	3301      	adds	r3, #1
 8006198:	627b      	str	r3, [r7, #36]	; 0x24
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d3e5      	bcc.n	8006170 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f003 fd5b 	bl	8009c64 <USB_ReadInterrupts>
 80061ae:	4603      	mov	r3, r0
 80061b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061b8:	d13b      	bne.n	8006232 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061ba:	2301      	movs	r3, #1
 80061bc:	627b      	str	r3, [r7, #36]	; 0x24
 80061be:	e02b      	b.n	8006218 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80061c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c2:	015a      	lsls	r2, r3, #5
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	4413      	add	r3, r2
 80061c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80061d0:	6879      	ldr	r1, [r7, #4]
 80061d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061d4:	4613      	mov	r3, r2
 80061d6:	00db      	lsls	r3, r3, #3
 80061d8:	4413      	add	r3, r2
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	440b      	add	r3, r1
 80061de:	3340      	adds	r3, #64	; 0x40
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d115      	bne.n	8006212 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80061e6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	da12      	bge.n	8006212 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80061ec:	6879      	ldr	r1, [r7, #4]
 80061ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f0:	4613      	mov	r3, r2
 80061f2:	00db      	lsls	r3, r3, #3
 80061f4:	4413      	add	r3, r2
 80061f6:	009b      	lsls	r3, r3, #2
 80061f8:	440b      	add	r3, r1
 80061fa:	333f      	adds	r3, #63	; 0x3f
 80061fc:	2201      	movs	r2, #1
 80061fe:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	b2db      	uxtb	r3, r3
 8006204:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006208:	b2db      	uxtb	r3, r3
 800620a:	4619      	mov	r1, r3
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 fad0 	bl	80067b2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006214:	3301      	adds	r3, #1
 8006216:	627b      	str	r3, [r7, #36]	; 0x24
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800621e:	429a      	cmp	r2, r3
 8006220:	d3ce      	bcc.n	80061c0 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695a      	ldr	r2, [r3, #20]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8006230:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4618      	mov	r0, r3
 8006238:	f003 fd14 	bl	8009c64 <USB_ReadInterrupts>
 800623c:	4603      	mov	r3, r0
 800623e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006242:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006246:	d155      	bne.n	80062f4 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006248:	2301      	movs	r3, #1
 800624a:	627b      	str	r3, [r7, #36]	; 0x24
 800624c:	e045      	b.n	80062da <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800624e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006250:	015a      	lsls	r2, r3, #5
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	4413      	add	r3, r2
 8006256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800625e:	6879      	ldr	r1, [r7, #4]
 8006260:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006262:	4613      	mov	r3, r2
 8006264:	00db      	lsls	r3, r3, #3
 8006266:	4413      	add	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	440b      	add	r3, r1
 800626c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d12e      	bne.n	80062d4 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006276:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006278:	2b00      	cmp	r3, #0
 800627a:	da2b      	bge.n	80062d4 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8006288:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800628c:	429a      	cmp	r2, r3
 800628e:	d121      	bne.n	80062d4 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006290:	6879      	ldr	r1, [r7, #4]
 8006292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006294:	4613      	mov	r3, r2
 8006296:	00db      	lsls	r3, r3, #3
 8006298:	4413      	add	r3, r2
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	440b      	add	r3, r1
 800629e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80062a2:	2201      	movs	r2, #1
 80062a4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80062a6:	6a3b      	ldr	r3, [r7, #32]
 80062a8:	699b      	ldr	r3, [r3, #24]
 80062aa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80062ae:	6a3b      	ldr	r3, [r7, #32]
 80062b0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80062b2:	6a3b      	ldr	r3, [r7, #32]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d10a      	bne.n	80062d4 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	69fa      	ldr	r2, [r7, #28]
 80062c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80062cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062d0:	6053      	str	r3, [r2, #4]
            break;
 80062d2:	e007      	b.n	80062e4 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d6:	3301      	adds	r3, #1
 80062d8:	627b      	str	r3, [r7, #36]	; 0x24
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d3b4      	bcc.n	800624e <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	695a      	ldr	r2, [r3, #20]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80062f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4618      	mov	r0, r3
 80062fa:	f003 fcb3 	bl	8009c64 <USB_ReadInterrupts>
 80062fe:	4603      	mov	r3, r0
 8006300:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006308:	d10a      	bne.n	8006320 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f005 fd9e 	bl	800be4c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	695a      	ldr	r2, [r3, #20]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800631e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4618      	mov	r0, r3
 8006326:	f003 fc9d 	bl	8009c64 <USB_ReadInterrupts>
 800632a:	4603      	mov	r3, r0
 800632c:	f003 0304 	and.w	r3, r3, #4
 8006330:	2b04      	cmp	r3, #4
 8006332:	d115      	bne.n	8006360 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	f003 0304 	and.w	r3, r3, #4
 8006342:	2b00      	cmp	r3, #0
 8006344:	d002      	beq.n	800634c <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f005 fd8e 	bl	800be68 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6859      	ldr	r1, [r3, #4]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	69ba      	ldr	r2, [r7, #24]
 8006358:	430a      	orrs	r2, r1
 800635a:	605a      	str	r2, [r3, #4]
 800635c:	e000      	b.n	8006360 <HAL_PCD_IRQHandler+0x938>
      return;
 800635e:	bf00      	nop
    }
  }
}
 8006360:	3734      	adds	r7, #52	; 0x34
 8006362:	46bd      	mov	sp, r7
 8006364:	bd90      	pop	{r4, r7, pc}

08006366 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b082      	sub	sp, #8
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
 800636e:	460b      	mov	r3, r1
 8006370:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006378:	2b01      	cmp	r3, #1
 800637a:	d101      	bne.n	8006380 <HAL_PCD_SetAddress+0x1a>
 800637c:	2302      	movs	r3, #2
 800637e:	e013      	b.n	80063a8 <HAL_PCD_SetAddress+0x42>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	78fa      	ldrb	r2, [r7, #3]
 800638c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	78fa      	ldrb	r2, [r7, #3]
 8006396:	4611      	mov	r1, r2
 8006398:	4618      	mov	r0, r3
 800639a:	f003 fbfb 	bl	8009b94 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3708      	adds	r7, #8
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	4608      	mov	r0, r1
 80063ba:	4611      	mov	r1, r2
 80063bc:	461a      	mov	r2, r3
 80063be:	4603      	mov	r3, r0
 80063c0:	70fb      	strb	r3, [r7, #3]
 80063c2:	460b      	mov	r3, r1
 80063c4:	803b      	strh	r3, [r7, #0]
 80063c6:	4613      	mov	r3, r2
 80063c8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80063ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	da0f      	bge.n	80063f6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063d6:	78fb      	ldrb	r3, [r7, #3]
 80063d8:	f003 020f 	and.w	r2, r3, #15
 80063dc:	4613      	mov	r3, r2
 80063de:	00db      	lsls	r3, r3, #3
 80063e0:	4413      	add	r3, r2
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	3338      	adds	r3, #56	; 0x38
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	4413      	add	r3, r2
 80063ea:	3304      	adds	r3, #4
 80063ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2201      	movs	r2, #1
 80063f2:	705a      	strb	r2, [r3, #1]
 80063f4:	e00f      	b.n	8006416 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	f003 020f 	and.w	r2, r3, #15
 80063fc:	4613      	mov	r3, r2
 80063fe:	00db      	lsls	r3, r3, #3
 8006400:	4413      	add	r3, r2
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	4413      	add	r3, r2
 800640c:	3304      	adds	r3, #4
 800640e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006416:	78fb      	ldrb	r3, [r7, #3]
 8006418:	f003 030f 	and.w	r3, r3, #15
 800641c:	b2da      	uxtb	r2, r3
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006422:	883a      	ldrh	r2, [r7, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	78ba      	ldrb	r2, [r7, #2]
 800642c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	785b      	ldrb	r3, [r3, #1]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d004      	beq.n	8006440 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	b29a      	uxth	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006440:	78bb      	ldrb	r3, [r7, #2]
 8006442:	2b02      	cmp	r3, #2
 8006444:	d102      	bne.n	800644c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006452:	2b01      	cmp	r3, #1
 8006454:	d101      	bne.n	800645a <HAL_PCD_EP_Open+0xaa>
 8006456:	2302      	movs	r3, #2
 8006458:	e00e      	b.n	8006478 <HAL_PCD_EP_Open+0xc8>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68f9      	ldr	r1, [r7, #12]
 8006468:	4618      	mov	r0, r3
 800646a:	f002 fc7b 	bl	8008d64 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8006476:	7afb      	ldrb	r3, [r7, #11]
}
 8006478:	4618      	mov	r0, r3
 800647a:	3710      	adds	r7, #16
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	460b      	mov	r3, r1
 800648a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800648c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006490:	2b00      	cmp	r3, #0
 8006492:	da0f      	bge.n	80064b4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006494:	78fb      	ldrb	r3, [r7, #3]
 8006496:	f003 020f 	and.w	r2, r3, #15
 800649a:	4613      	mov	r3, r2
 800649c:	00db      	lsls	r3, r3, #3
 800649e:	4413      	add	r3, r2
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	3338      	adds	r3, #56	; 0x38
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	4413      	add	r3, r2
 80064a8:	3304      	adds	r3, #4
 80064aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2201      	movs	r2, #1
 80064b0:	705a      	strb	r2, [r3, #1]
 80064b2:	e00f      	b.n	80064d4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80064b4:	78fb      	ldrb	r3, [r7, #3]
 80064b6:	f003 020f 	and.w	r2, r3, #15
 80064ba:	4613      	mov	r3, r2
 80064bc:	00db      	lsls	r3, r3, #3
 80064be:	4413      	add	r3, r2
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	4413      	add	r3, r2
 80064ca:	3304      	adds	r3, #4
 80064cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80064d4:	78fb      	ldrb	r3, [r7, #3]
 80064d6:	f003 030f 	and.w	r3, r3, #15
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d101      	bne.n	80064ee <HAL_PCD_EP_Close+0x6e>
 80064ea:	2302      	movs	r3, #2
 80064ec:	e00e      	b.n	800650c <HAL_PCD_EP_Close+0x8c>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68f9      	ldr	r1, [r7, #12]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f002 fcb9 	bl	8008e74 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	607a      	str	r2, [r7, #4]
 800651e:	603b      	str	r3, [r7, #0]
 8006520:	460b      	mov	r3, r1
 8006522:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006524:	7afb      	ldrb	r3, [r7, #11]
 8006526:	f003 020f 	and.w	r2, r3, #15
 800652a:	4613      	mov	r3, r2
 800652c:	00db      	lsls	r3, r3, #3
 800652e:	4413      	add	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	4413      	add	r3, r2
 800653a:	3304      	adds	r3, #4
 800653c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	2200      	movs	r2, #0
 800654e:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	2200      	movs	r2, #0
 8006554:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006556:	7afb      	ldrb	r3, [r7, #11]
 8006558:	f003 030f 	and.w	r3, r3, #15
 800655c:	b2da      	uxtb	r2, r3
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	2b01      	cmp	r3, #1
 8006568:	d102      	bne.n	8006570 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006570:	7afb      	ldrb	r3, [r7, #11]
 8006572:	f003 030f 	and.w	r3, r3, #15
 8006576:	2b00      	cmp	r3, #0
 8006578:	d109      	bne.n	800658e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6818      	ldr	r0, [r3, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	b2db      	uxtb	r3, r3
 8006584:	461a      	mov	r2, r3
 8006586:	6979      	ldr	r1, [r7, #20]
 8006588:	f002 ff98 	bl	80094bc <USB_EP0StartXfer>
 800658c:	e008      	b.n	80065a0 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6818      	ldr	r0, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	b2db      	uxtb	r3, r3
 8006598:	461a      	mov	r2, r3
 800659a:	6979      	ldr	r1, [r7, #20]
 800659c:	f002 fd46 	bl	800902c <USB_EPStartXfer>
  }

  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3718      	adds	r7, #24
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b086      	sub	sp, #24
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	607a      	str	r2, [r7, #4]
 80065b4:	603b      	str	r3, [r7, #0]
 80065b6:	460b      	mov	r3, r1
 80065b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065ba:	7afb      	ldrb	r3, [r7, #11]
 80065bc:	f003 020f 	and.w	r2, r3, #15
 80065c0:	4613      	mov	r3, r2
 80065c2:	00db      	lsls	r3, r3, #3
 80065c4:	4413      	add	r3, r2
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	3338      	adds	r3, #56	; 0x38
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	4413      	add	r3, r2
 80065ce:	3304      	adds	r3, #4
 80065d0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	683a      	ldr	r2, [r7, #0]
 80065dc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	2200      	movs	r2, #0
 80065e2:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	2201      	movs	r2, #1
 80065e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065ea:	7afb      	ldrb	r3, [r7, #11]
 80065ec:	f003 030f 	and.w	r3, r3, #15
 80065f0:	b2da      	uxtb	r2, r3
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d102      	bne.n	8006604 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006604:	7afb      	ldrb	r3, [r7, #11]
 8006606:	f003 030f 	and.w	r3, r3, #15
 800660a:	2b00      	cmp	r3, #0
 800660c:	d109      	bne.n	8006622 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	6818      	ldr	r0, [r3, #0]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	b2db      	uxtb	r3, r3
 8006618:	461a      	mov	r2, r3
 800661a:	6979      	ldr	r1, [r7, #20]
 800661c:	f002 ff4e 	bl	80094bc <USB_EP0StartXfer>
 8006620:	e008      	b.n	8006634 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6818      	ldr	r0, [r3, #0]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	691b      	ldr	r3, [r3, #16]
 800662a:	b2db      	uxtb	r3, r3
 800662c:	461a      	mov	r2, r3
 800662e:	6979      	ldr	r1, [r7, #20]
 8006630:	f002 fcfc 	bl	800902c <USB_EPStartXfer>
  }

  return HAL_OK;
 8006634:	2300      	movs	r3, #0
}
 8006636:	4618      	mov	r0, r3
 8006638:	3718      	adds	r7, #24
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}

0800663e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800663e:	b580      	push	{r7, lr}
 8006640:	b084      	sub	sp, #16
 8006642:	af00      	add	r7, sp, #0
 8006644:	6078      	str	r0, [r7, #4]
 8006646:	460b      	mov	r3, r1
 8006648:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800664a:	78fb      	ldrb	r3, [r7, #3]
 800664c:	f003 020f 	and.w	r2, r3, #15
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	429a      	cmp	r2, r3
 8006656:	d901      	bls.n	800665c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	e050      	b.n	80066fe <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800665c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006660:	2b00      	cmp	r3, #0
 8006662:	da0f      	bge.n	8006684 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006664:	78fb      	ldrb	r3, [r7, #3]
 8006666:	f003 020f 	and.w	r2, r3, #15
 800666a:	4613      	mov	r3, r2
 800666c:	00db      	lsls	r3, r3, #3
 800666e:	4413      	add	r3, r2
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	3338      	adds	r3, #56	; 0x38
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	4413      	add	r3, r2
 8006678:	3304      	adds	r3, #4
 800667a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2201      	movs	r2, #1
 8006680:	705a      	strb	r2, [r3, #1]
 8006682:	e00d      	b.n	80066a0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006684:	78fa      	ldrb	r2, [r7, #3]
 8006686:	4613      	mov	r3, r2
 8006688:	00db      	lsls	r3, r3, #3
 800668a:	4413      	add	r3, r2
 800668c:	009b      	lsls	r3, r3, #2
 800668e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	4413      	add	r3, r2
 8006696:	3304      	adds	r3, #4
 8006698:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2201      	movs	r2, #1
 80066a4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066a6:	78fb      	ldrb	r3, [r7, #3]
 80066a8:	f003 030f 	and.w	r3, r3, #15
 80066ac:	b2da      	uxtb	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d101      	bne.n	80066c0 <HAL_PCD_EP_SetStall+0x82>
 80066bc:	2302      	movs	r3, #2
 80066be:	e01e      	b.n	80066fe <HAL_PCD_EP_SetStall+0xc0>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68f9      	ldr	r1, [r7, #12]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f003 f98c 	bl	80099ec <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80066d4:	78fb      	ldrb	r3, [r7, #3]
 80066d6:	f003 030f 	and.w	r3, r3, #15
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10a      	bne.n	80066f4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6818      	ldr	r0, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	b2d9      	uxtb	r1, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80066ee:	461a      	mov	r2, r3
 80066f0:	f003 fb7c 	bl	8009dec <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b084      	sub	sp, #16
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
 800670e:	460b      	mov	r3, r1
 8006710:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006712:	78fb      	ldrb	r3, [r7, #3]
 8006714:	f003 020f 	and.w	r2, r3, #15
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	429a      	cmp	r2, r3
 800671e:	d901      	bls.n	8006724 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e042      	b.n	80067aa <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006724:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006728:	2b00      	cmp	r3, #0
 800672a:	da0f      	bge.n	800674c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800672c:	78fb      	ldrb	r3, [r7, #3]
 800672e:	f003 020f 	and.w	r2, r3, #15
 8006732:	4613      	mov	r3, r2
 8006734:	00db      	lsls	r3, r3, #3
 8006736:	4413      	add	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	3338      	adds	r3, #56	; 0x38
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	4413      	add	r3, r2
 8006740:	3304      	adds	r3, #4
 8006742:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2201      	movs	r2, #1
 8006748:	705a      	strb	r2, [r3, #1]
 800674a:	e00f      	b.n	800676c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800674c:	78fb      	ldrb	r3, [r7, #3]
 800674e:	f003 020f 	and.w	r2, r3, #15
 8006752:	4613      	mov	r3, r2
 8006754:	00db      	lsls	r3, r3, #3
 8006756:	4413      	add	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	4413      	add	r3, r2
 8006762:	3304      	adds	r3, #4
 8006764:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006772:	78fb      	ldrb	r3, [r7, #3]
 8006774:	f003 030f 	and.w	r3, r3, #15
 8006778:	b2da      	uxtb	r2, r3
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006784:	2b01      	cmp	r3, #1
 8006786:	d101      	bne.n	800678c <HAL_PCD_EP_ClrStall+0x86>
 8006788:	2302      	movs	r3, #2
 800678a:	e00e      	b.n	80067aa <HAL_PCD_EP_ClrStall+0xa4>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68f9      	ldr	r1, [r7, #12]
 800679a:	4618      	mov	r0, r3
 800679c:	f003 f994 	bl	8009ac8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3710      	adds	r7, #16
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80067b2:	b580      	push	{r7, lr}
 80067b4:	b084      	sub	sp, #16
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
 80067ba:	460b      	mov	r3, r1
 80067bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80067be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	da0c      	bge.n	80067e0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067c6:	78fb      	ldrb	r3, [r7, #3]
 80067c8:	f003 020f 	and.w	r2, r3, #15
 80067cc:	4613      	mov	r3, r2
 80067ce:	00db      	lsls	r3, r3, #3
 80067d0:	4413      	add	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	3338      	adds	r3, #56	; 0x38
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	4413      	add	r3, r2
 80067da:	3304      	adds	r3, #4
 80067dc:	60fb      	str	r3, [r7, #12]
 80067de:	e00c      	b.n	80067fa <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067e0:	78fb      	ldrb	r3, [r7, #3]
 80067e2:	f003 020f 	and.w	r2, r3, #15
 80067e6:	4613      	mov	r3, r2
 80067e8:	00db      	lsls	r3, r3, #3
 80067ea:	4413      	add	r3, r2
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	4413      	add	r3, r2
 80067f6:	3304      	adds	r3, #4
 80067f8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68f9      	ldr	r1, [r7, #12]
 8006800:	4618      	mov	r0, r3
 8006802:	f002 ffb3 	bl	800976c <USB_EPStopXfer>
 8006806:	4603      	mov	r3, r0
 8006808:	72fb      	strb	r3, [r7, #11]

  return ret;
 800680a:	7afb      	ldrb	r3, [r7, #11]
}
 800680c:	4618      	mov	r0, r3
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b08a      	sub	sp, #40	; 0x28
 8006818:	af02      	add	r7, sp, #8
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006828:	683a      	ldr	r2, [r7, #0]
 800682a:	4613      	mov	r3, r2
 800682c:	00db      	lsls	r3, r3, #3
 800682e:	4413      	add	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	3338      	adds	r3, #56	; 0x38
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	4413      	add	r3, r2
 8006838:	3304      	adds	r3, #4
 800683a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6a1a      	ldr	r2, [r3, #32]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	699b      	ldr	r3, [r3, #24]
 8006844:	429a      	cmp	r2, r3
 8006846:	d901      	bls.n	800684c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e06c      	b.n	8006926 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	699a      	ldr	r2, [r3, #24]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6a1b      	ldr	r3, [r3, #32]
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	69fa      	ldr	r2, [r7, #28]
 800685e:	429a      	cmp	r2, r3
 8006860:	d902      	bls.n	8006868 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	3303      	adds	r3, #3
 800686c:	089b      	lsrs	r3, r3, #2
 800686e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006870:	e02b      	b.n	80068ca <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	699a      	ldr	r2, [r3, #24]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	69fa      	ldr	r2, [r7, #28]
 8006884:	429a      	cmp	r2, r3
 8006886:	d902      	bls.n	800688e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	3303      	adds	r3, #3
 8006892:	089b      	lsrs	r3, r3, #2
 8006894:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6919      	ldr	r1, [r3, #16]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	b2da      	uxtb	r2, r3
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	4603      	mov	r3, r0
 80068ac:	6978      	ldr	r0, [r7, #20]
 80068ae:	f003 f807 	bl	80098c0 <USB_WritePacket>

    ep->xfer_buff  += len;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	691a      	ldr	r2, [r3, #16]
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	441a      	add	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6a1a      	ldr	r2, [r3, #32]
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	441a      	add	r2, r3
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	015a      	lsls	r2, r3, #5
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068d6:	699b      	ldr	r3, [r3, #24]
 80068d8:	b29b      	uxth	r3, r3
 80068da:	69ba      	ldr	r2, [r7, #24]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d809      	bhi.n	80068f4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6a1a      	ldr	r2, [r3, #32]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d203      	bcs.n	80068f4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1be      	bne.n	8006872 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	699a      	ldr	r2, [r3, #24]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6a1b      	ldr	r3, [r3, #32]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d811      	bhi.n	8006924 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	f003 030f 	and.w	r3, r3, #15
 8006906:	2201      	movs	r2, #1
 8006908:	fa02 f303 	lsl.w	r3, r2, r3
 800690c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006914:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	43db      	mvns	r3, r3
 800691a:	6939      	ldr	r1, [r7, #16]
 800691c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006920:	4013      	ands	r3, r2
 8006922:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3720      	adds	r7, #32
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
	...

08006930 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b088      	sub	sp, #32
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	333c      	adds	r3, #60	; 0x3c
 8006948:	3304      	adds	r3, #4
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	015a      	lsls	r2, r3, #5
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	4413      	add	r3, r2
 8006956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d17b      	bne.n	8006a5e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	f003 0308 	and.w	r3, r3, #8
 800696c:	2b00      	cmp	r3, #0
 800696e:	d015      	beq.n	800699c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	4a61      	ldr	r2, [pc, #388]	; (8006af8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006974:	4293      	cmp	r3, r2
 8006976:	f240 80b9 	bls.w	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 80b3 	beq.w	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	015a      	lsls	r2, r3, #5
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	4413      	add	r3, r2
 800698e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006992:	461a      	mov	r2, r3
 8006994:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006998:	6093      	str	r3, [r2, #8]
 800699a:	e0a7      	b.n	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	f003 0320 	and.w	r3, r3, #32
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d009      	beq.n	80069ba <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	015a      	lsls	r2, r3, #5
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	4413      	add	r3, r2
 80069ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069b2:	461a      	mov	r2, r3
 80069b4:	2320      	movs	r3, #32
 80069b6:	6093      	str	r3, [r2, #8]
 80069b8:	e098      	b.n	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	f040 8093 	bne.w	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	4a4b      	ldr	r2, [pc, #300]	; (8006af8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d90f      	bls.n	80069ee <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d00a      	beq.n	80069ee <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069e4:	461a      	mov	r2, r3
 80069e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069ea:	6093      	str	r3, [r2, #8]
 80069ec:	e07e      	b.n	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80069ee:	683a      	ldr	r2, [r7, #0]
 80069f0:	4613      	mov	r3, r2
 80069f2:	00db      	lsls	r3, r3, #3
 80069f4:	4413      	add	r3, r2
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	4413      	add	r3, r2
 8006a00:	3304      	adds	r3, #4
 8006a02:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	69da      	ldr	r2, [r3, #28]
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	0159      	lsls	r1, r3, #5
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	440b      	add	r3, r1
 8006a10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a1a:	1ad2      	subs	r2, r2, r3
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d114      	bne.n	8006a50 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d109      	bne.n	8006a42 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006a38:	461a      	mov	r2, r3
 8006a3a:	2101      	movs	r1, #1
 8006a3c:	f003 f9d6 	bl	8009dec <USB_EP0_OutStart>
 8006a40:	e006      	b.n	8006a50 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	691a      	ldr	r2, [r3, #16]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	441a      	add	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	4619      	mov	r1, r3
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f005 f934 	bl	800bcc4 <HAL_PCD_DataOutStageCallback>
 8006a5c:	e046      	b.n	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	4a26      	ldr	r2, [pc, #152]	; (8006afc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d124      	bne.n	8006ab0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00a      	beq.n	8006a86 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	015a      	lsls	r2, r3, #5
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	4413      	add	r3, r2
 8006a78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a7c:	461a      	mov	r2, r3
 8006a7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a82:	6093      	str	r3, [r2, #8]
 8006a84:	e032      	b.n	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f003 0320 	and.w	r3, r3, #32
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d008      	beq.n	8006aa2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	015a      	lsls	r2, r3, #5
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	4413      	add	r3, r2
 8006a98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	2320      	movs	r3, #32
 8006aa0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f005 f90b 	bl	800bcc4 <HAL_PCD_DataOutStageCallback>
 8006aae:	e01d      	b.n	8006aec <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d114      	bne.n	8006ae0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006ab6:	6879      	ldr	r1, [r7, #4]
 8006ab8:	683a      	ldr	r2, [r7, #0]
 8006aba:	4613      	mov	r3, r2
 8006abc:	00db      	lsls	r3, r3, #3
 8006abe:	4413      	add	r3, r2
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	440b      	add	r3, r1
 8006ac4:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d108      	bne.n	8006ae0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6818      	ldr	r0, [r3, #0]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006ad8:	461a      	mov	r2, r3
 8006ada:	2100      	movs	r1, #0
 8006adc:	f003 f986 	bl	8009dec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f005 f8ec 	bl	800bcc4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006aec:	2300      	movs	r3, #0
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3720      	adds	r7, #32
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	4f54300a 	.word	0x4f54300a
 8006afc:	4f54310a 	.word	0x4f54310a

08006b00 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b086      	sub	sp, #24
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	333c      	adds	r3, #60	; 0x3c
 8006b18:	3304      	adds	r3, #4
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	015a      	lsls	r2, r3, #5
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	4413      	add	r3, r2
 8006b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	4a15      	ldr	r2, [pc, #84]	; (8006b88 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d90e      	bls.n	8006b54 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d009      	beq.n	8006b54 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b52:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f005 f8a3 	bl	800bca0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	4a0a      	ldr	r2, [pc, #40]	; (8006b88 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d90c      	bls.n	8006b7c <PCD_EP_OutSetupPacket_int+0x7c>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d108      	bne.n	8006b7c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006b74:	461a      	mov	r2, r3
 8006b76:	2101      	movs	r1, #1
 8006b78:	f003 f938 	bl	8009dec <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3718      	adds	r7, #24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	4f54300a 	.word	0x4f54300a

08006b8c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
 8006b94:	460b      	mov	r3, r1
 8006b96:	70fb      	strb	r3, [r7, #3]
 8006b98:	4613      	mov	r3, r2
 8006b9a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006ba4:	78fb      	ldrb	r3, [r7, #3]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d107      	bne.n	8006bba <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006baa:	883b      	ldrh	r3, [r7, #0]
 8006bac:	0419      	lsls	r1, r3, #16
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	629a      	str	r2, [r3, #40]	; 0x28
 8006bb8:	e028      	b.n	8006c0c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bc0:	0c1b      	lsrs	r3, r3, #16
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006bc8:	2300      	movs	r3, #0
 8006bca:	73fb      	strb	r3, [r7, #15]
 8006bcc:	e00d      	b.n	8006bea <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	7bfb      	ldrb	r3, [r7, #15]
 8006bd4:	3340      	adds	r3, #64	; 0x40
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	4413      	add	r3, r2
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	0c1b      	lsrs	r3, r3, #16
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	4413      	add	r3, r2
 8006be2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006be4:	7bfb      	ldrb	r3, [r7, #15]
 8006be6:	3301      	adds	r3, #1
 8006be8:	73fb      	strb	r3, [r7, #15]
 8006bea:	7bfa      	ldrb	r2, [r7, #15]
 8006bec:	78fb      	ldrb	r3, [r7, #3]
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d3ec      	bcc.n	8006bce <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006bf4:	883b      	ldrh	r3, [r7, #0]
 8006bf6:	0418      	lsls	r0, r3, #16
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6819      	ldr	r1, [r3, #0]
 8006bfc:	78fb      	ldrb	r3, [r7, #3]
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	4302      	orrs	r2, r0
 8006c04:	3340      	adds	r3, #64	; 0x40
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	440b      	add	r3, r1
 8006c0a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3714      	adds	r7, #20
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
 8006c22:	460b      	mov	r3, r1
 8006c24:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	887a      	ldrh	r2, [r7, #2]
 8006c2c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	460b      	mov	r3, r1
 8006c46:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e267      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d075      	beq.n	8006d5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c72:	4b88      	ldr	r3, [pc, #544]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f003 030c 	and.w	r3, r3, #12
 8006c7a:	2b04      	cmp	r3, #4
 8006c7c:	d00c      	beq.n	8006c98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c7e:	4b85      	ldr	r3, [pc, #532]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c86:	2b08      	cmp	r3, #8
 8006c88:	d112      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c8a:	4b82      	ldr	r3, [pc, #520]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c96:	d10b      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c98:	4b7e      	ldr	r3, [pc, #504]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d05b      	beq.n	8006d5c <HAL_RCC_OscConfig+0x108>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d157      	bne.n	8006d5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e242      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cb8:	d106      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x74>
 8006cba:	4b76      	ldr	r3, [pc, #472]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a75      	ldr	r2, [pc, #468]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cc4:	6013      	str	r3, [r2, #0]
 8006cc6:	e01d      	b.n	8006d04 <HAL_RCC_OscConfig+0xb0>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006cd0:	d10c      	bne.n	8006cec <HAL_RCC_OscConfig+0x98>
 8006cd2:	4b70      	ldr	r3, [pc, #448]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a6f      	ldr	r2, [pc, #444]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cdc:	6013      	str	r3, [r2, #0]
 8006cde:	4b6d      	ldr	r3, [pc, #436]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a6c      	ldr	r2, [pc, #432]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	e00b      	b.n	8006d04 <HAL_RCC_OscConfig+0xb0>
 8006cec:	4b69      	ldr	r3, [pc, #420]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a68      	ldr	r2, [pc, #416]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cf6:	6013      	str	r3, [r2, #0]
 8006cf8:	4b66      	ldr	r3, [pc, #408]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a65      	ldr	r2, [pc, #404]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d013      	beq.n	8006d34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d0c:	f7fb fa1c 	bl	8002148 <HAL_GetTick>
 8006d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d12:	e008      	b.n	8006d26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d14:	f7fb fa18 	bl	8002148 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	2b64      	cmp	r3, #100	; 0x64
 8006d20:	d901      	bls.n	8006d26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e207      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d26:	4b5b      	ldr	r3, [pc, #364]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d0f0      	beq.n	8006d14 <HAL_RCC_OscConfig+0xc0>
 8006d32:	e014      	b.n	8006d5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d34:	f7fb fa08 	bl	8002148 <HAL_GetTick>
 8006d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d3a:	e008      	b.n	8006d4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d3c:	f7fb fa04 	bl	8002148 <HAL_GetTick>
 8006d40:	4602      	mov	r2, r0
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	2b64      	cmp	r3, #100	; 0x64
 8006d48:	d901      	bls.n	8006d4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	e1f3      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d4e:	4b51      	ldr	r3, [pc, #324]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1f0      	bne.n	8006d3c <HAL_RCC_OscConfig+0xe8>
 8006d5a:	e000      	b.n	8006d5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 0302 	and.w	r3, r3, #2
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d063      	beq.n	8006e32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d6a:	4b4a      	ldr	r3, [pc, #296]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	f003 030c 	and.w	r3, r3, #12
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00b      	beq.n	8006d8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d76:	4b47      	ldr	r3, [pc, #284]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d7e:	2b08      	cmp	r3, #8
 8006d80:	d11c      	bne.n	8006dbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d82:	4b44      	ldr	r3, [pc, #272]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d116      	bne.n	8006dbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d8e:	4b41      	ldr	r3, [pc, #260]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d005      	beq.n	8006da6 <HAL_RCC_OscConfig+0x152>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d001      	beq.n	8006da6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e1c7      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006da6:	4b3b      	ldr	r3, [pc, #236]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	691b      	ldr	r3, [r3, #16]
 8006db2:	00db      	lsls	r3, r3, #3
 8006db4:	4937      	ldr	r1, [pc, #220]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006db6:	4313      	orrs	r3, r2
 8006db8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dba:	e03a      	b.n	8006e32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d020      	beq.n	8006e06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006dc4:	4b34      	ldr	r3, [pc, #208]	; (8006e98 <HAL_RCC_OscConfig+0x244>)
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dca:	f7fb f9bd 	bl	8002148 <HAL_GetTick>
 8006dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dd0:	e008      	b.n	8006de4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006dd2:	f7fb f9b9 	bl	8002148 <HAL_GetTick>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	d901      	bls.n	8006de4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006de0:	2303      	movs	r3, #3
 8006de2:	e1a8      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006de4:	4b2b      	ldr	r3, [pc, #172]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 0302 	and.w	r3, r3, #2
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0f0      	beq.n	8006dd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006df0:	4b28      	ldr	r3, [pc, #160]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	00db      	lsls	r3, r3, #3
 8006dfe:	4925      	ldr	r1, [pc, #148]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006e00:	4313      	orrs	r3, r2
 8006e02:	600b      	str	r3, [r1, #0]
 8006e04:	e015      	b.n	8006e32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e06:	4b24      	ldr	r3, [pc, #144]	; (8006e98 <HAL_RCC_OscConfig+0x244>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e0c:	f7fb f99c 	bl	8002148 <HAL_GetTick>
 8006e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e12:	e008      	b.n	8006e26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e14:	f7fb f998 	bl	8002148 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e187      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e26:	4b1b      	ldr	r3, [pc, #108]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 0302 	and.w	r3, r3, #2
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1f0      	bne.n	8006e14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0308 	and.w	r3, r3, #8
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d036      	beq.n	8006eac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d016      	beq.n	8006e74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e46:	4b15      	ldr	r3, [pc, #84]	; (8006e9c <HAL_RCC_OscConfig+0x248>)
 8006e48:	2201      	movs	r2, #1
 8006e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e4c:	f7fb f97c 	bl	8002148 <HAL_GetTick>
 8006e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e52:	e008      	b.n	8006e66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e54:	f7fb f978 	bl	8002148 <HAL_GetTick>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	1ad3      	subs	r3, r2, r3
 8006e5e:	2b02      	cmp	r3, #2
 8006e60:	d901      	bls.n	8006e66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e167      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e66:	4b0b      	ldr	r3, [pc, #44]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e6a:	f003 0302 	and.w	r3, r3, #2
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d0f0      	beq.n	8006e54 <HAL_RCC_OscConfig+0x200>
 8006e72:	e01b      	b.n	8006eac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e74:	4b09      	ldr	r3, [pc, #36]	; (8006e9c <HAL_RCC_OscConfig+0x248>)
 8006e76:	2200      	movs	r2, #0
 8006e78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e7a:	f7fb f965 	bl	8002148 <HAL_GetTick>
 8006e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e80:	e00e      	b.n	8006ea0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e82:	f7fb f961 	bl	8002148 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d907      	bls.n	8006ea0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e150      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
 8006e94:	40023800 	.word	0x40023800
 8006e98:	42470000 	.word	0x42470000
 8006e9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ea0:	4b88      	ldr	r3, [pc, #544]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ea2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ea4:	f003 0302 	and.w	r3, r3, #2
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1ea      	bne.n	8006e82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f000 8097 	beq.w	8006fe8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ebe:	4b81      	ldr	r3, [pc, #516]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10f      	bne.n	8006eea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eca:	2300      	movs	r3, #0
 8006ecc:	60bb      	str	r3, [r7, #8]
 8006ece:	4b7d      	ldr	r3, [pc, #500]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed2:	4a7c      	ldr	r2, [pc, #496]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8006eda:	4b7a      	ldr	r3, [pc, #488]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ee2:	60bb      	str	r3, [r7, #8]
 8006ee4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006eea:	4b77      	ldr	r3, [pc, #476]	; (80070c8 <HAL_RCC_OscConfig+0x474>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d118      	bne.n	8006f28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ef6:	4b74      	ldr	r3, [pc, #464]	; (80070c8 <HAL_RCC_OscConfig+0x474>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a73      	ldr	r2, [pc, #460]	; (80070c8 <HAL_RCC_OscConfig+0x474>)
 8006efc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f02:	f7fb f921 	bl	8002148 <HAL_GetTick>
 8006f06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f08:	e008      	b.n	8006f1c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f0a:	f7fb f91d 	bl	8002148 <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d901      	bls.n	8006f1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e10c      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f1c:	4b6a      	ldr	r3, [pc, #424]	; (80070c8 <HAL_RCC_OscConfig+0x474>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d0f0      	beq.n	8006f0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d106      	bne.n	8006f3e <HAL_RCC_OscConfig+0x2ea>
 8006f30:	4b64      	ldr	r3, [pc, #400]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f34:	4a63      	ldr	r2, [pc, #396]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f36:	f043 0301 	orr.w	r3, r3, #1
 8006f3a:	6713      	str	r3, [r2, #112]	; 0x70
 8006f3c:	e01c      	b.n	8006f78 <HAL_RCC_OscConfig+0x324>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	2b05      	cmp	r3, #5
 8006f44:	d10c      	bne.n	8006f60 <HAL_RCC_OscConfig+0x30c>
 8006f46:	4b5f      	ldr	r3, [pc, #380]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f4a:	4a5e      	ldr	r2, [pc, #376]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f4c:	f043 0304 	orr.w	r3, r3, #4
 8006f50:	6713      	str	r3, [r2, #112]	; 0x70
 8006f52:	4b5c      	ldr	r3, [pc, #368]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f56:	4a5b      	ldr	r2, [pc, #364]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f58:	f043 0301 	orr.w	r3, r3, #1
 8006f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8006f5e:	e00b      	b.n	8006f78 <HAL_RCC_OscConfig+0x324>
 8006f60:	4b58      	ldr	r3, [pc, #352]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f64:	4a57      	ldr	r2, [pc, #348]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f66:	f023 0301 	bic.w	r3, r3, #1
 8006f6a:	6713      	str	r3, [r2, #112]	; 0x70
 8006f6c:	4b55      	ldr	r3, [pc, #340]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f70:	4a54      	ldr	r2, [pc, #336]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f72:	f023 0304 	bic.w	r3, r3, #4
 8006f76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d015      	beq.n	8006fac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f80:	f7fb f8e2 	bl	8002148 <HAL_GetTick>
 8006f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f86:	e00a      	b.n	8006f9e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f88:	f7fb f8de 	bl	8002148 <HAL_GetTick>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d901      	bls.n	8006f9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	e0cb      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f9e:	4b49      	ldr	r3, [pc, #292]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa2:	f003 0302 	and.w	r3, r3, #2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d0ee      	beq.n	8006f88 <HAL_RCC_OscConfig+0x334>
 8006faa:	e014      	b.n	8006fd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fac:	f7fb f8cc 	bl	8002148 <HAL_GetTick>
 8006fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fb2:	e00a      	b.n	8006fca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fb4:	f7fb f8c8 	bl	8002148 <HAL_GetTick>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	1ad3      	subs	r3, r2, r3
 8006fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d901      	bls.n	8006fca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e0b5      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fca:	4b3e      	ldr	r3, [pc, #248]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fce:	f003 0302 	and.w	r3, r3, #2
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1ee      	bne.n	8006fb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fd6:	7dfb      	ldrb	r3, [r7, #23]
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d105      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fdc:	4b39      	ldr	r3, [pc, #228]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe0:	4a38      	ldr	r2, [pc, #224]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006fe6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	699b      	ldr	r3, [r3, #24]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f000 80a1 	beq.w	8007134 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ff2:	4b34      	ldr	r3, [pc, #208]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f003 030c 	and.w	r3, r3, #12
 8006ffa:	2b08      	cmp	r3, #8
 8006ffc:	d05c      	beq.n	80070b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	699b      	ldr	r3, [r3, #24]
 8007002:	2b02      	cmp	r3, #2
 8007004:	d141      	bne.n	800708a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007006:	4b31      	ldr	r3, [pc, #196]	; (80070cc <HAL_RCC_OscConfig+0x478>)
 8007008:	2200      	movs	r2, #0
 800700a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800700c:	f7fb f89c 	bl	8002148 <HAL_GetTick>
 8007010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007012:	e008      	b.n	8007026 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007014:	f7fb f898 	bl	8002148 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	2b02      	cmp	r3, #2
 8007020:	d901      	bls.n	8007026 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e087      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007026:	4b27      	ldr	r3, [pc, #156]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1f0      	bne.n	8007014 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	69da      	ldr	r2, [r3, #28]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a1b      	ldr	r3, [r3, #32]
 800703a:	431a      	orrs	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007040:	019b      	lsls	r3, r3, #6
 8007042:	431a      	orrs	r2, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007048:	085b      	lsrs	r3, r3, #1
 800704a:	3b01      	subs	r3, #1
 800704c:	041b      	lsls	r3, r3, #16
 800704e:	431a      	orrs	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007054:	061b      	lsls	r3, r3, #24
 8007056:	491b      	ldr	r1, [pc, #108]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8007058:	4313      	orrs	r3, r2
 800705a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800705c:	4b1b      	ldr	r3, [pc, #108]	; (80070cc <HAL_RCC_OscConfig+0x478>)
 800705e:	2201      	movs	r2, #1
 8007060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007062:	f7fb f871 	bl	8002148 <HAL_GetTick>
 8007066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007068:	e008      	b.n	800707c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800706a:	f7fb f86d 	bl	8002148 <HAL_GetTick>
 800706e:	4602      	mov	r2, r0
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	2b02      	cmp	r3, #2
 8007076:	d901      	bls.n	800707c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007078:	2303      	movs	r3, #3
 800707a:	e05c      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800707c:	4b11      	ldr	r3, [pc, #68]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007084:	2b00      	cmp	r3, #0
 8007086:	d0f0      	beq.n	800706a <HAL_RCC_OscConfig+0x416>
 8007088:	e054      	b.n	8007134 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800708a:	4b10      	ldr	r3, [pc, #64]	; (80070cc <HAL_RCC_OscConfig+0x478>)
 800708c:	2200      	movs	r2, #0
 800708e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007090:	f7fb f85a 	bl	8002148 <HAL_GetTick>
 8007094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007096:	e008      	b.n	80070aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007098:	f7fb f856 	bl	8002148 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d901      	bls.n	80070aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e045      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070aa:	4b06      	ldr	r3, [pc, #24]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1f0      	bne.n	8007098 <HAL_RCC_OscConfig+0x444>
 80070b6:	e03d      	b.n	8007134 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d107      	bne.n	80070d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e038      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
 80070c4:	40023800 	.word	0x40023800
 80070c8:	40007000 	.word	0x40007000
 80070cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80070d0:	4b1b      	ldr	r3, [pc, #108]	; (8007140 <HAL_RCC_OscConfig+0x4ec>)
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	699b      	ldr	r3, [r3, #24]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d028      	beq.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d121      	bne.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d11a      	bne.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007100:	4013      	ands	r3, r2
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007106:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007108:	4293      	cmp	r3, r2
 800710a:	d111      	bne.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007116:	085b      	lsrs	r3, r3, #1
 8007118:	3b01      	subs	r3, #1
 800711a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800711c:	429a      	cmp	r2, r3
 800711e:	d107      	bne.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800712c:	429a      	cmp	r2, r3
 800712e:	d001      	beq.n	8007134 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e000      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	40023800 	.word	0x40023800

08007144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e0cc      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007158:	4b68      	ldr	r3, [pc, #416]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0307 	and.w	r3, r3, #7
 8007160:	683a      	ldr	r2, [r7, #0]
 8007162:	429a      	cmp	r2, r3
 8007164:	d90c      	bls.n	8007180 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007166:	4b65      	ldr	r3, [pc, #404]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 8007168:	683a      	ldr	r2, [r7, #0]
 800716a:	b2d2      	uxtb	r2, r2
 800716c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800716e:	4b63      	ldr	r3, [pc, #396]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 0307 	and.w	r3, r3, #7
 8007176:	683a      	ldr	r2, [r7, #0]
 8007178:	429a      	cmp	r2, r3
 800717a:	d001      	beq.n	8007180 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e0b8      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0302 	and.w	r3, r3, #2
 8007188:	2b00      	cmp	r3, #0
 800718a:	d020      	beq.n	80071ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 0304 	and.w	r3, r3, #4
 8007194:	2b00      	cmp	r3, #0
 8007196:	d005      	beq.n	80071a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007198:	4b59      	ldr	r3, [pc, #356]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	4a58      	ldr	r2, [pc, #352]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 800719e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80071a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0308 	and.w	r3, r3, #8
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d005      	beq.n	80071bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80071b0:	4b53      	ldr	r3, [pc, #332]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	4a52      	ldr	r2, [pc, #328]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80071ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071bc:	4b50      	ldr	r3, [pc, #320]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	494d      	ldr	r1, [pc, #308]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071ca:	4313      	orrs	r3, r2
 80071cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d044      	beq.n	8007264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d107      	bne.n	80071f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071e2:	4b47      	ldr	r3, [pc, #284]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d119      	bne.n	8007222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e07f      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d003      	beq.n	8007202 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071fe:	2b03      	cmp	r3, #3
 8007200:	d107      	bne.n	8007212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007202:	4b3f      	ldr	r3, [pc, #252]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d109      	bne.n	8007222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e06f      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007212:	4b3b      	ldr	r3, [pc, #236]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0302 	and.w	r3, r3, #2
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e067      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007222:	4b37      	ldr	r3, [pc, #220]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f023 0203 	bic.w	r2, r3, #3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	4934      	ldr	r1, [pc, #208]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007230:	4313      	orrs	r3, r2
 8007232:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007234:	f7fa ff88 	bl	8002148 <HAL_GetTick>
 8007238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800723a:	e00a      	b.n	8007252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800723c:	f7fa ff84 	bl	8002148 <HAL_GetTick>
 8007240:	4602      	mov	r2, r0
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	1ad3      	subs	r3, r2, r3
 8007246:	f241 3288 	movw	r2, #5000	; 0x1388
 800724a:	4293      	cmp	r3, r2
 800724c:	d901      	bls.n	8007252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e04f      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007252:	4b2b      	ldr	r3, [pc, #172]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	f003 020c 	and.w	r2, r3, #12
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	429a      	cmp	r2, r3
 8007262:	d1eb      	bne.n	800723c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007264:	4b25      	ldr	r3, [pc, #148]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 0307 	and.w	r3, r3, #7
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	429a      	cmp	r2, r3
 8007270:	d20c      	bcs.n	800728c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007272:	4b22      	ldr	r3, [pc, #136]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	b2d2      	uxtb	r2, r2
 8007278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800727a:	4b20      	ldr	r3, [pc, #128]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	683a      	ldr	r2, [r7, #0]
 8007284:	429a      	cmp	r2, r3
 8007286:	d001      	beq.n	800728c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e032      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 0304 	and.w	r3, r3, #4
 8007294:	2b00      	cmp	r3, #0
 8007296:	d008      	beq.n	80072aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007298:	4b19      	ldr	r3, [pc, #100]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	4916      	ldr	r1, [pc, #88]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0308 	and.w	r3, r3, #8
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d009      	beq.n	80072ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80072b6:	4b12      	ldr	r3, [pc, #72]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	00db      	lsls	r3, r3, #3
 80072c4:	490e      	ldr	r1, [pc, #56]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80072c6:	4313      	orrs	r3, r2
 80072c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80072ca:	f000 f821 	bl	8007310 <HAL_RCC_GetSysClockFreq>
 80072ce:	4602      	mov	r2, r0
 80072d0:	4b0b      	ldr	r3, [pc, #44]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	091b      	lsrs	r3, r3, #4
 80072d6:	f003 030f 	and.w	r3, r3, #15
 80072da:	490a      	ldr	r1, [pc, #40]	; (8007304 <HAL_RCC_ClockConfig+0x1c0>)
 80072dc:	5ccb      	ldrb	r3, [r1, r3]
 80072de:	fa22 f303 	lsr.w	r3, r2, r3
 80072e2:	4a09      	ldr	r2, [pc, #36]	; (8007308 <HAL_RCC_ClockConfig+0x1c4>)
 80072e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80072e6:	4b09      	ldr	r3, [pc, #36]	; (800730c <HAL_RCC_ClockConfig+0x1c8>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7fa fee8 	bl	80020c0 <HAL_InitTick>

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	40023c00 	.word	0x40023c00
 8007300:	40023800 	.word	0x40023800
 8007304:	0800dd30 	.word	0x0800dd30
 8007308:	2000001c 	.word	0x2000001c
 800730c:	20000020 	.word	0x20000020

08007310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007314:	b094      	sub	sp, #80	; 0x50
 8007316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007318:	2300      	movs	r3, #0
 800731a:	647b      	str	r3, [r7, #68]	; 0x44
 800731c:	2300      	movs	r3, #0
 800731e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007320:	2300      	movs	r3, #0
 8007322:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007324:	2300      	movs	r3, #0
 8007326:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007328:	4b79      	ldr	r3, [pc, #484]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f003 030c 	and.w	r3, r3, #12
 8007330:	2b08      	cmp	r3, #8
 8007332:	d00d      	beq.n	8007350 <HAL_RCC_GetSysClockFreq+0x40>
 8007334:	2b08      	cmp	r3, #8
 8007336:	f200 80e1 	bhi.w	80074fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800733a:	2b00      	cmp	r3, #0
 800733c:	d002      	beq.n	8007344 <HAL_RCC_GetSysClockFreq+0x34>
 800733e:	2b04      	cmp	r3, #4
 8007340:	d003      	beq.n	800734a <HAL_RCC_GetSysClockFreq+0x3a>
 8007342:	e0db      	b.n	80074fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007344:	4b73      	ldr	r3, [pc, #460]	; (8007514 <HAL_RCC_GetSysClockFreq+0x204>)
 8007346:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007348:	e0db      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800734a:	4b73      	ldr	r3, [pc, #460]	; (8007518 <HAL_RCC_GetSysClockFreq+0x208>)
 800734c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800734e:	e0d8      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007350:	4b6f      	ldr	r3, [pc, #444]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007358:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800735a:	4b6d      	ldr	r3, [pc, #436]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d063      	beq.n	800742e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007366:	4b6a      	ldr	r3, [pc, #424]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	099b      	lsrs	r3, r3, #6
 800736c:	2200      	movs	r2, #0
 800736e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007370:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007378:	633b      	str	r3, [r7, #48]	; 0x30
 800737a:	2300      	movs	r3, #0
 800737c:	637b      	str	r3, [r7, #52]	; 0x34
 800737e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007382:	4622      	mov	r2, r4
 8007384:	462b      	mov	r3, r5
 8007386:	f04f 0000 	mov.w	r0, #0
 800738a:	f04f 0100 	mov.w	r1, #0
 800738e:	0159      	lsls	r1, r3, #5
 8007390:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007394:	0150      	lsls	r0, r2, #5
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4621      	mov	r1, r4
 800739c:	1a51      	subs	r1, r2, r1
 800739e:	6139      	str	r1, [r7, #16]
 80073a0:	4629      	mov	r1, r5
 80073a2:	eb63 0301 	sbc.w	r3, r3, r1
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	f04f 0200 	mov.w	r2, #0
 80073ac:	f04f 0300 	mov.w	r3, #0
 80073b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073b4:	4659      	mov	r1, fp
 80073b6:	018b      	lsls	r3, r1, #6
 80073b8:	4651      	mov	r1, sl
 80073ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80073be:	4651      	mov	r1, sl
 80073c0:	018a      	lsls	r2, r1, #6
 80073c2:	4651      	mov	r1, sl
 80073c4:	ebb2 0801 	subs.w	r8, r2, r1
 80073c8:	4659      	mov	r1, fp
 80073ca:	eb63 0901 	sbc.w	r9, r3, r1
 80073ce:	f04f 0200 	mov.w	r2, #0
 80073d2:	f04f 0300 	mov.w	r3, #0
 80073d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073e2:	4690      	mov	r8, r2
 80073e4:	4699      	mov	r9, r3
 80073e6:	4623      	mov	r3, r4
 80073e8:	eb18 0303 	adds.w	r3, r8, r3
 80073ec:	60bb      	str	r3, [r7, #8]
 80073ee:	462b      	mov	r3, r5
 80073f0:	eb49 0303 	adc.w	r3, r9, r3
 80073f4:	60fb      	str	r3, [r7, #12]
 80073f6:	f04f 0200 	mov.w	r2, #0
 80073fa:	f04f 0300 	mov.w	r3, #0
 80073fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007402:	4629      	mov	r1, r5
 8007404:	024b      	lsls	r3, r1, #9
 8007406:	4621      	mov	r1, r4
 8007408:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800740c:	4621      	mov	r1, r4
 800740e:	024a      	lsls	r2, r1, #9
 8007410:	4610      	mov	r0, r2
 8007412:	4619      	mov	r1, r3
 8007414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007416:	2200      	movs	r2, #0
 8007418:	62bb      	str	r3, [r7, #40]	; 0x28
 800741a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800741c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007420:	f7f8 ff26 	bl	8000270 <__aeabi_uldivmod>
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	4613      	mov	r3, r2
 800742a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800742c:	e058      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800742e:	4b38      	ldr	r3, [pc, #224]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	099b      	lsrs	r3, r3, #6
 8007434:	2200      	movs	r2, #0
 8007436:	4618      	mov	r0, r3
 8007438:	4611      	mov	r1, r2
 800743a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800743e:	623b      	str	r3, [r7, #32]
 8007440:	2300      	movs	r3, #0
 8007442:	627b      	str	r3, [r7, #36]	; 0x24
 8007444:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007448:	4642      	mov	r2, r8
 800744a:	464b      	mov	r3, r9
 800744c:	f04f 0000 	mov.w	r0, #0
 8007450:	f04f 0100 	mov.w	r1, #0
 8007454:	0159      	lsls	r1, r3, #5
 8007456:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800745a:	0150      	lsls	r0, r2, #5
 800745c:	4602      	mov	r2, r0
 800745e:	460b      	mov	r3, r1
 8007460:	4641      	mov	r1, r8
 8007462:	ebb2 0a01 	subs.w	sl, r2, r1
 8007466:	4649      	mov	r1, r9
 8007468:	eb63 0b01 	sbc.w	fp, r3, r1
 800746c:	f04f 0200 	mov.w	r2, #0
 8007470:	f04f 0300 	mov.w	r3, #0
 8007474:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007478:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800747c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007480:	ebb2 040a 	subs.w	r4, r2, sl
 8007484:	eb63 050b 	sbc.w	r5, r3, fp
 8007488:	f04f 0200 	mov.w	r2, #0
 800748c:	f04f 0300 	mov.w	r3, #0
 8007490:	00eb      	lsls	r3, r5, #3
 8007492:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007496:	00e2      	lsls	r2, r4, #3
 8007498:	4614      	mov	r4, r2
 800749a:	461d      	mov	r5, r3
 800749c:	4643      	mov	r3, r8
 800749e:	18e3      	adds	r3, r4, r3
 80074a0:	603b      	str	r3, [r7, #0]
 80074a2:	464b      	mov	r3, r9
 80074a4:	eb45 0303 	adc.w	r3, r5, r3
 80074a8:	607b      	str	r3, [r7, #4]
 80074aa:	f04f 0200 	mov.w	r2, #0
 80074ae:	f04f 0300 	mov.w	r3, #0
 80074b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074b6:	4629      	mov	r1, r5
 80074b8:	028b      	lsls	r3, r1, #10
 80074ba:	4621      	mov	r1, r4
 80074bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80074c0:	4621      	mov	r1, r4
 80074c2:	028a      	lsls	r2, r1, #10
 80074c4:	4610      	mov	r0, r2
 80074c6:	4619      	mov	r1, r3
 80074c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074ca:	2200      	movs	r2, #0
 80074cc:	61bb      	str	r3, [r7, #24]
 80074ce:	61fa      	str	r2, [r7, #28]
 80074d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074d4:	f7f8 fecc 	bl	8000270 <__aeabi_uldivmod>
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	4613      	mov	r3, r2
 80074de:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80074e0:	4b0b      	ldr	r3, [pc, #44]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	0c1b      	lsrs	r3, r3, #16
 80074e6:	f003 0303 	and.w	r3, r3, #3
 80074ea:	3301      	adds	r3, #1
 80074ec:	005b      	lsls	r3, r3, #1
 80074ee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80074f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80074f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80074fa:	e002      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80074fc:	4b05      	ldr	r3, [pc, #20]	; (8007514 <HAL_RCC_GetSysClockFreq+0x204>)
 80074fe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007502:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007504:	4618      	mov	r0, r3
 8007506:	3750      	adds	r7, #80	; 0x50
 8007508:	46bd      	mov	sp, r7
 800750a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800750e:	bf00      	nop
 8007510:	40023800 	.word	0x40023800
 8007514:	00f42400 	.word	0x00f42400
 8007518:	007a1200 	.word	0x007a1200

0800751c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800751c:	b480      	push	{r7}
 800751e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007520:	4b03      	ldr	r3, [pc, #12]	; (8007530 <HAL_RCC_GetHCLKFreq+0x14>)
 8007522:	681b      	ldr	r3, [r3, #0]
}
 8007524:	4618      	mov	r0, r3
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	2000001c 	.word	0x2000001c

08007534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007538:	f7ff fff0 	bl	800751c <HAL_RCC_GetHCLKFreq>
 800753c:	4602      	mov	r2, r0
 800753e:	4b05      	ldr	r3, [pc, #20]	; (8007554 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	0a9b      	lsrs	r3, r3, #10
 8007544:	f003 0307 	and.w	r3, r3, #7
 8007548:	4903      	ldr	r1, [pc, #12]	; (8007558 <HAL_RCC_GetPCLK1Freq+0x24>)
 800754a:	5ccb      	ldrb	r3, [r1, r3]
 800754c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007550:	4618      	mov	r0, r3
 8007552:	bd80      	pop	{r7, pc}
 8007554:	40023800 	.word	0x40023800
 8007558:	0800dd40 	.word	0x0800dd40

0800755c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b082      	sub	sp, #8
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	e07b      	b.n	8007666 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007572:	2b00      	cmp	r3, #0
 8007574:	d108      	bne.n	8007588 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800757e:	d009      	beq.n	8007594 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	61da      	str	r2, [r3, #28]
 8007586:	e005      	b.n	8007594 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d106      	bne.n	80075b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7fa fba4 	bl	8001cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2202      	movs	r2, #2
 80075b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80075dc:	431a      	orrs	r2, r3
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075e6:	431a      	orrs	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	691b      	ldr	r3, [r3, #16]
 80075ec:	f003 0302 	and.w	r3, r3, #2
 80075f0:	431a      	orrs	r2, r3
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	431a      	orrs	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	699b      	ldr	r3, [r3, #24]
 8007600:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007604:	431a      	orrs	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	69db      	ldr	r3, [r3, #28]
 800760a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800760e:	431a      	orrs	r2, r3
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a1b      	ldr	r3, [r3, #32]
 8007614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007618:	ea42 0103 	orr.w	r1, r2, r3
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007620:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	430a      	orrs	r2, r1
 800762a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	0c1b      	lsrs	r3, r3, #16
 8007632:	f003 0104 	and.w	r1, r3, #4
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763a:	f003 0210 	and.w	r2, r3, #16
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	430a      	orrs	r2, r1
 8007644:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	69da      	ldr	r2, [r3, #28]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007654:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007664:	2300      	movs	r3, #0
}
 8007666:	4618      	mov	r0, r3
 8007668:	3708      	adds	r7, #8
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b088      	sub	sp, #32
 8007672:	af00      	add	r7, sp, #0
 8007674:	60f8      	str	r0, [r7, #12]
 8007676:	60b9      	str	r1, [r7, #8]
 8007678:	603b      	str	r3, [r7, #0]
 800767a:	4613      	mov	r3, r2
 800767c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800767e:	2300      	movs	r3, #0
 8007680:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007688:	2b01      	cmp	r3, #1
 800768a:	d101      	bne.n	8007690 <HAL_SPI_Transmit+0x22>
 800768c:	2302      	movs	r3, #2
 800768e:	e126      	b.n	80078de <HAL_SPI_Transmit+0x270>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2201      	movs	r2, #1
 8007694:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007698:	f7fa fd56 	bl	8002148 <HAL_GetTick>
 800769c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800769e:	88fb      	ldrh	r3, [r7, #6]
 80076a0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d002      	beq.n	80076b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80076ae:	2302      	movs	r3, #2
 80076b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80076b2:	e10b      	b.n	80078cc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d002      	beq.n	80076c0 <HAL_SPI_Transmit+0x52>
 80076ba:	88fb      	ldrh	r3, [r7, #6]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d102      	bne.n	80076c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80076c4:	e102      	b.n	80078cc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2203      	movs	r2, #3
 80076ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	88fa      	ldrh	r2, [r7, #6]
 80076de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2200      	movs	r2, #0
 80076ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2200      	movs	r2, #0
 80076f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2200      	movs	r2, #0
 80076fc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2200      	movs	r2, #0
 8007702:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800770c:	d10f      	bne.n	800772e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800771c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800772c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007738:	2b40      	cmp	r3, #64	; 0x40
 800773a:	d007      	beq.n	800774c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800774a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007754:	d14b      	bne.n	80077ee <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <HAL_SPI_Transmit+0xf6>
 800775e:	8afb      	ldrh	r3, [r7, #22]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d13e      	bne.n	80077e2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007768:	881a      	ldrh	r2, [r3, #0]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007774:	1c9a      	adds	r2, r3, #2
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800777e:	b29b      	uxth	r3, r3
 8007780:	3b01      	subs	r3, #1
 8007782:	b29a      	uxth	r2, r3
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007788:	e02b      	b.n	80077e2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	f003 0302 	and.w	r3, r3, #2
 8007794:	2b02      	cmp	r3, #2
 8007796:	d112      	bne.n	80077be <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800779c:	881a      	ldrh	r2, [r3, #0]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a8:	1c9a      	adds	r2, r3, #2
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	3b01      	subs	r3, #1
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80077bc:	e011      	b.n	80077e2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077be:	f7fa fcc3 	bl	8002148 <HAL_GetTick>
 80077c2:	4602      	mov	r2, r0
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	1ad3      	subs	r3, r2, r3
 80077c8:	683a      	ldr	r2, [r7, #0]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d803      	bhi.n	80077d6 <HAL_SPI_Transmit+0x168>
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d4:	d102      	bne.n	80077dc <HAL_SPI_Transmit+0x16e>
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d102      	bne.n	80077e2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80077e0:	e074      	b.n	80078cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d1ce      	bne.n	800778a <HAL_SPI_Transmit+0x11c>
 80077ec:	e04c      	b.n	8007888 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d002      	beq.n	80077fc <HAL_SPI_Transmit+0x18e>
 80077f6:	8afb      	ldrh	r3, [r7, #22]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d140      	bne.n	800787e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	330c      	adds	r3, #12
 8007806:	7812      	ldrb	r2, [r2, #0]
 8007808:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800780e:	1c5a      	adds	r2, r3, #1
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007818:	b29b      	uxth	r3, r3
 800781a:	3b01      	subs	r3, #1
 800781c:	b29a      	uxth	r2, r3
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007822:	e02c      	b.n	800787e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f003 0302 	and.w	r3, r3, #2
 800782e:	2b02      	cmp	r3, #2
 8007830:	d113      	bne.n	800785a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	330c      	adds	r3, #12
 800783c:	7812      	ldrb	r2, [r2, #0]
 800783e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007844:	1c5a      	adds	r2, r3, #1
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800784e:	b29b      	uxth	r3, r3
 8007850:	3b01      	subs	r3, #1
 8007852:	b29a      	uxth	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	86da      	strh	r2, [r3, #54]	; 0x36
 8007858:	e011      	b.n	800787e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800785a:	f7fa fc75 	bl	8002148 <HAL_GetTick>
 800785e:	4602      	mov	r2, r0
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	429a      	cmp	r2, r3
 8007868:	d803      	bhi.n	8007872 <HAL_SPI_Transmit+0x204>
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007870:	d102      	bne.n	8007878 <HAL_SPI_Transmit+0x20a>
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d102      	bne.n	800787e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007878:	2303      	movs	r3, #3
 800787a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800787c:	e026      	b.n	80078cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007882:	b29b      	uxth	r3, r3
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1cd      	bne.n	8007824 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007888:	69ba      	ldr	r2, [r7, #24]
 800788a:	6839      	ldr	r1, [r7, #0]
 800788c:	68f8      	ldr	r0, [r7, #12]
 800788e:	f000 f9ff 	bl	8007c90 <SPI_EndRxTxTransaction>
 8007892:	4603      	mov	r3, r0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d002      	beq.n	800789e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2220      	movs	r2, #32
 800789c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10a      	bne.n	80078bc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078a6:	2300      	movs	r3, #0
 80078a8:	613b      	str	r3, [r7, #16]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	613b      	str	r3, [r7, #16]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	613b      	str	r3, [r7, #16]
 80078ba:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d002      	beq.n	80078ca <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	77fb      	strb	r3, [r7, #31]
 80078c8:	e000      	b.n	80078cc <HAL_SPI_Transmit+0x25e>
  }

error:
 80078ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80078dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3720      	adds	r7, #32
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
	...

080078e8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b086      	sub	sp, #24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	4613      	mov	r3, r2
 80078f4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078f6:	2300      	movs	r3, #0
 80078f8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007900:	2b01      	cmp	r3, #1
 8007902:	d101      	bne.n	8007908 <HAL_SPI_Transmit_DMA+0x20>
 8007904:	2302      	movs	r3, #2
 8007906:	e09b      	b.n	8007a40 <HAL_SPI_Transmit_DMA+0x158>
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007916:	b2db      	uxtb	r3, r3
 8007918:	2b01      	cmp	r3, #1
 800791a:	d002      	beq.n	8007922 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800791c:	2302      	movs	r3, #2
 800791e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007920:	e089      	b.n	8007a36 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d002      	beq.n	800792e <HAL_SPI_Transmit_DMA+0x46>
 8007928:	88fb      	ldrh	r3, [r7, #6]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d102      	bne.n	8007934 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007932:	e080      	b.n	8007a36 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2203      	movs	r2, #3
 8007938:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	88fa      	ldrh	r2, [r7, #6]
 800794c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	88fa      	ldrh	r2, [r7, #6]
 8007952:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2200      	movs	r2, #0
 8007958:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2200      	movs	r2, #0
 8007970:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800797a:	d10f      	bne.n	800799c <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800798a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800799a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079a0:	4a29      	ldr	r2, [pc, #164]	; (8007a48 <HAL_SPI_Transmit_DMA+0x160>)
 80079a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079a8:	4a28      	ldr	r2, [pc, #160]	; (8007a4c <HAL_SPI_Transmit_DMA+0x164>)
 80079aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079b0:	4a27      	ldr	r2, [pc, #156]	; (8007a50 <HAL_SPI_Transmit_DMA+0x168>)
 80079b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079b8:	2200      	movs	r2, #0
 80079ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079c4:	4619      	mov	r1, r3
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	330c      	adds	r3, #12
 80079cc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079d2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079d4:	f7fa fda8 	bl	8002528 <HAL_DMA_Start_IT>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00c      	beq.n	80079f8 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079e2:	f043 0210 	orr.w	r2, r3, #16
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80079f6:	e01e      	b.n	8007a36 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a02:	2b40      	cmp	r3, #64	; 0x40
 8007a04:	d007      	beq.n	8007a16 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a14:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	685a      	ldr	r2, [r3, #4]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f042 0220 	orr.w	r2, r2, #32
 8007a24:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f042 0202 	orr.w	r2, r2, #2
 8007a34:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3718      	adds	r7, #24
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	08007b25 	.word	0x08007b25
 8007a4c:	08007a7d 	.word	0x08007a7d
 8007a50:	08007b41 	.word	0x08007b41

08007a54 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b083      	sub	sp, #12
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007a5c:	bf00      	nop
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007a70:	bf00      	nop
 8007a72:	370c      	adds	r7, #12
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b086      	sub	sp, #24
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a88:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a8a:	f7fa fb5d 	bl	8002148 <HAL_GetTick>
 8007a8e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a9e:	d03b      	beq.n	8007b18 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	685a      	ldr	r2, [r3, #4]
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f022 0220 	bic.w	r2, r2, #32
 8007aae:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685a      	ldr	r2, [r3, #4]
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 0202 	bic.w	r2, r2, #2
 8007abe:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	2164      	movs	r1, #100	; 0x64
 8007ac4:	6978      	ldr	r0, [r7, #20]
 8007ac6:	f000 f8e3 	bl	8007c90 <SPI_EndRxTxTransaction>
 8007aca:	4603      	mov	r3, r0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d005      	beq.n	8007adc <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ad4:	f043 0220 	orr.w	r2, r3, #32
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d10a      	bne.n	8007afa <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	60fb      	str	r3, [r7, #12]
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	60fb      	str	r3, [r7, #12]
 8007af8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2200      	movs	r2, #0
 8007afe:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d003      	beq.n	8007b18 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007b10:	6978      	ldr	r0, [r7, #20]
 8007b12:	f7ff ffa9 	bl	8007a68 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007b16:	e002      	b.n	8007b1e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007b18:	6978      	ldr	r0, [r7, #20]
 8007b1a:	f7f8 fde9 	bl	80006f0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b1e:	3718      	adds	r7, #24
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b30:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f7ff ff8e 	bl	8007a54 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b38:	bf00      	nop
 8007b3a:	3710      	adds	r7, #16
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}

08007b40 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b4c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	685a      	ldr	r2, [r3, #4]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f022 0203 	bic.w	r2, r2, #3
 8007b5c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b62:	f043 0210 	orr.w	r2, r3, #16
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f7ff ff78 	bl	8007a68 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b78:	bf00      	nop
 8007b7a:	3710      	adds	r7, #16
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b088      	sub	sp, #32
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	603b      	str	r3, [r7, #0]
 8007b8c:	4613      	mov	r3, r2
 8007b8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007b90:	f7fa fada 	bl	8002148 <HAL_GetTick>
 8007b94:	4602      	mov	r2, r0
 8007b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b98:	1a9b      	subs	r3, r3, r2
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ba0:	f7fa fad2 	bl	8002148 <HAL_GetTick>
 8007ba4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ba6:	4b39      	ldr	r3, [pc, #228]	; (8007c8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	015b      	lsls	r3, r3, #5
 8007bac:	0d1b      	lsrs	r3, r3, #20
 8007bae:	69fa      	ldr	r2, [r7, #28]
 8007bb0:	fb02 f303 	mul.w	r3, r2, r3
 8007bb4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007bb6:	e054      	b.n	8007c62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbe:	d050      	beq.n	8007c62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007bc0:	f7fa fac2 	bl	8002148 <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	69fa      	ldr	r2, [r7, #28]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d902      	bls.n	8007bd6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d13d      	bne.n	8007c52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007be4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bee:	d111      	bne.n	8007c14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bf8:	d004      	beq.n	8007c04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c02:	d107      	bne.n	8007c14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c1c:	d10f      	bne.n	8007c3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c2c:	601a      	str	r2, [r3, #0]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007c4e:	2303      	movs	r3, #3
 8007c50:	e017      	b.n	8007c82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d101      	bne.n	8007c5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	689a      	ldr	r2, [r3, #8]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	4013      	ands	r3, r2
 8007c6c:	68ba      	ldr	r2, [r7, #8]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	bf0c      	ite	eq
 8007c72:	2301      	moveq	r3, #1
 8007c74:	2300      	movne	r3, #0
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	461a      	mov	r2, r3
 8007c7a:	79fb      	ldrb	r3, [r7, #7]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d19b      	bne.n	8007bb8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007c80:	2300      	movs	r3, #0
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3720      	adds	r7, #32
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
 8007c8a:	bf00      	nop
 8007c8c:	2000001c 	.word	0x2000001c

08007c90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b088      	sub	sp, #32
 8007c94:	af02      	add	r7, sp, #8
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007c9c:	4b1b      	ldr	r3, [pc, #108]	; (8007d0c <SPI_EndRxTxTransaction+0x7c>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a1b      	ldr	r2, [pc, #108]	; (8007d10 <SPI_EndRxTxTransaction+0x80>)
 8007ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca6:	0d5b      	lsrs	r3, r3, #21
 8007ca8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007cac:	fb02 f303 	mul.w	r3, r2, r3
 8007cb0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cba:	d112      	bne.n	8007ce2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	2180      	movs	r1, #128	; 0x80
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f7ff ff5a 	bl	8007b80 <SPI_WaitFlagStateUntilTimeout>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d016      	beq.n	8007d00 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cd6:	f043 0220 	orr.w	r2, r3, #32
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007cde:	2303      	movs	r3, #3
 8007ce0:	e00f      	b.n	8007d02 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00a      	beq.n	8007cfe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	3b01      	subs	r3, #1
 8007cec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cf8:	2b80      	cmp	r3, #128	; 0x80
 8007cfa:	d0f2      	beq.n	8007ce2 <SPI_EndRxTxTransaction+0x52>
 8007cfc:	e000      	b.n	8007d00 <SPI_EndRxTxTransaction+0x70>
        break;
 8007cfe:	bf00      	nop
  }

  return HAL_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3718      	adds	r7, #24
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	2000001c 	.word	0x2000001c
 8007d10:	165e9f81 	.word	0x165e9f81

08007d14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b082      	sub	sp, #8
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d101      	bne.n	8007d26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d22:	2301      	movs	r3, #1
 8007d24:	e041      	b.n	8007daa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d106      	bne.n	8007d40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7fa f858 	bl	8001df0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	3304      	adds	r3, #4
 8007d50:	4619      	mov	r1, r3
 8007d52:	4610      	mov	r0, r2
 8007d54:	f000 fac4 	bl	80082e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2201      	movs	r2, #1
 8007da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3708      	adds	r7, #8
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
	...

08007db4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b085      	sub	sp, #20
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d001      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e04e      	b.n	8007e6a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2202      	movs	r2, #2
 8007dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68da      	ldr	r2, [r3, #12]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f042 0201 	orr.w	r2, r2, #1
 8007de2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a23      	ldr	r2, [pc, #140]	; (8007e78 <HAL_TIM_Base_Start_IT+0xc4>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d022      	beq.n	8007e34 <HAL_TIM_Base_Start_IT+0x80>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007df6:	d01d      	beq.n	8007e34 <HAL_TIM_Base_Start_IT+0x80>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a1f      	ldr	r2, [pc, #124]	; (8007e7c <HAL_TIM_Base_Start_IT+0xc8>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d018      	beq.n	8007e34 <HAL_TIM_Base_Start_IT+0x80>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a1e      	ldr	r2, [pc, #120]	; (8007e80 <HAL_TIM_Base_Start_IT+0xcc>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d013      	beq.n	8007e34 <HAL_TIM_Base_Start_IT+0x80>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a1c      	ldr	r2, [pc, #112]	; (8007e84 <HAL_TIM_Base_Start_IT+0xd0>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d00e      	beq.n	8007e34 <HAL_TIM_Base_Start_IT+0x80>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a1b      	ldr	r2, [pc, #108]	; (8007e88 <HAL_TIM_Base_Start_IT+0xd4>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d009      	beq.n	8007e34 <HAL_TIM_Base_Start_IT+0x80>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a19      	ldr	r2, [pc, #100]	; (8007e8c <HAL_TIM_Base_Start_IT+0xd8>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d004      	beq.n	8007e34 <HAL_TIM_Base_Start_IT+0x80>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a18      	ldr	r2, [pc, #96]	; (8007e90 <HAL_TIM_Base_Start_IT+0xdc>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d111      	bne.n	8007e58 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f003 0307 	and.w	r3, r3, #7
 8007e3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2b06      	cmp	r3, #6
 8007e44:	d010      	beq.n	8007e68 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f042 0201 	orr.w	r2, r2, #1
 8007e54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e56:	e007      	b.n	8007e68 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f042 0201 	orr.w	r2, r2, #1
 8007e66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3714      	adds	r7, #20
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	40010000 	.word	0x40010000
 8007e7c:	40000400 	.word	0x40000400
 8007e80:	40000800 	.word	0x40000800
 8007e84:	40000c00 	.word	0x40000c00
 8007e88:	40010400 	.word	0x40010400
 8007e8c:	40014000 	.word	0x40014000
 8007e90:	40001800 	.word	0x40001800

08007e94 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	68da      	ldr	r2, [r3, #12]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f022 0201 	bic.w	r2, r2, #1
 8007eaa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6a1a      	ldr	r2, [r3, #32]
 8007eb2:	f241 1311 	movw	r3, #4369	; 0x1111
 8007eb6:	4013      	ands	r3, r2
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d10f      	bne.n	8007edc <HAL_TIM_Base_Stop_IT+0x48>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	6a1a      	ldr	r2, [r3, #32]
 8007ec2:	f240 4344 	movw	r3, #1092	; 0x444
 8007ec6:	4013      	ands	r3, r2
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d107      	bne.n	8007edc <HAL_TIM_Base_Stop_IT+0x48>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f022 0201 	bic.w	r2, r2, #1
 8007eda:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007ee4:	2300      	movs	r3, #0
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	370c      	adds	r7, #12
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr

08007ef2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b082      	sub	sp, #8
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	f003 0302 	and.w	r3, r3, #2
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d122      	bne.n	8007f4e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	68db      	ldr	r3, [r3, #12]
 8007f0e:	f003 0302 	and.w	r3, r3, #2
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d11b      	bne.n	8007f4e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f06f 0202 	mvn.w	r2, #2
 8007f1e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	699b      	ldr	r3, [r3, #24]
 8007f2c:	f003 0303 	and.w	r3, r3, #3
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 f9b5 	bl	80082a4 <HAL_TIM_IC_CaptureCallback>
 8007f3a:	e005      	b.n	8007f48 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 f9a7 	bl	8008290 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 f9b8 	bl	80082b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	f003 0304 	and.w	r3, r3, #4
 8007f58:	2b04      	cmp	r3, #4
 8007f5a:	d122      	bne.n	8007fa2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	f003 0304 	and.w	r3, r3, #4
 8007f66:	2b04      	cmp	r3, #4
 8007f68:	d11b      	bne.n	8007fa2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f06f 0204 	mvn.w	r2, #4
 8007f72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2202      	movs	r2, #2
 8007f78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	699b      	ldr	r3, [r3, #24]
 8007f80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d003      	beq.n	8007f90 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 f98b 	bl	80082a4 <HAL_TIM_IC_CaptureCallback>
 8007f8e:	e005      	b.n	8007f9c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 f97d 	bl	8008290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f000 f98e 	bl	80082b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	f003 0308 	and.w	r3, r3, #8
 8007fac:	2b08      	cmp	r3, #8
 8007fae:	d122      	bne.n	8007ff6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68db      	ldr	r3, [r3, #12]
 8007fb6:	f003 0308 	and.w	r3, r3, #8
 8007fba:	2b08      	cmp	r3, #8
 8007fbc:	d11b      	bne.n	8007ff6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f06f 0208 	mvn.w	r2, #8
 8007fc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2204      	movs	r2, #4
 8007fcc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	69db      	ldr	r3, [r3, #28]
 8007fd4:	f003 0303 	and.w	r3, r3, #3
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d003      	beq.n	8007fe4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 f961 	bl	80082a4 <HAL_TIM_IC_CaptureCallback>
 8007fe2:	e005      	b.n	8007ff0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 f953 	bl	8008290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 f964 	bl	80082b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	691b      	ldr	r3, [r3, #16]
 8007ffc:	f003 0310 	and.w	r3, r3, #16
 8008000:	2b10      	cmp	r3, #16
 8008002:	d122      	bne.n	800804a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	f003 0310 	and.w	r3, r3, #16
 800800e:	2b10      	cmp	r3, #16
 8008010:	d11b      	bne.n	800804a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f06f 0210 	mvn.w	r2, #16
 800801a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2208      	movs	r2, #8
 8008020:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800802c:	2b00      	cmp	r3, #0
 800802e:	d003      	beq.n	8008038 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f000 f937 	bl	80082a4 <HAL_TIM_IC_CaptureCallback>
 8008036:	e005      	b.n	8008044 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 f929 	bl	8008290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 f93a 	bl	80082b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	691b      	ldr	r3, [r3, #16]
 8008050:	f003 0301 	and.w	r3, r3, #1
 8008054:	2b01      	cmp	r3, #1
 8008056:	d10e      	bne.n	8008076 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	68db      	ldr	r3, [r3, #12]
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b01      	cmp	r3, #1
 8008064:	d107      	bne.n	8008076 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f06f 0201 	mvn.w	r2, #1
 800806e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f7f9 fd47 	bl	8001b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008080:	2b80      	cmp	r3, #128	; 0x80
 8008082:	d10e      	bne.n	80080a2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800808e:	2b80      	cmp	r3, #128	; 0x80
 8008090:	d107      	bne.n	80080a2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800809a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 fadf 	bl	8008660 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ac:	2b40      	cmp	r3, #64	; 0x40
 80080ae:	d10e      	bne.n	80080ce <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ba:	2b40      	cmp	r3, #64	; 0x40
 80080bc:	d107      	bne.n	80080ce <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80080c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f000 f8ff 	bl	80082cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	691b      	ldr	r3, [r3, #16]
 80080d4:	f003 0320 	and.w	r3, r3, #32
 80080d8:	2b20      	cmp	r3, #32
 80080da:	d10e      	bne.n	80080fa <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	f003 0320 	and.w	r3, r3, #32
 80080e6:	2b20      	cmp	r3, #32
 80080e8:	d107      	bne.n	80080fa <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f06f 0220 	mvn.w	r2, #32
 80080f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 faa9 	bl	800864c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080fa:	bf00      	nop
 80080fc:	3708      	adds	r7, #8
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b084      	sub	sp, #16
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
 800810a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800810c:	2300      	movs	r3, #0
 800810e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008116:	2b01      	cmp	r3, #1
 8008118:	d101      	bne.n	800811e <HAL_TIM_ConfigClockSource+0x1c>
 800811a:	2302      	movs	r3, #2
 800811c:	e0b4      	b.n	8008288 <HAL_TIM_ConfigClockSource+0x186>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2202      	movs	r2, #2
 800812a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800813c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008144:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	68ba      	ldr	r2, [r7, #8]
 800814c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008156:	d03e      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0xd4>
 8008158:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800815c:	f200 8087 	bhi.w	800826e <HAL_TIM_ConfigClockSource+0x16c>
 8008160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008164:	f000 8086 	beq.w	8008274 <HAL_TIM_ConfigClockSource+0x172>
 8008168:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800816c:	d87f      	bhi.n	800826e <HAL_TIM_ConfigClockSource+0x16c>
 800816e:	2b70      	cmp	r3, #112	; 0x70
 8008170:	d01a      	beq.n	80081a8 <HAL_TIM_ConfigClockSource+0xa6>
 8008172:	2b70      	cmp	r3, #112	; 0x70
 8008174:	d87b      	bhi.n	800826e <HAL_TIM_ConfigClockSource+0x16c>
 8008176:	2b60      	cmp	r3, #96	; 0x60
 8008178:	d050      	beq.n	800821c <HAL_TIM_ConfigClockSource+0x11a>
 800817a:	2b60      	cmp	r3, #96	; 0x60
 800817c:	d877      	bhi.n	800826e <HAL_TIM_ConfigClockSource+0x16c>
 800817e:	2b50      	cmp	r3, #80	; 0x50
 8008180:	d03c      	beq.n	80081fc <HAL_TIM_ConfigClockSource+0xfa>
 8008182:	2b50      	cmp	r3, #80	; 0x50
 8008184:	d873      	bhi.n	800826e <HAL_TIM_ConfigClockSource+0x16c>
 8008186:	2b40      	cmp	r3, #64	; 0x40
 8008188:	d058      	beq.n	800823c <HAL_TIM_ConfigClockSource+0x13a>
 800818a:	2b40      	cmp	r3, #64	; 0x40
 800818c:	d86f      	bhi.n	800826e <HAL_TIM_ConfigClockSource+0x16c>
 800818e:	2b30      	cmp	r3, #48	; 0x30
 8008190:	d064      	beq.n	800825c <HAL_TIM_ConfigClockSource+0x15a>
 8008192:	2b30      	cmp	r3, #48	; 0x30
 8008194:	d86b      	bhi.n	800826e <HAL_TIM_ConfigClockSource+0x16c>
 8008196:	2b20      	cmp	r3, #32
 8008198:	d060      	beq.n	800825c <HAL_TIM_ConfigClockSource+0x15a>
 800819a:	2b20      	cmp	r3, #32
 800819c:	d867      	bhi.n	800826e <HAL_TIM_ConfigClockSource+0x16c>
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d05c      	beq.n	800825c <HAL_TIM_ConfigClockSource+0x15a>
 80081a2:	2b10      	cmp	r3, #16
 80081a4:	d05a      	beq.n	800825c <HAL_TIM_ConfigClockSource+0x15a>
 80081a6:	e062      	b.n	800826e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6818      	ldr	r0, [r3, #0]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	6899      	ldr	r1, [r3, #8]
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	685a      	ldr	r2, [r3, #4]
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	f000 f9ac 	bl	8008514 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	689b      	ldr	r3, [r3, #8]
 80081c2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80081ca:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	68ba      	ldr	r2, [r7, #8]
 80081d2:	609a      	str	r2, [r3, #8]
      break;
 80081d4:	e04f      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6818      	ldr	r0, [r3, #0]
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	6899      	ldr	r1, [r3, #8]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	685a      	ldr	r2, [r3, #4]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	68db      	ldr	r3, [r3, #12]
 80081e6:	f000 f995 	bl	8008514 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	689a      	ldr	r2, [r3, #8]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80081f8:	609a      	str	r2, [r3, #8]
      break;
 80081fa:	e03c      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6818      	ldr	r0, [r3, #0]
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	6859      	ldr	r1, [r3, #4]
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	461a      	mov	r2, r3
 800820a:	f000 f909 	bl	8008420 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2150      	movs	r1, #80	; 0x50
 8008214:	4618      	mov	r0, r3
 8008216:	f000 f962 	bl	80084de <TIM_ITRx_SetConfig>
      break;
 800821a:	e02c      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6818      	ldr	r0, [r3, #0]
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	6859      	ldr	r1, [r3, #4]
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	461a      	mov	r2, r3
 800822a:	f000 f928 	bl	800847e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2160      	movs	r1, #96	; 0x60
 8008234:	4618      	mov	r0, r3
 8008236:	f000 f952 	bl	80084de <TIM_ITRx_SetConfig>
      break;
 800823a:	e01c      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6818      	ldr	r0, [r3, #0]
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	6859      	ldr	r1, [r3, #4]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	461a      	mov	r2, r3
 800824a:	f000 f8e9 	bl	8008420 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2140      	movs	r1, #64	; 0x40
 8008254:	4618      	mov	r0, r3
 8008256:	f000 f942 	bl	80084de <TIM_ITRx_SetConfig>
      break;
 800825a:	e00c      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4619      	mov	r1, r3
 8008266:	4610      	mov	r0, r2
 8008268:	f000 f939 	bl	80084de <TIM_ITRx_SetConfig>
      break;
 800826c:	e003      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800826e:	2301      	movs	r3, #1
 8008270:	73fb      	strb	r3, [r7, #15]
      break;
 8008272:	e000      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008274:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2201      	movs	r2, #1
 800827a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008286:	7bfb      	ldrb	r3, [r7, #15]
}
 8008288:	4618      	mov	r0, r3
 800828a:	3710      	adds	r7, #16
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008298:	bf00      	nop
 800829a:	370c      	adds	r7, #12
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80082ac:	bf00      	nop
 80082ae:	370c      	adds	r7, #12
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a40      	ldr	r2, [pc, #256]	; (80083f4 <TIM_Base_SetConfig+0x114>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d013      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082fe:	d00f      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	4a3d      	ldr	r2, [pc, #244]	; (80083f8 <TIM_Base_SetConfig+0x118>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d00b      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4a3c      	ldr	r2, [pc, #240]	; (80083fc <TIM_Base_SetConfig+0x11c>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d007      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	4a3b      	ldr	r2, [pc, #236]	; (8008400 <TIM_Base_SetConfig+0x120>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d003      	beq.n	8008320 <TIM_Base_SetConfig+0x40>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4a3a      	ldr	r2, [pc, #232]	; (8008404 <TIM_Base_SetConfig+0x124>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d108      	bne.n	8008332 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	68fa      	ldr	r2, [r7, #12]
 800832e:	4313      	orrs	r3, r2
 8008330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	4a2f      	ldr	r2, [pc, #188]	; (80083f4 <TIM_Base_SetConfig+0x114>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d02b      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008340:	d027      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4a2c      	ldr	r2, [pc, #176]	; (80083f8 <TIM_Base_SetConfig+0x118>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d023      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	4a2b      	ldr	r2, [pc, #172]	; (80083fc <TIM_Base_SetConfig+0x11c>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d01f      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	4a2a      	ldr	r2, [pc, #168]	; (8008400 <TIM_Base_SetConfig+0x120>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d01b      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4a29      	ldr	r2, [pc, #164]	; (8008404 <TIM_Base_SetConfig+0x124>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d017      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a28      	ldr	r2, [pc, #160]	; (8008408 <TIM_Base_SetConfig+0x128>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d013      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4a27      	ldr	r2, [pc, #156]	; (800840c <TIM_Base_SetConfig+0x12c>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d00f      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a26      	ldr	r2, [pc, #152]	; (8008410 <TIM_Base_SetConfig+0x130>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d00b      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4a25      	ldr	r2, [pc, #148]	; (8008414 <TIM_Base_SetConfig+0x134>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d007      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	4a24      	ldr	r2, [pc, #144]	; (8008418 <TIM_Base_SetConfig+0x138>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d003      	beq.n	8008392 <TIM_Base_SetConfig+0xb2>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	4a23      	ldr	r2, [pc, #140]	; (800841c <TIM_Base_SetConfig+0x13c>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d108      	bne.n	80083a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008398:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	695b      	ldr	r3, [r3, #20]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	68fa      	ldr	r2, [r7, #12]
 80083b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	689a      	ldr	r2, [r3, #8]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a0a      	ldr	r2, [pc, #40]	; (80083f4 <TIM_Base_SetConfig+0x114>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d003      	beq.n	80083d8 <TIM_Base_SetConfig+0xf8>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a0c      	ldr	r2, [pc, #48]	; (8008404 <TIM_Base_SetConfig+0x124>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d103      	bne.n	80083e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	691a      	ldr	r2, [r3, #16]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2201      	movs	r2, #1
 80083e4:	615a      	str	r2, [r3, #20]
}
 80083e6:	bf00      	nop
 80083e8:	3714      	adds	r7, #20
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop
 80083f4:	40010000 	.word	0x40010000
 80083f8:	40000400 	.word	0x40000400
 80083fc:	40000800 	.word	0x40000800
 8008400:	40000c00 	.word	0x40000c00
 8008404:	40010400 	.word	0x40010400
 8008408:	40014000 	.word	0x40014000
 800840c:	40014400 	.word	0x40014400
 8008410:	40014800 	.word	0x40014800
 8008414:	40001800 	.word	0x40001800
 8008418:	40001c00 	.word	0x40001c00
 800841c:	40002000 	.word	0x40002000

08008420 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008420:	b480      	push	{r7}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	6a1b      	ldr	r3, [r3, #32]
 8008430:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6a1b      	ldr	r3, [r3, #32]
 8008436:	f023 0201 	bic.w	r2, r3, #1
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	699b      	ldr	r3, [r3, #24]
 8008442:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800844a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	011b      	lsls	r3, r3, #4
 8008450:	693a      	ldr	r2, [r7, #16]
 8008452:	4313      	orrs	r3, r2
 8008454:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	f023 030a 	bic.w	r3, r3, #10
 800845c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800845e:	697a      	ldr	r2, [r7, #20]
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	4313      	orrs	r3, r2
 8008464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	693a      	ldr	r2, [r7, #16]
 800846a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	621a      	str	r2, [r3, #32]
}
 8008472:	bf00      	nop
 8008474:	371c      	adds	r7, #28
 8008476:	46bd      	mov	sp, r7
 8008478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847c:	4770      	bx	lr

0800847e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800847e:	b480      	push	{r7}
 8008480:	b087      	sub	sp, #28
 8008482:	af00      	add	r7, sp, #0
 8008484:	60f8      	str	r0, [r7, #12]
 8008486:	60b9      	str	r1, [r7, #8]
 8008488:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6a1b      	ldr	r3, [r3, #32]
 800848e:	f023 0210 	bic.w	r2, r3, #16
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	6a1b      	ldr	r3, [r3, #32]
 80084a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80084a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	031b      	lsls	r3, r3, #12
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80084ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	011b      	lsls	r3, r3, #4
 80084c0:	693a      	ldr	r2, [r7, #16]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	693a      	ldr	r2, [r7, #16]
 80084d0:	621a      	str	r2, [r3, #32]
}
 80084d2:	bf00      	nop
 80084d4:	371c      	adds	r7, #28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr

080084de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084de:	b480      	push	{r7}
 80084e0:	b085      	sub	sp, #20
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
 80084e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084f6:	683a      	ldr	r2, [r7, #0]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	f043 0307 	orr.w	r3, r3, #7
 8008500:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	68fa      	ldr	r2, [r7, #12]
 8008506:	609a      	str	r2, [r3, #8]
}
 8008508:	bf00      	nop
 800850a:	3714      	adds	r7, #20
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008514:	b480      	push	{r7}
 8008516:	b087      	sub	sp, #28
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
 8008520:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800852e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	021a      	lsls	r2, r3, #8
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	431a      	orrs	r2, r3
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	4313      	orrs	r3, r2
 800853c:	697a      	ldr	r2, [r7, #20]
 800853e:	4313      	orrs	r3, r2
 8008540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	697a      	ldr	r2, [r7, #20]
 8008546:	609a      	str	r2, [r3, #8]
}
 8008548:	bf00      	nop
 800854a:	371c      	adds	r7, #28
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008554:	b480      	push	{r7}
 8008556:	b085      	sub	sp, #20
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008564:	2b01      	cmp	r3, #1
 8008566:	d101      	bne.n	800856c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008568:	2302      	movs	r3, #2
 800856a:	e05a      	b.n	8008622 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2202      	movs	r2, #2
 8008578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008592:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	68fa      	ldr	r2, [r7, #12]
 800859a:	4313      	orrs	r3, r2
 800859c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	68fa      	ldr	r2, [r7, #12]
 80085a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a21      	ldr	r2, [pc, #132]	; (8008630 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d022      	beq.n	80085f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085b8:	d01d      	beq.n	80085f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a1d      	ldr	r2, [pc, #116]	; (8008634 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d018      	beq.n	80085f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a1b      	ldr	r2, [pc, #108]	; (8008638 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d013      	beq.n	80085f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a1a      	ldr	r2, [pc, #104]	; (800863c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d00e      	beq.n	80085f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a18      	ldr	r2, [pc, #96]	; (8008640 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d009      	beq.n	80085f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a17      	ldr	r2, [pc, #92]	; (8008644 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d004      	beq.n	80085f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a15      	ldr	r2, [pc, #84]	; (8008648 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d10c      	bne.n	8008610 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	68ba      	ldr	r2, [r7, #8]
 8008604:	4313      	orrs	r3, r2
 8008606:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	68ba      	ldr	r2, [r7, #8]
 800860e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	3714      	adds	r7, #20
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop
 8008630:	40010000 	.word	0x40010000
 8008634:	40000400 	.word	0x40000400
 8008638:	40000800 	.word	0x40000800
 800863c:	40000c00 	.word	0x40000c00
 8008640:	40010400 	.word	0x40010400
 8008644:	40014000 	.word	0x40014000
 8008648:	40001800 	.word	0x40001800

0800864c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008654:	bf00      	nop
 8008656:	370c      	adds	r7, #12
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008668:	bf00      	nop
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008674:	b084      	sub	sp, #16
 8008676:	b580      	push	{r7, lr}
 8008678:	b084      	sub	sp, #16
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
 800867e:	f107 001c 	add.w	r0, r7, #28
 8008682:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008688:	2b01      	cmp	r3, #1
 800868a:	d122      	bne.n	80086d2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008690:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	68db      	ldr	r3, [r3, #12]
 800869c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80086a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80086b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d105      	bne.n	80086c6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	68db      	ldr	r3, [r3, #12]
 80086be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f001 fbee 	bl	8009ea8 <USB_CoreReset>
 80086cc:	4603      	mov	r3, r0
 80086ce:	73fb      	strb	r3, [r7, #15]
 80086d0:	e01a      	b.n	8008708 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f001 fbe2 	bl	8009ea8 <USB_CoreReset>
 80086e4:	4603      	mov	r3, r0
 80086e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80086e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d106      	bne.n	80086fc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	639a      	str	r2, [r3, #56]	; 0x38
 80086fa:	e005      	b.n	8008708 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008700:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800870a:	2b01      	cmp	r3, #1
 800870c:	d10b      	bne.n	8008726 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	f043 0206 	orr.w	r2, r3, #6
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	f043 0220 	orr.w	r2, r3, #32
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008726:	7bfb      	ldrb	r3, [r7, #15]
}
 8008728:	4618      	mov	r0, r3
 800872a:	3710      	adds	r7, #16
 800872c:	46bd      	mov	sp, r7
 800872e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008732:	b004      	add	sp, #16
 8008734:	4770      	bx	lr
	...

08008738 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008738:	b480      	push	{r7}
 800873a:	b087      	sub	sp, #28
 800873c:	af00      	add	r7, sp, #0
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	4613      	mov	r3, r2
 8008744:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008746:	79fb      	ldrb	r3, [r7, #7]
 8008748:	2b02      	cmp	r3, #2
 800874a:	d165      	bne.n	8008818 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	4a41      	ldr	r2, [pc, #260]	; (8008854 <USB_SetTurnaroundTime+0x11c>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d906      	bls.n	8008762 <USB_SetTurnaroundTime+0x2a>
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	4a40      	ldr	r2, [pc, #256]	; (8008858 <USB_SetTurnaroundTime+0x120>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d202      	bcs.n	8008762 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800875c:	230f      	movs	r3, #15
 800875e:	617b      	str	r3, [r7, #20]
 8008760:	e062      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	4a3c      	ldr	r2, [pc, #240]	; (8008858 <USB_SetTurnaroundTime+0x120>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d306      	bcc.n	8008778 <USB_SetTurnaroundTime+0x40>
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	4a3b      	ldr	r2, [pc, #236]	; (800885c <USB_SetTurnaroundTime+0x124>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d202      	bcs.n	8008778 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008772:	230e      	movs	r3, #14
 8008774:	617b      	str	r3, [r7, #20]
 8008776:	e057      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	4a38      	ldr	r2, [pc, #224]	; (800885c <USB_SetTurnaroundTime+0x124>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d306      	bcc.n	800878e <USB_SetTurnaroundTime+0x56>
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	4a37      	ldr	r2, [pc, #220]	; (8008860 <USB_SetTurnaroundTime+0x128>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d202      	bcs.n	800878e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008788:	230d      	movs	r3, #13
 800878a:	617b      	str	r3, [r7, #20]
 800878c:	e04c      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	4a33      	ldr	r2, [pc, #204]	; (8008860 <USB_SetTurnaroundTime+0x128>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d306      	bcc.n	80087a4 <USB_SetTurnaroundTime+0x6c>
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	4a32      	ldr	r2, [pc, #200]	; (8008864 <USB_SetTurnaroundTime+0x12c>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d802      	bhi.n	80087a4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800879e:	230c      	movs	r3, #12
 80087a0:	617b      	str	r3, [r7, #20]
 80087a2:	e041      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	4a2f      	ldr	r2, [pc, #188]	; (8008864 <USB_SetTurnaroundTime+0x12c>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d906      	bls.n	80087ba <USB_SetTurnaroundTime+0x82>
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	4a2e      	ldr	r2, [pc, #184]	; (8008868 <USB_SetTurnaroundTime+0x130>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d802      	bhi.n	80087ba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80087b4:	230b      	movs	r3, #11
 80087b6:	617b      	str	r3, [r7, #20]
 80087b8:	e036      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	4a2a      	ldr	r2, [pc, #168]	; (8008868 <USB_SetTurnaroundTime+0x130>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d906      	bls.n	80087d0 <USB_SetTurnaroundTime+0x98>
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	4a29      	ldr	r2, [pc, #164]	; (800886c <USB_SetTurnaroundTime+0x134>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d802      	bhi.n	80087d0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80087ca:	230a      	movs	r3, #10
 80087cc:	617b      	str	r3, [r7, #20]
 80087ce:	e02b      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	4a26      	ldr	r2, [pc, #152]	; (800886c <USB_SetTurnaroundTime+0x134>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d906      	bls.n	80087e6 <USB_SetTurnaroundTime+0xae>
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	4a25      	ldr	r2, [pc, #148]	; (8008870 <USB_SetTurnaroundTime+0x138>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d202      	bcs.n	80087e6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80087e0:	2309      	movs	r3, #9
 80087e2:	617b      	str	r3, [r7, #20]
 80087e4:	e020      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	4a21      	ldr	r2, [pc, #132]	; (8008870 <USB_SetTurnaroundTime+0x138>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d306      	bcc.n	80087fc <USB_SetTurnaroundTime+0xc4>
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	4a20      	ldr	r2, [pc, #128]	; (8008874 <USB_SetTurnaroundTime+0x13c>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d802      	bhi.n	80087fc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80087f6:	2308      	movs	r3, #8
 80087f8:	617b      	str	r3, [r7, #20]
 80087fa:	e015      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	4a1d      	ldr	r2, [pc, #116]	; (8008874 <USB_SetTurnaroundTime+0x13c>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d906      	bls.n	8008812 <USB_SetTurnaroundTime+0xda>
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	4a1c      	ldr	r2, [pc, #112]	; (8008878 <USB_SetTurnaroundTime+0x140>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d202      	bcs.n	8008812 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800880c:	2307      	movs	r3, #7
 800880e:	617b      	str	r3, [r7, #20]
 8008810:	e00a      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008812:	2306      	movs	r3, #6
 8008814:	617b      	str	r3, [r7, #20]
 8008816:	e007      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008818:	79fb      	ldrb	r3, [r7, #7]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d102      	bne.n	8008824 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800881e:	2309      	movs	r3, #9
 8008820:	617b      	str	r3, [r7, #20]
 8008822:	e001      	b.n	8008828 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008824:	2309      	movs	r3, #9
 8008826:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	68db      	ldr	r3, [r3, #12]
 800882c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	68da      	ldr	r2, [r3, #12]
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	029b      	lsls	r3, r3, #10
 800883c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008840:	431a      	orrs	r2, r3
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	371c      	adds	r7, #28
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr
 8008854:	00d8acbf 	.word	0x00d8acbf
 8008858:	00e4e1c0 	.word	0x00e4e1c0
 800885c:	00f42400 	.word	0x00f42400
 8008860:	01067380 	.word	0x01067380
 8008864:	011a499f 	.word	0x011a499f
 8008868:	01312cff 	.word	0x01312cff
 800886c:	014ca43f 	.word	0x014ca43f
 8008870:	016e3600 	.word	0x016e3600
 8008874:	01a6ab1f 	.word	0x01a6ab1f
 8008878:	01e84800 	.word	0x01e84800

0800887c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800887c:	b480      	push	{r7}
 800887e:	b083      	sub	sp, #12
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f043 0201 	orr.w	r2, r3, #1
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	370c      	adds	r7, #12
 8008896:	46bd      	mov	sp, r7
 8008898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889c:	4770      	bx	lr

0800889e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800889e:	b480      	push	{r7}
 80088a0:	b083      	sub	sp, #12
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	f023 0201 	bic.w	r2, r3, #1
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80088b2:	2300      	movs	r3, #0
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	460b      	mov	r3, r1
 80088ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80088cc:	2300      	movs	r3, #0
 80088ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	68db      	ldr	r3, [r3, #12]
 80088d4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80088dc:	78fb      	ldrb	r3, [r7, #3]
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d115      	bne.n	800890e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	68db      	ldr	r3, [r3, #12]
 80088e6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80088ee:	2001      	movs	r0, #1
 80088f0:	f7f9 fc36 	bl	8002160 <HAL_Delay>
      ms++;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	3301      	adds	r3, #1
 80088f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f001 fa45 	bl	8009d8a <USB_GetMode>
 8008900:	4603      	mov	r3, r0
 8008902:	2b01      	cmp	r3, #1
 8008904:	d01e      	beq.n	8008944 <USB_SetCurrentMode+0x84>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2b31      	cmp	r3, #49	; 0x31
 800890a:	d9f0      	bls.n	80088ee <USB_SetCurrentMode+0x2e>
 800890c:	e01a      	b.n	8008944 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800890e:	78fb      	ldrb	r3, [r7, #3]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d115      	bne.n	8008940 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008920:	2001      	movs	r0, #1
 8008922:	f7f9 fc1d 	bl	8002160 <HAL_Delay>
      ms++;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	3301      	adds	r3, #1
 800892a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f001 fa2c 	bl	8009d8a <USB_GetMode>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d005      	beq.n	8008944 <USB_SetCurrentMode+0x84>
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2b31      	cmp	r3, #49	; 0x31
 800893c:	d9f0      	bls.n	8008920 <USB_SetCurrentMode+0x60>
 800893e:	e001      	b.n	8008944 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	e005      	b.n	8008950 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2b32      	cmp	r3, #50	; 0x32
 8008948:	d101      	bne.n	800894e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e000      	b.n	8008950 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800894e:	2300      	movs	r3, #0
}
 8008950:	4618      	mov	r0, r3
 8008952:	3710      	adds	r7, #16
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008958:	b084      	sub	sp, #16
 800895a:	b580      	push	{r7, lr}
 800895c:	b086      	sub	sp, #24
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
 8008962:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008966:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800896a:	2300      	movs	r3, #0
 800896c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008972:	2300      	movs	r3, #0
 8008974:	613b      	str	r3, [r7, #16]
 8008976:	e009      	b.n	800898c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	3340      	adds	r3, #64	; 0x40
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	4413      	add	r3, r2
 8008982:	2200      	movs	r2, #0
 8008984:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	3301      	adds	r3, #1
 800898a:	613b      	str	r3, [r7, #16]
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	2b0e      	cmp	r3, #14
 8008990:	d9f2      	bls.n	8008978 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008994:	2b00      	cmp	r3, #0
 8008996:	d11c      	bne.n	80089d2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	68fa      	ldr	r2, [r7, #12]
 80089a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80089a6:	f043 0302 	orr.w	r3, r3, #2
 80089aa:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089bc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	639a      	str	r2, [r3, #56]	; 0x38
 80089d0:	e00b      	b.n	80089ea <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80089f0:	461a      	mov	r2, r3
 80089f2:	2300      	movs	r3, #0
 80089f4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089fc:	4619      	mov	r1, r3
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a04:	461a      	mov	r2, r3
 8008a06:	680b      	ldr	r3, [r1, #0]
 8008a08:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	d10c      	bne.n	8008a2a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d104      	bne.n	8008a20 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008a16:	2100      	movs	r1, #0
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 f965 	bl	8008ce8 <USB_SetDevSpeed>
 8008a1e:	e008      	b.n	8008a32 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008a20:	2101      	movs	r1, #1
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 f960 	bl	8008ce8 <USB_SetDevSpeed>
 8008a28:	e003      	b.n	8008a32 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008a2a:	2103      	movs	r1, #3
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 f95b 	bl	8008ce8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008a32:	2110      	movs	r1, #16
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 f8f3 	bl	8008c20 <USB_FlushTxFifo>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d001      	beq.n	8008a44 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008a40:	2301      	movs	r3, #1
 8008a42:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 f91f 	bl	8008c88 <USB_FlushRxFifo>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d001      	beq.n	8008a54 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a66:	461a      	mov	r2, r3
 8008a68:	2300      	movs	r3, #0
 8008a6a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a72:	461a      	mov	r2, r3
 8008a74:	2300      	movs	r3, #0
 8008a76:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a78:	2300      	movs	r3, #0
 8008a7a:	613b      	str	r3, [r7, #16]
 8008a7c:	e043      	b.n	8008b06 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	015a      	lsls	r2, r3, #5
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	4413      	add	r3, r2
 8008a86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a94:	d118      	bne.n	8008ac8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d10a      	bne.n	8008ab2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008aae:	6013      	str	r3, [r2, #0]
 8008ab0:	e013      	b.n	8008ada <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	015a      	lsls	r2, r3, #5
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	4413      	add	r3, r2
 8008aba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008abe:	461a      	mov	r2, r3
 8008ac0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008ac4:	6013      	str	r3, [r2, #0]
 8008ac6:	e008      	b.n	8008ada <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	015a      	lsls	r2, r3, #5
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	4413      	add	r3, r2
 8008ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	015a      	lsls	r2, r3, #5
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	4413      	add	r3, r2
 8008ae2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	2300      	movs	r3, #0
 8008aea:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	015a      	lsls	r2, r3, #5
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	4413      	add	r3, r2
 8008af4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008af8:	461a      	mov	r2, r3
 8008afa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008afe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	3301      	adds	r3, #1
 8008b04:	613b      	str	r3, [r7, #16]
 8008b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d3b7      	bcc.n	8008a7e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b0e:	2300      	movs	r3, #0
 8008b10:	613b      	str	r3, [r7, #16]
 8008b12:	e043      	b.n	8008b9c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	015a      	lsls	r2, r3, #5
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b2a:	d118      	bne.n	8008b5e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d10a      	bne.n	8008b48 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	015a      	lsls	r2, r3, #5
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	4413      	add	r3, r2
 8008b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b3e:	461a      	mov	r2, r3
 8008b40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008b44:	6013      	str	r3, [r2, #0]
 8008b46:	e013      	b.n	8008b70 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	015a      	lsls	r2, r3, #5
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	4413      	add	r3, r2
 8008b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b54:	461a      	mov	r2, r3
 8008b56:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008b5a:	6013      	str	r3, [r2, #0]
 8008b5c:	e008      	b.n	8008b70 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	015a      	lsls	r2, r3, #5
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	4413      	add	r3, r2
 8008b66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	015a      	lsls	r2, r3, #5
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	4413      	add	r3, r2
 8008b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	2300      	movs	r3, #0
 8008b80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	015a      	lsls	r2, r3, #5
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	4413      	add	r3, r2
 8008b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b8e:	461a      	mov	r2, r3
 8008b90:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008b94:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	3301      	adds	r3, #1
 8008b9a:	613b      	str	r3, [r7, #16]
 8008b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d3b7      	bcc.n	8008b14 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008baa:	691b      	ldr	r3, [r3, #16]
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008bb6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008bc4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d105      	bne.n	8008bd8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	699b      	ldr	r3, [r3, #24]
 8008bd0:	f043 0210 	orr.w	r2, r3, #16
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	699a      	ldr	r2, [r3, #24]
 8008bdc:	4b0f      	ldr	r3, [pc, #60]	; (8008c1c <USB_DevInit+0x2c4>)
 8008bde:	4313      	orrs	r3, r2
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008be4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d005      	beq.n	8008bf6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	699b      	ldr	r3, [r3, #24]
 8008bee:	f043 0208 	orr.w	r2, r3, #8
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008bf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d107      	bne.n	8008c0c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	699b      	ldr	r3, [r3, #24]
 8008c00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c04:	f043 0304 	orr.w	r3, r3, #4
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3718      	adds	r7, #24
 8008c12:	46bd      	mov	sp, r7
 8008c14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c18:	b004      	add	sp, #16
 8008c1a:	4770      	bx	lr
 8008c1c:	803c3800 	.word	0x803c3800

08008c20 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b085      	sub	sp, #20
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	3301      	adds	r3, #1
 8008c32:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	4a13      	ldr	r2, [pc, #76]	; (8008c84 <USB_FlushTxFifo+0x64>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d901      	bls.n	8008c40 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008c3c:	2303      	movs	r3, #3
 8008c3e:	e01b      	b.n	8008c78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	691b      	ldr	r3, [r3, #16]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	daf2      	bge.n	8008c2e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	019b      	lsls	r3, r3, #6
 8008c50:	f043 0220 	orr.w	r2, r3, #32
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	4a08      	ldr	r2, [pc, #32]	; (8008c84 <USB_FlushTxFifo+0x64>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d901      	bls.n	8008c6a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008c66:	2303      	movs	r3, #3
 8008c68:	e006      	b.n	8008c78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	691b      	ldr	r3, [r3, #16]
 8008c6e:	f003 0320 	and.w	r3, r3, #32
 8008c72:	2b20      	cmp	r3, #32
 8008c74:	d0f0      	beq.n	8008c58 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008c76:	2300      	movs	r3, #0
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3714      	adds	r7, #20
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr
 8008c84:	00030d40 	.word	0x00030d40

08008c88 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008c90:	2300      	movs	r3, #0
 8008c92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	3301      	adds	r3, #1
 8008c98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	4a11      	ldr	r2, [pc, #68]	; (8008ce4 <USB_FlushRxFifo+0x5c>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d901      	bls.n	8008ca6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008ca2:	2303      	movs	r3, #3
 8008ca4:	e018      	b.n	8008cd8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	691b      	ldr	r3, [r3, #16]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	daf2      	bge.n	8008c94 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2210      	movs	r2, #16
 8008cb6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	3301      	adds	r3, #1
 8008cbc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	4a08      	ldr	r2, [pc, #32]	; (8008ce4 <USB_FlushRxFifo+0x5c>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d901      	bls.n	8008cca <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008cc6:	2303      	movs	r3, #3
 8008cc8:	e006      	b.n	8008cd8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	f003 0310 	and.w	r3, r3, #16
 8008cd2:	2b10      	cmp	r3, #16
 8008cd4:	d0f0      	beq.n	8008cb8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008cd6:	2300      	movs	r3, #0
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3714      	adds	r7, #20
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr
 8008ce4:	00030d40 	.word	0x00030d40

08008ce8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b085      	sub	sp, #20
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	78fb      	ldrb	r3, [r7, #3]
 8008d02:	68f9      	ldr	r1, [r7, #12]
 8008d04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008d0c:	2300      	movs	r3, #0
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3714      	adds	r7, #20
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr

08008d1a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008d1a:	b480      	push	{r7}
 8008d1c:	b087      	sub	sp, #28
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	f003 0306 	and.w	r3, r3, #6
 8008d32:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d102      	bne.n	8008d40 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	75fb      	strb	r3, [r7, #23]
 8008d3e:	e00a      	b.n	8008d56 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d002      	beq.n	8008d4c <USB_GetDevSpeed+0x32>
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2b06      	cmp	r3, #6
 8008d4a:	d102      	bne.n	8008d52 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008d4c:	2302      	movs	r3, #2
 8008d4e:	75fb      	strb	r3, [r7, #23]
 8008d50:	e001      	b.n	8008d56 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008d52:	230f      	movs	r3, #15
 8008d54:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	371c      	adds	r7, #28
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr

08008d64 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	785b      	ldrb	r3, [r3, #1]
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d13a      	bne.n	8008df6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d86:	69da      	ldr	r2, [r3, #28]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	f003 030f 	and.w	r3, r3, #15
 8008d90:	2101      	movs	r1, #1
 8008d92:	fa01 f303 	lsl.w	r3, r1, r3
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	68f9      	ldr	r1, [r7, #12]
 8008d9a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	015a      	lsls	r2, r3, #5
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	4413      	add	r3, r2
 8008daa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d155      	bne.n	8008e64 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	015a      	lsls	r2, r3, #5
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	791b      	ldrb	r3, [r3, #4]
 8008dd2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008dd4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	059b      	lsls	r3, r3, #22
 8008dda:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	0151      	lsls	r1, r2, #5
 8008de2:	68fa      	ldr	r2, [r7, #12]
 8008de4:	440a      	add	r2, r1
 8008de6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008dee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008df2:	6013      	str	r3, [r2, #0]
 8008df4:	e036      	b.n	8008e64 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dfc:	69da      	ldr	r2, [r3, #28]
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	f003 030f 	and.w	r3, r3, #15
 8008e06:	2101      	movs	r1, #1
 8008e08:	fa01 f303 	lsl.w	r3, r1, r3
 8008e0c:	041b      	lsls	r3, r3, #16
 8008e0e:	68f9      	ldr	r1, [r7, #12]
 8008e10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e14:	4313      	orrs	r3, r2
 8008e16:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d11a      	bne.n	8008e64 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	015a      	lsls	r2, r3, #5
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	4413      	add	r3, r2
 8008e36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	68db      	ldr	r3, [r3, #12]
 8008e40:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	791b      	ldrb	r3, [r3, #4]
 8008e48:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008e4a:	430b      	orrs	r3, r1
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	68ba      	ldr	r2, [r7, #8]
 8008e50:	0151      	lsls	r1, r2, #5
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	440a      	add	r2, r1
 8008e56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008e62:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
	...

08008e74 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	785b      	ldrb	r3, [r3, #1]
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d161      	bne.n	8008f54 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	015a      	lsls	r2, r3, #5
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	4413      	add	r3, r2
 8008e98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ea2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ea6:	d11f      	bne.n	8008ee8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	015a      	lsls	r2, r3, #5
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	4413      	add	r3, r2
 8008eb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	68ba      	ldr	r2, [r7, #8]
 8008eb8:	0151      	lsls	r1, r2, #5
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	440a      	add	r2, r1
 8008ebe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ec2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008ec6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	0151      	lsls	r1, r2, #5
 8008eda:	68fa      	ldr	r2, [r7, #12]
 8008edc:	440a      	add	r2, r1
 8008ede:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ee2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ee6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	781b      	ldrb	r3, [r3, #0]
 8008ef4:	f003 030f 	and.w	r3, r3, #15
 8008ef8:	2101      	movs	r1, #1
 8008efa:	fa01 f303 	lsl.w	r3, r1, r3
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	43db      	mvns	r3, r3
 8008f02:	68f9      	ldr	r1, [r7, #12]
 8008f04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f08:	4013      	ands	r3, r2
 8008f0a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f12:	69da      	ldr	r2, [r3, #28]
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	781b      	ldrb	r3, [r3, #0]
 8008f18:	f003 030f 	and.w	r3, r3, #15
 8008f1c:	2101      	movs	r1, #1
 8008f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	43db      	mvns	r3, r3
 8008f26:	68f9      	ldr	r1, [r7, #12]
 8008f28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f2c:	4013      	ands	r3, r2
 8008f2e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	015a      	lsls	r2, r3, #5
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	4413      	add	r3, r2
 8008f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	0159      	lsls	r1, r3, #5
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	440b      	add	r3, r1
 8008f46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	4b35      	ldr	r3, [pc, #212]	; (8009024 <USB_DeactivateEndpoint+0x1b0>)
 8008f4e:	4013      	ands	r3, r2
 8008f50:	600b      	str	r3, [r1, #0]
 8008f52:	e060      	b.n	8009016 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	015a      	lsls	r2, r3, #5
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	4413      	add	r3, r2
 8008f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f6a:	d11f      	bne.n	8008fac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	015a      	lsls	r2, r3, #5
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	4413      	add	r3, r2
 8008f74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	0151      	lsls	r1, r2, #5
 8008f7e:	68fa      	ldr	r2, [r7, #12]
 8008f80:	440a      	add	r2, r1
 8008f82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f86:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008f8a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	015a      	lsls	r2, r3, #5
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	4413      	add	r3, r2
 8008f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68ba      	ldr	r2, [r7, #8]
 8008f9c:	0151      	lsls	r1, r2, #5
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	440a      	add	r2, r1
 8008fa2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008fa6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008faa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	f003 030f 	and.w	r3, r3, #15
 8008fbc:	2101      	movs	r1, #1
 8008fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8008fc2:	041b      	lsls	r3, r3, #16
 8008fc4:	43db      	mvns	r3, r3
 8008fc6:	68f9      	ldr	r1, [r7, #12]
 8008fc8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008fcc:	4013      	ands	r3, r2
 8008fce:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fd6:	69da      	ldr	r2, [r3, #28]
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	781b      	ldrb	r3, [r3, #0]
 8008fdc:	f003 030f 	and.w	r3, r3, #15
 8008fe0:	2101      	movs	r1, #1
 8008fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8008fe6:	041b      	lsls	r3, r3, #16
 8008fe8:	43db      	mvns	r3, r3
 8008fea:	68f9      	ldr	r1, [r7, #12]
 8008fec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	015a      	lsls	r2, r3, #5
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	0159      	lsls	r1, r3, #5
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	440b      	add	r3, r1
 800900a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800900e:	4619      	mov	r1, r3
 8009010:	4b05      	ldr	r3, [pc, #20]	; (8009028 <USB_DeactivateEndpoint+0x1b4>)
 8009012:	4013      	ands	r3, r2
 8009014:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	4618      	mov	r0, r3
 800901a:	3714      	adds	r7, #20
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr
 8009024:	ec337800 	.word	0xec337800
 8009028:	eff37800 	.word	0xeff37800

0800902c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b08a      	sub	sp, #40	; 0x28
 8009030:	af02      	add	r7, sp, #8
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	4613      	mov	r3, r2
 8009038:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	785b      	ldrb	r3, [r3, #1]
 8009048:	2b01      	cmp	r3, #1
 800904a:	f040 815c 	bne.w	8009306 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d132      	bne.n	80090bc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	015a      	lsls	r2, r3, #5
 800905a:	69fb      	ldr	r3, [r7, #28]
 800905c:	4413      	add	r3, r2
 800905e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	69ba      	ldr	r2, [r7, #24]
 8009066:	0151      	lsls	r1, r2, #5
 8009068:	69fa      	ldr	r2, [r7, #28]
 800906a:	440a      	add	r2, r1
 800906c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009070:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009074:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009078:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	015a      	lsls	r2, r3, #5
 800907e:	69fb      	ldr	r3, [r7, #28]
 8009080:	4413      	add	r3, r2
 8009082:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	69ba      	ldr	r2, [r7, #24]
 800908a:	0151      	lsls	r1, r2, #5
 800908c:	69fa      	ldr	r2, [r7, #28]
 800908e:	440a      	add	r2, r1
 8009090:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009094:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009098:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800909a:	69bb      	ldr	r3, [r7, #24]
 800909c:	015a      	lsls	r2, r3, #5
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	4413      	add	r3, r2
 80090a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090a6:	691b      	ldr	r3, [r3, #16]
 80090a8:	69ba      	ldr	r2, [r7, #24]
 80090aa:	0151      	lsls	r1, r2, #5
 80090ac:	69fa      	ldr	r2, [r7, #28]
 80090ae:	440a      	add	r2, r1
 80090b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090b4:	0cdb      	lsrs	r3, r3, #19
 80090b6:	04db      	lsls	r3, r3, #19
 80090b8:	6113      	str	r3, [r2, #16]
 80090ba:	e074      	b.n	80091a6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	69fb      	ldr	r3, [r7, #28]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090c8:	691b      	ldr	r3, [r3, #16]
 80090ca:	69ba      	ldr	r2, [r7, #24]
 80090cc:	0151      	lsls	r1, r2, #5
 80090ce:	69fa      	ldr	r2, [r7, #28]
 80090d0:	440a      	add	r2, r1
 80090d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090d6:	0cdb      	lsrs	r3, r3, #19
 80090d8:	04db      	lsls	r3, r3, #19
 80090da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80090dc:	69bb      	ldr	r3, [r7, #24]
 80090de:	015a      	lsls	r2, r3, #5
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	4413      	add	r3, r2
 80090e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	69ba      	ldr	r2, [r7, #24]
 80090ec:	0151      	lsls	r1, r2, #5
 80090ee:	69fa      	ldr	r2, [r7, #28]
 80090f0:	440a      	add	r2, r1
 80090f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090f6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80090fa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80090fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009100:	69bb      	ldr	r3, [r7, #24]
 8009102:	015a      	lsls	r2, r3, #5
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	4413      	add	r3, r2
 8009108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800910c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	6999      	ldr	r1, [r3, #24]
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	68db      	ldr	r3, [r3, #12]
 8009116:	440b      	add	r3, r1
 8009118:	1e59      	subs	r1, r3, #1
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	68db      	ldr	r3, [r3, #12]
 800911e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009122:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009124:	4b9d      	ldr	r3, [pc, #628]	; (800939c <USB_EPStartXfer+0x370>)
 8009126:	400b      	ands	r3, r1
 8009128:	69b9      	ldr	r1, [r7, #24]
 800912a:	0148      	lsls	r0, r1, #5
 800912c:	69f9      	ldr	r1, [r7, #28]
 800912e:	4401      	add	r1, r0
 8009130:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009134:	4313      	orrs	r3, r2
 8009136:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009138:	69bb      	ldr	r3, [r7, #24]
 800913a:	015a      	lsls	r2, r3, #5
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	4413      	add	r3, r2
 8009140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009144:	691a      	ldr	r2, [r3, #16]
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	699b      	ldr	r3, [r3, #24]
 800914a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800914e:	69b9      	ldr	r1, [r7, #24]
 8009150:	0148      	lsls	r0, r1, #5
 8009152:	69f9      	ldr	r1, [r7, #28]
 8009154:	4401      	add	r1, r0
 8009156:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800915a:	4313      	orrs	r3, r2
 800915c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	791b      	ldrb	r3, [r3, #4]
 8009162:	2b01      	cmp	r3, #1
 8009164:	d11f      	bne.n	80091a6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009166:	69bb      	ldr	r3, [r7, #24]
 8009168:	015a      	lsls	r2, r3, #5
 800916a:	69fb      	ldr	r3, [r7, #28]
 800916c:	4413      	add	r3, r2
 800916e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	69ba      	ldr	r2, [r7, #24]
 8009176:	0151      	lsls	r1, r2, #5
 8009178:	69fa      	ldr	r2, [r7, #28]
 800917a:	440a      	add	r2, r1
 800917c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009180:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009184:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009186:	69bb      	ldr	r3, [r7, #24]
 8009188:	015a      	lsls	r2, r3, #5
 800918a:	69fb      	ldr	r3, [r7, #28]
 800918c:	4413      	add	r3, r2
 800918e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009192:	691b      	ldr	r3, [r3, #16]
 8009194:	69ba      	ldr	r2, [r7, #24]
 8009196:	0151      	lsls	r1, r2, #5
 8009198:	69fa      	ldr	r2, [r7, #28]
 800919a:	440a      	add	r2, r1
 800919c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80091a4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80091a6:	79fb      	ldrb	r3, [r7, #7]
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d14b      	bne.n	8009244 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	695b      	ldr	r3, [r3, #20]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d009      	beq.n	80091c8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80091b4:	69bb      	ldr	r3, [r7, #24]
 80091b6:	015a      	lsls	r2, r3, #5
 80091b8:	69fb      	ldr	r3, [r7, #28]
 80091ba:	4413      	add	r3, r2
 80091bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091c0:	461a      	mov	r2, r3
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	695b      	ldr	r3, [r3, #20]
 80091c6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	791b      	ldrb	r3, [r3, #4]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d128      	bne.n	8009222 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091d6:	689b      	ldr	r3, [r3, #8]
 80091d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d110      	bne.n	8009202 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	015a      	lsls	r2, r3, #5
 80091e4:	69fb      	ldr	r3, [r7, #28]
 80091e6:	4413      	add	r3, r2
 80091e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	69ba      	ldr	r2, [r7, #24]
 80091f0:	0151      	lsls	r1, r2, #5
 80091f2:	69fa      	ldr	r2, [r7, #28]
 80091f4:	440a      	add	r2, r1
 80091f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80091fe:	6013      	str	r3, [r2, #0]
 8009200:	e00f      	b.n	8009222 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009202:	69bb      	ldr	r3, [r7, #24]
 8009204:	015a      	lsls	r2, r3, #5
 8009206:	69fb      	ldr	r3, [r7, #28]
 8009208:	4413      	add	r3, r2
 800920a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	69ba      	ldr	r2, [r7, #24]
 8009212:	0151      	lsls	r1, r2, #5
 8009214:	69fa      	ldr	r2, [r7, #28]
 8009216:	440a      	add	r2, r1
 8009218:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800921c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009220:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	015a      	lsls	r2, r3, #5
 8009226:	69fb      	ldr	r3, [r7, #28]
 8009228:	4413      	add	r3, r2
 800922a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	69ba      	ldr	r2, [r7, #24]
 8009232:	0151      	lsls	r1, r2, #5
 8009234:	69fa      	ldr	r2, [r7, #28]
 8009236:	440a      	add	r2, r1
 8009238:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800923c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009240:	6013      	str	r3, [r2, #0]
 8009242:	e133      	b.n	80094ac <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	015a      	lsls	r2, r3, #5
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	4413      	add	r3, r2
 800924c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	69ba      	ldr	r2, [r7, #24]
 8009254:	0151      	lsls	r1, r2, #5
 8009256:	69fa      	ldr	r2, [r7, #28]
 8009258:	440a      	add	r2, r1
 800925a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800925e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009262:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	791b      	ldrb	r3, [r3, #4]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d015      	beq.n	8009298 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	699b      	ldr	r3, [r3, #24]
 8009270:	2b00      	cmp	r3, #0
 8009272:	f000 811b 	beq.w	80094ac <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009276:	69fb      	ldr	r3, [r7, #28]
 8009278:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800927c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	781b      	ldrb	r3, [r3, #0]
 8009282:	f003 030f 	and.w	r3, r3, #15
 8009286:	2101      	movs	r1, #1
 8009288:	fa01 f303 	lsl.w	r3, r1, r3
 800928c:	69f9      	ldr	r1, [r7, #28]
 800928e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009292:	4313      	orrs	r3, r2
 8009294:	634b      	str	r3, [r1, #52]	; 0x34
 8009296:	e109      	b.n	80094ac <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009298:	69fb      	ldr	r3, [r7, #28]
 800929a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800929e:	689b      	ldr	r3, [r3, #8]
 80092a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d110      	bne.n	80092ca <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80092a8:	69bb      	ldr	r3, [r7, #24]
 80092aa:	015a      	lsls	r2, r3, #5
 80092ac:	69fb      	ldr	r3, [r7, #28]
 80092ae:	4413      	add	r3, r2
 80092b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	69ba      	ldr	r2, [r7, #24]
 80092b8:	0151      	lsls	r1, r2, #5
 80092ba:	69fa      	ldr	r2, [r7, #28]
 80092bc:	440a      	add	r2, r1
 80092be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80092c6:	6013      	str	r3, [r2, #0]
 80092c8:	e00f      	b.n	80092ea <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	015a      	lsls	r2, r3, #5
 80092ce:	69fb      	ldr	r3, [r7, #28]
 80092d0:	4413      	add	r3, r2
 80092d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	69ba      	ldr	r2, [r7, #24]
 80092da:	0151      	lsls	r1, r2, #5
 80092dc:	69fa      	ldr	r2, [r7, #28]
 80092de:	440a      	add	r2, r1
 80092e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092e8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	6919      	ldr	r1, [r3, #16]
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	781a      	ldrb	r2, [r3, #0]
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	699b      	ldr	r3, [r3, #24]
 80092f6:	b298      	uxth	r0, r3
 80092f8:	79fb      	ldrb	r3, [r7, #7]
 80092fa:	9300      	str	r3, [sp, #0]
 80092fc:	4603      	mov	r3, r0
 80092fe:	68f8      	ldr	r0, [r7, #12]
 8009300:	f000 fade 	bl	80098c0 <USB_WritePacket>
 8009304:	e0d2      	b.n	80094ac <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	015a      	lsls	r2, r3, #5
 800930a:	69fb      	ldr	r3, [r7, #28]
 800930c:	4413      	add	r3, r2
 800930e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009312:	691b      	ldr	r3, [r3, #16]
 8009314:	69ba      	ldr	r2, [r7, #24]
 8009316:	0151      	lsls	r1, r2, #5
 8009318:	69fa      	ldr	r2, [r7, #28]
 800931a:	440a      	add	r2, r1
 800931c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009320:	0cdb      	lsrs	r3, r3, #19
 8009322:	04db      	lsls	r3, r3, #19
 8009324:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	015a      	lsls	r2, r3, #5
 800932a:	69fb      	ldr	r3, [r7, #28]
 800932c:	4413      	add	r3, r2
 800932e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009332:	691b      	ldr	r3, [r3, #16]
 8009334:	69ba      	ldr	r2, [r7, #24]
 8009336:	0151      	lsls	r1, r2, #5
 8009338:	69fa      	ldr	r2, [r7, #28]
 800933a:	440a      	add	r2, r1
 800933c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009340:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009344:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009348:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d126      	bne.n	80093a0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	015a      	lsls	r2, r3, #5
 8009356:	69fb      	ldr	r3, [r7, #28]
 8009358:	4413      	add	r3, r2
 800935a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800935e:	691a      	ldr	r2, [r3, #16]
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009368:	69b9      	ldr	r1, [r7, #24]
 800936a:	0148      	lsls	r0, r1, #5
 800936c:	69f9      	ldr	r1, [r7, #28]
 800936e:	4401      	add	r1, r0
 8009370:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009374:	4313      	orrs	r3, r2
 8009376:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	015a      	lsls	r2, r3, #5
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	4413      	add	r3, r2
 8009380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009384:	691b      	ldr	r3, [r3, #16]
 8009386:	69ba      	ldr	r2, [r7, #24]
 8009388:	0151      	lsls	r1, r2, #5
 800938a:	69fa      	ldr	r2, [r7, #28]
 800938c:	440a      	add	r2, r1
 800938e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009392:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009396:	6113      	str	r3, [r2, #16]
 8009398:	e03a      	b.n	8009410 <USB_EPStartXfer+0x3e4>
 800939a:	bf00      	nop
 800939c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	699a      	ldr	r2, [r3, #24]
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	4413      	add	r3, r2
 80093aa:	1e5a      	subs	r2, r3, #1
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	68db      	ldr	r3, [r3, #12]
 80093b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80093b4:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	8afa      	ldrh	r2, [r7, #22]
 80093bc:	fb03 f202 	mul.w	r2, r3, r2
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80093c4:	69bb      	ldr	r3, [r7, #24]
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d0:	691a      	ldr	r2, [r3, #16]
 80093d2:	8afb      	ldrh	r3, [r7, #22]
 80093d4:	04d9      	lsls	r1, r3, #19
 80093d6:	4b38      	ldr	r3, [pc, #224]	; (80094b8 <USB_EPStartXfer+0x48c>)
 80093d8:	400b      	ands	r3, r1
 80093da:	69b9      	ldr	r1, [r7, #24]
 80093dc:	0148      	lsls	r0, r1, #5
 80093de:	69f9      	ldr	r1, [r7, #28]
 80093e0:	4401      	add	r1, r0
 80093e2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80093e6:	4313      	orrs	r3, r2
 80093e8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	015a      	lsls	r2, r3, #5
 80093ee:	69fb      	ldr	r3, [r7, #28]
 80093f0:	4413      	add	r3, r2
 80093f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093f6:	691a      	ldr	r2, [r3, #16]
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	69db      	ldr	r3, [r3, #28]
 80093fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009400:	69b9      	ldr	r1, [r7, #24]
 8009402:	0148      	lsls	r0, r1, #5
 8009404:	69f9      	ldr	r1, [r7, #28]
 8009406:	4401      	add	r1, r0
 8009408:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800940c:	4313      	orrs	r3, r2
 800940e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009410:	79fb      	ldrb	r3, [r7, #7]
 8009412:	2b01      	cmp	r3, #1
 8009414:	d10d      	bne.n	8009432 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	691b      	ldr	r3, [r3, #16]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d009      	beq.n	8009432 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	6919      	ldr	r1, [r3, #16]
 8009422:	69bb      	ldr	r3, [r7, #24]
 8009424:	015a      	lsls	r2, r3, #5
 8009426:	69fb      	ldr	r3, [r7, #28]
 8009428:	4413      	add	r3, r2
 800942a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800942e:	460a      	mov	r2, r1
 8009430:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	791b      	ldrb	r3, [r3, #4]
 8009436:	2b01      	cmp	r3, #1
 8009438:	d128      	bne.n	800948c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800943a:	69fb      	ldr	r3, [r7, #28]
 800943c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009446:	2b00      	cmp	r3, #0
 8009448:	d110      	bne.n	800946c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800944a:	69bb      	ldr	r3, [r7, #24]
 800944c:	015a      	lsls	r2, r3, #5
 800944e:	69fb      	ldr	r3, [r7, #28]
 8009450:	4413      	add	r3, r2
 8009452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	69ba      	ldr	r2, [r7, #24]
 800945a:	0151      	lsls	r1, r2, #5
 800945c:	69fa      	ldr	r2, [r7, #28]
 800945e:	440a      	add	r2, r1
 8009460:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009464:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009468:	6013      	str	r3, [r2, #0]
 800946a:	e00f      	b.n	800948c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800946c:	69bb      	ldr	r3, [r7, #24]
 800946e:	015a      	lsls	r2, r3, #5
 8009470:	69fb      	ldr	r3, [r7, #28]
 8009472:	4413      	add	r3, r2
 8009474:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	69ba      	ldr	r2, [r7, #24]
 800947c:	0151      	lsls	r1, r2, #5
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	440a      	add	r2, r1
 8009482:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800948a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	69fb      	ldr	r3, [r7, #28]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	69ba      	ldr	r2, [r7, #24]
 800949c:	0151      	lsls	r1, r2, #5
 800949e:	69fa      	ldr	r2, [r7, #28]
 80094a0:	440a      	add	r2, r1
 80094a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094a6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80094aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80094ac:	2300      	movs	r3, #0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3720      	adds	r7, #32
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}
 80094b6:	bf00      	nop
 80094b8:	1ff80000 	.word	0x1ff80000

080094bc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80094bc:	b480      	push	{r7}
 80094be:	b087      	sub	sp, #28
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	60f8      	str	r0, [r7, #12]
 80094c4:	60b9      	str	r1, [r7, #8]
 80094c6:	4613      	mov	r3, r2
 80094c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	785b      	ldrb	r3, [r3, #1]
 80094d8:	2b01      	cmp	r3, #1
 80094da:	f040 80ce 	bne.w	800967a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	699b      	ldr	r3, [r3, #24]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d132      	bne.n	800954c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	015a      	lsls	r2, r3, #5
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	4413      	add	r3, r2
 80094ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	693a      	ldr	r2, [r7, #16]
 80094f6:	0151      	lsls	r1, r2, #5
 80094f8:	697a      	ldr	r2, [r7, #20]
 80094fa:	440a      	add	r2, r1
 80094fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009500:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009504:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009508:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	015a      	lsls	r2, r3, #5
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	4413      	add	r3, r2
 8009512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009516:	691b      	ldr	r3, [r3, #16]
 8009518:	693a      	ldr	r2, [r7, #16]
 800951a:	0151      	lsls	r1, r2, #5
 800951c:	697a      	ldr	r2, [r7, #20]
 800951e:	440a      	add	r2, r1
 8009520:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009524:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009528:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	015a      	lsls	r2, r3, #5
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	4413      	add	r3, r2
 8009532:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009536:	691b      	ldr	r3, [r3, #16]
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	0151      	lsls	r1, r2, #5
 800953c:	697a      	ldr	r2, [r7, #20]
 800953e:	440a      	add	r2, r1
 8009540:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009544:	0cdb      	lsrs	r3, r3, #19
 8009546:	04db      	lsls	r3, r3, #19
 8009548:	6113      	str	r3, [r2, #16]
 800954a:	e04e      	b.n	80095ea <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	015a      	lsls	r2, r3, #5
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	4413      	add	r3, r2
 8009554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009558:	691b      	ldr	r3, [r3, #16]
 800955a:	693a      	ldr	r2, [r7, #16]
 800955c:	0151      	lsls	r1, r2, #5
 800955e:	697a      	ldr	r2, [r7, #20]
 8009560:	440a      	add	r2, r1
 8009562:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009566:	0cdb      	lsrs	r3, r3, #19
 8009568:	04db      	lsls	r3, r3, #19
 800956a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	015a      	lsls	r2, r3, #5
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	4413      	add	r3, r2
 8009574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009578:	691b      	ldr	r3, [r3, #16]
 800957a:	693a      	ldr	r2, [r7, #16]
 800957c:	0151      	lsls	r1, r2, #5
 800957e:	697a      	ldr	r2, [r7, #20]
 8009580:	440a      	add	r2, r1
 8009582:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009586:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800958a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800958e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	699a      	ldr	r2, [r3, #24]
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	429a      	cmp	r2, r3
 800959a:	d903      	bls.n	80095a4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	68da      	ldr	r2, [r3, #12]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	015a      	lsls	r2, r3, #5
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	4413      	add	r3, r2
 80095ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095b0:	691b      	ldr	r3, [r3, #16]
 80095b2:	693a      	ldr	r2, [r7, #16]
 80095b4:	0151      	lsls	r1, r2, #5
 80095b6:	697a      	ldr	r2, [r7, #20]
 80095b8:	440a      	add	r2, r1
 80095ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80095c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	015a      	lsls	r2, r3, #5
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	4413      	add	r3, r2
 80095cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095d0:	691a      	ldr	r2, [r3, #16]
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	699b      	ldr	r3, [r3, #24]
 80095d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095da:	6939      	ldr	r1, [r7, #16]
 80095dc:	0148      	lsls	r0, r1, #5
 80095de:	6979      	ldr	r1, [r7, #20]
 80095e0:	4401      	add	r1, r0
 80095e2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80095e6:	4313      	orrs	r3, r2
 80095e8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80095ea:	79fb      	ldrb	r3, [r7, #7]
 80095ec:	2b01      	cmp	r3, #1
 80095ee:	d11e      	bne.n	800962e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	695b      	ldr	r3, [r3, #20]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d009      	beq.n	800960c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	015a      	lsls	r2, r3, #5
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	4413      	add	r3, r2
 8009600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009604:	461a      	mov	r2, r3
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	695b      	ldr	r3, [r3, #20]
 800960a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	015a      	lsls	r2, r3, #5
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	4413      	add	r3, r2
 8009614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	0151      	lsls	r1, r2, #5
 800961e:	697a      	ldr	r2, [r7, #20]
 8009620:	440a      	add	r2, r1
 8009622:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009626:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800962a:	6013      	str	r3, [r2, #0]
 800962c:	e097      	b.n	800975e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	015a      	lsls	r2, r3, #5
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	4413      	add	r3, r2
 8009636:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	0151      	lsls	r1, r2, #5
 8009640:	697a      	ldr	r2, [r7, #20]
 8009642:	440a      	add	r2, r1
 8009644:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009648:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800964c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	2b00      	cmp	r3, #0
 8009654:	f000 8083 	beq.w	800975e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800965e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	781b      	ldrb	r3, [r3, #0]
 8009664:	f003 030f 	and.w	r3, r3, #15
 8009668:	2101      	movs	r1, #1
 800966a:	fa01 f303 	lsl.w	r3, r1, r3
 800966e:	6979      	ldr	r1, [r7, #20]
 8009670:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009674:	4313      	orrs	r3, r2
 8009676:	634b      	str	r3, [r1, #52]	; 0x34
 8009678:	e071      	b.n	800975e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	015a      	lsls	r2, r3, #5
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	4413      	add	r3, r2
 8009682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009686:	691b      	ldr	r3, [r3, #16]
 8009688:	693a      	ldr	r2, [r7, #16]
 800968a:	0151      	lsls	r1, r2, #5
 800968c:	697a      	ldr	r2, [r7, #20]
 800968e:	440a      	add	r2, r1
 8009690:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009694:	0cdb      	lsrs	r3, r3, #19
 8009696:	04db      	lsls	r3, r3, #19
 8009698:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	015a      	lsls	r2, r3, #5
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	4413      	add	r3, r2
 80096a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096a6:	691b      	ldr	r3, [r3, #16]
 80096a8:	693a      	ldr	r2, [r7, #16]
 80096aa:	0151      	lsls	r1, r2, #5
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	440a      	add	r2, r1
 80096b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096b4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80096b8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80096bc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	699b      	ldr	r3, [r3, #24]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d003      	beq.n	80096ce <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	68da      	ldr	r2, [r3, #12]
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	68da      	ldr	r2, [r3, #12]
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	015a      	lsls	r2, r3, #5
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	4413      	add	r3, r2
 80096de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096e2:	691b      	ldr	r3, [r3, #16]
 80096e4:	693a      	ldr	r2, [r7, #16]
 80096e6:	0151      	lsls	r1, r2, #5
 80096e8:	697a      	ldr	r2, [r7, #20]
 80096ea:	440a      	add	r2, r1
 80096ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80096f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80096f6:	693b      	ldr	r3, [r7, #16]
 80096f8:	015a      	lsls	r2, r3, #5
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	4413      	add	r3, r2
 80096fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009702:	691a      	ldr	r2, [r3, #16]
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	69db      	ldr	r3, [r3, #28]
 8009708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800970c:	6939      	ldr	r1, [r7, #16]
 800970e:	0148      	lsls	r0, r1, #5
 8009710:	6979      	ldr	r1, [r7, #20]
 8009712:	4401      	add	r1, r0
 8009714:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009718:	4313      	orrs	r3, r2
 800971a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800971c:	79fb      	ldrb	r3, [r7, #7]
 800971e:	2b01      	cmp	r3, #1
 8009720:	d10d      	bne.n	800973e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	691b      	ldr	r3, [r3, #16]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d009      	beq.n	800973e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	6919      	ldr	r1, [r3, #16]
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	015a      	lsls	r2, r3, #5
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	4413      	add	r3, r2
 8009736:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800973a:	460a      	mov	r2, r1
 800973c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	015a      	lsls	r2, r3, #5
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	4413      	add	r3, r2
 8009746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	693a      	ldr	r2, [r7, #16]
 800974e:	0151      	lsls	r1, r2, #5
 8009750:	697a      	ldr	r2, [r7, #20]
 8009752:	440a      	add	r2, r1
 8009754:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009758:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800975c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800975e:	2300      	movs	r3, #0
}
 8009760:	4618      	mov	r0, r3
 8009762:	371c      	adds	r7, #28
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800976c:	b480      	push	{r7}
 800976e:	b087      	sub	sp, #28
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009776:	2300      	movs	r3, #0
 8009778:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800977a:	2300      	movs	r3, #0
 800977c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	785b      	ldrb	r3, [r3, #1]
 8009786:	2b01      	cmp	r3, #1
 8009788:	d14a      	bne.n	8009820 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	781b      	ldrb	r3, [r3, #0]
 800978e:	015a      	lsls	r2, r3, #5
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	4413      	add	r3, r2
 8009794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800979e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80097a2:	f040 8086 	bne.w	80098b2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	7812      	ldrb	r2, [r2, #0]
 80097ba:	0151      	lsls	r1, r2, #5
 80097bc:	693a      	ldr	r2, [r7, #16]
 80097be:	440a      	add	r2, r1
 80097c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097c4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80097c8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	015a      	lsls	r2, r3, #5
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	4413      	add	r3, r2
 80097d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	683a      	ldr	r2, [r7, #0]
 80097dc:	7812      	ldrb	r2, [r2, #0]
 80097de:	0151      	lsls	r1, r2, #5
 80097e0:	693a      	ldr	r2, [r7, #16]
 80097e2:	440a      	add	r2, r1
 80097e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80097ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	3301      	adds	r3, #1
 80097f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d902      	bls.n	8009804 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	75fb      	strb	r3, [r7, #23]
          break;
 8009802:	e056      	b.n	80098b2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	015a      	lsls	r2, r3, #5
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	4413      	add	r3, r2
 800980e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009818:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800981c:	d0e7      	beq.n	80097ee <USB_EPStopXfer+0x82>
 800981e:	e048      	b.n	80098b2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	015a      	lsls	r2, r3, #5
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	4413      	add	r3, r2
 800982a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009834:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009838:	d13b      	bne.n	80098b2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	015a      	lsls	r2, r3, #5
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	4413      	add	r3, r2
 8009844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	683a      	ldr	r2, [r7, #0]
 800984c:	7812      	ldrb	r2, [r2, #0]
 800984e:	0151      	lsls	r1, r2, #5
 8009850:	693a      	ldr	r2, [r7, #16]
 8009852:	440a      	add	r2, r1
 8009854:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009858:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800985c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	781b      	ldrb	r3, [r3, #0]
 8009862:	015a      	lsls	r2, r3, #5
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	4413      	add	r3, r2
 8009868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	683a      	ldr	r2, [r7, #0]
 8009870:	7812      	ldrb	r2, [r2, #0]
 8009872:	0151      	lsls	r1, r2, #5
 8009874:	693a      	ldr	r2, [r7, #16]
 8009876:	440a      	add	r2, r1
 8009878:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800987c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009880:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	3301      	adds	r3, #1
 8009886:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f242 7210 	movw	r2, #10000	; 0x2710
 800988e:	4293      	cmp	r3, r2
 8009890:	d902      	bls.n	8009898 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009892:	2301      	movs	r3, #1
 8009894:	75fb      	strb	r3, [r7, #23]
          break;
 8009896:	e00c      	b.n	80098b2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	015a      	lsls	r2, r3, #5
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	4413      	add	r3, r2
 80098a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80098b0:	d0e7      	beq.n	8009882 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80098b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	371c      	adds	r7, #28
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b089      	sub	sp, #36	; 0x24
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	60f8      	str	r0, [r7, #12]
 80098c8:	60b9      	str	r1, [r7, #8]
 80098ca:	4611      	mov	r1, r2
 80098cc:	461a      	mov	r2, r3
 80098ce:	460b      	mov	r3, r1
 80098d0:	71fb      	strb	r3, [r7, #7]
 80098d2:	4613      	mov	r3, r2
 80098d4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80098de:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d123      	bne.n	800992e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80098e6:	88bb      	ldrh	r3, [r7, #4]
 80098e8:	3303      	adds	r3, #3
 80098ea:	089b      	lsrs	r3, r3, #2
 80098ec:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80098ee:	2300      	movs	r3, #0
 80098f0:	61bb      	str	r3, [r7, #24]
 80098f2:	e018      	b.n	8009926 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80098f4:	79fb      	ldrb	r3, [r7, #7]
 80098f6:	031a      	lsls	r2, r3, #12
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	4413      	add	r3, r2
 80098fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009900:	461a      	mov	r2, r3
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009908:	69fb      	ldr	r3, [r7, #28]
 800990a:	3301      	adds	r3, #1
 800990c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800990e:	69fb      	ldr	r3, [r7, #28]
 8009910:	3301      	adds	r3, #1
 8009912:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009914:	69fb      	ldr	r3, [r7, #28]
 8009916:	3301      	adds	r3, #1
 8009918:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800991a:	69fb      	ldr	r3, [r7, #28]
 800991c:	3301      	adds	r3, #1
 800991e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	3301      	adds	r3, #1
 8009924:	61bb      	str	r3, [r7, #24]
 8009926:	69ba      	ldr	r2, [r7, #24]
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	429a      	cmp	r2, r3
 800992c:	d3e2      	bcc.n	80098f4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800992e:	2300      	movs	r3, #0
}
 8009930:	4618      	mov	r0, r3
 8009932:	3724      	adds	r7, #36	; 0x24
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr

0800993c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800993c:	b480      	push	{r7}
 800993e:	b08b      	sub	sp, #44	; 0x2c
 8009940:	af00      	add	r7, sp, #0
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	4613      	mov	r3, r2
 8009948:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009952:	88fb      	ldrh	r3, [r7, #6]
 8009954:	089b      	lsrs	r3, r3, #2
 8009956:	b29b      	uxth	r3, r3
 8009958:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800995a:	88fb      	ldrh	r3, [r7, #6]
 800995c:	f003 0303 	and.w	r3, r3, #3
 8009960:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009962:	2300      	movs	r3, #0
 8009964:	623b      	str	r3, [r7, #32]
 8009966:	e014      	b.n	8009992 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009968:	69bb      	ldr	r3, [r7, #24]
 800996a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009972:	601a      	str	r2, [r3, #0]
    pDest++;
 8009974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009976:	3301      	adds	r3, #1
 8009978:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800997a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997c:	3301      	adds	r3, #1
 800997e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009982:	3301      	adds	r3, #1
 8009984:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009988:	3301      	adds	r3, #1
 800998a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800998c:	6a3b      	ldr	r3, [r7, #32]
 800998e:	3301      	adds	r3, #1
 8009990:	623b      	str	r3, [r7, #32]
 8009992:	6a3a      	ldr	r2, [r7, #32]
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	429a      	cmp	r2, r3
 8009998:	d3e6      	bcc.n	8009968 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800999a:	8bfb      	ldrh	r3, [r7, #30]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d01e      	beq.n	80099de <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80099a0:	2300      	movs	r3, #0
 80099a2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80099a4:	69bb      	ldr	r3, [r7, #24]
 80099a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099aa:	461a      	mov	r2, r3
 80099ac:	f107 0310 	add.w	r3, r7, #16
 80099b0:	6812      	ldr	r2, [r2, #0]
 80099b2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80099b4:	693a      	ldr	r2, [r7, #16]
 80099b6:	6a3b      	ldr	r3, [r7, #32]
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	00db      	lsls	r3, r3, #3
 80099bc:	fa22 f303 	lsr.w	r3, r2, r3
 80099c0:	b2da      	uxtb	r2, r3
 80099c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c4:	701a      	strb	r2, [r3, #0]
      i++;
 80099c6:	6a3b      	ldr	r3, [r7, #32]
 80099c8:	3301      	adds	r3, #1
 80099ca:	623b      	str	r3, [r7, #32]
      pDest++;
 80099cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ce:	3301      	adds	r3, #1
 80099d0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80099d2:	8bfb      	ldrh	r3, [r7, #30]
 80099d4:	3b01      	subs	r3, #1
 80099d6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80099d8:	8bfb      	ldrh	r3, [r7, #30]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d1ea      	bne.n	80099b4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80099de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	372c      	adds	r7, #44	; 0x2c
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b085      	sub	sp, #20
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	781b      	ldrb	r3, [r3, #0]
 80099fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	785b      	ldrb	r3, [r3, #1]
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	d12c      	bne.n	8009a62 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	015a      	lsls	r2, r3, #5
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	4413      	add	r3, r2
 8009a10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	db12      	blt.n	8009a40 <USB_EPSetStall+0x54>
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d00f      	beq.n	8009a40 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	015a      	lsls	r2, r3, #5
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	4413      	add	r3, r2
 8009a28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	0151      	lsls	r1, r2, #5
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	440a      	add	r2, r1
 8009a36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a3a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009a3e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	015a      	lsls	r2, r3, #5
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	4413      	add	r3, r2
 8009a48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	68ba      	ldr	r2, [r7, #8]
 8009a50:	0151      	lsls	r1, r2, #5
 8009a52:	68fa      	ldr	r2, [r7, #12]
 8009a54:	440a      	add	r2, r1
 8009a56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009a5e:	6013      	str	r3, [r2, #0]
 8009a60:	e02b      	b.n	8009aba <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	015a      	lsls	r2, r3, #5
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	4413      	add	r3, r2
 8009a6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	db12      	blt.n	8009a9a <USB_EPSetStall+0xae>
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d00f      	beq.n	8009a9a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	015a      	lsls	r2, r3, #5
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	4413      	add	r3, r2
 8009a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	68ba      	ldr	r2, [r7, #8]
 8009a8a:	0151      	lsls	r1, r2, #5
 8009a8c:	68fa      	ldr	r2, [r7, #12]
 8009a8e:	440a      	add	r2, r1
 8009a90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a94:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009a98:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	015a      	lsls	r2, r3, #5
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	4413      	add	r3, r2
 8009aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	68ba      	ldr	r2, [r7, #8]
 8009aaa:	0151      	lsls	r1, r2, #5
 8009aac:	68fa      	ldr	r2, [r7, #12]
 8009aae:	440a      	add	r2, r1
 8009ab0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ab4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009ab8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009aba:	2300      	movs	r3, #0
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3714      	adds	r7, #20
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr

08009ac8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b085      	sub	sp, #20
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
 8009ad0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	785b      	ldrb	r3, [r3, #1]
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d128      	bne.n	8009b36 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	015a      	lsls	r2, r3, #5
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	4413      	add	r3, r2
 8009aec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	68ba      	ldr	r2, [r7, #8]
 8009af4:	0151      	lsls	r1, r2, #5
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	440a      	add	r2, r1
 8009afa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009afe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b02:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	791b      	ldrb	r3, [r3, #4]
 8009b08:	2b03      	cmp	r3, #3
 8009b0a:	d003      	beq.n	8009b14 <USB_EPClearStall+0x4c>
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	791b      	ldrb	r3, [r3, #4]
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	d138      	bne.n	8009b86 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	015a      	lsls	r2, r3, #5
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	4413      	add	r3, r2
 8009b1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	68ba      	ldr	r2, [r7, #8]
 8009b24:	0151      	lsls	r1, r2, #5
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	440a      	add	r2, r1
 8009b2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b32:	6013      	str	r3, [r2, #0]
 8009b34:	e027      	b.n	8009b86 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	015a      	lsls	r2, r3, #5
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	4413      	add	r3, r2
 8009b3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	68ba      	ldr	r2, [r7, #8]
 8009b46:	0151      	lsls	r1, r2, #5
 8009b48:	68fa      	ldr	r2, [r7, #12]
 8009b4a:	440a      	add	r2, r1
 8009b4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b50:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b54:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	791b      	ldrb	r3, [r3, #4]
 8009b5a:	2b03      	cmp	r3, #3
 8009b5c:	d003      	beq.n	8009b66 <USB_EPClearStall+0x9e>
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	791b      	ldrb	r3, [r3, #4]
 8009b62:	2b02      	cmp	r3, #2
 8009b64:	d10f      	bne.n	8009b86 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	015a      	lsls	r2, r3, #5
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	68ba      	ldr	r2, [r7, #8]
 8009b76:	0151      	lsls	r1, r2, #5
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	440a      	add	r2, r1
 8009b7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b84:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3714      	adds	r7, #20
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b085      	sub	sp, #20
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009bb2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009bb6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bbe:	681a      	ldr	r2, [r3, #0]
 8009bc0:	78fb      	ldrb	r3, [r7, #3]
 8009bc2:	011b      	lsls	r3, r3, #4
 8009bc4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009bc8:	68f9      	ldr	r1, [r7, #12]
 8009bca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009bd2:	2300      	movs	r3, #0
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3714      	adds	r7, #20
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b085      	sub	sp, #20
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	68fa      	ldr	r2, [r7, #12]
 8009bf6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009bfa:	f023 0303 	bic.w	r3, r3, #3
 8009bfe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	68fa      	ldr	r2, [r7, #12]
 8009c0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c0e:	f023 0302 	bic.w	r3, r3, #2
 8009c12:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c14:	2300      	movs	r3, #0
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3714      	adds	r7, #20
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c20:	4770      	bx	lr

08009c22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009c22:	b480      	push	{r7}
 8009c24:	b085      	sub	sp, #20
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	68fa      	ldr	r2, [r7, #12]
 8009c38:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009c3c:	f023 0303 	bic.w	r3, r3, #3
 8009c40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c48:	685b      	ldr	r3, [r3, #4]
 8009c4a:	68fa      	ldr	r2, [r7, #12]
 8009c4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c50:	f043 0302 	orr.w	r3, r3, #2
 8009c54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c56:	2300      	movs	r3, #0
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3714      	adds	r7, #20
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c62:	4770      	bx	lr

08009c64 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009c64:	b480      	push	{r7}
 8009c66:	b085      	sub	sp, #20
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	695b      	ldr	r3, [r3, #20]
 8009c70:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	699b      	ldr	r3, [r3, #24]
 8009c76:	68fa      	ldr	r2, [r7, #12]
 8009c78:	4013      	ands	r3, r2
 8009c7a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3714      	adds	r7, #20
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr

08009c8a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c8a:	b480      	push	{r7}
 8009c8c:	b085      	sub	sp, #20
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c9c:	699b      	ldr	r3, [r3, #24]
 8009c9e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ca6:	69db      	ldr	r3, [r3, #28]
 8009ca8:	68ba      	ldr	r2, [r7, #8]
 8009caa:	4013      	ands	r3, r2
 8009cac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	0c1b      	lsrs	r3, r3, #16
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3714      	adds	r7, #20
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr

08009cbe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b085      	sub	sp, #20
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cd0:	699b      	ldr	r3, [r3, #24]
 8009cd2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cda:	69db      	ldr	r3, [r3, #28]
 8009cdc:	68ba      	ldr	r2, [r7, #8]
 8009cde:	4013      	ands	r3, r2
 8009ce0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	b29b      	uxth	r3, r3
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3714      	adds	r7, #20
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr

08009cf2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009cf2:	b480      	push	{r7}
 8009cf4:	b085      	sub	sp, #20
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009d02:	78fb      	ldrb	r3, [r7, #3]
 8009d04:	015a      	lsls	r2, r3, #5
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	4413      	add	r3, r2
 8009d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	68ba      	ldr	r2, [r7, #8]
 8009d1c:	4013      	ands	r3, r2
 8009d1e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009d20:	68bb      	ldr	r3, [r7, #8]
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3714      	adds	r7, #20
 8009d26:	46bd      	mov	sp, r7
 8009d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2c:	4770      	bx	lr

08009d2e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009d2e:	b480      	push	{r7}
 8009d30:	b087      	sub	sp, #28
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]
 8009d36:	460b      	mov	r3, r1
 8009d38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d44:	691b      	ldr	r3, [r3, #16]
 8009d46:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009d48:	697b      	ldr	r3, [r7, #20]
 8009d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d50:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009d52:	78fb      	ldrb	r3, [r7, #3]
 8009d54:	f003 030f 	and.w	r3, r3, #15
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d5e:	01db      	lsls	r3, r3, #7
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	693a      	ldr	r2, [r7, #16]
 8009d64:	4313      	orrs	r3, r2
 8009d66:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009d68:	78fb      	ldrb	r3, [r7, #3]
 8009d6a:	015a      	lsls	r2, r3, #5
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	4413      	add	r3, r2
 8009d70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d74:	689b      	ldr	r3, [r3, #8]
 8009d76:	693a      	ldr	r2, [r7, #16]
 8009d78:	4013      	ands	r3, r2
 8009d7a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009d7c:	68bb      	ldr	r3, [r7, #8]
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	371c      	adds	r7, #28
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr

08009d8a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b083      	sub	sp, #12
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	695b      	ldr	r3, [r3, #20]
 8009d96:	f003 0301 	and.w	r3, r3, #1
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	370c      	adds	r7, #12
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr

08009da6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009da6:	b480      	push	{r7}
 8009da8:	b085      	sub	sp, #20
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	68fa      	ldr	r2, [r7, #12]
 8009dbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009dc0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009dc4:	f023 0307 	bic.w	r3, r3, #7
 8009dc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dd0:	685b      	ldr	r3, [r3, #4]
 8009dd2:	68fa      	ldr	r2, [r7, #12]
 8009dd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009dd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ddc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b087      	sub	sp, #28
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	460b      	mov	r3, r1
 8009df6:	607a      	str	r2, [r7, #4]
 8009df8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	333c      	adds	r3, #60	; 0x3c
 8009e02:	3304      	adds	r3, #4
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	4a26      	ldr	r2, [pc, #152]	; (8009ea4 <USB_EP0_OutStart+0xb8>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d90a      	bls.n	8009e26 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e20:	d101      	bne.n	8009e26 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009e22:	2300      	movs	r3, #0
 8009e24:	e037      	b.n	8009e96 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e2c:	461a      	mov	r2, r3
 8009e2e:	2300      	movs	r3, #0
 8009e30:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e38:	691b      	ldr	r3, [r3, #16]
 8009e3a:	697a      	ldr	r2, [r7, #20]
 8009e3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e40:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009e44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e4c:	691b      	ldr	r3, [r3, #16]
 8009e4e:	697a      	ldr	r2, [r7, #20]
 8009e50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e54:	f043 0318 	orr.w	r3, r3, #24
 8009e58:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e60:	691b      	ldr	r3, [r3, #16]
 8009e62:	697a      	ldr	r2, [r7, #20]
 8009e64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e68:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009e6c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009e6e:	7afb      	ldrb	r3, [r7, #11]
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d10f      	bne.n	8009e94 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	697a      	ldr	r2, [r7, #20]
 8009e8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e8e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009e92:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e94:	2300      	movs	r3, #0
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	371c      	adds	r7, #28
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea0:	4770      	bx	lr
 8009ea2:	bf00      	nop
 8009ea4:	4f54300a 	.word	0x4f54300a

08009ea8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	4a13      	ldr	r2, [pc, #76]	; (8009f0c <USB_CoreReset+0x64>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d901      	bls.n	8009ec6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ec2:	2303      	movs	r3, #3
 8009ec4:	e01b      	b.n	8009efe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	691b      	ldr	r3, [r3, #16]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	daf2      	bge.n	8009eb4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	691b      	ldr	r3, [r3, #16]
 8009ed6:	f043 0201 	orr.w	r2, r3, #1
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	4a09      	ldr	r2, [pc, #36]	; (8009f0c <USB_CoreReset+0x64>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d901      	bls.n	8009ef0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009eec:	2303      	movs	r3, #3
 8009eee:	e006      	b.n	8009efe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	691b      	ldr	r3, [r3, #16]
 8009ef4:	f003 0301 	and.w	r3, r3, #1
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d0f0      	beq.n	8009ede <USB_CoreReset+0x36>

  return HAL_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3714      	adds	r7, #20
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr
 8009f0a:	bf00      	nop
 8009f0c:	00030d40 	.word	0x00030d40

08009f10 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	460b      	mov	r3, r1
 8009f1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8009f1c:	2010      	movs	r0, #16
 8009f1e:	f002 f929 	bl	800c174 <USBD_static_malloc>
 8009f22:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d109      	bne.n	8009f3e <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	32b0      	adds	r2, #176	; 0xb0
 8009f34:	2100      	movs	r1, #0
 8009f36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009f3a:	2302      	movs	r3, #2
 8009f3c:	e048      	b.n	8009fd0 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	32b0      	adds	r2, #176	; 0xb0
 8009f48:	68f9      	ldr	r1, [r7, #12]
 8009f4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	32b0      	adds	r2, #176	; 0xb0
 8009f58:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	7c1b      	ldrb	r3, [r3, #16]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10d      	bne.n	8009f86 <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8009f6a:	4b1b      	ldr	r3, [pc, #108]	; (8009fd8 <USBD_HID_Init+0xc8>)
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	f003 020f 	and.w	r2, r3, #15
 8009f72:	6879      	ldr	r1, [r7, #4]
 8009f74:	4613      	mov	r3, r2
 8009f76:	009b      	lsls	r3, r3, #2
 8009f78:	4413      	add	r3, r2
 8009f7a:	009b      	lsls	r3, r3, #2
 8009f7c:	440b      	add	r3, r1
 8009f7e:	3326      	adds	r3, #38	; 0x26
 8009f80:	2207      	movs	r2, #7
 8009f82:	801a      	strh	r2, [r3, #0]
 8009f84:	e00c      	b.n	8009fa0 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8009f86:	4b14      	ldr	r3, [pc, #80]	; (8009fd8 <USBD_HID_Init+0xc8>)
 8009f88:	781b      	ldrb	r3, [r3, #0]
 8009f8a:	f003 020f 	and.w	r2, r3, #15
 8009f8e:	6879      	ldr	r1, [r7, #4]
 8009f90:	4613      	mov	r3, r2
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	4413      	add	r3, r2
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	440b      	add	r3, r1
 8009f9a:	3326      	adds	r3, #38	; 0x26
 8009f9c:	220a      	movs	r2, #10
 8009f9e:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8009fa0:	4b0d      	ldr	r3, [pc, #52]	; (8009fd8 <USBD_HID_Init+0xc8>)
 8009fa2:	7819      	ldrb	r1, [r3, #0]
 8009fa4:	2304      	movs	r3, #4
 8009fa6:	2203      	movs	r2, #3
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f001 ffd2 	bl	800bf52 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8009fae:	4b0a      	ldr	r3, [pc, #40]	; (8009fd8 <USBD_HID_Init+0xc8>)
 8009fb0:	781b      	ldrb	r3, [r3, #0]
 8009fb2:	f003 020f 	and.w	r2, r3, #15
 8009fb6:	6879      	ldr	r1, [r7, #4]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	4413      	add	r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	440b      	add	r3, r1
 8009fc2:	3324      	adds	r3, #36	; 0x24
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	801a      	strh	r2, [r3, #0]

  hhid->state = HID_IDLE;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3710      	adds	r7, #16
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}
 8009fd8:	200000e6 	.word	0x200000e6

08009fdc <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8009fe8:	4b1f      	ldr	r3, [pc, #124]	; (800a068 <USBD_HID_DeInit+0x8c>)
 8009fea:	781b      	ldrb	r3, [r3, #0]
 8009fec:	4619      	mov	r1, r3
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f001 ffd5 	bl	800bf9e <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8009ff4:	4b1c      	ldr	r3, [pc, #112]	; (800a068 <USBD_HID_DeInit+0x8c>)
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	f003 020f 	and.w	r2, r3, #15
 8009ffc:	6879      	ldr	r1, [r7, #4]
 8009ffe:	4613      	mov	r3, r2
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	4413      	add	r3, r2
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	440b      	add	r3, r1
 800a008:	3324      	adds	r3, #36	; 0x24
 800a00a:	2200      	movs	r2, #0
 800a00c:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 800a00e:	4b16      	ldr	r3, [pc, #88]	; (800a068 <USBD_HID_DeInit+0x8c>)
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	f003 020f 	and.w	r2, r3, #15
 800a016:	6879      	ldr	r1, [r7, #4]
 800a018:	4613      	mov	r3, r2
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	4413      	add	r3, r2
 800a01e:	009b      	lsls	r3, r3, #2
 800a020:	440b      	add	r3, r1
 800a022:	3326      	adds	r3, #38	; 0x26
 800a024:	2200      	movs	r2, #0
 800a026:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	32b0      	adds	r2, #176	; 0xb0
 800a032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d011      	beq.n	800a05e <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	32b0      	adds	r2, #176	; 0xb0
 800a044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a048:	4618      	mov	r0, r3
 800a04a:	f002 f8a1 	bl	800c190 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	32b0      	adds	r2, #176	; 0xb0
 800a058:	2100      	movs	r1, #0
 800a05a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 800a05e:	2300      	movs	r3, #0
}
 800a060:	4618      	mov	r0, r3
 800a062:	3708      	adds	r7, #8
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}
 800a068:	200000e6 	.word	0x200000e6

0800a06c <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b086      	sub	sp, #24
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	32b0      	adds	r2, #176	; 0xb0
 800a080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a084:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800a086:	2300      	movs	r3, #0
 800a088:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800a08a:	2300      	movs	r3, #0
 800a08c:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d101      	bne.n	800a098 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800a094:	2303      	movs	r3, #3
 800a096:	e0e8      	b.n	800a26a <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	781b      	ldrb	r3, [r3, #0]
 800a09c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d046      	beq.n	800a132 <USBD_HID_Setup+0xc6>
 800a0a4:	2b20      	cmp	r3, #32
 800a0a6:	f040 80d8 	bne.w	800a25a <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	785b      	ldrb	r3, [r3, #1]
 800a0ae:	3b02      	subs	r3, #2
 800a0b0:	2b09      	cmp	r3, #9
 800a0b2:	d836      	bhi.n	800a122 <USBD_HID_Setup+0xb6>
 800a0b4:	a201      	add	r2, pc, #4	; (adr r2, 800a0bc <USBD_HID_Setup+0x50>)
 800a0b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0ba:	bf00      	nop
 800a0bc:	0800a113 	.word	0x0800a113
 800a0c0:	0800a0f3 	.word	0x0800a0f3
 800a0c4:	0800a123 	.word	0x0800a123
 800a0c8:	0800a123 	.word	0x0800a123
 800a0cc:	0800a123 	.word	0x0800a123
 800a0d0:	0800a123 	.word	0x0800a123
 800a0d4:	0800a123 	.word	0x0800a123
 800a0d8:	0800a123 	.word	0x0800a123
 800a0dc:	0800a101 	.word	0x0800a101
 800a0e0:	0800a0e5 	.word	0x0800a0e5
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	885b      	ldrh	r3, [r3, #2]
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	601a      	str	r2, [r3, #0]
          break;
 800a0f0:	e01e      	b.n	800a130 <USBD_HID_Setup+0xc4>

        case HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2201      	movs	r2, #1
 800a0f6:	4619      	mov	r1, r3
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f001 fbd5 	bl	800b8a8 <USBD_CtlSendData>
          break;
 800a0fe:	e017      	b.n	800a130 <USBD_HID_Setup+0xc4>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	885b      	ldrh	r3, [r3, #2]
 800a104:	0a1b      	lsrs	r3, r3, #8
 800a106:	b29b      	uxth	r3, r3
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	461a      	mov	r2, r3
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	605a      	str	r2, [r3, #4]
          break;
 800a110:	e00e      	b.n	800a130 <USBD_HID_Setup+0xc4>

        case HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	3304      	adds	r3, #4
 800a116:	2201      	movs	r2, #1
 800a118:	4619      	mov	r1, r3
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f001 fbc4 	bl	800b8a8 <USBD_CtlSendData>
          break;
 800a120:	e006      	b.n	800a130 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a122:	6839      	ldr	r1, [r7, #0]
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f001 fb4e 	bl	800b7c6 <USBD_CtlError>
          ret = USBD_FAIL;
 800a12a:	2303      	movs	r3, #3
 800a12c:	75fb      	strb	r3, [r7, #23]
          break;
 800a12e:	bf00      	nop
      }
      break;
 800a130:	e09a      	b.n	800a268 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	785b      	ldrb	r3, [r3, #1]
 800a136:	2b0b      	cmp	r3, #11
 800a138:	f200 8086 	bhi.w	800a248 <USBD_HID_Setup+0x1dc>
 800a13c:	a201      	add	r2, pc, #4	; (adr r2, 800a144 <USBD_HID_Setup+0xd8>)
 800a13e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a142:	bf00      	nop
 800a144:	0800a175 	.word	0x0800a175
 800a148:	0800a257 	.word	0x0800a257
 800a14c:	0800a249 	.word	0x0800a249
 800a150:	0800a249 	.word	0x0800a249
 800a154:	0800a249 	.word	0x0800a249
 800a158:	0800a249 	.word	0x0800a249
 800a15c:	0800a19f 	.word	0x0800a19f
 800a160:	0800a249 	.word	0x0800a249
 800a164:	0800a249 	.word	0x0800a249
 800a168:	0800a249 	.word	0x0800a249
 800a16c:	0800a1f7 	.word	0x0800a1f7
 800a170:	0800a221 	.word	0x0800a221
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	2b03      	cmp	r3, #3
 800a17e:	d107      	bne.n	800a190 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a180:	f107 030a 	add.w	r3, r7, #10
 800a184:	2202      	movs	r2, #2
 800a186:	4619      	mov	r1, r3
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f001 fb8d 	bl	800b8a8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a18e:	e063      	b.n	800a258 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800a190:	6839      	ldr	r1, [r7, #0]
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f001 fb17 	bl	800b7c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a198:	2303      	movs	r3, #3
 800a19a:	75fb      	strb	r3, [r7, #23]
          break;
 800a19c:	e05c      	b.n	800a258 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	885b      	ldrh	r3, [r3, #2]
 800a1a2:	0a1b      	lsrs	r3, r3, #8
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	2b22      	cmp	r3, #34	; 0x22
 800a1a8:	d108      	bne.n	800a1bc <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	88db      	ldrh	r3, [r3, #6]
 800a1ae:	2b4a      	cmp	r3, #74	; 0x4a
 800a1b0:	bf28      	it	cs
 800a1b2:	234a      	movcs	r3, #74	; 0x4a
 800a1b4:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800a1b6:	4b2f      	ldr	r3, [pc, #188]	; (800a274 <USBD_HID_Setup+0x208>)
 800a1b8:	613b      	str	r3, [r7, #16]
 800a1ba:	e015      	b.n	800a1e8 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	885b      	ldrh	r3, [r3, #2]
 800a1c0:	0a1b      	lsrs	r3, r3, #8
 800a1c2:	b29b      	uxth	r3, r3
 800a1c4:	2b21      	cmp	r3, #33	; 0x21
 800a1c6:	d108      	bne.n	800a1da <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 800a1c8:	4b2b      	ldr	r3, [pc, #172]	; (800a278 <USBD_HID_Setup+0x20c>)
 800a1ca:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	88db      	ldrh	r3, [r3, #6]
 800a1d0:	2b09      	cmp	r3, #9
 800a1d2:	bf28      	it	cs
 800a1d4:	2309      	movcs	r3, #9
 800a1d6:	82bb      	strh	r3, [r7, #20]
 800a1d8:	e006      	b.n	800a1e8 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800a1da:	6839      	ldr	r1, [r7, #0]
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f001 faf2 	bl	800b7c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1e2:	2303      	movs	r3, #3
 800a1e4:	75fb      	strb	r3, [r7, #23]
            break;
 800a1e6:	e037      	b.n	800a258 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 800a1e8:	8abb      	ldrh	r3, [r7, #20]
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	6939      	ldr	r1, [r7, #16]
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f001 fb5a 	bl	800b8a8 <USBD_CtlSendData>
          break;
 800a1f4:	e030      	b.n	800a258 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	2b03      	cmp	r3, #3
 800a200:	d107      	bne.n	800a212 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	3308      	adds	r3, #8
 800a206:	2201      	movs	r2, #1
 800a208:	4619      	mov	r1, r3
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f001 fb4c 	bl	800b8a8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a210:	e022      	b.n	800a258 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800a212:	6839      	ldr	r1, [r7, #0]
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f001 fad6 	bl	800b7c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a21a:	2303      	movs	r3, #3
 800a21c:	75fb      	strb	r3, [r7, #23]
          break;
 800a21e:	e01b      	b.n	800a258 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a226:	b2db      	uxtb	r3, r3
 800a228:	2b03      	cmp	r3, #3
 800a22a:	d106      	bne.n	800a23a <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	885b      	ldrh	r3, [r3, #2]
 800a230:	b2db      	uxtb	r3, r3
 800a232:	461a      	mov	r2, r3
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a238:	e00e      	b.n	800a258 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800a23a:	6839      	ldr	r1, [r7, #0]
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f001 fac2 	bl	800b7c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a242:	2303      	movs	r3, #3
 800a244:	75fb      	strb	r3, [r7, #23]
          break;
 800a246:	e007      	b.n	800a258 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a248:	6839      	ldr	r1, [r7, #0]
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f001 fabb 	bl	800b7c6 <USBD_CtlError>
          ret = USBD_FAIL;
 800a250:	2303      	movs	r3, #3
 800a252:	75fb      	strb	r3, [r7, #23]
          break;
 800a254:	e000      	b.n	800a258 <USBD_HID_Setup+0x1ec>
          break;
 800a256:	bf00      	nop
      }
      break;
 800a258:	e006      	b.n	800a268 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 800a25a:	6839      	ldr	r1, [r7, #0]
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f001 fab2 	bl	800b7c6 <USBD_CtlError>
      ret = USBD_FAIL;
 800a262:	2303      	movs	r3, #3
 800a264:	75fb      	strb	r3, [r7, #23]
      break;
 800a266:	bf00      	nop
  }

  return (uint8_t)ret;
 800a268:	7dfb      	ldrb	r3, [r7, #23]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3718      	adds	r7, #24
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	2000009c 	.word	0x2000009c
 800a278:	20000084 	.word	0x20000084

0800a27c <USBD_HID_SendReport>:
  * @param  pdev: device instance
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b086      	sub	sp, #24
 800a280:	af00      	add	r7, sp, #0
 800a282:	60f8      	str	r0, [r7, #12]
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	4613      	mov	r3, r2
 800a288:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	32b0      	adds	r2, #176	; 0xb0
 800a294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a298:	617b      	str	r3, [r7, #20]

  if (hhid == NULL)
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d101      	bne.n	800a2a4 <USBD_HID_SendReport+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a2a0:	2303      	movs	r3, #3
 800a2a2:	e014      	b.n	800a2ce <USBD_HID_SendReport+0x52>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	2b03      	cmp	r3, #3
 800a2ae:	d10d      	bne.n	800a2cc <USBD_HID_SendReport+0x50>
  {
    if (hhid->state == HID_IDLE)
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	7b1b      	ldrb	r3, [r3, #12]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d109      	bne.n	800a2cc <USBD_HID_SendReport+0x50>
    {
      hhid->state = HID_BUSY;
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HIDInEpAdd, report, len);
 800a2be:	4b06      	ldr	r3, [pc, #24]	; (800a2d8 <USBD_HID_SendReport+0x5c>)
 800a2c0:	7819      	ldrb	r1, [r3, #0]
 800a2c2:	88fb      	ldrh	r3, [r7, #6]
 800a2c4:	68ba      	ldr	r2, [r7, #8]
 800a2c6:	68f8      	ldr	r0, [r7, #12]
 800a2c8:	f001 ff11 	bl	800c0ee <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3718      	adds	r7, #24
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	200000e6 	.word	0x200000e6

0800a2dc <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b084      	sub	sp, #16
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800a2e4:	2181      	movs	r1, #129	; 0x81
 800a2e6:	4809      	ldr	r0, [pc, #36]	; (800a30c <USBD_HID_GetFSCfgDesc+0x30>)
 800a2e8:	f000 fc35 	bl	800ab56 <USBD_GetEpDesc>
 800a2ec:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d002      	beq.n	800a2fa <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	220a      	movs	r2, #10
 800a2f8:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2222      	movs	r2, #34	; 0x22
 800a2fe:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800a300:	4b02      	ldr	r3, [pc, #8]	; (800a30c <USBD_HID_GetFSCfgDesc+0x30>)
}
 800a302:	4618      	mov	r0, r3
 800a304:	3710      	adds	r7, #16
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}
 800a30a:	bf00      	nop
 800a30c:	20000060 	.word	0x20000060

0800a310 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800a318:	2181      	movs	r1, #129	; 0x81
 800a31a:	4809      	ldr	r0, [pc, #36]	; (800a340 <USBD_HID_GetHSCfgDesc+0x30>)
 800a31c:	f000 fc1b 	bl	800ab56 <USBD_GetEpDesc>
 800a320:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d002      	beq.n	800a32e <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2207      	movs	r2, #7
 800a32c:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2222      	movs	r2, #34	; 0x22
 800a332:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800a334:	4b02      	ldr	r3, [pc, #8]	; (800a340 <USBD_HID_GetHSCfgDesc+0x30>)
}
 800a336:	4618      	mov	r0, r3
 800a338:	3710      	adds	r7, #16
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
 800a33e:	bf00      	nop
 800a340:	20000060 	.word	0x20000060

0800a344 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 800a34c:	2181      	movs	r1, #129	; 0x81
 800a34e:	4809      	ldr	r0, [pc, #36]	; (800a374 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 800a350:	f000 fc01 	bl	800ab56 <USBD_GetEpDesc>
 800a354:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d002      	beq.n	800a362 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	220a      	movs	r2, #10
 800a360:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2222      	movs	r2, #34	; 0x22
 800a366:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800a368:	4b02      	ldr	r3, [pc, #8]	; (800a374 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	20000060 	.word	0x20000060

0800a378 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a378:	b480      	push	{r7}
 800a37a:	b083      	sub	sp, #12
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	460b      	mov	r3, r1
 800a382:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = HID_IDLE;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	32b0      	adds	r2, #176	; 0xb0
 800a38e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a392:	2200      	movs	r2, #0
 800a394:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800a396:	2300      	movs	r3, #0
}
 800a398:	4618      	mov	r0, r3
 800a39a:	370c      	adds	r7, #12
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr

0800a3a4 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	220a      	movs	r2, #10
 800a3b0:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 800a3b2:	4b03      	ldr	r3, [pc, #12]	; (800a3c0 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	370c      	adds	r7, #12
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr
 800a3c0:	20000090 	.word	0x20000090

0800a3c4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b086      	sub	sp, #24
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	60f8      	str	r0, [r7, #12]
 800a3cc:	60b9      	str	r1, [r7, #8]
 800a3ce:	4613      	mov	r3, r2
 800a3d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d101      	bne.n	800a3dc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a3d8:	2303      	movs	r3, #3
 800a3da:	e01f      	b.n	800a41c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d003      	beq.n	800a402 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	68ba      	ldr	r2, [r7, #8]
 800a3fe:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2201      	movs	r2, #1
 800a406:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	79fa      	ldrb	r2, [r7, #7]
 800a40e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a410:	68f8      	ldr	r0, [r7, #12]
 800a412:	f001 fd37 	bl	800be84 <USBD_LL_Init>
 800a416:	4603      	mov	r3, r0
 800a418:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a41a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3718      	adds	r7, #24
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}

0800a424 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a42e:	2300      	movs	r3, #0
 800a430:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d101      	bne.n	800a43c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a438:	2303      	movs	r3, #3
 800a43a:	e025      	b.n	800a488 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	683a      	ldr	r2, [r7, #0]
 800a440:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	32ae      	adds	r2, #174	; 0xae
 800a44e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a454:	2b00      	cmp	r3, #0
 800a456:	d00f      	beq.n	800a478 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	32ae      	adds	r2, #174	; 0xae
 800a462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a468:	f107 020e 	add.w	r2, r7, #14
 800a46c:	4610      	mov	r0, r2
 800a46e:	4798      	blx	r3
 800a470:	4602      	mov	r2, r0
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800a47e:	1c5a      	adds	r2, r3, #1
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3710      	adds	r7, #16
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b082      	sub	sp, #8
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f001 fd3f 	bl	800bf1c <USBD_LL_Start>
 800a49e:	4603      	mov	r3, r0
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3708      	adds	r7, #8
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b083      	sub	sp, #12
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a4b0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	370c      	adds	r7, #12
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr

0800a4be <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a4be:	b580      	push	{r7, lr}
 800a4c0:	b084      	sub	sp, #16
 800a4c2:	af00      	add	r7, sp, #0
 800a4c4:	6078      	str	r0, [r7, #4]
 800a4c6:	460b      	mov	r3, r1
 800a4c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d009      	beq.n	800a4ec <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	78fa      	ldrb	r2, [r7, #3]
 800a4e2:	4611      	mov	r1, r2
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	4798      	blx	r3
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a4ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3710      	adds	r7, #16
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}

0800a4f6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a4f6:	b580      	push	{r7, lr}
 800a4f8:	b084      	sub	sp, #16
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
 800a4fe:	460b      	mov	r3, r1
 800a500:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a502:	2300      	movs	r3, #0
 800a504:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	78fa      	ldrb	r2, [r7, #3]
 800a510:	4611      	mov	r1, r2
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	4798      	blx	r3
 800a516:	4603      	mov	r3, r0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d001      	beq.n	800a520 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a51c:	2303      	movs	r3, #3
 800a51e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a520:	7bfb      	ldrb	r3, [r7, #15]
}
 800a522:	4618      	mov	r0, r3
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}

0800a52a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a52a:	b580      	push	{r7, lr}
 800a52c:	b084      	sub	sp, #16
 800a52e:	af00      	add	r7, sp, #0
 800a530:	6078      	str	r0, [r7, #4]
 800a532:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a53a:	6839      	ldr	r1, [r7, #0]
 800a53c:	4618      	mov	r0, r3
 800a53e:	f001 f908 	bl	800b752 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2201      	movs	r2, #1
 800a546:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a550:	461a      	mov	r2, r3
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a55e:	f003 031f 	and.w	r3, r3, #31
 800a562:	2b02      	cmp	r3, #2
 800a564:	d01a      	beq.n	800a59c <USBD_LL_SetupStage+0x72>
 800a566:	2b02      	cmp	r3, #2
 800a568:	d822      	bhi.n	800a5b0 <USBD_LL_SetupStage+0x86>
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d002      	beq.n	800a574 <USBD_LL_SetupStage+0x4a>
 800a56e:	2b01      	cmp	r3, #1
 800a570:	d00a      	beq.n	800a588 <USBD_LL_SetupStage+0x5e>
 800a572:	e01d      	b.n	800a5b0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a57a:	4619      	mov	r1, r3
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f000 fb5f 	bl	800ac40 <USBD_StdDevReq>
 800a582:	4603      	mov	r3, r0
 800a584:	73fb      	strb	r3, [r7, #15]
      break;
 800a586:	e020      	b.n	800a5ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a58e:	4619      	mov	r1, r3
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f000 fbc7 	bl	800ad24 <USBD_StdItfReq>
 800a596:	4603      	mov	r3, r0
 800a598:	73fb      	strb	r3, [r7, #15]
      break;
 800a59a:	e016      	b.n	800a5ca <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a5a2:	4619      	mov	r1, r3
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f000 fc29 	bl	800adfc <USBD_StdEPReq>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	73fb      	strb	r3, [r7, #15]
      break;
 800a5ae:	e00c      	b.n	800a5ca <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a5b6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	4619      	mov	r1, r3
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f001 fd0c 	bl	800bfdc <USBD_LL_StallEP>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	73fb      	strb	r3, [r7, #15]
      break;
 800a5c8:	bf00      	nop
  }

  return ret;
 800a5ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3710      	adds	r7, #16
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b086      	sub	sp, #24
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	60f8      	str	r0, [r7, #12]
 800a5dc:	460b      	mov	r3, r1
 800a5de:	607a      	str	r2, [r7, #4]
 800a5e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a5e6:	7afb      	ldrb	r3, [r7, #11]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d16e      	bne.n	800a6ca <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a5f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a5fa:	2b03      	cmp	r3, #3
 800a5fc:	f040 8098 	bne.w	800a730 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	689a      	ldr	r2, [r3, #8]
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	68db      	ldr	r3, [r3, #12]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d913      	bls.n	800a634 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	689a      	ldr	r2, [r3, #8]
 800a610:	693b      	ldr	r3, [r7, #16]
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	1ad2      	subs	r2, r2, r3
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	68da      	ldr	r2, [r3, #12]
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	4293      	cmp	r3, r2
 800a624:	bf28      	it	cs
 800a626:	4613      	movcs	r3, r2
 800a628:	461a      	mov	r2, r3
 800a62a:	6879      	ldr	r1, [r7, #4]
 800a62c:	68f8      	ldr	r0, [r7, #12]
 800a62e:	f001 f967 	bl	800b900 <USBD_CtlContinueRx>
 800a632:	e07d      	b.n	800a730 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a63a:	f003 031f 	and.w	r3, r3, #31
 800a63e:	2b02      	cmp	r3, #2
 800a640:	d014      	beq.n	800a66c <USBD_LL_DataOutStage+0x98>
 800a642:	2b02      	cmp	r3, #2
 800a644:	d81d      	bhi.n	800a682 <USBD_LL_DataOutStage+0xae>
 800a646:	2b00      	cmp	r3, #0
 800a648:	d002      	beq.n	800a650 <USBD_LL_DataOutStage+0x7c>
 800a64a:	2b01      	cmp	r3, #1
 800a64c:	d003      	beq.n	800a656 <USBD_LL_DataOutStage+0x82>
 800a64e:	e018      	b.n	800a682 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a650:	2300      	movs	r3, #0
 800a652:	75bb      	strb	r3, [r7, #22]
            break;
 800a654:	e018      	b.n	800a688 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a65c:	b2db      	uxtb	r3, r3
 800a65e:	4619      	mov	r1, r3
 800a660:	68f8      	ldr	r0, [r7, #12]
 800a662:	f000 fa5e 	bl	800ab22 <USBD_CoreFindIF>
 800a666:	4603      	mov	r3, r0
 800a668:	75bb      	strb	r3, [r7, #22]
            break;
 800a66a:	e00d      	b.n	800a688 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a672:	b2db      	uxtb	r3, r3
 800a674:	4619      	mov	r1, r3
 800a676:	68f8      	ldr	r0, [r7, #12]
 800a678:	f000 fa60 	bl	800ab3c <USBD_CoreFindEP>
 800a67c:	4603      	mov	r3, r0
 800a67e:	75bb      	strb	r3, [r7, #22]
            break;
 800a680:	e002      	b.n	800a688 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a682:	2300      	movs	r3, #0
 800a684:	75bb      	strb	r3, [r7, #22]
            break;
 800a686:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a688:	7dbb      	ldrb	r3, [r7, #22]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d119      	bne.n	800a6c2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a694:	b2db      	uxtb	r3, r3
 800a696:	2b03      	cmp	r3, #3
 800a698:	d113      	bne.n	800a6c2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a69a:	7dba      	ldrb	r2, [r7, #22]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	32ae      	adds	r2, #174	; 0xae
 800a6a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6a4:	691b      	ldr	r3, [r3, #16]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d00b      	beq.n	800a6c2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a6aa:	7dba      	ldrb	r2, [r7, #22]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a6b2:	7dba      	ldrb	r2, [r7, #22]
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	32ae      	adds	r2, #174	; 0xae
 800a6b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6bc:	691b      	ldr	r3, [r3, #16]
 800a6be:	68f8      	ldr	r0, [r7, #12]
 800a6c0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a6c2:	68f8      	ldr	r0, [r7, #12]
 800a6c4:	f001 f92d 	bl	800b922 <USBD_CtlSendStatus>
 800a6c8:	e032      	b.n	800a730 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a6ca:	7afb      	ldrb	r3, [r7, #11]
 800a6cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6d0:	b2db      	uxtb	r3, r3
 800a6d2:	4619      	mov	r1, r3
 800a6d4:	68f8      	ldr	r0, [r7, #12]
 800a6d6:	f000 fa31 	bl	800ab3c <USBD_CoreFindEP>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a6de:	7dbb      	ldrb	r3, [r7, #22]
 800a6e0:	2bff      	cmp	r3, #255	; 0xff
 800a6e2:	d025      	beq.n	800a730 <USBD_LL_DataOutStage+0x15c>
 800a6e4:	7dbb      	ldrb	r3, [r7, #22]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d122      	bne.n	800a730 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6f0:	b2db      	uxtb	r3, r3
 800a6f2:	2b03      	cmp	r3, #3
 800a6f4:	d117      	bne.n	800a726 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a6f6:	7dba      	ldrb	r2, [r7, #22]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	32ae      	adds	r2, #174	; 0xae
 800a6fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a700:	699b      	ldr	r3, [r3, #24]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00f      	beq.n	800a726 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a706:	7dba      	ldrb	r2, [r7, #22]
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a70e:	7dba      	ldrb	r2, [r7, #22]
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	32ae      	adds	r2, #174	; 0xae
 800a714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a718:	699b      	ldr	r3, [r3, #24]
 800a71a:	7afa      	ldrb	r2, [r7, #11]
 800a71c:	4611      	mov	r1, r2
 800a71e:	68f8      	ldr	r0, [r7, #12]
 800a720:	4798      	blx	r3
 800a722:	4603      	mov	r3, r0
 800a724:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a726:	7dfb      	ldrb	r3, [r7, #23]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d001      	beq.n	800a730 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a72c:	7dfb      	ldrb	r3, [r7, #23]
 800a72e:	e000      	b.n	800a732 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a730:	2300      	movs	r3, #0
}
 800a732:	4618      	mov	r0, r3
 800a734:	3718      	adds	r7, #24
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}

0800a73a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a73a:	b580      	push	{r7, lr}
 800a73c:	b086      	sub	sp, #24
 800a73e:	af00      	add	r7, sp, #0
 800a740:	60f8      	str	r0, [r7, #12]
 800a742:	460b      	mov	r3, r1
 800a744:	607a      	str	r2, [r7, #4]
 800a746:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a748:	7afb      	ldrb	r3, [r7, #11]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d16f      	bne.n	800a82e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	3314      	adds	r3, #20
 800a752:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a75a:	2b02      	cmp	r3, #2
 800a75c:	d15a      	bne.n	800a814 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	689a      	ldr	r2, [r3, #8]
 800a762:	693b      	ldr	r3, [r7, #16]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	429a      	cmp	r2, r3
 800a768:	d914      	bls.n	800a794 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	689a      	ldr	r2, [r3, #8]
 800a76e:	693b      	ldr	r3, [r7, #16]
 800a770:	68db      	ldr	r3, [r3, #12]
 800a772:	1ad2      	subs	r2, r2, r3
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	689b      	ldr	r3, [r3, #8]
 800a77c:	461a      	mov	r2, r3
 800a77e:	6879      	ldr	r1, [r7, #4]
 800a780:	68f8      	ldr	r0, [r7, #12]
 800a782:	f001 f8ac 	bl	800b8de <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a786:	2300      	movs	r3, #0
 800a788:	2200      	movs	r2, #0
 800a78a:	2100      	movs	r1, #0
 800a78c:	68f8      	ldr	r0, [r7, #12]
 800a78e:	f001 fccf 	bl	800c130 <USBD_LL_PrepareReceive>
 800a792:	e03f      	b.n	800a814 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	68da      	ldr	r2, [r3, #12]
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	689b      	ldr	r3, [r3, #8]
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d11c      	bne.n	800a7da <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	685a      	ldr	r2, [r3, #4]
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d316      	bcc.n	800a7da <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	685a      	ldr	r2, [r3, #4]
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d20f      	bcs.n	800a7da <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	2100      	movs	r1, #0
 800a7be:	68f8      	ldr	r0, [r7, #12]
 800a7c0:	f001 f88d 	bl	800b8de <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	2100      	movs	r1, #0
 800a7d2:	68f8      	ldr	r0, [r7, #12]
 800a7d4:	f001 fcac 	bl	800c130 <USBD_LL_PrepareReceive>
 800a7d8:	e01c      	b.n	800a814 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	2b03      	cmp	r3, #3
 800a7e4:	d10f      	bne.n	800a806 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d009      	beq.n	800a806 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a800:	68db      	ldr	r3, [r3, #12]
 800a802:	68f8      	ldr	r0, [r7, #12]
 800a804:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a806:	2180      	movs	r1, #128	; 0x80
 800a808:	68f8      	ldr	r0, [r7, #12]
 800a80a:	f001 fbe7 	bl	800bfdc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a80e:	68f8      	ldr	r0, [r7, #12]
 800a810:	f001 f89a 	bl	800b948 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d03a      	beq.n	800a894 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a81e:	68f8      	ldr	r0, [r7, #12]
 800a820:	f7ff fe42 	bl	800a4a8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2200      	movs	r2, #0
 800a828:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a82c:	e032      	b.n	800a894 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a82e:	7afb      	ldrb	r3, [r7, #11]
 800a830:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a834:	b2db      	uxtb	r3, r3
 800a836:	4619      	mov	r1, r3
 800a838:	68f8      	ldr	r0, [r7, #12]
 800a83a:	f000 f97f 	bl	800ab3c <USBD_CoreFindEP>
 800a83e:	4603      	mov	r3, r0
 800a840:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a842:	7dfb      	ldrb	r3, [r7, #23]
 800a844:	2bff      	cmp	r3, #255	; 0xff
 800a846:	d025      	beq.n	800a894 <USBD_LL_DataInStage+0x15a>
 800a848:	7dfb      	ldrb	r3, [r7, #23]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d122      	bne.n	800a894 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a854:	b2db      	uxtb	r3, r3
 800a856:	2b03      	cmp	r3, #3
 800a858:	d11c      	bne.n	800a894 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a85a:	7dfa      	ldrb	r2, [r7, #23]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	32ae      	adds	r2, #174	; 0xae
 800a860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a864:	695b      	ldr	r3, [r3, #20]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d014      	beq.n	800a894 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a86a:	7dfa      	ldrb	r2, [r7, #23]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a872:	7dfa      	ldrb	r2, [r7, #23]
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	32ae      	adds	r2, #174	; 0xae
 800a878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a87c:	695b      	ldr	r3, [r3, #20]
 800a87e:	7afa      	ldrb	r2, [r7, #11]
 800a880:	4611      	mov	r1, r2
 800a882:	68f8      	ldr	r0, [r7, #12]
 800a884:	4798      	blx	r3
 800a886:	4603      	mov	r3, r0
 800a888:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a88a:	7dbb      	ldrb	r3, [r7, #22]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d001      	beq.n	800a894 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a890:	7dbb      	ldrb	r3, [r7, #22]
 800a892:	e000      	b.n	800a896 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a894:	2300      	movs	r3, #0
}
 800a896:	4618      	mov	r0, r3
 800a898:	3718      	adds	r7, #24
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}

0800a89e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	b084      	sub	sp, #16
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d014      	beq.n	800a904 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00e      	beq.n	800a904 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	687a      	ldr	r2, [r7, #4]
 800a8f0:	6852      	ldr	r2, [r2, #4]
 800a8f2:	b2d2      	uxtb	r2, r2
 800a8f4:	4611      	mov	r1, r2
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	4798      	blx	r3
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d001      	beq.n	800a904 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a900:	2303      	movs	r3, #3
 800a902:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a904:	2340      	movs	r3, #64	; 0x40
 800a906:	2200      	movs	r2, #0
 800a908:	2100      	movs	r1, #0
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f001 fb21 	bl	800bf52 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2240      	movs	r2, #64	; 0x40
 800a91c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a920:	2340      	movs	r3, #64	; 0x40
 800a922:	2200      	movs	r2, #0
 800a924:	2180      	movs	r1, #128	; 0x80
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f001 fb13 	bl	800bf52 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2201      	movs	r2, #1
 800a930:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2240      	movs	r2, #64	; 0x40
 800a936:	621a      	str	r2, [r3, #32]

  return ret;
 800a938:	7bfb      	ldrb	r3, [r7, #15]
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3710      	adds	r7, #16
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}

0800a942 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a942:	b480      	push	{r7}
 800a944:	b083      	sub	sp, #12
 800a946:	af00      	add	r7, sp, #0
 800a948:	6078      	str	r0, [r7, #4]
 800a94a:	460b      	mov	r3, r1
 800a94c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	78fa      	ldrb	r2, [r7, #3]
 800a952:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	370c      	adds	r7, #12
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr

0800a962 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a962:	b480      	push	{r7}
 800a964:	b083      	sub	sp, #12
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a970:	b2da      	uxtb	r2, r3
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2204      	movs	r2, #4
 800a97c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a980:	2300      	movs	r3, #0
}
 800a982:	4618      	mov	r0, r3
 800a984:	370c      	adds	r7, #12
 800a986:	46bd      	mov	sp, r7
 800a988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98c:	4770      	bx	lr

0800a98e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a98e:	b480      	push	{r7}
 800a990:	b083      	sub	sp, #12
 800a992:	af00      	add	r7, sp, #0
 800a994:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a99c:	b2db      	uxtb	r3, r3
 800a99e:	2b04      	cmp	r3, #4
 800a9a0:	d106      	bne.n	800a9b0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a9a8:	b2da      	uxtb	r2, r3
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a9b0:	2300      	movs	r3, #0
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	370c      	adds	r7, #12
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr

0800a9be <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a9be:	b580      	push	{r7, lr}
 800a9c0:	b082      	sub	sp, #8
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9cc:	b2db      	uxtb	r3, r3
 800a9ce:	2b03      	cmp	r3, #3
 800a9d0:	d110      	bne.n	800a9f4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00b      	beq.n	800a9f4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9e2:	69db      	ldr	r3, [r3, #28]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d005      	beq.n	800a9f4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9ee:	69db      	ldr	r3, [r3, #28]
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a9f4:	2300      	movs	r3, #0
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3708      	adds	r7, #8
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}

0800a9fe <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a9fe:	b580      	push	{r7, lr}
 800aa00:	b082      	sub	sp, #8
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	6078      	str	r0, [r7, #4]
 800aa06:	460b      	mov	r3, r1
 800aa08:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	32ae      	adds	r2, #174	; 0xae
 800aa14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d101      	bne.n	800aa20 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800aa1c:	2303      	movs	r3, #3
 800aa1e:	e01c      	b.n	800aa5a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	2b03      	cmp	r3, #3
 800aa2a:	d115      	bne.n	800aa58 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	32ae      	adds	r2, #174	; 0xae
 800aa36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa3a:	6a1b      	ldr	r3, [r3, #32]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d00b      	beq.n	800aa58 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	32ae      	adds	r2, #174	; 0xae
 800aa4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa4e:	6a1b      	ldr	r3, [r3, #32]
 800aa50:	78fa      	ldrb	r2, [r7, #3]
 800aa52:	4611      	mov	r1, r2
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aa58:	2300      	movs	r3, #0
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	3708      	adds	r7, #8
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd80      	pop	{r7, pc}

0800aa62 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800aa62:	b580      	push	{r7, lr}
 800aa64:	b082      	sub	sp, #8
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	6078      	str	r0, [r7, #4]
 800aa6a:	460b      	mov	r3, r1
 800aa6c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	32ae      	adds	r2, #174	; 0xae
 800aa78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d101      	bne.n	800aa84 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800aa80:	2303      	movs	r3, #3
 800aa82:	e01c      	b.n	800aabe <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa8a:	b2db      	uxtb	r3, r3
 800aa8c:	2b03      	cmp	r3, #3
 800aa8e:	d115      	bne.n	800aabc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	32ae      	adds	r2, #174	; 0xae
 800aa9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d00b      	beq.n	800aabc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	32ae      	adds	r2, #174	; 0xae
 800aaae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aab4:	78fa      	ldrb	r2, [r7, #3]
 800aab6:	4611      	mov	r1, r2
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3708      	adds	r7, #8
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800aac6:	b480      	push	{r7}
 800aac8:	b083      	sub	sp, #12
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aace:	2300      	movs	r3, #0
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	370c      	adds	r7, #12
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800aae4:	2300      	movs	r3, #0
 800aae6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2201      	movs	r2, #1
 800aaec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d00e      	beq.n	800ab18 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab00:	685b      	ldr	r3, [r3, #4]
 800ab02:	687a      	ldr	r2, [r7, #4]
 800ab04:	6852      	ldr	r2, [r2, #4]
 800ab06:	b2d2      	uxtb	r2, r2
 800ab08:	4611      	mov	r1, r2
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	4798      	blx	r3
 800ab0e:	4603      	mov	r3, r0
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d001      	beq.n	800ab18 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ab14:	2303      	movs	r3, #3
 800ab16:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ab18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	3710      	adds	r7, #16
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}

0800ab22 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ab22:	b480      	push	{r7}
 800ab24:	b083      	sub	sp, #12
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	6078      	str	r0, [r7, #4]
 800ab2a:	460b      	mov	r3, r1
 800ab2c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ab2e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	370c      	adds	r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b083      	sub	sp, #12
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	460b      	mov	r3, r1
 800ab46:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ab48:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	370c      	adds	r7, #12
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab54:	4770      	bx	lr

0800ab56 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ab56:	b580      	push	{r7, lr}
 800ab58:	b086      	sub	sp, #24
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
 800ab5e:	460b      	mov	r3, r1
 800ab60:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	885b      	ldrh	r3, [r3, #2]
 800ab72:	b29a      	uxth	r2, r3
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	b29b      	uxth	r3, r3
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d920      	bls.n	800abc0 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	781b      	ldrb	r3, [r3, #0]
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ab86:	e013      	b.n	800abb0 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ab88:	f107 030a 	add.w	r3, r7, #10
 800ab8c:	4619      	mov	r1, r3
 800ab8e:	6978      	ldr	r0, [r7, #20]
 800ab90:	f000 f81b 	bl	800abca <USBD_GetNextDesc>
 800ab94:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	785b      	ldrb	r3, [r3, #1]
 800ab9a:	2b05      	cmp	r3, #5
 800ab9c:	d108      	bne.n	800abb0 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	789b      	ldrb	r3, [r3, #2]
 800aba6:	78fa      	ldrb	r2, [r7, #3]
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d008      	beq.n	800abbe <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800abac:	2300      	movs	r3, #0
 800abae:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	885b      	ldrh	r3, [r3, #2]
 800abb4:	b29a      	uxth	r2, r3
 800abb6:	897b      	ldrh	r3, [r7, #10]
 800abb8:	429a      	cmp	r2, r3
 800abba:	d8e5      	bhi.n	800ab88 <USBD_GetEpDesc+0x32>
 800abbc:	e000      	b.n	800abc0 <USBD_GetEpDesc+0x6a>
          break;
 800abbe:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800abc0:	693b      	ldr	r3, [r7, #16]
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3718      	adds	r7, #24
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}

0800abca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800abca:	b480      	push	{r7}
 800abcc:	b085      	sub	sp, #20
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
 800abd2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	881a      	ldrh	r2, [r3, #0]
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	781b      	ldrb	r3, [r3, #0]
 800abe0:	b29b      	uxth	r3, r3
 800abe2:	4413      	add	r3, r2
 800abe4:	b29a      	uxth	r2, r3
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	781b      	ldrb	r3, [r3, #0]
 800abee:	461a      	mov	r2, r3
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	4413      	add	r3, r2
 800abf4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800abf6:	68fb      	ldr	r3, [r7, #12]
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3714      	adds	r7, #20
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr

0800ac04 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b087      	sub	sp, #28
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ac10:	697b      	ldr	r3, [r7, #20]
 800ac12:	781b      	ldrb	r3, [r3, #0]
 800ac14:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	3301      	adds	r3, #1
 800ac1a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ac22:	8a3b      	ldrh	r3, [r7, #16]
 800ac24:	021b      	lsls	r3, r3, #8
 800ac26:	b21a      	sxth	r2, r3
 800ac28:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	b21b      	sxth	r3, r3
 800ac30:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ac32:	89fb      	ldrh	r3, [r7, #14]
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	371c      	adds	r7, #28
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr

0800ac40 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
 800ac48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	781b      	ldrb	r3, [r3, #0]
 800ac52:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ac56:	2b40      	cmp	r3, #64	; 0x40
 800ac58:	d005      	beq.n	800ac66 <USBD_StdDevReq+0x26>
 800ac5a:	2b40      	cmp	r3, #64	; 0x40
 800ac5c:	d857      	bhi.n	800ad0e <USBD_StdDevReq+0xce>
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d00f      	beq.n	800ac82 <USBD_StdDevReq+0x42>
 800ac62:	2b20      	cmp	r3, #32
 800ac64:	d153      	bne.n	800ad0e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	32ae      	adds	r2, #174	; 0xae
 800ac70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac74:	689b      	ldr	r3, [r3, #8]
 800ac76:	6839      	ldr	r1, [r7, #0]
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	4798      	blx	r3
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	73fb      	strb	r3, [r7, #15]
      break;
 800ac80:	e04a      	b.n	800ad18 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	785b      	ldrb	r3, [r3, #1]
 800ac86:	2b09      	cmp	r3, #9
 800ac88:	d83b      	bhi.n	800ad02 <USBD_StdDevReq+0xc2>
 800ac8a:	a201      	add	r2, pc, #4	; (adr r2, 800ac90 <USBD_StdDevReq+0x50>)
 800ac8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac90:	0800ace5 	.word	0x0800ace5
 800ac94:	0800acf9 	.word	0x0800acf9
 800ac98:	0800ad03 	.word	0x0800ad03
 800ac9c:	0800acef 	.word	0x0800acef
 800aca0:	0800ad03 	.word	0x0800ad03
 800aca4:	0800acc3 	.word	0x0800acc3
 800aca8:	0800acb9 	.word	0x0800acb9
 800acac:	0800ad03 	.word	0x0800ad03
 800acb0:	0800acdb 	.word	0x0800acdb
 800acb4:	0800accd 	.word	0x0800accd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800acb8:	6839      	ldr	r1, [r7, #0]
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f000 fa3c 	bl	800b138 <USBD_GetDescriptor>
          break;
 800acc0:	e024      	b.n	800ad0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800acc2:	6839      	ldr	r1, [r7, #0]
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 fba1 	bl	800b40c <USBD_SetAddress>
          break;
 800acca:	e01f      	b.n	800ad0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800accc:	6839      	ldr	r1, [r7, #0]
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f000 fbe0 	bl	800b494 <USBD_SetConfig>
 800acd4:	4603      	mov	r3, r0
 800acd6:	73fb      	strb	r3, [r7, #15]
          break;
 800acd8:	e018      	b.n	800ad0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800acda:	6839      	ldr	r1, [r7, #0]
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f000 fc83 	bl	800b5e8 <USBD_GetConfig>
          break;
 800ace2:	e013      	b.n	800ad0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ace4:	6839      	ldr	r1, [r7, #0]
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f000 fcb4 	bl	800b654 <USBD_GetStatus>
          break;
 800acec:	e00e      	b.n	800ad0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800acee:	6839      	ldr	r1, [r7, #0]
 800acf0:	6878      	ldr	r0, [r7, #4]
 800acf2:	f000 fce3 	bl	800b6bc <USBD_SetFeature>
          break;
 800acf6:	e009      	b.n	800ad0c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800acf8:	6839      	ldr	r1, [r7, #0]
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f000 fd07 	bl	800b70e <USBD_ClrFeature>
          break;
 800ad00:	e004      	b.n	800ad0c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ad02:	6839      	ldr	r1, [r7, #0]
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f000 fd5e 	bl	800b7c6 <USBD_CtlError>
          break;
 800ad0a:	bf00      	nop
      }
      break;
 800ad0c:	e004      	b.n	800ad18 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ad0e:	6839      	ldr	r1, [r7, #0]
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f000 fd58 	bl	800b7c6 <USBD_CtlError>
      break;
 800ad16:	bf00      	nop
  }

  return ret;
 800ad18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3710      	adds	r7, #16
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}
 800ad22:	bf00      	nop

0800ad24 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
 800ad2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ad3a:	2b40      	cmp	r3, #64	; 0x40
 800ad3c:	d005      	beq.n	800ad4a <USBD_StdItfReq+0x26>
 800ad3e:	2b40      	cmp	r3, #64	; 0x40
 800ad40:	d852      	bhi.n	800ade8 <USBD_StdItfReq+0xc4>
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d001      	beq.n	800ad4a <USBD_StdItfReq+0x26>
 800ad46:	2b20      	cmp	r3, #32
 800ad48:	d14e      	bne.n	800ade8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad50:	b2db      	uxtb	r3, r3
 800ad52:	3b01      	subs	r3, #1
 800ad54:	2b02      	cmp	r3, #2
 800ad56:	d840      	bhi.n	800adda <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	889b      	ldrh	r3, [r3, #4]
 800ad5c:	b2db      	uxtb	r3, r3
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d836      	bhi.n	800add0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	889b      	ldrh	r3, [r3, #4]
 800ad66:	b2db      	uxtb	r3, r3
 800ad68:	4619      	mov	r1, r3
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f7ff fed9 	bl	800ab22 <USBD_CoreFindIF>
 800ad70:	4603      	mov	r3, r0
 800ad72:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ad74:	7bbb      	ldrb	r3, [r7, #14]
 800ad76:	2bff      	cmp	r3, #255	; 0xff
 800ad78:	d01d      	beq.n	800adb6 <USBD_StdItfReq+0x92>
 800ad7a:	7bbb      	ldrb	r3, [r7, #14]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d11a      	bne.n	800adb6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ad80:	7bba      	ldrb	r2, [r7, #14]
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	32ae      	adds	r2, #174	; 0xae
 800ad86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad8a:	689b      	ldr	r3, [r3, #8]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d00f      	beq.n	800adb0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ad90:	7bba      	ldrb	r2, [r7, #14]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ad98:	7bba      	ldrb	r2, [r7, #14]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	32ae      	adds	r2, #174	; 0xae
 800ad9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	6839      	ldr	r1, [r7, #0]
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	4798      	blx	r3
 800adaa:	4603      	mov	r3, r0
 800adac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800adae:	e004      	b.n	800adba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800adb0:	2303      	movs	r3, #3
 800adb2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800adb4:	e001      	b.n	800adba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800adb6:	2303      	movs	r3, #3
 800adb8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	88db      	ldrh	r3, [r3, #6]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d110      	bne.n	800ade4 <USBD_StdItfReq+0xc0>
 800adc2:	7bfb      	ldrb	r3, [r7, #15]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d10d      	bne.n	800ade4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f000 fdaa 	bl	800b922 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800adce:	e009      	b.n	800ade4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800add0:	6839      	ldr	r1, [r7, #0]
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 fcf7 	bl	800b7c6 <USBD_CtlError>
          break;
 800add8:	e004      	b.n	800ade4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800adda:	6839      	ldr	r1, [r7, #0]
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 fcf2 	bl	800b7c6 <USBD_CtlError>
          break;
 800ade2:	e000      	b.n	800ade6 <USBD_StdItfReq+0xc2>
          break;
 800ade4:	bf00      	nop
      }
      break;
 800ade6:	e004      	b.n	800adf2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ade8:	6839      	ldr	r1, [r7, #0]
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f000 fceb 	bl	800b7c6 <USBD_CtlError>
      break;
 800adf0:	bf00      	nop
  }

  return ret;
 800adf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	3710      	adds	r7, #16
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ae06:	2300      	movs	r3, #0
 800ae08:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	889b      	ldrh	r3, [r3, #4]
 800ae0e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	781b      	ldrb	r3, [r3, #0]
 800ae14:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ae18:	2b40      	cmp	r3, #64	; 0x40
 800ae1a:	d007      	beq.n	800ae2c <USBD_StdEPReq+0x30>
 800ae1c:	2b40      	cmp	r3, #64	; 0x40
 800ae1e:	f200 817f 	bhi.w	800b120 <USBD_StdEPReq+0x324>
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d02a      	beq.n	800ae7c <USBD_StdEPReq+0x80>
 800ae26:	2b20      	cmp	r3, #32
 800ae28:	f040 817a 	bne.w	800b120 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ae2c:	7bbb      	ldrb	r3, [r7, #14]
 800ae2e:	4619      	mov	r1, r3
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f7ff fe83 	bl	800ab3c <USBD_CoreFindEP>
 800ae36:	4603      	mov	r3, r0
 800ae38:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae3a:	7b7b      	ldrb	r3, [r7, #13]
 800ae3c:	2bff      	cmp	r3, #255	; 0xff
 800ae3e:	f000 8174 	beq.w	800b12a <USBD_StdEPReq+0x32e>
 800ae42:	7b7b      	ldrb	r3, [r7, #13]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	f040 8170 	bne.w	800b12a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800ae4a:	7b7a      	ldrb	r2, [r7, #13]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ae52:	7b7a      	ldrb	r2, [r7, #13]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	32ae      	adds	r2, #174	; 0xae
 800ae58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae5c:	689b      	ldr	r3, [r3, #8]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	f000 8163 	beq.w	800b12a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ae64:	7b7a      	ldrb	r2, [r7, #13]
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	32ae      	adds	r2, #174	; 0xae
 800ae6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae6e:	689b      	ldr	r3, [r3, #8]
 800ae70:	6839      	ldr	r1, [r7, #0]
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	4798      	blx	r3
 800ae76:	4603      	mov	r3, r0
 800ae78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ae7a:	e156      	b.n	800b12a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	785b      	ldrb	r3, [r3, #1]
 800ae80:	2b03      	cmp	r3, #3
 800ae82:	d008      	beq.n	800ae96 <USBD_StdEPReq+0x9a>
 800ae84:	2b03      	cmp	r3, #3
 800ae86:	f300 8145 	bgt.w	800b114 <USBD_StdEPReq+0x318>
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	f000 809b 	beq.w	800afc6 <USBD_StdEPReq+0x1ca>
 800ae90:	2b01      	cmp	r3, #1
 800ae92:	d03c      	beq.n	800af0e <USBD_StdEPReq+0x112>
 800ae94:	e13e      	b.n	800b114 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae9c:	b2db      	uxtb	r3, r3
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	d002      	beq.n	800aea8 <USBD_StdEPReq+0xac>
 800aea2:	2b03      	cmp	r3, #3
 800aea4:	d016      	beq.n	800aed4 <USBD_StdEPReq+0xd8>
 800aea6:	e02c      	b.n	800af02 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aea8:	7bbb      	ldrb	r3, [r7, #14]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d00d      	beq.n	800aeca <USBD_StdEPReq+0xce>
 800aeae:	7bbb      	ldrb	r3, [r7, #14]
 800aeb0:	2b80      	cmp	r3, #128	; 0x80
 800aeb2:	d00a      	beq.n	800aeca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aeb4:	7bbb      	ldrb	r3, [r7, #14]
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f001 f88f 	bl	800bfdc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aebe:	2180      	movs	r1, #128	; 0x80
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f001 f88b 	bl	800bfdc <USBD_LL_StallEP>
 800aec6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aec8:	e020      	b.n	800af0c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800aeca:	6839      	ldr	r1, [r7, #0]
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 fc7a 	bl	800b7c6 <USBD_CtlError>
              break;
 800aed2:	e01b      	b.n	800af0c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	885b      	ldrh	r3, [r3, #2]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d10e      	bne.n	800aefa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aedc:	7bbb      	ldrb	r3, [r7, #14]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d00b      	beq.n	800aefa <USBD_StdEPReq+0xfe>
 800aee2:	7bbb      	ldrb	r3, [r7, #14]
 800aee4:	2b80      	cmp	r3, #128	; 0x80
 800aee6:	d008      	beq.n	800aefa <USBD_StdEPReq+0xfe>
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	88db      	ldrh	r3, [r3, #6]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d104      	bne.n	800aefa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aef0:	7bbb      	ldrb	r3, [r7, #14]
 800aef2:	4619      	mov	r1, r3
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f001 f871 	bl	800bfdc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f000 fd11 	bl	800b922 <USBD_CtlSendStatus>

              break;
 800af00:	e004      	b.n	800af0c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800af02:	6839      	ldr	r1, [r7, #0]
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f000 fc5e 	bl	800b7c6 <USBD_CtlError>
              break;
 800af0a:	bf00      	nop
          }
          break;
 800af0c:	e107      	b.n	800b11e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af14:	b2db      	uxtb	r3, r3
 800af16:	2b02      	cmp	r3, #2
 800af18:	d002      	beq.n	800af20 <USBD_StdEPReq+0x124>
 800af1a:	2b03      	cmp	r3, #3
 800af1c:	d016      	beq.n	800af4c <USBD_StdEPReq+0x150>
 800af1e:	e04b      	b.n	800afb8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af20:	7bbb      	ldrb	r3, [r7, #14]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d00d      	beq.n	800af42 <USBD_StdEPReq+0x146>
 800af26:	7bbb      	ldrb	r3, [r7, #14]
 800af28:	2b80      	cmp	r3, #128	; 0x80
 800af2a:	d00a      	beq.n	800af42 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800af2c:	7bbb      	ldrb	r3, [r7, #14]
 800af2e:	4619      	mov	r1, r3
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f001 f853 	bl	800bfdc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800af36:	2180      	movs	r1, #128	; 0x80
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f001 f84f 	bl	800bfdc <USBD_LL_StallEP>
 800af3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800af40:	e040      	b.n	800afc4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800af42:	6839      	ldr	r1, [r7, #0]
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f000 fc3e 	bl	800b7c6 <USBD_CtlError>
              break;
 800af4a:	e03b      	b.n	800afc4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	885b      	ldrh	r3, [r3, #2]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d136      	bne.n	800afc2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800af54:	7bbb      	ldrb	r3, [r7, #14]
 800af56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d004      	beq.n	800af68 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800af5e:	7bbb      	ldrb	r3, [r7, #14]
 800af60:	4619      	mov	r1, r3
 800af62:	6878      	ldr	r0, [r7, #4]
 800af64:	f001 f859 	bl	800c01a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f000 fcda 	bl	800b922 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800af6e:	7bbb      	ldrb	r3, [r7, #14]
 800af70:	4619      	mov	r1, r3
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f7ff fde2 	bl	800ab3c <USBD_CoreFindEP>
 800af78:	4603      	mov	r3, r0
 800af7a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af7c:	7b7b      	ldrb	r3, [r7, #13]
 800af7e:	2bff      	cmp	r3, #255	; 0xff
 800af80:	d01f      	beq.n	800afc2 <USBD_StdEPReq+0x1c6>
 800af82:	7b7b      	ldrb	r3, [r7, #13]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d11c      	bne.n	800afc2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800af88:	7b7a      	ldrb	r2, [r7, #13]
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800af90:	7b7a      	ldrb	r2, [r7, #13]
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	32ae      	adds	r2, #174	; 0xae
 800af96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af9a:	689b      	ldr	r3, [r3, #8]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d010      	beq.n	800afc2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800afa0:	7b7a      	ldrb	r2, [r7, #13]
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	32ae      	adds	r2, #174	; 0xae
 800afa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afaa:	689b      	ldr	r3, [r3, #8]
 800afac:	6839      	ldr	r1, [r7, #0]
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	4798      	blx	r3
 800afb2:	4603      	mov	r3, r0
 800afb4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800afb6:	e004      	b.n	800afc2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800afb8:	6839      	ldr	r1, [r7, #0]
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f000 fc03 	bl	800b7c6 <USBD_CtlError>
              break;
 800afc0:	e000      	b.n	800afc4 <USBD_StdEPReq+0x1c8>
              break;
 800afc2:	bf00      	nop
          }
          break;
 800afc4:	e0ab      	b.n	800b11e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	2b02      	cmp	r3, #2
 800afd0:	d002      	beq.n	800afd8 <USBD_StdEPReq+0x1dc>
 800afd2:	2b03      	cmp	r3, #3
 800afd4:	d032      	beq.n	800b03c <USBD_StdEPReq+0x240>
 800afd6:	e097      	b.n	800b108 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800afd8:	7bbb      	ldrb	r3, [r7, #14]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d007      	beq.n	800afee <USBD_StdEPReq+0x1f2>
 800afde:	7bbb      	ldrb	r3, [r7, #14]
 800afe0:	2b80      	cmp	r3, #128	; 0x80
 800afe2:	d004      	beq.n	800afee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800afe4:	6839      	ldr	r1, [r7, #0]
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f000 fbed 	bl	800b7c6 <USBD_CtlError>
                break;
 800afec:	e091      	b.n	800b112 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800afee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	da0b      	bge.n	800b00e <USBD_StdEPReq+0x212>
 800aff6:	7bbb      	ldrb	r3, [r7, #14]
 800aff8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800affc:	4613      	mov	r3, r2
 800affe:	009b      	lsls	r3, r3, #2
 800b000:	4413      	add	r3, r2
 800b002:	009b      	lsls	r3, r3, #2
 800b004:	3310      	adds	r3, #16
 800b006:	687a      	ldr	r2, [r7, #4]
 800b008:	4413      	add	r3, r2
 800b00a:	3304      	adds	r3, #4
 800b00c:	e00b      	b.n	800b026 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b00e:	7bbb      	ldrb	r3, [r7, #14]
 800b010:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b014:	4613      	mov	r3, r2
 800b016:	009b      	lsls	r3, r3, #2
 800b018:	4413      	add	r3, r2
 800b01a:	009b      	lsls	r3, r3, #2
 800b01c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	4413      	add	r3, r2
 800b024:	3304      	adds	r3, #4
 800b026:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	2200      	movs	r2, #0
 800b02c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	2202      	movs	r2, #2
 800b032:	4619      	mov	r1, r3
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f000 fc37 	bl	800b8a8 <USBD_CtlSendData>
              break;
 800b03a:	e06a      	b.n	800b112 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b03c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b040:	2b00      	cmp	r3, #0
 800b042:	da11      	bge.n	800b068 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b044:	7bbb      	ldrb	r3, [r7, #14]
 800b046:	f003 020f 	and.w	r2, r3, #15
 800b04a:	6879      	ldr	r1, [r7, #4]
 800b04c:	4613      	mov	r3, r2
 800b04e:	009b      	lsls	r3, r3, #2
 800b050:	4413      	add	r3, r2
 800b052:	009b      	lsls	r3, r3, #2
 800b054:	440b      	add	r3, r1
 800b056:	3324      	adds	r3, #36	; 0x24
 800b058:	881b      	ldrh	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d117      	bne.n	800b08e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b05e:	6839      	ldr	r1, [r7, #0]
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f000 fbb0 	bl	800b7c6 <USBD_CtlError>
                  break;
 800b066:	e054      	b.n	800b112 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b068:	7bbb      	ldrb	r3, [r7, #14]
 800b06a:	f003 020f 	and.w	r2, r3, #15
 800b06e:	6879      	ldr	r1, [r7, #4]
 800b070:	4613      	mov	r3, r2
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	4413      	add	r3, r2
 800b076:	009b      	lsls	r3, r3, #2
 800b078:	440b      	add	r3, r1
 800b07a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b07e:	881b      	ldrh	r3, [r3, #0]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d104      	bne.n	800b08e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b084:	6839      	ldr	r1, [r7, #0]
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 fb9d 	bl	800b7c6 <USBD_CtlError>
                  break;
 800b08c:	e041      	b.n	800b112 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b08e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b092:	2b00      	cmp	r3, #0
 800b094:	da0b      	bge.n	800b0ae <USBD_StdEPReq+0x2b2>
 800b096:	7bbb      	ldrb	r3, [r7, #14]
 800b098:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b09c:	4613      	mov	r3, r2
 800b09e:	009b      	lsls	r3, r3, #2
 800b0a0:	4413      	add	r3, r2
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	3310      	adds	r3, #16
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	4413      	add	r3, r2
 800b0aa:	3304      	adds	r3, #4
 800b0ac:	e00b      	b.n	800b0c6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b0ae:	7bbb      	ldrb	r3, [r7, #14]
 800b0b0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b0b4:	4613      	mov	r3, r2
 800b0b6:	009b      	lsls	r3, r3, #2
 800b0b8:	4413      	add	r3, r2
 800b0ba:	009b      	lsls	r3, r3, #2
 800b0bc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	4413      	add	r3, r2
 800b0c4:	3304      	adds	r3, #4
 800b0c6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b0c8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d002      	beq.n	800b0d4 <USBD_StdEPReq+0x2d8>
 800b0ce:	7bbb      	ldrb	r3, [r7, #14]
 800b0d0:	2b80      	cmp	r3, #128	; 0x80
 800b0d2:	d103      	bne.n	800b0dc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	601a      	str	r2, [r3, #0]
 800b0da:	e00e      	b.n	800b0fa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b0dc:	7bbb      	ldrb	r3, [r7, #14]
 800b0de:	4619      	mov	r1, r3
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f000 ffb9 	bl	800c058 <USBD_LL_IsStallEP>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d003      	beq.n	800b0f4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	2201      	movs	r2, #1
 800b0f0:	601a      	str	r2, [r3, #0]
 800b0f2:	e002      	b.n	800b0fa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	2202      	movs	r2, #2
 800b0fe:	4619      	mov	r1, r3
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f000 fbd1 	bl	800b8a8 <USBD_CtlSendData>
              break;
 800b106:	e004      	b.n	800b112 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b108:	6839      	ldr	r1, [r7, #0]
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f000 fb5b 	bl	800b7c6 <USBD_CtlError>
              break;
 800b110:	bf00      	nop
          }
          break;
 800b112:	e004      	b.n	800b11e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b114:	6839      	ldr	r1, [r7, #0]
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 fb55 	bl	800b7c6 <USBD_CtlError>
          break;
 800b11c:	bf00      	nop
      }
      break;
 800b11e:	e005      	b.n	800b12c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b120:	6839      	ldr	r1, [r7, #0]
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f000 fb4f 	bl	800b7c6 <USBD_CtlError>
      break;
 800b128:	e000      	b.n	800b12c <USBD_StdEPReq+0x330>
      break;
 800b12a:	bf00      	nop
  }

  return ret;
 800b12c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3710      	adds	r7, #16
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
	...

0800b138 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b142:	2300      	movs	r3, #0
 800b144:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b146:	2300      	movs	r3, #0
 800b148:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b14a:	2300      	movs	r3, #0
 800b14c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	885b      	ldrh	r3, [r3, #2]
 800b152:	0a1b      	lsrs	r3, r3, #8
 800b154:	b29b      	uxth	r3, r3
 800b156:	3b01      	subs	r3, #1
 800b158:	2b06      	cmp	r3, #6
 800b15a:	f200 8128 	bhi.w	800b3ae <USBD_GetDescriptor+0x276>
 800b15e:	a201      	add	r2, pc, #4	; (adr r2, 800b164 <USBD_GetDescriptor+0x2c>)
 800b160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b164:	0800b181 	.word	0x0800b181
 800b168:	0800b199 	.word	0x0800b199
 800b16c:	0800b1d9 	.word	0x0800b1d9
 800b170:	0800b3af 	.word	0x0800b3af
 800b174:	0800b3af 	.word	0x0800b3af
 800b178:	0800b34f 	.word	0x0800b34f
 800b17c:	0800b37b 	.word	0x0800b37b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	687a      	ldr	r2, [r7, #4]
 800b18a:	7c12      	ldrb	r2, [r2, #16]
 800b18c:	f107 0108 	add.w	r1, r7, #8
 800b190:	4610      	mov	r0, r2
 800b192:	4798      	blx	r3
 800b194:	60f8      	str	r0, [r7, #12]
      break;
 800b196:	e112      	b.n	800b3be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	7c1b      	ldrb	r3, [r3, #16]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d10d      	bne.n	800b1bc <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1a8:	f107 0208 	add.w	r2, r7, #8
 800b1ac:	4610      	mov	r0, r2
 800b1ae:	4798      	blx	r3
 800b1b0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	2202      	movs	r2, #2
 800b1b8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b1ba:	e100      	b.n	800b3be <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c4:	f107 0208 	add.w	r2, r7, #8
 800b1c8:	4610      	mov	r0, r2
 800b1ca:	4798      	blx	r3
 800b1cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	3301      	adds	r3, #1
 800b1d2:	2202      	movs	r2, #2
 800b1d4:	701a      	strb	r2, [r3, #0]
      break;
 800b1d6:	e0f2      	b.n	800b3be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	885b      	ldrh	r3, [r3, #2]
 800b1dc:	b2db      	uxtb	r3, r3
 800b1de:	2b05      	cmp	r3, #5
 800b1e0:	f200 80ac 	bhi.w	800b33c <USBD_GetDescriptor+0x204>
 800b1e4:	a201      	add	r2, pc, #4	; (adr r2, 800b1ec <USBD_GetDescriptor+0xb4>)
 800b1e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ea:	bf00      	nop
 800b1ec:	0800b205 	.word	0x0800b205
 800b1f0:	0800b239 	.word	0x0800b239
 800b1f4:	0800b26d 	.word	0x0800b26d
 800b1f8:	0800b2a1 	.word	0x0800b2a1
 800b1fc:	0800b2d5 	.word	0x0800b2d5
 800b200:	0800b309 	.word	0x0800b309
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b20a:	685b      	ldr	r3, [r3, #4]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d00b      	beq.n	800b228 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b216:	685b      	ldr	r3, [r3, #4]
 800b218:	687a      	ldr	r2, [r7, #4]
 800b21a:	7c12      	ldrb	r2, [r2, #16]
 800b21c:	f107 0108 	add.w	r1, r7, #8
 800b220:	4610      	mov	r0, r2
 800b222:	4798      	blx	r3
 800b224:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b226:	e091      	b.n	800b34c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b228:	6839      	ldr	r1, [r7, #0]
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 facb 	bl	800b7c6 <USBD_CtlError>
            err++;
 800b230:	7afb      	ldrb	r3, [r7, #11]
 800b232:	3301      	adds	r3, #1
 800b234:	72fb      	strb	r3, [r7, #11]
          break;
 800b236:	e089      	b.n	800b34c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b23e:	689b      	ldr	r3, [r3, #8]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d00b      	beq.n	800b25c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b24a:	689b      	ldr	r3, [r3, #8]
 800b24c:	687a      	ldr	r2, [r7, #4]
 800b24e:	7c12      	ldrb	r2, [r2, #16]
 800b250:	f107 0108 	add.w	r1, r7, #8
 800b254:	4610      	mov	r0, r2
 800b256:	4798      	blx	r3
 800b258:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b25a:	e077      	b.n	800b34c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b25c:	6839      	ldr	r1, [r7, #0]
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f000 fab1 	bl	800b7c6 <USBD_CtlError>
            err++;
 800b264:	7afb      	ldrb	r3, [r7, #11]
 800b266:	3301      	adds	r3, #1
 800b268:	72fb      	strb	r3, [r7, #11]
          break;
 800b26a:	e06f      	b.n	800b34c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b272:	68db      	ldr	r3, [r3, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d00b      	beq.n	800b290 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b27e:	68db      	ldr	r3, [r3, #12]
 800b280:	687a      	ldr	r2, [r7, #4]
 800b282:	7c12      	ldrb	r2, [r2, #16]
 800b284:	f107 0108 	add.w	r1, r7, #8
 800b288:	4610      	mov	r0, r2
 800b28a:	4798      	blx	r3
 800b28c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b28e:	e05d      	b.n	800b34c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b290:	6839      	ldr	r1, [r7, #0]
 800b292:	6878      	ldr	r0, [r7, #4]
 800b294:	f000 fa97 	bl	800b7c6 <USBD_CtlError>
            err++;
 800b298:	7afb      	ldrb	r3, [r7, #11]
 800b29a:	3301      	adds	r3, #1
 800b29c:	72fb      	strb	r3, [r7, #11]
          break;
 800b29e:	e055      	b.n	800b34c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2a6:	691b      	ldr	r3, [r3, #16]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d00b      	beq.n	800b2c4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2b2:	691b      	ldr	r3, [r3, #16]
 800b2b4:	687a      	ldr	r2, [r7, #4]
 800b2b6:	7c12      	ldrb	r2, [r2, #16]
 800b2b8:	f107 0108 	add.w	r1, r7, #8
 800b2bc:	4610      	mov	r0, r2
 800b2be:	4798      	blx	r3
 800b2c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2c2:	e043      	b.n	800b34c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2c4:	6839      	ldr	r1, [r7, #0]
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f000 fa7d 	bl	800b7c6 <USBD_CtlError>
            err++;
 800b2cc:	7afb      	ldrb	r3, [r7, #11]
 800b2ce:	3301      	adds	r3, #1
 800b2d0:	72fb      	strb	r3, [r7, #11]
          break;
 800b2d2:	e03b      	b.n	800b34c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2da:	695b      	ldr	r3, [r3, #20]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d00b      	beq.n	800b2f8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2e6:	695b      	ldr	r3, [r3, #20]
 800b2e8:	687a      	ldr	r2, [r7, #4]
 800b2ea:	7c12      	ldrb	r2, [r2, #16]
 800b2ec:	f107 0108 	add.w	r1, r7, #8
 800b2f0:	4610      	mov	r0, r2
 800b2f2:	4798      	blx	r3
 800b2f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2f6:	e029      	b.n	800b34c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2f8:	6839      	ldr	r1, [r7, #0]
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 fa63 	bl	800b7c6 <USBD_CtlError>
            err++;
 800b300:	7afb      	ldrb	r3, [r7, #11]
 800b302:	3301      	adds	r3, #1
 800b304:	72fb      	strb	r3, [r7, #11]
          break;
 800b306:	e021      	b.n	800b34c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b30e:	699b      	ldr	r3, [r3, #24]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d00b      	beq.n	800b32c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b31a:	699b      	ldr	r3, [r3, #24]
 800b31c:	687a      	ldr	r2, [r7, #4]
 800b31e:	7c12      	ldrb	r2, [r2, #16]
 800b320:	f107 0108 	add.w	r1, r7, #8
 800b324:	4610      	mov	r0, r2
 800b326:	4798      	blx	r3
 800b328:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b32a:	e00f      	b.n	800b34c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b32c:	6839      	ldr	r1, [r7, #0]
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f000 fa49 	bl	800b7c6 <USBD_CtlError>
            err++;
 800b334:	7afb      	ldrb	r3, [r7, #11]
 800b336:	3301      	adds	r3, #1
 800b338:	72fb      	strb	r3, [r7, #11]
          break;
 800b33a:	e007      	b.n	800b34c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b33c:	6839      	ldr	r1, [r7, #0]
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 fa41 	bl	800b7c6 <USBD_CtlError>
          err++;
 800b344:	7afb      	ldrb	r3, [r7, #11]
 800b346:	3301      	adds	r3, #1
 800b348:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b34a:	bf00      	nop
      }
      break;
 800b34c:	e037      	b.n	800b3be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	7c1b      	ldrb	r3, [r3, #16]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d109      	bne.n	800b36a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b35c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b35e:	f107 0208 	add.w	r2, r7, #8
 800b362:	4610      	mov	r0, r2
 800b364:	4798      	blx	r3
 800b366:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b368:	e029      	b.n	800b3be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b36a:	6839      	ldr	r1, [r7, #0]
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f000 fa2a 	bl	800b7c6 <USBD_CtlError>
        err++;
 800b372:	7afb      	ldrb	r3, [r7, #11]
 800b374:	3301      	adds	r3, #1
 800b376:	72fb      	strb	r3, [r7, #11]
      break;
 800b378:	e021      	b.n	800b3be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	7c1b      	ldrb	r3, [r3, #16]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d10d      	bne.n	800b39e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b38a:	f107 0208 	add.w	r2, r7, #8
 800b38e:	4610      	mov	r0, r2
 800b390:	4798      	blx	r3
 800b392:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	3301      	adds	r3, #1
 800b398:	2207      	movs	r2, #7
 800b39a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b39c:	e00f      	b.n	800b3be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b39e:	6839      	ldr	r1, [r7, #0]
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f000 fa10 	bl	800b7c6 <USBD_CtlError>
        err++;
 800b3a6:	7afb      	ldrb	r3, [r7, #11]
 800b3a8:	3301      	adds	r3, #1
 800b3aa:	72fb      	strb	r3, [r7, #11]
      break;
 800b3ac:	e007      	b.n	800b3be <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b3ae:	6839      	ldr	r1, [r7, #0]
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f000 fa08 	bl	800b7c6 <USBD_CtlError>
      err++;
 800b3b6:	7afb      	ldrb	r3, [r7, #11]
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	72fb      	strb	r3, [r7, #11]
      break;
 800b3bc:	bf00      	nop
  }

  if (err != 0U)
 800b3be:	7afb      	ldrb	r3, [r7, #11]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d11e      	bne.n	800b402 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	88db      	ldrh	r3, [r3, #6]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d016      	beq.n	800b3fa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b3cc:	893b      	ldrh	r3, [r7, #8]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d00e      	beq.n	800b3f0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	88da      	ldrh	r2, [r3, #6]
 800b3d6:	893b      	ldrh	r3, [r7, #8]
 800b3d8:	4293      	cmp	r3, r2
 800b3da:	bf28      	it	cs
 800b3dc:	4613      	movcs	r3, r2
 800b3de:	b29b      	uxth	r3, r3
 800b3e0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b3e2:	893b      	ldrh	r3, [r7, #8]
 800b3e4:	461a      	mov	r2, r3
 800b3e6:	68f9      	ldr	r1, [r7, #12]
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f000 fa5d 	bl	800b8a8 <USBD_CtlSendData>
 800b3ee:	e009      	b.n	800b404 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b3f0:	6839      	ldr	r1, [r7, #0]
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f000 f9e7 	bl	800b7c6 <USBD_CtlError>
 800b3f8:	e004      	b.n	800b404 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 fa91 	bl	800b922 <USBD_CtlSendStatus>
 800b400:	e000      	b.n	800b404 <USBD_GetDescriptor+0x2cc>
    return;
 800b402:	bf00      	nop
  }
}
 800b404:	3710      	adds	r7, #16
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop

0800b40c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	889b      	ldrh	r3, [r3, #4]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d131      	bne.n	800b482 <USBD_SetAddress+0x76>
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	88db      	ldrh	r3, [r3, #6]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d12d      	bne.n	800b482 <USBD_SetAddress+0x76>
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	885b      	ldrh	r3, [r3, #2]
 800b42a:	2b7f      	cmp	r3, #127	; 0x7f
 800b42c:	d829      	bhi.n	800b482 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	885b      	ldrh	r3, [r3, #2]
 800b432:	b2db      	uxtb	r3, r3
 800b434:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b438:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b440:	b2db      	uxtb	r3, r3
 800b442:	2b03      	cmp	r3, #3
 800b444:	d104      	bne.n	800b450 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b446:	6839      	ldr	r1, [r7, #0]
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f000 f9bc 	bl	800b7c6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b44e:	e01d      	b.n	800b48c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	7bfa      	ldrb	r2, [r7, #15]
 800b454:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b458:	7bfb      	ldrb	r3, [r7, #15]
 800b45a:	4619      	mov	r1, r3
 800b45c:	6878      	ldr	r0, [r7, #4]
 800b45e:	f000 fe27 	bl	800c0b0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 fa5d 	bl	800b922 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b468:	7bfb      	ldrb	r3, [r7, #15]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d004      	beq.n	800b478 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2202      	movs	r2, #2
 800b472:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b476:	e009      	b.n	800b48c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2201      	movs	r2, #1
 800b47c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b480:	e004      	b.n	800b48c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b482:	6839      	ldr	r1, [r7, #0]
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 f99e 	bl	800b7c6 <USBD_CtlError>
  }
}
 800b48a:	bf00      	nop
 800b48c:	bf00      	nop
 800b48e:	3710      	adds	r7, #16
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}

0800b494 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b084      	sub	sp, #16
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
 800b49c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	885b      	ldrh	r3, [r3, #2]
 800b4a6:	b2da      	uxtb	r2, r3
 800b4a8:	4b4e      	ldr	r3, [pc, #312]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b4aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b4ac:	4b4d      	ldr	r3, [pc, #308]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b4ae:	781b      	ldrb	r3, [r3, #0]
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	d905      	bls.n	800b4c0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b4b4:	6839      	ldr	r1, [r7, #0]
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 f985 	bl	800b7c6 <USBD_CtlError>
    return USBD_FAIL;
 800b4bc:	2303      	movs	r3, #3
 800b4be:	e08c      	b.n	800b5da <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4c6:	b2db      	uxtb	r3, r3
 800b4c8:	2b02      	cmp	r3, #2
 800b4ca:	d002      	beq.n	800b4d2 <USBD_SetConfig+0x3e>
 800b4cc:	2b03      	cmp	r3, #3
 800b4ce:	d029      	beq.n	800b524 <USBD_SetConfig+0x90>
 800b4d0:	e075      	b.n	800b5be <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b4d2:	4b44      	ldr	r3, [pc, #272]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d020      	beq.n	800b51c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b4da:	4b42      	ldr	r3, [pc, #264]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	461a      	mov	r2, r3
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b4e4:	4b3f      	ldr	r3, [pc, #252]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b4e6:	781b      	ldrb	r3, [r3, #0]
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f7fe ffe7 	bl	800a4be <USBD_SetClassConfig>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b4f4:	7bfb      	ldrb	r3, [r7, #15]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d008      	beq.n	800b50c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b4fa:	6839      	ldr	r1, [r7, #0]
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f000 f962 	bl	800b7c6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2202      	movs	r2, #2
 800b506:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b50a:	e065      	b.n	800b5d8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 fa08 	bl	800b922 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2203      	movs	r2, #3
 800b516:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b51a:	e05d      	b.n	800b5d8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f000 fa00 	bl	800b922 <USBD_CtlSendStatus>
      break;
 800b522:	e059      	b.n	800b5d8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b524:	4b2f      	ldr	r3, [pc, #188]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d112      	bne.n	800b552 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2202      	movs	r2, #2
 800b530:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b534:	4b2b      	ldr	r3, [pc, #172]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	461a      	mov	r2, r3
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b53e:	4b29      	ldr	r3, [pc, #164]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b540:	781b      	ldrb	r3, [r3, #0]
 800b542:	4619      	mov	r1, r3
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f7fe ffd6 	bl	800a4f6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	f000 f9e9 	bl	800b922 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b550:	e042      	b.n	800b5d8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b552:	4b24      	ldr	r3, [pc, #144]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b554:	781b      	ldrb	r3, [r3, #0]
 800b556:	461a      	mov	r2, r3
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	685b      	ldr	r3, [r3, #4]
 800b55c:	429a      	cmp	r2, r3
 800b55e:	d02a      	beq.n	800b5b6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	685b      	ldr	r3, [r3, #4]
 800b564:	b2db      	uxtb	r3, r3
 800b566:	4619      	mov	r1, r3
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f7fe ffc4 	bl	800a4f6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b56e:	4b1d      	ldr	r3, [pc, #116]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	461a      	mov	r2, r3
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b578:	4b1a      	ldr	r3, [pc, #104]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	4619      	mov	r1, r3
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f7fe ff9d 	bl	800a4be <USBD_SetClassConfig>
 800b584:	4603      	mov	r3, r0
 800b586:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b588:	7bfb      	ldrb	r3, [r7, #15]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d00f      	beq.n	800b5ae <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b58e:	6839      	ldr	r1, [r7, #0]
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f000 f918 	bl	800b7c6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	b2db      	uxtb	r3, r3
 800b59c:	4619      	mov	r1, r3
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	f7fe ffa9 	bl	800a4f6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2202      	movs	r2, #2
 800b5a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b5ac:	e014      	b.n	800b5d8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f000 f9b7 	bl	800b922 <USBD_CtlSendStatus>
      break;
 800b5b4:	e010      	b.n	800b5d8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f000 f9b3 	bl	800b922 <USBD_CtlSendStatus>
      break;
 800b5bc:	e00c      	b.n	800b5d8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b5be:	6839      	ldr	r1, [r7, #0]
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 f900 	bl	800b7c6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b5c6:	4b07      	ldr	r3, [pc, #28]	; (800b5e4 <USBD_SetConfig+0x150>)
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f7fe ff92 	bl	800a4f6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b5d2:	2303      	movs	r3, #3
 800b5d4:	73fb      	strb	r3, [r7, #15]
      break;
 800b5d6:	bf00      	nop
  }

  return ret;
 800b5d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	3710      	adds	r7, #16
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}
 800b5e2:	bf00      	nop
 800b5e4:	20000408 	.word	0x20000408

0800b5e8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
 800b5f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	88db      	ldrh	r3, [r3, #6]
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d004      	beq.n	800b604 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b5fa:	6839      	ldr	r1, [r7, #0]
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f000 f8e2 	bl	800b7c6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b602:	e023      	b.n	800b64c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b60a:	b2db      	uxtb	r3, r3
 800b60c:	2b02      	cmp	r3, #2
 800b60e:	dc02      	bgt.n	800b616 <USBD_GetConfig+0x2e>
 800b610:	2b00      	cmp	r3, #0
 800b612:	dc03      	bgt.n	800b61c <USBD_GetConfig+0x34>
 800b614:	e015      	b.n	800b642 <USBD_GetConfig+0x5a>
 800b616:	2b03      	cmp	r3, #3
 800b618:	d00b      	beq.n	800b632 <USBD_GetConfig+0x4a>
 800b61a:	e012      	b.n	800b642 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	3308      	adds	r3, #8
 800b626:	2201      	movs	r2, #1
 800b628:	4619      	mov	r1, r3
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f000 f93c 	bl	800b8a8 <USBD_CtlSendData>
        break;
 800b630:	e00c      	b.n	800b64c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	3304      	adds	r3, #4
 800b636:	2201      	movs	r2, #1
 800b638:	4619      	mov	r1, r3
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 f934 	bl	800b8a8 <USBD_CtlSendData>
        break;
 800b640:	e004      	b.n	800b64c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b642:	6839      	ldr	r1, [r7, #0]
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f000 f8be 	bl	800b7c6 <USBD_CtlError>
        break;
 800b64a:	bf00      	nop
}
 800b64c:	bf00      	nop
 800b64e:	3708      	adds	r7, #8
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}

0800b654 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b082      	sub	sp, #8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b664:	b2db      	uxtb	r3, r3
 800b666:	3b01      	subs	r3, #1
 800b668:	2b02      	cmp	r3, #2
 800b66a:	d81e      	bhi.n	800b6aa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	88db      	ldrh	r3, [r3, #6]
 800b670:	2b02      	cmp	r3, #2
 800b672:	d004      	beq.n	800b67e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b674:	6839      	ldr	r1, [r7, #0]
 800b676:	6878      	ldr	r0, [r7, #4]
 800b678:	f000 f8a5 	bl	800b7c6 <USBD_CtlError>
        break;
 800b67c:	e01a      	b.n	800b6b4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2201      	movs	r2, #1
 800b682:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d005      	beq.n	800b69a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	68db      	ldr	r3, [r3, #12]
 800b692:	f043 0202 	orr.w	r2, r3, #2
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	330c      	adds	r3, #12
 800b69e:	2202      	movs	r2, #2
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f000 f900 	bl	800b8a8 <USBD_CtlSendData>
      break;
 800b6a8:	e004      	b.n	800b6b4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b6aa:	6839      	ldr	r1, [r7, #0]
 800b6ac:	6878      	ldr	r0, [r7, #4]
 800b6ae:	f000 f88a 	bl	800b7c6 <USBD_CtlError>
      break;
 800b6b2:	bf00      	nop
  }
}
 800b6b4:	bf00      	nop
 800b6b6:	3708      	adds	r7, #8
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bd80      	pop	{r7, pc}

0800b6bc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b082      	sub	sp, #8
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	885b      	ldrh	r3, [r3, #2]
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d107      	bne.n	800b6de <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f000 f923 	bl	800b922 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b6dc:	e013      	b.n	800b706 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	885b      	ldrh	r3, [r3, #2]
 800b6e2:	2b02      	cmp	r3, #2
 800b6e4:	d10b      	bne.n	800b6fe <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	889b      	ldrh	r3, [r3, #4]
 800b6ea:	0a1b      	lsrs	r3, r3, #8
 800b6ec:	b29b      	uxth	r3, r3
 800b6ee:	b2da      	uxtb	r2, r3
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f000 f913 	bl	800b922 <USBD_CtlSendStatus>
}
 800b6fc:	e003      	b.n	800b706 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b6fe:	6839      	ldr	r1, [r7, #0]
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f000 f860 	bl	800b7c6 <USBD_CtlError>
}
 800b706:	bf00      	nop
 800b708:	3708      	adds	r7, #8
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}

0800b70e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b70e:	b580      	push	{r7, lr}
 800b710:	b082      	sub	sp, #8
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
 800b716:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b71e:	b2db      	uxtb	r3, r3
 800b720:	3b01      	subs	r3, #1
 800b722:	2b02      	cmp	r3, #2
 800b724:	d80b      	bhi.n	800b73e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	885b      	ldrh	r3, [r3, #2]
 800b72a:	2b01      	cmp	r3, #1
 800b72c:	d10c      	bne.n	800b748 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2200      	movs	r2, #0
 800b732:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f000 f8f3 	bl	800b922 <USBD_CtlSendStatus>
      }
      break;
 800b73c:	e004      	b.n	800b748 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b73e:	6839      	ldr	r1, [r7, #0]
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 f840 	bl	800b7c6 <USBD_CtlError>
      break;
 800b746:	e000      	b.n	800b74a <USBD_ClrFeature+0x3c>
      break;
 800b748:	bf00      	nop
  }
}
 800b74a:	bf00      	nop
 800b74c:	3708      	adds	r7, #8
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}

0800b752 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b752:	b580      	push	{r7, lr}
 800b754:	b084      	sub	sp, #16
 800b756:	af00      	add	r7, sp, #0
 800b758:	6078      	str	r0, [r7, #4]
 800b75a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	781a      	ldrb	r2, [r3, #0]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	3301      	adds	r3, #1
 800b76c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	781a      	ldrb	r2, [r3, #0]
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	3301      	adds	r3, #1
 800b77a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b77c:	68f8      	ldr	r0, [r7, #12]
 800b77e:	f7ff fa41 	bl	800ac04 <SWAPBYTE>
 800b782:	4603      	mov	r3, r0
 800b784:	461a      	mov	r2, r3
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	3301      	adds	r3, #1
 800b78e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	3301      	adds	r3, #1
 800b794:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b796:	68f8      	ldr	r0, [r7, #12]
 800b798:	f7ff fa34 	bl	800ac04 <SWAPBYTE>
 800b79c:	4603      	mov	r3, r0
 800b79e:	461a      	mov	r2, r3
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	3301      	adds	r3, #1
 800b7a8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b7b0:	68f8      	ldr	r0, [r7, #12]
 800b7b2:	f7ff fa27 	bl	800ac04 <SWAPBYTE>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	80da      	strh	r2, [r3, #6]
}
 800b7be:	bf00      	nop
 800b7c0:	3710      	adds	r7, #16
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}

0800b7c6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7c6:	b580      	push	{r7, lr}
 800b7c8:	b082      	sub	sp, #8
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
 800b7ce:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7d0:	2180      	movs	r1, #128	; 0x80
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f000 fc02 	bl	800bfdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b7d8:	2100      	movs	r1, #0
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f000 fbfe 	bl	800bfdc <USBD_LL_StallEP>
}
 800b7e0:	bf00      	nop
 800b7e2:	3708      	adds	r7, #8
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	bd80      	pop	{r7, pc}

0800b7e8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b086      	sub	sp, #24
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	60f8      	str	r0, [r7, #12]
 800b7f0:	60b9      	str	r1, [r7, #8]
 800b7f2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d036      	beq.n	800b86c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b802:	6938      	ldr	r0, [r7, #16]
 800b804:	f000 f836 	bl	800b874 <USBD_GetLen>
 800b808:	4603      	mov	r3, r0
 800b80a:	3301      	adds	r3, #1
 800b80c:	b29b      	uxth	r3, r3
 800b80e:	005b      	lsls	r3, r3, #1
 800b810:	b29a      	uxth	r2, r3
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b816:	7dfb      	ldrb	r3, [r7, #23]
 800b818:	68ba      	ldr	r2, [r7, #8]
 800b81a:	4413      	add	r3, r2
 800b81c:	687a      	ldr	r2, [r7, #4]
 800b81e:	7812      	ldrb	r2, [r2, #0]
 800b820:	701a      	strb	r2, [r3, #0]
  idx++;
 800b822:	7dfb      	ldrb	r3, [r7, #23]
 800b824:	3301      	adds	r3, #1
 800b826:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b828:	7dfb      	ldrb	r3, [r7, #23]
 800b82a:	68ba      	ldr	r2, [r7, #8]
 800b82c:	4413      	add	r3, r2
 800b82e:	2203      	movs	r2, #3
 800b830:	701a      	strb	r2, [r3, #0]
  idx++;
 800b832:	7dfb      	ldrb	r3, [r7, #23]
 800b834:	3301      	adds	r3, #1
 800b836:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b838:	e013      	b.n	800b862 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b83a:	7dfb      	ldrb	r3, [r7, #23]
 800b83c:	68ba      	ldr	r2, [r7, #8]
 800b83e:	4413      	add	r3, r2
 800b840:	693a      	ldr	r2, [r7, #16]
 800b842:	7812      	ldrb	r2, [r2, #0]
 800b844:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	3301      	adds	r3, #1
 800b84a:	613b      	str	r3, [r7, #16]
    idx++;
 800b84c:	7dfb      	ldrb	r3, [r7, #23]
 800b84e:	3301      	adds	r3, #1
 800b850:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b852:	7dfb      	ldrb	r3, [r7, #23]
 800b854:	68ba      	ldr	r2, [r7, #8]
 800b856:	4413      	add	r3, r2
 800b858:	2200      	movs	r2, #0
 800b85a:	701a      	strb	r2, [r3, #0]
    idx++;
 800b85c:	7dfb      	ldrb	r3, [r7, #23]
 800b85e:	3301      	adds	r3, #1
 800b860:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b862:	693b      	ldr	r3, [r7, #16]
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d1e7      	bne.n	800b83a <USBD_GetString+0x52>
 800b86a:	e000      	b.n	800b86e <USBD_GetString+0x86>
    return;
 800b86c:	bf00      	nop
  }
}
 800b86e:	3718      	adds	r7, #24
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}

0800b874 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b874:	b480      	push	{r7}
 800b876:	b085      	sub	sp, #20
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b87c:	2300      	movs	r3, #0
 800b87e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b884:	e005      	b.n	800b892 <USBD_GetLen+0x1e>
  {
    len++;
 800b886:	7bfb      	ldrb	r3, [r7, #15]
 800b888:	3301      	adds	r3, #1
 800b88a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	3301      	adds	r3, #1
 800b890:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	781b      	ldrb	r3, [r3, #0]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d1f5      	bne.n	800b886 <USBD_GetLen+0x12>
  }

  return len;
 800b89a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3714      	adds	r7, #20
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b084      	sub	sp, #16
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	60b9      	str	r1, [r7, #8]
 800b8b2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	2202      	movs	r2, #2
 800b8b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	687a      	ldr	r2, [r7, #4]
 800b8c6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	68ba      	ldr	r2, [r7, #8]
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f000 fc0d 	bl	800c0ee <USBD_LL_Transmit>

  return USBD_OK;
 800b8d4:	2300      	movs	r3, #0
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3710      	adds	r7, #16
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}

0800b8de <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b8de:	b580      	push	{r7, lr}
 800b8e0:	b084      	sub	sp, #16
 800b8e2:	af00      	add	r7, sp, #0
 800b8e4:	60f8      	str	r0, [r7, #12]
 800b8e6:	60b9      	str	r1, [r7, #8]
 800b8e8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	68ba      	ldr	r2, [r7, #8]
 800b8ee:	2100      	movs	r1, #0
 800b8f0:	68f8      	ldr	r0, [r7, #12]
 800b8f2:	f000 fbfc 	bl	800c0ee <USBD_LL_Transmit>

  return USBD_OK;
 800b8f6:	2300      	movs	r3, #0
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3710      	adds	r7, #16
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b084      	sub	sp, #16
 800b904:	af00      	add	r7, sp, #0
 800b906:	60f8      	str	r0, [r7, #12]
 800b908:	60b9      	str	r1, [r7, #8]
 800b90a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	68ba      	ldr	r2, [r7, #8]
 800b910:	2100      	movs	r1, #0
 800b912:	68f8      	ldr	r0, [r7, #12]
 800b914:	f000 fc0c 	bl	800c130 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b918:	2300      	movs	r3, #0
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3710      	adds	r7, #16
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}

0800b922 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b922:	b580      	push	{r7, lr}
 800b924:	b082      	sub	sp, #8
 800b926:	af00      	add	r7, sp, #0
 800b928:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2204      	movs	r2, #4
 800b92e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b932:	2300      	movs	r3, #0
 800b934:	2200      	movs	r2, #0
 800b936:	2100      	movs	r1, #0
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f000 fbd8 	bl	800c0ee <USBD_LL_Transmit>

  return USBD_OK;
 800b93e:	2300      	movs	r3, #0
}
 800b940:	4618      	mov	r0, r3
 800b942:	3708      	adds	r7, #8
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b082      	sub	sp, #8
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2205      	movs	r2, #5
 800b954:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b958:	2300      	movs	r3, #0
 800b95a:	2200      	movs	r2, #0
 800b95c:	2100      	movs	r1, #0
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f000 fbe6 	bl	800c130 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b964:	2300      	movs	r3, #0
}
 800b966:	4618      	mov	r0, r3
 800b968:	3708      	adds	r7, #8
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}
	...

0800b970 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b974:	2200      	movs	r2, #0
 800b976:	490e      	ldr	r1, [pc, #56]	; (800b9b0 <MX_USB_DEVICE_Init+0x40>)
 800b978:	480e      	ldr	r0, [pc, #56]	; (800b9b4 <MX_USB_DEVICE_Init+0x44>)
 800b97a:	f7fe fd23 	bl	800a3c4 <USBD_Init>
 800b97e:	4603      	mov	r3, r0
 800b980:	2b00      	cmp	r3, #0
 800b982:	d001      	beq.n	800b988 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b984:	f7f6 f934 	bl	8001bf0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800b988:	490b      	ldr	r1, [pc, #44]	; (800b9b8 <MX_USB_DEVICE_Init+0x48>)
 800b98a:	480a      	ldr	r0, [pc, #40]	; (800b9b4 <MX_USB_DEVICE_Init+0x44>)
 800b98c:	f7fe fd4a 	bl	800a424 <USBD_RegisterClass>
 800b990:	4603      	mov	r3, r0
 800b992:	2b00      	cmp	r3, #0
 800b994:	d001      	beq.n	800b99a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b996:	f7f6 f92b 	bl	8001bf0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b99a:	4806      	ldr	r0, [pc, #24]	; (800b9b4 <MX_USB_DEVICE_Init+0x44>)
 800b99c:	f7fe fd78 	bl	800a490 <USBD_Start>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d001      	beq.n	800b9aa <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800b9a6:	f7f6 f923 	bl	8001bf0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b9aa:	bf00      	nop
 800b9ac:	bd80      	pop	{r7, pc}
 800b9ae:	bf00      	nop
 800b9b0:	200000e8 	.word	0x200000e8
 800b9b4:	2000040c 	.word	0x2000040c
 800b9b8:	20000028 	.word	0x20000028

0800b9bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b083      	sub	sp, #12
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	6039      	str	r1, [r7, #0]
 800b9c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	2212      	movs	r2, #18
 800b9cc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b9ce:	4b03      	ldr	r3, [pc, #12]	; (800b9dc <USBD_FS_DeviceDescriptor+0x20>)
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	370c      	adds	r7, #12
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr
 800b9dc:	20000104 	.word	0x20000104

0800b9e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	6039      	str	r1, [r7, #0]
 800b9ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	2204      	movs	r2, #4
 800b9f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b9f2:	4b03      	ldr	r3, [pc, #12]	; (800ba00 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	370c      	adds	r7, #12
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr
 800ba00:	20000118 	.word	0x20000118

0800ba04 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	6039      	str	r1, [r7, #0]
 800ba0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba10:	79fb      	ldrb	r3, [r7, #7]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d105      	bne.n	800ba22 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba16:	683a      	ldr	r2, [r7, #0]
 800ba18:	4907      	ldr	r1, [pc, #28]	; (800ba38 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba1a:	4808      	ldr	r0, [pc, #32]	; (800ba3c <USBD_FS_ProductStrDescriptor+0x38>)
 800ba1c:	f7ff fee4 	bl	800b7e8 <USBD_GetString>
 800ba20:	e004      	b.n	800ba2c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba22:	683a      	ldr	r2, [r7, #0]
 800ba24:	4904      	ldr	r1, [pc, #16]	; (800ba38 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba26:	4805      	ldr	r0, [pc, #20]	; (800ba3c <USBD_FS_ProductStrDescriptor+0x38>)
 800ba28:	f7ff fede 	bl	800b7e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba2c:	4b02      	ldr	r3, [pc, #8]	; (800ba38 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3708      	adds	r7, #8
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}
 800ba36:	bf00      	nop
 800ba38:	200006e8 	.word	0x200006e8
 800ba3c:	0800cb5c 	.word	0x0800cb5c

0800ba40 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b082      	sub	sp, #8
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	4603      	mov	r3, r0
 800ba48:	6039      	str	r1, [r7, #0]
 800ba4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ba4c:	683a      	ldr	r2, [r7, #0]
 800ba4e:	4904      	ldr	r1, [pc, #16]	; (800ba60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ba50:	4804      	ldr	r0, [pc, #16]	; (800ba64 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ba52:	f7ff fec9 	bl	800b7e8 <USBD_GetString>
  return USBD_StrDesc;
 800ba56:	4b02      	ldr	r3, [pc, #8]	; (800ba60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	3708      	adds	r7, #8
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	bd80      	pop	{r7, pc}
 800ba60:	200006e8 	.word	0x200006e8
 800ba64:	0800cb64 	.word	0x0800cb64

0800ba68 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b082      	sub	sp, #8
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	4603      	mov	r3, r0
 800ba70:	6039      	str	r1, [r7, #0]
 800ba72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	221a      	movs	r2, #26
 800ba78:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ba7a:	f000 f843 	bl	800bb04 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ba7e:	4b02      	ldr	r3, [pc, #8]	; (800ba88 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3708      	adds	r7, #8
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}
 800ba88:	2000011c 	.word	0x2000011c

0800ba8c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b082      	sub	sp, #8
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	4603      	mov	r3, r0
 800ba94:	6039      	str	r1, [r7, #0]
 800ba96:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ba98:	79fb      	ldrb	r3, [r7, #7]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d105      	bne.n	800baaa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba9e:	683a      	ldr	r2, [r7, #0]
 800baa0:	4907      	ldr	r1, [pc, #28]	; (800bac0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800baa2:	4808      	ldr	r0, [pc, #32]	; (800bac4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800baa4:	f7ff fea0 	bl	800b7e8 <USBD_GetString>
 800baa8:	e004      	b.n	800bab4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800baaa:	683a      	ldr	r2, [r7, #0]
 800baac:	4904      	ldr	r1, [pc, #16]	; (800bac0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800baae:	4805      	ldr	r0, [pc, #20]	; (800bac4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bab0:	f7ff fe9a 	bl	800b7e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bab4:	4b02      	ldr	r3, [pc, #8]	; (800bac0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3708      	adds	r7, #8
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
 800babe:	bf00      	nop
 800bac0:	200006e8 	.word	0x200006e8
 800bac4:	0800cb78 	.word	0x0800cb78

0800bac8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b082      	sub	sp, #8
 800bacc:	af00      	add	r7, sp, #0
 800bace:	4603      	mov	r3, r0
 800bad0:	6039      	str	r1, [r7, #0]
 800bad2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bad4:	79fb      	ldrb	r3, [r7, #7]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d105      	bne.n	800bae6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bada:	683a      	ldr	r2, [r7, #0]
 800badc:	4907      	ldr	r1, [pc, #28]	; (800bafc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bade:	4808      	ldr	r0, [pc, #32]	; (800bb00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bae0:	f7ff fe82 	bl	800b7e8 <USBD_GetString>
 800bae4:	e004      	b.n	800baf0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bae6:	683a      	ldr	r2, [r7, #0]
 800bae8:	4904      	ldr	r1, [pc, #16]	; (800bafc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800baea:	4805      	ldr	r0, [pc, #20]	; (800bb00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800baec:	f7ff fe7c 	bl	800b7e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800baf0:	4b02      	ldr	r3, [pc, #8]	; (800bafc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3708      	adds	r7, #8
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bd80      	pop	{r7, pc}
 800bafa:	bf00      	nop
 800bafc:	200006e8 	.word	0x200006e8
 800bb00:	0800cb84 	.word	0x0800cb84

0800bb04 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bb0a:	4b0f      	ldr	r3, [pc, #60]	; (800bb48 <Get_SerialNum+0x44>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bb10:	4b0e      	ldr	r3, [pc, #56]	; (800bb4c <Get_SerialNum+0x48>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bb16:	4b0e      	ldr	r3, [pc, #56]	; (800bb50 <Get_SerialNum+0x4c>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bb1c:	68fa      	ldr	r2, [r7, #12]
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	4413      	add	r3, r2
 800bb22:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d009      	beq.n	800bb3e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bb2a:	2208      	movs	r2, #8
 800bb2c:	4909      	ldr	r1, [pc, #36]	; (800bb54 <Get_SerialNum+0x50>)
 800bb2e:	68f8      	ldr	r0, [r7, #12]
 800bb30:	f000 f814 	bl	800bb5c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bb34:	2204      	movs	r2, #4
 800bb36:	4908      	ldr	r1, [pc, #32]	; (800bb58 <Get_SerialNum+0x54>)
 800bb38:	68b8      	ldr	r0, [r7, #8]
 800bb3a:	f000 f80f 	bl	800bb5c <IntToUnicode>
  }
}
 800bb3e:	bf00      	nop
 800bb40:	3710      	adds	r7, #16
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}
 800bb46:	bf00      	nop
 800bb48:	1fff7a10 	.word	0x1fff7a10
 800bb4c:	1fff7a14 	.word	0x1fff7a14
 800bb50:	1fff7a18 	.word	0x1fff7a18
 800bb54:	2000011e 	.word	0x2000011e
 800bb58:	2000012e 	.word	0x2000012e

0800bb5c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b087      	sub	sp, #28
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60f8      	str	r0, [r7, #12]
 800bb64:	60b9      	str	r1, [r7, #8]
 800bb66:	4613      	mov	r3, r2
 800bb68:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bb6e:	2300      	movs	r3, #0
 800bb70:	75fb      	strb	r3, [r7, #23]
 800bb72:	e027      	b.n	800bbc4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	0f1b      	lsrs	r3, r3, #28
 800bb78:	2b09      	cmp	r3, #9
 800bb7a:	d80b      	bhi.n	800bb94 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	0f1b      	lsrs	r3, r3, #28
 800bb80:	b2da      	uxtb	r2, r3
 800bb82:	7dfb      	ldrb	r3, [r7, #23]
 800bb84:	005b      	lsls	r3, r3, #1
 800bb86:	4619      	mov	r1, r3
 800bb88:	68bb      	ldr	r3, [r7, #8]
 800bb8a:	440b      	add	r3, r1
 800bb8c:	3230      	adds	r2, #48	; 0x30
 800bb8e:	b2d2      	uxtb	r2, r2
 800bb90:	701a      	strb	r2, [r3, #0]
 800bb92:	e00a      	b.n	800bbaa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	0f1b      	lsrs	r3, r3, #28
 800bb98:	b2da      	uxtb	r2, r3
 800bb9a:	7dfb      	ldrb	r3, [r7, #23]
 800bb9c:	005b      	lsls	r3, r3, #1
 800bb9e:	4619      	mov	r1, r3
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	440b      	add	r3, r1
 800bba4:	3237      	adds	r2, #55	; 0x37
 800bba6:	b2d2      	uxtb	r2, r2
 800bba8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	011b      	lsls	r3, r3, #4
 800bbae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bbb0:	7dfb      	ldrb	r3, [r7, #23]
 800bbb2:	005b      	lsls	r3, r3, #1
 800bbb4:	3301      	adds	r3, #1
 800bbb6:	68ba      	ldr	r2, [r7, #8]
 800bbb8:	4413      	add	r3, r2
 800bbba:	2200      	movs	r2, #0
 800bbbc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bbbe:	7dfb      	ldrb	r3, [r7, #23]
 800bbc0:	3301      	adds	r3, #1
 800bbc2:	75fb      	strb	r3, [r7, #23]
 800bbc4:	7dfa      	ldrb	r2, [r7, #23]
 800bbc6:	79fb      	ldrb	r3, [r7, #7]
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	d3d3      	bcc.n	800bb74 <IntToUnicode+0x18>
  }
}
 800bbcc:	bf00      	nop
 800bbce:	bf00      	nop
 800bbd0:	371c      	adds	r7, #28
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd8:	4770      	bx	lr
	...

0800bbdc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b08a      	sub	sp, #40	; 0x28
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bbe4:	f107 0314 	add.w	r3, r7, #20
 800bbe8:	2200      	movs	r2, #0
 800bbea:	601a      	str	r2, [r3, #0]
 800bbec:	605a      	str	r2, [r3, #4]
 800bbee:	609a      	str	r2, [r3, #8]
 800bbf0:	60da      	str	r2, [r3, #12]
 800bbf2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bbfc:	d147      	bne.n	800bc8e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bbfe:	2300      	movs	r3, #0
 800bc00:	613b      	str	r3, [r7, #16]
 800bc02:	4b25      	ldr	r3, [pc, #148]	; (800bc98 <HAL_PCD_MspInit+0xbc>)
 800bc04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc06:	4a24      	ldr	r2, [pc, #144]	; (800bc98 <HAL_PCD_MspInit+0xbc>)
 800bc08:	f043 0301 	orr.w	r3, r3, #1
 800bc0c:	6313      	str	r3, [r2, #48]	; 0x30
 800bc0e:	4b22      	ldr	r3, [pc, #136]	; (800bc98 <HAL_PCD_MspInit+0xbc>)
 800bc10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc12:	f003 0301 	and.w	r3, r3, #1
 800bc16:	613b      	str	r3, [r7, #16]
 800bc18:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800bc1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bc20:	2300      	movs	r3, #0
 800bc22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc24:	2300      	movs	r3, #0
 800bc26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc28:	f107 0314 	add.w	r3, r7, #20
 800bc2c:	4619      	mov	r1, r3
 800bc2e:	481b      	ldr	r0, [pc, #108]	; (800bc9c <HAL_PCD_MspInit+0xc0>)
 800bc30:	f7f6 ff6c 	bl	8002b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bc34:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bc38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc3a:	2302      	movs	r3, #2
 800bc3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc42:	2303      	movs	r3, #3
 800bc44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc46:	230a      	movs	r3, #10
 800bc48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc4a:	f107 0314 	add.w	r3, r7, #20
 800bc4e:	4619      	mov	r1, r3
 800bc50:	4812      	ldr	r0, [pc, #72]	; (800bc9c <HAL_PCD_MspInit+0xc0>)
 800bc52:	f7f6 ff5b 	bl	8002b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bc56:	4b10      	ldr	r3, [pc, #64]	; (800bc98 <HAL_PCD_MspInit+0xbc>)
 800bc58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc5a:	4a0f      	ldr	r2, [pc, #60]	; (800bc98 <HAL_PCD_MspInit+0xbc>)
 800bc5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc60:	6353      	str	r3, [r2, #52]	; 0x34
 800bc62:	2300      	movs	r3, #0
 800bc64:	60fb      	str	r3, [r7, #12]
 800bc66:	4b0c      	ldr	r3, [pc, #48]	; (800bc98 <HAL_PCD_MspInit+0xbc>)
 800bc68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc6a:	4a0b      	ldr	r2, [pc, #44]	; (800bc98 <HAL_PCD_MspInit+0xbc>)
 800bc6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bc70:	6453      	str	r3, [r2, #68]	; 0x44
 800bc72:	4b09      	ldr	r3, [pc, #36]	; (800bc98 <HAL_PCD_MspInit+0xbc>)
 800bc74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc7a:	60fb      	str	r3, [r7, #12]
 800bc7c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bc7e:	2200      	movs	r2, #0
 800bc80:	2100      	movs	r1, #0
 800bc82:	2043      	movs	r0, #67	; 0x43
 800bc84:	f7f6 fb6b 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bc88:	2043      	movs	r0, #67	; 0x43
 800bc8a:	f7f6 fb84 	bl	8002396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bc8e:	bf00      	nop
 800bc90:	3728      	adds	r7, #40	; 0x28
 800bc92:	46bd      	mov	sp, r7
 800bc94:	bd80      	pop	{r7, pc}
 800bc96:	bf00      	nop
 800bc98:	40023800 	.word	0x40023800
 800bc9c:	40020000 	.word	0x40020000

0800bca0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b082      	sub	sp, #8
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	4610      	mov	r0, r2
 800bcb8:	f7fe fc37 	bl	800a52a <USBD_LL_SetupStage>
}
 800bcbc:	bf00      	nop
 800bcbe:	3708      	adds	r7, #8
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}

0800bcc4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b082      	sub	sp, #8
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	460b      	mov	r3, r1
 800bcce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800bcd6:	78fa      	ldrb	r2, [r7, #3]
 800bcd8:	6879      	ldr	r1, [r7, #4]
 800bcda:	4613      	mov	r3, r2
 800bcdc:	00db      	lsls	r3, r3, #3
 800bcde:	4413      	add	r3, r2
 800bce0:	009b      	lsls	r3, r3, #2
 800bce2:	440b      	add	r3, r1
 800bce4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	78fb      	ldrb	r3, [r7, #3]
 800bcec:	4619      	mov	r1, r3
 800bcee:	f7fe fc71 	bl	800a5d4 <USBD_LL_DataOutStage>
}
 800bcf2:	bf00      	nop
 800bcf4:	3708      	adds	r7, #8
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}

0800bcfa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcfa:	b580      	push	{r7, lr}
 800bcfc:	b082      	sub	sp, #8
 800bcfe:	af00      	add	r7, sp, #0
 800bd00:	6078      	str	r0, [r7, #4]
 800bd02:	460b      	mov	r3, r1
 800bd04:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800bd0c:	78fa      	ldrb	r2, [r7, #3]
 800bd0e:	6879      	ldr	r1, [r7, #4]
 800bd10:	4613      	mov	r3, r2
 800bd12:	00db      	lsls	r3, r3, #3
 800bd14:	4413      	add	r3, r2
 800bd16:	009b      	lsls	r3, r3, #2
 800bd18:	440b      	add	r3, r1
 800bd1a:	334c      	adds	r3, #76	; 0x4c
 800bd1c:	681a      	ldr	r2, [r3, #0]
 800bd1e:	78fb      	ldrb	r3, [r7, #3]
 800bd20:	4619      	mov	r1, r3
 800bd22:	f7fe fd0a 	bl	800a73a <USBD_LL_DataInStage>
}
 800bd26:	bf00      	nop
 800bd28:	3708      	adds	r7, #8
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}

0800bd2e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd2e:	b580      	push	{r7, lr}
 800bd30:	b082      	sub	sp, #8
 800bd32:	af00      	add	r7, sp, #0
 800bd34:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	f7fe fe3e 	bl	800a9be <USBD_LL_SOF>
}
 800bd42:	bf00      	nop
 800bd44:	3708      	adds	r7, #8
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}

0800bd4a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd4a:	b580      	push	{r7, lr}
 800bd4c:	b084      	sub	sp, #16
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bd52:	2301      	movs	r3, #1
 800bd54:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	68db      	ldr	r3, [r3, #12]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d102      	bne.n	800bd64 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	73fb      	strb	r3, [r7, #15]
 800bd62:	e008      	b.n	800bd76 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	68db      	ldr	r3, [r3, #12]
 800bd68:	2b02      	cmp	r3, #2
 800bd6a:	d102      	bne.n	800bd72 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	73fb      	strb	r3, [r7, #15]
 800bd70:	e001      	b.n	800bd76 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bd72:	f7f5 ff3d 	bl	8001bf0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bd7c:	7bfa      	ldrb	r2, [r7, #15]
 800bd7e:	4611      	mov	r1, r2
 800bd80:	4618      	mov	r0, r3
 800bd82:	f7fe fdde 	bl	800a942 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	f7fe fd86 	bl	800a89e <USBD_LL_Reset>
}
 800bd92:	bf00      	nop
 800bd94:	3710      	adds	r7, #16
 800bd96:	46bd      	mov	sp, r7
 800bd98:	bd80      	pop	{r7, pc}
	...

0800bd9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b082      	sub	sp, #8
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f7fe fdd9 	bl	800a962 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	687a      	ldr	r2, [r7, #4]
 800bdbc:	6812      	ldr	r2, [r2, #0]
 800bdbe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800bdc2:	f043 0301 	orr.w	r3, r3, #1
 800bdc6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	6a1b      	ldr	r3, [r3, #32]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d005      	beq.n	800bddc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bdd0:	4b04      	ldr	r3, [pc, #16]	; (800bde4 <HAL_PCD_SuspendCallback+0x48>)
 800bdd2:	691b      	ldr	r3, [r3, #16]
 800bdd4:	4a03      	ldr	r2, [pc, #12]	; (800bde4 <HAL_PCD_SuspendCallback+0x48>)
 800bdd6:	f043 0306 	orr.w	r3, r3, #6
 800bdda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bddc:	bf00      	nop
 800bdde:	3708      	adds	r7, #8
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}
 800bde4:	e000ed00 	.word	0xe000ed00

0800bde8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b082      	sub	sp, #8
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fe fdc9 	bl	800a98e <USBD_LL_Resume>
}
 800bdfc:	bf00      	nop
 800bdfe:	3708      	adds	r7, #8
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}

0800be04 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b082      	sub	sp, #8
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
 800be0c:	460b      	mov	r3, r1
 800be0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800be16:	78fa      	ldrb	r2, [r7, #3]
 800be18:	4611      	mov	r1, r2
 800be1a:	4618      	mov	r0, r3
 800be1c:	f7fe fe21 	bl	800aa62 <USBD_LL_IsoOUTIncomplete>
}
 800be20:	bf00      	nop
 800be22:	3708      	adds	r7, #8
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b082      	sub	sp, #8
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
 800be30:	460b      	mov	r3, r1
 800be32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800be3a:	78fa      	ldrb	r2, [r7, #3]
 800be3c:	4611      	mov	r1, r2
 800be3e:	4618      	mov	r0, r3
 800be40:	f7fe fddd 	bl	800a9fe <USBD_LL_IsoINIncomplete>
}
 800be44:	bf00      	nop
 800be46:	3708      	adds	r7, #8
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}

0800be4c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b082      	sub	sp, #8
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fe fe33 	bl	800aac6 <USBD_LL_DevConnected>
}
 800be60:	bf00      	nop
 800be62:	3708      	adds	r7, #8
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}

0800be68 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b082      	sub	sp, #8
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800be76:	4618      	mov	r0, r3
 800be78:	f7fe fe30 	bl	800aadc <USBD_LL_DevDisconnected>
}
 800be7c:	bf00      	nop
 800be7e:	3708      	adds	r7, #8
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}

0800be84 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800be84:	b580      	push	{r7, lr}
 800be86:	b082      	sub	sp, #8
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	781b      	ldrb	r3, [r3, #0]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d13c      	bne.n	800bf0e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800be94:	4a20      	ldr	r2, [pc, #128]	; (800bf18 <USBD_LL_Init+0x94>)
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	4a1e      	ldr	r2, [pc, #120]	; (800bf18 <USBD_LL_Init+0x94>)
 800bea0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bea4:	4b1c      	ldr	r3, [pc, #112]	; (800bf18 <USBD_LL_Init+0x94>)
 800bea6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800beaa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800beac:	4b1a      	ldr	r3, [pc, #104]	; (800bf18 <USBD_LL_Init+0x94>)
 800beae:	2204      	movs	r2, #4
 800beb0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800beb2:	4b19      	ldr	r3, [pc, #100]	; (800bf18 <USBD_LL_Init+0x94>)
 800beb4:	2202      	movs	r2, #2
 800beb6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800beb8:	4b17      	ldr	r3, [pc, #92]	; (800bf18 <USBD_LL_Init+0x94>)
 800beba:	2200      	movs	r2, #0
 800bebc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bebe:	4b16      	ldr	r3, [pc, #88]	; (800bf18 <USBD_LL_Init+0x94>)
 800bec0:	2202      	movs	r2, #2
 800bec2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bec4:	4b14      	ldr	r3, [pc, #80]	; (800bf18 <USBD_LL_Init+0x94>)
 800bec6:	2200      	movs	r2, #0
 800bec8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800beca:	4b13      	ldr	r3, [pc, #76]	; (800bf18 <USBD_LL_Init+0x94>)
 800becc:	2200      	movs	r2, #0
 800bece:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = ENABLE;
 800bed0:	4b11      	ldr	r3, [pc, #68]	; (800bf18 <USBD_LL_Init+0x94>)
 800bed2:	2201      	movs	r2, #1
 800bed4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800bed6:	4b10      	ldr	r3, [pc, #64]	; (800bf18 <USBD_LL_Init+0x94>)
 800bed8:	2201      	movs	r2, #1
 800beda:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bedc:	4b0e      	ldr	r3, [pc, #56]	; (800bf18 <USBD_LL_Init+0x94>)
 800bede:	2200      	movs	r2, #0
 800bee0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bee2:	480d      	ldr	r0, [pc, #52]	; (800bf18 <USBD_LL_Init+0x94>)
 800bee4:	f7f9 fc50 	bl	8005788 <HAL_PCD_Init>
 800bee8:	4603      	mov	r3, r0
 800beea:	2b00      	cmp	r3, #0
 800beec:	d001      	beq.n	800bef2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800beee:	f7f5 fe7f 	bl	8001bf0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bef2:	2180      	movs	r1, #128	; 0x80
 800bef4:	4808      	ldr	r0, [pc, #32]	; (800bf18 <USBD_LL_Init+0x94>)
 800bef6:	f7fa fe90 	bl	8006c1a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800befa:	2240      	movs	r2, #64	; 0x40
 800befc:	2100      	movs	r1, #0
 800befe:	4806      	ldr	r0, [pc, #24]	; (800bf18 <USBD_LL_Init+0x94>)
 800bf00:	f7fa fe44 	bl	8006b8c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bf04:	2280      	movs	r2, #128	; 0x80
 800bf06:	2101      	movs	r1, #1
 800bf08:	4803      	ldr	r0, [pc, #12]	; (800bf18 <USBD_LL_Init+0x94>)
 800bf0a:	f7fa fe3f 	bl	8006b8c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bf0e:	2300      	movs	r3, #0
}
 800bf10:	4618      	mov	r0, r3
 800bf12:	3708      	adds	r7, #8
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}
 800bf18:	20000ae8 	.word	0x20000ae8

0800bf1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b084      	sub	sp, #16
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf24:	2300      	movs	r3, #0
 800bf26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7f9 fd45 	bl	80059c2 <HAL_PCD_Start>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf3c:	7bfb      	ldrb	r3, [r7, #15]
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f000 f930 	bl	800c1a4 <USBD_Get_USB_Status>
 800bf44:	4603      	mov	r3, r0
 800bf46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf48:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3710      	adds	r7, #16
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b084      	sub	sp, #16
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	6078      	str	r0, [r7, #4]
 800bf5a:	4608      	mov	r0, r1
 800bf5c:	4611      	mov	r1, r2
 800bf5e:	461a      	mov	r2, r3
 800bf60:	4603      	mov	r3, r0
 800bf62:	70fb      	strb	r3, [r7, #3]
 800bf64:	460b      	mov	r3, r1
 800bf66:	70bb      	strb	r3, [r7, #2]
 800bf68:	4613      	mov	r3, r2
 800bf6a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf70:	2300      	movs	r3, #0
 800bf72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800bf7a:	78bb      	ldrb	r3, [r7, #2]
 800bf7c:	883a      	ldrh	r2, [r7, #0]
 800bf7e:	78f9      	ldrb	r1, [r7, #3]
 800bf80:	f7fa fa16 	bl	80063b0 <HAL_PCD_EP_Open>
 800bf84:	4603      	mov	r3, r0
 800bf86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf88:	7bfb      	ldrb	r3, [r7, #15]
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f000 f90a 	bl	800c1a4 <USBD_Get_USB_Status>
 800bf90:	4603      	mov	r3, r0
 800bf92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf94:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	3710      	adds	r7, #16
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}

0800bf9e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf9e:	b580      	push	{r7, lr}
 800bfa0:	b084      	sub	sp, #16
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	6078      	str	r0, [r7, #4]
 800bfa6:	460b      	mov	r3, r1
 800bfa8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bfb8:	78fa      	ldrb	r2, [r7, #3]
 800bfba:	4611      	mov	r1, r2
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f7fa fa5f 	bl	8006480 <HAL_PCD_EP_Close>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfc6:	7bfb      	ldrb	r3, [r7, #15]
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f000 f8eb 	bl	800c1a4 <USBD_Get_USB_Status>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfd2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	3710      	adds	r7, #16
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bd80      	pop	{r7, pc}

0800bfdc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b084      	sub	sp, #16
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
 800bfe4:	460b      	mov	r3, r1
 800bfe6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfec:	2300      	movs	r3, #0
 800bfee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bff6:	78fa      	ldrb	r2, [r7, #3]
 800bff8:	4611      	mov	r1, r2
 800bffa:	4618      	mov	r0, r3
 800bffc:	f7fa fb1f 	bl	800663e <HAL_PCD_EP_SetStall>
 800c000:	4603      	mov	r3, r0
 800c002:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c004:	7bfb      	ldrb	r3, [r7, #15]
 800c006:	4618      	mov	r0, r3
 800c008:	f000 f8cc 	bl	800c1a4 <USBD_Get_USB_Status>
 800c00c:	4603      	mov	r3, r0
 800c00e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c010:	7bbb      	ldrb	r3, [r7, #14]
}
 800c012:	4618      	mov	r0, r3
 800c014:	3710      	adds	r7, #16
 800c016:	46bd      	mov	sp, r7
 800c018:	bd80      	pop	{r7, pc}

0800c01a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c01a:	b580      	push	{r7, lr}
 800c01c:	b084      	sub	sp, #16
 800c01e:	af00      	add	r7, sp, #0
 800c020:	6078      	str	r0, [r7, #4]
 800c022:	460b      	mov	r3, r1
 800c024:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c026:	2300      	movs	r3, #0
 800c028:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c02a:	2300      	movs	r3, #0
 800c02c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c034:	78fa      	ldrb	r2, [r7, #3]
 800c036:	4611      	mov	r1, r2
 800c038:	4618      	mov	r0, r3
 800c03a:	f7fa fb64 	bl	8006706 <HAL_PCD_EP_ClrStall>
 800c03e:	4603      	mov	r3, r0
 800c040:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c042:	7bfb      	ldrb	r3, [r7, #15]
 800c044:	4618      	mov	r0, r3
 800c046:	f000 f8ad 	bl	800c1a4 <USBD_Get_USB_Status>
 800c04a:	4603      	mov	r3, r0
 800c04c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c04e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c050:	4618      	mov	r0, r3
 800c052:	3710      	adds	r7, #16
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}

0800c058 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c058:	b480      	push	{r7}
 800c05a:	b085      	sub	sp, #20
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
 800c060:	460b      	mov	r3, r1
 800c062:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c06a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c06c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c070:	2b00      	cmp	r3, #0
 800c072:	da0b      	bge.n	800c08c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c074:	78fb      	ldrb	r3, [r7, #3]
 800c076:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c07a:	68f9      	ldr	r1, [r7, #12]
 800c07c:	4613      	mov	r3, r2
 800c07e:	00db      	lsls	r3, r3, #3
 800c080:	4413      	add	r3, r2
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	440b      	add	r3, r1
 800c086:	333e      	adds	r3, #62	; 0x3e
 800c088:	781b      	ldrb	r3, [r3, #0]
 800c08a:	e00b      	b.n	800c0a4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c08c:	78fb      	ldrb	r3, [r7, #3]
 800c08e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c092:	68f9      	ldr	r1, [r7, #12]
 800c094:	4613      	mov	r3, r2
 800c096:	00db      	lsls	r3, r3, #3
 800c098:	4413      	add	r3, r2
 800c09a:	009b      	lsls	r3, r3, #2
 800c09c:	440b      	add	r3, r1
 800c09e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800c0a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3714      	adds	r7, #20
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ae:	4770      	bx	lr

0800c0b0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b084      	sub	sp, #16
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0bc:	2300      	movs	r3, #0
 800c0be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c0ca:	78fa      	ldrb	r2, [r7, #3]
 800c0cc:	4611      	mov	r1, r2
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7fa f949 	bl	8006366 <HAL_PCD_SetAddress>
 800c0d4:	4603      	mov	r3, r0
 800c0d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0d8:	7bfb      	ldrb	r3, [r7, #15]
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f000 f862 	bl	800c1a4 <USBD_Get_USB_Status>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3710      	adds	r7, #16
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b086      	sub	sp, #24
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	60f8      	str	r0, [r7, #12]
 800c0f6:	607a      	str	r2, [r7, #4]
 800c0f8:	603b      	str	r3, [r7, #0]
 800c0fa:	460b      	mov	r3, r1
 800c0fc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0fe:	2300      	movs	r3, #0
 800c100:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c102:	2300      	movs	r3, #0
 800c104:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800c10c:	7af9      	ldrb	r1, [r7, #11]
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	f7fa fa4a 	bl	80065aa <HAL_PCD_EP_Transmit>
 800c116:	4603      	mov	r3, r0
 800c118:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c11a:	7dfb      	ldrb	r3, [r7, #23]
 800c11c:	4618      	mov	r0, r3
 800c11e:	f000 f841 	bl	800c1a4 <USBD_Get_USB_Status>
 800c122:	4603      	mov	r3, r0
 800c124:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c126:	7dbb      	ldrb	r3, [r7, #22]
}
 800c128:	4618      	mov	r0, r3
 800c12a:	3718      	adds	r7, #24
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}

0800c130 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b086      	sub	sp, #24
 800c134:	af00      	add	r7, sp, #0
 800c136:	60f8      	str	r0, [r7, #12]
 800c138:	607a      	str	r2, [r7, #4]
 800c13a:	603b      	str	r3, [r7, #0]
 800c13c:	460b      	mov	r3, r1
 800c13e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c140:	2300      	movs	r3, #0
 800c142:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c144:	2300      	movs	r3, #0
 800c146:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800c14e:	7af9      	ldrb	r1, [r7, #11]
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	687a      	ldr	r2, [r7, #4]
 800c154:	f7fa f9de 	bl	8006514 <HAL_PCD_EP_Receive>
 800c158:	4603      	mov	r3, r0
 800c15a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c15c:	7dfb      	ldrb	r3, [r7, #23]
 800c15e:	4618      	mov	r0, r3
 800c160:	f000 f820 	bl	800c1a4 <USBD_Get_USB_Status>
 800c164:	4603      	mov	r3, r0
 800c166:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c168:	7dbb      	ldrb	r3, [r7, #22]
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3718      	adds	r7, #24
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
	...

0800c174 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c174:	b480      	push	{r7}
 800c176:	b083      	sub	sp, #12
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c17c:	4b03      	ldr	r3, [pc, #12]	; (800c18c <USBD_static_malloc+0x18>)
}
 800c17e:	4618      	mov	r0, r3
 800c180:	370c      	adds	r7, #12
 800c182:	46bd      	mov	sp, r7
 800c184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c188:	4770      	bx	lr
 800c18a:	bf00      	nop
 800c18c:	20000ff4 	.word	0x20000ff4

0800c190 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c190:	b480      	push	{r7}
 800c192:	b083      	sub	sp, #12
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]

}
 800c198:	bf00      	nop
 800c19a:	370c      	adds	r7, #12
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr

0800c1a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b085      	sub	sp, #20
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c1b2:	79fb      	ldrb	r3, [r7, #7]
 800c1b4:	2b03      	cmp	r3, #3
 800c1b6:	d817      	bhi.n	800c1e8 <USBD_Get_USB_Status+0x44>
 800c1b8:	a201      	add	r2, pc, #4	; (adr r2, 800c1c0 <USBD_Get_USB_Status+0x1c>)
 800c1ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1be:	bf00      	nop
 800c1c0:	0800c1d1 	.word	0x0800c1d1
 800c1c4:	0800c1d7 	.word	0x0800c1d7
 800c1c8:	0800c1dd 	.word	0x0800c1dd
 800c1cc:	0800c1e3 	.word	0x0800c1e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	73fb      	strb	r3, [r7, #15]
    break;
 800c1d4:	e00b      	b.n	800c1ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c1d6:	2303      	movs	r3, #3
 800c1d8:	73fb      	strb	r3, [r7, #15]
    break;
 800c1da:	e008      	b.n	800c1ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c1dc:	2301      	movs	r3, #1
 800c1de:	73fb      	strb	r3, [r7, #15]
    break;
 800c1e0:	e005      	b.n	800c1ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c1e2:	2303      	movs	r3, #3
 800c1e4:	73fb      	strb	r3, [r7, #15]
    break;
 800c1e6:	e002      	b.n	800c1ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c1e8:	2303      	movs	r3, #3
 800c1ea:	73fb      	strb	r3, [r7, #15]
    break;
 800c1ec:	bf00      	nop
  }
  return usb_status;
 800c1ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3714      	adds	r7, #20
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fa:	4770      	bx	lr

0800c1fc <__errno>:
 800c1fc:	4b01      	ldr	r3, [pc, #4]	; (800c204 <__errno+0x8>)
 800c1fe:	6818      	ldr	r0, [r3, #0]
 800c200:	4770      	bx	lr
 800c202:	bf00      	nop
 800c204:	20000138 	.word	0x20000138

0800c208 <__libc_init_array>:
 800c208:	b570      	push	{r4, r5, r6, lr}
 800c20a:	4d0d      	ldr	r5, [pc, #52]	; (800c240 <__libc_init_array+0x38>)
 800c20c:	4c0d      	ldr	r4, [pc, #52]	; (800c244 <__libc_init_array+0x3c>)
 800c20e:	1b64      	subs	r4, r4, r5
 800c210:	10a4      	asrs	r4, r4, #2
 800c212:	2600      	movs	r6, #0
 800c214:	42a6      	cmp	r6, r4
 800c216:	d109      	bne.n	800c22c <__libc_init_array+0x24>
 800c218:	4d0b      	ldr	r5, [pc, #44]	; (800c248 <__libc_init_array+0x40>)
 800c21a:	4c0c      	ldr	r4, [pc, #48]	; (800c24c <__libc_init_array+0x44>)
 800c21c:	f000 fc8e 	bl	800cb3c <_init>
 800c220:	1b64      	subs	r4, r4, r5
 800c222:	10a4      	asrs	r4, r4, #2
 800c224:	2600      	movs	r6, #0
 800c226:	42a6      	cmp	r6, r4
 800c228:	d105      	bne.n	800c236 <__libc_init_array+0x2e>
 800c22a:	bd70      	pop	{r4, r5, r6, pc}
 800c22c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c230:	4798      	blx	r3
 800c232:	3601      	adds	r6, #1
 800c234:	e7ee      	b.n	800c214 <__libc_init_array+0xc>
 800c236:	f855 3b04 	ldr.w	r3, [r5], #4
 800c23a:	4798      	blx	r3
 800c23c:	3601      	adds	r6, #1
 800c23e:	e7f2      	b.n	800c226 <__libc_init_array+0x1e>
 800c240:	0800dd8c 	.word	0x0800dd8c
 800c244:	0800dd8c 	.word	0x0800dd8c
 800c248:	0800dd8c 	.word	0x0800dd8c
 800c24c:	0800dd90 	.word	0x0800dd90

0800c250 <memset>:
 800c250:	4402      	add	r2, r0
 800c252:	4603      	mov	r3, r0
 800c254:	4293      	cmp	r3, r2
 800c256:	d100      	bne.n	800c25a <memset+0xa>
 800c258:	4770      	bx	lr
 800c25a:	f803 1b01 	strb.w	r1, [r3], #1
 800c25e:	e7f9      	b.n	800c254 <memset+0x4>

0800c260 <siprintf>:
 800c260:	b40e      	push	{r1, r2, r3}
 800c262:	b500      	push	{lr}
 800c264:	b09c      	sub	sp, #112	; 0x70
 800c266:	ab1d      	add	r3, sp, #116	; 0x74
 800c268:	9002      	str	r0, [sp, #8]
 800c26a:	9006      	str	r0, [sp, #24]
 800c26c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c270:	4809      	ldr	r0, [pc, #36]	; (800c298 <siprintf+0x38>)
 800c272:	9107      	str	r1, [sp, #28]
 800c274:	9104      	str	r1, [sp, #16]
 800c276:	4909      	ldr	r1, [pc, #36]	; (800c29c <siprintf+0x3c>)
 800c278:	f853 2b04 	ldr.w	r2, [r3], #4
 800c27c:	9105      	str	r1, [sp, #20]
 800c27e:	6800      	ldr	r0, [r0, #0]
 800c280:	9301      	str	r3, [sp, #4]
 800c282:	a902      	add	r1, sp, #8
 800c284:	f000 f868 	bl	800c358 <_svfiprintf_r>
 800c288:	9b02      	ldr	r3, [sp, #8]
 800c28a:	2200      	movs	r2, #0
 800c28c:	701a      	strb	r2, [r3, #0]
 800c28e:	b01c      	add	sp, #112	; 0x70
 800c290:	f85d eb04 	ldr.w	lr, [sp], #4
 800c294:	b003      	add	sp, #12
 800c296:	4770      	bx	lr
 800c298:	20000138 	.word	0x20000138
 800c29c:	ffff0208 	.word	0xffff0208

0800c2a0 <__ssputs_r>:
 800c2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2a4:	688e      	ldr	r6, [r1, #8]
 800c2a6:	429e      	cmp	r6, r3
 800c2a8:	4682      	mov	sl, r0
 800c2aa:	460c      	mov	r4, r1
 800c2ac:	4690      	mov	r8, r2
 800c2ae:	461f      	mov	r7, r3
 800c2b0:	d838      	bhi.n	800c324 <__ssputs_r+0x84>
 800c2b2:	898a      	ldrh	r2, [r1, #12]
 800c2b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c2b8:	d032      	beq.n	800c320 <__ssputs_r+0x80>
 800c2ba:	6825      	ldr	r5, [r4, #0]
 800c2bc:	6909      	ldr	r1, [r1, #16]
 800c2be:	eba5 0901 	sub.w	r9, r5, r1
 800c2c2:	6965      	ldr	r5, [r4, #20]
 800c2c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c2cc:	3301      	adds	r3, #1
 800c2ce:	444b      	add	r3, r9
 800c2d0:	106d      	asrs	r5, r5, #1
 800c2d2:	429d      	cmp	r5, r3
 800c2d4:	bf38      	it	cc
 800c2d6:	461d      	movcc	r5, r3
 800c2d8:	0553      	lsls	r3, r2, #21
 800c2da:	d531      	bpl.n	800c340 <__ssputs_r+0xa0>
 800c2dc:	4629      	mov	r1, r5
 800c2de:	f000 fb63 	bl	800c9a8 <_malloc_r>
 800c2e2:	4606      	mov	r6, r0
 800c2e4:	b950      	cbnz	r0, 800c2fc <__ssputs_r+0x5c>
 800c2e6:	230c      	movs	r3, #12
 800c2e8:	f8ca 3000 	str.w	r3, [sl]
 800c2ec:	89a3      	ldrh	r3, [r4, #12]
 800c2ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2f2:	81a3      	strh	r3, [r4, #12]
 800c2f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c2f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2fc:	6921      	ldr	r1, [r4, #16]
 800c2fe:	464a      	mov	r2, r9
 800c300:	f000 fabe 	bl	800c880 <memcpy>
 800c304:	89a3      	ldrh	r3, [r4, #12]
 800c306:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c30a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c30e:	81a3      	strh	r3, [r4, #12]
 800c310:	6126      	str	r6, [r4, #16]
 800c312:	6165      	str	r5, [r4, #20]
 800c314:	444e      	add	r6, r9
 800c316:	eba5 0509 	sub.w	r5, r5, r9
 800c31a:	6026      	str	r6, [r4, #0]
 800c31c:	60a5      	str	r5, [r4, #8]
 800c31e:	463e      	mov	r6, r7
 800c320:	42be      	cmp	r6, r7
 800c322:	d900      	bls.n	800c326 <__ssputs_r+0x86>
 800c324:	463e      	mov	r6, r7
 800c326:	6820      	ldr	r0, [r4, #0]
 800c328:	4632      	mov	r2, r6
 800c32a:	4641      	mov	r1, r8
 800c32c:	f000 fab6 	bl	800c89c <memmove>
 800c330:	68a3      	ldr	r3, [r4, #8]
 800c332:	1b9b      	subs	r3, r3, r6
 800c334:	60a3      	str	r3, [r4, #8]
 800c336:	6823      	ldr	r3, [r4, #0]
 800c338:	4433      	add	r3, r6
 800c33a:	6023      	str	r3, [r4, #0]
 800c33c:	2000      	movs	r0, #0
 800c33e:	e7db      	b.n	800c2f8 <__ssputs_r+0x58>
 800c340:	462a      	mov	r2, r5
 800c342:	f000 fba5 	bl	800ca90 <_realloc_r>
 800c346:	4606      	mov	r6, r0
 800c348:	2800      	cmp	r0, #0
 800c34a:	d1e1      	bne.n	800c310 <__ssputs_r+0x70>
 800c34c:	6921      	ldr	r1, [r4, #16]
 800c34e:	4650      	mov	r0, sl
 800c350:	f000 fabe 	bl	800c8d0 <_free_r>
 800c354:	e7c7      	b.n	800c2e6 <__ssputs_r+0x46>
	...

0800c358 <_svfiprintf_r>:
 800c358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c35c:	4698      	mov	r8, r3
 800c35e:	898b      	ldrh	r3, [r1, #12]
 800c360:	061b      	lsls	r3, r3, #24
 800c362:	b09d      	sub	sp, #116	; 0x74
 800c364:	4607      	mov	r7, r0
 800c366:	460d      	mov	r5, r1
 800c368:	4614      	mov	r4, r2
 800c36a:	d50e      	bpl.n	800c38a <_svfiprintf_r+0x32>
 800c36c:	690b      	ldr	r3, [r1, #16]
 800c36e:	b963      	cbnz	r3, 800c38a <_svfiprintf_r+0x32>
 800c370:	2140      	movs	r1, #64	; 0x40
 800c372:	f000 fb19 	bl	800c9a8 <_malloc_r>
 800c376:	6028      	str	r0, [r5, #0]
 800c378:	6128      	str	r0, [r5, #16]
 800c37a:	b920      	cbnz	r0, 800c386 <_svfiprintf_r+0x2e>
 800c37c:	230c      	movs	r3, #12
 800c37e:	603b      	str	r3, [r7, #0]
 800c380:	f04f 30ff 	mov.w	r0, #4294967295
 800c384:	e0d1      	b.n	800c52a <_svfiprintf_r+0x1d2>
 800c386:	2340      	movs	r3, #64	; 0x40
 800c388:	616b      	str	r3, [r5, #20]
 800c38a:	2300      	movs	r3, #0
 800c38c:	9309      	str	r3, [sp, #36]	; 0x24
 800c38e:	2320      	movs	r3, #32
 800c390:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c394:	f8cd 800c 	str.w	r8, [sp, #12]
 800c398:	2330      	movs	r3, #48	; 0x30
 800c39a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c544 <_svfiprintf_r+0x1ec>
 800c39e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c3a2:	f04f 0901 	mov.w	r9, #1
 800c3a6:	4623      	mov	r3, r4
 800c3a8:	469a      	mov	sl, r3
 800c3aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3ae:	b10a      	cbz	r2, 800c3b4 <_svfiprintf_r+0x5c>
 800c3b0:	2a25      	cmp	r2, #37	; 0x25
 800c3b2:	d1f9      	bne.n	800c3a8 <_svfiprintf_r+0x50>
 800c3b4:	ebba 0b04 	subs.w	fp, sl, r4
 800c3b8:	d00b      	beq.n	800c3d2 <_svfiprintf_r+0x7a>
 800c3ba:	465b      	mov	r3, fp
 800c3bc:	4622      	mov	r2, r4
 800c3be:	4629      	mov	r1, r5
 800c3c0:	4638      	mov	r0, r7
 800c3c2:	f7ff ff6d 	bl	800c2a0 <__ssputs_r>
 800c3c6:	3001      	adds	r0, #1
 800c3c8:	f000 80aa 	beq.w	800c520 <_svfiprintf_r+0x1c8>
 800c3cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3ce:	445a      	add	r2, fp
 800c3d0:	9209      	str	r2, [sp, #36]	; 0x24
 800c3d2:	f89a 3000 	ldrb.w	r3, [sl]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	f000 80a2 	beq.w	800c520 <_svfiprintf_r+0x1c8>
 800c3dc:	2300      	movs	r3, #0
 800c3de:	f04f 32ff 	mov.w	r2, #4294967295
 800c3e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3e6:	f10a 0a01 	add.w	sl, sl, #1
 800c3ea:	9304      	str	r3, [sp, #16]
 800c3ec:	9307      	str	r3, [sp, #28]
 800c3ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3f2:	931a      	str	r3, [sp, #104]	; 0x68
 800c3f4:	4654      	mov	r4, sl
 800c3f6:	2205      	movs	r2, #5
 800c3f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3fc:	4851      	ldr	r0, [pc, #324]	; (800c544 <_svfiprintf_r+0x1ec>)
 800c3fe:	f7f3 fee7 	bl	80001d0 <memchr>
 800c402:	9a04      	ldr	r2, [sp, #16]
 800c404:	b9d8      	cbnz	r0, 800c43e <_svfiprintf_r+0xe6>
 800c406:	06d0      	lsls	r0, r2, #27
 800c408:	bf44      	itt	mi
 800c40a:	2320      	movmi	r3, #32
 800c40c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c410:	0711      	lsls	r1, r2, #28
 800c412:	bf44      	itt	mi
 800c414:	232b      	movmi	r3, #43	; 0x2b
 800c416:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c41a:	f89a 3000 	ldrb.w	r3, [sl]
 800c41e:	2b2a      	cmp	r3, #42	; 0x2a
 800c420:	d015      	beq.n	800c44e <_svfiprintf_r+0xf6>
 800c422:	9a07      	ldr	r2, [sp, #28]
 800c424:	4654      	mov	r4, sl
 800c426:	2000      	movs	r0, #0
 800c428:	f04f 0c0a 	mov.w	ip, #10
 800c42c:	4621      	mov	r1, r4
 800c42e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c432:	3b30      	subs	r3, #48	; 0x30
 800c434:	2b09      	cmp	r3, #9
 800c436:	d94e      	bls.n	800c4d6 <_svfiprintf_r+0x17e>
 800c438:	b1b0      	cbz	r0, 800c468 <_svfiprintf_r+0x110>
 800c43a:	9207      	str	r2, [sp, #28]
 800c43c:	e014      	b.n	800c468 <_svfiprintf_r+0x110>
 800c43e:	eba0 0308 	sub.w	r3, r0, r8
 800c442:	fa09 f303 	lsl.w	r3, r9, r3
 800c446:	4313      	orrs	r3, r2
 800c448:	9304      	str	r3, [sp, #16]
 800c44a:	46a2      	mov	sl, r4
 800c44c:	e7d2      	b.n	800c3f4 <_svfiprintf_r+0x9c>
 800c44e:	9b03      	ldr	r3, [sp, #12]
 800c450:	1d19      	adds	r1, r3, #4
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	9103      	str	r1, [sp, #12]
 800c456:	2b00      	cmp	r3, #0
 800c458:	bfbb      	ittet	lt
 800c45a:	425b      	neglt	r3, r3
 800c45c:	f042 0202 	orrlt.w	r2, r2, #2
 800c460:	9307      	strge	r3, [sp, #28]
 800c462:	9307      	strlt	r3, [sp, #28]
 800c464:	bfb8      	it	lt
 800c466:	9204      	strlt	r2, [sp, #16]
 800c468:	7823      	ldrb	r3, [r4, #0]
 800c46a:	2b2e      	cmp	r3, #46	; 0x2e
 800c46c:	d10c      	bne.n	800c488 <_svfiprintf_r+0x130>
 800c46e:	7863      	ldrb	r3, [r4, #1]
 800c470:	2b2a      	cmp	r3, #42	; 0x2a
 800c472:	d135      	bne.n	800c4e0 <_svfiprintf_r+0x188>
 800c474:	9b03      	ldr	r3, [sp, #12]
 800c476:	1d1a      	adds	r2, r3, #4
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	9203      	str	r2, [sp, #12]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	bfb8      	it	lt
 800c480:	f04f 33ff 	movlt.w	r3, #4294967295
 800c484:	3402      	adds	r4, #2
 800c486:	9305      	str	r3, [sp, #20]
 800c488:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c554 <_svfiprintf_r+0x1fc>
 800c48c:	7821      	ldrb	r1, [r4, #0]
 800c48e:	2203      	movs	r2, #3
 800c490:	4650      	mov	r0, sl
 800c492:	f7f3 fe9d 	bl	80001d0 <memchr>
 800c496:	b140      	cbz	r0, 800c4aa <_svfiprintf_r+0x152>
 800c498:	2340      	movs	r3, #64	; 0x40
 800c49a:	eba0 000a 	sub.w	r0, r0, sl
 800c49e:	fa03 f000 	lsl.w	r0, r3, r0
 800c4a2:	9b04      	ldr	r3, [sp, #16]
 800c4a4:	4303      	orrs	r3, r0
 800c4a6:	3401      	adds	r4, #1
 800c4a8:	9304      	str	r3, [sp, #16]
 800c4aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4ae:	4826      	ldr	r0, [pc, #152]	; (800c548 <_svfiprintf_r+0x1f0>)
 800c4b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c4b4:	2206      	movs	r2, #6
 800c4b6:	f7f3 fe8b 	bl	80001d0 <memchr>
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	d038      	beq.n	800c530 <_svfiprintf_r+0x1d8>
 800c4be:	4b23      	ldr	r3, [pc, #140]	; (800c54c <_svfiprintf_r+0x1f4>)
 800c4c0:	bb1b      	cbnz	r3, 800c50a <_svfiprintf_r+0x1b2>
 800c4c2:	9b03      	ldr	r3, [sp, #12]
 800c4c4:	3307      	adds	r3, #7
 800c4c6:	f023 0307 	bic.w	r3, r3, #7
 800c4ca:	3308      	adds	r3, #8
 800c4cc:	9303      	str	r3, [sp, #12]
 800c4ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4d0:	4433      	add	r3, r6
 800c4d2:	9309      	str	r3, [sp, #36]	; 0x24
 800c4d4:	e767      	b.n	800c3a6 <_svfiprintf_r+0x4e>
 800c4d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4da:	460c      	mov	r4, r1
 800c4dc:	2001      	movs	r0, #1
 800c4de:	e7a5      	b.n	800c42c <_svfiprintf_r+0xd4>
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	3401      	adds	r4, #1
 800c4e4:	9305      	str	r3, [sp, #20]
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	f04f 0c0a 	mov.w	ip, #10
 800c4ec:	4620      	mov	r0, r4
 800c4ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4f2:	3a30      	subs	r2, #48	; 0x30
 800c4f4:	2a09      	cmp	r2, #9
 800c4f6:	d903      	bls.n	800c500 <_svfiprintf_r+0x1a8>
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d0c5      	beq.n	800c488 <_svfiprintf_r+0x130>
 800c4fc:	9105      	str	r1, [sp, #20]
 800c4fe:	e7c3      	b.n	800c488 <_svfiprintf_r+0x130>
 800c500:	fb0c 2101 	mla	r1, ip, r1, r2
 800c504:	4604      	mov	r4, r0
 800c506:	2301      	movs	r3, #1
 800c508:	e7f0      	b.n	800c4ec <_svfiprintf_r+0x194>
 800c50a:	ab03      	add	r3, sp, #12
 800c50c:	9300      	str	r3, [sp, #0]
 800c50e:	462a      	mov	r2, r5
 800c510:	4b0f      	ldr	r3, [pc, #60]	; (800c550 <_svfiprintf_r+0x1f8>)
 800c512:	a904      	add	r1, sp, #16
 800c514:	4638      	mov	r0, r7
 800c516:	f3af 8000 	nop.w
 800c51a:	1c42      	adds	r2, r0, #1
 800c51c:	4606      	mov	r6, r0
 800c51e:	d1d6      	bne.n	800c4ce <_svfiprintf_r+0x176>
 800c520:	89ab      	ldrh	r3, [r5, #12]
 800c522:	065b      	lsls	r3, r3, #25
 800c524:	f53f af2c 	bmi.w	800c380 <_svfiprintf_r+0x28>
 800c528:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c52a:	b01d      	add	sp, #116	; 0x74
 800c52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c530:	ab03      	add	r3, sp, #12
 800c532:	9300      	str	r3, [sp, #0]
 800c534:	462a      	mov	r2, r5
 800c536:	4b06      	ldr	r3, [pc, #24]	; (800c550 <_svfiprintf_r+0x1f8>)
 800c538:	a904      	add	r1, sp, #16
 800c53a:	4638      	mov	r0, r7
 800c53c:	f000 f87a 	bl	800c634 <_printf_i>
 800c540:	e7eb      	b.n	800c51a <_svfiprintf_r+0x1c2>
 800c542:	bf00      	nop
 800c544:	0800dd50 	.word	0x0800dd50
 800c548:	0800dd5a 	.word	0x0800dd5a
 800c54c:	00000000 	.word	0x00000000
 800c550:	0800c2a1 	.word	0x0800c2a1
 800c554:	0800dd56 	.word	0x0800dd56

0800c558 <_printf_common>:
 800c558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c55c:	4616      	mov	r6, r2
 800c55e:	4699      	mov	r9, r3
 800c560:	688a      	ldr	r2, [r1, #8]
 800c562:	690b      	ldr	r3, [r1, #16]
 800c564:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c568:	4293      	cmp	r3, r2
 800c56a:	bfb8      	it	lt
 800c56c:	4613      	movlt	r3, r2
 800c56e:	6033      	str	r3, [r6, #0]
 800c570:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c574:	4607      	mov	r7, r0
 800c576:	460c      	mov	r4, r1
 800c578:	b10a      	cbz	r2, 800c57e <_printf_common+0x26>
 800c57a:	3301      	adds	r3, #1
 800c57c:	6033      	str	r3, [r6, #0]
 800c57e:	6823      	ldr	r3, [r4, #0]
 800c580:	0699      	lsls	r1, r3, #26
 800c582:	bf42      	ittt	mi
 800c584:	6833      	ldrmi	r3, [r6, #0]
 800c586:	3302      	addmi	r3, #2
 800c588:	6033      	strmi	r3, [r6, #0]
 800c58a:	6825      	ldr	r5, [r4, #0]
 800c58c:	f015 0506 	ands.w	r5, r5, #6
 800c590:	d106      	bne.n	800c5a0 <_printf_common+0x48>
 800c592:	f104 0a19 	add.w	sl, r4, #25
 800c596:	68e3      	ldr	r3, [r4, #12]
 800c598:	6832      	ldr	r2, [r6, #0]
 800c59a:	1a9b      	subs	r3, r3, r2
 800c59c:	42ab      	cmp	r3, r5
 800c59e:	dc26      	bgt.n	800c5ee <_printf_common+0x96>
 800c5a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c5a4:	1e13      	subs	r3, r2, #0
 800c5a6:	6822      	ldr	r2, [r4, #0]
 800c5a8:	bf18      	it	ne
 800c5aa:	2301      	movne	r3, #1
 800c5ac:	0692      	lsls	r2, r2, #26
 800c5ae:	d42b      	bmi.n	800c608 <_printf_common+0xb0>
 800c5b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c5b4:	4649      	mov	r1, r9
 800c5b6:	4638      	mov	r0, r7
 800c5b8:	47c0      	blx	r8
 800c5ba:	3001      	adds	r0, #1
 800c5bc:	d01e      	beq.n	800c5fc <_printf_common+0xa4>
 800c5be:	6823      	ldr	r3, [r4, #0]
 800c5c0:	68e5      	ldr	r5, [r4, #12]
 800c5c2:	6832      	ldr	r2, [r6, #0]
 800c5c4:	f003 0306 	and.w	r3, r3, #6
 800c5c8:	2b04      	cmp	r3, #4
 800c5ca:	bf08      	it	eq
 800c5cc:	1aad      	subeq	r5, r5, r2
 800c5ce:	68a3      	ldr	r3, [r4, #8]
 800c5d0:	6922      	ldr	r2, [r4, #16]
 800c5d2:	bf0c      	ite	eq
 800c5d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c5d8:	2500      	movne	r5, #0
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	bfc4      	itt	gt
 800c5de:	1a9b      	subgt	r3, r3, r2
 800c5e0:	18ed      	addgt	r5, r5, r3
 800c5e2:	2600      	movs	r6, #0
 800c5e4:	341a      	adds	r4, #26
 800c5e6:	42b5      	cmp	r5, r6
 800c5e8:	d11a      	bne.n	800c620 <_printf_common+0xc8>
 800c5ea:	2000      	movs	r0, #0
 800c5ec:	e008      	b.n	800c600 <_printf_common+0xa8>
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	4652      	mov	r2, sl
 800c5f2:	4649      	mov	r1, r9
 800c5f4:	4638      	mov	r0, r7
 800c5f6:	47c0      	blx	r8
 800c5f8:	3001      	adds	r0, #1
 800c5fa:	d103      	bne.n	800c604 <_printf_common+0xac>
 800c5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c604:	3501      	adds	r5, #1
 800c606:	e7c6      	b.n	800c596 <_printf_common+0x3e>
 800c608:	18e1      	adds	r1, r4, r3
 800c60a:	1c5a      	adds	r2, r3, #1
 800c60c:	2030      	movs	r0, #48	; 0x30
 800c60e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c612:	4422      	add	r2, r4
 800c614:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c618:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c61c:	3302      	adds	r3, #2
 800c61e:	e7c7      	b.n	800c5b0 <_printf_common+0x58>
 800c620:	2301      	movs	r3, #1
 800c622:	4622      	mov	r2, r4
 800c624:	4649      	mov	r1, r9
 800c626:	4638      	mov	r0, r7
 800c628:	47c0      	blx	r8
 800c62a:	3001      	adds	r0, #1
 800c62c:	d0e6      	beq.n	800c5fc <_printf_common+0xa4>
 800c62e:	3601      	adds	r6, #1
 800c630:	e7d9      	b.n	800c5e6 <_printf_common+0x8e>
	...

0800c634 <_printf_i>:
 800c634:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c638:	7e0f      	ldrb	r7, [r1, #24]
 800c63a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c63c:	2f78      	cmp	r7, #120	; 0x78
 800c63e:	4691      	mov	r9, r2
 800c640:	4680      	mov	r8, r0
 800c642:	460c      	mov	r4, r1
 800c644:	469a      	mov	sl, r3
 800c646:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c64a:	d807      	bhi.n	800c65c <_printf_i+0x28>
 800c64c:	2f62      	cmp	r7, #98	; 0x62
 800c64e:	d80a      	bhi.n	800c666 <_printf_i+0x32>
 800c650:	2f00      	cmp	r7, #0
 800c652:	f000 80d8 	beq.w	800c806 <_printf_i+0x1d2>
 800c656:	2f58      	cmp	r7, #88	; 0x58
 800c658:	f000 80a3 	beq.w	800c7a2 <_printf_i+0x16e>
 800c65c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c660:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c664:	e03a      	b.n	800c6dc <_printf_i+0xa8>
 800c666:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c66a:	2b15      	cmp	r3, #21
 800c66c:	d8f6      	bhi.n	800c65c <_printf_i+0x28>
 800c66e:	a101      	add	r1, pc, #4	; (adr r1, 800c674 <_printf_i+0x40>)
 800c670:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c674:	0800c6cd 	.word	0x0800c6cd
 800c678:	0800c6e1 	.word	0x0800c6e1
 800c67c:	0800c65d 	.word	0x0800c65d
 800c680:	0800c65d 	.word	0x0800c65d
 800c684:	0800c65d 	.word	0x0800c65d
 800c688:	0800c65d 	.word	0x0800c65d
 800c68c:	0800c6e1 	.word	0x0800c6e1
 800c690:	0800c65d 	.word	0x0800c65d
 800c694:	0800c65d 	.word	0x0800c65d
 800c698:	0800c65d 	.word	0x0800c65d
 800c69c:	0800c65d 	.word	0x0800c65d
 800c6a0:	0800c7ed 	.word	0x0800c7ed
 800c6a4:	0800c711 	.word	0x0800c711
 800c6a8:	0800c7cf 	.word	0x0800c7cf
 800c6ac:	0800c65d 	.word	0x0800c65d
 800c6b0:	0800c65d 	.word	0x0800c65d
 800c6b4:	0800c80f 	.word	0x0800c80f
 800c6b8:	0800c65d 	.word	0x0800c65d
 800c6bc:	0800c711 	.word	0x0800c711
 800c6c0:	0800c65d 	.word	0x0800c65d
 800c6c4:	0800c65d 	.word	0x0800c65d
 800c6c8:	0800c7d7 	.word	0x0800c7d7
 800c6cc:	682b      	ldr	r3, [r5, #0]
 800c6ce:	1d1a      	adds	r2, r3, #4
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	602a      	str	r2, [r5, #0]
 800c6d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c6d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c6dc:	2301      	movs	r3, #1
 800c6de:	e0a3      	b.n	800c828 <_printf_i+0x1f4>
 800c6e0:	6820      	ldr	r0, [r4, #0]
 800c6e2:	6829      	ldr	r1, [r5, #0]
 800c6e4:	0606      	lsls	r6, r0, #24
 800c6e6:	f101 0304 	add.w	r3, r1, #4
 800c6ea:	d50a      	bpl.n	800c702 <_printf_i+0xce>
 800c6ec:	680e      	ldr	r6, [r1, #0]
 800c6ee:	602b      	str	r3, [r5, #0]
 800c6f0:	2e00      	cmp	r6, #0
 800c6f2:	da03      	bge.n	800c6fc <_printf_i+0xc8>
 800c6f4:	232d      	movs	r3, #45	; 0x2d
 800c6f6:	4276      	negs	r6, r6
 800c6f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6fc:	485e      	ldr	r0, [pc, #376]	; (800c878 <_printf_i+0x244>)
 800c6fe:	230a      	movs	r3, #10
 800c700:	e019      	b.n	800c736 <_printf_i+0x102>
 800c702:	680e      	ldr	r6, [r1, #0]
 800c704:	602b      	str	r3, [r5, #0]
 800c706:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c70a:	bf18      	it	ne
 800c70c:	b236      	sxthne	r6, r6
 800c70e:	e7ef      	b.n	800c6f0 <_printf_i+0xbc>
 800c710:	682b      	ldr	r3, [r5, #0]
 800c712:	6820      	ldr	r0, [r4, #0]
 800c714:	1d19      	adds	r1, r3, #4
 800c716:	6029      	str	r1, [r5, #0]
 800c718:	0601      	lsls	r1, r0, #24
 800c71a:	d501      	bpl.n	800c720 <_printf_i+0xec>
 800c71c:	681e      	ldr	r6, [r3, #0]
 800c71e:	e002      	b.n	800c726 <_printf_i+0xf2>
 800c720:	0646      	lsls	r6, r0, #25
 800c722:	d5fb      	bpl.n	800c71c <_printf_i+0xe8>
 800c724:	881e      	ldrh	r6, [r3, #0]
 800c726:	4854      	ldr	r0, [pc, #336]	; (800c878 <_printf_i+0x244>)
 800c728:	2f6f      	cmp	r7, #111	; 0x6f
 800c72a:	bf0c      	ite	eq
 800c72c:	2308      	moveq	r3, #8
 800c72e:	230a      	movne	r3, #10
 800c730:	2100      	movs	r1, #0
 800c732:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c736:	6865      	ldr	r5, [r4, #4]
 800c738:	60a5      	str	r5, [r4, #8]
 800c73a:	2d00      	cmp	r5, #0
 800c73c:	bfa2      	ittt	ge
 800c73e:	6821      	ldrge	r1, [r4, #0]
 800c740:	f021 0104 	bicge.w	r1, r1, #4
 800c744:	6021      	strge	r1, [r4, #0]
 800c746:	b90e      	cbnz	r6, 800c74c <_printf_i+0x118>
 800c748:	2d00      	cmp	r5, #0
 800c74a:	d04d      	beq.n	800c7e8 <_printf_i+0x1b4>
 800c74c:	4615      	mov	r5, r2
 800c74e:	fbb6 f1f3 	udiv	r1, r6, r3
 800c752:	fb03 6711 	mls	r7, r3, r1, r6
 800c756:	5dc7      	ldrb	r7, [r0, r7]
 800c758:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c75c:	4637      	mov	r7, r6
 800c75e:	42bb      	cmp	r3, r7
 800c760:	460e      	mov	r6, r1
 800c762:	d9f4      	bls.n	800c74e <_printf_i+0x11a>
 800c764:	2b08      	cmp	r3, #8
 800c766:	d10b      	bne.n	800c780 <_printf_i+0x14c>
 800c768:	6823      	ldr	r3, [r4, #0]
 800c76a:	07de      	lsls	r6, r3, #31
 800c76c:	d508      	bpl.n	800c780 <_printf_i+0x14c>
 800c76e:	6923      	ldr	r3, [r4, #16]
 800c770:	6861      	ldr	r1, [r4, #4]
 800c772:	4299      	cmp	r1, r3
 800c774:	bfde      	ittt	le
 800c776:	2330      	movle	r3, #48	; 0x30
 800c778:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c77c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c780:	1b52      	subs	r2, r2, r5
 800c782:	6122      	str	r2, [r4, #16]
 800c784:	f8cd a000 	str.w	sl, [sp]
 800c788:	464b      	mov	r3, r9
 800c78a:	aa03      	add	r2, sp, #12
 800c78c:	4621      	mov	r1, r4
 800c78e:	4640      	mov	r0, r8
 800c790:	f7ff fee2 	bl	800c558 <_printf_common>
 800c794:	3001      	adds	r0, #1
 800c796:	d14c      	bne.n	800c832 <_printf_i+0x1fe>
 800c798:	f04f 30ff 	mov.w	r0, #4294967295
 800c79c:	b004      	add	sp, #16
 800c79e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7a2:	4835      	ldr	r0, [pc, #212]	; (800c878 <_printf_i+0x244>)
 800c7a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c7a8:	6829      	ldr	r1, [r5, #0]
 800c7aa:	6823      	ldr	r3, [r4, #0]
 800c7ac:	f851 6b04 	ldr.w	r6, [r1], #4
 800c7b0:	6029      	str	r1, [r5, #0]
 800c7b2:	061d      	lsls	r5, r3, #24
 800c7b4:	d514      	bpl.n	800c7e0 <_printf_i+0x1ac>
 800c7b6:	07df      	lsls	r7, r3, #31
 800c7b8:	bf44      	itt	mi
 800c7ba:	f043 0320 	orrmi.w	r3, r3, #32
 800c7be:	6023      	strmi	r3, [r4, #0]
 800c7c0:	b91e      	cbnz	r6, 800c7ca <_printf_i+0x196>
 800c7c2:	6823      	ldr	r3, [r4, #0]
 800c7c4:	f023 0320 	bic.w	r3, r3, #32
 800c7c8:	6023      	str	r3, [r4, #0]
 800c7ca:	2310      	movs	r3, #16
 800c7cc:	e7b0      	b.n	800c730 <_printf_i+0xfc>
 800c7ce:	6823      	ldr	r3, [r4, #0]
 800c7d0:	f043 0320 	orr.w	r3, r3, #32
 800c7d4:	6023      	str	r3, [r4, #0]
 800c7d6:	2378      	movs	r3, #120	; 0x78
 800c7d8:	4828      	ldr	r0, [pc, #160]	; (800c87c <_printf_i+0x248>)
 800c7da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c7de:	e7e3      	b.n	800c7a8 <_printf_i+0x174>
 800c7e0:	0659      	lsls	r1, r3, #25
 800c7e2:	bf48      	it	mi
 800c7e4:	b2b6      	uxthmi	r6, r6
 800c7e6:	e7e6      	b.n	800c7b6 <_printf_i+0x182>
 800c7e8:	4615      	mov	r5, r2
 800c7ea:	e7bb      	b.n	800c764 <_printf_i+0x130>
 800c7ec:	682b      	ldr	r3, [r5, #0]
 800c7ee:	6826      	ldr	r6, [r4, #0]
 800c7f0:	6961      	ldr	r1, [r4, #20]
 800c7f2:	1d18      	adds	r0, r3, #4
 800c7f4:	6028      	str	r0, [r5, #0]
 800c7f6:	0635      	lsls	r5, r6, #24
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	d501      	bpl.n	800c800 <_printf_i+0x1cc>
 800c7fc:	6019      	str	r1, [r3, #0]
 800c7fe:	e002      	b.n	800c806 <_printf_i+0x1d2>
 800c800:	0670      	lsls	r0, r6, #25
 800c802:	d5fb      	bpl.n	800c7fc <_printf_i+0x1c8>
 800c804:	8019      	strh	r1, [r3, #0]
 800c806:	2300      	movs	r3, #0
 800c808:	6123      	str	r3, [r4, #16]
 800c80a:	4615      	mov	r5, r2
 800c80c:	e7ba      	b.n	800c784 <_printf_i+0x150>
 800c80e:	682b      	ldr	r3, [r5, #0]
 800c810:	1d1a      	adds	r2, r3, #4
 800c812:	602a      	str	r2, [r5, #0]
 800c814:	681d      	ldr	r5, [r3, #0]
 800c816:	6862      	ldr	r2, [r4, #4]
 800c818:	2100      	movs	r1, #0
 800c81a:	4628      	mov	r0, r5
 800c81c:	f7f3 fcd8 	bl	80001d0 <memchr>
 800c820:	b108      	cbz	r0, 800c826 <_printf_i+0x1f2>
 800c822:	1b40      	subs	r0, r0, r5
 800c824:	6060      	str	r0, [r4, #4]
 800c826:	6863      	ldr	r3, [r4, #4]
 800c828:	6123      	str	r3, [r4, #16]
 800c82a:	2300      	movs	r3, #0
 800c82c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c830:	e7a8      	b.n	800c784 <_printf_i+0x150>
 800c832:	6923      	ldr	r3, [r4, #16]
 800c834:	462a      	mov	r2, r5
 800c836:	4649      	mov	r1, r9
 800c838:	4640      	mov	r0, r8
 800c83a:	47d0      	blx	sl
 800c83c:	3001      	adds	r0, #1
 800c83e:	d0ab      	beq.n	800c798 <_printf_i+0x164>
 800c840:	6823      	ldr	r3, [r4, #0]
 800c842:	079b      	lsls	r3, r3, #30
 800c844:	d413      	bmi.n	800c86e <_printf_i+0x23a>
 800c846:	68e0      	ldr	r0, [r4, #12]
 800c848:	9b03      	ldr	r3, [sp, #12]
 800c84a:	4298      	cmp	r0, r3
 800c84c:	bfb8      	it	lt
 800c84e:	4618      	movlt	r0, r3
 800c850:	e7a4      	b.n	800c79c <_printf_i+0x168>
 800c852:	2301      	movs	r3, #1
 800c854:	4632      	mov	r2, r6
 800c856:	4649      	mov	r1, r9
 800c858:	4640      	mov	r0, r8
 800c85a:	47d0      	blx	sl
 800c85c:	3001      	adds	r0, #1
 800c85e:	d09b      	beq.n	800c798 <_printf_i+0x164>
 800c860:	3501      	adds	r5, #1
 800c862:	68e3      	ldr	r3, [r4, #12]
 800c864:	9903      	ldr	r1, [sp, #12]
 800c866:	1a5b      	subs	r3, r3, r1
 800c868:	42ab      	cmp	r3, r5
 800c86a:	dcf2      	bgt.n	800c852 <_printf_i+0x21e>
 800c86c:	e7eb      	b.n	800c846 <_printf_i+0x212>
 800c86e:	2500      	movs	r5, #0
 800c870:	f104 0619 	add.w	r6, r4, #25
 800c874:	e7f5      	b.n	800c862 <_printf_i+0x22e>
 800c876:	bf00      	nop
 800c878:	0800dd61 	.word	0x0800dd61
 800c87c:	0800dd72 	.word	0x0800dd72

0800c880 <memcpy>:
 800c880:	440a      	add	r2, r1
 800c882:	4291      	cmp	r1, r2
 800c884:	f100 33ff 	add.w	r3, r0, #4294967295
 800c888:	d100      	bne.n	800c88c <memcpy+0xc>
 800c88a:	4770      	bx	lr
 800c88c:	b510      	push	{r4, lr}
 800c88e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c892:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c896:	4291      	cmp	r1, r2
 800c898:	d1f9      	bne.n	800c88e <memcpy+0xe>
 800c89a:	bd10      	pop	{r4, pc}

0800c89c <memmove>:
 800c89c:	4288      	cmp	r0, r1
 800c89e:	b510      	push	{r4, lr}
 800c8a0:	eb01 0402 	add.w	r4, r1, r2
 800c8a4:	d902      	bls.n	800c8ac <memmove+0x10>
 800c8a6:	4284      	cmp	r4, r0
 800c8a8:	4623      	mov	r3, r4
 800c8aa:	d807      	bhi.n	800c8bc <memmove+0x20>
 800c8ac:	1e43      	subs	r3, r0, #1
 800c8ae:	42a1      	cmp	r1, r4
 800c8b0:	d008      	beq.n	800c8c4 <memmove+0x28>
 800c8b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c8ba:	e7f8      	b.n	800c8ae <memmove+0x12>
 800c8bc:	4402      	add	r2, r0
 800c8be:	4601      	mov	r1, r0
 800c8c0:	428a      	cmp	r2, r1
 800c8c2:	d100      	bne.n	800c8c6 <memmove+0x2a>
 800c8c4:	bd10      	pop	{r4, pc}
 800c8c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c8ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c8ce:	e7f7      	b.n	800c8c0 <memmove+0x24>

0800c8d0 <_free_r>:
 800c8d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c8d2:	2900      	cmp	r1, #0
 800c8d4:	d044      	beq.n	800c960 <_free_r+0x90>
 800c8d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8da:	9001      	str	r0, [sp, #4]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	f1a1 0404 	sub.w	r4, r1, #4
 800c8e2:	bfb8      	it	lt
 800c8e4:	18e4      	addlt	r4, r4, r3
 800c8e6:	f000 f913 	bl	800cb10 <__malloc_lock>
 800c8ea:	4a1e      	ldr	r2, [pc, #120]	; (800c964 <_free_r+0x94>)
 800c8ec:	9801      	ldr	r0, [sp, #4]
 800c8ee:	6813      	ldr	r3, [r2, #0]
 800c8f0:	b933      	cbnz	r3, 800c900 <_free_r+0x30>
 800c8f2:	6063      	str	r3, [r4, #4]
 800c8f4:	6014      	str	r4, [r2, #0]
 800c8f6:	b003      	add	sp, #12
 800c8f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c8fc:	f000 b90e 	b.w	800cb1c <__malloc_unlock>
 800c900:	42a3      	cmp	r3, r4
 800c902:	d908      	bls.n	800c916 <_free_r+0x46>
 800c904:	6825      	ldr	r5, [r4, #0]
 800c906:	1961      	adds	r1, r4, r5
 800c908:	428b      	cmp	r3, r1
 800c90a:	bf01      	itttt	eq
 800c90c:	6819      	ldreq	r1, [r3, #0]
 800c90e:	685b      	ldreq	r3, [r3, #4]
 800c910:	1949      	addeq	r1, r1, r5
 800c912:	6021      	streq	r1, [r4, #0]
 800c914:	e7ed      	b.n	800c8f2 <_free_r+0x22>
 800c916:	461a      	mov	r2, r3
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	b10b      	cbz	r3, 800c920 <_free_r+0x50>
 800c91c:	42a3      	cmp	r3, r4
 800c91e:	d9fa      	bls.n	800c916 <_free_r+0x46>
 800c920:	6811      	ldr	r1, [r2, #0]
 800c922:	1855      	adds	r5, r2, r1
 800c924:	42a5      	cmp	r5, r4
 800c926:	d10b      	bne.n	800c940 <_free_r+0x70>
 800c928:	6824      	ldr	r4, [r4, #0]
 800c92a:	4421      	add	r1, r4
 800c92c:	1854      	adds	r4, r2, r1
 800c92e:	42a3      	cmp	r3, r4
 800c930:	6011      	str	r1, [r2, #0]
 800c932:	d1e0      	bne.n	800c8f6 <_free_r+0x26>
 800c934:	681c      	ldr	r4, [r3, #0]
 800c936:	685b      	ldr	r3, [r3, #4]
 800c938:	6053      	str	r3, [r2, #4]
 800c93a:	4421      	add	r1, r4
 800c93c:	6011      	str	r1, [r2, #0]
 800c93e:	e7da      	b.n	800c8f6 <_free_r+0x26>
 800c940:	d902      	bls.n	800c948 <_free_r+0x78>
 800c942:	230c      	movs	r3, #12
 800c944:	6003      	str	r3, [r0, #0]
 800c946:	e7d6      	b.n	800c8f6 <_free_r+0x26>
 800c948:	6825      	ldr	r5, [r4, #0]
 800c94a:	1961      	adds	r1, r4, r5
 800c94c:	428b      	cmp	r3, r1
 800c94e:	bf04      	itt	eq
 800c950:	6819      	ldreq	r1, [r3, #0]
 800c952:	685b      	ldreq	r3, [r3, #4]
 800c954:	6063      	str	r3, [r4, #4]
 800c956:	bf04      	itt	eq
 800c958:	1949      	addeq	r1, r1, r5
 800c95a:	6021      	streq	r1, [r4, #0]
 800c95c:	6054      	str	r4, [r2, #4]
 800c95e:	e7ca      	b.n	800c8f6 <_free_r+0x26>
 800c960:	b003      	add	sp, #12
 800c962:	bd30      	pop	{r4, r5, pc}
 800c964:	20001008 	.word	0x20001008

0800c968 <sbrk_aligned>:
 800c968:	b570      	push	{r4, r5, r6, lr}
 800c96a:	4e0e      	ldr	r6, [pc, #56]	; (800c9a4 <sbrk_aligned+0x3c>)
 800c96c:	460c      	mov	r4, r1
 800c96e:	6831      	ldr	r1, [r6, #0]
 800c970:	4605      	mov	r5, r0
 800c972:	b911      	cbnz	r1, 800c97a <sbrk_aligned+0x12>
 800c974:	f000 f8bc 	bl	800caf0 <_sbrk_r>
 800c978:	6030      	str	r0, [r6, #0]
 800c97a:	4621      	mov	r1, r4
 800c97c:	4628      	mov	r0, r5
 800c97e:	f000 f8b7 	bl	800caf0 <_sbrk_r>
 800c982:	1c43      	adds	r3, r0, #1
 800c984:	d00a      	beq.n	800c99c <sbrk_aligned+0x34>
 800c986:	1cc4      	adds	r4, r0, #3
 800c988:	f024 0403 	bic.w	r4, r4, #3
 800c98c:	42a0      	cmp	r0, r4
 800c98e:	d007      	beq.n	800c9a0 <sbrk_aligned+0x38>
 800c990:	1a21      	subs	r1, r4, r0
 800c992:	4628      	mov	r0, r5
 800c994:	f000 f8ac 	bl	800caf0 <_sbrk_r>
 800c998:	3001      	adds	r0, #1
 800c99a:	d101      	bne.n	800c9a0 <sbrk_aligned+0x38>
 800c99c:	f04f 34ff 	mov.w	r4, #4294967295
 800c9a0:	4620      	mov	r0, r4
 800c9a2:	bd70      	pop	{r4, r5, r6, pc}
 800c9a4:	2000100c 	.word	0x2000100c

0800c9a8 <_malloc_r>:
 800c9a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9ac:	1ccd      	adds	r5, r1, #3
 800c9ae:	f025 0503 	bic.w	r5, r5, #3
 800c9b2:	3508      	adds	r5, #8
 800c9b4:	2d0c      	cmp	r5, #12
 800c9b6:	bf38      	it	cc
 800c9b8:	250c      	movcc	r5, #12
 800c9ba:	2d00      	cmp	r5, #0
 800c9bc:	4607      	mov	r7, r0
 800c9be:	db01      	blt.n	800c9c4 <_malloc_r+0x1c>
 800c9c0:	42a9      	cmp	r1, r5
 800c9c2:	d905      	bls.n	800c9d0 <_malloc_r+0x28>
 800c9c4:	230c      	movs	r3, #12
 800c9c6:	603b      	str	r3, [r7, #0]
 800c9c8:	2600      	movs	r6, #0
 800c9ca:	4630      	mov	r0, r6
 800c9cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9d0:	4e2e      	ldr	r6, [pc, #184]	; (800ca8c <_malloc_r+0xe4>)
 800c9d2:	f000 f89d 	bl	800cb10 <__malloc_lock>
 800c9d6:	6833      	ldr	r3, [r6, #0]
 800c9d8:	461c      	mov	r4, r3
 800c9da:	bb34      	cbnz	r4, 800ca2a <_malloc_r+0x82>
 800c9dc:	4629      	mov	r1, r5
 800c9de:	4638      	mov	r0, r7
 800c9e0:	f7ff ffc2 	bl	800c968 <sbrk_aligned>
 800c9e4:	1c43      	adds	r3, r0, #1
 800c9e6:	4604      	mov	r4, r0
 800c9e8:	d14d      	bne.n	800ca86 <_malloc_r+0xde>
 800c9ea:	6834      	ldr	r4, [r6, #0]
 800c9ec:	4626      	mov	r6, r4
 800c9ee:	2e00      	cmp	r6, #0
 800c9f0:	d140      	bne.n	800ca74 <_malloc_r+0xcc>
 800c9f2:	6823      	ldr	r3, [r4, #0]
 800c9f4:	4631      	mov	r1, r6
 800c9f6:	4638      	mov	r0, r7
 800c9f8:	eb04 0803 	add.w	r8, r4, r3
 800c9fc:	f000 f878 	bl	800caf0 <_sbrk_r>
 800ca00:	4580      	cmp	r8, r0
 800ca02:	d13a      	bne.n	800ca7a <_malloc_r+0xd2>
 800ca04:	6821      	ldr	r1, [r4, #0]
 800ca06:	3503      	adds	r5, #3
 800ca08:	1a6d      	subs	r5, r5, r1
 800ca0a:	f025 0503 	bic.w	r5, r5, #3
 800ca0e:	3508      	adds	r5, #8
 800ca10:	2d0c      	cmp	r5, #12
 800ca12:	bf38      	it	cc
 800ca14:	250c      	movcc	r5, #12
 800ca16:	4629      	mov	r1, r5
 800ca18:	4638      	mov	r0, r7
 800ca1a:	f7ff ffa5 	bl	800c968 <sbrk_aligned>
 800ca1e:	3001      	adds	r0, #1
 800ca20:	d02b      	beq.n	800ca7a <_malloc_r+0xd2>
 800ca22:	6823      	ldr	r3, [r4, #0]
 800ca24:	442b      	add	r3, r5
 800ca26:	6023      	str	r3, [r4, #0]
 800ca28:	e00e      	b.n	800ca48 <_malloc_r+0xa0>
 800ca2a:	6822      	ldr	r2, [r4, #0]
 800ca2c:	1b52      	subs	r2, r2, r5
 800ca2e:	d41e      	bmi.n	800ca6e <_malloc_r+0xc6>
 800ca30:	2a0b      	cmp	r2, #11
 800ca32:	d916      	bls.n	800ca62 <_malloc_r+0xba>
 800ca34:	1961      	adds	r1, r4, r5
 800ca36:	42a3      	cmp	r3, r4
 800ca38:	6025      	str	r5, [r4, #0]
 800ca3a:	bf18      	it	ne
 800ca3c:	6059      	strne	r1, [r3, #4]
 800ca3e:	6863      	ldr	r3, [r4, #4]
 800ca40:	bf08      	it	eq
 800ca42:	6031      	streq	r1, [r6, #0]
 800ca44:	5162      	str	r2, [r4, r5]
 800ca46:	604b      	str	r3, [r1, #4]
 800ca48:	4638      	mov	r0, r7
 800ca4a:	f104 060b 	add.w	r6, r4, #11
 800ca4e:	f000 f865 	bl	800cb1c <__malloc_unlock>
 800ca52:	f026 0607 	bic.w	r6, r6, #7
 800ca56:	1d23      	adds	r3, r4, #4
 800ca58:	1af2      	subs	r2, r6, r3
 800ca5a:	d0b6      	beq.n	800c9ca <_malloc_r+0x22>
 800ca5c:	1b9b      	subs	r3, r3, r6
 800ca5e:	50a3      	str	r3, [r4, r2]
 800ca60:	e7b3      	b.n	800c9ca <_malloc_r+0x22>
 800ca62:	6862      	ldr	r2, [r4, #4]
 800ca64:	42a3      	cmp	r3, r4
 800ca66:	bf0c      	ite	eq
 800ca68:	6032      	streq	r2, [r6, #0]
 800ca6a:	605a      	strne	r2, [r3, #4]
 800ca6c:	e7ec      	b.n	800ca48 <_malloc_r+0xa0>
 800ca6e:	4623      	mov	r3, r4
 800ca70:	6864      	ldr	r4, [r4, #4]
 800ca72:	e7b2      	b.n	800c9da <_malloc_r+0x32>
 800ca74:	4634      	mov	r4, r6
 800ca76:	6876      	ldr	r6, [r6, #4]
 800ca78:	e7b9      	b.n	800c9ee <_malloc_r+0x46>
 800ca7a:	230c      	movs	r3, #12
 800ca7c:	603b      	str	r3, [r7, #0]
 800ca7e:	4638      	mov	r0, r7
 800ca80:	f000 f84c 	bl	800cb1c <__malloc_unlock>
 800ca84:	e7a1      	b.n	800c9ca <_malloc_r+0x22>
 800ca86:	6025      	str	r5, [r4, #0]
 800ca88:	e7de      	b.n	800ca48 <_malloc_r+0xa0>
 800ca8a:	bf00      	nop
 800ca8c:	20001008 	.word	0x20001008

0800ca90 <_realloc_r>:
 800ca90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca94:	4680      	mov	r8, r0
 800ca96:	4614      	mov	r4, r2
 800ca98:	460e      	mov	r6, r1
 800ca9a:	b921      	cbnz	r1, 800caa6 <_realloc_r+0x16>
 800ca9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800caa0:	4611      	mov	r1, r2
 800caa2:	f7ff bf81 	b.w	800c9a8 <_malloc_r>
 800caa6:	b92a      	cbnz	r2, 800cab4 <_realloc_r+0x24>
 800caa8:	f7ff ff12 	bl	800c8d0 <_free_r>
 800caac:	4625      	mov	r5, r4
 800caae:	4628      	mov	r0, r5
 800cab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cab4:	f000 f838 	bl	800cb28 <_malloc_usable_size_r>
 800cab8:	4284      	cmp	r4, r0
 800caba:	4607      	mov	r7, r0
 800cabc:	d802      	bhi.n	800cac4 <_realloc_r+0x34>
 800cabe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cac2:	d812      	bhi.n	800caea <_realloc_r+0x5a>
 800cac4:	4621      	mov	r1, r4
 800cac6:	4640      	mov	r0, r8
 800cac8:	f7ff ff6e 	bl	800c9a8 <_malloc_r>
 800cacc:	4605      	mov	r5, r0
 800cace:	2800      	cmp	r0, #0
 800cad0:	d0ed      	beq.n	800caae <_realloc_r+0x1e>
 800cad2:	42bc      	cmp	r4, r7
 800cad4:	4622      	mov	r2, r4
 800cad6:	4631      	mov	r1, r6
 800cad8:	bf28      	it	cs
 800cada:	463a      	movcs	r2, r7
 800cadc:	f7ff fed0 	bl	800c880 <memcpy>
 800cae0:	4631      	mov	r1, r6
 800cae2:	4640      	mov	r0, r8
 800cae4:	f7ff fef4 	bl	800c8d0 <_free_r>
 800cae8:	e7e1      	b.n	800caae <_realloc_r+0x1e>
 800caea:	4635      	mov	r5, r6
 800caec:	e7df      	b.n	800caae <_realloc_r+0x1e>
	...

0800caf0 <_sbrk_r>:
 800caf0:	b538      	push	{r3, r4, r5, lr}
 800caf2:	4d06      	ldr	r5, [pc, #24]	; (800cb0c <_sbrk_r+0x1c>)
 800caf4:	2300      	movs	r3, #0
 800caf6:	4604      	mov	r4, r0
 800caf8:	4608      	mov	r0, r1
 800cafa:	602b      	str	r3, [r5, #0]
 800cafc:	f7f5 fa4c 	bl	8001f98 <_sbrk>
 800cb00:	1c43      	adds	r3, r0, #1
 800cb02:	d102      	bne.n	800cb0a <_sbrk_r+0x1a>
 800cb04:	682b      	ldr	r3, [r5, #0]
 800cb06:	b103      	cbz	r3, 800cb0a <_sbrk_r+0x1a>
 800cb08:	6023      	str	r3, [r4, #0]
 800cb0a:	bd38      	pop	{r3, r4, r5, pc}
 800cb0c:	20001010 	.word	0x20001010

0800cb10 <__malloc_lock>:
 800cb10:	4801      	ldr	r0, [pc, #4]	; (800cb18 <__malloc_lock+0x8>)
 800cb12:	f000 b811 	b.w	800cb38 <__retarget_lock_acquire_recursive>
 800cb16:	bf00      	nop
 800cb18:	20001014 	.word	0x20001014

0800cb1c <__malloc_unlock>:
 800cb1c:	4801      	ldr	r0, [pc, #4]	; (800cb24 <__malloc_unlock+0x8>)
 800cb1e:	f000 b80c 	b.w	800cb3a <__retarget_lock_release_recursive>
 800cb22:	bf00      	nop
 800cb24:	20001014 	.word	0x20001014

0800cb28 <_malloc_usable_size_r>:
 800cb28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb2c:	1f18      	subs	r0, r3, #4
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	bfbc      	itt	lt
 800cb32:	580b      	ldrlt	r3, [r1, r0]
 800cb34:	18c0      	addlt	r0, r0, r3
 800cb36:	4770      	bx	lr

0800cb38 <__retarget_lock_acquire_recursive>:
 800cb38:	4770      	bx	lr

0800cb3a <__retarget_lock_release_recursive>:
 800cb3a:	4770      	bx	lr

0800cb3c <_init>:
 800cb3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb3e:	bf00      	nop
 800cb40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb42:	bc08      	pop	{r3}
 800cb44:	469e      	mov	lr, r3
 800cb46:	4770      	bx	lr

0800cb48 <_fini>:
 800cb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb4a:	bf00      	nop
 800cb4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb4e:	bc08      	pop	{r3}
 800cb50:	469e      	mov	lr, r3
 800cb52:	4770      	bx	lr
