# RISC-V Contributions & Projects

This repository tracks my journey of learning and contributing to the RISC-V ecosystem.

---

##  Skills
- Verilog HDL  
- FPGA (Vivado / Quartus)  
- RISC-V basics  
- Testbenches (Verilog)  
- EDA Playground / ModelSim  
- Digital Design 

---

##  My RISC-V Contribution Roadmap
- [ ] Setup RISC-V toolchain  
- [ ] Study RISC-V ISA (RV32I)  
- [ ] Contribute small fixes to RISC-V open-source cores  
- [ ] Write Verilog modules for RISC-V parts (ALU, register file, control unit)  
- [ ] Submit pull requests (PRs)  
- [ ] want to Apply for LFX Mentorship (January)

---

##  Pull Requests / Issues
| Date | Repository | Contribution | Status |
|------|------------|--------------|--------|
| upcoming |  |  | |

---

###  Single Cycle RISC-V (RV32I) Processor â€“ Completed (2 Month Work)
**Design Modules**
- Program Counter (PC)
- PC + 4 Adder
- PC Mux
- Instruction Memory
- Data Memory
- Register File (2R, 1W)
- ALU (RV32I operations)
- ALU Decoder
- Control Unit (Main Decoder)
- Immediate Generator (Extend)
- Single_Cycle_Top (full processor integration)

**Testbenches**
- Instruction_Memory_tb
- Data_Memory_tb
- ALU_tb
- ALU_Decoder_tb
- Control_Unit_tb
- PC_tb
- PCPlus4_tb
- PC_Mux_tb
- Extend_tb
- Register_File_tb
- Single_Cycle_TB (complete CPU testbench)

**Extra**
- instructions.txt (program for CPU)
- wave.vcd (simulation waveform)
- run/out (simulation output)

---

##  Goal
To contribute consistently to the RISC-V open-source community and improve my skills.
