--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2116 paths analyzed, 657 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.812ns.
--------------------------------------------------------------------------------
Slack:                  15.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.676 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X14Y40.CE      net (fanout=21)       2.110   rngesus/_n0042_inv
    SLICE_X14Y40.CLK     Tceck                 0.314   rngesus/M_w_q[23]
                                                       rngesus/M_w_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.003ns logic, 3.704ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd1 (FF)
  Destination:          M_hp_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.385ns (1.183 - 0.798)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd1 to M_hp_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AQ       Tcko                  0.525   M_states_q_FSM_FFd1_1
                                                       M_states_q_FSM_FFd1
    SLICE_X17Y49.D4      net (fanout=41)       1.214   M_states_q_FSM_FFd1
    SLICE_X17Y49.D       Tilo                  0.259   M_hp_d[7]
                                                       M_hp_d<7>1
    OLOGIC_X12Y31.D1     net (fanout=1)        1.961   M_hp_d[7]
    OLOGIC_X12Y31.CLK0   Todck                 1.178   M_hp_q[7]
                                                       M_hp_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (1.962ns logic, 3.175ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  15.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.676 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X14Y40.CE      net (fanout=21)       2.110   rngesus/_n0042_inv
    SLICE_X14Y40.CLK     Tceck                 0.271   rngesus/M_w_q[23]
                                                       rngesus/M_w_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.960ns logic, 3.704ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_y_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_y_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.408   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (1.097ns logic, 3.529ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_states_q_FSM_FFd2 (FF)
  Destination:          M_hp_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.385ns (1.183 - 0.798)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_states_q_FSM_FFd2 to M_hp_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.BQ       Tcko                  0.525   M_states_q_FSM_FFd1_1
                                                       M_states_q_FSM_FFd2
    SLICE_X17Y49.D5      net (fanout=41)       1.156   M_states_q_FSM_FFd2
    SLICE_X17Y49.D       Tilo                  0.259   M_hp_d[7]
                                                       M_hp_d<7>1
    OLOGIC_X12Y31.D1     net (fanout=1)        1.961   M_hp_d[7]
    OLOGIC_X12Y31.CLK0   Todck                 1.178   M_hp_q[7]
                                                       M_hp_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (1.962ns logic, 3.117ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  15.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_y_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.625ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_y_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.407   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.625ns (1.096ns logic, 3.529ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_y_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_y_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.405   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.094ns logic, 3.529ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_y_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_y_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.405   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.094ns logic, 3.529ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_y_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_y_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.403   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.092ns logic, 3.529ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_y_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_y_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.390   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (1.079ns logic, 3.529ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_z_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.675 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_z_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y39.CE      net (fanout=21)       1.908   rngesus/_n0042_inv
    SLICE_X13Y39.CLK     Tceck                 0.408   rngesus/M_z_q[29]
                                                       rngesus/M_z_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.097ns logic, 3.502ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.598ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.675 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y39.CE      net (fanout=21)       1.908   rngesus/_n0042_inv
    SLICE_X13Y39.CLK     Tceck                 0.407   rngesus/M_z_q[29]
                                                       rngesus/M_w_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (1.096ns logic, 3.502ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_y_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_y_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.382   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_30
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (1.071ns logic, 3.529ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.675 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y39.CE      net (fanout=21)       1.908   rngesus/_n0042_inv
    SLICE_X13Y39.CLK     Tceck                 0.405   rngesus/M_z_q[29]
                                                       rngesus/M_w_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.094ns logic, 3.502ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.675 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y39.CE      net (fanout=21)       1.908   rngesus/_n0042_inv
    SLICE_X13Y39.CLK     Tceck                 0.405   rngesus/M_z_q[29]
                                                       rngesus/M_w_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.094ns logic, 3.502ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.676 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X15Y40.CE      net (fanout=21)       1.905   rngesus/_n0042_inv
    SLICE_X15Y40.CLK     Tceck                 0.408   rngesus/M_w_q[21]
                                                       rngesus/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.097ns logic, 3.499ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.675 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y39.CE      net (fanout=21)       1.908   rngesus/_n0042_inv
    SLICE_X13Y39.CLK     Tceck                 0.403   rngesus/M_z_q[29]
                                                       rngesus/M_w_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.092ns logic, 3.502ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_z_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.675 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_z_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y39.CE      net (fanout=21)       1.908   rngesus/_n0042_inv
    SLICE_X13Y39.CLK     Tceck                 0.390   rngesus/M_z_q[29]
                                                       rngesus/M_z_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.079ns logic, 3.502ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_y_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_y_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.365   rngesus/M_y_q[30]
                                                       rngesus/M_y_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (1.054ns logic, 3.529ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.676 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X15Y40.CE      net (fanout=21)       1.905   rngesus/_n0042_inv
    SLICE_X15Y40.CLK     Tceck                 0.390   rngesus/M_w_q[21]
                                                       rngesus/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (1.079ns logic, 3.499ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_z_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.675 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_z_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y39.CE      net (fanout=21)       1.908   rngesus/_n0042_inv
    SLICE_X13Y39.CLK     Tceck                 0.382   rngesus/M_z_q[29]
                                                       rngesus/M_z_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (1.071ns logic, 3.502ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.676 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X15Y40.CE      net (fanout=21)       1.905   rngesus/_n0042_inv
    SLICE_X15Y40.CLK     Tceck                 0.382   rngesus/M_w_q[21]
                                                       rngesus/M_w_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.071ns logic, 3.499ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_z_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.675 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_z_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X13Y39.CE      net (fanout=21)       1.908   rngesus/_n0042_inv
    SLICE_X13Y39.CLK     Tceck                 0.365   rngesus/M_z_q[29]
                                                       rngesus/M_z_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.054ns logic, 3.502ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_w_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.676 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_w_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X15Y40.CE      net (fanout=21)       1.905   rngesus/_n0042_inv
    SLICE_X15Y40.CLK     Tceck                 0.365   rngesus/M_w_q[21]
                                                       rngesus/M_w_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (1.054ns logic, 3.499ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_x_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_x_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X12Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X12Y38.CLK     Tceck                 0.313   rngesus/M_x_q[30]
                                                       rngesus/M_x_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.002ns logic, 3.529ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_x_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_x_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X12Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X12Y38.CLK     Tceck                 0.288   rngesus/M_x_q[30]
                                                       rngesus/M_x_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (0.977ns logic, 3.529ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_x_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_x_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X12Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X12Y38.CLK     Tceck                 0.288   rngesus/M_x_q[30]
                                                       rngesus/M_x_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (0.977ns logic, 3.529ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_x_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_x_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X12Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X12Y38.CLK     Tceck                 0.284   rngesus/M_x_q[30]
                                                       rngesus/M_x_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.973ns logic, 3.529ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_x_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_x_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X12Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X12Y38.CLK     Tceck                 0.282   rngesus/M_x_q[30]
                                                       rngesus/M_x_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (0.971ns logic, 3.529ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          rngesus/M_x_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to rngesus/M_x_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X9Y53.A6       net (fanout=1)        1.594   M_stage_q_3_1
    SLICE_X9Y53.A        Tilo                  0.259   rngesus/_n0042_inv
                                                       rngesus/_n0042_inv1
    SLICE_X12Y38.CE      net (fanout=21)       1.935   rngesus/_n0042_inv
    SLICE_X12Y38.CLK     Tceck                 0.269   rngesus/M_x_q[30]
                                                       rngesus/M_x_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (0.958ns logic, 3.529ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_hp_q[7]/CLK0
  Logical resource: M_hp_q_7/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_states_q_FSM_FFd1_1/CLK
  Logical resource: M_states_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_states_q_FSM_FFd1_1/CLK
  Logical resource: M_states_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_states_q_FSM_FFd1_1/CLK
  Logical resource: M_states_q_FSM_FFd1_1/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[30]/CLK
  Logical resource: rngesus/M_x_q_26/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[30]/CLK
  Logical resource: rngesus/M_x_q_25/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[30]/CLK
  Logical resource: rngesus/M_x_q_28/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[30]/CLK
  Logical resource: rngesus/M_x_q_27/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[30]/CLK
  Logical resource: rngesus/M_x_q_2/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[30]/CLK
  Logical resource: rngesus/M_x_q_29/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[30]/CLK
  Logical resource: rngesus/M_x_q_31/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[30]/CLK
  Logical resource: rngesus/M_x_q_30/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[31]/CLK
  Logical resource: rngesus/M_w_q_30/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[31]/CLK
  Logical resource: rngesus/M_z_q_30/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[31]/CLK
  Logical resource: rngesus/M_w_q_31/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_z_q[31]/CLK
  Logical resource: rngesus/M_z_q_31/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[23]/CLK
  Logical resource: rngesus/M_x_q_7/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[23]/CLK
  Logical resource: rngesus/M_x_q_17/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[23]/CLK
  Logical resource: rngesus/M_x_q_19/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[23]/CLK
  Logical resource: rngesus/M_x_q_18/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[23]/CLK
  Logical resource: rngesus/M_x_q_22/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[23]/CLK
  Logical resource: rngesus/M_x_q_21/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[23]/CLK
  Logical resource: rngesus/M_x_q_24/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_x_q[23]/CLK
  Logical resource: rngesus/M_x_q_23/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rngesus/M_y_q[15]/CLK
  Logical resource: rngesus/M_y_q_9/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.812|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2116 paths, 0 nets, and 613 connections

Design statistics:
   Minimum period:   4.812ns{1}   (Maximum frequency: 207.814MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 02 06:24:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



