#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 12 19:18:31 2023
# Process ID: 368
# Current directory: /home/user/project
# Command line: vivado
# Log file: /home/user/project/vivado.log
# Journal file: /home/user/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/project/smartnav-vivado.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/../Tesis/Petalinux_Projects/ov7670/ov7670.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/project/Tesis/Petalinux_Projects/ov7670/ov7670.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 6660.531 ; gain = 280.363 ; free physical = 1731 ; free virtual = 18035
update_compile_order -fileset sources_1
open_bd_design {/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding component instance block -- xilinx.com:ip:v_frmbuf_wr:2.1 - v_frmbuf_wr_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0_0
Adding component instance block -- xilinx.com:ip:v_demosaic:1.0 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2_2
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_2
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_9_9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_11_11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_8_8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_10_10
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_12_12
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_14_14
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_13_13
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_15_15
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:mailbox:2.1 - mailbox_0
Adding component instance block -- xilinx.com:ip:mutex:2.1 - mutex_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from BD file </home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7149.758 ; gain = 0.000 ; free physical = 1529 ; free virtual = 17848
write_bd_layout -format pdf -orientation portrait /home/user/project/design_1.pdf
/home/user/project/design_1.pdf
