[11/26 20:10:08      0s] 
[11/26 20:10:08      0s] Cadence Innovus(TM) Implementation System.
[11/26 20:10:08      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/26 20:10:08      0s] 
[11/26 20:10:08      0s] Version:	v23.12-s091_1, built Tue Jul 30 16:11:30 PDT 2024
[11/26 20:10:08      0s] Options:	
[11/26 20:10:08      0s] Date:		Tue Nov 26 20:10:08 2024
[11/26 20:10:08      0s] Host:		ecelinux-16.ece.cornell.edu (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
[11/26 20:10:08      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[11/26 20:10:08      0s] 
[11/26 20:10:08      0s] License:
[11/26 20:10:08      0s] 		[20:10:08.473945] Configured Lic search path (23.02-s005): 5280@flex.ece.cornell.edu

[11/26 20:10:08      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[11/26 20:10:08      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/26 20:10:08      0s] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[11/26 20:10:22     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.12-s091_1 (64bit) 07/30/2024 16:11 (Linux 3.10.0-693.el7.x86_64)
[11/26 20:10:26     14s] @(#)CDS: NanoRoute 23.12-s091_1 NR240717-0458/23_12-UB (database version 18.20.633) {superthreading v2.20}
[11/26 20:10:26     14s] @(#)CDS: AAE 23.12-s024 (64bit) 07/30/2024 (Linux 3.10.0-693.el7.x86_64)
[11/26 20:10:26     14s] @(#)CDS: CTE 23.12-s018_1 () Jul 26 2024 06:03:48 ( )
[11/26 20:10:26     14s] @(#)CDS: SYNTECH 23.12-s010_1 () Jul 16 2024 00:01:03 ( )
[11/26 20:10:26     14s] @(#)CDS: CPE v23.12-s039
[11/26 20:10:26     14s] @(#)CDS: IQuantus/TQuantus 23.1.1-s122 (64bit) Tue May 28 20:12:45 PDT 2024 (Linux 3.10.0-693.el7.x86_64)
[11/26 20:10:26     14s] @(#)CDS: OA 22.61-p014 Tue Apr 16 14:38:48 2024
[11/26 20:10:26     14s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[11/26 20:10:26     14s] @(#)CDS: RCDB 11.15.0
[11/26 20:10:26     14s] @(#)CDS: STYLUS 23.10-a014_1 (03/28/2024 09:42 PDT)
[11/26 20:10:26     14s] @(#)CDS: IntegrityPlanner-23.12-15697 (23.12) (2024-06-27 11:26:54+0800)
[11/26 20:10:26     14s] @(#)CDS: SYNTHESIS_ENGINE 23.12-s086
[11/26 20:10:26     14s] Create and set the environment variable TMPDIR to /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1053752_2c2e3ebc-ded3-4598-8a80-6edc66cd8b50_ecelinux-16.ece.cornell.edu_sh2663_MAQajk.

[11/26 20:10:26     14s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[11/26 20:10:27     15s] 
[11/26 20:10:27     15s] **INFO:  MMMC transition support version v31-84 
[11/26 20:10:27     15s] 
[11/26 20:10:27     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/26 20:10:27     15s] <CMD> suppressMessage ENCEXT-2799
[11/26 20:10:27     15s] <CMD> getVersion
[11/26 20:10:27     15s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[11/26 20:10:28     15s] [INFO] Loading Pegasus 23.23 fill procedures
[11/26 20:10:28     15s] **WARN: Tk package not loaded. The Pegasus fill DRC monitor is disabled.
[11/26 20:10:28     15s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/26 20:10:28     15s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/26 20:10:28     15s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/26 20:10:28     15s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/26 20:10:28     15s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/26 20:10:28     15s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/26 20:10:30     15s] <CMD> setMultiCpuUsage -acquireLicense 8
[11/26 20:10:34     15s] <CMD> setLibraryUnit -time 1ps
[11/26 20:10:34     15s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/26 20:10:34     15s] <CMD> set ::dft::debug_attribute 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_constraint_performance_statistics_precision 2
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_efficient_set_timing_derate 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_dump_reset_clock 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_efficient_clocks_collection 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_efficient_hier_obj 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_efficient_save_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_input_port_path_group_tag 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_input_port_path_group_tag 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_enable_view_pruning_enhancements 4
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_is_imm_info_cached 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_latch_period_based_threshold 0.0001
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[11/26 20:10:34     15s] <CMD> set dbgDualViewAwareXTree 1
[11/26 20:10:34     15s] <CMD> set defHierChar /
[11/26 20:10:34     15s] <CMD> set distributed_client_message_echo 1
[11/26 20:10:34     15s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/26 20:10:34     15s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/26 20:10:34     15s] <CMD> set enc_before_startup_file 0
[11/26 20:10:34     15s] <CMD> set enc_check_rename_command_name 1
[11/26 20:10:34     15s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/26 20:10:34     15s] <CMD> set init_gnd_net vss
[11/26 20:10:34     15s] <CMD> set init_lef_file {asap7_tech_4x_170803.lef asap7sc7p5t_24_R_4x_170912.lef}
[11/26 20:10:34     15s] <CMD> set init_mmmc_file Default.view
[11/26 20:10:34     15s] <CMD> set init_pwr_net vdd
[11/26 20:10:34     15s] <CMD> set init_verilog dist_sort.RVT.1980.syn.v
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set latch_time_borrow_mode max_borrow
[11/26 20:10:34     15s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[11/26 20:10:34     15s] <CMD> set pegDefaultResScaleFactor 1
[11/26 20:10:34     15s] <CMD> set pegDetailResScaleFactor 1
[11/26 20:10:34     15s] <CMD> set pegEnableDualViewForTQuantus 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/26 20:10:34     15s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_aocv_efficient_accurate_mode 1
[11/26 20:10:34     15s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/26 20:10:34     15s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/26 20:10:34     15s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_clock_root_frequency_compatibility 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_constraint_efficient_lib_pin 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_constraint_enable_add_brackets_name 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_constraint_enable_efficient_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_context_enable_twcppr_interface_path_support 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_disable_backward_compatible_hierarchical_skip_pin_mode 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_disable_efficient_derate_mode 1
[11/26 20:10:34     15s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/26 20:10:34     15s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> unsuppressMessage -silent GLOBAL-100
[11/26 20:10:34     15s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[11/26 20:10:34     15s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_enable_new_power_view_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_enable_view_based_tlatch_mode 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_extract_model_disable_3d_arcs 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_extract_model_improved_waveform_cache 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[11/26 20:10:34     15s] <CMD> set timing_library_ca_derate_data_consistency 0
[11/26 20:10:34     15s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[11/26 20:10:34     15s] <CMD> set timing_library_refactor_db_arc_processing 1
[11/26 20:10:34     15s] <CMD> set timing_library_refactor_db_arc_processing3 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_path_based_override_distance 1e+30
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_backward_compatible_to_adjust 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_enable_efficient_collection_handling 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_enable_efficient_cone_marking 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_enable_improved_drv_reporting 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_enable_variable_verbose_fields 0
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_latch_analysis_compatibility 1
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> get_message -id GLOBAL-100 -suppress
[11/26 20:10:34     15s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[11/26 20:10:34     15s] <CMD> set defStreamOutCheckUncolored false
[11/26 20:10:34     15s] <CMD> set init_lef_check_antenna 1
[11/26 20:10:34     15s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/26 20:10:34     15s] <CMD> set lefdefInputCheckColoredShape 0
[11/26 20:10:34     15s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/26 20:10:34     15s] <CMD> init_design
[11/26 20:10:34     15s] #% Begin Load MMMC data ... (date=11/26 20:10:34, mem=1765.6M)
[11/26 20:10:34     15s] #% End Load MMMC data ... (date=11/26 20:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.8M, current mem=1766.8M)
[11/26 20:10:34     15s] 
[11/26 20:10:34     15s] Loading LEF file asap7_tech_4x_170803.lef ...
[11/26 20:10:34     15s] 
[11/26 20:10:34     15s] Loading LEF file asap7sc7p5t_24_R_4x_170912.lef ...
[11/26 20:10:34     15s] Set DBUPerIGU to M1 pitch 576.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/26 20:10:34     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/26 20:10:34     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/26 20:10:34     15s] SIZE height.
[11/26 20:10:34     15s] **WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
[11/26 20:10:34     15s] To increase the message display limit, refer to the product command reference manual.
[11/26 20:10:34     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/26 20:10:34     15s] Loading view definition file from Default.view
[11/26 20:10:34     15s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_INVBUF_RVT_TT.lib' ...
[11/26 20:10:34     15s] Read 27 cells in library 'asap7sc7p5t_22b_INVBUF_RVT_TT_170906' 
[11/26 20:10:34     15s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_AO_RVT_TT.lib' ...
[11/26 20:10:35     16s] Read 42 cells in library 'asap7sc7p5t_22b_AO_RVT_TT_170906' 
[11/26 20:10:35     16s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_OA_RVT_TT.lib' ...
[11/26 20:10:36     17s] Read 34 cells in library 'asap7sc7p5t_22b_OA_RVT_TT_170906' 
[11/26 20:10:36     17s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SEQ_RVT_TT.lib' ...
[11/26 20:10:36     17s] Read 26 cells in library 'asap7sc7p5t_22b_SEQ_RVT_TT_170906' 
[11/26 20:10:36     17s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib' ...
[11/26 20:10:36     17s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 11230)
[11/26 20:10:36     17s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 14483)
[11/26 20:10:36     17s] Read 56 cells in library 'asap7sc7p5t_22b_SIMPLE_RVT_TT_170906' 
[11/26 20:10:36     17s] Ending "PreSetAnalysisView" (total cpu=0:00:02.2, real=0:00:02.0, peak res=1918.1M, current mem=1788.5M)
[11/26 20:10:36     17s] *** End library_loading (cpu=0.04min, real=0.03min, mem=65.0M, fe_cpu=0.30min, fe_real=0.47min, fe_mem=1755.6M) ***
[11/26 20:10:36     17s] #% Begin Load netlist data ... (date=11/26 20:10:36, mem=1788.5M)
[11/26 20:10:36     17s] *** Begin netlist parsing (mem=1755.6M) ***
[11/26 20:10:36     17s] Created 185 new cells from 5 timing libraries.
[11/26 20:10:36     17s] Reading netlist ...
[11/26 20:10:36     17s] Backslashed names will retain backslash and a trailing blank character.
[11/26 20:10:38     17s] Reading verilog netlist 'dist_sort.RVT.1980.syn.v'
[11/26 20:10:38     17s] 
[11/26 20:10:38     17s] *** Memory Usage v#1 (Current mem = 1755.641M, initial mem = 836.516M) ***
[11/26 20:10:38     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:02.0, mem=1755.6M) ***
[11/26 20:10:38     17s] #% End Load netlist data ... (date=11/26 20:10:38, total cpu=0:00:00.1, real=0:00:02.0, peak res=1809.2M, current mem=1809.2M)
[11/26 20:10:38     17s] Top level cell is dist_sort.
[11/26 20:10:38     18s] Hooked 185 DB cells to tlib cells.
[11/26 20:10:38     18s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1832.8M, current mem=1832.8M)
[11/26 20:10:38     18s] Starting recursive module instantiation check.
[11/26 20:10:38     18s] No recursion found.
[11/26 20:10:38     18s] Building hierarchical netlist for Cell dist_sort ...
[11/26 20:10:38     18s] ***** UseNewTieNetMode *****.
[11/26 20:10:38     18s] *** Netlist is unique.
[11/26 20:10:38     18s] Set DBUPerIGU to techSite coreSite width 864.
[11/26 20:10:38     18s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[11/26 20:10:38     18s] ** info: there are 197 modules.
[11/26 20:10:38     18s] ** info: there are 8363 stdCell insts.
[11/26 20:10:38     18s] ** info: there are 8363 stdCell insts with at least one signal pin.
[11/26 20:10:38     18s] 
[11/26 20:10:38     18s] *** Memory Usage v#1 (Current mem = 1815.555M, initial mem = 836.516M) ***
[11/26 20:10:38     18s] Start create_tracks
[11/26 20:10:38     18s] Extraction setup Started for TopCell dist_sort 
[11/26 20:10:38     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/26 20:10:38     18s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/26 20:10:38     18s] eee: __QRC_SADV_USE_LE__ is set 0
[11/26 20:10:39     18s] Generating auto layer map file.
[11/26 20:10:39     18s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[11/26 20:10:39     18s] eee:        1	      M1	        2	       lisd	Metal          
[11/26 20:10:39     18s] eee:       34	      V1	        3	         v0	Via            
[11/26 20:10:39     18s] eee:        2	      M2	        4	         m1	Metal          
[11/26 20:10:39     18s] eee:       35	      V2	        5	         v1	Via            
[11/26 20:10:39     18s] eee:        3	      M3	        6	         m2	Metal          
[11/26 20:10:39     18s] eee:       36	      V3	        7	         v2	Via            
[11/26 20:10:39     18s] eee:        4	      M4	        8	         m3	Metal          
[11/26 20:10:39     18s] eee:       37	      V4	        9	         v3	Via            
[11/26 20:10:39     18s] eee:        5	      M5	       10	         m4	Metal          
[11/26 20:10:39     18s] eee:       38	      V5	       11	         v4	Via            
[11/26 20:10:39     18s] eee:        6	      M6	       12	         m5	Metal          
[11/26 20:10:39     18s] eee:       39	      V6	       13	         v5	Via            
[11/26 20:10:39     18s] eee:        7	      M7	       14	         m6	Metal          
[11/26 20:10:39     18s] eee:       40	      V7	       15	         v6	Via            
[11/26 20:10:39     18s] eee:        8	      M8	       16	         m7	Metal          
[11/26 20:10:39     18s] eee:       41	      V8	       17	         v7	Via            
[11/26 20:10:39     18s] eee:        9	      M9	       18	         m8	Metal          
[11/26 20:10:39     18s] eee:       42	      V9	       19	         v8	Via            
[11/26 20:10:39     18s] eee:       10	     Pad	       20	         m9	Metal          
[11/26 20:10:39     18s] eee: TechFile: /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 20:10:39     18s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 
[11/26 20:10:39     18s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 
[11/26 20:10:39     18s] eee: nrColor: 0 0 0 0 0 0 0 0 0 0 
[11/26 20:10:39     18s] eee: Save / Restore of RC patterns enabled 
[11/26 20:10:39     18s] eee: Pattern meta data file doesn't exist
[11/26 20:10:39     18s] eee: Pattern data restore failed for 1 tech files
[11/26 20:10:39     18s] eee: Pattern extraction started for 1 tech files
[11/26 20:10:39     18s] Importing multi-corner technology file(s) for preRoute extraction...
[11/26 20:10:39      0s] /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 20:10:39      0s] Generating auto layer map file.
[11/26 20:10:39      0s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[11/26 20:10:39      0s] eee:        1	      M1	        2	       lisd	Metal          
[11/26 20:10:39      0s] eee:       34	      V1	        3	         v0	Via            
[11/26 20:10:39      0s] eee:        2	      M2	        4	         m1	Metal          
[11/26 20:10:39      0s] eee:       35	      V2	        5	         v1	Via            
[11/26 20:10:39      0s] eee:        3	      M3	        6	         m2	Metal          
[11/26 20:10:39      0s] eee:       36	      V3	        7	         v2	Via            
[11/26 20:10:39      0s] eee:        4	      M4	        8	         m3	Metal          
[11/26 20:10:39      0s] eee:       37	      V4	        9	         v3	Via            
[11/26 20:10:39      0s] eee:        5	      M5	       10	         m4	Metal          
[11/26 20:10:39      0s] eee:       38	      V5	       11	         v4	Via            
[11/26 20:10:39      0s] eee:        6	      M6	       12	         m5	Metal          
[11/26 20:10:39      0s] eee:       39	      V6	       13	         v5	Via            
[11/26 20:10:39      0s] eee:        7	      M7	       14	         m6	Metal          
[11/26 20:10:39      0s] eee:       40	      V7	       15	         v6	Via            
[11/26 20:10:39      0s] eee:        8	      M8	       16	         m7	Metal          
[11/26 20:10:39      0s] eee:       41	      V8	       17	         v7	Via            
[11/26 20:10:39      0s] eee:        9	      M9	       18	         m8	Metal          
[11/26 20:10:39      0s] eee:       42	      V9	       19	         v8	Via            
[11/26 20:10:39      0s] eee:       10	     Pad	       20	         m9	Metal          

[11/26 20:10:42     19s] eee: Pattern extraction completed
[11/26 20:10:42     19s] Completed (cpu: 0:00:01.5 real: 0:00:04.0)
[11/26 20:10:42     19s] Set Shrink Factor to 1.00000
[11/26 20:10:42     19s] Summary of Active RC-Corners : 
[11/26 20:10:42     19s]  
[11/26 20:10:42     19s]  Analysis View: default_setup_view
[11/26 20:10:42     19s]     RC-Corner Name        : RC_corner_25
[11/26 20:10:42     19s]     RC-Corner Index       : 0
[11/26 20:10:42     19s]     RC-Corner Temperature : 25 Celsius
[11/26 20:10:42     19s]     RC-Corner Cap Table   : ''
[11/26 20:10:42     19s]     RC-Corner PreRoute Res Factor         : 1
[11/26 20:10:42     19s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 20:10:42     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 20:10:42     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 20:10:42     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 20:10:42     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 20:10:42     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 20:10:42     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/26 20:10:42     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/26 20:10:42     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 20:10:42     19s]     RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
[11/26 20:10:42     19s]  
[11/26 20:10:42     19s]  Analysis View: default_hold_view
[11/26 20:10:42     19s]     RC-Corner Name        : RC_corner_25
[11/26 20:10:42     19s]     RC-Corner Index       : 0
[11/26 20:10:42     19s]     RC-Corner Temperature : 25 Celsius
[11/26 20:10:42     19s]     RC-Corner Cap Table   : ''
[11/26 20:10:42     19s]     RC-Corner PreRoute Res Factor         : 1
[11/26 20:10:42     19s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 20:10:42     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 20:10:42     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 20:10:42     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 20:10:42     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 20:10:42     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 20:10:42     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/26 20:10:42     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/26 20:10:42     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 20:10:42     19s]     RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
[11/26 20:10:42     19s] eee: RC Grid memory allocated = 30720 (16 X 16 X 10 X 12b)
[11/26 20:10:42     19s] Updating RC Grid density data for preRoute extraction ...
[11/26 20:10:42     19s] eee: pegSigSF=1.070000
[11/26 20:10:42     19s] Initializing multi-corner resistance tables ...
[11/26 20:10:42     19s] eee: Grid unit RC data computation started
[11/26 20:10:42     19s] eee: Grid unit RC data computation completed
[11/26 20:10:42     19s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:10:42     19s] {RT RC_corner_25 0 2 10  {4 1} {6 0} {8 0} {9 0} 4}
[11/26 20:10:42     19s] eee: LAM-FP: thresh=1 ; dimX=1053.694444 ; dimY=1050.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 20:10:42     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.640700 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.601800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 20:10:42     19s] eee: NetCapCache creation started. (Current Mem: 1977.625M) 
[11/26 20:10:42     19s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1977.625M) 
[11/26 20:10:42     19s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(151.732000, 151.200000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (15 X 15)
[11/26 20:10:42     19s] eee: Metal Layers Info:
[11/26 20:10:42     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:10:42     19s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 20:10:42     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:10:42     19s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 20:10:42     19s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 20:10:42     19s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 20:10:42     19s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 20:10:42     19s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.044 |  10.27 | V | 0 |  1 |
[11/26 20:10:42     19s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.288 |  0.038 |   7.26 | H | 0 |  1 |
[11/26 20:10:42     19s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.288 |  0.045 |   6.77 | V | 0 |  1 |
[11/26 20:10:42     19s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.384 |  0.039 |   5.20 | H | 0 |  1 |
[11/26 20:10:42     19s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.360 |  0.044 |   4.83 | V | 0 |  1 |
[11/26 20:10:42     19s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.384 |  0.042 |   4.83 | H | 0 |  1 |
[11/26 20:10:42     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:10:42     19s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 20:10:42     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/26 20:10:42     19s] *Info: initialize multi-corner CTS.
[11/26 20:10:42     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2052.9M, current mem=1892.6M)
[11/26 20:10:43     20s] Reading timing constraints file './dist_sort.RVT.1980.syn.sdc' ...
[11/26 20:10:43     20s] Current (total cpu=0:00:20.4, real=0:00:35.0, peak res=2261.1M, current mem=2261.1M)
[11/26 20:10:43     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./dist_sort.RVT.1980.syn.sdc, Line 8).
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] INFO (CTE): Reading of timing constraints file ./dist_sort.RVT.1980.syn.sdc completed, with 1 WARNING
[11/26 20:10:43     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2276.3M, current mem=2276.3M)
[11/26 20:10:43     20s] Current (total cpu=0:00:20.4, real=0:00:35.0, peak res=2276.3M, current mem=2276.3M)
[11/26 20:10:43     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/26 20:10:43     20s] Summary for sequential cells identification: 
[11/26 20:10:43     20s]   Identified SBFF number: 17
[11/26 20:10:43     20s]   Identified MBFF number: 0
[11/26 20:10:43     20s]   Identified SB Latch number: 6
[11/26 20:10:43     20s]   Identified MB Latch number: 0
[11/26 20:10:43     20s]   Not identified SBFF number: 0
[11/26 20:10:43     20s]   Not identified MBFF number: 0
[11/26 20:10:43     20s]   Not identified SB Latch number: 0
[11/26 20:10:43     20s]   Not identified MB Latch number: 0
[11/26 20:10:43     20s]   Number of sequential cells which are not FFs: 3
[11/26 20:10:43     20s] Total number of combinational cells: 159
[11/26 20:10:43     20s] Total number of sequential cells: 26
[11/26 20:10:43     20s] Total number of tristate cells: 0
[11/26 20:10:43     20s] Total number of level shifter cells: 0
[11/26 20:10:43     20s] Total number of power gating cells: 0
[11/26 20:10:43     20s] Total number of isolation cells: 0
[11/26 20:10:43     20s] Total number of power switch cells: 0
[11/26 20:10:43     20s] Total number of pulse generator cells: 0
[11/26 20:10:43     20s] Total number of always on buffers: 0
[11/26 20:10:43     20s] Total number of retention cells: 0
[11/26 20:10:43     20s] Total number of physical cells: 0
[11/26 20:10:43     20s] List of usable buffers: BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[11/26 20:10:43     20s] Total number of usable buffers: 14
[11/26 20:10:43     20s] List of unusable buffers:
[11/26 20:10:43     20s] Total number of unusable buffers: 0
[11/26 20:10:43     20s] List of usable inverters: INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[11/26 20:10:43     20s] Total number of usable inverters: 11
[11/26 20:10:43     20s] List of unusable inverters:
[11/26 20:10:43     20s] Total number of unusable inverters: 0
[11/26 20:10:43     20s] List of identified usable delay cells: HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[11/26 20:10:43     20s] Total number of identified usable delay cells: 2
[11/26 20:10:43     20s] List of identified unusable delay cells:
[11/26 20:10:43     20s] Total number of identified unusable delay cells: 0
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] TimeStamp Deleting Cell Server Begin ...
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] TimeStamp Deleting Cell Server End ...
[11/26 20:10:43     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2296.1M, current mem=2296.1M)
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 20:10:43     20s] Summary for sequential cells identification: 
[11/26 20:10:43     20s]   Identified SBFF number: 17
[11/26 20:10:43     20s]   Identified MBFF number: 0
[11/26 20:10:43     20s]   Identified SB Latch number: 6
[11/26 20:10:43     20s]   Identified MB Latch number: 0
[11/26 20:10:43     20s]   Not identified SBFF number: 0
[11/26 20:10:43     20s]   Not identified MBFF number: 0
[11/26 20:10:43     20s]   Not identified SB Latch number: 0
[11/26 20:10:43     20s]   Not identified MB Latch number: 0
[11/26 20:10:43     20s]   Number of sequential cells which are not FFs: 3
[11/26 20:10:43     20s]  Visiting view : default_setup_view
[11/26 20:10:43     20s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 20:10:43     20s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 20:10:43     20s]  Visiting view : default_hold_view
[11/26 20:10:43     20s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 20:10:43     20s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 20:10:43     20s] TLC MultiMap info (StdDelay):
[11/26 20:10:43     20s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 20:10:43     20s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 20:10:43     20s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 20:10:43     20s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 20:10:43     20s]  Setting StdDelay to: 4.2ps
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] TimeStamp Deleting Cell Server Begin ...
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] TimeStamp Deleting Cell Server End ...
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] *** Summary of all messages that are not suppressed in this session:
[11/26 20:10:43     20s] Severity  ID               Count  Summary                                  
[11/26 20:10:43     20s] WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
[11/26 20:10:43     20s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/26 20:10:43     20s] WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
[11/26 20:10:43     20s] *** Message Summary: 199 warning(s), 0 error(s)
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] <CMD> floorPlan -site coreSite -d 200 200 5 5 5 5
[11/26 20:10:43     20s] The die width changes from 200.000000 to 200.016000 when snapping to grid "PlacementGrid".
[11/26 20:10:43     20s] The die height changes from 200.000000 to 200.016000 when snapping to grid "PlacementGrid".
[11/26 20:10:43     20s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/26 20:10:43     20s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/26 20:10:43     20s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/26 20:10:43     20s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/26 20:10:43     20s] Start create_tracks
[11/26 20:10:43     20s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/26 20:10:43     20s] <CMD> setDontUse asap7sc7p5t_22b_SEQ_RVT_TT_170906/*x2_ASAP7_75t_R true
[11/26 20:10:43     20s] <CMD> setDontUse asap7sc7p5t_22b_INVBUF_RVT_TT_170906/BUFx16f_ASAP7_75t_R true
[11/26 20:10:43     20s] <CMD> add_tracks -honor_pitch
[11/26 20:10:43     20s] Start create_tracks
[11/26 20:10:43     20s] <CMD> clearGlobalNets
[11/26 20:10:43     20s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -module {}
[11/26 20:10:43     20s] <CMD> globalNetConnect vss -type pgpin -pin VSS -inst * -module {}
[11/26 20:10:43     20s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_R -cellInterval 50 -inRowOffset 10.564 -prefix WELLTAP
[11/26 20:10:43     20s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2273.8M, EPOCH TIME: 1732669843.347528
[11/26 20:10:43     20s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2273.8M, EPOCH TIME: 1732669843.347970
[11/26 20:10:43     20s] Processing tracks to init pin-track alignment.
[11/26 20:10:43     20s] z: 1, totalTracks: 1
[11/26 20:10:43     20s] z: 3, totalTracks: 1
[11/26 20:10:43     20s] z: 5, totalTracks: 1
[11/26 20:10:43     20s] z: 7, totalTracks: 1
[11/26 20:10:43     20s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:10:43     20s] Cell dist_sort LLGs are deleted
[11/26 20:10:43     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:43     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:43     20s] # Building dist_sort llgBox search-tree.
[11/26 20:10:43     20s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2273.8M, EPOCH TIME: 1732669843.356579
[11/26 20:10:43     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:43     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:43     20s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2273.8M, EPOCH TIME: 1732669843.357049
[11/26 20:10:43     20s] Max number of tech site patterns supported in site array is 256.
[11/26 20:10:43     20s] **WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
[11/26 20:10:43     20s] Type 'man IMPSP-362' for more detail.
[11/26 20:10:43     20s] Core basic site is coreSite
[11/26 20:10:43     20s] DP-Init: Signature of floorplan is 42a58473dba8b000. Signature of routing blockage is 0.
[11/26 20:10:43     20s] After signature check, allow fast init is false, keep pre-filter is false.
[11/26 20:10:43     20s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 20:10:43     20s] Use non-trimmed site array because memory saving is not enough.
[11/26 20:10:43     20s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 20:10:43     20s] SiteArray: use 897,024 bytes
[11/26 20:10:43     20s] SiteArray: current memory after site array memory allocation 2274.7M
[11/26 20:10:43     20s] SiteArray: FP blocked sites are writable
[11/26 20:10:43     20s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48f931e0): Create thread pool 0x7ff674a257c0.
[11/26 20:10:43     20s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48f931e0): 0 out of 1 thread pools are available.
[11/26 20:10:43     20s] Keep-away cache is enable on metals: 1-10
[11/26 20:10:43     20s] Estimated cell power/ground rail width = 0.135 um
[11/26 20:10:43     20s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:10:43     20s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:2402.7M, EPOCH TIME: 1732669843.368662
[11/26 20:10:43     20s] Process 0 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 20:10:43     20s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.000, REAL:0.000, MEM:2402.7M, EPOCH TIME: 1732669843.368733
[11/26 20:10:43     20s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 20:10:43     20s] Atter site array init, number of instance map data is 0.
[11/26 20:10:43     20s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.008, REAL:0.013, MEM:2402.7M, EPOCH TIME: 1732669843.369638
[11/26 20:10:43     20s] 
[11/26 20:10:43     20s] Scanning PG Shapes for Pre-Colorizing...Done.
[11/26 20:10:43     20s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:10:43     20s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:10:43     20s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.010, REAL:0.016, MEM:2402.7M, EPOCH TIME: 1732669843.372540
[11/26 20:10:43     20s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2402.7M, EPOCH TIME: 1732669843.372592
[11/26 20:10:43     20s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2402.7M, EPOCH TIME: 1732669843.372710
[11/26 20:10:43     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2402.7MB).
[11/26 20:10:43     20s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.018, REAL:0.026, MEM:2402.7M, EPOCH TIME: 1732669843.373641
[11/26 20:10:43     20s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.018, REAL:0.026, MEM:2402.7M, EPOCH TIME: 1732669843.373661
[11/26 20:10:43     20s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
[11/26 20:10:43     20s] Type 'man IMPSP-5134' for more detail.
[11/26 20:10:43     20s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
[11/26 20:10:43     20s] Type 'man IMPSP-5134' for more detail.
[11/26 20:10:43     20s] For 875 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2403.0M, EPOCH TIME: 1732669843.385461
[11/26 20:10:43     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:10:43     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:43     20s] Cell dist_sort LLGs are deleted
[11/26 20:10:43     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:43     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:43     20s] # Resetting pin-track-align track data.
[11/26 20:10:43     20s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.004, MEM:2402.1M, EPOCH TIME: 1732669843.389213
[11/26 20:10:43     20s] Inserted 875 well-taps <TAPCELL_ASAP7_75t_R> cells (prefix WELLTAP).
[11/26 20:10:43     20s] <CMD> saveDesign dist_sort.pre_power.enc
[11/26 20:10:43     20s] #% Begin save design ... (date=11/26 20:10:43, mem=2320.5M)
[11/26 20:10:43     20s] INFO: Current data have to be saved into a temporary db: 'dist_sort.pre_power.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pre_power.enc.dat' after the old db was deleted.
[11/26 20:10:43     20s] % Begin Save ccopt configuration ... (date=11/26 20:10:43, mem=2320.5M)
[11/26 20:10:43     20s] % End Save ccopt configuration ... (date=11/26 20:10:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2322.1M, current mem=2322.1M)
[11/26 20:10:43     20s] % Begin Save netlist data ... (date=11/26 20:10:43, mem=2322.1M)
[11/26 20:10:43     20s] Writing Binary DB to dist_sort.pre_power.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 20:10:43     20s] % End Save netlist data ... (date=11/26 20:10:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2323.4M, current mem=2322.4M)
[11/26 20:10:43     20s] Saving symbol-table file ...
[11/26 20:10:43     20s] Saving congestion map file dist_sort.pre_power.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 20:10:43     20s] % Begin Save AAE data ... (date=11/26 20:10:43, mem=2322.8M)
[11/26 20:10:43     20s] Saving AAE Data ...
[11/26 20:10:43     20s] % End Save AAE data ... (date=11/26 20:10:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2329.2M, current mem=2322.1M)
[11/26 20:10:43     20s] Saving mode setting ...
[11/26 20:10:43     20s] Saving global file ...
[11/26 20:10:44     20s] % Begin Save floorplan data ... (date=11/26 20:10:44, mem=2327.7M)
[11/26 20:10:44     20s] Saving floorplan file ...
[11/26 20:10:44     21s] % End Save floorplan data ... (date=11/26 20:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2327.7M, current mem=2327.7M)
[11/26 20:10:44     21s] Saving PG file dist_sort.pre_power.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 20:10:44 2024)
[11/26 20:10:44     21s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2381.4M) ***
[11/26 20:10:44     21s] *info - save blackBox cells to lef file dist_sort.pre_power.enc.dat.tmp/dist_sort.bbox.lef
[11/26 20:10:44     21s] Saving Drc markers ...
[11/26 20:10:44     21s] ... No Drc file written since there is no markers found.
[11/26 20:10:44     21s] % Begin Save placement data ... (date=11/26 20:10:44, mem=2328.3M)
[11/26 20:10:44     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 20:10:44     21s] Save Adaptive View Pruning View Names to Binary file
[11/26 20:10:44     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2384.4M) ***
[11/26 20:10:44     21s] % End Save placement data ... (date=11/26 20:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2328.6M, current mem=2328.6M)
[11/26 20:10:44     21s] % Begin Save routing data ... (date=11/26 20:10:44, mem=2328.6M)
[11/26 20:10:44     21s] Saving route file ...
[11/26 20:10:44     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2381.4M) ***
[11/26 20:10:44     21s] % End Save routing data ... (date=11/26 20:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2328.9M, current mem=2328.9M)
[11/26 20:10:44     21s] Saving property file dist_sort.pre_power.enc.dat.tmp/dist_sort.prop
[11/26 20:10:44     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2384.4M) ***
[11/26 20:10:44     21s] Saving preRoute extracted patterns in file 'dist_sort.pre_power.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 20:10:44     21s] Saving preRoute extraction data in directory 'dist_sort.pre_power.enc.dat.tmp/extraction/' ...
[11/26 20:10:44     21s] eee: Checksum of RC Grid density data=120
[11/26 20:10:44     21s] % Begin Save power constraints data ... (date=11/26 20:10:44, mem=2333.1M)
[11/26 20:10:44     21s] % End Save power constraints data ... (date=11/26 20:10:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2333.1M, current mem=2333.1M)
[11/26 20:10:45     21s] Generated self-contained design dist_sort.pre_power.enc.dat.tmp
[11/26 20:10:45     21s] #% End save design ... (date=11/26 20:10:45, total cpu=0:00:00.8, real=0:00:02.0, peak res=2361.7M, current mem=2333.5M)
[11/26 20:10:45     21s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] <CMD> addRing -nets {vdd vss } -around default_power_domain -center 1 -width 1.224 -spacing 0.5 -layer {left M1 right M1 bottom M2 top M2} -extend_corner {lb lt rb rt bl tl br tr} -snap_wire_center_to_grid grid
[11/26 20:10:45     21s] #% Begin addRing (date=11/26 20:10:45, mem=2333.5M)
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] viaInitial starts at Tue Nov 26 20:10:45 2024
viaInitial ends at Tue Nov 26 20:10:45 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2435.7M)
[11/26 20:10:45     21s] Ring generation is complete.
[11/26 20:10:45     21s] vias are now being generated.
[11/26 20:10:45     21s] addRing created 8 wires.
[11/26 20:10:45     21s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/26 20:10:45     21s] +--------+----------------+----------------+
[11/26 20:10:45     21s] |  Layer |     Created    |     Deleted    |
[11/26 20:10:45     21s] +--------+----------------+----------------+
[11/26 20:10:45     21s] |   M1   |        4       |       NA       |
[11/26 20:10:45     21s] |   V1   |        8       |        0       |
[11/26 20:10:45     21s] |   M2   |        4       |       NA       |
[11/26 20:10:45     21s] +--------+----------------+----------------+
[11/26 20:10:45     21s] #% End addRing (date=11/26 20:10:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2337.0M, current mem=2337.0M)
[11/26 20:10:45     21s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -nets {vdd vss } -layerChangeRange { M1 M3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 Pad } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 Pad }
[11/26 20:10:45     21s] #% Begin sroute (date=11/26 20:10:45, mem=2337.0M)
[11/26 20:10:45     21s] *** Begin SPECIAL ROUTE on Tue Nov 26 20:10:45 2024 ***
[11/26 20:10:45     21s] SPECIAL ROUTE ran on directory: /home/sh2663/asap7_rundir/asic-final/apr
[11/26 20:10:45     21s] SPECIAL ROUTE ran on machine: ecelinux-16.ece.cornell.edu (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 2.29Ghz)
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] Begin option processing ...
[11/26 20:10:45     21s] srouteConnectPowerBump set to false
[11/26 20:10:45     21s] routeSelectNet set to "vdd vss"
[11/26 20:10:45     21s] routeSpecial set to true
[11/26 20:10:45     21s] srouteBlockPin set to "useLef"
[11/26 20:10:45     21s] srouteBottomLayerLimit set to 1
[11/26 20:10:45     21s] srouteBottomTargetLayerLimit set to 1
[11/26 20:10:45     21s] srouteConnectConverterPin set to false
[11/26 20:10:45     21s] srouteCrossoverViaBottomLayer set to 1
[11/26 20:10:45     21s] srouteCrossoverViaTopLayer set to 10
[11/26 20:10:45     21s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/26 20:10:45     21s] srouteFollowCorePinEnd set to 3
[11/26 20:10:45     21s] srouteJogControl set to "preferWithChanges differentLayer"
[11/26 20:10:45     21s] sroutePadPinAllPorts set to true
[11/26 20:10:45     21s] sroutePreserveExistingRoutes set to true
[11/26 20:10:45     21s] srouteRoutePowerBarPortOnBothDir set to true
[11/26 20:10:45     21s] srouteStopBlockPin set to "nearestTarget"
[11/26 20:10:45     21s] srouteTopLayerLimit set to 3
[11/26 20:10:45     21s] srouteTopTargetLayerLimit set to 10
[11/26 20:10:45     21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4081.00 megs.
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] Reading DB technology information...
[11/26 20:10:45     21s] Finished reading DB technology information.
[11/26 20:10:45     21s] Reading floorplan and netlist information...
[11/26 20:10:45     21s] Finished reading floorplan and netlist information.
[11/26 20:10:45     21s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/26 20:10:45     21s] Read in 21 layers, 10 routing layers, 1 overlap layer
[11/26 20:10:45     21s] Read in 1 nondefault rule, 0 used
[11/26 20:10:45     21s] Read in 196 macros, 67 used
[11/26 20:10:45     21s] Read in 941 components
[11/26 20:10:45     21s]   941 core components: 66 unplaced, 0 placed, 875 fixed
[11/26 20:10:45     21s] Read in 16 physical pins
[11/26 20:10:45     21s]   16 physical pins: 0 unplaced, 0 placed, 16 fixed
[11/26 20:10:45     21s] Read in 586 logical pins
[11/26 20:10:45     21s] Read in 586 nets
[11/26 20:10:45     21s] Read in 2 special nets, 2 routed
[11/26 20:10:45     21s] Read in 1898 terminals
[11/26 20:10:45     21s] 2 nets selected.
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] Begin power routing ...
[11/26 20:10:45     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 20:10:45     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 20:10:45     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 20:10:45     21s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/26 20:10:45     21s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/26 20:10:45     21s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/26 20:10:45     21s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/26 20:10:45     21s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
[11/26 20:10:45     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/26 20:10:45     21s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/26 20:10:45     21s] Type 'man IMPSR-1256' for more detail.
[11/26 20:10:45     21s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/26 20:10:45     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/26 20:10:45     21s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/26 20:10:45     21s] Type 'man IMPSR-1256' for more detail.
[11/26 20:10:45     21s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/26 20:10:45     21s] ### info: trigger incremental cell import ( 196 new cells ).
[11/26 20:10:45     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 20:10:45     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 20:10:45     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 20:10:45     21s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/26 20:10:45     21s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_R does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/26 20:10:45     21s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/26 20:10:45     21s] CPU time for vdd FollowPin 0 seconds
[11/26 20:10:45     21s] CPU time for vss FollowPin 0 seconds
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
[11/26 20:10:45     21s] Type 'man IMPPP-610' for more detail.
[11/26 20:10:45     21s] **WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
[11/26 20:10:45     21s] To increase the message display limit, refer to the product command reference manual.
[11/26 20:10:45     21s]   Number of IO ports routed: 0
[11/26 20:10:45     21s]   Number of Block ports routed: 0
[11/26 20:10:45     21s]   Number of Stripe ports routed: 0
[11/26 20:10:45     21s]   Number of Core ports routed: 352
[11/26 20:10:45     21s]   Number of Pad ports routed: 0
[11/26 20:10:45     21s]   Number of Power Bump ports routed: 0
[11/26 20:10:45     21s]   Number of Followpin connections: 176
[11/26 20:10:45     21s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4081.00 megs.
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s]  Begin updating DB with routing results ...
[11/26 20:10:45     21s]  Updating DB with 16 io pins ...
[11/26 20:10:45     21s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/26 20:10:45     21s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[11/26 20:10:45     21s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[11/26 20:10:45     21s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 623 out of 623 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[11/26 20:10:45     21s] Type 'man IMPTR-2108' for more detail.
[11/26 20:10:45     21s]  As a result, your trialRoute congestion could be incorrect.
[11/26 20:10:45     21s] Pin and blockage extraction finished
[11/26 20:10:45     21s] 
[11/26 20:10:45     21s] sroute created 704 wires.
[11/26 20:10:45     21s] ViaGen created 352 vias, deleted 0 via to avoid violation.
[11/26 20:10:45     21s] +--------+----------------+----------------+
[11/26 20:10:45     21s] |  Layer |     Created    |     Deleted    |
[11/26 20:10:45     21s] +--------+----------------+----------------+
[11/26 20:10:45     21s] |   M1   |       528      |       NA       |
[11/26 20:10:45     21s] |   V1   |       352      |        0       |
[11/26 20:10:45     21s] |   M2   |       176      |       NA       |
[11/26 20:10:45     21s] +--------+----------------+----------------+
[11/26 20:10:45     21s] #% End sroute (date=11/26 20:10:45, total cpu=0:00:00.4, real=0:00:00.0, peak res=2366.7M, current mem=2357.6M)
[11/26 20:10:45     21s] <CMD> saveDesign dist_sort.specialRoute.enc
[11/26 20:10:45     21s] #% Begin save design ... (date=11/26 20:10:45, mem=2357.6M)
[11/26 20:10:45     21s] INFO: Current data have to be saved into a temporary db: 'dist_sort.specialRoute.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.specialRoute.enc.dat' after the old db was deleted.
[11/26 20:10:45     21s] % Begin Save ccopt configuration ... (date=11/26 20:10:45, mem=2357.6M)
[11/26 20:10:45     22s] % End Save ccopt configuration ... (date=11/26 20:10:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.4M, current mem=2358.4M)
[11/26 20:10:45     22s] % Begin Save netlist data ... (date=11/26 20:10:45, mem=2358.4M)
[11/26 20:10:45     22s] Writing Binary DB to dist_sort.specialRoute.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 20:10:45     22s] % End Save netlist data ... (date=11/26 20:10:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.5M, current mem=2358.5M)
[11/26 20:10:45     22s] Saving symbol-table file ...
[11/26 20:10:45     22s] Saving congestion map file dist_sort.specialRoute.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 20:10:46     22s] % Begin Save AAE data ... (date=11/26 20:10:46, mem=2358.5M)
[11/26 20:10:46     22s] Saving AAE Data ...
[11/26 20:10:46     22s] % End Save AAE data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.5M, current mem=2357.4M)
[11/26 20:10:46     22s] Saving mode setting ...
[11/26 20:10:46     22s] Saving global file ...
[11/26 20:10:46     22s] % Begin Save floorplan data ... (date=11/26 20:10:46, mem=2358.8M)
[11/26 20:10:46     22s] Saving floorplan file ...
[11/26 20:10:46     22s] % End Save floorplan data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.8M, current mem=2358.8M)
[11/26 20:10:46     22s] Saving PG file dist_sort.specialRoute.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 20:10:46 2024)
[11/26 20:10:46     22s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2442.6M) ***
[11/26 20:10:46     22s] *info - save blackBox cells to lef file dist_sort.specialRoute.enc.dat.tmp/dist_sort.bbox.lef
[11/26 20:10:46     22s] Saving Drc markers ...
[11/26 20:10:46     22s] ... No Drc file written since there is no markers found.
[11/26 20:10:46     22s] % Begin Save placement data ... (date=11/26 20:10:46, mem=2358.8M)
[11/26 20:10:46     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 20:10:46     22s] Save Adaptive View Pruning View Names to Binary file
[11/26 20:10:46     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2446.6M) ***
[11/26 20:10:46     22s] % End Save placement data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.0M, current mem=2359.0M)
[11/26 20:10:46     22s] % Begin Save routing data ... (date=11/26 20:10:46, mem=2359.0M)
[11/26 20:10:46     22s] Saving route file ...
[11/26 20:10:46     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2443.6M) ***
[11/26 20:10:46     22s] % End Save routing data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.0M, current mem=2359.0M)
[11/26 20:10:46     22s] Saving property file dist_sort.specialRoute.enc.dat.tmp/dist_sort.prop
[11/26 20:10:46     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2446.6M) ***
[11/26 20:10:46     22s] Saving preRoute extracted patterns in file 'dist_sort.specialRoute.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 20:10:46     22s] Saving preRoute extraction data in directory 'dist_sort.specialRoute.enc.dat.tmp/extraction/' ...
[11/26 20:10:46     22s] eee: Checksum of RC Grid density data=120
[11/26 20:10:46     22s] % Begin Save power constraints data ... (date=11/26 20:10:46, mem=2360.5M)
[11/26 20:10:46     22s] % End Save power constraints data ... (date=11/26 20:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2360.5M, current mem=2360.5M)
[11/26 20:10:47     22s] Generated self-contained design dist_sort.specialRoute.enc.dat.tmp
[11/26 20:10:47     22s] #% End save design ... (date=11/26 20:10:47, total cpu=0:00:00.8, real=0:00:02.0, peak res=2389.7M, current mem=2359.5M)
[11/26 20:10:47     22s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 20:10:47     22s] 
[11/26 20:10:47     22s] <CMD> setViaGenMode -viarule_preference { M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 }
[11/26 20:10:47     22s] <CMD> setViaGenMode -bar_cut_orientation vertical
[11/26 20:10:47     22s] <CMD> saveDesign dist_sort.power_complete.enc
[11/26 20:10:47     22s] #% Begin save design ... (date=11/26 20:10:47, mem=2359.5M)
[11/26 20:10:47     22s] INFO: Current data have to be saved into a temporary db: 'dist_sort.power_complete.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.power_complete.enc.dat' after the old db was deleted.
[11/26 20:10:47     22s] % Begin Save ccopt configuration ... (date=11/26 20:10:47, mem=2359.5M)
[11/26 20:10:47     22s] % End Save ccopt configuration ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.6M, current mem=2359.6M)
[11/26 20:10:47     22s] % Begin Save netlist data ... (date=11/26 20:10:47, mem=2359.6M)
[11/26 20:10:47     22s] Writing Binary DB to dist_sort.power_complete.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 20:10:47     22s] % End Save netlist data ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.6M, current mem=2359.6M)
[11/26 20:10:47     22s] Saving symbol-table file ...
[11/26 20:10:47     22s] Saving congestion map file dist_sort.power_complete.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 20:10:47     22s] % Begin Save AAE data ... (date=11/26 20:10:47, mem=2359.6M)
[11/26 20:10:47     22s] Saving AAE Data ...
[11/26 20:10:47     22s] % End Save AAE data ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.6M, current mem=2358.4M)
[11/26 20:10:47     22s] Saving mode setting ...
[11/26 20:10:47     23s] Saving global file ...
[11/26 20:10:47     23s] % Begin Save floorplan data ... (date=11/26 20:10:47, mem=2358.4M)
[11/26 20:10:47     23s] Saving floorplan file ...
[11/26 20:10:47     23s] % End Save floorplan data ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.4M, current mem=2358.4M)
[11/26 20:10:47     23s] Saving PG file dist_sort.power_complete.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 20:10:47 2024)
[11/26 20:10:47     23s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2457.2M) ***
[11/26 20:10:47     23s] *info - save blackBox cells to lef file dist_sort.power_complete.enc.dat.tmp/dist_sort.bbox.lef
[11/26 20:10:47     23s] Saving Drc markers ...
[11/26 20:10:47     23s] ... No Drc file written since there is no markers found.
[11/26 20:10:47     23s] % Begin Save placement data ... (date=11/26 20:10:47, mem=2358.4M)
[11/26 20:10:47     23s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 20:10:47     23s] Save Adaptive View Pruning View Names to Binary file
[11/26 20:10:47     23s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2460.2M) ***
[11/26 20:10:48     23s] % End Save placement data ... (date=11/26 20:10:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=2358.4M, current mem=2358.4M)
[11/26 20:10:48     23s] % Begin Save routing data ... (date=11/26 20:10:48, mem=2358.4M)
[11/26 20:10:48     23s] Saving route file ...
[11/26 20:10:48     23s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2457.2M) ***
[11/26 20:10:48     23s] % End Save routing data ... (date=11/26 20:10:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.4M, current mem=2358.4M)
[11/26 20:10:48     23s] Saving property file dist_sort.power_complete.enc.dat.tmp/dist_sort.prop
[11/26 20:10:48     23s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2460.2M) ***
[11/26 20:10:48     23s] Saving preRoute extracted patterns in file 'dist_sort.power_complete.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 20:10:48     23s] Saving preRoute extraction data in directory 'dist_sort.power_complete.enc.dat.tmp/extraction/' ...
[11/26 20:10:48     23s] eee: Checksum of RC Grid density data=120
[11/26 20:10:48     23s] % Begin Save power constraints data ... (date=11/26 20:10:48, mem=2360.0M)
[11/26 20:10:48     23s] % End Save power constraints data ... (date=11/26 20:10:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2360.0M, current mem=2360.0M)
[11/26 20:10:48     23s] Generated self-contained design dist_sort.power_complete.enc.dat.tmp
[11/26 20:10:48     23s] #% End save design ... (date=11/26 20:10:48, total cpu=0:00:00.8, real=0:00:01.0, peak res=2391.4M, current mem=2360.0M)
[11/26 20:10:48     23s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 20:10:48     23s] 
[11/26 20:10:48     23s] <CMD> timeDesign -prePlace
[11/26 20:10:48     23s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:00:23.6/0:00:38.2 (0.6), mem = 2472.2M
[11/26 20:10:48     23s] Info: 1 threads available for lower-level modules during optimization.
[11/26 20:10:48     23s] Set Using Default Delay Limit as 101.
[11/26 20:10:48     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/26 20:10:48     23s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[11/26 20:10:48     23s] Set Default Net Delay as 0 ps.
[11/26 20:10:48     23s] Set Default Net Load as 0 pF. 
[11/26 20:10:48     23s] Set Default Input Pin Transition as 1 ps.
[11/26 20:10:48     23s] INFO: setAnalysisMode clkSrcPath true -> false
[11/26 20:10:48     23s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[11/26 20:10:48     23s] Effort level <high> specified for reg2reg path_group
[11/26 20:10:49     23s] Cell dist_sort LLGs are deleted
[11/26 20:10:49     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:49     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:49     23s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2463.1M, EPOCH TIME: 1732669849.038629
[11/26 20:10:49     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:49     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:49     23s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2463.1M, EPOCH TIME: 1732669849.038779
[11/26 20:10:49     23s] Max number of tech site patterns supported in site array is 256.
[11/26 20:10:49     23s] Core basic site is coreSite
[11/26 20:10:49     23s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 20:10:49     23s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 20:10:49     23s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 20:10:49     23s] SiteArray: use 897,024 bytes
[11/26 20:10:49     23s] SiteArray: current memory after site array memory allocation 2464.0M
[11/26 20:10:49     23s] SiteArray: FP blocked sites are writable
[11/26 20:10:49     23s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2464.0M, EPOCH TIME: 1732669849.043140
[11/26 20:10:49     23s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 20:10:49     23s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2464.0M, EPOCH TIME: 1732669849.043579
[11/26 20:10:49     23s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 20:10:49     23s] Atter site array init, number of instance map data is 0.
[11/26 20:10:49     23s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.005, MEM:2464.0M, EPOCH TIME: 1732669849.044140
[11/26 20:10:49     23s] 
[11/26 20:10:49     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:10:49     23s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:10:49     23s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:2464.0M, EPOCH TIME: 1732669849.046199
[11/26 20:10:49     23s] Cell dist_sort LLGs are deleted
[11/26 20:10:49     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:10:49     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:49     23s] Starting delay calculation for Setup views
[11/26 20:10:49     24s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 20:10:49     24s] AAE DB initialization (MEM=2500.43 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 20:10:49     24s] #################################################################################
[11/26 20:10:49     24s] # Design Stage: PreRoute
[11/26 20:10:49     24s] # Design Name: dist_sort
[11/26 20:10:49     24s] # Design Mode: 90nm
[11/26 20:10:49     24s] # Analysis Mode: MMMC Non-OCV 
[11/26 20:10:49     24s] # Parasitics Mode: No SPEF/RCDB 
[11/26 20:10:49     24s] # Signoff Settings: SI Off 
[11/26 20:10:49     24s] #################################################################################
[11/26 20:10:49     24s] Calculate delays in Single mode...
[11/26 20:10:49     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 2533.0M, InitMEM = 2531.0M)
[11/26 20:10:49     24s] Start delay calculation (fullDC) (1 T). (MEM=2391.43)
[11/26 20:10:49     24s] siFlow : Timing analysis mode is single, using late cdB files
[11/26 20:10:49     24s] Start AAE Lib Loading. (MEM=2533.03)
[11/26 20:10:49     24s] End AAE Lib Loading. (MEM=2753.11 CPU=0:00:00.0 Real=0:00:00.0)
[11/26 20:10:49     24s] End AAE Lib Interpolated Model. (MEM=2753.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 20:10:50     25s] Total number of fetched objects 10885
[11/26 20:10:50     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 20:10:50     25s] End delay calculation. (MEM=2394.28 CPU=0:00:00.9 REAL=0:00:01.0)
[11/26 20:10:51     25s] End delay calculation (fullDC). (MEM=2379.45 CPU=0:00:01.2 REAL=0:00:02.0)
[11/26 20:10:51     25s] *** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 2934.4M) ***
[11/26 20:10:51     25s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:25.9 mem=2926.4M)
[11/26 20:10:51     26s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.007  |  1.758  |
|           TNS (ns):| -0.020  | -0.020  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  1189   |   14    |  1175   |
+--------------------+---------+---------+---------+

Density: 45.267%
------------------------------------------------------------------

[11/26 20:10:51     26s] Resetting back High Fanout Nets as non-ideal
[11/26 20:10:51     26s] Set Using Default Delay Limit as 1000.
[11/26 20:10:51     26s] Set Default Net Delay as 1000 ps.
[11/26 20:10:51     26s] Set Default Input Pin Transition as 0.1 ps.
[11/26 20:10:51     26s] Set Default Net Load as 0.5 pF. 
[11/26 20:10:51     26s] Reported timing to dir ./timingReports
[11/26 20:10:51     26s] Total CPU time: 2.55 sec
[11/26 20:10:51     26s] Total Real time: 3.0 sec
[11/26 20:10:51     26s] Total Memory Usage: 2851.902344 Mbytes
[11/26 20:10:51     26s] Info: pop threads available for lower-level modules during optimization.
[11/26 20:10:51     26s] *** timeDesign #1 [finish] () : cpu/real = 0:00:02.6/0:00:02.8 (0.9), totSession cpu/real = 0:00:26.1/0:00:41.0 (0.6), mem = 2851.9M
[11/26 20:10:51     26s] 
[11/26 20:10:51     26s] =============================================================================================
[11/26 20:10:51     26s]  Final TAT Report : timeDesign #1                                               23.12-s091_1
[11/26 20:10:51     26s] =============================================================================================
[11/26 20:10:51     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:10:51     26s] ---------------------------------------------------------------------------------------------
[11/26 20:10:51     26s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:10:51     26s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:02.4 /  0:00:02.2    0.9
[11/26 20:10:51     26s] [ UpdateTimingGraph      ]      1   0:00:00.6  (  22.7 % )     0:00:02.2 /  0:00:02.0    0.9
[11/26 20:10:51     26s] [ FullDelayCalc          ]      1   0:00:01.5  (  51.6 % )     0:00:01.5 /  0:00:01.2    0.8
[11/26 20:10:51     26s] [ TimingUpdate           ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 20:10:51     26s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 20:10:51     26s] [ GenerateReports        ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:10:51     26s] [ MISC                   ]          0:00:00.4  (  15.0 % )     0:00:00.4 /  0:00:00.4    0.9
[11/26 20:10:51     26s] ---------------------------------------------------------------------------------------------
[11/26 20:10:51     26s]  timeDesign #1 TOTAL                0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.6    0.9
[11/26 20:10:51     26s] ---------------------------------------------------------------------------------------------
[11/26 20:10:51     26s] <CMD> createBasicPathGroups
[11/26 20:10:51     26s] Created reg2reg path group
[11/26 20:10:51     26s] Effort level <high> specified for reg2reg path_group
[11/26 20:10:51     26s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[11/26 20:10:51     26s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/26 20:10:51     26s] <CMD> setPinAssignMode -maxLayer 3
[11/26 20:10:51     26s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 20:10:51     26s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[11/26 20:10:51     26s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/26 20:10:51     26s] <CMD> setDesignMode -topRoutingLayer M3
[11/26 20:10:51     26s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[11/26 20:10:51     26s] <CMD> set_interactive_constraint_modes common
[11/26 20:10:51     26s] <CMD> report_clocks
[11/26 20:10:51     26s] <CMD> setOptMode -usefulSkew false -allEndPoints true -fixHoldAllowSetupTnsDegrade false -fixDrc true -fixFanoutLoad true -fixSISlew true -checkRoutingCongestion true
[11/26 20:10:51     26s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/26 20:10:51     26s] <CMD> setPinAssignMode -pinEditInBatch true
[11/26 20:10:51     26s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 20:10:51     26s] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {clk rst {query[63]} {query[62]} {query[61]} {query[60]} {query[59]} {query[58]} {query[57]} {query[56]} {query[55]} {query[54]} {query[53]} {query[52]} {query[51]} {query[50]} {query[49]} {query[48]} {query[47]} {query[46]} {query[45]} {query[44]} {query[43]} {query[42]} {query[41]} {query[40]} {query[39]} {query[38]} {query[37]} {query[36]} {query[35]} {query[34]} {query[33]} {query[32]} {query[31]} {query[30]} {query[29]} {query[28]} {query[27]} {query[26]} {query[25]} {query[24]} {query[23]} {query[22]} {query[21]} {query[20]} {query[19]} {query[18]} {query[17]} {query[16]} {query[15]} {query[14]} {query[13]} {query[12]} {query[11]} {query[10]} {query[9]} {query[8]} {query[7]} {query[6]} {query[5]} {query[4]} {query[3]} {query[2]} {query[1]} {query[0]} {search_0[63]} {search_0[62]} {search_0[61]} {search_0[60]} {search_0[59]} {search_0[58]} {search_0[57]} {search_0[56]} {search_0[55]} {search_0[54]} {search_0[53]} {search_0[52]} {search_0[51]} {search_0[50]} {search_0[49]} {search_0[48]} {search_0[47]} {search_0[46]} {search_0[45]} {search_0[44]} {search_0[43]} {search_0[42]} {search_0[41]} {search_0[40]} {search_0[39]} {search_0[38]} {search_0[37]} {search_0[36]} {search_0[35]} {search_0[34]} {search_0[33]} {search_0[32]} {search_0[31]} {search_0[30]} {search_0[29]} {search_0[28]} {search_0[27]} {search_0[26]} {search_0[25]} {search_0[24]} {search_0[23]} {search_0[22]} {search_0[21]} {search_0[20]} {search_0[19]} {search_0[18]} {search_0[17]} {search_0[16]} {search_0[15]} {search_0[14]} {search_0[13]} {search_0[12]} {search_0[11]} {search_0[10]} {search_0[9]} {search_0[8]} {search_0[7]} {search_0[6]} {search_0[5]} {search_0[4]} {search_0[3]} {search_0[2]} {search_0[1]} {search_0[0]} {search_1[63]} {search_1[62]} {search_1[61]} {search_1[60]} {search_1[59]} {search_1[58]} {search_1[57]} {search_1[56]} {search_1[55]} {search_1[54]} {search_1[53]} {search_1[52]} {search_1[51]} {search_1[50]} {search_1[49]} {search_1[48]} {search_1[47]} {search_1[46]} {search_1[45]} {search_1[44]} {search_1[43]} {search_1[42]} {search_1[41]} {search_1[40]} {search_1[39]} {search_1[38]} {search_1[37]} {search_1[36]} {search_1[35]} {search_1[34]} {search_1[33]} {search_1[32]} {search_1[31]} {search_1[30]} {search_1[29]} {search_1[28]} {search_1[27]} {search_1[26]} {search_1[25]} {search_1[24]} {search_1[23]} {search_1[22]} {search_1[21]} {search_1[20]} {search_1[19]} {search_1[18]} {search_1[17]} {search_1[16]} {search_1[15]} {search_1[14]} {search_1[13]} {search_1[12]} {search_1[11]} {search_1[10]} {search_1[9]} {search_1[8]} {search_1[7]} {search_1[6]} {search_1[5]} {search_1[4]} {search_1[3]} {search_1[2]} {search_1[1]} {search_1[0]} {search_2[63]} {search_2[62]} {search_2[61]} {search_2[60]} {search_2[59]} {search_2[58]} {search_2[57]} {search_2[56]} {search_2[55]} {search_2[54]} {search_2[53]} {search_2[52]} {search_2[51]} {search_2[50]} {search_2[49]} {search_2[48]} {search_2[47]} {search_2[46]} {search_2[45]} {search_2[44]} {search_2[43]} {search_2[42]} {search_2[41]} {search_2[40]} {search_2[39]} {search_2[38]} {search_2[37]} {search_2[36]} {search_2[35]} {search_2[34]} {search_2[33]} {search_2[32]} {search_2[31]} {search_2[30]} {search_2[29]} {search_2[28]} {search_2[27]} {search_2[26]} {search_2[25]} {search_2[24]} {search_2[23]} {search_2[22]} {search_2[21]} {search_2[20]} {search_2[19]} {search_2[18]} {search_2[17]} {search_2[16]} {search_2[15]} {search_2[14]} {search_2[13]} {search_2[12]} {search_2[11]} {search_2[10]} {search_2[9]} {search_2[8]} {search_2[7]} {search_2[6]} {search_2[5]} {search_2[4]} {search_2[3]} {search_2[2]} {search_2[1]} {search_2[0]} {search_3[63]} {search_3[62]} {search_3[61]} {search_3[60]} {search_3[59]} {search_3[58]} {search_3[57]} {search_3[56]} {search_3[55]} {search_3[54]} {search_3[53]} {search_3[52]} {search_3[51]} {search_3[50]} {search_3[49]} {search_3[48]} {search_3[47]} {search_3[46]} {search_3[45]} {search_3[44]} {search_3[43]} {search_3[42]} {search_3[41]} {search_3[40]} {search_3[39]} {search_3[38]} {search_3[37]} {search_3[36]} {search_3[35]} {search_3[34]} {search_3[33]} {search_3[32]} {search_3[31]} {search_3[30]} {search_3[29]} {search_3[28]} {search_3[27]} {search_3[26]} {search_3[25]} {search_3[24]} {search_3[23]} {search_3[22]} {search_3[21]} {search_3[20]} {search_3[19]} {search_3[18]} {search_3[17]} {search_3[16]} {search_3[15]} {search_3[14]} {search_3[13]} {search_3[12]} {search_3[11]} {search_3[10]} {search_3[9]} {search_3[8]} {search_3[7]} {search_3[6]} {search_3[5]} {search_3[4]} {search_3[3]} {search_3[2]} {search_3[1]} {search_3[0]} {search_4[63]} {search_4[62]} {search_4[61]} {search_4[60]} {search_4[59]} {search_4[58]} {search_4[57]} {search_4[56]} {search_4[55]} {search_4[54]} {search_4[53]} {search_4[52]} {search_4[51]} {search_4[50]} {search_4[49]} {search_4[48]} {search_4[47]} {search_4[46]} {search_4[45]} {search_4[44]} {search_4[43]} {search_4[42]} {search_4[41]} {search_4[40]} {search_4[39]} {search_4[38]} {search_4[37]} {search_4[36]} {search_4[35]} {search_4[34]} {search_4[33]} {search_4[32]} {search_4[31]} {search_4[30]} {search_4[29]} {search_4[28]} {search_4[27]} {search_4[26]} {search_4[25]} {search_4[24]} {search_4[23]} {search_4[22]} {search_4[21]} {search_4[20]} {search_4[19]} {search_4[18]} {search_4[17]} {search_4[16]} {search_4[15]} {search_4[14]} {search_4[13]} {search_4[12]} {search_4[11]} {search_4[10]} {search_4[9]} {search_4[8]} {search_4[7]} {search_4[6]} {search_4[5]} {search_4[4]} {search_4[3]} {search_4[2]} {search_4[1]} {search_4[0]} {search_5[63]} {search_5[62]} {search_5[61]} {search_5[60]} {search_5[59]} {search_5[58]} {search_5[57]} {search_5[56]} {search_5[55]} {search_5[54]} {search_5[53]} {search_5[52]} {search_5[51]} {search_5[50]} {search_5[49]} {search_5[48]} {search_5[47]} {search_5[46]} {search_5[45]} {search_5[44]} {search_5[43]} {search_5[42]} {search_5[41]} {search_5[40]} {search_5[39]} {search_5[38]} {search_5[37]} {search_5[36]} {search_5[35]} {search_5[34]} {search_5[33]} {search_5[32]} {search_5[31]} {search_5[30]} {search_5[29]} {search_5[28]} {search_5[27]} {search_5[26]} {search_5[25]} {search_5[24]} {search_5[23]} {search_5[22]} {search_5[21]} {search_5[20]} {search_5[19]} {search_5[18]} {search_5[17]} {search_5[16]} {search_5[15]} {search_5[14]} {search_5[13]} {search_5[12]} {search_5[11]} {search_5[10]} {search_5[9]} {search_5[8]} {search_5[7]} {search_5[6]} {search_5[5]} {search_5[4]} {search_5[3]} {search_5[2]} {search_5[1]} {search_5[0]} {search_6[63]} {search_6[62]} {search_6[61]} {search_6[60]} {search_6[59]} {search_6[58]} {search_6[57]} {search_6[56]} {search_6[55]} {search_6[54]} {search_6[53]} {search_6[52]} {search_6[51]} {search_6[50]} {search_6[49]} {search_6[48]} {search_6[47]} {search_6[46]} {search_6[45]} {search_6[44]} {search_6[43]} {search_6[42]} {search_6[41]} {search_6[40]} {search_6[39]} {search_6[38]} {search_6[37]} {search_6[36]} {search_6[35]} {search_6[34]} {search_6[33]} {search_6[32]} {search_6[31]} {search_6[30]} {search_6[29]} {search_6[28]} {search_6[27]} {search_6[26]} {search_6[25]} {search_6[24]} {search_6[23]} {search_6[22]} {search_6[21]} {search_6[20]} {search_6[19]} {search_6[18]} {search_6[17]} {search_6[16]} {search_6[15]} {search_6[14]} {search_6[13]} {search_6[12]} {search_6[11]} {search_6[10]} {search_6[9]} {search_6[8]} {search_6[7]} {search_6[6]} {search_6[5]} {search_6[4]} {search_6[3]} {search_6[2]} {search_6[1]} {search_6[0]} {search_7[63]} {search_7[62]} {search_7[61]} {search_7[60]} {search_7[59]} {search_7[58]} {search_7[57]} {search_7[56]} {search_7[55]} {search_7[54]} {search_7[53]} {search_7[52]} {search_7[51]} {search_7[50]} {search_7[49]} {search_7[48]} {search_7[47]} {search_7[46]} {search_7[45]} {search_7[44]} {search_7[43]} {search_7[42]} {search_7[41]} {search_7[40]} {search_7[39]} {search_7[38]} {search_7[37]} {search_7[36]} {search_7[35]} {search_7[34]} {search_7[33]} {search_7[32]} {search_7[31]} {search_7[30]} {search_7[29]} {search_7[28]} {search_7[27]} {search_7[26]} {search_7[25]} {search_7[24]} {search_7[23]} {search_7[22]} {search_7[21]} {search_7[20]} {search_7[19]} {search_7[18]} {search_7[17]} {search_7[16]} {search_7[15]} {search_7[14]} {search_7[13]} {search_7[12]} {search_7[11]} {search_7[10]} {search_7[9]} {search_7[8]} {search_7[7]} {search_7[6]} {search_7[5]} {search_7[4]} {search_7[3]} {search_7[2]} {search_7[1]} {search_7[0]} in_valid } -snap TRACK
[11/26 20:10:51     26s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/26 20:10:51     26s] Successfully spread [579] pins.
[11/26 20:10:51     26s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2875.5M).
[11/26 20:10:51     26s] <CMD> setPinAssignMode -pinEditInBatch false
[11/26 20:10:51     26s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 20:10:51     26s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/26 20:10:51     26s] <CMD> setPinAssignMode -pinEditInBatch true
[11/26 20:10:51     26s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 20:10:51     26s] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin { addr_1st[2] addr_1st[1] addr_1st[0] addr_2nd[2] addr_2nd[1] addr_2nd[0] out_valid } -snap TRACK
[11/26 20:10:51     26s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/26 20:10:51     26s] Successfully spread [7] pins.
[11/26 20:10:51     26s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2877.5M).
[11/26 20:10:51     26s] <CMD> setPinAssignMode -pinEditInBatch false
[11/26 20:10:51     26s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/26 20:10:51     26s] <CMD> saveDesign dist_sort.pin.enc
[11/26 20:10:51     26s] #% Begin save design ... (date=11/26 20:10:51, mem=2402.7M)
[11/26 20:10:51     26s] INFO: Current data have to be saved into a temporary db: 'dist_sort.pin.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pin.enc.dat' after the old db was deleted.
[11/26 20:10:51     26s] % Begin Save ccopt configuration ... (date=11/26 20:10:51, mem=2402.7M)
[11/26 20:10:52     26s] % End Save ccopt configuration ... (date=11/26 20:10:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=2402.7M, current mem=2402.4M)
[11/26 20:10:52     26s] % Begin Save netlist data ... (date=11/26 20:10:52, mem=2402.4M)
[11/26 20:10:52     26s] Writing Binary DB to dist_sort.pin.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/26 20:10:52     26s] % End Save netlist data ... (date=11/26 20:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2402.6M, current mem=2402.6M)
[11/26 20:10:52     26s] Saving symbol-table file ...
[11/26 20:10:52     26s] Saving congestion map file dist_sort.pin.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/26 20:10:52     26s] % Begin Save AAE data ... (date=11/26 20:10:52, mem=2402.6M)
[11/26 20:10:52     26s] Saving AAE Data ...
[11/26 20:10:52     26s] % End Save AAE data ... (date=11/26 20:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2403.6M, current mem=2403.6M)
[11/26 20:10:52     26s] Saving mode setting ...
[11/26 20:10:52     26s] Saving global file ...
[11/26 20:10:52     26s] % Begin Save floorplan data ... (date=11/26 20:10:52, mem=2404.9M)
[11/26 20:10:52     26s] Saving floorplan file ...
[11/26 20:10:52     26s] % End Save floorplan data ... (date=11/26 20:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2404.9M, current mem=2404.9M)
[11/26 20:10:52     26s] Saving PG file dist_sort.pin.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 20:10:52 2024)
[11/26 20:10:52     26s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2884.0M) ***
[11/26 20:10:52     26s] *info - save blackBox cells to lef file dist_sort.pin.enc.dat.tmp/dist_sort.bbox.lef
[11/26 20:10:52     26s] Saving Drc markers ...
[11/26 20:10:52     26s] ... No Drc file written since there is no markers found.
[11/26 20:10:52     26s] % Begin Save placement data ... (date=11/26 20:10:52, mem=2404.9M)
[11/26 20:10:52     26s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 20:10:52     26s] Save Adaptive View Pruning View Names to Binary file
[11/26 20:10:52     26s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2887.0M) ***
[11/26 20:10:52     26s] % End Save placement data ... (date=11/26 20:10:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2405.0M, current mem=2405.0M)
[11/26 20:10:52     27s] % Begin Save routing data ... (date=11/26 20:10:52, mem=2405.0M)
[11/26 20:10:52     27s] Saving route file ...
[11/26 20:10:53     27s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2884.0M) ***
[11/26 20:10:53     27s] % End Save routing data ... (date=11/26 20:10:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=2405.0M, current mem=2405.0M)
[11/26 20:10:53     27s] Saving property file dist_sort.pin.enc.dat.tmp/dist_sort.prop
[11/26 20:10:53     27s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2887.0M) ***
[11/26 20:10:53     27s] Saving preRoute extracted patterns in file 'dist_sort.pin.enc.dat.tmp/dist_sort.techData.gz' ...
[11/26 20:10:53     27s] Saving preRoute extraction data in directory 'dist_sort.pin.enc.dat.tmp/extraction/' ...
[11/26 20:10:53     27s] eee: Checksum of RC Grid density data=120
[11/26 20:10:53     27s] % Begin Save power constraints data ... (date=11/26 20:10:53, mem=2406.0M)
[11/26 20:10:53     27s] % End Save power constraints data ... (date=11/26 20:10:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2406.0M, current mem=2406.0M)
[11/26 20:10:53     27s] Generated self-contained design dist_sort.pin.enc.dat.tmp
[11/26 20:10:53     27s] #% End save design ... (date=11/26 20:10:53, total cpu=0:00:00.9, real=0:00:02.0, peak res=2437.8M, current mem=2406.4M)
[11/26 20:10:53     27s] *** Message Summary: 0 warning(s), 0 error(s)
[11/26 20:10:53     27s] 
[11/26 20:10:53     27s] <CMD> setPlaceMode -place_global_timing_effort high
[11/26 20:10:53     27s] <CMD> setPlaceMode -place_global_reorder_scan false
[11/26 20:10:53     27s] <CMD> setPlaceMode -place_global_cong_effort high
[11/26 20:10:53     27s] <CMD> place_opt_design
[11/26 20:10:53     27s] #% Begin place_opt_design (date=11/26 20:10:53, mem=2406.8M)
[11/26 20:10:53     27s] **INFO: User settings:
[11/26 20:10:53     27s] setDesignMode -topRoutingLayer                    M3
[11/26 20:10:53     27s] setDelayCalMode -enable_high_fanout               true
[11/26 20:10:53     27s] setDelayCalMode -enable_ideal_seq_async_pins      false
[11/26 20:10:53     27s] setDelayCalMode -engine                           aae
[11/26 20:10:53     27s] setDelayCalMode -ignoreNetLoad                    true
[11/26 20:10:53     27s] setDelayCalMode -socv_accuracy_mode               low
[11/26 20:10:53     27s] setOptMode -opt_all_end_points                    true
[11/26 20:10:53     27s] setOptMode -opt_consider_routing_congestion       true
[11/26 20:10:53     27s] setOptMode -opt_drv                               true
[11/26 20:10:53     27s] setOptMode -opt_fix_fanout_load                   true
[11/26 20:10:53     27s] setOptMode -opt_hold_allow_setup_tns_degradation  false
[11/26 20:10:53     27s] setOptMode -opt_post_route_fix_si_transitions     true
[11/26 20:10:53     27s] setOptMode -opt_skew                              false
[11/26 20:10:53     27s] setPlaceMode -place_global_cong_effort            high
[11/26 20:10:53     27s] setPlaceMode -place_global_reorder_scan           false
[11/26 20:10:53     27s] setPlaceMode -place_global_timing_effort          high
[11/26 20:10:53     27s] setAnalysisMode -analysisType                     single
[11/26 20:10:53     27s] setAnalysisMode -clkSrcPath                       false
[11/26 20:10:53     27s] setAnalysisMode -clockPropagation                 forcedIdeal
[11/26 20:10:53     27s] setRouteMode -earlyGlobalMaxRouteLayer            3
[11/26 20:10:53     27s] 
[11/26 20:10:53     27s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:27.4/0:00:43.2 (0.6), mem = 2904.1M
[11/26 20:10:53     27s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/26 20:10:53     27s] *** Starting GigaPlace ***
[11/26 20:10:53     27s] -earlyGlobalBlockTracks {}                # string, default="", private
[11/26 20:10:53     27s] -earlyGlobalCapacityScreen {}             # string, default="", private
[11/26 20:10:53     27s] There is no track adjustment
[11/26 20:10:53     27s] Starting place_opt_design V2 flow
[11/26 20:10:53     27s] #optDebug: fT-E <X 2 3 1 0>
[11/26 20:10:53     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:2904.1M, EPOCH TIME: 1732669853.713239
[11/26 20:10:53     27s] Processing tracks to init pin-track alignment.
[11/26 20:10:53     27s] z: 1, totalTracks: 1
[11/26 20:10:53     27s] z: 3, totalTracks: 1
[11/26 20:10:53     27s] z: 5, totalTracks: 1
[11/26 20:10:53     27s] z: 7, totalTracks: 1
[11/26 20:10:53     27s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:10:53     27s] Cell dist_sort LLGs are deleted
[11/26 20:10:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:53     27s] # Building dist_sort llgBox search-tree.
[11/26 20:10:53     27s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2904.2M, EPOCH TIME: 1732669853.719006
[11/26 20:10:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:53     27s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2904.2M, EPOCH TIME: 1732669853.719440
[11/26 20:10:53     27s] Max number of tech site patterns supported in site array is 256.
[11/26 20:10:53     27s] Core basic site is coreSite
[11/26 20:10:53     27s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:10:53     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 20:10:53     27s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 20:10:53     27s] SiteArray: use 897,024 bytes
[11/26 20:10:53     27s] SiteArray: current memory after site array memory allocation 2905.1M
[11/26 20:10:53     27s] SiteArray: FP blocked sites are writable
[11/26 20:10:53     27s] Keep-away cache is enable on metals: 1-10
[11/26 20:10:53     27s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:10:53     27s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2905.1M, EPOCH TIME: 1732669853.723655
[11/26 20:10:53     27s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 20:10:53     27s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2905.1M, EPOCH TIME: 1732669853.724057
[11/26 20:10:53     27s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 20:10:53     27s] Atter site array init, number of instance map data is 0.
[11/26 20:10:53     27s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.005, REAL:0.005, MEM:2905.1M, EPOCH TIME: 1732669853.724653
[11/26 20:10:53     27s] 
[11/26 20:10:53     27s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:10:53     27s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:10:53     27s] OPERPROF:     Starting CMU at level 3, MEM:2905.1M, EPOCH TIME: 1732669853.726769
[11/26 20:10:53     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2905.1M, EPOCH TIME: 1732669853.727296
[11/26 20:10:53     27s] 
[11/26 20:10:53     27s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:10:53     27s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.009, MEM:2905.1M, EPOCH TIME: 1732669853.727971
[11/26 20:10:53     27s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2905.1M, EPOCH TIME: 1732669853.728027
[11/26 20:10:53     27s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2905.1M, EPOCH TIME: 1732669853.728170
[11/26 20:10:53     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2905.1MB).
[11/26 20:10:53     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.017, MEM:2905.1M, EPOCH TIME: 1732669853.730550
[11/26 20:10:53     27s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2905.1M, EPOCH TIME: 1732669853.730945
[11/26 20:10:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:10:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:53     27s] Cell dist_sort LLGs are deleted
[11/26 20:10:53     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:53     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:53     27s] # Resetting pin-track-align track data.
[11/26 20:10:53     27s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.003, REAL:0.004, MEM:2905.1M, EPOCH TIME: 1732669853.735050
[11/26 20:10:53     27s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.4/0:00:43.2 (0.6), mem = 2905.1M
[11/26 20:10:53     27s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 20:10:53     27s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 591, percentage of missing scan cell = 0.00% (0 / 591)
[11/26 20:10:53     27s] no activity file in design. spp won't run.
[11/26 20:10:53     27s] {MMLU 0 0 10885}
[11/26 20:10:53     27s] [oiLAM] Zs 3, 11
[11/26 20:10:53     27s] ### Creating LA Mngr. totSessionCpu=0:00:27.6 mem=2905.1M
[11/26 20:10:53     27s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.6 mem=2905.1M
[11/26 20:10:53     27s] Info: 1 threads available for lower-level modules during optimization.
[11/26 20:10:53     27s] *** Start deleteBufferTree ***
[11/26 20:10:54     27s] Info: Detect buffers to remove automatically.
[11/26 20:10:54     27s] Analyzing netlist ...
[11/26 20:10:54     27s] Updating netlist
[11/26 20:10:54     27s] 
[11/26 20:10:54     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 20:10:54     27s] *summary: 144 instances (buffers/inverters) removed
[11/26 20:10:54     27s] *** Finish deleteBufferTree (0:00:00.4) ***
[11/26 20:10:54     27s] Info: pop threads available for lower-level modules during optimization.
[11/26 20:10:54     28s] Info: 1 threads available for lower-level modules during optimization.
[11/26 20:10:54     28s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2914.6M, EPOCH TIME: 1732669854.353620
[11/26 20:10:54     28s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[11/26 20:10:54     28s]  Deleted 0 physical inst  (cell - / prefix -).
[11/26 20:10:54     28s] Did not delete 875 physical insts as they were marked preplaced.
[11/26 20:10:54     28s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.001, REAL:0.002, MEM:2914.6M, EPOCH TIME: 1732669854.356029
[11/26 20:10:54     28s] INFO: #ExclusiveGroups=0
[11/26 20:10:54     28s] INFO: There are no Exclusive Groups.
[11/26 20:10:54     28s] No user-set net weight.
[11/26 20:10:54     28s] Net fanout histogram:
[11/26 20:10:54     28s] 2		: 7542 (70.2%) nets
[11/26 20:10:54     28s] 3		: 1730 (16.1%) nets
[11/26 20:10:54     28s] 4     -	14	: 1445 (13.4%) nets
[11/26 20:10:54     28s] 15    -	39	: 27 (0.3%) nets
[11/26 20:10:54     28s] 40    -	79	: 0 (0.0%) nets
[11/26 20:10:54     28s] 80    -	159	: 0 (0.0%) nets
[11/26 20:10:54     28s] 160   -	319	: 0 (0.0%) nets
[11/26 20:10:54     28s] 320   -	639	: 3 (0.0%) nets
[11/26 20:10:54     28s] 640   -	1279	: 0 (0.0%) nets
[11/26 20:10:54     28s] 1280  -	2559	: 0 (0.0%) nets
[11/26 20:10:54     28s] 2560  -	5119	: 0 (0.0%) nets
[11/26 20:10:54     28s] 5120+		: 0 (0.0%) nets
[11/26 20:10:54     28s] no activity file in design. spp won't run.
[11/26 20:10:54     28s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[11/26 20:10:54     28s] Scan chains were not defined.
[11/26 20:10:54     28s] Processing tracks to init pin-track alignment.
[11/26 20:10:54     28s] z: 1, totalTracks: 1
[11/26 20:10:54     28s] z: 3, totalTracks: 1
[11/26 20:10:54     28s] z: 5, totalTracks: 1
[11/26 20:10:54     28s] z: 7, totalTracks: 1
[11/26 20:10:54     28s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:10:54     28s] Cell dist_sort LLGs are deleted
[11/26 20:10:54     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:54     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:54     28s] # Building dist_sort llgBox search-tree.
[11/26 20:10:54     28s] #std cell=9100 (875 fixed + 8225 movable) #buf cell=0 #inv cell=1689 #block=0 (0 floating + 0 preplaced)
[11/26 20:10:54     28s] #ioInst=0 #net=10747 #term=29799 #term/net=2.77, #fixedIo=0, #floatIo=0, #fixedPin=586, #floatPin=0
[11/26 20:10:54     28s] stdCell: 9100 single + 0 double + 0 multi
[11/26 20:10:54     28s] #unpreplaced instances with one term = 1
[11/26 20:10:54     28s] Total standard cell length = 15.1232 (mm), area = 0.0163 (mm^2)
[11/26 20:10:54     28s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2914.6M, EPOCH TIME: 1732669854.369877
[11/26 20:10:54     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:54     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:10:54     28s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2914.6M, EPOCH TIME: 1732669854.369998
[11/26 20:10:54     28s] Max number of tech site patterns supported in site array is 256.
[11/26 20:10:54     28s] Core basic site is coreSite
[11/26 20:10:54     28s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:10:54     28s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 20:10:54     28s] SiteArray: non-trimmed site array dimensions = 175 x 879
[11/26 20:10:54     28s] SiteArray: use 897,024 bytes
[11/26 20:10:54     28s] SiteArray: current memory after site array memory allocation 2914.6M
[11/26 20:10:54     28s] SiteArray: FP blocked sites are writable
[11/26 20:10:54     28s] Keep-away cache is enable on metals: 1-10
[11/26 20:10:54     28s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:10:54     28s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2914.6M, EPOCH TIME: 1732669854.374099
[11/26 20:10:54     28s] Process 528 (called=0 computed=0) wires and vias for routing blockage analysis
[11/26 20:10:54     28s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.001, MEM:2914.6M, EPOCH TIME: 1732669854.374628
[11/26 20:10:54     28s] SiteArray: number of non floorplan blocked sites for llg default is 153825
[11/26 20:10:54     28s] Atter site array init, number of instance map data is 0.
[11/26 20:10:54     28s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.005, REAL:0.006, MEM:2914.6M, EPOCH TIME: 1732669854.376033
[11/26 20:10:54     28s] 
[11/26 20:10:54     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:10:54     28s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:10:54     28s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.008, MEM:2914.6M, EPOCH TIME: 1732669854.378028
[11/26 20:10:54     28s] 
[11/26 20:10:54     28s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:10:54     28s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:10:54     28s] Average module density = 0.449.
[11/26 20:10:54     28s] Density for the design = 0.449.
[11/26 20:10:54     28s]        = stdcell_area 68265 sites (15925 um^2) / alloc_area 152075 sites (35476 um^2).
[11/26 20:10:54     28s] Pin Density = 0.1937.
[11/26 20:10:54     28s]             = total # of pins 29799 / total area 153825.
[11/26 20:10:54     28s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2914.6M, EPOCH TIME: 1732669854.382473
[11/26 20:10:54     28s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.001, MEM:2914.6M, EPOCH TIME: 1732669854.383482
[11/26 20:10:54     28s] OPERPROF: Starting pre-place ADS at level 1, MEM:2914.6M, EPOCH TIME: 1732669854.384511
[11/26 20:10:54     28s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2914.6M, EPOCH TIME: 1732669854.387337
[11/26 20:10:54     28s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2914.6M, EPOCH TIME: 1732669854.387382
[11/26 20:10:54     28s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2914.6M, EPOCH TIME: 1732669854.387424
[11/26 20:10:54     28s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2914.6M, EPOCH TIME: 1732669854.388026
[11/26 20:10:54     28s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2914.6M, EPOCH TIME: 1732669854.388054
[11/26 20:10:54     28s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2914.6M, EPOCH TIME: 1732669854.388226
[11/26 20:10:54     28s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2914.6M, EPOCH TIME: 1732669854.388254
[11/26 20:10:54     28s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2914.6M, EPOCH TIME: 1732669854.388295
[11/26 20:10:54     28s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2914.6M, EPOCH TIME: 1732669854.388313
[11/26 20:10:54     28s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2914.6M, EPOCH TIME: 1732669854.388395
[11/26 20:10:54     28s] ADSU 0.449 -> 0.466. site 152075.000 -> 146411.000. GS 8.640
[11/26 20:10:54     28s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.006, REAL:0.008, MEM:2914.6M, EPOCH TIME: 1732669854.392526
[11/26 20:10:54     28s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2891.6M, EPOCH TIME: 1732669854.394696
[11/26 20:10:54     28s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2891.6M, EPOCH TIME: 1732669854.394959
[11/26 20:10:54     28s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:2891.6M, EPOCH TIME: 1732669854.395857
[11/26 20:10:54     28s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.001, REAL:0.001, MEM:2891.6M, EPOCH TIME: 1732669854.395893
[11/26 20:10:54     28s] Initial padding reaches pin density 0.479 for top
[11/26 20:10:54     28s] InitPadU 0.466 -> 0.653 for top
[11/26 20:10:54     28s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2891.6M, EPOCH TIME: 1732669854.406209
[11/26 20:10:54     28s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2891.6M, EPOCH TIME: 1732669854.406303
[11/26 20:10:54     28s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2891.6M, EPOCH TIME: 1732669854.406910
[11/26 20:10:54     28s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.001, MEM:2891.6M, EPOCH TIME: 1732669854.407887
[11/26 20:10:54     28s] === lastAutoLevel = 9 
[11/26 20:10:54     28s] Ignore, current top cell is dist_sort.
[11/26 20:10:54     28s] Unignore, current top cell is dist_sort.
[11/26 20:10:54     28s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2891.6M, EPOCH TIME: 1732669854.414332
[11/26 20:10:54     28s] no activity file in design. spp won't run.
[11/26 20:10:54     28s] [spp] 0
[11/26 20:10:54     28s] [adp] 0:1:1:3
[11/26 20:10:54     28s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.002, REAL:0.002, MEM:2891.6M, EPOCH TIME: 1732669854.416770
[11/26 20:10:54     28s] Ignore, current top cell is dist_sort.
[11/26 20:10:54     28s] Clock gating cells determined by native netlist tracing.
[11/26 20:10:54     28s] no activity file in design. spp won't run.
[11/26 20:10:54     28s] no activity file in design. spp won't run.
[11/26 20:10:54     28s] Unignore, current top cell is dist_sort.
[11/26 20:10:54     28s] OPERPROF: Starting NP-MAIN at level 1, MEM:2891.6M, EPOCH TIME: 1732669854.419862
[11/26 20:10:55     28s] OPERPROF:   Starting NP-Place at level 2, MEM:2910.9M, EPOCH TIME: 1732669855.441914
[11/26 20:10:55     28s] Iteration  1: Total net bbox = 1.327e+05 (1.07e+05 2.58e+04)
[11/26 20:10:55     28s]               Est.  stn bbox = 1.358e+05 (1.09e+05 2.67e+04)
[11/26 20:10:55     28s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2916.9M
[11/26 20:10:55     28s] Iteration  2: Total net bbox = 1.327e+05 (1.07e+05 2.58e+04)
[11/26 20:10:55     28s]               Est.  stn bbox = 1.358e+05 (1.09e+05 2.67e+04)
[11/26 20:10:55     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2916.9M
[11/26 20:10:55     28s] OPERPROF:     Starting InitSKP at level 3, MEM:2917.9M, EPOCH TIME: 1732669855.523438
[11/26 20:10:55     28s] Ignore, current top cell is dist_sort.
[11/26 20:10:55     28s] 
[11/26 20:10:55     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 20:10:55     28s] TLC MultiMap info (StdDelay):
[11/26 20:10:55     28s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 20:10:55     28s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 20:10:55     28s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 20:10:55     28s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 20:10:55     28s]  Setting StdDelay to: 4.2ps
[11/26 20:10:55     28s] 
[11/26 20:10:55     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 20:10:55     28s] 
[11/26 20:10:55     28s] TimeStamp Deleting Cell Server Begin ...
[11/26 20:10:55     28s] 
[11/26 20:10:55     28s] TimeStamp Deleting Cell Server End ...
[11/26 20:10:55     28s] 
[11/26 20:10:55     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 20:10:55     28s] TLC MultiMap info (StdDelay):
[11/26 20:10:55     28s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 20:10:55     28s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 20:10:55     28s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 20:10:55     28s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 20:10:55     28s]  Setting StdDelay to: 4.2ps
[11/26 20:10:55     28s] 
[11/26 20:10:55     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 20:10:56     29s] 
[11/26 20:10:56     29s] TimeStamp Deleting Cell Server Begin ...
[11/26 20:10:56     29s] 
[11/26 20:10:56     29s] TimeStamp Deleting Cell Server End ...
[11/26 20:10:56     29s] 
[11/26 20:10:56     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 20:10:56     29s] TLC MultiMap info (StdDelay):
[11/26 20:10:56     29s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 20:10:56     29s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 20:10:56     29s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 20:10:56     29s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 20:10:56     29s]  Setting StdDelay to: 4.2ps
[11/26 20:10:56     29s] 
[11/26 20:10:56     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 20:10:58     30s] Unignore, current top cell is dist_sort.
[11/26 20:10:58     30s] *** Finished SKP initialization (cpu=0:00:02.7, real=0:00:03.0)***
[11/26 20:10:58     30s] OPERPROF:     Finished InitSKP at level 3, CPU:2.687, REAL:2.713, MEM:3059.8M, EPOCH TIME: 1732669858.236747
[11/26 20:10:58     31s] SKP will use view:
[11/26 20:10:58     31s]   default_setup_view
[11/26 20:10:58     31s] exp_mt_sequential is set from setPlaceMode option to 1
[11/26 20:10:58     31s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/26 20:10:58     31s] place_exp_mt_interval set to default 32
[11/26 20:10:58     31s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/26 20:10:59     32s] Iteration  3: Total net bbox = 1.254e+05 (9.03e+04 3.51e+04)
[11/26 20:10:59     32s]               Est.  stn bbox = 1.318e+05 (9.39e+04 3.79e+04)
[11/26 20:10:59     32s]               cpu = 0:00:03.9 real = 0:00:04.0 mem = 3117.0M
[11/26 20:11:04     37s] Iteration  4: Total net bbox = 1.169e+05 (8.16e+04 3.53e+04)
[11/26 20:11:04     37s]               Est.  stn bbox = 1.279e+05 (8.65e+04 4.14e+04)
[11/26 20:11:04     37s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 3135.8M
[11/26 20:11:04     37s] Iteration  5: Total net bbox = 1.169e+05 (8.16e+04 3.53e+04)
[11/26 20:11:04     37s]               Est.  stn bbox = 1.279e+05 (8.65e+04 4.14e+04)
[11/26 20:11:04     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3135.8M
[11/26 20:11:04     37s] OPERPROF:   Finished NP-Place at level 2, CPU:9.165, REAL:9.308, MEM:3135.8M, EPOCH TIME: 1732669864.749833
[11/26 20:11:04     37s] OPERPROF: Finished NP-MAIN at level 1, CPU:9.190, REAL:10.337, MEM:3135.8M, EPOCH TIME: 1732669864.756524
[11/26 20:11:04     37s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3135.8M, EPOCH TIME: 1732669864.759635
[11/26 20:11:04     37s] Ignore, current top cell is dist_sort.
[11/26 20:11:04     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:04     37s] Unignore, current top cell is dist_sort.
[11/26 20:11:04     37s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.003, REAL:0.002, MEM:3135.8M, EPOCH TIME: 1732669864.761941
[11/26 20:11:04     37s] OPERPROF: Starting NP-MAIN at level 1, MEM:3135.8M, EPOCH TIME: 1732669864.762347
[11/26 20:11:04     37s] OPERPROF:   Starting NP-Place at level 2, MEM:3135.8M, EPOCH TIME: 1732669864.783816
[11/26 20:11:08     41s] Iteration  6: Total net bbox = 1.439e+05 (9.68e+04 4.71e+04)
[11/26 20:11:08     41s]               Est.  stn bbox = 1.560e+05 (1.02e+05 5.42e+04)
[11/26 20:11:08     41s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 3117.8M
[11/26 20:11:08     41s] OPERPROF:   Finished NP-Place at level 2, CPU:3.775, REAL:3.842, MEM:3117.8M, EPOCH TIME: 1732669868.626049
[11/26 20:11:08     41s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.804, REAL:3.871, MEM:3117.8M, EPOCH TIME: 1732669868.633748
[11/26 20:11:08     41s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3117.8M, EPOCH TIME: 1732669868.634999
[11/26 20:11:08     41s] Ignore, current top cell is dist_sort.
[11/26 20:11:08     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:08     41s] Unignore, current top cell is dist_sort.
[11/26 20:11:08     41s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3117.8M, EPOCH TIME: 1732669868.635895
[11/26 20:11:08     41s] Ignore, current top cell is dist_sort.
[11/26 20:11:08     41s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3117.8M, EPOCH TIME: 1732669868.636056
[11/26 20:11:08     41s] Starting Early Global Route rough congestion estimation: mem = 3117.8M
[11/26 20:11:08     41s] (I)      Initializing eGR engine (rough)
[11/26 20:11:08     41s] Set min layer with default ( 2 )
[11/26 20:11:08     41s] Set max layer with parameter ( 3 )
[11/26 20:11:08     41s] (I)      clean place blk overflow:
[11/26 20:11:08     41s] (I)      H : enabled 0.60 0
[11/26 20:11:08     41s] (I)      V : enabled 0.60 0
[11/26 20:11:08     41s] (I)      Initializing eGR engine (rough)
[11/26 20:11:08     41s] Set min layer with default ( 2 )
[11/26 20:11:08     41s] Set max layer with parameter ( 3 )
[11/26 20:11:08     41s] (I)      clean place blk overflow:
[11/26 20:11:08     41s] (I)      H : enabled 0.60 0
[11/26 20:11:08     41s] (I)      V : enabled 0.60 0
[11/26 20:11:08     41s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 20:11:08     41s] (I)      Running eGR Rough flow
[11/26 20:11:08     41s] (I)      # wire layers (front) : 11
[11/26 20:11:08     41s] (I)      # wire layers (back)  : 0
[11/26 20:11:08     41s] (I)      min wire layer : 1
[11/26 20:11:08     41s] (I)      max wire layer : 10
[11/26 20:11:08     41s] (I)      # cut layers (front) : 10
[11/26 20:11:08     41s] (I)      # cut layers (back)  : 0
[11/26 20:11:08     41s] (I)      min cut layer : 1
[11/26 20:11:08     41s] (I)      max cut layer : 9
[11/26 20:11:08     41s] (I)      ================================ Layers ================================
[11/26 20:11:08     41s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:08     41s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:11:08     41s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:08     41s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:08     41s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:08     41s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:08     41s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:08     41s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:08     41s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:08     41s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:08     41s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:08     41s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:08     41s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:11:08     41s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:11:08     41s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:08     41s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:11:08     41s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:11:08     41s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:11:08     41s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:11:08     41s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:08     41s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 20:11:08     41s] (I)      == Non-default Options ==
[11/26 20:11:08     41s] (I)      Print mode                                         : 2
[11/26 20:11:08     41s] (I)      Stop if highly congested                           : false
[11/26 20:11:08     41s] (I)      Local connection modeling                          : true
[11/26 20:11:08     41s] (I)      Maximum routing layer                              : 3
[11/26 20:11:08     41s] (I)      Top routing layer                                  : 3
[11/26 20:11:08     41s] (I)      Assign partition pins                              : false
[11/26 20:11:08     41s] (I)      Support large GCell                                : true
[11/26 20:11:08     41s] (I)      Number of threads                                  : 1
[11/26 20:11:08     41s] (I)      Number of rows per GCell                           : 11
[11/26 20:11:08     41s] (I)      Max num rows per GCell                             : 32
[11/26 20:11:08     41s] (I)      Route tie net to shape                             : auto
[11/26 20:11:08     41s] (I)      Method to set GCell size                           : row
[11/26 20:11:08     41s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:11:08     41s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:11:08     41s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:08     41s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:08     41s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:08     41s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:08     41s] (I)      ============== Pin Summary ==============
[11/26 20:11:08     41s] (I)      +-------+--------+---------+------------+
[11/26 20:11:08     41s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:11:08     41s] (I)      +-------+--------+---------+------------+
[11/26 20:11:08     41s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:11:08     41s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:11:08     41s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:11:08     41s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:11:08     41s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:11:08     41s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:11:08     41s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:11:08     41s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:11:08     41s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:11:08     41s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:11:08     41s] (I)      +-------+--------+---------+------------+
[11/26 20:11:08     41s] (I)      Custom ignore net properties:
[11/26 20:11:08     41s] (I)      1 : NotLegal
[11/26 20:11:08     41s] (I)      Default ignore net properties:
[11/26 20:11:08     41s] (I)      1 : Special
[11/26 20:11:08     41s] (I)      2 : Analog
[11/26 20:11:08     41s] (I)      3 : Fixed
[11/26 20:11:08     41s] (I)      4 : Skipped
[11/26 20:11:08     41s] (I)      5 : MixedSignal
[11/26 20:11:08     41s] (I)      Prerouted net properties:
[11/26 20:11:08     41s] (I)      1 : NotLegal
[11/26 20:11:08     41s] (I)      2 : Special
[11/26 20:11:08     41s] (I)      3 : Analog
[11/26 20:11:08     41s] (I)      4 : Fixed
[11/26 20:11:08     41s] (I)      5 : Skipped
[11/26 20:11:08     41s] (I)      6 : MixedSignal
[11/26 20:11:08     41s] (I)      Early global route reroute all routable nets
[11/26 20:11:08     41s] (I)      Use row-based GCell size
[11/26 20:11:08     41s] (I)      Use row-based GCell align
[11/26 20:11:08     41s] (I)      layer 0 area = 170496
[11/26 20:11:08     41s] (I)      layer 1 area = 170496
[11/26 20:11:08     41s] (I)      layer 2 area = 170496
[11/26 20:11:08     41s] (I)      GCell unit size   : 4320
[11/26 20:11:08     41s] (I)      GCell multiplier  : 11
[11/26 20:11:08     41s] (I)      GCell row height  : 4320
[11/26 20:11:08     41s] (I)      Actual row height : 4320
[11/26 20:11:08     41s] (I)      GCell align ref   : 20160 20160
[11/26 20:11:08     41s] (I)      Track table information for default rule: 
[11/26 20:11:08     41s] (I)      M1 has single uniform track structure
[11/26 20:11:08     41s] (I)      M2 has non-uniform track structure
[11/26 20:11:08     41s] (I)      M3 has single uniform track structure
[11/26 20:11:08     41s] (I)      M4 has single uniform track structure
[11/26 20:11:08     41s] (I)      M5 has single uniform track structure
[11/26 20:11:08     41s] (I)      M6 has single uniform track structure
[11/26 20:11:08     41s] (I)      M7 has single uniform track structure
[11/26 20:11:08     41s] (I)      M8 has single uniform track structure
[11/26 20:11:08     41s] (I)      M9 has single uniform track structure
[11/26 20:11:08     41s] (I)      Pad has single uniform track structure
[11/26 20:11:08     41s] (I)      ============== Default via ===============
[11/26 20:11:08     41s] (I)      +---+------------------+-----------------+
[11/26 20:11:08     41s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:11:08     41s] (I)      +---+------------------+-----------------+
[11/26 20:11:08     41s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:11:08     41s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:11:08     41s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:11:08     41s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:11:08     41s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:11:08     41s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:11:08     41s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:11:08     41s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:11:08     41s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:11:08     41s] (I)      +---+------------------+-----------------+
[11/26 20:11:08     41s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:11:08     41s] (I)      Read 540 PG shapes
[11/26 20:11:08     41s] (I)      Read 0 clock shapes
[11/26 20:11:08     41s] (I)      Read 0 other shapes
[11/26 20:11:08     41s] (I)      #Routing Blockages  : 0
[11/26 20:11:08     41s] (I)      #Bump Blockages     : 0
[11/26 20:11:08     41s] (I)      #Instance Blockages : 12528
[11/26 20:11:08     41s] (I)      #PG Blockages       : 540
[11/26 20:11:08     41s] (I)      #Halo Blockages     : 0
[11/26 20:11:08     41s] (I)      #Boundary Blockages : 0
[11/26 20:11:08     41s] (I)      #Clock Blockages    : 0
[11/26 20:11:08     41s] (I)      #Other Blockages    : 0
[11/26 20:11:08     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:11:08     41s] (I)      #prerouted nets         : 0
[11/26 20:11:08     41s] (I)      #prerouted special nets : 0
[11/26 20:11:08     41s] (I)      #prerouted wires        : 0
[11/26 20:11:08     41s] (I)      Read 10747 nets ( ignored 0 )
[11/26 20:11:08     41s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:11:08     41s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:11:08     41s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:11:08     41s] (I)      dcls route internal nets
[11/26 20:11:08     41s] (I)      dcls route interface nets
[11/26 20:11:08     41s] (I)      dcls route common nets
[11/26 20:11:08     41s] (I)      dcls route top nets
[11/26 20:11:08     41s] (I)      Reading macro buffers
[11/26 20:11:08     41s] (I)      Number of macro buffers: 0
[11/26 20:11:08     41s] (I)      early_global_route_priority property id does not exist.
[11/26 20:11:08     41s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:11:08     41s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:11:08     41s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:11:08     41s] (I)      Number of ignored nets                =      0
[11/26 20:11:08     41s] (I)      Number of connected nets              =      0
[11/26 20:11:08     41s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:11:08     41s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:11:08     41s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:11:08     41s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:11:08     41s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:11:08     41s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:11:08     41s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:11:08     41s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 20:11:08     41s] (I)      Ndr track 0 does not exist
[11/26 20:11:08     41s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:11:08     41s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:11:08     41s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:11:08     41s] (I)      Site width          :   864  (dbu)
[11/26 20:11:08     41s] (I)      Row height          :  4320  (dbu)
[11/26 20:11:08     41s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:11:08     41s] (I)      GCell width         : 47520  (dbu)
[11/26 20:11:08     41s] (I)      GCell height        : 47520  (dbu)
[11/26 20:11:08     41s] (I)      Grid                :    17    17     3
[11/26 20:11:08     41s] (I)      Layer numbers       :     1     2     3
[11/26 20:11:08     41s] (I)      Layer name         :    M1    M2    M3
[11/26 20:11:08     41s] (I)      Vertical capacity   :     0     0 47520
[11/26 20:11:08     41s] (I)      Horizontal capacity :     0 47520     0
[11/26 20:11:08     41s] (I)      Default wire width  :   288   288   288
[11/26 20:11:08     41s] (I)      Default wire space  :   288   288   288
[11/26 20:11:08     41s] (I)      Default wire pitch  :   576   576   576
[11/26 20:11:08     41s] (I)      Default pitch size  :   576   576   576
[11/26 20:11:08     41s] (I)      First track coord   :   576  2880   576
[11/26 20:11:08     41s] (I)      Num tracks per GCell: 82.50 82.50 82.50
[11/26 20:11:08     41s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:11:08     41s] (I)      --------------------------------------------------------
[11/26 20:11:08     41s] 
[11/26 20:11:08     41s] (I)      ============ Routing rule table ============
[11/26 20:11:08     41s] (I)      Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:11:08     41s] (I)      ========================================
[11/26 20:11:08     41s] (I)      
[11/26 20:11:08     41s] (I)      ==== NDR : (Default) ====
[11/26 20:11:08     41s] (I)      +--------------+--------+
[11/26 20:11:08     41s] (I)      |           ID |      0 |
[11/26 20:11:08     41s] (I)      |      Default |    yes |
[11/26 20:11:08     41s] (I)      |  Clk Special |     no |
[11/26 20:11:08     41s] (I)      | Hard spacing |     no |
[11/26 20:11:08     41s] (I)      |    NDR track | (none) |
[11/26 20:11:08     41s] (I)      |      NDR via | (none) |
[11/26 20:11:08     41s] (I)      |  Extra space |      0 |
[11/26 20:11:08     41s] (I)      |      Shields |      0 |
[11/26 20:11:08     41s] (I)      |   Demand (H) |      1 |
[11/26 20:11:08     41s] (I)      |   Demand (V) |      1 |
[11/26 20:11:08     41s] (I)      |        #Nets |  10747 |
[11/26 20:11:08     41s] (I)      +--------------+--------+
[11/26 20:11:08     41s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:08     41s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:11:08     41s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:08     41s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:08     41s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:08     41s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:08     41s] (I)      =============== Blocked Tracks ===============
[11/26 20:11:08     41s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:08     41s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:11:08     41s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:08     41s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:11:08     41s] (I)      |     2 |   21964 |     8653 |        39.40% |
[11/26 20:11:08     41s] (I)      |     3 |   23596 |        0 |         0.00% |
[11/26 20:11:08     41s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:08     41s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.01 MB )
[11/26 20:11:08     41s] (I)      Reset routing kernel
[11/26 20:11:08     41s] (I)      numLocalWires=22221  numGlobalNetBranches=5322  numLocalNetBranches=5800
[11/26 20:11:08     41s] (I)      totalPins=29799  totalGlobalPin=13919 (46.71%)
[11/26 20:11:08     41s] (I)      total 2D Cap : 39914 = (16318 H, 23596 V)
[11/26 20:11:08     41s] (I)      total 2D Demand : 1651 = (1651 H, 0 V)
[11/26 20:11:08     41s] (I)      init route region map
[11/26 20:11:08     41s] (I)      #blocked GCells = 0
[11/26 20:11:08     41s] (I)      #regions = 1
[11/26 20:11:08     41s] (I)      init safety region map
[11/26 20:11:08     41s] (I)      #blocked GCells = 0
[11/26 20:11:08     41s] (I)      #regions = 1
[11/26 20:11:08     41s] (I)      
[11/26 20:11:08     41s] (I)      ============  Phase 1a Route ============
[11/26 20:11:08     41s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:11:08     41s] (I)      Usage: 11881 = (7840 H, 4041 V) = (48.05% H, 17.13% V) = (9.314e+04um H, 4.801e+04um V)
[11/26 20:11:08     41s] (I)      
[11/26 20:11:08     41s] (I)      ============  Phase 1b Route ============
[11/26 20:11:08     41s] (I)      Usage: 11900 = (7837 H, 4063 V) = (48.03% H, 17.22% V) = (9.310e+04um H, 4.827e+04um V)
[11/26 20:11:08     41s] (I)      eGR overflow: 137.37% H + 0.00% V
[11/26 20:11:08     41s] 
[11/26 20:11:08     41s] (I)      Updating congestion map
[11/26 20:11:08     41s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 20:11:08     41s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 3.01 MB )
[11/26 20:11:08     41s] Finished Early Global Route rough congestion estimation: mem = 3108.2M
[11/26 20:11:08     41s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.067, REAL:0.094, MEM:3108.2M, EPOCH TIME: 1732669868.729593
[11/26 20:11:08     41s] earlyGlobalRoute rough estimation gcell size 11 row height
[11/26 20:11:08     41s] Unignore, current top cell is dist_sort.
[11/26 20:11:08     41s] OPERPROF: Starting CDPad at level 1, MEM:3108.2M, EPOCH TIME: 1732669868.730445
[11/26 20:11:08     41s] CDPadU 0.653 -> 0.870. R=0.466, N=8225, GS=11.880
[11/26 20:11:08     41s] OPERPROF: Finished CDPad at level 1, CPU:0.018, REAL:0.019, MEM:3108.2M, EPOCH TIME: 1732669868.749573
[11/26 20:11:08     41s] OPERPROF: Starting NP-MAIN at level 1, MEM:3108.2M, EPOCH TIME: 1732669868.750148
[11/26 20:11:08     41s] OPERPROF:   Starting NP-Place at level 2, MEM:3108.2M, EPOCH TIME: 1732669868.775922
[11/26 20:11:08     41s] AB param 100.0% (8224/8225).
[11/26 20:11:08     41s] OPERPROF:   Finished NP-Place at level 2, CPU:0.048, REAL:0.048, MEM:3121.4M, EPOCH TIME: 1732669868.824352
[11/26 20:11:08     41s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.081, REAL:0.082, MEM:3121.4M, EPOCH TIME: 1732669868.831942
[11/26 20:11:08     41s] Global placement CDP is working on the full area.
[11/26 20:11:08     41s] OPERPROF: Starting NP-MAIN at level 1, MEM:3121.4M, EPOCH TIME: 1732669868.832368
[11/26 20:11:08     41s] OPERPROF:   Starting NP-Place at level 2, MEM:3121.4M, EPOCH TIME: 1732669868.854898
[11/26 20:11:12     45s] OPERPROF:   Finished NP-Place at level 2, CPU:3.829, REAL:3.866, MEM:3119.4M, EPOCH TIME: 1732669872.720637
[11/26 20:11:12     45s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.859, REAL:3.896, MEM:3119.4M, EPOCH TIME: 1732669872.728356
[11/26 20:11:12     45s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3119.4M, EPOCH TIME: 1732669872.728891
[11/26 20:11:12     45s] Ignore, current top cell is dist_sort.
[11/26 20:11:12     45s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:12     45s] Unignore, current top cell is dist_sort.
[11/26 20:11:12     45s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3119.4M, EPOCH TIME: 1732669872.729633
[11/26 20:11:12     45s] Ignore, current top cell is dist_sort.
[11/26 20:11:12     45s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3119.4M, EPOCH TIME: 1732669872.729780
[11/26 20:11:12     45s] Starting Early Global Route rough congestion estimation: mem = 3119.4M
[11/26 20:11:12     45s] (I)      Initializing eGR engine (rough)
[11/26 20:11:12     45s] Set min layer with default ( 2 )
[11/26 20:11:12     45s] Set max layer with parameter ( 3 )
[11/26 20:11:12     45s] (I)      clean place blk overflow:
[11/26 20:11:12     45s] (I)      H : enabled 0.60 0
[11/26 20:11:12     45s] (I)      V : enabled 0.60 0
[11/26 20:11:12     45s] (I)      Initializing eGR engine (rough)
[11/26 20:11:12     45s] Set min layer with default ( 2 )
[11/26 20:11:12     45s] Set max layer with parameter ( 3 )
[11/26 20:11:12     45s] (I)      clean place blk overflow:
[11/26 20:11:12     45s] (I)      H : enabled 0.60 0
[11/26 20:11:12     45s] (I)      V : enabled 0.60 0
[11/26 20:11:12     45s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 20:11:12     45s] (I)      Running eGR Rough flow
[11/26 20:11:12     45s] (I)      # wire layers (front) : 11
[11/26 20:11:12     45s] (I)      # wire layers (back)  : 0
[11/26 20:11:12     45s] (I)      min wire layer : 1
[11/26 20:11:12     45s] (I)      max wire layer : 10
[11/26 20:11:12     45s] (I)      # cut layers (front) : 10
[11/26 20:11:12     45s] (I)      # cut layers (back)  : 0
[11/26 20:11:12     45s] (I)      min cut layer : 1
[11/26 20:11:12     45s] (I)      max cut layer : 9
[11/26 20:11:12     45s] (I)      ================================ Layers ================================
[11/26 20:11:12     45s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:12     45s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:11:12     45s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:12     45s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:12     45s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:12     45s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:12     45s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:12     45s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:12     45s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:12     45s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:12     45s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:12     45s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:12     45s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:11:12     45s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:11:12     45s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:12     45s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:11:12     45s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:11:12     45s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:11:12     45s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:11:12     45s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:12     45s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 20:11:12     45s] (I)      == Non-default Options ==
[11/26 20:11:12     45s] (I)      Print mode                                         : 2
[11/26 20:11:12     45s] (I)      Stop if highly congested                           : false
[11/26 20:11:12     45s] (I)      Local connection modeling                          : true
[11/26 20:11:12     45s] (I)      Maximum routing layer                              : 3
[11/26 20:11:12     45s] (I)      Top routing layer                                  : 3
[11/26 20:11:12     45s] (I)      Assign partition pins                              : false
[11/26 20:11:12     45s] (I)      Support large GCell                                : true
[11/26 20:11:12     45s] (I)      Number of threads                                  : 1
[11/26 20:11:12     45s] (I)      Number of rows per GCell                           : 11
[11/26 20:11:12     45s] (I)      Max num rows per GCell                             : 32
[11/26 20:11:12     45s] (I)      Route tie net to shape                             : auto
[11/26 20:11:12     45s] (I)      Method to set GCell size                           : row
[11/26 20:11:12     45s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:11:12     45s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:11:12     45s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:12     45s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:12     45s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:12     45s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:12     45s] (I)      ============== Pin Summary ==============
[11/26 20:11:12     45s] (I)      +-------+--------+---------+------------+
[11/26 20:11:12     45s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:11:12     45s] (I)      +-------+--------+---------+------------+
[11/26 20:11:12     45s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:11:12     45s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:11:12     45s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:11:12     45s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:11:12     45s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:11:12     45s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:11:12     45s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:11:12     45s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:11:12     45s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:11:12     45s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:11:12     45s] (I)      +-------+--------+---------+------------+
[11/26 20:11:12     45s] (I)      Custom ignore net properties:
[11/26 20:11:12     45s] (I)      1 : NotLegal
[11/26 20:11:12     45s] (I)      Default ignore net properties:
[11/26 20:11:12     45s] (I)      1 : Special
[11/26 20:11:12     45s] (I)      2 : Analog
[11/26 20:11:12     45s] (I)      3 : Fixed
[11/26 20:11:12     45s] (I)      4 : Skipped
[11/26 20:11:12     45s] (I)      5 : MixedSignal
[11/26 20:11:12     45s] (I)      Prerouted net properties:
[11/26 20:11:12     45s] (I)      1 : NotLegal
[11/26 20:11:12     45s] (I)      2 : Special
[11/26 20:11:12     45s] (I)      3 : Analog
[11/26 20:11:12     45s] (I)      4 : Fixed
[11/26 20:11:12     45s] (I)      5 : Skipped
[11/26 20:11:12     45s] (I)      6 : MixedSignal
[11/26 20:11:12     45s] (I)      Early global route reroute all routable nets
[11/26 20:11:12     45s] (I)      Use row-based GCell size
[11/26 20:11:12     45s] (I)      Use row-based GCell align
[11/26 20:11:12     45s] (I)      layer 0 area = 170496
[11/26 20:11:12     45s] (I)      layer 1 area = 170496
[11/26 20:11:12     45s] (I)      layer 2 area = 170496
[11/26 20:11:12     45s] (I)      GCell unit size   : 4320
[11/26 20:11:12     45s] (I)      GCell multiplier  : 11
[11/26 20:11:12     45s] (I)      GCell row height  : 4320
[11/26 20:11:12     45s] (I)      Actual row height : 4320
[11/26 20:11:12     45s] (I)      GCell align ref   : 20160 20160
[11/26 20:11:12     45s] (I)      Track table information for default rule: 
[11/26 20:11:12     45s] (I)      M1 has single uniform track structure
[11/26 20:11:12     45s] (I)      M2 has non-uniform track structure
[11/26 20:11:12     45s] (I)      M3 has single uniform track structure
[11/26 20:11:12     45s] (I)      M4 has single uniform track structure
[11/26 20:11:12     45s] (I)      M5 has single uniform track structure
[11/26 20:11:12     45s] (I)      M6 has single uniform track structure
[11/26 20:11:12     45s] (I)      M7 has single uniform track structure
[11/26 20:11:12     45s] (I)      M8 has single uniform track structure
[11/26 20:11:12     45s] (I)      M9 has single uniform track structure
[11/26 20:11:12     45s] (I)      Pad has single uniform track structure
[11/26 20:11:12     45s] (I)      ============== Default via ===============
[11/26 20:11:12     45s] (I)      +---+------------------+-----------------+
[11/26 20:11:12     45s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:11:12     45s] (I)      +---+------------------+-----------------+
[11/26 20:11:12     45s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:11:12     45s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:11:12     45s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:11:12     45s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:11:12     45s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:11:12     45s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:11:12     45s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:11:12     45s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:11:12     45s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:11:12     45s] (I)      +---+------------------+-----------------+
[11/26 20:11:12     45s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:11:12     45s] (I)      Read 540 PG shapes
[11/26 20:11:12     45s] (I)      Read 0 clock shapes
[11/26 20:11:12     45s] (I)      Read 0 other shapes
[11/26 20:11:12     45s] (I)      #Routing Blockages  : 0
[11/26 20:11:12     45s] (I)      #Bump Blockages     : 0
[11/26 20:11:12     45s] (I)      #Instance Blockages : 12528
[11/26 20:11:12     45s] (I)      #PG Blockages       : 540
[11/26 20:11:12     45s] (I)      #Halo Blockages     : 0
[11/26 20:11:12     45s] (I)      #Boundary Blockages : 0
[11/26 20:11:12     45s] (I)      #Clock Blockages    : 0
[11/26 20:11:12     45s] (I)      #Other Blockages    : 0
[11/26 20:11:12     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:11:12     45s] (I)      #prerouted nets         : 0
[11/26 20:11:12     45s] (I)      #prerouted special nets : 0
[11/26 20:11:12     45s] (I)      #prerouted wires        : 0
[11/26 20:11:12     45s] (I)      Read 10747 nets ( ignored 0 )
[11/26 20:11:12     45s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:11:12     45s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:11:12     45s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:11:12     45s] (I)      dcls route internal nets
[11/26 20:11:12     45s] (I)      dcls route interface nets
[11/26 20:11:12     45s] (I)      dcls route common nets
[11/26 20:11:12     45s] (I)      dcls route top nets
[11/26 20:11:12     45s] (I)      Reading macro buffers
[11/26 20:11:12     45s] (I)      Number of macro buffers: 0
[11/26 20:11:12     45s] (I)      early_global_route_priority property id does not exist.
[11/26 20:11:12     45s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:11:12     45s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:11:12     45s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:11:12     45s] (I)      Number of ignored nets                =      0
[11/26 20:11:12     45s] (I)      Number of connected nets              =      0
[11/26 20:11:12     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:11:12     45s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:11:12     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:11:12     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:11:12     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:11:12     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:11:12     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:11:12     45s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 20:11:12     45s] (I)      Ndr track 0 does not exist
[11/26 20:11:12     45s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:11:12     45s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:11:12     45s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:11:12     45s] (I)      Site width          :   864  (dbu)
[11/26 20:11:12     45s] (I)      Row height          :  4320  (dbu)
[11/26 20:11:12     45s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:11:12     45s] (I)      GCell width         : 47520  (dbu)
[11/26 20:11:12     45s] (I)      GCell height        : 47520  (dbu)
[11/26 20:11:12     45s] (I)      Grid                :    17    17     3
[11/26 20:11:12     45s] (I)      Layer numbers       :     1     2     3
[11/26 20:11:12     45s] (I)      Layer name         :    M1    M2    M3
[11/26 20:11:12     45s] (I)      Vertical capacity   :     0     0 47520
[11/26 20:11:12     45s] (I)      Horizontal capacity :     0 47520     0
[11/26 20:11:12     45s] (I)      Default wire width  :   288   288   288
[11/26 20:11:12     45s] (I)      Default wire space  :   288   288   288
[11/26 20:11:12     45s] (I)      Default wire pitch  :   576   576   576
[11/26 20:11:12     45s] (I)      Default pitch size  :   576   576   576
[11/26 20:11:12     45s] (I)      First track coord   :   576  2880   576
[11/26 20:11:12     45s] (I)      Num tracks per GCell: 82.50 82.50 82.50
[11/26 20:11:12     45s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:11:12     45s] (I)      --------------------------------------------------------
[11/26 20:11:12     45s] 
[11/26 20:11:12     45s] (I)      ============ Routing rule table ============
[11/26 20:11:12     45s] (I)      Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:11:12     45s] (I)      ========================================
[11/26 20:11:12     45s] (I)      
[11/26 20:11:12     45s] (I)      ==== NDR : (Default) ====
[11/26 20:11:12     45s] (I)      +--------------+--------+
[11/26 20:11:12     45s] (I)      |           ID |      0 |
[11/26 20:11:12     45s] (I)      |      Default |    yes |
[11/26 20:11:12     45s] (I)      |  Clk Special |     no |
[11/26 20:11:12     45s] (I)      | Hard spacing |     no |
[11/26 20:11:12     45s] (I)      |    NDR track | (none) |
[11/26 20:11:12     45s] (I)      |      NDR via | (none) |
[11/26 20:11:12     45s] (I)      |  Extra space |      0 |
[11/26 20:11:12     45s] (I)      |      Shields |      0 |
[11/26 20:11:12     45s] (I)      |   Demand (H) |      1 |
[11/26 20:11:12     45s] (I)      |   Demand (V) |      1 |
[11/26 20:11:12     45s] (I)      |        #Nets |  10747 |
[11/26 20:11:12     45s] (I)      +--------------+--------+
[11/26 20:11:12     45s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:12     45s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:11:12     45s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:12     45s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:12     45s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:12     45s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:12     45s] (I)      =============== Blocked Tracks ===============
[11/26 20:11:12     45s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:12     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:11:12     45s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:12     45s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:11:12     45s] (I)      |     2 |   21964 |     9641 |        43.89% |
[11/26 20:11:12     45s] (I)      |     3 |   23596 |        0 |         0.00% |
[11/26 20:11:12     45s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:12     45s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.01 MB )
[11/26 20:11:12     45s] (I)      Reset routing kernel
[11/26 20:11:12     45s] (I)      numLocalWires=22100  numGlobalNetBranches=5177  numLocalNetBranches=5885
[11/26 20:11:12     45s] (I)      totalPins=29799  totalGlobalPin=14021 (47.05%)
[11/26 20:11:12     45s] (I)      total 2D Cap : 39690 = (16094 H, 23596 V)
[11/26 20:11:12     45s] (I)      total 2D Demand : 1652 = (1652 H, 0 V)
[11/26 20:11:12     45s] (I)      init route region map
[11/26 20:11:12     45s] (I)      #blocked GCells = 0
[11/26 20:11:12     45s] (I)      #regions = 1
[11/26 20:11:12     45s] (I)      init safety region map
[11/26 20:11:12     45s] (I)      #blocked GCells = 0
[11/26 20:11:12     45s] (I)      #regions = 1
[11/26 20:11:12     45s] (I)      
[11/26 20:11:12     45s] (I)      ============  Phase 1a Route ============
[11/26 20:11:12     45s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:11:12     45s] (I)      Usage: 13363 = (8653 H, 4710 V) = (53.77% H, 19.96% V) = (1.028e+05um H, 5.595e+04um V)
[11/26 20:11:12     45s] (I)      
[11/26 20:11:12     45s] (I)      ============  Phase 1b Route ============
[11/26 20:11:12     45s] (I)      Usage: 13383 = (8654 H, 4729 V) = (53.77% H, 20.04% V) = (1.028e+05um H, 5.618e+04um V)
[11/26 20:11:12     45s] (I)      eGR overflow: 76.03% H + 0.00% V
[11/26 20:11:12     45s] 
[11/26 20:11:12     45s] (I)      Updating congestion map
[11/26 20:11:12     45s] (I)      Overflow after Early Global Route 0.34% H + 0.00% V
[11/26 20:11:12     45s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 3.01 MB )
[11/26 20:11:12     45s] Finished Early Global Route rough congestion estimation: mem = 3112.8M
[11/26 20:11:12     45s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.061, REAL:0.077, MEM:3112.8M, EPOCH TIME: 1732669872.806587
[11/26 20:11:12     45s] earlyGlobalRoute rough estimation gcell size 11 row height
[11/26 20:11:12     45s] Unignore, current top cell is dist_sort.
[11/26 20:11:12     45s] OPERPROF: Starting CDPad at level 1, MEM:3112.8M, EPOCH TIME: 1732669872.806985
[11/26 20:11:12     45s] CDPadU 0.870 -> 0.934. R=0.466, N=8225, GS=11.880
[11/26 20:11:12     45s] OPERPROF: Finished CDPad at level 1, CPU:0.018, REAL:0.019, MEM:3112.8M, EPOCH TIME: 1732669872.825718
[11/26 20:11:12     45s] OPERPROF: Starting NP-MAIN at level 1, MEM:3112.8M, EPOCH TIME: 1732669872.826216
[11/26 20:11:12     45s] OPERPROF:   Starting NP-Place at level 2, MEM:3112.8M, EPOCH TIME: 1732669872.851683
[11/26 20:11:12     45s] AB param 96.6% (7948/8225).
[11/26 20:11:12     45s] OPERPROF:   Finished NP-Place at level 2, CPU:0.049, REAL:0.049, MEM:3121.6M, EPOCH TIME: 1732669872.900896
[11/26 20:11:12     45s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.082, REAL:0.082, MEM:3121.6M, EPOCH TIME: 1732669872.908702
[11/26 20:11:12     45s] Global placement CDP is working on the full area.
[11/26 20:11:12     45s] OPERPROF: Starting NP-MAIN at level 1, MEM:3121.6M, EPOCH TIME: 1732669872.909203
[11/26 20:11:12     45s] OPERPROF:   Starting NP-Place at level 2, MEM:3121.6M, EPOCH TIME: 1732669872.931400
[11/26 20:11:16     49s] OPERPROF:   Finished NP-Place at level 2, CPU:3.821, REAL:3.883, MEM:3122.4M, EPOCH TIME: 1732669876.814384
[11/26 20:11:16     49s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.850, REAL:3.913, MEM:3122.4M, EPOCH TIME: 1732669876.822158
[11/26 20:11:16     49s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3122.4M, EPOCH TIME: 1732669876.822674
[11/26 20:11:16     49s] Ignore, current top cell is dist_sort.
[11/26 20:11:16     49s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:16     49s] Unignore, current top cell is dist_sort.
[11/26 20:11:16     49s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3122.4M, EPOCH TIME: 1732669876.823551
[11/26 20:11:16     49s] Ignore, current top cell is dist_sort.
[11/26 20:11:16     49s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3122.4M, EPOCH TIME: 1732669876.823710
[11/26 20:11:16     49s] Starting Early Global Route rough congestion estimation: mem = 3122.4M
[11/26 20:11:16     49s] (I)      Initializing eGR engine (rough)
[11/26 20:11:16     49s] Set min layer with default ( 2 )
[11/26 20:11:16     49s] Set max layer with parameter ( 3 )
[11/26 20:11:16     49s] (I)      clean place blk overflow:
[11/26 20:11:16     49s] (I)      H : enabled 0.60 0
[11/26 20:11:16     49s] (I)      V : enabled 0.60 0
[11/26 20:11:16     49s] (I)      Initializing eGR engine (rough)
[11/26 20:11:16     49s] Set min layer with default ( 2 )
[11/26 20:11:16     49s] Set max layer with parameter ( 3 )
[11/26 20:11:16     49s] (I)      clean place blk overflow:
[11/26 20:11:16     49s] (I)      H : enabled 0.60 0
[11/26 20:11:16     49s] (I)      V : enabled 0.60 0
[11/26 20:11:16     49s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 20:11:16     49s] (I)      Running eGR Rough flow
[11/26 20:11:16     49s] (I)      # wire layers (front) : 11
[11/26 20:11:16     49s] (I)      # wire layers (back)  : 0
[11/26 20:11:16     49s] (I)      min wire layer : 1
[11/26 20:11:16     49s] (I)      max wire layer : 10
[11/26 20:11:16     49s] (I)      # cut layers (front) : 10
[11/26 20:11:16     49s] (I)      # cut layers (back)  : 0
[11/26 20:11:16     49s] (I)      min cut layer : 1
[11/26 20:11:16     49s] (I)      max cut layer : 9
[11/26 20:11:16     49s] (I)      ================================ Layers ================================
[11/26 20:11:16     49s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:16     49s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:11:16     49s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:16     49s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:16     49s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:16     49s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:16     49s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:16     49s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:16     49s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:16     49s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:16     49s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:16     49s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:16     49s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:11:16     49s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:11:16     49s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:16     49s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:11:16     49s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:11:16     49s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:11:16     49s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:11:16     49s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:16     49s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 20:11:16     49s] (I)      == Non-default Options ==
[11/26 20:11:16     49s] (I)      Print mode                                         : 2
[11/26 20:11:16     49s] (I)      Stop if highly congested                           : false
[11/26 20:11:16     49s] (I)      Local connection modeling                          : true
[11/26 20:11:16     49s] (I)      Maximum routing layer                              : 3
[11/26 20:11:16     49s] (I)      Top routing layer                                  : 3
[11/26 20:11:16     49s] (I)      Assign partition pins                              : false
[11/26 20:11:16     49s] (I)      Support large GCell                                : true
[11/26 20:11:16     49s] (I)      Number of threads                                  : 1
[11/26 20:11:16     49s] (I)      Number of rows per GCell                           : 11
[11/26 20:11:16     49s] (I)      Max num rows per GCell                             : 32
[11/26 20:11:16     49s] (I)      Route tie net to shape                             : auto
[11/26 20:11:16     49s] (I)      Method to set GCell size                           : row
[11/26 20:11:16     49s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:11:16     49s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:11:16     49s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:16     49s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:16     49s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:16     49s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:16     49s] (I)      ============== Pin Summary ==============
[11/26 20:11:16     49s] (I)      +-------+--------+---------+------------+
[11/26 20:11:16     49s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:11:16     49s] (I)      +-------+--------+---------+------------+
[11/26 20:11:16     49s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:11:16     49s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:11:16     49s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:11:16     49s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:11:16     49s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:11:16     49s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:11:16     49s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:11:16     49s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:11:16     49s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:11:16     49s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:11:16     49s] (I)      +-------+--------+---------+------------+
[11/26 20:11:16     49s] (I)      Custom ignore net properties:
[11/26 20:11:16     49s] (I)      1 : NotLegal
[11/26 20:11:16     49s] (I)      Default ignore net properties:
[11/26 20:11:16     49s] (I)      1 : Special
[11/26 20:11:16     49s] (I)      2 : Analog
[11/26 20:11:16     49s] (I)      3 : Fixed
[11/26 20:11:16     49s] (I)      4 : Skipped
[11/26 20:11:16     49s] (I)      5 : MixedSignal
[11/26 20:11:16     49s] (I)      Prerouted net properties:
[11/26 20:11:16     49s] (I)      1 : NotLegal
[11/26 20:11:16     49s] (I)      2 : Special
[11/26 20:11:16     49s] (I)      3 : Analog
[11/26 20:11:16     49s] (I)      4 : Fixed
[11/26 20:11:16     49s] (I)      5 : Skipped
[11/26 20:11:16     49s] (I)      6 : MixedSignal
[11/26 20:11:16     49s] (I)      Early global route reroute all routable nets
[11/26 20:11:16     49s] (I)      Use row-based GCell size
[11/26 20:11:16     49s] (I)      Use row-based GCell align
[11/26 20:11:16     49s] (I)      layer 0 area = 170496
[11/26 20:11:16     49s] (I)      layer 1 area = 170496
[11/26 20:11:16     49s] (I)      layer 2 area = 170496
[11/26 20:11:16     49s] (I)      GCell unit size   : 4320
[11/26 20:11:16     49s] (I)      GCell multiplier  : 11
[11/26 20:11:16     49s] (I)      GCell row height  : 4320
[11/26 20:11:16     49s] (I)      Actual row height : 4320
[11/26 20:11:16     49s] (I)      GCell align ref   : 20160 20160
[11/26 20:11:16     49s] (I)      Track table information for default rule: 
[11/26 20:11:16     49s] (I)      M1 has single uniform track structure
[11/26 20:11:16     49s] (I)      M2 has non-uniform track structure
[11/26 20:11:16     49s] (I)      M3 has single uniform track structure
[11/26 20:11:16     49s] (I)      M4 has single uniform track structure
[11/26 20:11:16     49s] (I)      M5 has single uniform track structure
[11/26 20:11:16     49s] (I)      M6 has single uniform track structure
[11/26 20:11:16     49s] (I)      M7 has single uniform track structure
[11/26 20:11:16     49s] (I)      M8 has single uniform track structure
[11/26 20:11:16     49s] (I)      M9 has single uniform track structure
[11/26 20:11:16     49s] (I)      Pad has single uniform track structure
[11/26 20:11:16     49s] (I)      ============== Default via ===============
[11/26 20:11:16     49s] (I)      +---+------------------+-----------------+
[11/26 20:11:16     49s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:11:16     49s] (I)      +---+------------------+-----------------+
[11/26 20:11:16     49s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:11:16     49s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:11:16     49s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:11:16     49s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:11:16     49s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:11:16     49s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:11:16     49s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:11:16     49s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:11:16     49s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:11:16     49s] (I)      +---+------------------+-----------------+
[11/26 20:11:16     49s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:11:16     49s] (I)      Read 540 PG shapes
[11/26 20:11:16     49s] (I)      Read 0 clock shapes
[11/26 20:11:16     49s] (I)      Read 0 other shapes
[11/26 20:11:16     49s] (I)      #Routing Blockages  : 0
[11/26 20:11:16     49s] (I)      #Bump Blockages     : 0
[11/26 20:11:16     49s] (I)      #Instance Blockages : 12528
[11/26 20:11:16     49s] (I)      #PG Blockages       : 540
[11/26 20:11:16     49s] (I)      #Halo Blockages     : 0
[11/26 20:11:16     49s] (I)      #Boundary Blockages : 0
[11/26 20:11:16     49s] (I)      #Clock Blockages    : 0
[11/26 20:11:16     49s] (I)      #Other Blockages    : 0
[11/26 20:11:16     49s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:11:16     49s] (I)      #prerouted nets         : 0
[11/26 20:11:16     49s] (I)      #prerouted special nets : 0
[11/26 20:11:16     49s] (I)      #prerouted wires        : 0
[11/26 20:11:16     49s] (I)      Read 10747 nets ( ignored 0 )
[11/26 20:11:16     49s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:11:16     49s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:11:16     49s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:11:16     49s] (I)      dcls route internal nets
[11/26 20:11:16     49s] (I)      dcls route interface nets
[11/26 20:11:16     49s] (I)      dcls route common nets
[11/26 20:11:16     49s] (I)      dcls route top nets
[11/26 20:11:16     49s] (I)      Reading macro buffers
[11/26 20:11:16     49s] (I)      Number of macro buffers: 0
[11/26 20:11:16     49s] (I)      early_global_route_priority property id does not exist.
[11/26 20:11:16     49s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:11:16     49s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:11:16     49s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:11:16     49s] (I)      Number of ignored nets                =      0
[11/26 20:11:16     49s] (I)      Number of connected nets              =      0
[11/26 20:11:16     49s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:11:16     49s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:11:16     49s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:11:16     49s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:11:16     49s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:11:16     49s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:11:16     49s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:11:16     49s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 20:11:16     49s] (I)      Ndr track 0 does not exist
[11/26 20:11:16     49s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:11:16     49s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:11:16     49s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:11:16     49s] (I)      Site width          :   864  (dbu)
[11/26 20:11:16     49s] (I)      Row height          :  4320  (dbu)
[11/26 20:11:16     49s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:11:16     49s] (I)      GCell width         : 47520  (dbu)
[11/26 20:11:16     49s] (I)      GCell height        : 47520  (dbu)
[11/26 20:11:16     49s] (I)      Grid                :    17    17     3
[11/26 20:11:16     49s] (I)      Layer numbers       :     1     2     3
[11/26 20:11:16     49s] (I)      Layer name         :    M1    M2    M3
[11/26 20:11:16     49s] (I)      Vertical capacity   :     0     0 47520
[11/26 20:11:16     49s] (I)      Horizontal capacity :     0 47520     0
[11/26 20:11:16     49s] (I)      Default wire width  :   288   288   288
[11/26 20:11:16     49s] (I)      Default wire space  :   288   288   288
[11/26 20:11:16     49s] (I)      Default wire pitch  :   576   576   576
[11/26 20:11:16     49s] (I)      Default pitch size  :   576   576   576
[11/26 20:11:16     49s] (I)      First track coord   :   576  2880   576
[11/26 20:11:16     49s] (I)      Num tracks per GCell: 82.50 82.50 82.50
[11/26 20:11:16     49s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:11:16     49s] (I)      --------------------------------------------------------
[11/26 20:11:16     49s] 
[11/26 20:11:16     49s] (I)      ============ Routing rule table ============
[11/26 20:11:16     49s] (I)      Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:11:16     49s] (I)      ========================================
[11/26 20:11:16     49s] (I)      
[11/26 20:11:16     49s] (I)      ==== NDR : (Default) ====
[11/26 20:11:16     49s] (I)      +--------------+--------+
[11/26 20:11:16     49s] (I)      |           ID |      0 |
[11/26 20:11:16     49s] (I)      |      Default |    yes |
[11/26 20:11:16     49s] (I)      |  Clk Special |     no |
[11/26 20:11:16     49s] (I)      | Hard spacing |     no |
[11/26 20:11:16     49s] (I)      |    NDR track | (none) |
[11/26 20:11:16     49s] (I)      |      NDR via | (none) |
[11/26 20:11:16     49s] (I)      |  Extra space |      0 |
[11/26 20:11:16     49s] (I)      |      Shields |      0 |
[11/26 20:11:16     49s] (I)      |   Demand (H) |      1 |
[11/26 20:11:16     49s] (I)      |   Demand (V) |      1 |
[11/26 20:11:16     49s] (I)      |        #Nets |  10747 |
[11/26 20:11:16     49s] (I)      +--------------+--------+
[11/26 20:11:16     49s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:16     49s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:11:16     49s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:16     49s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:16     49s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:16     49s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:16     49s] (I)      =============== Blocked Tracks ===============
[11/26 20:11:16     49s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:16     49s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:11:16     49s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:16     49s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:11:16     49s] (I)      |     2 |   21964 |    10235 |        46.60% |
[11/26 20:11:16     49s] (I)      |     3 |   23596 |        0 |         0.00% |
[11/26 20:11:16     49s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:16     49s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.01 MB )
[11/26 20:11:16     49s] (I)      Reset routing kernel
[11/26 20:11:16     49s] (I)      numLocalWires=21564  numGlobalNetBranches=5162  numLocalNetBranches=5644
[11/26 20:11:16     49s] (I)      totalPins=29799  totalGlobalPin=14422 (48.40%)
[11/26 20:11:16     49s] (I)      total 2D Cap : 39490 = (15894 H, 23596 V)
[11/26 20:11:16     49s] (I)      total 2D Demand : 1624 = (1624 H, 0 V)
[11/26 20:11:16     49s] (I)      init route region map
[11/26 20:11:16     49s] (I)      #blocked GCells = 0
[11/26 20:11:16     49s] (I)      #regions = 1
[11/26 20:11:16     49s] (I)      init safety region map
[11/26 20:11:16     49s] (I)      #blocked GCells = 0
[11/26 20:11:16     49s] (I)      #regions = 1
[11/26 20:11:16     49s] (I)      
[11/26 20:11:16     49s] (I)      ============  Phase 1a Route ============
[11/26 20:11:16     49s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:11:16     49s] (I)      Usage: 14777 = (9843 H, 4934 V) = (61.93% H, 20.91% V) = (1.169e+05um H, 5.862e+04um V)
[11/26 20:11:16     49s] (I)      
[11/26 20:11:16     49s] (I)      ============  Phase 1b Route ============
[11/26 20:11:16     49s] (I)      Usage: 14798 = (9843 H, 4955 V) = (61.93% H, 21.00% V) = (1.169e+05um H, 5.887e+04um V)
[11/26 20:11:16     49s] (I)      eGR overflow: 44.37% H + 0.00% V
[11/26 20:11:16     49s] 
[11/26 20:11:16     49s] (I)      Updating congestion map
[11/26 20:11:16     49s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 20:11:16     49s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 3.02 MB )
[11/26 20:11:16     49s] Finished Early Global Route rough congestion estimation: mem = 3113.7M
[11/26 20:11:16     49s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.061, REAL:0.078, MEM:3113.7M, EPOCH TIME: 1732669876.901874
[11/26 20:11:16     49s] earlyGlobalRoute rough estimation gcell size 11 row height
[11/26 20:11:16     49s] Unignore, current top cell is dist_sort.
[11/26 20:11:16     49s] OPERPROF: Starting CDPad at level 1, MEM:3113.7M, EPOCH TIME: 1732669876.902279
[11/26 20:11:16     49s] CDPadU 0.934 -> 0.984. R=0.466, N=8225, GS=11.880
[11/26 20:11:16     49s] OPERPROF: Finished CDPad at level 1, CPU:0.018, REAL:0.019, MEM:3113.7M, EPOCH TIME: 1732669876.921642
[11/26 20:11:16     49s] OPERPROF: Starting NP-MAIN at level 1, MEM:3113.7M, EPOCH TIME: 1732669876.922154
[11/26 20:11:16     49s] OPERPROF:   Starting NP-Place at level 2, MEM:3113.7M, EPOCH TIME: 1732669876.948025
[11/26 20:11:16     49s] AB param 53.3% (4388/8225).
[11/26 20:11:16     49s] OPERPROF:   Finished NP-Place at level 2, CPU:0.048, REAL:0.049, MEM:3122.5M, EPOCH TIME: 1732669876.996855
[11/26 20:11:17     49s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.082, REAL:0.082, MEM:3122.5M, EPOCH TIME: 1732669877.004455
[11/26 20:11:17     49s] Global placement CDP is working on the full area.
[11/26 20:11:17     49s] OPERPROF: Starting NP-MAIN at level 1, MEM:3122.5M, EPOCH TIME: 1732669877.004911
[11/26 20:11:17     49s] OPERPROF:   Starting NP-Place at level 2, MEM:3122.5M, EPOCH TIME: 1732669877.027269
[11/26 20:11:20     53s] OPERPROF:   Finished NP-Place at level 2, CPU:3.890, REAL:3.958, MEM:3122.5M, EPOCH TIME: 1732669880.985048
[11/26 20:11:20     53s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.920, REAL:3.988, MEM:3122.5M, EPOCH TIME: 1732669880.992789
[11/26 20:11:21     53s] Iteration  7: Total net bbox = 1.749e+05 (1.20e+05 5.45e+04)
[11/26 20:11:21     53s]               Est.  stn bbox = 1.888e+05 (1.27e+05 6.17e+04)
[11/26 20:11:21     53s]               cpu = 0:00:12.1 real = 0:00:13.0 mem = 3122.5M
[11/26 20:11:21     53s] Iteration  8: Total net bbox = 1.749e+05 (1.20e+05 5.45e+04)
[11/26 20:11:21     53s]               Est.  stn bbox = 1.888e+05 (1.27e+05 6.17e+04)
[11/26 20:11:21     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3122.5M
[11/26 20:11:21     53s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3122.5M, EPOCH TIME: 1732669881.012886
[11/26 20:11:21     53s] Ignore, current top cell is dist_sort.
[11/26 20:11:21     53s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:21     53s] Unignore, current top cell is dist_sort.
[11/26 20:11:21     53s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.002, REAL:0.001, MEM:3122.5M, EPOCH TIME: 1732669881.013619
[11/26 20:11:21     53s] OPERPROF: Starting NP-MAIN at level 1, MEM:3122.5M, EPOCH TIME: 1732669881.014014
[11/26 20:11:21     53s] OPERPROF:   Starting NP-Place at level 2, MEM:3122.5M, EPOCH TIME: 1732669881.036082
[11/26 20:11:24     56s] OPERPROF:   Finished NP-Place at level 2, CPU:3.419, REAL:3.482, MEM:3118.5M, EPOCH TIME: 1732669884.517805
[11/26 20:11:24     56s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.449, REAL:3.512, MEM:3118.5M, EPOCH TIME: 1732669884.525626
[11/26 20:11:24     56s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3118.5M, EPOCH TIME: 1732669884.526208
[11/26 20:11:24     56s] Ignore, current top cell is dist_sort.
[11/26 20:11:24     56s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:24     56s] Unignore, current top cell is dist_sort.
[11/26 20:11:24     56s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3118.5M, EPOCH TIME: 1732669884.526962
[11/26 20:11:24     56s] Ignore, current top cell is dist_sort.
[11/26 20:11:24     56s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3118.5M, EPOCH TIME: 1732669884.527115
[11/26 20:11:24     56s] Starting Early Global Route rough congestion estimation: mem = 3118.5M
[11/26 20:11:24     56s] (I)      Initializing eGR engine (rough)
[11/26 20:11:24     56s] Set min layer with default ( 2 )
[11/26 20:11:24     56s] Set max layer with parameter ( 3 )
[11/26 20:11:24     56s] (I)      clean place blk overflow:
[11/26 20:11:24     56s] (I)      H : enabled 0.60 0
[11/26 20:11:24     56s] (I)      V : enabled 0.60 0
[11/26 20:11:24     56s] (I)      Initializing eGR engine (rough)
[11/26 20:11:24     56s] Set min layer with default ( 2 )
[11/26 20:11:24     56s] Set max layer with parameter ( 3 )
[11/26 20:11:24     56s] (I)      clean place blk overflow:
[11/26 20:11:24     56s] (I)      H : enabled 0.60 0
[11/26 20:11:24     56s] (I)      V : enabled 0.60 0
[11/26 20:11:24     56s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 20:11:24     56s] (I)      Running eGR Rough flow
[11/26 20:11:24     56s] (I)      # wire layers (front) : 11
[11/26 20:11:24     56s] (I)      # wire layers (back)  : 0
[11/26 20:11:24     56s] (I)      min wire layer : 1
[11/26 20:11:24     56s] (I)      max wire layer : 10
[11/26 20:11:24     56s] (I)      # cut layers (front) : 10
[11/26 20:11:24     56s] (I)      # cut layers (back)  : 0
[11/26 20:11:24     56s] (I)      min cut layer : 1
[11/26 20:11:24     56s] (I)      max cut layer : 9
[11/26 20:11:24     56s] (I)      ================================ Layers ================================
[11/26 20:11:24     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:24     56s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:11:24     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:24     56s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:24     56s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:24     56s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:24     56s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:24     56s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:24     56s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:24     56s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:24     56s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:24     56s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:24     56s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:11:24     56s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:11:24     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:24     56s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:11:24     56s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:11:24     56s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:11:24     56s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:11:24     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:24     56s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 20:11:24     56s] (I)      == Non-default Options ==
[11/26 20:11:24     56s] (I)      Print mode                                         : 2
[11/26 20:11:24     56s] (I)      Stop if highly congested                           : false
[11/26 20:11:24     56s] (I)      Local connection modeling                          : true
[11/26 20:11:24     56s] (I)      Maximum routing layer                              : 3
[11/26 20:11:24     56s] (I)      Top routing layer                                  : 3
[11/26 20:11:24     56s] (I)      Assign partition pins                              : false
[11/26 20:11:24     56s] (I)      Support large GCell                                : true
[11/26 20:11:24     56s] (I)      Number of threads                                  : 1
[11/26 20:11:24     56s] (I)      Number of rows per GCell                           : 6
[11/26 20:11:24     56s] (I)      Max num rows per GCell                             : 32
[11/26 20:11:24     56s] (I)      Route tie net to shape                             : auto
[11/26 20:11:24     56s] (I)      Method to set GCell size                           : row
[11/26 20:11:24     56s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:11:24     56s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:11:24     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:24     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:24     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:24     56s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:24     56s] (I)      ============== Pin Summary ==============
[11/26 20:11:24     56s] (I)      +-------+--------+---------+------------+
[11/26 20:11:24     56s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:11:24     56s] (I)      +-------+--------+---------+------------+
[11/26 20:11:24     56s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:11:24     56s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:11:24     56s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:11:24     56s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:11:24     56s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:11:24     56s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:11:24     56s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:11:24     56s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:11:24     56s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:11:24     56s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:11:24     56s] (I)      +-------+--------+---------+------------+
[11/26 20:11:24     56s] (I)      Custom ignore net properties:
[11/26 20:11:24     56s] (I)      1 : NotLegal
[11/26 20:11:24     56s] (I)      Default ignore net properties:
[11/26 20:11:24     56s] (I)      1 : Special
[11/26 20:11:24     56s] (I)      2 : Analog
[11/26 20:11:24     56s] (I)      3 : Fixed
[11/26 20:11:24     56s] (I)      4 : Skipped
[11/26 20:11:24     56s] (I)      5 : MixedSignal
[11/26 20:11:24     56s] (I)      Prerouted net properties:
[11/26 20:11:24     56s] (I)      1 : NotLegal
[11/26 20:11:24     56s] (I)      2 : Special
[11/26 20:11:24     56s] (I)      3 : Analog
[11/26 20:11:24     56s] (I)      4 : Fixed
[11/26 20:11:24     56s] (I)      5 : Skipped
[11/26 20:11:24     56s] (I)      6 : MixedSignal
[11/26 20:11:24     56s] (I)      Early global route reroute all routable nets
[11/26 20:11:24     56s] (I)      Use row-based GCell size
[11/26 20:11:24     56s] (I)      Use row-based GCell align
[11/26 20:11:24     56s] (I)      layer 0 area = 170496
[11/26 20:11:24     56s] (I)      layer 1 area = 170496
[11/26 20:11:24     56s] (I)      layer 2 area = 170496
[11/26 20:11:24     56s] (I)      GCell unit size   : 4320
[11/26 20:11:24     56s] (I)      GCell multiplier  : 6
[11/26 20:11:24     56s] (I)      GCell row height  : 4320
[11/26 20:11:24     56s] (I)      Actual row height : 4320
[11/26 20:11:24     56s] (I)      GCell align ref   : 20160 20160
[11/26 20:11:24     56s] (I)      Track table information for default rule: 
[11/26 20:11:24     56s] (I)      M1 has single uniform track structure
[11/26 20:11:24     56s] (I)      M2 has non-uniform track structure
[11/26 20:11:24     56s] (I)      M3 has single uniform track structure
[11/26 20:11:24     56s] (I)      M4 has single uniform track structure
[11/26 20:11:24     56s] (I)      M5 has single uniform track structure
[11/26 20:11:24     56s] (I)      M6 has single uniform track structure
[11/26 20:11:24     56s] (I)      M7 has single uniform track structure
[11/26 20:11:24     56s] (I)      M8 has single uniform track structure
[11/26 20:11:24     56s] (I)      M9 has single uniform track structure
[11/26 20:11:24     56s] (I)      Pad has single uniform track structure
[11/26 20:11:24     56s] (I)      ============== Default via ===============
[11/26 20:11:24     56s] (I)      +---+------------------+-----------------+
[11/26 20:11:24     56s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:11:24     56s] (I)      +---+------------------+-----------------+
[11/26 20:11:24     56s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:11:24     56s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:11:24     56s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:11:24     56s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:11:24     56s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:11:24     56s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:11:24     56s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:11:24     56s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:11:24     56s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:11:24     56s] (I)      +---+------------------+-----------------+
[11/26 20:11:24     56s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:11:24     56s] (I)      Read 540 PG shapes
[11/26 20:11:24     56s] (I)      Read 0 clock shapes
[11/26 20:11:24     56s] (I)      Read 0 other shapes
[11/26 20:11:24     56s] (I)      #Routing Blockages  : 0
[11/26 20:11:24     56s] (I)      #Bump Blockages     : 0
[11/26 20:11:24     56s] (I)      #Instance Blockages : 12528
[11/26 20:11:24     56s] (I)      #PG Blockages       : 540
[11/26 20:11:24     56s] (I)      #Halo Blockages     : 0
[11/26 20:11:24     56s] (I)      #Boundary Blockages : 0
[11/26 20:11:24     56s] (I)      #Clock Blockages    : 0
[11/26 20:11:24     56s] (I)      #Other Blockages    : 0
[11/26 20:11:24     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:11:24     56s] (I)      #prerouted nets         : 0
[11/26 20:11:24     56s] (I)      #prerouted special nets : 0
[11/26 20:11:24     56s] (I)      #prerouted wires        : 0
[11/26 20:11:24     56s] (I)      Read 10747 nets ( ignored 0 )
[11/26 20:11:24     56s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:11:24     56s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:11:24     56s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:11:24     56s] (I)      dcls route internal nets
[11/26 20:11:24     56s] (I)      dcls route interface nets
[11/26 20:11:24     56s] (I)      dcls route common nets
[11/26 20:11:24     56s] (I)      dcls route top nets
[11/26 20:11:24     56s] (I)      Reading macro buffers
[11/26 20:11:24     56s] (I)      Number of macro buffers: 0
[11/26 20:11:24     56s] (I)      early_global_route_priority property id does not exist.
[11/26 20:11:24     56s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:11:24     56s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:11:24     56s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:11:24     56s] (I)      Number of ignored nets                =      0
[11/26 20:11:24     56s] (I)      Number of connected nets              =      0
[11/26 20:11:24     56s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:11:24     56s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:11:24     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:11:24     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:11:24     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:11:24     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:11:24     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:11:24     56s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 20:11:24     56s] (I)      Ndr track 0 does not exist
[11/26 20:11:24     56s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:11:24     56s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:11:24     56s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:11:24     56s] (I)      Site width          :   864  (dbu)
[11/26 20:11:24     56s] (I)      Row height          :  4320  (dbu)
[11/26 20:11:24     56s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:11:24     56s] (I)      GCell width         : 25920  (dbu)
[11/26 20:11:24     56s] (I)      GCell height        : 25920  (dbu)
[11/26 20:11:24     56s] (I)      Grid                :    31    31     3
[11/26 20:11:24     56s] (I)      Layer numbers       :     1     2     3
[11/26 20:11:24     56s] (I)      Layer name         :    M1    M2    M3
[11/26 20:11:24     56s] (I)      Vertical capacity   :     0     0 25920
[11/26 20:11:24     56s] (I)      Horizontal capacity :     0 25920     0
[11/26 20:11:24     56s] (I)      Default wire width  :   288   288   288
[11/26 20:11:24     56s] (I)      Default wire space  :   288   288   288
[11/26 20:11:24     56s] (I)      Default wire pitch  :   576   576   576
[11/26 20:11:24     56s] (I)      Default pitch size  :   576   576   576
[11/26 20:11:24     56s] (I)      First track coord   :   576  2880   576
[11/26 20:11:24     56s] (I)      Num tracks per GCell: 45.00 45.00 45.00
[11/26 20:11:24     56s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:11:24     56s] (I)      --------------------------------------------------------
[11/26 20:11:24     56s] 
[11/26 20:11:24     56s] (I)      ============ Routing rule table ============
[11/26 20:11:24     56s] (I)      Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:11:24     56s] (I)      ========================================
[11/26 20:11:24     56s] (I)      
[11/26 20:11:24     56s] (I)      ==== NDR : (Default) ====
[11/26 20:11:24     56s] (I)      +--------------+--------+
[11/26 20:11:24     56s] (I)      |           ID |      0 |
[11/26 20:11:24     56s] (I)      |      Default |    yes |
[11/26 20:11:24     56s] (I)      |  Clk Special |     no |
[11/26 20:11:24     56s] (I)      | Hard spacing |     no |
[11/26 20:11:24     56s] (I)      |    NDR track | (none) |
[11/26 20:11:24     56s] (I)      |      NDR via | (none) |
[11/26 20:11:24     56s] (I)      |  Extra space |      0 |
[11/26 20:11:24     56s] (I)      |      Shields |      0 |
[11/26 20:11:24     56s] (I)      |   Demand (H) |      1 |
[11/26 20:11:24     56s] (I)      |   Demand (V) |      1 |
[11/26 20:11:24     56s] (I)      |        #Nets |  10747 |
[11/26 20:11:24     56s] (I)      +--------------+--------+
[11/26 20:11:24     56s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:24     56s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:11:24     56s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:24     56s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:24     56s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:24     56s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:24     56s] (I)      =============== Blocked Tracks ===============
[11/26 20:11:24     56s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:24     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:11:24     56s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:24     56s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:11:24     56s] (I)      |     2 |   40052 |    15220 |        38.00% |
[11/26 20:11:24     56s] (I)      |     3 |   43028 |        0 |         0.00% |
[11/26 20:11:24     56s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:24     56s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.02 MB )
[11/26 20:11:24     56s] (I)      Reset routing kernel
[11/26 20:11:24     56s] (I)      numLocalWires=15973  numGlobalNetBranches=4369  numLocalNetBranches=3637
[11/26 20:11:24     56s] (I)      totalPins=29799  totalGlobalPin=18746 (62.91%)
[11/26 20:11:24     56s] (I)      total 2D Cap : 72503 = (29475 H, 43028 V)
[11/26 20:11:24     56s] (I)      total 2D Demand : 2387 = (2387 H, 0 V)
[11/26 20:11:24     56s] (I)      init route region map
[11/26 20:11:24     56s] (I)      #blocked GCells = 0
[11/26 20:11:24     56s] (I)      #regions = 1
[11/26 20:11:24     56s] (I)      init safety region map
[11/26 20:11:24     56s] (I)      #blocked GCells = 0
[11/26 20:11:24     56s] (I)      #regions = 1
[11/26 20:11:24     56s] (I)      
[11/26 20:11:24     56s] (I)      ============  Phase 1a Route ============
[11/26 20:11:24     56s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:11:24     56s] (I)      Usage: 27902 = (18744 H, 9158 V) = (63.59% H, 21.28% V) = (1.215e+05um H, 5.934e+04um V)
[11/26 20:11:24     56s] (I)      
[11/26 20:11:24     56s] (I)      ============  Phase 1b Route ============
[11/26 20:11:24     56s] (I)      Usage: 27945 = (18745 H, 9200 V) = (63.60% H, 21.38% V) = (1.215e+05um H, 5.962e+04um V)
[11/26 20:11:24     56s] (I)      eGR overflow: 31.54% H + 0.00% V
[11/26 20:11:24     56s] 
[11/26 20:11:24     56s] (I)      Updating congestion map
[11/26 20:11:24     56s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 20:11:24     56s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.02 MB )
[11/26 20:11:24     56s] Finished Early Global Route rough congestion estimation: mem = 3114.9M
[11/26 20:11:24     56s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.066, REAL:0.081, MEM:3114.9M, EPOCH TIME: 1732669884.607636
[11/26 20:11:24     56s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/26 20:11:24     56s] Unignore, current top cell is dist_sort.
[11/26 20:11:24     56s] OPERPROF: Starting CDPad at level 1, MEM:3114.9M, EPOCH TIME: 1732669884.608043
[11/26 20:11:24     56s] CDPadU 0.983 -> 0.995. R=0.466, N=8225, GS=6.480
[11/26 20:11:24     56s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.021, MEM:3114.9M, EPOCH TIME: 1732669884.629362
[11/26 20:11:24     56s] OPERPROF: Starting NP-MAIN at level 1, MEM:3114.9M, EPOCH TIME: 1732669884.629884
[11/26 20:11:24     56s] OPERPROF:   Starting NP-Place at level 2, MEM:3114.9M, EPOCH TIME: 1732669884.656402
[11/26 20:11:24     56s] AB param 67.0% (5512/8225).
[11/26 20:11:24     56s] OPERPROF:   Finished NP-Place at level 2, CPU:0.054, REAL:0.055, MEM:3122.0M, EPOCH TIME: 1732669884.711246
[11/26 20:11:24     56s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.089, REAL:0.089, MEM:3122.0M, EPOCH TIME: 1732669884.719115
[11/26 20:11:24     56s] Global placement CDP is working on the full area.
[11/26 20:11:24     56s] OPERPROF: Starting NP-MAIN at level 1, MEM:3122.0M, EPOCH TIME: 1732669884.719598
[11/26 20:11:24     56s] OPERPROF:   Starting NP-Place at level 2, MEM:3122.0M, EPOCH TIME: 1732669884.743126
[11/26 20:11:28     60s] OPERPROF:   Finished NP-Place at level 2, CPU:3.798, REAL:3.866, MEM:3122.0M, EPOCH TIME: 1732669888.609318
[11/26 20:11:28     60s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.829, REAL:3.898, MEM:3122.0M, EPOCH TIME: 1732669888.617108
[11/26 20:11:28     60s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3122.0M, EPOCH TIME: 1732669888.617631
[11/26 20:11:28     60s] Ignore, current top cell is dist_sort.
[11/26 20:11:28     60s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:28     60s] Unignore, current top cell is dist_sort.
[11/26 20:11:28     60s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3122.0M, EPOCH TIME: 1732669888.618460
[11/26 20:11:28     60s] Ignore, current top cell is dist_sort.
[11/26 20:11:28     60s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3122.0M, EPOCH TIME: 1732669888.618654
[11/26 20:11:28     60s] Starting Early Global Route rough congestion estimation: mem = 3122.0M
[11/26 20:11:28     60s] (I)      Initializing eGR engine (rough)
[11/26 20:11:28     60s] Set min layer with default ( 2 )
[11/26 20:11:28     60s] Set max layer with parameter ( 3 )
[11/26 20:11:28     60s] (I)      clean place blk overflow:
[11/26 20:11:28     60s] (I)      H : enabled 0.60 0
[11/26 20:11:28     60s] (I)      V : enabled 0.60 0
[11/26 20:11:28     60s] (I)      Initializing eGR engine (rough)
[11/26 20:11:28     60s] Set min layer with default ( 2 )
[11/26 20:11:28     60s] Set max layer with parameter ( 3 )
[11/26 20:11:28     60s] (I)      clean place blk overflow:
[11/26 20:11:28     60s] (I)      H : enabled 0.60 0
[11/26 20:11:28     60s] (I)      V : enabled 0.60 0
[11/26 20:11:28     60s] (I)      Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[11/26 20:11:28     60s] (I)      Running eGR Rough flow
[11/26 20:11:28     60s] (I)      # wire layers (front) : 11
[11/26 20:11:28     60s] (I)      # wire layers (back)  : 0
[11/26 20:11:28     60s] (I)      min wire layer : 1
[11/26 20:11:28     60s] (I)      max wire layer : 10
[11/26 20:11:28     60s] (I)      # cut layers (front) : 10
[11/26 20:11:28     60s] (I)      # cut layers (back)  : 0
[11/26 20:11:28     60s] (I)      min cut layer : 1
[11/26 20:11:28     60s] (I)      max cut layer : 9
[11/26 20:11:28     60s] (I)      ================================ Layers ================================
[11/26 20:11:28     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:28     60s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:11:28     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:28     60s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:28     60s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:28     60s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:28     60s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:28     60s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:28     60s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:28     60s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:28     60s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:28     60s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:28     60s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:11:28     60s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:11:28     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:28     60s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:11:28     60s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:11:28     60s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:11:28     60s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:11:28     60s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:28     60s] (I)      Started Import and model ( Curr Mem: 3.01 MB )
[11/26 20:11:28     60s] (I)      == Non-default Options ==
[11/26 20:11:28     60s] (I)      Print mode                                         : 2
[11/26 20:11:28     60s] (I)      Stop if highly congested                           : false
[11/26 20:11:28     60s] (I)      Local connection modeling                          : true
[11/26 20:11:28     60s] (I)      Maximum routing layer                              : 3
[11/26 20:11:28     60s] (I)      Top routing layer                                  : 3
[11/26 20:11:28     60s] (I)      Assign partition pins                              : false
[11/26 20:11:28     60s] (I)      Support large GCell                                : true
[11/26 20:11:28     60s] (I)      Number of threads                                  : 1
[11/26 20:11:28     60s] (I)      Number of rows per GCell                           : 6
[11/26 20:11:28     60s] (I)      Max num rows per GCell                             : 32
[11/26 20:11:28     60s] (I)      Route tie net to shape                             : auto
[11/26 20:11:28     60s] (I)      Method to set GCell size                           : row
[11/26 20:11:28     60s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:11:28     60s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:11:28     60s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:28     60s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:28     60s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:28     60s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:11:28     60s] (I)      ============== Pin Summary ==============
[11/26 20:11:28     60s] (I)      +-------+--------+---------+------------+
[11/26 20:11:28     60s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:11:28     60s] (I)      +-------+--------+---------+------------+
[11/26 20:11:28     60s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:11:28     60s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:11:28     60s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:11:28     60s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:11:28     60s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:11:28     60s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:11:28     60s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:11:28     60s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:11:28     60s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:11:28     60s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:11:28     60s] (I)      +-------+--------+---------+------------+
[11/26 20:11:28     60s] (I)      Custom ignore net properties:
[11/26 20:11:28     60s] (I)      1 : NotLegal
[11/26 20:11:28     60s] (I)      Default ignore net properties:
[11/26 20:11:28     60s] (I)      1 : Special
[11/26 20:11:28     60s] (I)      2 : Analog
[11/26 20:11:28     60s] (I)      3 : Fixed
[11/26 20:11:28     60s] (I)      4 : Skipped
[11/26 20:11:28     60s] (I)      5 : MixedSignal
[11/26 20:11:28     60s] (I)      Prerouted net properties:
[11/26 20:11:28     60s] (I)      1 : NotLegal
[11/26 20:11:28     60s] (I)      2 : Special
[11/26 20:11:28     60s] (I)      3 : Analog
[11/26 20:11:28     60s] (I)      4 : Fixed
[11/26 20:11:28     60s] (I)      5 : Skipped
[11/26 20:11:28     60s] (I)      6 : MixedSignal
[11/26 20:11:28     60s] (I)      Early global route reroute all routable nets
[11/26 20:11:28     60s] (I)      Use row-based GCell size
[11/26 20:11:28     60s] (I)      Use row-based GCell align
[11/26 20:11:28     60s] (I)      layer 0 area = 170496
[11/26 20:11:28     60s] (I)      layer 1 area = 170496
[11/26 20:11:28     60s] (I)      layer 2 area = 170496
[11/26 20:11:28     60s] (I)      GCell unit size   : 4320
[11/26 20:11:28     60s] (I)      GCell multiplier  : 6
[11/26 20:11:28     60s] (I)      GCell row height  : 4320
[11/26 20:11:28     60s] (I)      Actual row height : 4320
[11/26 20:11:28     60s] (I)      GCell align ref   : 20160 20160
[11/26 20:11:28     60s] (I)      Track table information for default rule: 
[11/26 20:11:28     60s] (I)      M1 has single uniform track structure
[11/26 20:11:28     60s] (I)      M2 has non-uniform track structure
[11/26 20:11:28     60s] (I)      M3 has single uniform track structure
[11/26 20:11:28     60s] (I)      M4 has single uniform track structure
[11/26 20:11:28     60s] (I)      M5 has single uniform track structure
[11/26 20:11:28     60s] (I)      M6 has single uniform track structure
[11/26 20:11:28     60s] (I)      M7 has single uniform track structure
[11/26 20:11:28     60s] (I)      M8 has single uniform track structure
[11/26 20:11:28     60s] (I)      M9 has single uniform track structure
[11/26 20:11:28     60s] (I)      Pad has single uniform track structure
[11/26 20:11:28     60s] (I)      ============== Default via ===============
[11/26 20:11:28     60s] (I)      +---+------------------+-----------------+
[11/26 20:11:28     60s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:11:28     60s] (I)      +---+------------------+-----------------+
[11/26 20:11:28     60s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:11:28     60s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:11:28     60s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:11:28     60s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:11:28     60s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:11:28     60s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:11:28     60s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:11:28     60s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:11:28     60s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:11:28     60s] (I)      +---+------------------+-----------------+
[11/26 20:11:28     60s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:11:28     60s] (I)      Read 540 PG shapes
[11/26 20:11:28     60s] (I)      Read 0 clock shapes
[11/26 20:11:28     60s] (I)      Read 0 other shapes
[11/26 20:11:28     60s] (I)      #Routing Blockages  : 0
[11/26 20:11:28     60s] (I)      #Bump Blockages     : 0
[11/26 20:11:28     60s] (I)      #Instance Blockages : 12528
[11/26 20:11:28     60s] (I)      #PG Blockages       : 540
[11/26 20:11:28     60s] (I)      #Halo Blockages     : 0
[11/26 20:11:28     60s] (I)      #Boundary Blockages : 0
[11/26 20:11:28     60s] (I)      #Clock Blockages    : 0
[11/26 20:11:28     60s] (I)      #Other Blockages    : 0
[11/26 20:11:28     60s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:11:28     60s] (I)      #prerouted nets         : 0
[11/26 20:11:28     60s] (I)      #prerouted special nets : 0
[11/26 20:11:28     60s] (I)      #prerouted wires        : 0
[11/26 20:11:28     60s] (I)      Read 10747 nets ( ignored 0 )
[11/26 20:11:28     60s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:11:28     60s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:11:28     60s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:11:28     60s] (I)      dcls route internal nets
[11/26 20:11:28     60s] (I)      dcls route interface nets
[11/26 20:11:28     60s] (I)      dcls route common nets
[11/26 20:11:28     60s] (I)      dcls route top nets
[11/26 20:11:28     60s] (I)      Reading macro buffers
[11/26 20:11:28     60s] (I)      Number of macro buffers: 0
[11/26 20:11:28     60s] (I)      early_global_route_priority property id does not exist.
[11/26 20:11:28     60s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:11:28     60s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:11:28     60s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:11:28     60s] (I)      Number of ignored nets                =      0
[11/26 20:11:28     60s] (I)      Number of connected nets              =      0
[11/26 20:11:28     60s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:11:28     60s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:11:28     60s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:11:28     60s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:11:28     60s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:11:28     60s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:11:28     60s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:11:28     60s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 20:11:28     60s] (I)      Ndr track 0 does not exist
[11/26 20:11:28     60s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:11:28     60s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:11:28     60s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:11:28     60s] (I)      Site width          :   864  (dbu)
[11/26 20:11:28     60s] (I)      Row height          :  4320  (dbu)
[11/26 20:11:28     60s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:11:28     60s] (I)      GCell width         : 25920  (dbu)
[11/26 20:11:28     60s] (I)      GCell height        : 25920  (dbu)
[11/26 20:11:28     60s] (I)      Grid                :    31    31     3
[11/26 20:11:28     60s] (I)      Layer numbers       :     1     2     3
[11/26 20:11:28     60s] (I)      Layer name         :    M1    M2    M3
[11/26 20:11:28     60s] (I)      Vertical capacity   :     0     0 25920
[11/26 20:11:28     60s] (I)      Horizontal capacity :     0 25920     0
[11/26 20:11:28     60s] (I)      Default wire width  :   288   288   288
[11/26 20:11:28     60s] (I)      Default wire space  :   288   288   288
[11/26 20:11:28     60s] (I)      Default wire pitch  :   576   576   576
[11/26 20:11:28     60s] (I)      Default pitch size  :   576   576   576
[11/26 20:11:28     60s] (I)      First track coord   :   576  2880   576
[11/26 20:11:28     60s] (I)      Num tracks per GCell: 45.00 45.00 45.00
[11/26 20:11:28     60s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:11:28     60s] (I)      --------------------------------------------------------
[11/26 20:11:28     60s] 
[11/26 20:11:28     60s] (I)      ============ Routing rule table ============
[11/26 20:11:28     60s] (I)      Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:11:28     60s] (I)      ========================================
[11/26 20:11:28     60s] (I)      
[11/26 20:11:28     60s] (I)      ==== NDR : (Default) ====
[11/26 20:11:28     60s] (I)      +--------------+--------+
[11/26 20:11:28     60s] (I)      |           ID |      0 |
[11/26 20:11:28     60s] (I)      |      Default |    yes |
[11/26 20:11:28     60s] (I)      |  Clk Special |     no |
[11/26 20:11:28     60s] (I)      | Hard spacing |     no |
[11/26 20:11:28     60s] (I)      |    NDR track | (none) |
[11/26 20:11:28     60s] (I)      |      NDR via | (none) |
[11/26 20:11:28     60s] (I)      |  Extra space |      0 |
[11/26 20:11:28     60s] (I)      |      Shields |      0 |
[11/26 20:11:28     60s] (I)      |   Demand (H) |      1 |
[11/26 20:11:28     60s] (I)      |   Demand (V) |      1 |
[11/26 20:11:28     60s] (I)      |        #Nets |  10747 |
[11/26 20:11:28     60s] (I)      +--------------+--------+
[11/26 20:11:28     60s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:28     60s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:11:28     60s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:28     60s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:28     60s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:28     60s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:28     60s] (I)      =============== Blocked Tracks ===============
[11/26 20:11:28     60s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:28     60s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:11:28     60s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:28     60s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:11:28     60s] (I)      |     2 |   40052 |    15768 |        39.37% |
[11/26 20:11:28     60s] (I)      |     3 |   43028 |        0 |         0.00% |
[11/26 20:11:28     60s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:28     60s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.02 MB )
[11/26 20:11:28     60s] (I)      Reset routing kernel
[11/26 20:11:28     60s] (I)      numLocalWires=16236  numGlobalNetBranches=4305  numLocalNetBranches=3830
[11/26 20:11:28     60s] (I)      totalPins=29799  totalGlobalPin=18480 (62.02%)
[11/26 20:11:28     60s] (I)      total 2D Cap : 72294 = (29266 H, 43028 V)
[11/26 20:11:28     60s] (I)      total 2D Demand : 2444 = (2444 H, 0 V)
[11/26 20:11:28     60s] (I)      init route region map
[11/26 20:11:28     60s] (I)      #blocked GCells = 0
[11/26 20:11:28     60s] (I)      #regions = 1
[11/26 20:11:28     60s] (I)      init safety region map
[11/26 20:11:28     60s] (I)      #blocked GCells = 0
[11/26 20:11:28     60s] (I)      #regions = 1
[11/26 20:11:28     60s] (I)      
[11/26 20:11:28     60s] (I)      ============  Phase 1a Route ============
[11/26 20:11:28     60s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:11:28     60s] (I)      Usage: 28158 = (18783 H, 9375 V) = (64.18% H, 21.79% V) = (1.217e+05um H, 6.075e+04um V)
[11/26 20:11:28     60s] (I)      
[11/26 20:11:28     60s] (I)      ============  Phase 1b Route ============
[11/26 20:11:28     60s] (I)      Usage: 28175 = (18783 H, 9392 V) = (64.18% H, 21.83% V) = (1.217e+05um H, 6.086e+04um V)
[11/26 20:11:28     60s] (I)      eGR overflow: 20.74% H + 0.00% V
[11/26 20:11:28     60s] 
[11/26 20:11:28     60s] (I)      Updating congestion map
[11/26 20:11:28     60s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 20:11:28     60s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.02 MB )
[11/26 20:11:28     60s] Finished Early Global Route rough congestion estimation: mem = 3115.3M
[11/26 20:11:28     60s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.067, REAL:0.082, MEM:3115.3M, EPOCH TIME: 1732669888.700811
[11/26 20:11:28     60s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/26 20:11:28     60s] Unignore, current top cell is dist_sort.
[11/26 20:11:28     60s] OPERPROF: Starting CDPad at level 1, MEM:3115.3M, EPOCH TIME: 1732669888.701180
[11/26 20:11:28     60s] CDPadU 0.995 -> 0.999. R=0.466, N=8225, GS=6.480
[11/26 20:11:28     60s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.021, MEM:3115.3M, EPOCH TIME: 1732669888.722441
[11/26 20:11:28     60s] OPERPROF: Starting NP-MAIN at level 1, MEM:3115.3M, EPOCH TIME: 1732669888.722970
[11/26 20:11:28     60s] OPERPROF:   Starting NP-Place at level 2, MEM:3115.3M, EPOCH TIME: 1732669888.748387
[11/26 20:11:28     60s] AB param 16.3% (1341/8225).
[11/26 20:11:28     60s] OPERPROF:   Finished NP-Place at level 2, CPU:0.055, REAL:0.056, MEM:3120.4M, EPOCH TIME: 1732669888.804241
[11/26 20:11:28     60s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.088, REAL:0.089, MEM:3120.4M, EPOCH TIME: 1732669888.812050
[11/26 20:11:28     60s] Global placement CDP is working on the selected area.
[11/26 20:11:28     60s] OPERPROF: Starting NP-MAIN at level 1, MEM:3120.4M, EPOCH TIME: 1732669888.812903
[11/26 20:11:28     60s] OPERPROF:   Starting NP-Place at level 2, MEM:3120.4M, EPOCH TIME: 1732669888.832667
[11/26 20:11:29     61s] OPERPROF:   Finished NP-Place at level 2, CPU:0.619, REAL:0.663, MEM:3117.4M, EPOCH TIME: 1732669889.496058
[11/26 20:11:29     61s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.645, REAL:0.690, MEM:3117.4M, EPOCH TIME: 1732669889.502687
[11/26 20:11:29     61s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3117.4M, EPOCH TIME: 1732669889.503326
[11/26 20:11:29     61s] Ignore, current top cell is dist_sort.
[11/26 20:11:29     61s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:29     61s] Unignore, current top cell is dist_sort.
[11/26 20:11:29     61s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3117.4M, EPOCH TIME: 1732669889.504113
[11/26 20:11:29     61s] Ignore, current top cell is dist_sort.
[11/26 20:11:29     61s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3117.4M, EPOCH TIME: 1732669889.504271
[11/26 20:11:29     61s] Starting Early Global Route rough congestion estimation: mem = 3117.4M
[11/26 20:11:29     61s] (I)      Initializing eGR engine (rough)
[11/26 20:11:29     61s] Set min layer with default ( 2 )
[11/26 20:11:29     61s] Set max layer with parameter ( 3 )
[11/26 20:11:29     61s] (I)      clean place blk overflow:
[11/26 20:11:29     61s] (I)      H : enabled 0.60 0
[11/26 20:11:29     61s] (I)      V : enabled 0.60 0
[11/26 20:11:29     61s] (I)      Initializing eGR engine (rough)
[11/26 20:11:29     61s] Set min layer with default ( 2 )
[11/26 20:11:29     61s] Set max layer with parameter ( 3 )
[11/26 20:11:29     61s] (I)      clean place blk overflow:
[11/26 20:11:29     61s] (I)      H : enabled 0.60 0
[11/26 20:11:29     61s] (I)      V : enabled 0.60 0
[11/26 20:11:29     61s] (I)      Started Early Global Route kernel ( Curr Mem: 3.02 MB )
[11/26 20:11:29     61s] (I)      Running eGR Rough flow
[11/26 20:11:29     61s] (I)      # wire layers (front) : 11
[11/26 20:11:29     61s] (I)      # wire layers (back)  : 0
[11/26 20:11:29     61s] (I)      min wire layer : 1
[11/26 20:11:29     61s] (I)      max wire layer : 10
[11/26 20:11:29     61s] (I)      # cut layers (front) : 10
[11/26 20:11:29     61s] (I)      # cut layers (back)  : 0
[11/26 20:11:29     61s] (I)      min cut layer : 1
[11/26 20:11:29     61s] (I)      max cut layer : 9
[11/26 20:11:29     61s] (I)      ================================ Layers ================================
[11/26 20:11:29     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:29     61s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:11:29     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:29     61s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:29     61s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:29     61s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:29     61s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:29     61s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:29     61s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:29     61s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:29     61s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:29     61s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:29     61s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:11:29     61s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:11:29     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:29     61s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:11:29     61s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:11:29     61s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:11:29     61s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:11:29     61s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:29     61s] (I)      Started Import and model ( Curr Mem: 3.02 MB )
[11/26 20:11:29     61s] (I)      == Non-default Options ==
[11/26 20:11:29     61s] (I)      Print mode                                         : 2
[11/26 20:11:29     61s] (I)      Stop if highly congested                           : false
[11/26 20:11:29     61s] (I)      Local connection modeling                          : true
[11/26 20:11:29     61s] (I)      Maximum routing layer                              : 3
[11/26 20:11:29     61s] (I)      Top routing layer                                  : 3
[11/26 20:11:29     61s] (I)      Assign partition pins                              : false
[11/26 20:11:29     61s] (I)      Support large GCell                                : true
[11/26 20:11:29     61s] (I)      Number of threads                                  : 1
[11/26 20:11:29     61s] (I)      Number of rows per GCell                           : 6
[11/26 20:11:29     61s] (I)      Max num rows per GCell                             : 32
[11/26 20:11:29     61s] (I)      Route tie net to shape                             : auto
[11/26 20:11:29     61s] (I)      Method to set GCell size                           : row
[11/26 20:11:29     61s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:11:29     61s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:11:29     61s] **WARN: (EMS-27):	Message (IMPPSP-1321) has exceeded the current message display limit of 20.
[11/26 20:11:29     61s] To increase the message display limit, refer to the product command reference manual.
[11/26 20:11:29     61s] (I)      ============== Pin Summary ==============
[11/26 20:11:29     61s] (I)      +-------+--------+---------+------------+
[11/26 20:11:29     61s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:11:29     61s] (I)      +-------+--------+---------+------------+
[11/26 20:11:29     61s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:11:29     61s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:11:29     61s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:11:29     61s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:11:29     61s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:11:29     61s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:11:29     61s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:11:29     61s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:11:29     61s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:11:29     61s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:11:29     61s] (I)      +-------+--------+---------+------------+
[11/26 20:11:29     61s] (I)      Custom ignore net properties:
[11/26 20:11:29     61s] (I)      1 : NotLegal
[11/26 20:11:29     61s] (I)      Default ignore net properties:
[11/26 20:11:29     61s] (I)      1 : Special
[11/26 20:11:29     61s] (I)      2 : Analog
[11/26 20:11:29     61s] (I)      3 : Fixed
[11/26 20:11:29     61s] (I)      4 : Skipped
[11/26 20:11:29     61s] (I)      5 : MixedSignal
[11/26 20:11:29     61s] (I)      Prerouted net properties:
[11/26 20:11:29     61s] (I)      1 : NotLegal
[11/26 20:11:29     61s] (I)      2 : Special
[11/26 20:11:29     61s] (I)      3 : Analog
[11/26 20:11:29     61s] (I)      4 : Fixed
[11/26 20:11:29     61s] (I)      5 : Skipped
[11/26 20:11:29     61s] (I)      6 : MixedSignal
[11/26 20:11:29     61s] (I)      Early global route reroute all routable nets
[11/26 20:11:29     61s] (I)      Use row-based GCell size
[11/26 20:11:29     61s] (I)      Use row-based GCell align
[11/26 20:11:29     61s] (I)      layer 0 area = 170496
[11/26 20:11:29     61s] (I)      layer 1 area = 170496
[11/26 20:11:29     61s] (I)      layer 2 area = 170496
[11/26 20:11:29     61s] (I)      GCell unit size   : 4320
[11/26 20:11:29     61s] (I)      GCell multiplier  : 6
[11/26 20:11:29     61s] (I)      GCell row height  : 4320
[11/26 20:11:29     61s] (I)      Actual row height : 4320
[11/26 20:11:29     61s] (I)      GCell align ref   : 20160 20160
[11/26 20:11:29     61s] (I)      Track table information for default rule: 
[11/26 20:11:29     61s] (I)      M1 has single uniform track structure
[11/26 20:11:29     61s] (I)      M2 has non-uniform track structure
[11/26 20:11:29     61s] (I)      M3 has single uniform track structure
[11/26 20:11:29     61s] (I)      M4 has single uniform track structure
[11/26 20:11:29     61s] (I)      M5 has single uniform track structure
[11/26 20:11:29     61s] (I)      M6 has single uniform track structure
[11/26 20:11:29     61s] (I)      M7 has single uniform track structure
[11/26 20:11:29     61s] (I)      M8 has single uniform track structure
[11/26 20:11:29     61s] (I)      M9 has single uniform track structure
[11/26 20:11:29     61s] (I)      Pad has single uniform track structure
[11/26 20:11:29     61s] (I)      ============== Default via ===============
[11/26 20:11:29     61s] (I)      +---+------------------+-----------------+
[11/26 20:11:29     61s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:11:29     61s] (I)      +---+------------------+-----------------+
[11/26 20:11:29     61s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:11:29     61s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:11:29     61s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:11:29     61s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:11:29     61s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:11:29     61s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:11:29     61s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:11:29     61s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:11:29     61s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:11:29     61s] (I)      +---+------------------+-----------------+
[11/26 20:11:29     61s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:11:29     61s] (I)      Read 540 PG shapes
[11/26 20:11:29     61s] (I)      Read 0 clock shapes
[11/26 20:11:29     61s] (I)      Read 0 other shapes
[11/26 20:11:29     61s] (I)      #Routing Blockages  : 0
[11/26 20:11:29     61s] (I)      #Bump Blockages     : 0
[11/26 20:11:29     61s] (I)      #Instance Blockages : 12528
[11/26 20:11:29     61s] (I)      #PG Blockages       : 540
[11/26 20:11:29     61s] (I)      #Halo Blockages     : 0
[11/26 20:11:29     61s] (I)      #Boundary Blockages : 0
[11/26 20:11:29     61s] (I)      #Clock Blockages    : 0
[11/26 20:11:29     61s] (I)      #Other Blockages    : 0
[11/26 20:11:29     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:11:29     61s] (I)      #prerouted nets         : 0
[11/26 20:11:29     61s] (I)      #prerouted special nets : 0
[11/26 20:11:29     61s] (I)      #prerouted wires        : 0
[11/26 20:11:29     61s] (I)      Read 10747 nets ( ignored 0 )
[11/26 20:11:29     61s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:11:29     61s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:11:29     61s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:11:29     61s] (I)      dcls route internal nets
[11/26 20:11:29     61s] (I)      dcls route interface nets
[11/26 20:11:29     61s] (I)      dcls route common nets
[11/26 20:11:29     61s] (I)      dcls route top nets
[11/26 20:11:29     61s] (I)      Reading macro buffers
[11/26 20:11:29     61s] (I)      Number of macro buffers: 0
[11/26 20:11:29     61s] (I)      early_global_route_priority property id does not exist.
[11/26 20:11:29     61s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:11:29     61s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:11:29     61s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:11:29     61s] (I)      Number of ignored nets                =      0
[11/26 20:11:29     61s] (I)      Number of connected nets              =      0
[11/26 20:11:29     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:11:29     61s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:11:29     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:11:29     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:11:29     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:11:29     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:11:29     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:11:29     61s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 20:11:29     61s] (I)      Ndr track 0 does not exist
[11/26 20:11:29     61s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:11:29     61s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:11:29     61s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:11:29     61s] (I)      Site width          :   864  (dbu)
[11/26 20:11:29     61s] (I)      Row height          :  4320  (dbu)
[11/26 20:11:29     61s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:11:29     61s] (I)      GCell width         : 25920  (dbu)
[11/26 20:11:29     61s] (I)      GCell height        : 25920  (dbu)
[11/26 20:11:29     61s] (I)      Grid                :    31    31     3
[11/26 20:11:29     61s] (I)      Layer numbers       :     1     2     3
[11/26 20:11:29     61s] (I)      Layer name         :    M1    M2    M3
[11/26 20:11:29     61s] (I)      Vertical capacity   :     0     0 25920
[11/26 20:11:29     61s] (I)      Horizontal capacity :     0 25920     0
[11/26 20:11:29     61s] (I)      Default wire width  :   288   288   288
[11/26 20:11:29     61s] (I)      Default wire space  :   288   288   288
[11/26 20:11:29     61s] (I)      Default wire pitch  :   576   576   576
[11/26 20:11:29     61s] (I)      Default pitch size  :   576   576   576
[11/26 20:11:29     61s] (I)      First track coord   :   576  2880   576
[11/26 20:11:29     61s] (I)      Num tracks per GCell: 45.00 45.00 45.00
[11/26 20:11:29     61s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:11:29     61s] (I)      --------------------------------------------------------
[11/26 20:11:29     61s] 
[11/26 20:11:29     61s] (I)      ============ Routing rule table ============
[11/26 20:11:29     61s] (I)      Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:11:29     61s] (I)      ========================================
[11/26 20:11:29     61s] (I)      
[11/26 20:11:29     61s] (I)      ==== NDR : (Default) ====
[11/26 20:11:29     61s] (I)      +--------------+--------+
[11/26 20:11:29     61s] (I)      |           ID |      0 |
[11/26 20:11:29     61s] (I)      |      Default |    yes |
[11/26 20:11:29     61s] (I)      |  Clk Special |     no |
[11/26 20:11:29     61s] (I)      | Hard spacing |     no |
[11/26 20:11:29     61s] (I)      |    NDR track | (none) |
[11/26 20:11:29     61s] (I)      |      NDR via | (none) |
[11/26 20:11:29     61s] (I)      |  Extra space |      0 |
[11/26 20:11:29     61s] (I)      |      Shields |      0 |
[11/26 20:11:29     61s] (I)      |   Demand (H) |      1 |
[11/26 20:11:29     61s] (I)      |   Demand (V) |      1 |
[11/26 20:11:29     61s] (I)      |        #Nets |  10747 |
[11/26 20:11:29     61s] (I)      +--------------+--------+
[11/26 20:11:29     61s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:29     61s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:11:29     61s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:29     61s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:29     61s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:29     61s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:29     61s] (I)      =============== Blocked Tracks ===============
[11/26 20:11:29     61s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:29     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:11:29     61s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:29     61s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:11:29     61s] (I)      |     2 |   40052 |    15764 |        39.36% |
[11/26 20:11:29     61s] (I)      |     3 |   43028 |        0 |         0.00% |
[11/26 20:11:29     61s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:29     61s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.02 MB )
[11/26 20:11:29     61s] (I)      Reset routing kernel
[11/26 20:11:29     61s] (I)      numLocalWires=16089  numGlobalNetBranches=4296  numLocalNetBranches=3768
[11/26 20:11:29     61s] (I)      totalPins=29799  totalGlobalPin=18599 (62.41%)
[11/26 20:11:29     61s] (I)      total 2D Cap : 72295 = (29267 H, 43028 V)
[11/26 20:11:29     61s] (I)      total 2D Demand : 2419 = (2419 H, 0 V)
[11/26 20:11:29     61s] (I)      init route region map
[11/26 20:11:29     61s] (I)      #blocked GCells = 0
[11/26 20:11:29     61s] (I)      #regions = 1
[11/26 20:11:29     61s] (I)      init safety region map
[11/26 20:11:29     61s] (I)      #blocked GCells = 0
[11/26 20:11:29     61s] (I)      #regions = 1
[11/26 20:11:29     61s] (I)      
[11/26 20:11:29     61s] (I)      ============  Phase 1a Route ============
[11/26 20:11:29     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:11:29     61s] (I)      Usage: 28312 = (18836 H, 9476 V) = (64.36% H, 22.02% V) = (1.221e+05um H, 6.140e+04um V)
[11/26 20:11:29     61s] (I)      
[11/26 20:11:29     61s] (I)      ============  Phase 1b Route ============
[11/26 20:11:29     61s] (I)      Usage: 28331 = (18836 H, 9495 V) = (64.36% H, 22.07% V) = (1.221e+05um H, 6.153e+04um V)
[11/26 20:11:29     61s] (I)      eGR overflow: 19.71% H + 0.00% V
[11/26 20:11:29     61s] 
[11/26 20:11:29     61s] (I)      Updating congestion map
[11/26 20:11:29     61s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 20:11:29     61s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.02 MB )
[11/26 20:11:29     61s] Finished Early Global Route rough congestion estimation: mem = 3116.8M
[11/26 20:11:29     61s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.064, REAL:0.078, MEM:3116.8M, EPOCH TIME: 1732669889.582209
[11/26 20:11:29     61s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/26 20:11:29     61s] Unignore, current top cell is dist_sort.
[11/26 20:11:29     61s] OPERPROF: Starting CDPad at level 1, MEM:3116.8M, EPOCH TIME: 1732669889.582597
[11/26 20:11:29     61s] CDPadU 0.999 -> 1.000. R=0.466, N=8225, GS=6.480
[11/26 20:11:29     61s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.021, MEM:3116.8M, EPOCH TIME: 1732669889.603664
[11/26 20:11:29     61s] OPERPROF: Starting NP-MAIN at level 1, MEM:3116.8M, EPOCH TIME: 1732669889.604149
[11/26 20:11:29     61s] OPERPROF:   Starting NP-Place at level 2, MEM:3116.8M, EPOCH TIME: 1732669889.628917
[11/26 20:11:29     61s] AB param 45.2% (3715/8225).
[11/26 20:11:29     61s] OPERPROF:   Finished NP-Place at level 2, CPU:0.056, REAL:0.056, MEM:3121.9M, EPOCH TIME: 1732669889.685292
[11/26 20:11:29     61s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.088, REAL:0.089, MEM:3121.9M, EPOCH TIME: 1732669889.693112
[11/26 20:11:29     61s] Global placement CDP is working on the selected area.
[11/26 20:11:29     61s] OPERPROF: Starting NP-MAIN at level 1, MEM:3121.9M, EPOCH TIME: 1732669889.693908
[11/26 20:11:29     61s] OPERPROF:   Starting NP-Place at level 2, MEM:3121.9M, EPOCH TIME: 1732669889.715306
[11/26 20:11:30     62s] OPERPROF:   Finished NP-Place at level 2, CPU:1.055, REAL:1.100, MEM:3118.9M, EPOCH TIME: 1732669890.815210
[11/26 20:11:30     62s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.084, REAL:1.129, MEM:3118.9M, EPOCH TIME: 1732669890.822478
[11/26 20:11:30     62s] Iteration  9: Total net bbox = 1.781e+05 (1.21e+05 5.68e+04)
[11/26 20:11:30     62s]               Est.  stn bbox = 1.921e+05 (1.28e+05 6.40e+04)
[11/26 20:11:30     62s]               cpu = 0:00:09.5 real = 0:00:09.0 mem = 3118.9M
[11/26 20:11:30     62s] Iteration 10: Total net bbox = 1.781e+05 (1.21e+05 5.68e+04)
[11/26 20:11:30     62s]               Est.  stn bbox = 1.921e+05 (1.28e+05 6.40e+04)
[11/26 20:11:30     62s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3118.9M
[11/26 20:11:30     62s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3118.9M, EPOCH TIME: 1732669890.842566
[11/26 20:11:30     62s] Ignore, current top cell is dist_sort.
[11/26 20:11:30     62s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:11:30     62s] Unignore, current top cell is dist_sort.
[11/26 20:11:30     62s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3118.9M, EPOCH TIME: 1732669890.843323
[11/26 20:11:30     62s] Legalizing MH Cells... 0 / 0 (level 9) on dist_sort
[11/26 20:11:30     62s] MH legal: No MH instances from GP
[11/26 20:11:30     62s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:11:30     62s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3118.9M, DRC: 0)
[11/26 20:11:30     62s] OPERPROF: Starting NP-MAIN at level 1, MEM:3118.9M, EPOCH TIME: 1732669890.844007
[11/26 20:11:30     62s] OPERPROF:   Starting NP-Place at level 2, MEM:3118.9M, EPOCH TIME: 1732669890.867334
[11/26 20:11:46     77s] GP RA stats: MHOnly 0 nrInst 8225 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 20:11:48     79s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3155.6M, EPOCH TIME: 1732669908.146426
[11/26 20:11:48     79s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.002, REAL:0.002, MEM:3158.6M, EPOCH TIME: 1732669908.148274
[11/26 20:11:48     79s] Iteration 11: Total net bbox = 1.717e+05 (1.17e+05 5.51e+04)
[11/26 20:11:48     79s]               Est.  stn bbox = 1.850e+05 (1.23e+05 6.21e+04)
[11/26 20:11:48     79s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 3156.6M
[11/26 20:11:48     79s] OPERPROF:   Finished NP-Place at level 2, CPU:17.016, REAL:17.283, MEM:3140.6M, EPOCH TIME: 1732669908.150825
[11/26 20:11:48     79s] OPERPROF: Finished NP-MAIN at level 1, CPU:17.047, REAL:17.315, MEM:3124.6M, EPOCH TIME: 1732669908.158744
[11/26 20:11:48     79s] Iteration 12: Total net bbox = 1.705e+05 (1.15e+05 5.54e+04)
[11/26 20:11:48     79s]               Est.  stn bbox = 1.839e+05 (1.21e+05 6.24e+04)
[11/26 20:11:48     79s]               cpu = 0:00:17.0 real = 0:00:18.0 mem = 3124.6M
[11/26 20:11:48     79s] Iteration 13: Total net bbox = 1.705e+05 (1.15e+05 5.54e+04)
[11/26 20:11:48     79s]               Est.  stn bbox = 1.839e+05 (1.21e+05 6.24e+04)
[11/26 20:11:48     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3124.6M
[11/26 20:11:48     79s] [adp] clock
[11/26 20:11:48     79s] [adp] weight, nr nets, wire length
[11/26 20:11:48     79s] [adp]      0        1  374.503500
[11/26 20:11:48     79s] [adp] data
[11/26 20:11:48     79s] [adp] weight, nr nets, wire length
[11/26 20:11:48     79s] [adp]      0    10746  170167.930500
[11/26 20:11:48     79s] [adp] 0.000000|0.000000|0.000000
[11/26 20:11:48     79s] Iteration 14: Total net bbox = 1.705e+05 (1.15e+05 5.54e+04)
[11/26 20:11:48     79s]               Est.  stn bbox = 1.839e+05 (1.21e+05 6.24e+04)
[11/26 20:11:48     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3124.6M
[11/26 20:11:48     79s] Clear WL Bound Manager after Global Placement... 
[11/26 20:11:48     79s] Finished Global Placement (cpu=0:00:51.8, real=0:00:54.0, mem=3124.6M)
[11/26 20:11:48     79s] Keep Tdgp Graph and DB for later use
[11/26 20:11:48     79s] Info: 0 clock gating cells identified, 0 (on average) moved 0/9
[11/26 20:11:48     79s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3124.6M, EPOCH TIME: 1732669908.191537
[11/26 20:11:48     79s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3124.6M, EPOCH TIME: 1732669908.191559
[11/26 20:11:48     79s] Ignore, current top cell is dist_sort.
[11/26 20:11:48     79s] Saved padding area to DB
[11/26 20:11:48     79s] Cell dist_sort LLGs are deleted
[11/26 20:11:48     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:11:48     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:48     79s] # Resetting pin-track-align track data.
[11/26 20:11:48     79s] Solver runtime cpu: 0:00:45.8 real: 0:00:46.6
[11/26 20:11:48     79s] Core Placement runtime cpu: 0:00:51.2 real: 0:00:53.0
[11/26 20:11:48     79s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3124.6M, EPOCH TIME: 1732669908.198257
[11/26 20:11:48     79s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3124.6M, EPOCH TIME: 1732669908.198351
[11/26 20:11:48     79s] Processing tracks to init pin-track alignment.
[11/26 20:11:48     79s] z: 1, totalTracks: 1
[11/26 20:11:48     79s] z: 3, totalTracks: 1
[11/26 20:11:48     79s] z: 5, totalTracks: 1
[11/26 20:11:48     79s] z: 7, totalTracks: 1
[11/26 20:11:48     79s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:11:48     79s] Cell dist_sort LLGs are deleted
[11/26 20:11:48     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:48     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:48     79s] # Building dist_sort llgBox search-tree.
[11/26 20:11:48     79s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3124.6M, EPOCH TIME: 1732669908.202336
[11/26 20:11:48     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:48     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:48     79s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3124.6M, EPOCH TIME: 1732669908.202835
[11/26 20:11:48     79s] Max number of tech site patterns supported in site array is 256.
[11/26 20:11:48     79s] Core basic site is coreSite
[11/26 20:11:48     79s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:11:48     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:11:48     79s] Fast DP-INIT is on for default
[11/26 20:11:48     79s] Keep-away cache is enable on metals: 1-10
[11/26 20:11:48     79s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:11:48     79s] Atter site array init, number of instance map data is 0.
[11/26 20:11:48     79s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.004, REAL:0.004, MEM:3124.6M, EPOCH TIME: 1732669908.206924
[11/26 20:11:48     79s] 
[11/26 20:11:48     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:11:48     79s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:11:48     79s] OPERPROF:       Starting CMU at level 4, MEM:3124.6M, EPOCH TIME: 1732669908.209090
[11/26 20:11:48     79s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:3124.6M, EPOCH TIME: 1732669908.210643
[11/26 20:11:48     79s] 
[11/26 20:11:48     79s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:11:48     79s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.007, REAL:0.009, MEM:3124.6M, EPOCH TIME: 1732669908.211370
[11/26 20:11:48     79s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3124.6M, EPOCH TIME: 1732669908.211426
[11/26 20:11:48     79s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3124.6M, EPOCH TIME: 1732669908.211515
[11/26 20:11:48     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3124.6MB).
[11/26 20:11:48     79s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.016, MEM:3124.6M, EPOCH TIME: 1732669908.213899
[11/26 20:11:48     79s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.013, REAL:0.016, MEM:3124.6M, EPOCH TIME: 1732669908.214274
[11/26 20:11:48     79s] TDRefine: refinePlace mode is spiral
[11/26 20:11:48     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1053752.1
[11/26 20:11:48     79s] OPERPROF: Starting Refine-Place at level 1, MEM:3124.6M, EPOCH TIME: 1732669908.214363
[11/26 20:11:48     79s] *** Starting refinePlace (0:01:20 mem=3124.6M) ***
[11/26 20:11:48     79s] Total net bbox length = 1.705e+05 (1.151e+05 5.540e+04) (ext = 2.168e+04)
[11/26 20:11:48     79s] 
[11/26 20:11:48     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:11:48     79s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:11:48     79s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 20:11:48     79s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3124.6M, EPOCH TIME: 1732669908.222555
[11/26 20:11:48     79s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.001, MEM:3124.6M, EPOCH TIME: 1732669908.223189
[11/26 20:11:48     79s] Set min layer with default ( 2 )
[11/26 20:11:48     79s] Set max layer with parameter ( 3 )
[11/26 20:11:48     79s] Set min layer with default ( 2 )
[11/26 20:11:48     79s] Set max layer with parameter ( 3 )
[11/26 20:11:48     79s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3124.6M, EPOCH TIME: 1732669908.227167
[11/26 20:11:48     79s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3124.6M, EPOCH TIME: 1732669908.227457
[11/26 20:11:48     79s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3124.6M, EPOCH TIME: 1732669908.227665
[11/26 20:11:48     79s] Starting refinePlace ...
[11/26 20:11:48     79s] Set min layer with default ( 2 )
[11/26 20:11:48     79s] Set max layer with parameter ( 3 )
[11/26 20:11:48     79s] Set min layer with default ( 2 )
[11/26 20:11:48     79s] Set max layer with parameter ( 3 )
[11/26 20:11:48     79s] DDP initSite1 nrRow 175 nrJob 175
[11/26 20:11:48     79s] DDP markSite nrRow 175 nrJob 175
[11/26 20:11:48     79s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 20:11:48     79s] ** Cut row section cpu time 0:00:00.0.
[11/26 20:11:48     79s]  ** Cut row section real time 0:00:00.0.
[11/26 20:11:48     79s]    Spread Effort: high, standalone mode, useDDP on.
[11/26 20:11:48     79s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3124.6MB) @(0:01:20 - 0:01:20).
[11/26 20:11:48     79s] Move report: preRPlace moves 8225 insts, mean move: 0.13 um, max move: 4.96 um 
[11/26 20:11:48     79s] 	Max move on inst (search_7_reg_reg_3_): (13.04, 186.48) --> (15.84, 184.32)
[11/26 20:11:48     79s] 	Length: 26 sites, height: 1 rows, site name: coreSite, cell type: ASYNC_DFFHx1_ASAP7_75t_R
[11/26 20:11:48     79s] 	Violation at original loc: Placement Blockage Violation
[11/26 20:11:48     79s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3124.6M, EPOCH TIME: 1732669908.284416
[11/26 20:11:48     79s] Tweakage: fix icg 0, fix clk 0.
[11/26 20:11:48     79s] Tweakage: density cost 0, scale 0.4.
[11/26 20:11:48     79s] Tweakage: activity cost 0, scale 1.0.
[11/26 20:11:48     79s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3128.8M, EPOCH TIME: 1732669908.296673
[11/26 20:11:48     79s] Cut to 2 partitions.
[11/26 20:11:48     79s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3128.8M, EPOCH TIME: 1732669908.301274
[11/26 20:11:48     80s] Tweakage swap 410 pairs.
[11/26 20:11:48     80s] Tweakage perm 159 insts, flip 2721 insts.
[11/26 20:11:48     80s] Tweakage perm 37 insts, flip 193 insts.
[11/26 20:11:48     80s] Tweakage swap 86 pairs.
[11/26 20:11:48     80s] Tweakage perm 17 insts, flip 33 insts.
[11/26 20:11:48     80s] Tweakage perm 1 insts, flip 6 insts.
[11/26 20:11:48     80s] Tweakage swap 126 pairs.
[11/26 20:11:48     80s] Tweakage swap 15 pairs.
[11/26 20:11:48     80s] Tweakage perm 52 insts, flip 326 insts.
[11/26 20:11:48     80s] Tweakage perm 10 insts, flip 11 insts.
[11/26 20:11:48     80s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.604, REAL:0.608, MEM:3128.8M, EPOCH TIME: 1732669908.909295
[11/26 20:11:48     80s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.608, REAL:0.614, MEM:3128.8M, EPOCH TIME: 1732669908.910770
[11/26 20:11:48     80s] Cleanup congestion map
[11/26 20:11:48     80s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.621, REAL:0.628, MEM:3128.8M, EPOCH TIME: 1732669908.912766
[11/26 20:11:48     80s] Move report: Congestion aware Tweak moves 1328 insts, mean move: 2.95 um, max move: 36.72 um 
[11/26 20:11:48     80s] 	Max move on inst (search_1_reg_reg_38_): (17.35, 61.20) --> (51.91, 59.04)
[11/26 20:11:48     80s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.6, real=0:00:00.0, mem=3128.8mb) @(0:01:20 - 0:01:21).
[11/26 20:11:48     80s] Cleanup congestion map
[11/26 20:11:48     80s] 
[11/26 20:11:48     80s]  === Spiral for Logical I: (movable: 8225) ===
[11/26 20:11:48     80s] 
[11/26 20:11:48     80s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 20:11:49     80s] 
[11/26 20:11:49     80s]  Info: 0 filler has been deleted!
[11/26 20:11:49     80s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 20:11:49     80s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 20:11:49     80s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 20:11:49     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3096.8MB) @(0:01:21 - 0:01:21).
[11/26 20:11:49     80s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 20:11:49     80s] Move report: Detail placement moves 8225 insts, mean move: 0.57 um, max move: 36.75 um 
[11/26 20:11:49     80s] 	Max move on inst (search_1_reg_reg_38_): (17.32, 61.20) --> (51.91, 59.04)
[11/26 20:11:49     80s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3096.8MB
[11/26 20:11:49     80s] Statistics of distance of Instance movement in refine placement:
[11/26 20:11:49     80s]   maximum (X+Y) =        36.75 um
[11/26 20:11:49     80s]   inst (search_1_reg_reg_38_) with max move: (17.3185, 61.198) -> (51.912, 59.04)
[11/26 20:11:49     80s]   mean    (X+Y) =         0.57 um
[11/26 20:11:49     80s] Summary Report:
[11/26 20:11:49     80s] Instances move: 8225 (out of 8225 movable)
[11/26 20:11:49     80s] Instances flipped: 0
[11/26 20:11:49     80s] Mean displacement: 0.57 um
[11/26 20:11:49     80s] Max displacement: 36.75 um (Instance: search_1_reg_reg_38_) (17.3185, 61.198) -> (51.912, 59.04)
[11/26 20:11:49     80s] 	Length: 26 sites, height: 1 rows, site name: coreSite, cell type: ASYNC_DFFHx1_ASAP7_75t_R
[11/26 20:11:49     80s] 	Violation at original loc: Overlapping with other instance
[11/26 20:11:49     80s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 20:11:49     80s] Total instances moved : 8225
[11/26 20:11:49     80s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.806, REAL:0.826, MEM:3096.8M, EPOCH TIME: 1732669909.053717
[11/26 20:11:49     80s] Total net bbox length = 1.668e+05 (1.113e+05 5.551e+04) (ext = 2.163e+04)
[11/26 20:11:49     80s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3096.8MB
[11/26 20:11:49     80s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=3096.8MB) @(0:01:20 - 0:01:21).
[11/26 20:11:49     80s] *** Finished refinePlace (0:01:21 mem=3096.8M) ***
[11/26 20:11:49     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1053752.1
[11/26 20:11:49     80s] OPERPROF: Finished Refine-Place at level 1, CPU:0.824, REAL:0.845, MEM:3096.8M, EPOCH TIME: 1732669909.059490
[11/26 20:11:49     80s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3096.8M, EPOCH TIME: 1732669909.059762
[11/26 20:11:49     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9100).
[11/26 20:11:49     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] Cell dist_sort LLGs are deleted
[11/26 20:11:49     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] # Resetting pin-track-align track data.
[11/26 20:11:49     80s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.009, REAL:0.009, MEM:3082.8M, EPOCH TIME: 1732669909.068990
[11/26 20:11:49     80s] *** Finished Initial Placement (cpu=0:00:52.7, real=0:00:55.0, mem=3082.8M) ***
[11/26 20:11:49     80s] Processing tracks to init pin-track alignment.
[11/26 20:11:49     80s] z: 1, totalTracks: 1
[11/26 20:11:49     80s] z: 3, totalTracks: 1
[11/26 20:11:49     80s] z: 5, totalTracks: 1
[11/26 20:11:49     80s] z: 7, totalTracks: 1
[11/26 20:11:49     80s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:11:49     80s] Cell dist_sort LLGs are deleted
[11/26 20:11:49     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] # Building dist_sort llgBox search-tree.
[11/26 20:11:49     80s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3082.8M, EPOCH TIME: 1732669909.072991
[11/26 20:11:49     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3082.8M, EPOCH TIME: 1732669909.073097
[11/26 20:11:49     80s] Max number of tech site patterns supported in site array is 256.
[11/26 20:11:49     80s] Core basic site is coreSite
[11/26 20:11:49     80s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:11:49     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:11:49     80s] Fast DP-INIT is on for default
[11/26 20:11:49     80s] Keep-away cache is enable on metals: 1-10
[11/26 20:11:49     80s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:11:49     80s] Atter site array init, number of instance map data is 0.
[11/26 20:11:49     80s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3082.8M, EPOCH TIME: 1732669909.076967
[11/26 20:11:49     80s] 
[11/26 20:11:49     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:11:49     80s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:11:49     80s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3082.8M, EPOCH TIME: 1732669909.078904
[11/26 20:11:49     80s] default core: bins with density > 0.750 =  6.79 % ( 22 / 324 )
[11/26 20:11:49     80s] Density distribution unevenness ratio = 16.194%
[11/26 20:11:49     80s] Density distribution unevenness ratio (U70) = 2.315%
[11/26 20:11:49     80s] Density distribution unevenness ratio (U80) = 0.656%
[11/26 20:11:49     80s] Density distribution unevenness ratio (U90) = 0.061%
[11/26 20:11:49     80s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3082.8M, EPOCH TIME: 1732669909.084113
[11/26 20:11:49     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:11:49     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] Cell dist_sort LLGs are deleted
[11/26 20:11:49     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     80s] # Resetting pin-track-align track data.
[11/26 20:11:49     80s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:3082.8M, EPOCH TIME: 1732669909.089113
[11/26 20:11:49     80s] 
[11/26 20:11:49     80s] *** Start incrementalPlace ***
[11/26 20:11:49     80s] User Input Parameters:
[11/26 20:11:49     80s] - Congestion Driven    : On
[11/26 20:11:49     80s] - Timing Driven        : On
[11/26 20:11:49     80s] - Area-Violation Based : On
[11/26 20:11:49     80s] - Start Rollback Level : -5
[11/26 20:11:49     80s] - Legalized            : On
[11/26 20:11:49     80s] - Window Based         : Off
[11/26 20:11:49     80s] - eDen incr mode       : Off
[11/26 20:11:49     80s] - Small incr mode      : Off
[11/26 20:11:49     80s] 
[11/26 20:11:49     80s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3082.8M, EPOCH TIME: 1732669909.106846
[11/26 20:11:49     80s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3082.8M, EPOCH TIME: 1732669909.106920
[11/26 20:11:49     80s] No Views given, use default active views for adaptive view pruning
[11/26 20:11:49     80s] Active views:
[11/26 20:11:49     80s]   default_setup_view
[11/26 20:11:49     80s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3082.8M, EPOCH TIME: 1732669909.108362
[11/26 20:11:49     80s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.006, MEM:3082.8M, EPOCH TIME: 1732669909.114724
[11/26 20:11:49     80s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3082.8M, EPOCH TIME: 1732669909.114821
[11/26 20:11:49     80s] Starting Early Global Route congestion estimation: mem = 3082.8M
[11/26 20:11:49     80s] (I)      Initializing eGR engine (regular)
[11/26 20:11:49     80s] Set min layer with default ( 2 )
[11/26 20:11:49     80s] Set max layer with parameter ( 3 )
[11/26 20:11:49     80s] (I)      clean place blk overflow:
[11/26 20:11:49     80s] (I)      H : enabled 1.00 0
[11/26 20:11:49     80s] (I)      V : enabled 1.00 0
[11/26 20:11:49     80s] (I)      Initializing eGR engine (regular)
[11/26 20:11:49     80s] Set min layer with default ( 2 )
[11/26 20:11:49     80s] Set max layer with parameter ( 3 )
[11/26 20:11:49     80s] (I)      clean place blk overflow:
[11/26 20:11:49     80s] (I)      H : enabled 1.00 0
[11/26 20:11:49     80s] (I)      V : enabled 1.00 0
[11/26 20:11:49     80s] (I)      Started Early Global Route kernel ( Curr Mem: 2.98 MB )
[11/26 20:11:49     80s] (I)      Running eGR Regular flow
[11/26 20:11:49     80s] (I)      # wire layers (front) : 11
[11/26 20:11:49     80s] (I)      # wire layers (back)  : 0
[11/26 20:11:49     80s] (I)      min wire layer : 1
[11/26 20:11:49     80s] (I)      max wire layer : 10
[11/26 20:11:49     80s] (I)      # cut layers (front) : 10
[11/26 20:11:49     80s] (I)      # cut layers (back)  : 0
[11/26 20:11:49     80s] (I)      min cut layer : 1
[11/26 20:11:49     80s] (I)      max cut layer : 9
[11/26 20:11:49     80s] (I)      ================================ Layers ================================
[11/26 20:11:49     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:49     80s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:11:49     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:49     80s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:49     80s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:49     80s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:11:49     80s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:49     80s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:11:49     80s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:49     80s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:11:49     80s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:49     80s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:11:49     80s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:11:49     80s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:11:49     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:49     80s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:11:49     80s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:11:49     80s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:11:49     80s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:11:49     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:11:49     80s] (I)      Started Import and model ( Curr Mem: 2.98 MB )
[11/26 20:11:49     80s] (I)      == Non-default Options ==
[11/26 20:11:49     80s] (I)      Maximum routing layer                              : 3
[11/26 20:11:49     80s] (I)      Top routing layer                                  : 3
[11/26 20:11:49     80s] (I)      Number of threads                                  : 1
[11/26 20:11:49     80s] (I)      Route tie net to shape                             : auto
[11/26 20:11:49     80s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 20:11:49     80s] (I)      Method to set GCell size                           : row
[11/26 20:11:49     80s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:11:49     80s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:11:49     80s] (I)      ============== Pin Summary ==============
[11/26 20:11:49     80s] (I)      +-------+--------+---------+------------+
[11/26 20:11:49     80s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:11:49     80s] (I)      +-------+--------+---------+------------+
[11/26 20:11:49     80s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:11:49     80s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:11:49     80s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:11:49     80s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:11:49     80s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:11:49     80s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:11:49     80s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:11:49     80s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:11:49     80s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:11:49     80s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:11:49     80s] (I)      +-------+--------+---------+------------+
[11/26 20:11:49     80s] (I)      Custom ignore net properties:
[11/26 20:11:49     80s] (I)      1 : NotLegal
[11/26 20:11:49     80s] (I)      Default ignore net properties:
[11/26 20:11:49     80s] (I)      1 : Special
[11/26 20:11:49     80s] (I)      2 : Analog
[11/26 20:11:49     80s] (I)      3 : Fixed
[11/26 20:11:49     80s] (I)      4 : Skipped
[11/26 20:11:49     80s] (I)      5 : MixedSignal
[11/26 20:11:49     80s] (I)      Prerouted net properties:
[11/26 20:11:49     80s] (I)      1 : NotLegal
[11/26 20:11:49     80s] (I)      2 : Special
[11/26 20:11:49     80s] (I)      3 : Analog
[11/26 20:11:49     80s] (I)      4 : Fixed
[11/26 20:11:49     80s] (I)      5 : Skipped
[11/26 20:11:49     80s] (I)      6 : MixedSignal
[11/26 20:11:49     80s] [NR-eGR] Early global route reroute all routable nets
[11/26 20:11:49     80s] (I)      Use row-based GCell size
[11/26 20:11:49     80s] (I)      Use row-based GCell align
[11/26 20:11:49     80s] (I)      layer 0 area = 170496
[11/26 20:11:49     80s] (I)      layer 1 area = 170496
[11/26 20:11:49     80s] (I)      layer 2 area = 170496
[11/26 20:11:49     80s] (I)      GCell unit size   : 4320
[11/26 20:11:49     80s] (I)      GCell multiplier  : 1
[11/26 20:11:49     80s] (I)      GCell row height  : 4320
[11/26 20:11:49     80s] (I)      Actual row height : 4320
[11/26 20:11:49     80s] (I)      GCell align ref   : 20160 20160
[11/26 20:11:49     80s] [NR-eGR] Track table information for default rule: 
[11/26 20:11:49     80s] [NR-eGR] M1 has single uniform track structure
[11/26 20:11:49     80s] [NR-eGR] M2 has non-uniform track structure
[11/26 20:11:49     80s] [NR-eGR] M3 has single uniform track structure
[11/26 20:11:49     80s] [NR-eGR] M4 has single uniform track structure
[11/26 20:11:49     80s] [NR-eGR] M5 has single uniform track structure
[11/26 20:11:49     80s] [NR-eGR] M6 has single uniform track structure
[11/26 20:11:49     80s] [NR-eGR] M7 has single uniform track structure
[11/26 20:11:49     80s] [NR-eGR] M8 has single uniform track structure
[11/26 20:11:49     80s] [NR-eGR] M9 has single uniform track structure
[11/26 20:11:49     80s] [NR-eGR] Pad has single uniform track structure
[11/26 20:11:49     80s] (I)      ============== Default via ===============
[11/26 20:11:49     80s] (I)      +---+------------------+-----------------+
[11/26 20:11:49     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:11:49     80s] (I)      +---+------------------+-----------------+
[11/26 20:11:49     80s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:11:49     80s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:11:49     80s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:11:49     80s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:11:49     80s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:11:49     80s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:11:49     80s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:11:49     80s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:11:49     80s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:11:49     80s] (I)      +---+------------------+-----------------+
[11/26 20:11:49     80s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:11:49     80s] [NR-eGR] Read 540 PG shapes
[11/26 20:11:49     80s] [NR-eGR] Read 0 clock shapes
[11/26 20:11:49     80s] [NR-eGR] Read 0 other shapes
[11/26 20:11:49     80s] [NR-eGR] #Routing Blockages  : 0
[11/26 20:11:49     80s] [NR-eGR] #Bump Blockages     : 0
[11/26 20:11:49     80s] [NR-eGR] #Instance Blockages : 12528
[11/26 20:11:49     80s] [NR-eGR] #PG Blockages       : 540
[11/26 20:11:49     80s] [NR-eGR] #Halo Blockages     : 0
[11/26 20:11:49     80s] [NR-eGR] #Boundary Blockages : 0
[11/26 20:11:49     80s] [NR-eGR] #Clock Blockages    : 0
[11/26 20:11:49     80s] [NR-eGR] #Other Blockages    : 0
[11/26 20:11:49     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:11:49     80s] [NR-eGR] #prerouted nets         : 0
[11/26 20:11:49     80s] [NR-eGR] #prerouted special nets : 0
[11/26 20:11:49     80s] [NR-eGR] #prerouted wires        : 0
[11/26 20:11:49     80s] [NR-eGR] Read 10747 nets ( ignored 0 )
[11/26 20:11:49     80s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:11:49     80s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:11:49     80s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:11:49     80s] (I)      dcls route internal nets
[11/26 20:11:49     80s] (I)      dcls route interface nets
[11/26 20:11:49     80s] (I)      dcls route common nets
[11/26 20:11:49     80s] (I)      dcls route top nets
[11/26 20:11:49     80s] (I)      Reading macro buffers
[11/26 20:11:49     80s] (I)      Number of macro buffers: 0
[11/26 20:11:49     80s] (I)      early_global_route_priority property id does not exist.
[11/26 20:11:49     80s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:11:49     80s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:11:49     80s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:11:49     80s] (I)      Number of ignored nets                =      0
[11/26 20:11:49     80s] (I)      Number of connected nets              =      0
[11/26 20:11:49     80s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:11:49     80s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:11:49     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:11:49     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:11:49     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:11:49     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:11:49     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:11:49     80s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 20:11:49     80s] (I)      Ndr track 0 does not exist
[11/26 20:11:49     80s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:11:49     80s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:11:49     80s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:11:49     80s] (I)      Site width          :   864  (dbu)
[11/26 20:11:49     80s] (I)      Row height          :  4320  (dbu)
[11/26 20:11:49     80s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:11:49     80s] (I)      GCell width         :  4320  (dbu)
[11/26 20:11:49     80s] (I)      GCell height        :  4320  (dbu)
[11/26 20:11:49     80s] (I)      Grid                :   185   185     3
[11/26 20:11:49     80s] (I)      Layer numbers       :     1     2     3
[11/26 20:11:49     80s] (I)      Layer name         :    M1    M2    M3
[11/26 20:11:49     80s] (I)      Vertical capacity   :     0     0  4320
[11/26 20:11:49     80s] (I)      Horizontal capacity :     0  4320     0
[11/26 20:11:49     80s] (I)      Default wire width  :   288   288   288
[11/26 20:11:49     80s] (I)      Default wire space  :   288   288   288
[11/26 20:11:49     80s] (I)      Default wire pitch  :   576   576   576
[11/26 20:11:49     80s] (I)      Default pitch size  :   576   576   576
[11/26 20:11:49     80s] (I)      First track coord   :   576  2880   576
[11/26 20:11:49     80s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 20:11:49     80s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:11:49     80s] (I)      --------------------------------------------------------
[11/26 20:11:49     80s] 
[11/26 20:11:49     80s] [NR-eGR] ============ Routing rule table ============
[11/26 20:11:49     80s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:11:49     80s] [NR-eGR] ========================================
[11/26 20:11:49     80s] [NR-eGR] 
[11/26 20:11:49     80s] (I)      ==== NDR : (Default) ====
[11/26 20:11:49     80s] (I)      +--------------+--------+
[11/26 20:11:49     80s] (I)      |           ID |      0 |
[11/26 20:11:49     80s] (I)      |      Default |    yes |
[11/26 20:11:49     80s] (I)      |  Clk Special |     no |
[11/26 20:11:49     80s] (I)      | Hard spacing |     no |
[11/26 20:11:49     80s] (I)      |    NDR track | (none) |
[11/26 20:11:49     80s] (I)      |      NDR via | (none) |
[11/26 20:11:49     80s] (I)      |  Extra space |      0 |
[11/26 20:11:49     80s] (I)      |      Shields |      0 |
[11/26 20:11:49     80s] (I)      |   Demand (H) |      1 |
[11/26 20:11:49     80s] (I)      |   Demand (V) |      1 |
[11/26 20:11:49     80s] (I)      |        #Nets |  10747 |
[11/26 20:11:49     80s] (I)      +--------------+--------+
[11/26 20:11:49     80s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:49     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:11:49     80s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:49     80s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:49     80s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:11:49     80s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:11:49     80s] (I)      =============== Blocked Tracks ===============
[11/26 20:11:49     80s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:49     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:11:49     80s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:49     80s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:11:49     80s] (I)      |     2 |  239020 |    52111 |        21.80% |
[11/26 20:11:49     80s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 20:11:49     80s] (I)      +-------+---------+----------+---------------+
[11/26 20:11:49     80s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2.99 MB )
[11/26 20:11:49     80s] (I)      Reset routing kernel
[11/26 20:11:49     80s] (I)      Started Global Routing ( Curr Mem: 2.99 MB )
[11/26 20:11:49     80s] (I)      totalPins=29799  totalGlobalPin=29478 (98.92%)
[11/26 20:11:49     80s] (I)      ================= Net Group Info =================
[11/26 20:11:49     80s] (I)      +----+----------------+--------------+-----------+
[11/26 20:11:49     80s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 20:11:49     80s] (I)      +----+----------------+--------------+-----------+
[11/26 20:11:49     80s] (I)      |  1 |          10747 |        M2(2) |     M3(3) |
[11/26 20:11:49     80s] (I)      +----+----------------+--------------+-----------+
[11/26 20:11:49     80s] (I)      total 2D Cap : 447542 = (190762 H, 256780 V)
[11/26 20:11:49     80s] (I)      total 2D Demand : 321 = (321 H, 0 V)
[11/26 20:11:49     80s] (I)      init route region map
[11/26 20:11:49     80s] (I)      #blocked GCells = 0
[11/26 20:11:49     80s] (I)      #regions = 1
[11/26 20:11:49     80s] (I)      init safety region map
[11/26 20:11:49     80s] (I)      #blocked GCells = 0
[11/26 20:11:49     80s] (I)      #regions = 1
[11/26 20:11:49     80s] (I)      Adjusted 0 GCells for pin access
[11/26 20:11:49     80s] [NR-eGR] Layer group 1: route 10747 net(s) in layer range [2, 3]
[11/26 20:11:49     80s] (I)      
[11/26 20:11:49     80s] (I)      ============  Phase 1a Route ============
[11/26 20:11:49     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:11:49     80s] (I)      Usage: 161730 = (106179 H, 55551 V) = (55.66% H, 21.63% V) = (1.147e+05um H, 6.000e+04um V)
[11/26 20:11:49     80s] (I)      
[11/26 20:11:49     80s] (I)      ============  Phase 1b Route ============
[11/26 20:11:49     80s] (I)      Usage: 162024 = (106224 H, 55800 V) = (55.68% H, 21.73% V) = (1.147e+05um H, 6.026e+04um V)
[11/26 20:11:49     80s] (I)      Overflow of layer group 1: 16.35% H + 0.05% V. EstWL: 1.749859e+05um
[11/26 20:11:49     80s] (I)      Congestion metric : 18.70%H 0.08%V, 18.77%HV
[11/26 20:11:49     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 20:11:49     80s] (I)      
[11/26 20:11:49     80s] (I)      ============  Phase 1c Route ============
[11/26 20:11:49     80s] (I)      Level2 Grid: 37 x 37
[11/26 20:11:49     80s] (I)      Usage: 162324 = (106217 H, 56107 V) = (55.68% H, 21.85% V) = (1.147e+05um H, 6.060e+04um V)
[11/26 20:11:49     80s] (I)      
[11/26 20:11:49     80s] (I)      ============  Phase 1d Route ============
[11/26 20:11:49     81s] (I)      Usage: 163405 = (106224 H, 57181 V) = (55.68% H, 22.27% V) = (1.147e+05um H, 6.176e+04um V)
[11/26 20:11:49     81s] (I)      
[11/26 20:11:49     81s] (I)      ============  Phase 1e Route ============
[11/26 20:11:49     81s] (I)      Usage: 163405 = (106224 H, 57181 V) = (55.68% H, 22.27% V) = (1.147e+05um H, 6.176e+04um V)
[11/26 20:11:49     81s] [NR-eGR] Early Global Route overflow of layer group 1: 13.12% H + 0.01% V. EstWL: 1.764774e+05um
[11/26 20:11:49     81s] (I)      
[11/26 20:11:49     81s] (I)      ============  Phase 1l Route ============
[11/26 20:11:49     81s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 20:11:49     81s] (I)      Layer  2:     194196    114408      4593        2760      252540    ( 1.08%) 
[11/26 20:11:49     81s] (I)      Layer  3:     255392     57159         4           0      255300    ( 0.00%) 
[11/26 20:11:49     81s] (I)      Total:        449588    171567      4597        2760      507840    ( 0.54%) 
[11/26 20:11:49     81s] (I)      
[11/26 20:11:49     81s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 20:11:49     81s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/26 20:11:49     81s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/26 20:11:49     81s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/26 20:11:49     81s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 20:11:49     81s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 20:11:49     81s] [NR-eGR]      M2 ( 2)      2920( 8.67%)       240( 0.71%)         1( 0.00%)   ( 9.39%) 
[11/26 20:11:49     81s] [NR-eGR]      M3 ( 3)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/26 20:11:49     81s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 20:11:49     81s] [NR-eGR]        Total      2924( 4.32%)       240( 0.35%)         1( 0.00%)   ( 4.67%) 
[11/26 20:11:49     81s] [NR-eGR] 
[11/26 20:11:49     81s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 2.99 MB )
[11/26 20:11:49     81s] (I)      Updating congestion map
[11/26 20:11:49     81s] (I)      total 2D Cap : 452787 = (196007 H, 256780 V)
[11/26 20:11:49     81s] [NR-eGR] Overflow after Early Global Route 9.06% H + 0.01% V
[11/26 20:11:49     81s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 2.99 MB )
[11/26 20:11:49     81s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3086.2M
[11/26 20:11:49     81s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.387, REAL:0.405, MEM:3086.2M, EPOCH TIME: 1732669909.519471
[11/26 20:11:49     81s] OPERPROF: Starting HotSpotCal at level 1, MEM:3086.2M, EPOCH TIME: 1732669909.519503
[11/26 20:11:49     81s] [hotspot] +------------+---------------+---------------+
[11/26 20:11:49     81s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 20:11:49     81s] [hotspot] +------------+---------------+---------------+
[11/26 20:11:49     81s] [hotspot] | normalized |         15.56 |        160.89 |
[11/26 20:11:49     81s] [hotspot] +------------+---------------+---------------+
[11/26 20:11:49     81s] Local HotSpot Analysis: normalized max congestion hotspot area = 15.56, normalized total congestion hotspot area = 160.89 (area is in unit of 4 std-cell row bins)
[11/26 20:11:49     81s] [hotspot] max/total 15.56/160.89, big hotspot (>10) total 25.56
[11/26 20:11:49     81s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 20:11:49     81s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:11:49     81s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 20:11:49     81s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:11:49     81s] [hotspot] |  1  |    18.00    13.68    43.92    35.28 |       16.89   |             NA                |
[11/26 20:11:49     81s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:11:49     81s] [hotspot] |  2  |    78.48    82.80    91.44   100.08 |        7.33   |             NA                |
[11/26 20:11:49     81s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:11:49     81s] [hotspot] |  3  |    30.96    78.48    39.60    95.76 |        6.67   |             NA                |
[11/26 20:11:49     81s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:11:49     81s] [hotspot] |  4  |    35.28   126.00    48.24   138.96 |        6.22   |             NA                |
[11/26 20:11:49     81s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:11:49     81s] [hotspot] |  5  |    91.44   117.36   104.40   130.32 |        5.78   |             NA                |
[11/26 20:11:49     81s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:11:49     81s] Top 5 hotspots total area: 42.89
[11/26 20:11:49     81s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3102.2M, EPOCH TIME: 1732669909.523712
[11/26 20:11:49     81s] 
[11/26 20:11:49     81s] === incrementalPlace Internal Loop 1 ===
[11/26 20:11:49     81s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/26 20:11:49     81s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3102.2M, EPOCH TIME: 1732669909.526211
[11/26 20:11:49     81s] Processing tracks to init pin-track alignment.
[11/26 20:11:49     81s] z: 1, totalTracks: 1
[11/26 20:11:49     81s] z: 3, totalTracks: 1
[11/26 20:11:49     81s] z: 5, totalTracks: 1
[11/26 20:11:49     81s] z: 7, totalTracks: 1
[11/26 20:11:49     81s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:11:49     81s] Cell dist_sort LLGs are deleted
[11/26 20:11:49     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     81s] # Building dist_sort llgBox search-tree.
[11/26 20:11:49     81s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3102.2M, EPOCH TIME: 1732669909.531198
[11/26 20:11:49     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:11:49     81s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3102.2M, EPOCH TIME: 1732669909.531356
[11/26 20:11:49     81s] Max number of tech site patterns supported in site array is 256.
[11/26 20:11:49     81s] Core basic site is coreSite
[11/26 20:11:49     81s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:11:49     81s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:11:49     81s] Fast DP-INIT is on for default
[11/26 20:11:49     81s] Keep-away cache is enable on metals: 1-10
[11/26 20:11:49     81s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:11:49     81s] Atter site array init, number of instance map data is 0.
[11/26 20:11:49     81s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:3102.2M, EPOCH TIME: 1732669909.535690
[11/26 20:11:49     81s] 
[11/26 20:11:49     81s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:11:49     81s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:11:49     81s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3102.2M, EPOCH TIME: 1732669909.537670
[11/26 20:11:49     81s] OPERPROF:   Starting post-place ADS at level 2, MEM:3102.2M, EPOCH TIME: 1732669909.537730
[11/26 20:11:49     81s] ADSU 0.449 -> 0.449. site 152075.000 -> 152075.000. GS 8.640
[11/26 20:11:49     81s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.015, REAL:0.015, MEM:3102.2M, EPOCH TIME: 1732669909.552740
[11/26 20:11:49     81s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3102.2M, EPOCH TIME: 1732669909.553132
[11/26 20:11:49     81s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3102.2M, EPOCH TIME: 1732669909.553466
[11/26 20:11:49     81s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3102.2M, EPOCH TIME: 1732669909.553511
[11/26 20:11:49     81s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.002, REAL:0.002, MEM:3102.2M, EPOCH TIME: 1732669909.555105
[11/26 20:11:49     81s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3102.2M, EPOCH TIME: 1732669909.557125
[11/26 20:11:49     81s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3102.2M, EPOCH TIME: 1732669909.557431
[11/26 20:11:49     81s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3102.2M, EPOCH TIME: 1732669909.558191
[11/26 20:11:49     81s] no activity file in design. spp won't run.
[11/26 20:11:49     81s] [spp] 0
[11/26 20:11:49     81s] [adp] 0:1:1:3
[11/26 20:11:49     81s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:3102.2M, EPOCH TIME: 1732669909.560137
[11/26 20:11:49     81s] SP #FI/SF FL/PI 0/0 8225/0
[11/26 20:11:49     81s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.032, REAL:0.035, MEM:3102.2M, EPOCH TIME: 1732669909.560969
[11/26 20:11:49     81s] PP off. flexM 0
[11/26 20:11:49     81s] OPERPROF: Starting CDPad at level 1, MEM:3102.2M, EPOCH TIME: 1732669909.566196
[11/26 20:11:49     81s] 3DP is on.
[11/26 20:11:49     81s] 3DP (1, 3) DPT Adjust 0. 0.846, 0.862, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/26 20:11:49     81s] CDPadU 0.772 -> 0.873. R=0.449, N=8225, GS=1.080
[11/26 20:11:49     81s] OPERPROF: Finished CDPad at level 1, CPU:0.089, REAL:0.091, MEM:3102.2M, EPOCH TIME: 1732669909.656906
[11/26 20:11:49     81s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:11:49     81s] no activity file in design. spp won't run.
[11/26 20:11:49     81s] 
[11/26 20:11:49     81s] AB Est...
[11/26 20:11:49     81s] OPERPROF: Starting NP-Place at level 1, MEM:3108.2M, EPOCH TIME: 1732669909.682931
[11/26 20:11:49     81s] OPERPROF: Finished NP-Place at level 1, CPU:0.028, REAL:0.029, MEM:3125.6M, EPOCH TIME: 1732669909.711507
[11/26 20:11:49     81s] Iteration  4: Skipped, with CDP Off
[11/26 20:11:49     81s] 
[11/26 20:11:49     81s] AB Est...
[11/26 20:11:49     81s] OPERPROF: Starting NP-Place at level 1, MEM:3125.6M, EPOCH TIME: 1732669909.715824
[11/26 20:11:49     81s] OPERPROF: Finished NP-Place at level 1, CPU:0.022, REAL:0.022, MEM:3125.6M, EPOCH TIME: 1732669909.737757
[11/26 20:11:49     81s] Iteration  5: Skipped, with CDP Off
[11/26 20:11:49     81s] 
[11/26 20:11:49     81s] AB Est...
[11/26 20:11:49     81s] OPERPROF: Starting NP-Place at level 1, MEM:3125.6M, EPOCH TIME: 1732669909.741994
[11/26 20:11:49     81s] OPERPROF: Finished NP-Place at level 1, CPU:0.023, REAL:0.023, MEM:3125.6M, EPOCH TIME: 1732669909.764758
[11/26 20:11:49     81s] Iteration  6: Skipped, with CDP Off
[11/26 20:11:49     81s] OPERPROF: Starting NP-Place at level 1, MEM:3125.6M, EPOCH TIME: 1732669909.778560
[11/26 20:11:49     81s] SKP will use view:
[11/26 20:11:49     81s]   default_setup_view
[11/26 20:11:54     85s] Iteration  7: Total net bbox = 1.753e+05 (1.20e+05 5.56e+04)
[11/26 20:11:54     85s]               Est.  stn bbox = 1.890e+05 (1.26e+05 6.28e+04)
[11/26 20:11:54     85s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 3156.9M
[11/26 20:11:54     85s] OPERPROF: Finished NP-Place at level 1, CPU:4.530, REAL:4.612, MEM:3156.9M, EPOCH TIME: 1732669914.390842
[11/26 20:11:54     85s] no activity file in design. spp won't run.
[11/26 20:11:54     85s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:11:54     85s] no activity file in design. spp won't run.
[11/26 20:11:54     85s] OPERPROF: Starting NP-Place at level 1, MEM:3140.9M, EPOCH TIME: 1732669914.421306
[11/26 20:12:00     91s] Iteration  8: Total net bbox = 1.755e+05 (1.20e+05 5.59e+04)
[11/26 20:12:00     91s]               Est.  stn bbox = 1.891e+05 (1.26e+05 6.30e+04)
[11/26 20:12:00     91s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 3136.9M
[11/26 20:12:00     91s] OPERPROF: Finished NP-Place at level 1, CPU:5.520, REAL:5.629, MEM:3136.9M, EPOCH TIME: 1732669920.050784
[11/26 20:12:00     91s] Legalizing MH Cells... 0 / 0 (level 6) on dist_sort
[11/26 20:12:00     91s] MH legal: No MH instances from GP
[11/26 20:12:00     91s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:00     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3136.9M, DRC: 0)
[11/26 20:12:00     91s] no activity file in design. spp won't run.
[11/26 20:12:00     91s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:00     91s] no activity file in design. spp won't run.
[11/26 20:12:00     91s] OPERPROF: Starting NP-Place at level 1, MEM:3136.9M, EPOCH TIME: 1732669920.081696
[11/26 20:12:11    102s] Iteration  9: Total net bbox = 1.760e+05 (1.20e+05 5.64e+04)
[11/26 20:12:11    102s]               Est.  stn bbox = 1.897e+05 (1.26e+05 6.36e+04)
[11/26 20:12:11    102s]               cpu = 0:00:10.8 real = 0:00:11.0 mem = 3136.9M
[11/26 20:12:11    102s] OPERPROF: Finished NP-Place at level 1, CPU:10.865, REAL:11.025, MEM:3136.9M, EPOCH TIME: 1732669931.106914
[11/26 20:12:11    102s] Legalizing MH Cells... 0 / 0 (level 7) on dist_sort
[11/26 20:12:11    102s] MH legal: No MH instances from GP
[11/26 20:12:11    102s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:11    102s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3136.9M, DRC: 0)
[11/26 20:12:11    102s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3136.9M, EPOCH TIME: 1732669931.112023
[11/26 20:12:11    102s] Starting Early Global Route rough congestion estimation: mem = 3136.9M
[11/26 20:12:11    102s] (I)      Initializing eGR engine (rough)
[11/26 20:12:11    102s] Set min layer with default ( 2 )
[11/26 20:12:11    102s] Set max layer with parameter ( 3 )
[11/26 20:12:11    102s] (I)      clean place blk overflow:
[11/26 20:12:11    102s] (I)      H : enabled 0.60 0
[11/26 20:12:11    102s] (I)      V : enabled 0.60 0
[11/26 20:12:11    102s] (I)      Initializing eGR engine (rough)
[11/26 20:12:11    102s] Set min layer with default ( 2 )
[11/26 20:12:11    102s] Set max layer with parameter ( 3 )
[11/26 20:12:11    102s] (I)      clean place blk overflow:
[11/26 20:12:11    102s] (I)      H : enabled 0.60 0
[11/26 20:12:11    102s] (I)      V : enabled 0.60 0
[11/26 20:12:11    102s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.04 MB )
[11/26 20:12:11    102s] (I)      Running eGR Rough flow
[11/26 20:12:11    102s] (I)      # wire layers (front) : 11
[11/26 20:12:11    102s] (I)      # wire layers (back)  : 0
[11/26 20:12:11    102s] (I)      min wire layer : 1
[11/26 20:12:11    102s] (I)      max wire layer : 10
[11/26 20:12:11    102s] (I)      # cut layers (front) : 10
[11/26 20:12:11    102s] (I)      # cut layers (back)  : 0
[11/26 20:12:11    102s] (I)      min cut layer : 1
[11/26 20:12:11    102s] (I)      max cut layer : 9
[11/26 20:12:11    102s] (I)      ================================ Layers ================================
[11/26 20:12:11    102s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:11    102s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:12:11    102s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:11    102s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:11    102s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:11    102s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:11    102s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:12:11    102s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:12:11    102s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:12:11    102s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:12:11    102s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:12:11    102s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:12:11    102s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:12:11    102s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:12:11    102s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:11    102s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:12:11    102s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:12:11    102s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:12:11    102s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:12:11    102s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:11    102s] (I)      Started Import and model ( Curr Mem: 3.04 MB )
[11/26 20:12:11    102s] (I)      == Non-default Options ==
[11/26 20:12:11    102s] (I)      Print mode                                         : 2
[11/26 20:12:11    102s] (I)      Stop if highly congested                           : false
[11/26 20:12:11    102s] (I)      Local connection modeling                          : true
[11/26 20:12:11    102s] (I)      Maximum routing layer                              : 3
[11/26 20:12:11    102s] (I)      Top routing layer                                  : 3
[11/26 20:12:11    102s] (I)      Assign partition pins                              : false
[11/26 20:12:11    102s] (I)      Support large GCell                                : true
[11/26 20:12:11    102s] (I)      Number of threads                                  : 1
[11/26 20:12:11    102s] (I)      Max num rows per GCell                             : 32
[11/26 20:12:11    102s] (I)      Route tie net to shape                             : auto
[11/26 20:12:11    102s] (I)      Method to set GCell size                           : row
[11/26 20:12:11    102s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:12:11    102s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:12:11    102s] (I)      ============== Pin Summary ==============
[11/26 20:12:11    102s] (I)      +-------+--------+---------+------------+
[11/26 20:12:11    102s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:12:11    102s] (I)      +-------+--------+---------+------------+
[11/26 20:12:11    102s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:12:11    102s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:12:11    102s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:12:11    102s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:12:11    102s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:12:11    102s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:12:11    102s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:12:11    102s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:12:11    102s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:12:11    102s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:12:11    102s] (I)      +-------+--------+---------+------------+
[11/26 20:12:11    102s] (I)      Custom ignore net properties:
[11/26 20:12:11    102s] (I)      1 : NotLegal
[11/26 20:12:11    102s] (I)      Default ignore net properties:
[11/26 20:12:11    102s] (I)      1 : Special
[11/26 20:12:11    102s] (I)      2 : Analog
[11/26 20:12:11    102s] (I)      3 : Fixed
[11/26 20:12:11    102s] (I)      4 : Skipped
[11/26 20:12:11    102s] (I)      5 : MixedSignal
[11/26 20:12:11    102s] (I)      Prerouted net properties:
[11/26 20:12:11    102s] (I)      1 : NotLegal
[11/26 20:12:11    102s] (I)      2 : Special
[11/26 20:12:11    102s] (I)      3 : Analog
[11/26 20:12:11    102s] (I)      4 : Fixed
[11/26 20:12:11    102s] (I)      5 : Skipped
[11/26 20:12:11    102s] (I)      6 : MixedSignal
[11/26 20:12:11    102s] (I)      Early global route reroute all routable nets
[11/26 20:12:11    102s] (I)      Use row-based GCell size
[11/26 20:12:11    102s] (I)      Use row-based GCell align
[11/26 20:12:11    102s] (I)      layer 0 area = 170496
[11/26 20:12:11    102s] (I)      layer 1 area = 170496
[11/26 20:12:11    102s] (I)      layer 2 area = 170496
[11/26 20:12:11    102s] (I)      GCell unit size   : 4320
[11/26 20:12:11    102s] (I)      GCell multiplier  : 1
[11/26 20:12:11    102s] (I)      GCell row height  : 4320
[11/26 20:12:11    102s] (I)      Actual row height : 4320
[11/26 20:12:11    102s] (I)      GCell align ref   : 20160 20160
[11/26 20:12:11    102s] (I)      Track table information for default rule: 
[11/26 20:12:11    102s] (I)      M1 has single uniform track structure
[11/26 20:12:11    102s] (I)      M2 has non-uniform track structure
[11/26 20:12:11    102s] (I)      M3 has single uniform track structure
[11/26 20:12:11    102s] (I)      M4 has single uniform track structure
[11/26 20:12:11    102s] (I)      M5 has single uniform track structure
[11/26 20:12:11    102s] (I)      M6 has single uniform track structure
[11/26 20:12:11    102s] (I)      M7 has single uniform track structure
[11/26 20:12:11    102s] (I)      M8 has single uniform track structure
[11/26 20:12:11    102s] (I)      M9 has single uniform track structure
[11/26 20:12:11    102s] (I)      Pad has single uniform track structure
[11/26 20:12:11    102s] (I)      ============== Default via ===============
[11/26 20:12:11    102s] (I)      +---+------------------+-----------------+
[11/26 20:12:11    102s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:12:11    102s] (I)      +---+------------------+-----------------+
[11/26 20:12:11    102s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:12:11    102s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:12:11    102s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:12:11    102s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:12:11    102s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:12:11    102s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:12:11    102s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:12:11    102s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:12:11    102s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:12:11    102s] (I)      +---+------------------+-----------------+
[11/26 20:12:11    102s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:12:11    102s] (I)      Read 540 PG shapes
[11/26 20:12:11    102s] (I)      Read 0 clock shapes
[11/26 20:12:11    102s] (I)      Read 0 other shapes
[11/26 20:12:11    102s] (I)      #Routing Blockages  : 0
[11/26 20:12:11    102s] (I)      #Bump Blockages     : 0
[11/26 20:12:11    102s] (I)      #Instance Blockages : 12528
[11/26 20:12:11    102s] (I)      #PG Blockages       : 540
[11/26 20:12:11    102s] (I)      #Halo Blockages     : 0
[11/26 20:12:11    102s] (I)      #Boundary Blockages : 0
[11/26 20:12:11    102s] (I)      #Clock Blockages    : 0
[11/26 20:12:11    102s] (I)      #Other Blockages    : 0
[11/26 20:12:11    102s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:12:11    102s] (I)      #prerouted nets         : 0
[11/26 20:12:11    102s] (I)      #prerouted special nets : 0
[11/26 20:12:11    102s] (I)      #prerouted wires        : 0
[11/26 20:12:11    102s] (I)      Read 10747 nets ( ignored 0 )
[11/26 20:12:11    102s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:12:11    102s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:12:11    102s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:12:11    102s] (I)      dcls route internal nets
[11/26 20:12:11    102s] (I)      dcls route interface nets
[11/26 20:12:11    102s] (I)      dcls route common nets
[11/26 20:12:11    102s] (I)      dcls route top nets
[11/26 20:12:11    102s] (I)      Reading macro buffers
[11/26 20:12:11    102s] (I)      Number of macro buffers: 0
[11/26 20:12:11    102s] (I)      early_global_route_priority property id does not exist.
[11/26 20:12:11    102s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:12:11    102s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:12:11    102s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:12:11    102s] (I)      Number of ignored nets                =      0
[11/26 20:12:11    102s] (I)      Number of connected nets              =      0
[11/26 20:12:11    102s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:12:11    102s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:12:11    102s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:12:11    102s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:12:11    102s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:12:11    102s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:12:11    102s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:12:11    102s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 20:12:11    102s] (I)      Ndr track 0 does not exist
[11/26 20:12:11    102s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:12:11    102s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:12:11    102s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:12:11    102s] (I)      Site width          :   864  (dbu)
[11/26 20:12:11    102s] (I)      Row height          :  4320  (dbu)
[11/26 20:12:11    102s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:12:11    102s] (I)      GCell width         :  4320  (dbu)
[11/26 20:12:11    102s] (I)      GCell height        :  4320  (dbu)
[11/26 20:12:11    102s] (I)      Grid                :   185   185     3
[11/26 20:12:11    102s] (I)      Layer numbers       :     1     2     3
[11/26 20:12:11    102s] (I)      Layer name         :    M1    M2    M3
[11/26 20:12:11    102s] (I)      Vertical capacity   :     0     0  4320
[11/26 20:12:11    102s] (I)      Horizontal capacity :     0  4320     0
[11/26 20:12:11    102s] (I)      Default wire width  :   288   288   288
[11/26 20:12:11    102s] (I)      Default wire space  :   288   288   288
[11/26 20:12:11    102s] (I)      Default wire pitch  :   576   576   576
[11/26 20:12:11    102s] (I)      Default pitch size  :   576   576   576
[11/26 20:12:11    102s] (I)      First track coord   :   576  2880   576
[11/26 20:12:11    102s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 20:12:11    102s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:12:11    102s] (I)      --------------------------------------------------------
[11/26 20:12:11    102s] 
[11/26 20:12:11    102s] (I)      ============ Routing rule table ============
[11/26 20:12:11    102s] (I)      Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:12:11    102s] (I)      ========================================
[11/26 20:12:11    102s] (I)      
[11/26 20:12:11    102s] (I)      ==== NDR : (Default) ====
[11/26 20:12:11    102s] (I)      +--------------+--------+
[11/26 20:12:11    102s] (I)      |           ID |      0 |
[11/26 20:12:11    102s] (I)      |      Default |    yes |
[11/26 20:12:11    102s] (I)      |  Clk Special |     no |
[11/26 20:12:11    102s] (I)      | Hard spacing |     no |
[11/26 20:12:11    102s] (I)      |    NDR track | (none) |
[11/26 20:12:11    102s] (I)      |      NDR via | (none) |
[11/26 20:12:11    102s] (I)      |  Extra space |      0 |
[11/26 20:12:11    102s] (I)      |      Shields |      0 |
[11/26 20:12:11    102s] (I)      |   Demand (H) |      1 |
[11/26 20:12:11    102s] (I)      |   Demand (V) |      1 |
[11/26 20:12:11    102s] (I)      |        #Nets |  10747 |
[11/26 20:12:11    102s] (I)      +--------------+--------+
[11/26 20:12:11    102s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:11    102s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:12:11    102s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:11    102s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:12:11    102s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:12:11    102s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:11    102s] (I)      =============== Blocked Tracks ===============
[11/26 20:12:11    102s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:11    102s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:12:11    102s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:11    102s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:12:11    102s] (I)      |     2 |  239020 |    58872 |        24.63% |
[11/26 20:12:11    102s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 20:12:11    102s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:11    102s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.04 MB )
[11/26 20:12:11    102s] (I)      Reset routing kernel
[11/26 20:12:11    102s] (I)      numLocalWires=3141  numGlobalNetBranches=1074  numLocalNetBranches=521
[11/26 20:12:11    102s] (I)      totalPins=29799  totalGlobalPin=27706 (92.98%)
[11/26 20:12:11    102s] (I)      total 2D Cap : 440929 = (184149 H, 256780 V)
[11/26 20:12:11    102s] (I)      total 2D Demand : 2093 = (2093 H, 0 V)
[11/26 20:12:11    102s] (I)      init route region map
[11/26 20:12:11    102s] (I)      #blocked GCells = 0
[11/26 20:12:11    102s] (I)      #regions = 1
[11/26 20:12:11    102s] (I)      init safety region map
[11/26 20:12:11    102s] (I)      #blocked GCells = 0
[11/26 20:12:11    102s] (I)      #regions = 1
[11/26 20:12:11    102s] (I)      
[11/26 20:12:11    102s] (I)      ============  Phase 1a Route ============
[11/26 20:12:11    102s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 245
[11/26 20:12:11    102s] (I)      Usage: 171430 = (113622 H, 57808 V) = (61.70% H, 22.51% V) = (1.227e+05um H, 6.243e+04um V)
[11/26 20:12:11    102s] (I)      
[11/26 20:12:11    102s] (I)      ============  Phase 1b Route ============
[11/26 20:12:11    102s] (I)      Usage: 171828 = (113677 H, 58151 V) = (61.73% H, 22.65% V) = (1.228e+05um H, 6.280e+04um V)
[11/26 20:12:11    102s] (I)      eGR overflow: 23.64% H + 0.13% V
[11/26 20:12:11    102s] 
[11/26 20:12:11    102s] (I)      Updating congestion map
[11/26 20:12:11    102s] (I)      Overflow after Early Global Route 0.03% H + 0.00% V
[11/26 20:12:11    102s] (I)      Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.14 sec, Curr Mem: 3.05 MB )
[11/26 20:12:11    102s] Finished Early Global Route rough congestion estimation: mem = 3134.2M
[11/26 20:12:11    102s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.133, REAL:0.146, MEM:3134.2M, EPOCH TIME: 1732669931.258299
[11/26 20:12:11    102s] earlyGlobalRoute rough estimation gcell size 1 row height
[11/26 20:12:11    102s] OPERPROF: Starting CDPad at level 1, MEM:3134.2M, EPOCH TIME: 1732669931.258388
[11/26 20:12:11    102s] CDPadU 0.866 -> 0.870. R=0.446, N=8225, GS=1.080
[11/26 20:12:11    102s] OPERPROF: Finished CDPad at level 1, CPU:0.065, REAL:0.066, MEM:3134.2M, EPOCH TIME: 1732669931.324496
[11/26 20:12:11    102s] no activity file in design. spp won't run.
[11/26 20:12:11    102s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:11    102s] no activity file in design. spp won't run.
[11/26 20:12:11    102s] OPERPROF: Starting NP-Place at level 1, MEM:3134.2M, EPOCH TIME: 1732669931.352378
[11/26 20:12:13    104s] OPERPROF: Finished NP-Place at level 1, CPU:1.922, REAL:1.952, MEM:3138.2M, EPOCH TIME: 1732669933.304790
[11/26 20:12:13    104s] Legalizing MH Cells... 0 / 0 (level 7) on dist_sort
[11/26 20:12:13    104s] MH legal: No MH instances from GP
[11/26 20:12:13    104s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:13    104s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3138.2M, DRC: 0)
[11/26 20:12:13    104s] no activity file in design. spp won't run.
[11/26 20:12:13    104s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:13    104s] no activity file in design. spp won't run.
[11/26 20:12:13    104s] OPERPROF: Starting NP-Place at level 1, MEM:3138.2M, EPOCH TIME: 1732669933.336412
[11/26 20:12:16    107s] Iteration 10: Total net bbox = 1.766e+05 (1.19e+05 5.73e+04)
[11/26 20:12:16    107s]               Est.  stn bbox = 1.901e+05 (1.26e+05 6.44e+04)
[11/26 20:12:16    107s]               cpu = 0:00:02.6 real = 0:00:03.0 mem = 3138.2M
[11/26 20:12:16    107s] OPERPROF: Finished NP-Place at level 1, CPU:2.645, REAL:2.687, MEM:3138.2M, EPOCH TIME: 1732669936.023009
[11/26 20:12:16    107s] Legalizing MH Cells... 0 / 0 (level 8) on dist_sort
[11/26 20:12:16    107s] MH legal: No MH instances from GP
[11/26 20:12:16    107s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:16    107s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3138.2M, DRC: 0)
[11/26 20:12:16    107s] no activity file in design. spp won't run.
[11/26 20:12:16    107s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:16    107s] no activity file in design. spp won't run.
[11/26 20:12:16    107s] OPERPROF: Starting NP-Place at level 1, MEM:3138.2M, EPOCH TIME: 1732669936.056838
[11/26 20:12:16    107s] GP RA stats: MHOnly 0 nrInst 8225 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 20:12:18    109s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3157.3M, EPOCH TIME: 1732669938.039540
[11/26 20:12:18    109s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.001, REAL:0.001, MEM:3159.3M, EPOCH TIME: 1732669938.040964
[11/26 20:12:18    109s] Iteration 11: Total net bbox = 1.761e+05 (1.19e+05 5.71e+04)
[11/26 20:12:18    109s]               Est.  stn bbox = 1.896e+05 (1.25e+05 6.43e+04)
[11/26 20:12:18    109s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 3157.3M
[11/26 20:12:18    109s] OPERPROF: Finished NP-Place at level 1, CPU:1.957, REAL:1.987, MEM:3157.3M, EPOCH TIME: 1732669938.043840
[11/26 20:12:18    109s] Legalizing MH Cells... 0 / 0 (level 9) on dist_sort
[11/26 20:12:18    109s] MH legal: No MH instances from GP
[11/26 20:12:18    109s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:18    109s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3141.3M, DRC: 0)
[11/26 20:12:18    109s] Move report: Timing Driven Placement moves 8225 insts, mean move: 9.98 um, max move: 55.98 um 
[11/26 20:12:18    109s] 	Max move on inst (U3088): (89.28, 80.64) --> (110.69, 115.21)
[11/26 20:12:18    109s] no activity file in design. spp won't run.
[11/26 20:12:18    109s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3141.3M, EPOCH TIME: 1732669938.053510
[11/26 20:12:18    109s] Saved padding area to DB
[11/26 20:12:18    109s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3141.3M, EPOCH TIME: 1732669938.054077
[11/26 20:12:18    109s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3141.3M, EPOCH TIME: 1732669938.055107
[11/26 20:12:18    109s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3141.3M, EPOCH TIME: 1732669938.056254
[11/26 20:12:18    109s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:12:18    109s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3141.3M, EPOCH TIME: 1732669938.058135
[11/26 20:12:18    109s] Cell dist_sort LLGs are deleted
[11/26 20:12:18    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:12:18    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:18    109s] # Resetting pin-track-align track data.
[11/26 20:12:18    109s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.006, REAL:0.007, MEM:3141.3M, EPOCH TIME: 1732669938.060038
[11/26 20:12:18    109s] 
[11/26 20:12:18    109s] Finished Incremental Placement (cpu=0:00:28.0, real=0:00:29.0, mem=3141.3M)
[11/26 20:12:18    109s] CongRepair sets shifter mode to gplace
[11/26 20:12:18    109s] TDRefine: refinePlace mode is spiral
[11/26 20:12:18    109s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3141.3M, EPOCH TIME: 1732669938.060538
[11/26 20:12:18    109s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3141.3M, EPOCH TIME: 1732669938.060561
[11/26 20:12:18    109s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3141.3M, EPOCH TIME: 1732669938.060591
[11/26 20:12:18    109s] Processing tracks to init pin-track alignment.
[11/26 20:12:18    109s] z: 1, totalTracks: 1
[11/26 20:12:18    109s] z: 3, totalTracks: 1
[11/26 20:12:18    109s] z: 5, totalTracks: 1
[11/26 20:12:18    109s] z: 7, totalTracks: 1
[11/26 20:12:18    109s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:12:18    109s] Cell dist_sort LLGs are deleted
[11/26 20:12:18    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:18    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:18    109s] # Building dist_sort llgBox search-tree.
[11/26 20:12:18    109s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3141.3M, EPOCH TIME: 1732669938.064467
[11/26 20:12:18    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:18    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:18    109s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3141.3M, EPOCH TIME: 1732669938.064905
[11/26 20:12:18    109s] Max number of tech site patterns supported in site array is 256.
[11/26 20:12:18    109s] Core basic site is coreSite
[11/26 20:12:18    109s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:12:18    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:12:18    109s] Fast DP-INIT is on for default
[11/26 20:12:18    109s] Keep-away cache is enable on metals: 1-10
[11/26 20:12:18    109s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:12:18    109s] Atter site array init, number of instance map data is 0.
[11/26 20:12:18    109s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.004, REAL:0.004, MEM:3141.3M, EPOCH TIME: 1732669938.068930
[11/26 20:12:18    109s] 
[11/26 20:12:18    109s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:12:18    109s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:12:18    109s] OPERPROF:         Starting CMU at level 5, MEM:3141.3M, EPOCH TIME: 1732669938.070858
[11/26 20:12:18    109s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.000, MEM:3141.3M, EPOCH TIME: 1732669938.071221
[11/26 20:12:18    109s] 
[11/26 20:12:18    109s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:12:18    109s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.007, MEM:3141.3M, EPOCH TIME: 1732669938.071938
[11/26 20:12:18    109s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3141.3M, EPOCH TIME: 1732669938.071986
[11/26 20:12:18    109s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3141.3M, EPOCH TIME: 1732669938.072096
[11/26 20:12:18    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3141.3MB).
[11/26 20:12:18    109s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.014, MEM:3141.3M, EPOCH TIME: 1732669938.074616
[11/26 20:12:18    109s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.014, MEM:3141.3M, EPOCH TIME: 1732669938.074992
[11/26 20:12:18    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1053752.2
[11/26 20:12:18    109s] OPERPROF:   Starting Refine-Place at level 2, MEM:3141.3M, EPOCH TIME: 1732669938.075071
[11/26 20:12:18    109s] *** Starting refinePlace (0:01:49 mem=3141.3M) ***
[11/26 20:12:18    109s] Total net bbox length = 1.749e+05 (1.174e+05 5.753e+04) (ext = 2.255e+04)
[11/26 20:12:18    109s] 
[11/26 20:12:18    109s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:12:18    109s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:12:18    109s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 20:12:18    109s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3141.3M, EPOCH TIME: 1732669938.083441
[11/26 20:12:18    109s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3141.3M, EPOCH TIME: 1732669938.083711
[11/26 20:12:18    109s] Set min layer with default ( 2 )
[11/26 20:12:18    109s] Set max layer with parameter ( 3 )
[11/26 20:12:18    109s] Set min layer with default ( 2 )
[11/26 20:12:18    109s] Set max layer with parameter ( 3 )
[11/26 20:12:18    109s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3141.3M, EPOCH TIME: 1732669938.087339
[11/26 20:12:18    109s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3141.3M, EPOCH TIME: 1732669938.087614
[11/26 20:12:18    109s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3141.3M, EPOCH TIME: 1732669938.087739
[11/26 20:12:18    109s] Starting refinePlace ...
[11/26 20:12:18    109s] Set min layer with default ( 2 )
[11/26 20:12:18    109s] Set max layer with parameter ( 3 )
[11/26 20:12:18    109s] Set min layer with default ( 2 )
[11/26 20:12:18    109s] Set max layer with parameter ( 3 )
[11/26 20:12:18    109s] DDP initSite1 nrRow 175 nrJob 175
[11/26 20:12:18    109s] DDP markSite nrRow 175 nrJob 175
[11/26 20:12:18    109s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 20:12:18    109s] ** Cut row section cpu time 0:00:00.0.
[11/26 20:12:18    109s]  ** Cut row section real time 0:00:00.0.
[11/26 20:12:18    109s]    Spread Effort: high, standalone mode, useDDP on.
[11/26 20:12:18    109s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3141.3MB) @(0:01:49 - 0:01:49).
[11/26 20:12:18    109s] Move report: preRPlace moves 8225 insts, mean move: 0.10 um, max move: 3.18 um 
[11/26 20:12:18    109s] 	Max move on inst (search_0_reg_reg_19_): (12.88, 48.33) --> (9.79, 48.24)
[11/26 20:12:18    109s] 	Length: 26 sites, height: 1 rows, site name: coreSite, cell type: ASYNC_DFFHx1_ASAP7_75t_R
[11/26 20:12:18    109s] 	Violation at original loc: Placement Blockage Violation
[11/26 20:12:18    109s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3141.3M, EPOCH TIME: 1732669938.140781
[11/26 20:12:18    109s] Tweakage: fix icg 0, fix clk 0.
[11/26 20:12:18    109s] Tweakage: density cost 0, scale 0.4.
[11/26 20:12:18    109s] Tweakage: activity cost 0, scale 1.0.
[11/26 20:12:18    109s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3141.3M, EPOCH TIME: 1732669938.150743
[11/26 20:12:18    109s] Cut to 2 partitions.
[11/26 20:12:18    109s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3141.3M, EPOCH TIME: 1732669938.155038
[11/26 20:12:18    109s] Tweakage perm 240 insts, flip 2834 insts.
[11/26 20:12:18    109s] Tweakage perm 63 insts, flip 203 insts.
[11/26 20:12:18    109s] Tweakage perm 23 insts, flip 16 insts.
[11/26 20:12:18    109s] Tweakage perm 3 insts, flip 3 insts.
[11/26 20:12:18    109s] Tweakage perm 110 insts, flip 312 insts.
[11/26 20:12:18    109s] Tweakage perm 9 insts, flip 19 insts.
[11/26 20:12:18    109s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.349, REAL:0.351, MEM:3141.3M, EPOCH TIME: 1732669938.506369
[11/26 20:12:18    109s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.353, REAL:0.357, MEM:3141.3M, EPOCH TIME: 1732669938.507767
[11/26 20:12:18    109s] Cleanup congestion map
[11/26 20:12:18    109s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.366, REAL:0.369, MEM:3141.3M, EPOCH TIME: 1732669938.509689
[11/26 20:12:18    109s] Move report: Congestion aware Tweak moves 614 insts, mean move: 2.65 um, max move: 38.23 um 
[11/26 20:12:18    109s] 	Max move on inst (U2547): (113.47, 171.36) --> (75.24, 171.36)
[11/26 20:12:18    109s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.4, real=0:00:00.0, mem=3141.3mb) @(0:01:49 - 0:01:50).
[11/26 20:12:18    109s] Cleanup congestion map
[11/26 20:12:18    109s] 
[11/26 20:12:18    109s]  === Spiral for Logical I: (movable: 8225) ===
[11/26 20:12:18    109s] 
[11/26 20:12:18    109s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 20:12:18    109s] 
[11/26 20:12:18    109s]  Info: 0 filler has been deleted!
[11/26 20:12:18    109s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 20:12:18    109s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 20:12:18    109s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 20:12:18    109s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3109.3MB) @(0:01:50 - 0:01:50).
[11/26 20:12:18    109s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 20:12:18    109s] Move report: Detail placement moves 8225 insts, mean move: 0.30 um, max move: 38.22 um 
[11/26 20:12:18    109s] 	Max move on inst (U2547): (113.45, 171.34) --> (75.24, 171.36)
[11/26 20:12:18    109s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 3109.3MB
[11/26 20:12:18    109s] Statistics of distance of Instance movement in refine placement:
[11/26 20:12:18    109s]   maximum (X+Y) =        38.22 um
[11/26 20:12:18    109s]   inst (U2547) with max move: (113.445, 171.345) -> (75.24, 171.36)
[11/26 20:12:18    109s]   mean    (X+Y) =         0.30 um
[11/26 20:12:18    109s] Summary Report:
[11/26 20:12:18    109s] Instances move: 8225 (out of 8225 movable)
[11/26 20:12:18    109s] Instances flipped: 0
[11/26 20:12:18    109s] Mean displacement: 0.30 um
[11/26 20:12:18    109s] Max displacement: 38.22 um (Instance: U2547) (113.445, 171.345) -> (75.24, 171.36)
[11/26 20:12:18    109s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVxp67_ASAP7_75t_R
[11/26 20:12:18    109s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 20:12:18    109s] Total instances moved : 8225
[11/26 20:12:18    109s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.555, REAL:0.564, MEM:3109.3M, EPOCH TIME: 1732669938.651530
[11/26 20:12:18    109s] Total net bbox length = 1.709e+05 (1.133e+05 5.757e+04) (ext = 2.250e+04)
[11/26 20:12:18    109s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 3109.3MB
[11/26 20:12:18    109s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=3109.3MB) @(0:01:49 - 0:01:50).
[11/26 20:12:18    109s] *** Finished refinePlace (0:01:50 mem=3109.3M) ***
[11/26 20:12:18    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1053752.2
[11/26 20:12:18    109s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.571, REAL:0.581, MEM:3109.3M, EPOCH TIME: 1732669938.656167
[11/26 20:12:18    109s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3109.3M, EPOCH TIME: 1732669938.656473
[11/26 20:12:18    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9100).
[11/26 20:12:18    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:18    109s] Cell dist_sort LLGs are deleted
[11/26 20:12:18    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:18    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:18    109s] # Resetting pin-track-align track data.
[11/26 20:12:18    109s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.008, REAL:0.009, MEM:3095.3M, EPOCH TIME: 1732669938.665938
[11/26 20:12:18    109s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.593, REAL:0.606, MEM:3095.3M, EPOCH TIME: 1732669938.666053
[11/26 20:12:18    109s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3095.3M, EPOCH TIME: 1732669938.667080
[11/26 20:12:18    109s] Starting Early Global Route congestion estimation: mem = 3095.3M
[11/26 20:12:18    109s] (I)      Initializing eGR engine (regular)
[11/26 20:12:18    109s] Set min layer with default ( 2 )
[11/26 20:12:18    109s] Set max layer with parameter ( 3 )
[11/26 20:12:18    109s] (I)      clean place blk overflow:
[11/26 20:12:18    109s] (I)      H : enabled 1.00 0
[11/26 20:12:18    109s] (I)      V : enabled 1.00 0
[11/26 20:12:18    109s] (I)      Initializing eGR engine (regular)
[11/26 20:12:18    109s] Set min layer with default ( 2 )
[11/26 20:12:18    109s] Set max layer with parameter ( 3 )
[11/26 20:12:18    109s] (I)      clean place blk overflow:
[11/26 20:12:18    109s] (I)      H : enabled 1.00 0
[11/26 20:12:18    109s] (I)      V : enabled 1.00 0
[11/26 20:12:18    109s] (I)      Started Early Global Route kernel ( Curr Mem: 2.99 MB )
[11/26 20:12:18    109s] (I)      Running eGR Regular flow
[11/26 20:12:18    109s] (I)      # wire layers (front) : 11
[11/26 20:12:18    109s] (I)      # wire layers (back)  : 0
[11/26 20:12:18    109s] (I)      min wire layer : 1
[11/26 20:12:18    109s] (I)      max wire layer : 10
[11/26 20:12:18    109s] (I)      # cut layers (front) : 10
[11/26 20:12:18    109s] (I)      # cut layers (back)  : 0
[11/26 20:12:18    109s] (I)      min cut layer : 1
[11/26 20:12:18    109s] (I)      max cut layer : 9
[11/26 20:12:18    109s] (I)      ================================ Layers ================================
[11/26 20:12:18    109s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:18    109s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:12:18    109s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:18    109s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:18    109s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:18    109s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:18    109s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:12:18    109s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:12:18    109s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:12:18    109s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:12:18    109s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:12:18    109s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:12:18    109s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:12:18    109s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:12:18    109s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:18    109s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:12:18    109s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:12:18    109s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:12:18    109s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:12:18    109s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:18    109s] (I)      Started Import and model ( Curr Mem: 2.99 MB )
[11/26 20:12:18    109s] (I)      == Non-default Options ==
[11/26 20:12:18    109s] (I)      Maximum routing layer                              : 3
[11/26 20:12:18    109s] (I)      Top routing layer                                  : 3
[11/26 20:12:18    109s] (I)      Number of threads                                  : 1
[11/26 20:12:18    109s] (I)      Route tie net to shape                             : auto
[11/26 20:12:18    109s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 20:12:18    109s] (I)      Method to set GCell size                           : row
[11/26 20:12:18    109s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:12:18    109s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:12:18    109s] (I)      ============== Pin Summary ==============
[11/26 20:12:18    109s] (I)      +-------+--------+---------+------------+
[11/26 20:12:18    109s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:12:18    109s] (I)      +-------+--------+---------+------------+
[11/26 20:12:18    109s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:12:18    109s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:12:18    109s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:12:18    109s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:12:18    109s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:12:18    109s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:12:18    109s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:12:18    109s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:12:18    109s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:12:18    109s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:12:18    109s] (I)      +-------+--------+---------+------------+
[11/26 20:12:18    109s] (I)      Custom ignore net properties:
[11/26 20:12:18    109s] (I)      1 : NotLegal
[11/26 20:12:18    109s] (I)      Default ignore net properties:
[11/26 20:12:18    109s] (I)      1 : Special
[11/26 20:12:18    109s] (I)      2 : Analog
[11/26 20:12:18    109s] (I)      3 : Fixed
[11/26 20:12:18    109s] (I)      4 : Skipped
[11/26 20:12:18    109s] (I)      5 : MixedSignal
[11/26 20:12:18    109s] (I)      Prerouted net properties:
[11/26 20:12:18    109s] (I)      1 : NotLegal
[11/26 20:12:18    109s] (I)      2 : Special
[11/26 20:12:18    109s] (I)      3 : Analog
[11/26 20:12:18    109s] (I)      4 : Fixed
[11/26 20:12:18    109s] (I)      5 : Skipped
[11/26 20:12:18    109s] (I)      6 : MixedSignal
[11/26 20:12:18    109s] [NR-eGR] Early global route reroute all routable nets
[11/26 20:12:18    109s] (I)      Use row-based GCell size
[11/26 20:12:18    109s] (I)      Use row-based GCell align
[11/26 20:12:18    109s] (I)      layer 0 area = 170496
[11/26 20:12:18    109s] (I)      layer 1 area = 170496
[11/26 20:12:18    109s] (I)      layer 2 area = 170496
[11/26 20:12:18    109s] (I)      GCell unit size   : 4320
[11/26 20:12:18    109s] (I)      GCell multiplier  : 1
[11/26 20:12:18    109s] (I)      GCell row height  : 4320
[11/26 20:12:18    109s] (I)      Actual row height : 4320
[11/26 20:12:18    109s] (I)      GCell align ref   : 20160 20160
[11/26 20:12:18    109s] [NR-eGR] Track table information for default rule: 
[11/26 20:12:18    109s] [NR-eGR] M1 has single uniform track structure
[11/26 20:12:18    109s] [NR-eGR] M2 has non-uniform track structure
[11/26 20:12:18    109s] [NR-eGR] M3 has single uniform track structure
[11/26 20:12:18    109s] [NR-eGR] M4 has single uniform track structure
[11/26 20:12:18    109s] [NR-eGR] M5 has single uniform track structure
[11/26 20:12:18    109s] [NR-eGR] M6 has single uniform track structure
[11/26 20:12:18    109s] [NR-eGR] M7 has single uniform track structure
[11/26 20:12:18    109s] [NR-eGR] M8 has single uniform track structure
[11/26 20:12:18    109s] [NR-eGR] M9 has single uniform track structure
[11/26 20:12:18    109s] [NR-eGR] Pad has single uniform track structure
[11/26 20:12:18    109s] (I)      ============== Default via ===============
[11/26 20:12:18    109s] (I)      +---+------------------+-----------------+
[11/26 20:12:18    109s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:12:18    109s] (I)      +---+------------------+-----------------+
[11/26 20:12:18    109s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:12:18    109s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:12:18    109s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:12:18    109s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:12:18    109s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:12:18    109s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:12:18    109s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:12:18    109s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:12:18    109s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:12:18    109s] (I)      +---+------------------+-----------------+
[11/26 20:12:18    109s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:12:18    109s] [NR-eGR] Read 540 PG shapes
[11/26 20:12:18    109s] [NR-eGR] Read 0 clock shapes
[11/26 20:12:18    109s] [NR-eGR] Read 0 other shapes
[11/26 20:12:18    109s] [NR-eGR] #Routing Blockages  : 0
[11/26 20:12:18    109s] [NR-eGR] #Bump Blockages     : 0
[11/26 20:12:18    109s] [NR-eGR] #Instance Blockages : 12528
[11/26 20:12:18    109s] [NR-eGR] #PG Blockages       : 540
[11/26 20:12:18    109s] [NR-eGR] #Halo Blockages     : 0
[11/26 20:12:18    109s] [NR-eGR] #Boundary Blockages : 0
[11/26 20:12:18    109s] [NR-eGR] #Clock Blockages    : 0
[11/26 20:12:18    109s] [NR-eGR] #Other Blockages    : 0
[11/26 20:12:18    109s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:12:18    109s] [NR-eGR] #prerouted nets         : 0
[11/26 20:12:18    109s] [NR-eGR] #prerouted special nets : 0
[11/26 20:12:18    109s] [NR-eGR] #prerouted wires        : 0
[11/26 20:12:18    109s] [NR-eGR] Read 10747 nets ( ignored 0 )
[11/26 20:12:18    109s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:12:18    109s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:12:18    109s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:12:18    109s] (I)      dcls route internal nets
[11/26 20:12:18    109s] (I)      dcls route interface nets
[11/26 20:12:18    109s] (I)      dcls route common nets
[11/26 20:12:18    109s] (I)      dcls route top nets
[11/26 20:12:18    109s] (I)      Reading macro buffers
[11/26 20:12:18    109s] (I)      Number of macro buffers: 0
[11/26 20:12:18    109s] (I)      early_global_route_priority property id does not exist.
[11/26 20:12:18    109s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:12:18    109s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:12:18    109s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:12:18    109s] (I)      Number of ignored nets                =      0
[11/26 20:12:18    109s] (I)      Number of connected nets              =      0
[11/26 20:12:18    109s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:12:18    109s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:12:18    109s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:12:18    109s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:12:18    109s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:12:18    109s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:12:18    109s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:12:18    109s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 20:12:18    109s] (I)      Ndr track 0 does not exist
[11/26 20:12:18    109s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:12:18    109s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:12:18    109s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:12:18    109s] (I)      Site width          :   864  (dbu)
[11/26 20:12:18    109s] (I)      Row height          :  4320  (dbu)
[11/26 20:12:18    109s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:12:18    109s] (I)      GCell width         :  4320  (dbu)
[11/26 20:12:18    109s] (I)      GCell height        :  4320  (dbu)
[11/26 20:12:18    109s] (I)      Grid                :   185   185     3
[11/26 20:12:18    109s] (I)      Layer numbers       :     1     2     3
[11/26 20:12:18    109s] (I)      Layer name         :    M1    M2    M3
[11/26 20:12:18    109s] (I)      Vertical capacity   :     0     0  4320
[11/26 20:12:18    109s] (I)      Horizontal capacity :     0  4320     0
[11/26 20:12:18    109s] (I)      Default wire width  :   288   288   288
[11/26 20:12:18    109s] (I)      Default wire space  :   288   288   288
[11/26 20:12:18    109s] (I)      Default wire pitch  :   576   576   576
[11/26 20:12:18    109s] (I)      Default pitch size  :   576   576   576
[11/26 20:12:18    109s] (I)      First track coord   :   576  2880   576
[11/26 20:12:18    109s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 20:12:18    109s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:12:18    109s] (I)      --------------------------------------------------------
[11/26 20:12:18    109s] 
[11/26 20:12:18    109s] [NR-eGR] ============ Routing rule table ============
[11/26 20:12:18    109s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:12:18    109s] [NR-eGR] ========================================
[11/26 20:12:18    109s] [NR-eGR] 
[11/26 20:12:18    109s] (I)      ==== NDR : (Default) ====
[11/26 20:12:18    109s] (I)      +--------------+--------+
[11/26 20:12:18    109s] (I)      |           ID |      0 |
[11/26 20:12:18    109s] (I)      |      Default |    yes |
[11/26 20:12:18    109s] (I)      |  Clk Special |     no |
[11/26 20:12:18    109s] (I)      | Hard spacing |     no |
[11/26 20:12:18    109s] (I)      |    NDR track | (none) |
[11/26 20:12:18    109s] (I)      |      NDR via | (none) |
[11/26 20:12:18    109s] (I)      |  Extra space |      0 |
[11/26 20:12:18    109s] (I)      |      Shields |      0 |
[11/26 20:12:18    109s] (I)      |   Demand (H) |      1 |
[11/26 20:12:18    109s] (I)      |   Demand (V) |      1 |
[11/26 20:12:18    109s] (I)      |        #Nets |  10747 |
[11/26 20:12:18    109s] (I)      +--------------+--------+
[11/26 20:12:18    109s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:18    109s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:12:18    109s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:18    109s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:12:18    109s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:12:18    109s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:18    109s] (I)      =============== Blocked Tracks ===============
[11/26 20:12:18    109s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:18    109s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:12:18    109s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:18    109s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:12:18    109s] (I)      |     2 |  239020 |    52776 |        22.08% |
[11/26 20:12:18    109s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 20:12:18    109s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:18    109s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.99 MB )
[11/26 20:12:18    109s] (I)      Reset routing kernel
[11/26 20:12:18    109s] (I)      Started Global Routing ( Curr Mem: 2.99 MB )
[11/26 20:12:18    109s] (I)      totalPins=29799  totalGlobalPin=29520 (99.06%)
[11/26 20:12:18    109s] (I)      ================= Net Group Info =================
[11/26 20:12:18    109s] (I)      +----+----------------+--------------+-----------+
[11/26 20:12:18    109s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 20:12:18    109s] (I)      +----+----------------+--------------+-----------+
[11/26 20:12:18    109s] (I)      |  1 |          10747 |        M2(2) |     M3(3) |
[11/26 20:12:18    109s] (I)      +----+----------------+--------------+-----------+
[11/26 20:12:18    109s] (I)      total 2D Cap : 447058 = (190278 H, 256780 V)
[11/26 20:12:18    109s] (I)      total 2D Demand : 279 = (279 H, 0 V)
[11/26 20:12:18    109s] (I)      init route region map
[11/26 20:12:18    109s] (I)      #blocked GCells = 0
[11/26 20:12:18    109s] (I)      #regions = 1
[11/26 20:12:18    109s] (I)      init safety region map
[11/26 20:12:18    109s] (I)      #blocked GCells = 0
[11/26 20:12:18    109s] (I)      #regions = 1
[11/26 20:12:18    109s] (I)      Adjusted 0 GCells for pin access
[11/26 20:12:18    109s] [NR-eGR] Layer group 1: route 10747 net(s) in layer range [2, 3]
[11/26 20:12:18    109s] (I)      
[11/26 20:12:18    109s] (I)      ============  Phase 1a Route ============
[11/26 20:12:18    109s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:12:18    109s] (I)      Usage: 166118 = (108450 H, 57668 V) = (57.00% H, 22.46% V) = (1.171e+05um H, 6.228e+04um V)
[11/26 20:12:18    109s] (I)      
[11/26 20:12:18    109s] (I)      ============  Phase 1b Route ============
[11/26 20:12:18    109s] (I)      Usage: 166472 = (108522 H, 57950 V) = (57.03% H, 22.57% V) = (1.172e+05um H, 6.259e+04um V)
[11/26 20:12:18    109s] (I)      Overflow of layer group 1: 15.58% H + 0.01% V. EstWL: 1.797898e+05um
[11/26 20:12:18    109s] (I)      Congestion metric : 17.28%H 0.02%V, 17.30%HV
[11/26 20:12:18    109s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 20:12:18    109s] (I)      
[11/26 20:12:18    109s] (I)      ============  Phase 1c Route ============
[11/26 20:12:18    109s] (I)      Level2 Grid: 37 x 37
[11/26 20:12:18    110s] (I)      Usage: 166738 = (108524 H, 58214 V) = (57.03% H, 22.67% V) = (1.172e+05um H, 6.287e+04um V)
[11/26 20:12:18    110s] (I)      
[11/26 20:12:18    110s] (I)      ============  Phase 1d Route ============
[11/26 20:12:19    110s] (I)      Usage: 167811 = (108592 H, 59219 V) = (57.07% H, 23.06% V) = (1.173e+05um H, 6.396e+04um V)
[11/26 20:12:19    110s] (I)      
[11/26 20:12:19    110s] (I)      ============  Phase 1e Route ============
[11/26 20:12:19    110s] (I)      Usage: 167811 = (108592 H, 59219 V) = (57.07% H, 23.06% V) = (1.173e+05um H, 6.396e+04um V)
[11/26 20:12:19    110s] [NR-eGR] Early Global Route overflow of layer group 1: 12.76% H + 0.01% V. EstWL: 1.812359e+05um
[11/26 20:12:19    110s] (I)      
[11/26 20:12:19    110s] (I)      ============  Phase 1l Route ============
[11/26 20:12:19    110s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 20:12:19    110s] (I)      Layer  2:     193975    116600      4402        2760      252540    ( 1.08%) 
[11/26 20:12:19    110s] (I)      Layer  3:     255392     59164         4           0      255300    ( 0.00%) 
[11/26 20:12:19    110s] (I)      Total:        449367    175764      4406        2760      507840    ( 0.54%) 
[11/26 20:12:19    110s] (I)      
[11/26 20:12:19    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 20:12:19    110s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/26 20:12:19    110s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/26 20:12:19    110s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/26 20:12:19    110s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 20:12:19    110s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 20:12:19    110s] [NR-eGR]      M2 ( 2)      2808( 8.34%)       225( 0.67%)         1( 0.00%)   ( 9.01%) 
[11/26 20:12:19    110s] [NR-eGR]      M3 ( 3)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/26 20:12:19    110s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 20:12:19    110s] [NR-eGR]        Total      2812( 4.15%)       225( 0.33%)         1( 0.00%)   ( 4.49%) 
[11/26 20:12:19    110s] [NR-eGR] 
[11/26 20:12:19    110s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 3.00 MB )
[11/26 20:12:19    110s] (I)      Updating congestion map
[11/26 20:12:19    110s] (I)      total 2D Cap : 452565 = (195785 H, 256780 V)
[11/26 20:12:19    110s] [NR-eGR] Overflow after Early Global Route 8.72% H + 0.01% V
[11/26 20:12:19    110s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.42 sec, Curr Mem: 3.00 MB )
[11/26 20:12:19    110s] Early Global Route congestion estimation runtime: 0.43 seconds, mem = 3096.0M
[11/26 20:12:19    110s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.409, REAL:0.425, MEM:3096.0M, EPOCH TIME: 1732669939.092482
[11/26 20:12:19    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:3096.0M, EPOCH TIME: 1732669939.092516
[11/26 20:12:19    110s] [hotspot] +------------+---------------+---------------+
[11/26 20:12:19    110s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 20:12:19    110s] [hotspot] +------------+---------------+---------------+
[11/26 20:12:19    110s] [hotspot] | normalized |         10.00 |         97.67 |
[11/26 20:12:19    110s] [hotspot] +------------+---------------+---------------+
[11/26 20:12:19    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 10.00, normalized total congestion hotspot area = 97.67 (area is in unit of 4 std-cell row bins)
[11/26 20:12:19    110s] [hotspot] max/total 10.00/97.67, big hotspot (>10) total 19.44
[11/26 20:12:19    110s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 20:12:19    110s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:19    110s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 20:12:19    110s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:19    110s] [hotspot] |  1  |    56.88    91.44    69.84   113.04 |       10.00   |             NA                |
[11/26 20:12:19    110s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:19    110s] [hotspot] |  2  |    95.76   169.20   108.72   186.48 |        8.33   |             NA                |
[11/26 20:12:19    110s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:19    110s] [hotspot] |  3  |    95.76    56.88   104.40    78.48 |        7.78   |             NA                |
[11/26 20:12:19    110s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:19    110s] [hotspot] |  4  |    69.84    56.88    78.48    65.52 |        3.56   |             NA                |
[11/26 20:12:19    110s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:19    110s] [hotspot] |  5  |    87.12    18.00    95.76    26.64 |        3.11   |             NA                |
[11/26 20:12:19    110s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:19    110s] Top 5 hotspots total area: 32.78
[11/26 20:12:19    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3112.0M, EPOCH TIME: 1732669939.096500
[11/26 20:12:19    110s] 
[11/26 20:12:19    110s] === incrementalPlace Internal Loop 2 ===
[11/26 20:12:19    110s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/26 20:12:19    110s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3112.0M, EPOCH TIME: 1732669939.098267
[11/26 20:12:19    110s] Processing tracks to init pin-track alignment.
[11/26 20:12:19    110s] z: 1, totalTracks: 1
[11/26 20:12:19    110s] z: 3, totalTracks: 1
[11/26 20:12:19    110s] z: 5, totalTracks: 1
[11/26 20:12:19    110s] z: 7, totalTracks: 1
[11/26 20:12:19    110s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:12:19    110s] Cell dist_sort LLGs are deleted
[11/26 20:12:19    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:19    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:19    110s] # Building dist_sort llgBox search-tree.
[11/26 20:12:19    110s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3112.0M, EPOCH TIME: 1732669939.102655
[11/26 20:12:19    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:19    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:19    110s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3112.0M, EPOCH TIME: 1732669939.102829
[11/26 20:12:19    110s] Max number of tech site patterns supported in site array is 256.
[11/26 20:12:19    110s] Core basic site is coreSite
[11/26 20:12:19    110s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:12:19    110s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:12:19    110s] Fast DP-INIT is on for default
[11/26 20:12:19    110s] Keep-away cache is enable on metals: 1-10
[11/26 20:12:19    110s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:12:19    110s] Atter site array init, number of instance map data is 0.
[11/26 20:12:19    110s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:3112.0M, EPOCH TIME: 1732669939.107193
[11/26 20:12:19    110s] 
[11/26 20:12:19    110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:12:19    110s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:12:19    110s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.007, MEM:3112.0M, EPOCH TIME: 1732669939.109162
[11/26 20:12:19    110s] OPERPROF:   Starting post-place ADS at level 2, MEM:3112.0M, EPOCH TIME: 1732669939.109227
[11/26 20:12:19    110s] ADSU 0.449 -> 0.449. site 152075.000 -> 152075.000. GS 8.640
[11/26 20:12:19    110s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.014, REAL:0.015, MEM:3112.0M, EPOCH TIME: 1732669939.123857
[11/26 20:12:19    110s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3112.0M, EPOCH TIME: 1732669939.124279
[11/26 20:12:19    110s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3112.0M, EPOCH TIME: 1732669939.124537
[11/26 20:12:19    110s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3112.0M, EPOCH TIME: 1732669939.124613
[11/26 20:12:19    110s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.002, REAL:0.002, MEM:3112.0M, EPOCH TIME: 1732669939.126195
[11/26 20:12:19    110s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3112.0M, EPOCH TIME: 1732669939.128158
[11/26 20:12:19    110s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3112.0M, EPOCH TIME: 1732669939.128448
[11/26 20:12:19    110s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3112.0M, EPOCH TIME: 1732669939.128911
[11/26 20:12:19    110s] no activity file in design. spp won't run.
[11/26 20:12:19    110s] [spp] 0
[11/26 20:12:19    110s] [adp] 0:1:1:3
[11/26 20:12:19    110s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.002, MEM:3112.0M, EPOCH TIME: 1732669939.130652
[11/26 20:12:19    110s] SP #FI/SF FL/PI 0/0 8225/0
[11/26 20:12:19    110s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.031, REAL:0.033, MEM:3112.0M, EPOCH TIME: 1732669939.131505
[11/26 20:12:19    110s] OPERPROF: Starting CDPad at level 1, MEM:3112.0M, EPOCH TIME: 1732669939.135378
[11/26 20:12:19    110s] 3DP is on.
[11/26 20:12:19    110s] 3DP (1, 3) DPT Adjust 0. 0.821, 0.837, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/26 20:12:19    110s] CDPadU 0.873 -> 0.974. R=0.449, N=8225, GS=1.080
[11/26 20:12:19    110s] OPERPROF: Finished CDPad at level 1, CPU:0.089, REAL:0.090, MEM:3112.0M, EPOCH TIME: 1732669939.225466
[11/26 20:12:19    110s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:19    110s] no activity file in design. spp won't run.
[11/26 20:12:19    110s] 
[11/26 20:12:19    110s] AB Est...
[11/26 20:12:19    110s] OPERPROF: Starting NP-Place at level 1, MEM:3113.3M, EPOCH TIME: 1732669939.249647
[11/26 20:12:19    110s] OPERPROF: Finished NP-Place at level 1, CPU:0.029, REAL:0.029, MEM:3131.8M, EPOCH TIME: 1732669939.278858
[11/26 20:12:19    110s] Iteration  4: Skipped, with CDP Off
[11/26 20:12:19    110s] 
[11/26 20:12:19    110s] AB Est...
[11/26 20:12:19    110s] OPERPROF: Starting NP-Place at level 1, MEM:3131.8M, EPOCH TIME: 1732669939.283118
[11/26 20:12:19    110s] OPERPROF: Finished NP-Place at level 1, CPU:0.022, REAL:0.022, MEM:3131.8M, EPOCH TIME: 1732669939.305153
[11/26 20:12:19    110s] Iteration  5: Skipped, with CDP Off
[11/26 20:12:19    110s] 
[11/26 20:12:19    110s] AB Est...
[11/26 20:12:19    110s] OPERPROF: Starting NP-Place at level 1, MEM:3131.8M, EPOCH TIME: 1732669939.309348
[11/26 20:12:19    110s] OPERPROF: Finished NP-Place at level 1, CPU:0.023, REAL:0.023, MEM:3131.8M, EPOCH TIME: 1732669939.332360
[11/26 20:12:19    110s] Iteration  6: Skipped, with CDP Off
[11/26 20:12:19    110s] 
[11/26 20:12:19    110s] AB Est...
[11/26 20:12:19    110s] OPERPROF: Starting NP-Place at level 1, MEM:3131.8M, EPOCH TIME: 1732669939.336923
[11/26 20:12:19    110s] OPERPROF: Finished NP-Place at level 1, CPU:0.024, REAL:0.024, MEM:3131.8M, EPOCH TIME: 1732669939.361207
[11/26 20:12:19    110s] Iteration  7: Skipped, with CDP Off
[11/26 20:12:19    110s] 
[11/26 20:12:19    110s] AB Est...
[11/26 20:12:19    110s] OPERPROF: Starting NP-Place at level 1, MEM:3131.8M, EPOCH TIME: 1732669939.365496
[11/26 20:12:19    110s] AB param 100.0% (8225/8225).
[11/26 20:12:19    110s] OPERPROF: Finished NP-Place at level 1, CPU:0.033, REAL:0.033, MEM:3131.8M, EPOCH TIME: 1732669939.398797
[11/26 20:12:19    110s] AB WA 1.00. HSB #SP 0
[11/26 20:12:19    110s] AB Full.
[11/26 20:12:19    110s] OPERPROF: Starting NP-Place at level 1, MEM:3131.8M, EPOCH TIME: 1732669939.412814
[11/26 20:12:19    110s] SKP will use view:
[11/26 20:12:19    110s]   default_setup_view
[11/26 20:12:23    114s] Iteration  8: Total net bbox = 1.779e+05 (1.23e+05 5.53e+04)
[11/26 20:12:23    114s]               Est.  stn bbox = 1.918e+05 (1.29e+05 6.25e+04)
[11/26 20:12:23    114s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 3156.3M
[11/26 20:12:23    114s] OPERPROF: Finished NP-Place at level 1, CPU:4.336, REAL:4.409, MEM:3156.3M, EPOCH TIME: 1732669943.822078
[11/26 20:12:23    114s] Legalizing MH Cells... 0 / 0 (level 6) on dist_sort
[11/26 20:12:23    114s] MH legal: No MH instances from GP
[11/26 20:12:23    114s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:23    114s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3140.3M, DRC: 0)
[11/26 20:12:23    114s] no activity file in design. spp won't run.
[11/26 20:12:23    114s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:23    114s] no activity file in design. spp won't run.
[11/26 20:12:23    114s] OPERPROF: Starting NP-Place at level 1, MEM:3140.3M, EPOCH TIME: 1732669943.855427
[11/26 20:12:34    125s] Iteration  9: Total net bbox = 1.784e+05 (1.23e+05 5.57e+04)
[11/26 20:12:34    125s]               Est.  stn bbox = 1.922e+05 (1.29e+05 6.28e+04)
[11/26 20:12:34    125s]               cpu = 0:00:10.6 real = 0:00:11.0 mem = 3140.3M
[11/26 20:12:34    125s] OPERPROF: Finished NP-Place at level 1, CPU:10.665, REAL:10.846, MEM:3140.3M, EPOCH TIME: 1732669954.701842
[11/26 20:12:34    125s] Legalizing MH Cells... 0 / 0 (level 7) on dist_sort
[11/26 20:12:34    125s] MH legal: No MH instances from GP
[11/26 20:12:34    125s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:34    125s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3140.3M, DRC: 0)
[11/26 20:12:34    125s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3140.3M, EPOCH TIME: 1732669954.706301
[11/26 20:12:34    125s] Starting Early Global Route rough congestion estimation: mem = 3140.3M
[11/26 20:12:34    125s] (I)      Initializing eGR engine (rough)
[11/26 20:12:34    125s] Set min layer with default ( 2 )
[11/26 20:12:34    125s] Set max layer with parameter ( 3 )
[11/26 20:12:34    125s] (I)      clean place blk overflow:
[11/26 20:12:34    125s] (I)      H : enabled 0.60 0
[11/26 20:12:34    125s] (I)      V : enabled 0.60 0
[11/26 20:12:34    125s] (I)      Initializing eGR engine (rough)
[11/26 20:12:34    125s] Set min layer with default ( 2 )
[11/26 20:12:34    125s] Set max layer with parameter ( 3 )
[11/26 20:12:34    125s] (I)      clean place blk overflow:
[11/26 20:12:34    125s] (I)      H : enabled 0.60 0
[11/26 20:12:34    125s] (I)      V : enabled 0.60 0
[11/26 20:12:34    125s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.04 MB )
[11/26 20:12:34    125s] (I)      Running eGR Rough flow
[11/26 20:12:34    125s] (I)      # wire layers (front) : 11
[11/26 20:12:34    125s] (I)      # wire layers (back)  : 0
[11/26 20:12:34    125s] (I)      min wire layer : 1
[11/26 20:12:34    125s] (I)      max wire layer : 10
[11/26 20:12:34    125s] (I)      # cut layers (front) : 10
[11/26 20:12:34    125s] (I)      # cut layers (back)  : 0
[11/26 20:12:34    125s] (I)      min cut layer : 1
[11/26 20:12:34    125s] (I)      max cut layer : 9
[11/26 20:12:34    125s] (I)      ================================ Layers ================================
[11/26 20:12:34    125s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:34    125s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:12:34    125s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:34    125s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:34    125s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:34    125s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:34    125s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:12:34    125s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:12:34    125s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:12:34    125s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:12:34    125s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:12:34    125s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:12:34    125s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:12:34    125s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:12:34    125s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:34    125s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:12:34    125s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:12:34    125s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:12:34    125s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:12:34    125s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:34    125s] (I)      Started Import and model ( Curr Mem: 3.04 MB )
[11/26 20:12:34    125s] (I)      == Non-default Options ==
[11/26 20:12:34    125s] (I)      Print mode                                         : 2
[11/26 20:12:34    125s] (I)      Stop if highly congested                           : false
[11/26 20:12:34    125s] (I)      Local connection modeling                          : true
[11/26 20:12:34    125s] (I)      Maximum routing layer                              : 3
[11/26 20:12:34    125s] (I)      Top routing layer                                  : 3
[11/26 20:12:34    125s] (I)      Assign partition pins                              : false
[11/26 20:12:34    125s] (I)      Support large GCell                                : true
[11/26 20:12:34    125s] (I)      Number of threads                                  : 1
[11/26 20:12:34    125s] (I)      Max num rows per GCell                             : 32
[11/26 20:12:34    125s] (I)      Route tie net to shape                             : auto
[11/26 20:12:34    125s] (I)      Method to set GCell size                           : row
[11/26 20:12:34    125s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:12:34    125s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:12:34    125s] (I)      ============== Pin Summary ==============
[11/26 20:12:34    125s] (I)      +-------+--------+---------+------------+
[11/26 20:12:34    125s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:12:34    125s] (I)      +-------+--------+---------+------------+
[11/26 20:12:34    125s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:12:34    125s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:12:34    125s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:12:34    125s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:12:34    125s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:12:34    125s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:12:34    125s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:12:34    125s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:12:34    125s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:12:34    125s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:12:34    125s] (I)      +-------+--------+---------+------------+
[11/26 20:12:34    125s] (I)      Custom ignore net properties:
[11/26 20:12:34    125s] (I)      1 : NotLegal
[11/26 20:12:34    125s] (I)      Default ignore net properties:
[11/26 20:12:34    125s] (I)      1 : Special
[11/26 20:12:34    125s] (I)      2 : Analog
[11/26 20:12:34    125s] (I)      3 : Fixed
[11/26 20:12:34    125s] (I)      4 : Skipped
[11/26 20:12:34    125s] (I)      5 : MixedSignal
[11/26 20:12:34    125s] (I)      Prerouted net properties:
[11/26 20:12:34    125s] (I)      1 : NotLegal
[11/26 20:12:34    125s] (I)      2 : Special
[11/26 20:12:34    125s] (I)      3 : Analog
[11/26 20:12:34    125s] (I)      4 : Fixed
[11/26 20:12:34    125s] (I)      5 : Skipped
[11/26 20:12:34    125s] (I)      6 : MixedSignal
[11/26 20:12:34    125s] (I)      Early global route reroute all routable nets
[11/26 20:12:34    125s] (I)      Use row-based GCell size
[11/26 20:12:34    125s] (I)      Use row-based GCell align
[11/26 20:12:34    125s] (I)      layer 0 area = 170496
[11/26 20:12:34    125s] (I)      layer 1 area = 170496
[11/26 20:12:34    125s] (I)      layer 2 area = 170496
[11/26 20:12:34    125s] (I)      GCell unit size   : 4320
[11/26 20:12:34    125s] (I)      GCell multiplier  : 1
[11/26 20:12:34    125s] (I)      GCell row height  : 4320
[11/26 20:12:34    125s] (I)      Actual row height : 4320
[11/26 20:12:34    125s] (I)      GCell align ref   : 20160 20160
[11/26 20:12:34    125s] (I)      Track table information for default rule: 
[11/26 20:12:34    125s] (I)      M1 has single uniform track structure
[11/26 20:12:34    125s] (I)      M2 has non-uniform track structure
[11/26 20:12:34    125s] (I)      M3 has single uniform track structure
[11/26 20:12:34    125s] (I)      M4 has single uniform track structure
[11/26 20:12:34    125s] (I)      M5 has single uniform track structure
[11/26 20:12:34    125s] (I)      M6 has single uniform track structure
[11/26 20:12:34    125s] (I)      M7 has single uniform track structure
[11/26 20:12:34    125s] (I)      M8 has single uniform track structure
[11/26 20:12:34    125s] (I)      M9 has single uniform track structure
[11/26 20:12:34    125s] (I)      Pad has single uniform track structure
[11/26 20:12:34    125s] (I)      ============== Default via ===============
[11/26 20:12:34    125s] (I)      +---+------------------+-----------------+
[11/26 20:12:34    125s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:12:34    125s] (I)      +---+------------------+-----------------+
[11/26 20:12:34    125s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:12:34    125s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:12:34    125s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:12:34    125s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:12:34    125s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:12:34    125s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:12:34    125s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:12:34    125s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:12:34    125s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:12:34    125s] (I)      +---+------------------+-----------------+
[11/26 20:12:34    125s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:12:34    125s] (I)      Read 540 PG shapes
[11/26 20:12:34    125s] (I)      Read 0 clock shapes
[11/26 20:12:34    125s] (I)      Read 0 other shapes
[11/26 20:12:34    125s] (I)      #Routing Blockages  : 0
[11/26 20:12:34    125s] (I)      #Bump Blockages     : 0
[11/26 20:12:34    125s] (I)      #Instance Blockages : 12528
[11/26 20:12:34    125s] (I)      #PG Blockages       : 540
[11/26 20:12:34    125s] (I)      #Halo Blockages     : 0
[11/26 20:12:34    125s] (I)      #Boundary Blockages : 0
[11/26 20:12:34    125s] (I)      #Clock Blockages    : 0
[11/26 20:12:34    125s] (I)      #Other Blockages    : 0
[11/26 20:12:34    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:12:34    125s] (I)      #prerouted nets         : 0
[11/26 20:12:34    125s] (I)      #prerouted special nets : 0
[11/26 20:12:34    125s] (I)      #prerouted wires        : 0
[11/26 20:12:34    125s] (I)      Read 10747 nets ( ignored 0 )
[11/26 20:12:34    125s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:12:34    125s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:12:34    125s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:12:34    125s] (I)      dcls route internal nets
[11/26 20:12:34    125s] (I)      dcls route interface nets
[11/26 20:12:34    125s] (I)      dcls route common nets
[11/26 20:12:34    125s] (I)      dcls route top nets
[11/26 20:12:34    125s] (I)      Reading macro buffers
[11/26 20:12:34    125s] (I)      Number of macro buffers: 0
[11/26 20:12:34    125s] (I)      early_global_route_priority property id does not exist.
[11/26 20:12:34    125s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:12:34    125s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:12:34    125s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:12:34    125s] (I)      Number of ignored nets                =      0
[11/26 20:12:34    125s] (I)      Number of connected nets              =      0
[11/26 20:12:34    125s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:12:34    125s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:12:34    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:12:34    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:12:34    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:12:34    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:12:34    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:12:34    125s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/26 20:12:34    125s] (I)      Ndr track 0 does not exist
[11/26 20:12:34    125s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:12:34    125s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:12:34    125s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:12:34    125s] (I)      Site width          :   864  (dbu)
[11/26 20:12:34    125s] (I)      Row height          :  4320  (dbu)
[11/26 20:12:34    125s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:12:34    125s] (I)      GCell width         :  4320  (dbu)
[11/26 20:12:34    125s] (I)      GCell height        :  4320  (dbu)
[11/26 20:12:34    125s] (I)      Grid                :   185   185     3
[11/26 20:12:34    125s] (I)      Layer numbers       :     1     2     3
[11/26 20:12:34    125s] (I)      Layer name         :    M1    M2    M3
[11/26 20:12:34    125s] (I)      Vertical capacity   :     0     0  4320
[11/26 20:12:34    125s] (I)      Horizontal capacity :     0  4320     0
[11/26 20:12:34    125s] (I)      Default wire width  :   288   288   288
[11/26 20:12:34    125s] (I)      Default wire space  :   288   288   288
[11/26 20:12:34    125s] (I)      Default wire pitch  :   576   576   576
[11/26 20:12:34    125s] (I)      Default pitch size  :   576   576   576
[11/26 20:12:34    125s] (I)      First track coord   :   576  2880   576
[11/26 20:12:34    125s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 20:12:34    125s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:12:34    125s] (I)      --------------------------------------------------------
[11/26 20:12:34    125s] 
[11/26 20:12:34    125s] (I)      ============ Routing rule table ============
[11/26 20:12:34    125s] (I)      Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:12:34    125s] (I)      ========================================
[11/26 20:12:34    125s] (I)      
[11/26 20:12:34    125s] (I)      ==== NDR : (Default) ====
[11/26 20:12:34    125s] (I)      +--------------+--------+
[11/26 20:12:34    125s] (I)      |           ID |      0 |
[11/26 20:12:34    125s] (I)      |      Default |    yes |
[11/26 20:12:34    125s] (I)      |  Clk Special |     no |
[11/26 20:12:34    125s] (I)      | Hard spacing |     no |
[11/26 20:12:34    125s] (I)      |    NDR track | (none) |
[11/26 20:12:34    125s] (I)      |      NDR via | (none) |
[11/26 20:12:34    125s] (I)      |  Extra space |      0 |
[11/26 20:12:34    125s] (I)      |      Shields |      0 |
[11/26 20:12:34    125s] (I)      |   Demand (H) |      1 |
[11/26 20:12:34    125s] (I)      |   Demand (V) |      1 |
[11/26 20:12:34    125s] (I)      |        #Nets |  10747 |
[11/26 20:12:34    125s] (I)      +--------------+--------+
[11/26 20:12:34    125s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:34    125s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:12:34    125s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:34    125s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:12:34    125s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:12:34    125s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:34    125s] (I)      =============== Blocked Tracks ===============
[11/26 20:12:34    125s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:34    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:12:34    125s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:34    125s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:12:34    125s] (I)      |     2 |  239020 |    57954 |        24.25% |
[11/26 20:12:34    125s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 20:12:34    125s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:34    125s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.05 MB )
[11/26 20:12:34    125s] (I)      Reset routing kernel
[11/26 20:12:34    125s] (I)      numLocalWires=3589  numGlobalNetBranches=1211  numLocalNetBranches=610
[11/26 20:12:34    125s] (I)      totalPins=29799  totalGlobalPin=27403 (91.96%)
[11/26 20:12:34    125s] (I)      total 2D Cap : 441823 = (185043 H, 256780 V)
[11/26 20:12:34    125s] (I)      total 2D Demand : 2396 = (2396 H, 0 V)
[11/26 20:12:34    125s] (I)      init route region map
[11/26 20:12:34    125s] (I)      #blocked GCells = 0
[11/26 20:12:34    125s] (I)      #regions = 1
[11/26 20:12:34    125s] (I)      init safety region map
[11/26 20:12:34    125s] (I)      #blocked GCells = 0
[11/26 20:12:34    125s] (I)      #regions = 1
[11/26 20:12:34    125s] (I)      
[11/26 20:12:34    125s] (I)      ============  Phase 1a Route ============
[11/26 20:12:34    125s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 287
[11/26 20:12:34    125s] (I)      Usage: 173871 = (116409 H, 57462 V) = (62.91% H, 22.38% V) = (1.257e+05um H, 6.206e+04um V)
[11/26 20:12:34    125s] (I)      
[11/26 20:12:34    125s] (I)      ============  Phase 1b Route ============
[11/26 20:12:34    125s] (I)      Usage: 174243 = (116480 H, 57763 V) = (62.95% H, 22.50% V) = (1.258e+05um H, 6.238e+04um V)
[11/26 20:12:34    125s] (I)      eGR overflow: 23.46% H + 0.14% V
[11/26 20:12:34    125s] 
[11/26 20:12:34    125s] (I)      Updating congestion map
[11/26 20:12:34    125s] (I)      Overflow after Early Global Route 0.11% H + 0.00% V
[11/26 20:12:34    125s] (I)      Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.14 sec, Curr Mem: 3.05 MB )
[11/26 20:12:34    125s] Finished Early Global Route rough congestion estimation: mem = 3137.5M
[11/26 20:12:34    125s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.131, REAL:0.147, MEM:3137.5M, EPOCH TIME: 1732669954.853337
[11/26 20:12:34    125s] earlyGlobalRoute rough estimation gcell size 1 row height
[11/26 20:12:34    125s] OPERPROF: Starting CDPad at level 1, MEM:3137.5M, EPOCH TIME: 1732669954.853420
[11/26 20:12:34    125s] CDPadU 0.963 -> 0.970. R=0.445, N=8225, GS=1.080
[11/26 20:12:34    125s] OPERPROF: Finished CDPad at level 1, CPU:0.068, REAL:0.069, MEM:3137.5M, EPOCH TIME: 1732669954.922731
[11/26 20:12:34    125s] no activity file in design. spp won't run.
[11/26 20:12:34    125s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:34    125s] no activity file in design. spp won't run.
[11/26 20:12:34    125s] OPERPROF: Starting NP-Place at level 1, MEM:3137.5M, EPOCH TIME: 1732669954.949616
[11/26 20:12:36    127s] OPERPROF: Finished NP-Place at level 1, CPU:1.797, REAL:1.826, MEM:3144.7M, EPOCH TIME: 1732669956.775852
[11/26 20:12:36    127s] Legalizing MH Cells... 0 / 0 (level 7) on dist_sort
[11/26 20:12:36    127s] MH legal: No MH instances from GP
[11/26 20:12:36    127s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:36    127s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3144.7M, DRC: 0)
[11/26 20:12:36    127s] no activity file in design. spp won't run.
[11/26 20:12:36    127s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:36    127s] no activity file in design. spp won't run.
[11/26 20:12:36    127s] OPERPROF: Starting NP-Place at level 1, MEM:3144.7M, EPOCH TIME: 1732669956.807312
[11/26 20:12:41    132s] Iteration 10: Total net bbox = 1.805e+05 (1.24e+05 5.70e+04)
[11/26 20:12:41    132s]               Est.  stn bbox = 1.943e+05 (1.30e+05 6.42e+04)
[11/26 20:12:41    132s]               cpu = 0:00:04.8 real = 0:00:05.0 mem = 3145.7M
[11/26 20:12:41    132s] OPERPROF: Finished NP-Place at level 1, CPU:4.785, REAL:4.821, MEM:3145.7M, EPOCH TIME: 1732669961.628468
[11/26 20:12:41    132s] Legalizing MH Cells... 0 / 0 (level 8) on dist_sort
[11/26 20:12:41    132s] MH legal: No MH instances from GP
[11/26 20:12:41    132s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:41    132s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3145.7M, DRC: 0)
[11/26 20:12:41    132s] no activity file in design. spp won't run.
[11/26 20:12:41    132s] NP #FI/FS/SF FL/PI: 875/0/0 8225/0
[11/26 20:12:41    132s] no activity file in design. spp won't run.
[11/26 20:12:41    132s] OPERPROF: Starting NP-Place at level 1, MEM:3145.7M, EPOCH TIME: 1732669961.658845
[11/26 20:12:41    132s] GP RA stats: MHOnly 0 nrInst 8225 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 20:12:43    134s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3164.8M, EPOCH TIME: 1732669963.464452
[11/26 20:12:43    134s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.001, REAL:0.001, MEM:3164.8M, EPOCH TIME: 1732669963.465826
[11/26 20:12:43    134s] Iteration 11: Total net bbox = 1.779e+05 (1.21e+05 5.66e+04)
[11/26 20:12:43    134s]               Est.  stn bbox = 1.916e+05 (1.28e+05 6.37e+04)
[11/26 20:12:43    134s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 3164.8M
[11/26 20:12:43    134s] OPERPROF: Finished NP-Place at level 1, CPU:1.785, REAL:1.810, MEM:3164.8M, EPOCH TIME: 1732669963.468600
[11/26 20:12:43    134s] Legalizing MH Cells... 0 / 0 (level 9) on dist_sort
[11/26 20:12:43    134s] MH legal: No MH instances from GP
[11/26 20:12:43    134s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:12:43    134s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3148.8M, DRC: 0)
[11/26 20:12:43    134s] Move report: Timing Driven Placement moves 8225 insts, mean move: 4.82 um, max move: 35.21 um 
[11/26 20:12:43    134s] 	Max move on inst (DP_OP_685J1_127_2455_U243): (135.50, 147.60) --> (166.40, 143.28)
[11/26 20:12:43    134s] no activity file in design. spp won't run.
[11/26 20:12:43    134s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3148.8M, EPOCH TIME: 1732669963.478457
[11/26 20:12:43    134s] Saved padding area to DB
[11/26 20:12:43    134s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3148.8M, EPOCH TIME: 1732669963.478996
[11/26 20:12:43    134s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3148.8M, EPOCH TIME: 1732669963.480000
[11/26 20:12:43    134s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3148.8M, EPOCH TIME: 1732669963.481127
[11/26 20:12:43    134s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:12:43    134s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3148.8M, EPOCH TIME: 1732669963.482932
[11/26 20:12:43    134s] Cell dist_sort LLGs are deleted
[11/26 20:12:43    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:12:43    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:43    134s] # Resetting pin-track-align track data.
[11/26 20:12:43    134s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.006, REAL:0.006, MEM:3148.8M, EPOCH TIME: 1732669963.484657
[11/26 20:12:43    134s] 
[11/26 20:12:43    134s] Finished Incremental Placement (cpu=0:00:24.0, real=0:00:24.0, mem=3148.8M)
[11/26 20:12:43    134s] CongRepair sets shifter mode to gplace
[11/26 20:12:43    134s] TDRefine: refinePlace mode is spiral
[11/26 20:12:43    134s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3148.8M, EPOCH TIME: 1732669963.485020
[11/26 20:12:43    134s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3148.8M, EPOCH TIME: 1732669963.485043
[11/26 20:12:43    134s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3148.8M, EPOCH TIME: 1732669963.485076
[11/26 20:12:43    134s] Processing tracks to init pin-track alignment.
[11/26 20:12:43    134s] z: 1, totalTracks: 1
[11/26 20:12:43    134s] z: 3, totalTracks: 1
[11/26 20:12:43    134s] z: 5, totalTracks: 1
[11/26 20:12:43    134s] z: 7, totalTracks: 1
[11/26 20:12:43    134s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:12:43    134s] Cell dist_sort LLGs are deleted
[11/26 20:12:43    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:43    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:43    134s] # Building dist_sort llgBox search-tree.
[11/26 20:12:43    134s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3148.8M, EPOCH TIME: 1732669963.488620
[11/26 20:12:43    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:43    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:43    134s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3148.8M, EPOCH TIME: 1732669963.489046
[11/26 20:12:43    134s] Max number of tech site patterns supported in site array is 256.
[11/26 20:12:43    134s] Core basic site is coreSite
[11/26 20:12:43    134s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:12:43    134s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:12:43    134s] Fast DP-INIT is on for default
[11/26 20:12:43    134s] Keep-away cache is enable on metals: 1-10
[11/26 20:12:43    134s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:12:43    134s] Atter site array init, number of instance map data is 0.
[11/26 20:12:43    134s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.004, REAL:0.004, MEM:3148.8M, EPOCH TIME: 1732669963.492814
[11/26 20:12:43    134s] 
[11/26 20:12:43    134s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:12:43    134s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:12:43    134s] OPERPROF:         Starting CMU at level 5, MEM:3148.8M, EPOCH TIME: 1732669963.494721
[11/26 20:12:43    134s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.000, MEM:3148.8M, EPOCH TIME: 1732669963.495082
[11/26 20:12:43    134s] 
[11/26 20:12:43    134s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:12:43    134s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.007, MEM:3148.8M, EPOCH TIME: 1732669963.495732
[11/26 20:12:43    134s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3148.8M, EPOCH TIME: 1732669963.495774
[11/26 20:12:43    134s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3148.8M, EPOCH TIME: 1732669963.495875
[11/26 20:12:43    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3148.8MB).
[11/26 20:12:43    134s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.013, MEM:3148.8M, EPOCH TIME: 1732669963.498312
[11/26 20:12:43    134s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.014, MEM:3148.8M, EPOCH TIME: 1732669963.498629
[11/26 20:12:43    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1053752.3
[11/26 20:12:43    134s] OPERPROF:   Starting Refine-Place at level 2, MEM:3148.8M, EPOCH TIME: 1732669963.498693
[11/26 20:12:43    134s] *** Starting refinePlace (0:02:14 mem=3148.8M) ***
[11/26 20:12:43    134s] Total net bbox length = 1.769e+05 (1.199e+05 5.698e+04) (ext = 2.321e+04)
[11/26 20:12:43    134s] 
[11/26 20:12:43    134s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:12:43    134s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:12:43    134s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 20:12:43    134s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3148.8M, EPOCH TIME: 1732669963.506674
[11/26 20:12:43    134s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:3148.8M, EPOCH TIME: 1732669963.507263
[11/26 20:12:43    134s] Set min layer with default ( 2 )
[11/26 20:12:43    134s] Set max layer with parameter ( 3 )
[11/26 20:12:43    134s] Set min layer with default ( 2 )
[11/26 20:12:43    134s] Set max layer with parameter ( 3 )
[11/26 20:12:43    134s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3148.8M, EPOCH TIME: 1732669963.510923
[11/26 20:12:43    134s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3148.8M, EPOCH TIME: 1732669963.511153
[11/26 20:12:43    134s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3148.8M, EPOCH TIME: 1732669963.511305
[11/26 20:12:43    134s] Starting refinePlace ...
[11/26 20:12:43    134s] Set min layer with default ( 2 )
[11/26 20:12:43    134s] Set max layer with parameter ( 3 )
[11/26 20:12:43    134s] Set min layer with default ( 2 )
[11/26 20:12:43    134s] Set max layer with parameter ( 3 )
[11/26 20:12:43    134s] DDP initSite1 nrRow 175 nrJob 175
[11/26 20:12:43    134s] DDP markSite nrRow 175 nrJob 175
[11/26 20:12:43    134s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 20:12:43    134s] ** Cut row section cpu time 0:00:00.0.
[11/26 20:12:43    134s]  ** Cut row section real time 0:00:00.0.
[11/26 20:12:43    134s]    Spread Effort: high, standalone mode, useDDP on.
[11/26 20:12:43    134s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3148.8MB) @(0:02:14 - 0:02:14).
[11/26 20:12:43    134s] Move report: preRPlace moves 8225 insts, mean move: 0.13 um, max move: 4.20 um 
[11/26 20:12:43    134s] 	Max move on inst (search_3_reg_reg_8_): (11.64, 102.24) --> (15.84, 102.24)
[11/26 20:12:43    134s] 	Length: 26 sites, height: 1 rows, site name: coreSite, cell type: ASYNC_DFFHx1_ASAP7_75t_R
[11/26 20:12:43    134s] 	Violation at original loc: Placement Blockage Violation
[11/26 20:12:43    134s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3148.8M, EPOCH TIME: 1732669963.563925
[11/26 20:12:43    134s] Tweakage: fix icg 0, fix clk 0.
[11/26 20:12:43    134s] Tweakage: density cost 0, scale 0.4.
[11/26 20:12:43    134s] Tweakage: activity cost 0, scale 1.0.
[11/26 20:12:43    134s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3152.9M, EPOCH TIME: 1732669963.575736
[11/26 20:12:43    134s] Cut to 2 partitions.
[11/26 20:12:43    134s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3152.9M, EPOCH TIME: 1732669963.579937
[11/26 20:12:43    134s] Tweakage perm 286 insts, flip 2851 insts.
[11/26 20:12:43    134s] Tweakage perm 83 insts, flip 227 insts.
[11/26 20:12:43    134s] Tweakage perm 21 insts, flip 14 insts.
[11/26 20:12:43    134s] Tweakage perm 0 insts, flip 0 insts.
[11/26 20:12:43    134s] Tweakage perm 82 insts, flip 291 insts.
[11/26 20:12:43    134s] Tweakage perm 15 insts, flip 22 insts.
[11/26 20:12:43    134s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.301, REAL:0.301, MEM:3152.9M, EPOCH TIME: 1732669963.881247
[11/26 20:12:43    134s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.304, REAL:0.307, MEM:3152.9M, EPOCH TIME: 1732669963.882736
[11/26 20:12:43    134s] Cleanup congestion map
[11/26 20:12:43    134s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.318, REAL:0.321, MEM:3152.9M, EPOCH TIME: 1732669963.884580
[11/26 20:12:43    134s] Move report: Congestion aware Tweak moves 692 insts, mean move: 2.04 um, max move: 18.36 um 
[11/26 20:12:43    134s] 	Max move on inst (U5094): (109.15, 141.12) --> (90.79, 141.12)
[11/26 20:12:43    134s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=3152.9mb) @(0:02:14 - 0:02:15).
[11/26 20:12:43    134s] Cleanup congestion map
[11/26 20:12:43    134s] 
[11/26 20:12:43    134s]  === Spiral for Logical I: (movable: 8225) ===
[11/26 20:12:43    134s] 
[11/26 20:12:43    134s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 20:12:44    134s] 
[11/26 20:12:44    134s]  Info: 0 filler has been deleted!
[11/26 20:12:44    134s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 20:12:44    134s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[11/26 20:12:44    134s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 20:12:44    134s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3120.9MB) @(0:02:15 - 0:02:15).
[11/26 20:12:44    134s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 20:12:44    134s] Move report: Detail placement moves 8225 insts, mean move: 0.29 um, max move: 18.33 um 
[11/26 20:12:44    134s] 	Max move on inst (U5094): (109.11, 141.13) --> (90.79, 141.12)
[11/26 20:12:44    134s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3120.9MB
[11/26 20:12:44    134s] Statistics of distance of Instance movement in refine placement:
[11/26 20:12:44    134s]   maximum (X+Y) =        18.33 um
[11/26 20:12:44    134s]   inst (U5094) with max move: (109.108, 141.135) -> (90.792, 141.12)
[11/26 20:12:44    134s]   mean    (X+Y) =         0.29 um
[11/26 20:12:44    134s] Summary Report:
[11/26 20:12:44    134s] Instances move: 8225 (out of 8225 movable)
[11/26 20:12:44    134s] Instances flipped: 0
[11/26 20:12:44    134s] Mean displacement: 0.29 um
[11/26 20:12:44    134s] Max displacement: 18.33 um (Instance: U5094) (109.108, 141.135) -> (90.792, 141.12)
[11/26 20:12:44    134s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVxp33_ASAP7_75t_R
[11/26 20:12:44    134s] 	Violation at original loc: Overlapping with other instance
[11/26 20:12:44    134s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 20:12:44    134s] Total instances moved : 8225
[11/26 20:12:44    134s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.500, REAL:0.508, MEM:3120.9M, EPOCH TIME: 1732669964.018926
[11/26 20:12:44    134s] Total net bbox length = 1.729e+05 (1.159e+05 5.705e+04) (ext = 2.305e+04)
[11/26 20:12:44    134s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3120.9MB
[11/26 20:12:44    134s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=3120.9MB) @(0:02:14 - 0:02:15).
[11/26 20:12:44    134s] *** Finished refinePlace (0:02:15 mem=3120.9M) ***
[11/26 20:12:44    134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1053752.3
[11/26 20:12:44    134s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.516, REAL:0.525, MEM:3120.9M, EPOCH TIME: 1732669964.023261
[11/26 20:12:44    134s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3120.9M, EPOCH TIME: 1732669964.023649
[11/26 20:12:44    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9100).
[11/26 20:12:44    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    134s] Cell dist_sort LLGs are deleted
[11/26 20:12:44    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    134s] # Resetting pin-track-align track data.
[11/26 20:12:44    134s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.008, REAL:0.009, MEM:3106.9M, EPOCH TIME: 1732669964.032607
[11/26 20:12:44    134s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.537, REAL:0.548, MEM:3106.9M, EPOCH TIME: 1732669964.032681
[11/26 20:12:44    134s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3106.9M, EPOCH TIME: 1732669964.033635
[11/26 20:12:44    134s] Starting Early Global Route congestion estimation: mem = 3106.9M
[11/26 20:12:44    134s] (I)      Initializing eGR engine (regular)
[11/26 20:12:44    134s] Set min layer with default ( 2 )
[11/26 20:12:44    134s] Set max layer with parameter ( 3 )
[11/26 20:12:44    134s] (I)      clean place blk overflow:
[11/26 20:12:44    134s] (I)      H : enabled 1.00 0
[11/26 20:12:44    134s] (I)      V : enabled 1.00 0
[11/26 20:12:44    134s] (I)      Initializing eGR engine (regular)
[11/26 20:12:44    134s] Set min layer with default ( 2 )
[11/26 20:12:44    134s] Set max layer with parameter ( 3 )
[11/26 20:12:44    134s] (I)      clean place blk overflow:
[11/26 20:12:44    134s] (I)      H : enabled 1.00 0
[11/26 20:12:44    134s] (I)      V : enabled 1.00 0
[11/26 20:12:44    134s] (I)      Started Early Global Route kernel ( Curr Mem: 3.00 MB )
[11/26 20:12:44    134s] (I)      Running eGR Regular flow
[11/26 20:12:44    134s] (I)      # wire layers (front) : 11
[11/26 20:12:44    134s] (I)      # wire layers (back)  : 0
[11/26 20:12:44    134s] (I)      min wire layer : 1
[11/26 20:12:44    134s] (I)      max wire layer : 10
[11/26 20:12:44    134s] (I)      # cut layers (front) : 10
[11/26 20:12:44    134s] (I)      # cut layers (back)  : 0
[11/26 20:12:44    134s] (I)      min cut layer : 1
[11/26 20:12:44    134s] (I)      max cut layer : 9
[11/26 20:12:44    134s] (I)      ================================ Layers ================================
[11/26 20:12:44    134s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:44    134s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:12:44    134s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:44    134s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:44    134s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:44    134s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:12:44    134s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:12:44    134s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:12:44    134s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:12:44    134s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:12:44    134s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:12:44    134s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:12:44    134s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:12:44    134s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:12:44    134s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:44    134s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:12:44    134s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:12:44    134s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:12:44    134s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:12:44    134s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:12:44    134s] (I)      Started Import and model ( Curr Mem: 3.00 MB )
[11/26 20:12:44    134s] (I)      == Non-default Options ==
[11/26 20:12:44    134s] (I)      Maximum routing layer                              : 3
[11/26 20:12:44    134s] (I)      Top routing layer                                  : 3
[11/26 20:12:44    134s] (I)      Number of threads                                  : 1
[11/26 20:12:44    134s] (I)      Route tie net to shape                             : auto
[11/26 20:12:44    134s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 20:12:44    134s] (I)      Method to set GCell size                           : row
[11/26 20:12:44    134s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:12:44    134s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:12:44    134s] (I)      ============== Pin Summary ==============
[11/26 20:12:44    134s] (I)      +-------+--------+---------+------------+
[11/26 20:12:44    134s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:12:44    134s] (I)      +-------+--------+---------+------------+
[11/26 20:12:44    134s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:12:44    134s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:12:44    134s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:12:44    134s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:12:44    134s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:12:44    134s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:12:44    134s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:12:44    134s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:12:44    134s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:12:44    134s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:12:44    134s] (I)      +-------+--------+---------+------------+
[11/26 20:12:44    134s] (I)      Custom ignore net properties:
[11/26 20:12:44    134s] (I)      1 : NotLegal
[11/26 20:12:44    134s] (I)      Default ignore net properties:
[11/26 20:12:44    134s] (I)      1 : Special
[11/26 20:12:44    134s] (I)      2 : Analog
[11/26 20:12:44    134s] (I)      3 : Fixed
[11/26 20:12:44    134s] (I)      4 : Skipped
[11/26 20:12:44    134s] (I)      5 : MixedSignal
[11/26 20:12:44    134s] (I)      Prerouted net properties:
[11/26 20:12:44    134s] (I)      1 : NotLegal
[11/26 20:12:44    134s] (I)      2 : Special
[11/26 20:12:44    134s] (I)      3 : Analog
[11/26 20:12:44    134s] (I)      4 : Fixed
[11/26 20:12:44    134s] (I)      5 : Skipped
[11/26 20:12:44    134s] (I)      6 : MixedSignal
[11/26 20:12:44    134s] [NR-eGR] Early global route reroute all routable nets
[11/26 20:12:44    134s] (I)      Use row-based GCell size
[11/26 20:12:44    134s] (I)      Use row-based GCell align
[11/26 20:12:44    134s] (I)      layer 0 area = 170496
[11/26 20:12:44    134s] (I)      layer 1 area = 170496
[11/26 20:12:44    134s] (I)      layer 2 area = 170496
[11/26 20:12:44    134s] (I)      GCell unit size   : 4320
[11/26 20:12:44    134s] (I)      GCell multiplier  : 1
[11/26 20:12:44    134s] (I)      GCell row height  : 4320
[11/26 20:12:44    134s] (I)      Actual row height : 4320
[11/26 20:12:44    134s] (I)      GCell align ref   : 20160 20160
[11/26 20:12:44    134s] [NR-eGR] Track table information for default rule: 
[11/26 20:12:44    134s] [NR-eGR] M1 has single uniform track structure
[11/26 20:12:44    134s] [NR-eGR] M2 has non-uniform track structure
[11/26 20:12:44    134s] [NR-eGR] M3 has single uniform track structure
[11/26 20:12:44    134s] [NR-eGR] M4 has single uniform track structure
[11/26 20:12:44    134s] [NR-eGR] M5 has single uniform track structure
[11/26 20:12:44    134s] [NR-eGR] M6 has single uniform track structure
[11/26 20:12:44    134s] [NR-eGR] M7 has single uniform track structure
[11/26 20:12:44    134s] [NR-eGR] M8 has single uniform track structure
[11/26 20:12:44    134s] [NR-eGR] M9 has single uniform track structure
[11/26 20:12:44    134s] [NR-eGR] Pad has single uniform track structure
[11/26 20:12:44    134s] (I)      ============== Default via ===============
[11/26 20:12:44    134s] (I)      +---+------------------+-----------------+
[11/26 20:12:44    134s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:12:44    134s] (I)      +---+------------------+-----------------+
[11/26 20:12:44    134s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:12:44    134s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:12:44    134s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:12:44    134s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:12:44    134s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:12:44    134s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:12:44    134s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:12:44    134s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:12:44    134s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:12:44    134s] (I)      +---+------------------+-----------------+
[11/26 20:12:44    134s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:12:44    134s] [NR-eGR] Read 540 PG shapes
[11/26 20:12:44    134s] [NR-eGR] Read 0 clock shapes
[11/26 20:12:44    134s] [NR-eGR] Read 0 other shapes
[11/26 20:12:44    134s] [NR-eGR] #Routing Blockages  : 0
[11/26 20:12:44    134s] [NR-eGR] #Bump Blockages     : 0
[11/26 20:12:44    134s] [NR-eGR] #Instance Blockages : 12528
[11/26 20:12:44    134s] [NR-eGR] #PG Blockages       : 540
[11/26 20:12:44    134s] [NR-eGR] #Halo Blockages     : 0
[11/26 20:12:44    134s] [NR-eGR] #Boundary Blockages : 0
[11/26 20:12:44    134s] [NR-eGR] #Clock Blockages    : 0
[11/26 20:12:44    134s] [NR-eGR] #Other Blockages    : 0
[11/26 20:12:44    134s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:12:44    134s] [NR-eGR] #prerouted nets         : 0
[11/26 20:12:44    134s] [NR-eGR] #prerouted special nets : 0
[11/26 20:12:44    134s] [NR-eGR] #prerouted wires        : 0
[11/26 20:12:44    134s] [NR-eGR] Read 10747 nets ( ignored 0 )
[11/26 20:12:44    134s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:12:44    134s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:12:44    134s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:12:44    134s] (I)      dcls route internal nets
[11/26 20:12:44    134s] (I)      dcls route interface nets
[11/26 20:12:44    134s] (I)      dcls route common nets
[11/26 20:12:44    134s] (I)      dcls route top nets
[11/26 20:12:44    134s] (I)      Reading macro buffers
[11/26 20:12:44    134s] (I)      Number of macro buffers: 0
[11/26 20:12:44    134s] (I)      early_global_route_priority property id does not exist.
[11/26 20:12:44    134s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:12:44    134s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:12:44    134s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:12:44    134s] (I)      Number of ignored nets                =      0
[11/26 20:12:44    134s] (I)      Number of connected nets              =      0
[11/26 20:12:44    134s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:12:44    134s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:12:44    134s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:12:44    134s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:12:44    134s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:12:44    134s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:12:44    134s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:12:44    134s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 20:12:44    134s] (I)      Ndr track 0 does not exist
[11/26 20:12:44    134s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:12:44    134s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:12:44    134s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:12:44    134s] (I)      Site width          :   864  (dbu)
[11/26 20:12:44    134s] (I)      Row height          :  4320  (dbu)
[11/26 20:12:44    134s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:12:44    134s] (I)      GCell width         :  4320  (dbu)
[11/26 20:12:44    134s] (I)      GCell height        :  4320  (dbu)
[11/26 20:12:44    134s] (I)      Grid                :   185   185     3
[11/26 20:12:44    134s] (I)      Layer numbers       :     1     2     3
[11/26 20:12:44    134s] (I)      Layer name         :    M1    M2    M3
[11/26 20:12:44    134s] (I)      Vertical capacity   :     0     0  4320
[11/26 20:12:44    134s] (I)      Horizontal capacity :     0  4320     0
[11/26 20:12:44    134s] (I)      Default wire width  :   288   288   288
[11/26 20:12:44    134s] (I)      Default wire space  :   288   288   288
[11/26 20:12:44    134s] (I)      Default wire pitch  :   576   576   576
[11/26 20:12:44    134s] (I)      Default pitch size  :   576   576   576
[11/26 20:12:44    134s] (I)      First track coord   :   576  2880   576
[11/26 20:12:44    134s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 20:12:44    134s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:12:44    134s] (I)      --------------------------------------------------------
[11/26 20:12:44    134s] 
[11/26 20:12:44    134s] [NR-eGR] ============ Routing rule table ============
[11/26 20:12:44    134s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:12:44    134s] [NR-eGR] ========================================
[11/26 20:12:44    134s] [NR-eGR] 
[11/26 20:12:44    134s] (I)      ==== NDR : (Default) ====
[11/26 20:12:44    134s] (I)      +--------------+--------+
[11/26 20:12:44    134s] (I)      |           ID |      0 |
[11/26 20:12:44    134s] (I)      |      Default |    yes |
[11/26 20:12:44    134s] (I)      |  Clk Special |     no |
[11/26 20:12:44    134s] (I)      | Hard spacing |     no |
[11/26 20:12:44    134s] (I)      |    NDR track | (none) |
[11/26 20:12:44    134s] (I)      |      NDR via | (none) |
[11/26 20:12:44    134s] (I)      |  Extra space |      0 |
[11/26 20:12:44    134s] (I)      |      Shields |      0 |
[11/26 20:12:44    134s] (I)      |   Demand (H) |      1 |
[11/26 20:12:44    134s] (I)      |   Demand (V) |      1 |
[11/26 20:12:44    134s] (I)      |        #Nets |  10747 |
[11/26 20:12:44    134s] (I)      +--------------+--------+
[11/26 20:12:44    134s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:44    134s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:12:44    134s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:44    134s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:12:44    134s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:12:44    134s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:12:44    134s] (I)      =============== Blocked Tracks ===============
[11/26 20:12:44    134s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:44    134s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:12:44    134s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:44    134s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:12:44    134s] (I)      |     2 |  239020 |    52440 |        21.94% |
[11/26 20:12:44    134s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 20:12:44    134s] (I)      +-------+---------+----------+---------------+
[11/26 20:12:44    134s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.00 MB )
[11/26 20:12:44    134s] (I)      Reset routing kernel
[11/26 20:12:44    134s] (I)      Started Global Routing ( Curr Mem: 3.00 MB )
[11/26 20:12:44    134s] (I)      totalPins=29799  totalGlobalPin=29417 (98.72%)
[11/26 20:12:44    134s] (I)      ================= Net Group Info =================
[11/26 20:12:44    134s] (I)      +----+----------------+--------------+-----------+
[11/26 20:12:44    134s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 20:12:44    134s] (I)      +----+----------------+--------------+-----------+
[11/26 20:12:44    134s] (I)      |  1 |          10747 |        M2(2) |     M3(3) |
[11/26 20:12:44    134s] (I)      +----+----------------+--------------+-----------+
[11/26 20:12:44    134s] (I)      total 2D Cap : 447320 = (190540 H, 256780 V)
[11/26 20:12:44    134s] (I)      total 2D Demand : 382 = (382 H, 0 V)
[11/26 20:12:44    134s] (I)      init route region map
[11/26 20:12:44    134s] (I)      #blocked GCells = 0
[11/26 20:12:44    134s] (I)      #regions = 1
[11/26 20:12:44    134s] (I)      init safety region map
[11/26 20:12:44    134s] (I)      #blocked GCells = 0
[11/26 20:12:44    134s] (I)      #regions = 1
[11/26 20:12:44    134s] (I)      Adjusted 0 GCells for pin access
[11/26 20:12:44    134s] [NR-eGR] Layer group 1: route 10747 net(s) in layer range [2, 3]
[11/26 20:12:44    134s] (I)      
[11/26 20:12:44    134s] (I)      ============  Phase 1a Route ============
[11/26 20:12:44    134s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:12:44    134s] (I)      Usage: 168080 = (110812 H, 57268 V) = (58.16% H, 22.30% V) = (1.197e+05um H, 6.185e+04um V)
[11/26 20:12:44    134s] (I)      
[11/26 20:12:44    134s] (I)      ============  Phase 1b Route ============
[11/26 20:12:44    134s] (I)      Usage: 168352 = (110878 H, 57474 V) = (58.19% H, 22.38% V) = (1.197e+05um H, 6.207e+04um V)
[11/26 20:12:44    134s] (I)      Overflow of layer group 1: 14.92% H + 0.06% V. EstWL: 1.818202e+05um
[11/26 20:12:44    134s] (I)      Congestion metric : 16.52%H 0.08%V, 16.60%HV
[11/26 20:12:44    134s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 20:12:44    134s] (I)      
[11/26 20:12:44    134s] (I)      ============  Phase 1c Route ============
[11/26 20:12:44    134s] (I)      Level2 Grid: 37 x 37
[11/26 20:12:44    134s] (I)      Usage: 168645 = (110878 H, 57767 V) = (58.19% H, 22.50% V) = (1.197e+05um H, 6.239e+04um V)
[11/26 20:12:44    134s] (I)      
[11/26 20:12:44    134s] (I)      ============  Phase 1d Route ============
[11/26 20:12:44    135s] (I)      Usage: 169757 = (110998 H, 58759 V) = (58.25% H, 22.88% V) = (1.199e+05um H, 6.346e+04um V)
[11/26 20:12:44    135s] (I)      
[11/26 20:12:44    135s] (I)      ============  Phase 1e Route ============
[11/26 20:12:44    135s] (I)      Usage: 169757 = (110998 H, 58759 V) = (58.25% H, 22.88% V) = (1.199e+05um H, 6.346e+04um V)
[11/26 20:12:44    135s] [NR-eGR] Early Global Route overflow of layer group 1: 12.29% H + 0.04% V. EstWL: 1.833376e+05um
[11/26 20:12:44    135s] (I)      
[11/26 20:12:44    135s] (I)      ============  Phase 1l Route ============
[11/26 20:12:44    135s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 20:12:44    135s] (I)      Layer  2:     194081    119144      4256        2760      252540    ( 1.08%) 
[11/26 20:12:44    135s] (I)      Layer  3:     255392     58735        14           0      255300    ( 0.00%) 
[11/26 20:12:44    135s] (I)      Total:        449473    177879      4270        2760      507840    ( 0.54%) 
[11/26 20:12:44    135s] (I)      
[11/26 20:12:44    135s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 20:12:44    135s] [NR-eGR]                        OverCon           OverCon            
[11/26 20:12:44    135s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/26 20:12:44    135s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/26 20:12:44    135s] [NR-eGR] ---------------------------------------------------------------
[11/26 20:12:44    135s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 20:12:44    135s] [NR-eGR]      M2 ( 2)      2784( 8.27%)       212( 0.63%)   ( 8.90%) 
[11/26 20:12:44    135s] [NR-eGR]      M3 ( 3)        14( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/26 20:12:44    135s] [NR-eGR] ---------------------------------------------------------------
[11/26 20:12:44    135s] [NR-eGR]        Total      2798( 4.13%)       212( 0.31%)   ( 4.45%) 
[11/26 20:12:44    135s] [NR-eGR] 
[11/26 20:12:44    135s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 3.01 MB )
[11/26 20:12:44    135s] (I)      Updating congestion map
[11/26 20:12:44    135s] (I)      total 2D Cap : 452566 = (195786 H, 256780 V)
[11/26 20:12:44    135s] [NR-eGR] Overflow after Early Global Route 8.68% H + 0.04% V
[11/26 20:12:44    135s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.42 sec, Curr Mem: 3.00 MB )
[11/26 20:12:44    135s] Early Global Route congestion estimation runtime: 0.42 seconds, mem = 3104.3M
[11/26 20:12:44    135s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.406, REAL:0.422, MEM:3104.3M, EPOCH TIME: 1732669964.455314
[11/26 20:12:44    135s] OPERPROF: Starting HotSpotCal at level 1, MEM:3104.3M, EPOCH TIME: 1732669964.455346
[11/26 20:12:44    135s] [hotspot] +------------+---------------+---------------+
[11/26 20:12:44    135s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 20:12:44    135s] [hotspot] +------------+---------------+---------------+
[11/26 20:12:44    135s] [hotspot] | normalized |         10.22 |         90.89 |
[11/26 20:12:44    135s] [hotspot] +------------+---------------+---------------+
[11/26 20:12:44    135s] Local HotSpot Analysis: normalized max congestion hotspot area = 10.22, normalized total congestion hotspot area = 90.89 (area is in unit of 4 std-cell row bins)
[11/26 20:12:44    135s] [hotspot] max/total 10.22/90.89, big hotspot (>10) total 12.22
[11/26 20:12:44    135s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 20:12:44    135s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:44    135s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 20:12:44    135s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:44    135s] [hotspot] |  1  |    95.76    61.20   108.72    78.48 |        8.44   |             NA                |
[11/26 20:12:44    135s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:44    135s] [hotspot] |  2  |    65.52    56.88    78.48    74.16 |        7.33   |             NA                |
[11/26 20:12:44    135s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:44    135s] [hotspot] |  3  |    43.92    35.28    52.56    43.92 |        3.11   |             NA                |
[11/26 20:12:44    135s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:44    135s] [hotspot] |  4  |    82.80    61.20    91.44    69.84 |        3.11   |             NA                |
[11/26 20:12:44    135s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:44    135s] [hotspot] |  5  |    56.88    74.16    65.52    82.80 |        3.11   |             NA                |
[11/26 20:12:44    135s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:12:44    135s] Top 5 hotspots total area: 25.11
[11/26 20:12:44    135s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3120.3M, EPOCH TIME: 1732669964.459359
[11/26 20:12:44    135s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3120.3M, EPOCH TIME: 1732669964.459731
[11/26 20:12:44    135s] Starting Early Global Route wiring: mem = 3120.3M
[11/26 20:12:44    135s] (I)      Running track assignment and export wires
[11/26 20:12:44    135s] (I)      Delete wires for 10747 nets 
[11/26 20:12:44    135s] (I)      ============= Track Assignment ============
[11/26 20:12:44    135s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.02 MB )
[11/26 20:12:44    135s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 20:12:44    135s] (I)      Run Multi-thread track assignment
[11/26 20:12:44    135s] (I)      Finished Track Assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.02 MB )
[11/26 20:12:44    135s] (I)      Started Export ( Curr Mem: 3.02 MB )
[11/26 20:12:44    135s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 20:12:44    135s] [NR-eGR] Total eGR-routed clock nets wire length: 1484um, number of vias: 1591
[11/26 20:12:44    135s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:12:44    135s] [NR-eGR]              Length (um)   Vias 
[11/26 20:12:44    135s] [NR-eGR] --------------------------------
[11/26 20:12:44    135s] [NR-eGR]  M1   (1V)             0  20245 
[11/26 20:12:44    135s] [NR-eGR]  M2   (2H)        123013  48561 
[11/26 20:12:44    135s] [NR-eGR]  M3   (3V)         66491      0 
[11/26 20:12:44    135s] [NR-eGR]  M4   (4H)             0      0 
[11/26 20:12:44    135s] [NR-eGR]  M5   (5V)             0      0 
[11/26 20:12:44    135s] [NR-eGR]  M6   (6H)             0      0 
[11/26 20:12:44    135s] [NR-eGR]  M7   (7V)             0      0 
[11/26 20:12:44    135s] [NR-eGR]  M8   (8H)             0      0 
[11/26 20:12:44    135s] [NR-eGR]  M9   (9V)             0      0 
[11/26 20:12:44    135s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 20:12:44    135s] [NR-eGR] --------------------------------
[11/26 20:12:44    135s] [NR-eGR]       Total       189503  68806 
[11/26 20:12:44    135s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:12:44    135s] [NR-eGR] Total half perimeter of net bounding box: 172938um
[11/26 20:12:44    135s] [NR-eGR] Total length: 189503um, number of vias: 68806
[11/26 20:12:44    135s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:12:44    135s] (I)      == Layer wire length by net rule ==
[11/26 20:12:44    135s] (I)                    Default 
[11/26 20:12:44    135s] (I)      ----------------------
[11/26 20:12:44    135s] (I)       M1   (1V)        0um 
[11/26 20:12:44    135s] (I)       M2   (2H)   123013um 
[11/26 20:12:44    135s] (I)       M3   (3V)    66491um 
[11/26 20:12:44    135s] (I)       M4   (4H)        0um 
[11/26 20:12:44    135s] (I)       M5   (5V)        0um 
[11/26 20:12:44    135s] (I)       M6   (6H)        0um 
[11/26 20:12:44    135s] (I)       M7   (7V)        0um 
[11/26 20:12:44    135s] (I)       M8   (8H)        0um 
[11/26 20:12:44    135s] (I)       M9   (9V)        0um 
[11/26 20:12:44    135s] (I)       Pad  (10H)       0um 
[11/26 20:12:44    135s] (I)      ----------------------
[11/26 20:12:44    135s] (I)            Total  189503um 
[11/26 20:12:44    135s] (I)      == Layer via count by net rule ==
[11/26 20:12:44    135s] (I)                   Default 
[11/26 20:12:44    135s] (I)      ---------------------
[11/26 20:12:44    135s] (I)       M1   (1V)     20245 
[11/26 20:12:44    135s] (I)       M2   (2H)     48561 
[11/26 20:12:44    135s] (I)       M3   (3V)         0 
[11/26 20:12:44    135s] (I)       M4   (4H)         0 
[11/26 20:12:44    135s] (I)       M5   (5V)         0 
[11/26 20:12:44    135s] (I)       M6   (6H)         0 
[11/26 20:12:44    135s] (I)       M7   (7V)         0 
[11/26 20:12:44    135s] (I)       M8   (8H)         0 
[11/26 20:12:44    135s] (I)       M9   (9V)         0 
[11/26 20:12:44    135s] (I)       Pad  (10H)        0 
[11/26 20:12:44    135s] (I)      ---------------------
[11/26 20:12:44    135s] (I)            Total    68806 
[11/26 20:12:44    135s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.02 MB )
[11/26 20:12:44    135s] eee: RC Grid memory freed = 30720 (16 X 16 X 10 X 12b)
[11/26 20:12:44    135s] (I)      Global routing data unavailable, rerun eGR
[11/26 20:12:44    135s] (I)      Initializing eGR engine (regular)
[11/26 20:12:44    135s] Set min layer with default ( 2 )
[11/26 20:12:44    135s] Set max layer with parameter ( 3 )
[11/26 20:12:44    135s] (I)      clean place blk overflow:
[11/26 20:12:44    135s] (I)      H : enabled 1.00 0
[11/26 20:12:44    135s] (I)      V : enabled 1.00 0
[11/26 20:12:44    135s] Early Global Route wiring runtime: 0.14 seconds, mem = 3120.3M
[11/26 20:12:44    135s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.136, REAL:0.141, MEM:3120.3M, EPOCH TIME: 1732669964.600784
[11/26 20:12:44    135s] 0 delay mode for cte disabled.
[11/26 20:12:44    135s] SKP cleared!
[11/26 20:12:44    135s] 
[11/26 20:12:44    135s] *** Finished incrementalPlace (cpu=0:00:54.6, real=0:00:55.0)***
[11/26 20:12:44    135s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3120.3M, EPOCH TIME: 1732669964.644189
[11/26 20:12:44    135s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3120.3M, EPOCH TIME: 1732669964.644269
[11/26 20:12:44    135s] Tdgp not enabled or already been cleared! skip clearing
[11/26 20:12:44    135s] **placeDesign ... cpu = 0: 1:48, real = 0: 1:51, mem = 3085.3M **
[11/26 20:12:44    135s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 20:12:44    135s] VSMManager cleared!
[11/26 20:12:44    135s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:48.0/0:01:51.0 (1.0), totSession cpu/real = 0:02:15.4/0:02:34.2 (0.9), mem = 3085.3M
[11/26 20:12:44    135s] 
[11/26 20:12:44    135s] =============================================================================================
[11/26 20:12:44    135s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.12-s091_1
[11/26 20:12:44    135s] =============================================================================================
[11/26 20:12:44    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:12:44    135s] ---------------------------------------------------------------------------------------------
[11/26 20:12:44    135s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:12:44    135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:12:44    135s] [ RefinePlace            ]      3   0:00:02.0  (   1.8 % )     0:00:02.0 /  0:00:01.9    1.0
[11/26 20:12:44    135s] [ DetailPlaceInit        ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:12:44    135s] [ TimingUpdate           ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 20:12:44    135s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:12:44    135s] [ MISC                   ]          0:01:48.7  (  98.0 % )     0:01:48.7 /  0:01:45.8    1.0
[11/26 20:12:44    135s] ---------------------------------------------------------------------------------------------
[11/26 20:12:44    135s]  GlobalPlace #1 TOTAL               0:01:51.0  ( 100.0 % )     0:01:51.0 /  0:01:48.0    1.0
[11/26 20:12:44    135s] ---------------------------------------------------------------------------------------------
[11/26 20:12:44    135s] Enable CTE adjustment.
[11/26 20:12:44    135s] Enable Layer aware incrSKP.
[11/26 20:12:44    135s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2528.8M, totSessionCpu=0:02:15 **
[11/26 20:12:44    135s] 
[11/26 20:12:44    135s] Active Setup views: default_setup_view 
[11/26 20:12:44    135s] GigaOpt running with 1 threads.
[11/26 20:12:44    135s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:15.4/0:02:34.2 (0.9), mem = 3085.3M
[11/26 20:12:44    135s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 20:12:44    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:3085.3M, EPOCH TIME: 1732669964.745849
[11/26 20:12:44    135s] Processing tracks to init pin-track alignment.
[11/26 20:12:44    135s] z: 1, totalTracks: 1
[11/26 20:12:44    135s] z: 3, totalTracks: 1
[11/26 20:12:44    135s] z: 5, totalTracks: 1
[11/26 20:12:44    135s] z: 7, totalTracks: 1
[11/26 20:12:44    135s] #spOpts: minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:12:44    135s] Cell dist_sort LLGs are deleted
[11/26 20:12:44    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    135s] # Building dist_sort llgBox search-tree.
[11/26 20:12:44    135s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3085.3M, EPOCH TIME: 1732669964.750010
[11/26 20:12:44    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    135s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3085.3M, EPOCH TIME: 1732669964.750450
[11/26 20:12:44    135s] Max number of tech site patterns supported in site array is 256.
[11/26 20:12:44    135s] Core basic site is coreSite
[11/26 20:12:44    135s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:12:44    135s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:12:44    135s] Fast DP-INIT is on for default
[11/26 20:12:44    135s] Keep-away cache is enable on metals: 1-10
[11/26 20:12:44    135s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:12:44    135s] Atter site array init, number of instance map data is 0.
[11/26 20:12:44    135s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.004, REAL:0.004, MEM:3085.3M, EPOCH TIME: 1732669964.754523
[11/26 20:12:44    135s] 
[11/26 20:12:44    135s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:12:44    135s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:12:44    135s] OPERPROF:     Starting CMU at level 3, MEM:3085.3M, EPOCH TIME: 1732669964.756155
[11/26 20:12:44    135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3085.3M, EPOCH TIME: 1732669964.756500
[11/26 20:12:44    135s] 
[11/26 20:12:44    135s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:12:44    135s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.007, MEM:3085.3M, EPOCH TIME: 1732669964.757118
[11/26 20:12:44    135s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3085.3M, EPOCH TIME: 1732669964.757160
[11/26 20:12:44    135s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3085.3M, EPOCH TIME: 1732669964.757271
[11/26 20:12:44    135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3085.3MB).
[11/26 20:12:44    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.014, MEM:3085.3M, EPOCH TIME: 1732669964.759745
[11/26 20:12:44    135s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3085.3M, EPOCH TIME: 1732669964.759777
[11/26 20:12:44    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:12:44    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:12:44    135s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.012, REAL:0.013, MEM:3085.3M, EPOCH TIME: 1732669964.772476
[11/26 20:12:44    135s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 20:12:44    135s] Updating RC Grid density data for preRoute extraction ...
[11/26 20:12:44    135s] eee: pegSigSF=1.070000
[11/26 20:12:44    135s] Initializing multi-corner resistance tables ...
[11/26 20:12:44    135s] eee: Grid unit RC data computation started
[11/26 20:12:44    135s] eee: Grid unit RC data computation completed
[11/26 20:12:44    135s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 20:12:44    135s] eee: l=2 avDens=0.430989 usedTrk=11669.015842 availTrk=27075.000000 sigTrk=11669.015842
[11/26 20:12:44    135s] eee: l=3 avDens=0.238756 usedTrk=6177.809895 availTrk=25875.000000 sigTrk=6177.809895
[11/26 20:12:44    135s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:12:44    135s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:12:44    135s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:12:44    135s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:12:44    135s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:12:44    135s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:12:44    135s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:12:44    135s] {RT RC_corner_25 0 2 3  0}
[11/26 20:12:44    135s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 20:12:44    135s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 20:12:44    135s] eee: NetCapCache creation started. (Current Mem: 3085.324M) 
[11/26 20:12:44    135s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3085.324M) 
[11/26 20:12:44    135s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 20:12:44    135s] eee: Metal Layers Info:
[11/26 20:12:44    135s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:12:44    135s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 20:12:44    135s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:12:44    135s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 20:12:44    135s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 20:12:44    135s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 20:12:44    135s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 20:12:44    135s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 20:12:44    135s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 20:12:44    135s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 20:12:44    135s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 20:12:44    135s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 20:12:44    135s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 20:12:44    135s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:12:44    135s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 20:12:44    135s] 
[11/26 20:12:44    135s] Creating Lib Analyzer ...
[11/26 20:12:44    135s] Total number of usable buffers from Lib Analyzer: 13 ( HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 20:12:44    135s] Total number of usable inverters from Lib Analyzer: 11 ( INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 20:12:44    135s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 20:12:44    135s] 
[11/26 20:12:44    135s] {RT RC_corner_25 0 2 3  0}
[11/26 20:12:45    135s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:16 mem=3091.3M
[11/26 20:12:45    135s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:16 mem=3091.3M
[11/26 20:12:45    135s] Creating Lib Analyzer, finished. 
[11/26 20:12:45    135s] #optDebug: fT-S <1 2 3 1 0>
[11/26 20:12:45    135s] Info: IPO magic value 0x8087BEEF.
[11/26 20:12:45    135s] Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
[11/26 20:12:45    135s]       SynthesisEngine workers will not check out additional licenses.
[11/26 20:13:03    135s] **INFO: Using Advanced Metric Collection system.
[11/26 20:13:04    136s] **optDesign ... cpu = 0:00:01, real = 0:00:20, mem = 2517.8M, totSessionCpu=0:02:17 **
[11/26 20:13:04    136s] #optDebug: { P: 90 W: 7195 FE: standard PE: none LDR: 1}
[11/26 20:13:04    136s] *** optDesign -preCTS ***
[11/26 20:13:04    136s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 20:13:04    136s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 20:13:04    136s] Hold Target Slack: user slack 0
[11/26 20:13:04    136s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3091.3M, EPOCH TIME: 1732669984.526097
[11/26 20:13:04    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:04    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:04    136s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:04    136s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3091.3M, EPOCH TIME: 1732669984.532579
[11/26 20:13:04    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:04    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:04    136s] Multi-VT timing optimization disabled based on library information.
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] TimeStamp Deleting Cell Server Begin ...
[11/26 20:13:04    136s] Deleting Lib Analyzer.
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] TimeStamp Deleting Cell Server End ...
[11/26 20:13:04    136s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 20:13:04    136s] Summary for sequential cells identification: 
[11/26 20:13:04    136s]   Identified SBFF number: 17
[11/26 20:13:04    136s]   Identified MBFF number: 0
[11/26 20:13:04    136s]   Identified SB Latch number: 6
[11/26 20:13:04    136s]   Identified MB Latch number: 0
[11/26 20:13:04    136s]   Not identified SBFF number: 0
[11/26 20:13:04    136s]   Not identified MBFF number: 0
[11/26 20:13:04    136s]   Not identified SB Latch number: 0
[11/26 20:13:04    136s]   Not identified MB Latch number: 0
[11/26 20:13:04    136s]   Number of sequential cells which are not FFs: 3
[11/26 20:13:04    136s]  Visiting view : default_setup_view
[11/26 20:13:04    136s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 20:13:04    136s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 20:13:04    136s]  Visiting view : default_hold_view
[11/26 20:13:04    136s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/26 20:13:04    136s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 20:13:04    136s] TLC MultiMap info (StdDelay):
[11/26 20:13:04    136s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 20:13:04    136s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/26 20:13:04    136s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 20:13:04    136s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/26 20:13:04    136s]  Setting StdDelay to: 4.2ps
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] TimeStamp Deleting Cell Server Begin ...
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] TimeStamp Deleting Cell Server End ...
[11/26 20:13:04    136s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3091.3M, EPOCH TIME: 1732669984.580773
[11/26 20:13:04    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:04    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:04    136s] Cell dist_sort LLGs are deleted
[11/26 20:13:04    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:04    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:04    136s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3085.3M, EPOCH TIME: 1732669984.581664
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] Creating Lib Analyzer ...
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 20:13:04    136s] Summary for sequential cells identification: 
[11/26 20:13:04    136s]   Identified SBFF number: 17
[11/26 20:13:04    136s]   Identified MBFF number: 0
[11/26 20:13:04    136s]   Identified SB Latch number: 6
[11/26 20:13:04    136s]   Identified MB Latch number: 0
[11/26 20:13:04    136s]   Not identified SBFF number: 0
[11/26 20:13:04    136s]   Not identified MBFF number: 0
[11/26 20:13:04    136s]   Not identified SB Latch number: 0
[11/26 20:13:04    136s]   Not identified MB Latch number: 0
[11/26 20:13:04    136s]   Number of sequential cells which are not FFs: 3
[11/26 20:13:04    136s]  Visiting view : default_setup_view
[11/26 20:13:04    136s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 20:13:04    136s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 20:13:04    136s]  Visiting view : default_hold_view
[11/26 20:13:04    136s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = 0
[11/26 20:13:04    136s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/26 20:13:04    136s] TLC MultiMap info (StdDelay):
[11/26 20:13:04    136s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/26 20:13:04    136s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.3ps
[11/26 20:13:04    136s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/26 20:13:04    136s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.3ps
[11/26 20:13:04    136s]  Setting StdDelay to: 4.3ps
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 20:13:04    136s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 20:13:04    136s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 20:13:04    136s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 20:13:04    136s] 
[11/26 20:13:04    136s] {RT RC_corner_25 0 2 3  0}
[11/26 20:13:04    137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:17 mem=3093.4M
[11/26 20:13:04    137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:17 mem=3093.4M
[11/26 20:13:04    137s] Creating Lib Analyzer, finished. 
[11/26 20:13:04    137s] ### Creating TopoMgr, started
[11/26 20:13:04    137s] ### Creating TopoMgr, finished
[11/26 20:13:04    137s] #optDebug: Start CG creation (mem=3093.4M)
[11/26 20:13:04    137s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:04    137s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:04    137s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:04    137s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:05    137s] ToF 135.6527um
[11/26 20:13:05    137s] (cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s]  ...processing cgPrt (cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s]  ...processing cgEgp (cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s]  ...processing cgPbk (cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s]  ...processing cgNrb(cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s]  ...processing cgObs (cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s]  ...processing cgCon (cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s]  ...processing cgPdm (cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3149.6M)
[11/26 20:13:05    137s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:05    137s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:05    137s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:05    137s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:05    137s] {MMLU 0 0 10747}
[11/26 20:13:05    137s] [oiLAM] Zs 3, 11
[11/26 20:13:05    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=3149.6M
[11/26 20:13:05    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=3149.6M
[11/26 20:13:05    137s] Running pre-eGR process
[11/26 20:13:05    137s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.00 MB )
[11/26 20:13:05    137s] (I)      Initializing eGR engine (regular)
[11/26 20:13:05    137s] Set min layer with default ( 2 )
[11/26 20:13:05    137s] Set max layer with parameter ( 3 )
[11/26 20:13:05    137s] (I)      clean place blk overflow:
[11/26 20:13:05    137s] (I)      H : enabled 1.00 0
[11/26 20:13:05    137s] (I)      V : enabled 1.00 0
[11/26 20:13:05    137s] (I)      Initializing eGR engine (regular)
[11/26 20:13:05    137s] Set min layer with default ( 2 )
[11/26 20:13:05    137s] Set max layer with parameter ( 3 )
[11/26 20:13:05    137s] (I)      clean place blk overflow:
[11/26 20:13:05    137s] (I)      H : enabled 1.00 0
[11/26 20:13:05    137s] (I)      V : enabled 1.00 0
[11/26 20:13:05    137s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.00 MB )
[11/26 20:13:05    137s] (I)      Running eGR Regular flow
[11/26 20:13:05    137s] (I)      # wire layers (front) : 11
[11/26 20:13:05    137s] (I)      # wire layers (back)  : 0
[11/26 20:13:05    137s] (I)      min wire layer : 1
[11/26 20:13:05    137s] (I)      max wire layer : 10
[11/26 20:13:05    137s] (I)      # cut layers (front) : 10
[11/26 20:13:05    137s] (I)      # cut layers (back)  : 0
[11/26 20:13:05    137s] (I)      min cut layer : 1
[11/26 20:13:05    137s] (I)      max cut layer : 9
[11/26 20:13:05    137s] (I)      ================================ Layers ================================
[11/26 20:13:05    137s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:13:05    137s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:13:05    137s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:13:05    137s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:13:05    137s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:13:05    137s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:13:05    137s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:13:05    137s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:13:05    137s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:13:05    137s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:13:05    137s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:13:05    137s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:13:05    137s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:13:05    137s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:13:05    137s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:13:05    137s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:13:05    137s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:13:05    137s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:13:05    137s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:13:05    137s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:13:05    137s] (I)      Started Import and model ( Curr Mem: 3.00 MB )
[11/26 20:13:05    137s] (I)      Number of ignored instance 0
[11/26 20:13:05    137s] (I)      Number of inbound cells 0
[11/26 20:13:05    137s] (I)      Number of opened ILM blockages 0
[11/26 20:13:05    137s] (I)      Number of instances temporarily fixed by detailed placement 875
[11/26 20:13:05    137s] (I)      numMoveCells=8225, numMacros=0  numPads=586  numMultiRowHeightInsts=0
[11/26 20:13:05    137s] (I)      cell height: 4320, count: 8225
[11/26 20:13:05    137s] (I)      Number of nets = 10747 ( 0 ignored )
[11/26 20:13:05    137s] (I)      rowRegion is not equal to core box, resetting core box
[11/26 20:13:05    137s] (I)      rowRegion : (20160, 20160) - (779616, 776160)
[11/26 20:13:05    137s] (I)      coreBox   : (20160, 20160) - (779904, 779904)
[11/26 20:13:05    137s] (I)      Identified Clock instances: Flop 591, Clock buffer/inverter 0, Gate 0, Logic 0
[11/26 20:13:05    137s] (I)      == Non-default Options ==
[11/26 20:13:05    137s] (I)      Maximum routing layer                              : 3
[11/26 20:13:05    137s] (I)      Top routing layer                                  : 3
[11/26 20:13:05    137s] (I)      Buffering-aware routing                            : true
[11/26 20:13:05    137s] (I)      Spread congestion away from blockages              : true
[11/26 20:13:05    137s] (I)      Number of threads                                  : 1
[11/26 20:13:05    137s] (I)      Overflow penalty cost                              : 10
[11/26 20:13:05    137s] (I)      Punch through distance                             : 691.927000
[11/26 20:13:05    137s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 20:13:05    137s] (I)      Route tie net to shape                             : auto
[11/26 20:13:05    137s] (I)      Method to set GCell size                           : row
[11/26 20:13:05    137s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:13:05    137s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:13:05    137s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:13:05    137s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:13:05    137s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:13:05    137s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:13:05    137s] (I)      ============== Pin Summary ==============
[11/26 20:13:05    137s] (I)      +-------+--------+---------+------------+
[11/26 20:13:05    137s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:13:05    137s] (I)      +-------+--------+---------+------------+
[11/26 20:13:05    137s] (I)      |     1 |  20245 |   69.30 |        Pin |
[11/26 20:13:05    137s] (I)      |     2 |   8968 |   30.70 |        Pin |
[11/26 20:13:05    137s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:13:05    137s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:13:05    137s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:13:05    137s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:13:05    137s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:13:05    137s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:13:05    137s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:13:05    137s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:13:05    137s] (I)      +-------+--------+---------+------------+
[11/26 20:13:05    137s] (I)      Custom ignore net properties:
[11/26 20:13:05    137s] (I)      1 : NotLegal
[11/26 20:13:05    137s] (I)      Default ignore net properties:
[11/26 20:13:05    137s] (I)      1 : Special
[11/26 20:13:05    137s] (I)      2 : Analog
[11/26 20:13:05    137s] (I)      3 : Fixed
[11/26 20:13:05    137s] (I)      4 : Skipped
[11/26 20:13:05    137s] (I)      5 : MixedSignal
[11/26 20:13:05    137s] (I)      Prerouted net properties:
[11/26 20:13:05    137s] (I)      1 : NotLegal
[11/26 20:13:05    137s] (I)      2 : Special
[11/26 20:13:05    137s] (I)      3 : Analog
[11/26 20:13:05    137s] (I)      4 : Fixed
[11/26 20:13:05    137s] (I)      5 : Skipped
[11/26 20:13:05    137s] (I)      6 : MixedSignal
[11/26 20:13:05    137s] [NR-eGR] Early global route reroute all routable nets
[11/26 20:13:05    137s] (I)      Use row-based GCell size
[11/26 20:13:05    137s] (I)      Use row-based GCell align
[11/26 20:13:05    137s] (I)      layer 0 area = 170496
[11/26 20:13:05    137s] (I)      layer 1 area = 170496
[11/26 20:13:05    137s] (I)      layer 2 area = 170496
[11/26 20:13:05    137s] (I)      GCell unit size   : 4320
[11/26 20:13:05    137s] (I)      GCell multiplier  : 1
[11/26 20:13:05    137s] (I)      GCell row height  : 4320
[11/26 20:13:05    137s] (I)      Actual row height : 4320
[11/26 20:13:05    137s] (I)      GCell align ref   : 20160 20160
[11/26 20:13:05    137s] [NR-eGR] Track table information for default rule: 
[11/26 20:13:05    137s] [NR-eGR] M1 has single uniform track structure
[11/26 20:13:05    137s] [NR-eGR] M2 has non-uniform track structure
[11/26 20:13:05    137s] [NR-eGR] M3 has single uniform track structure
[11/26 20:13:05    137s] [NR-eGR] M4 has single uniform track structure
[11/26 20:13:05    137s] [NR-eGR] M5 has single uniform track structure
[11/26 20:13:05    137s] [NR-eGR] M6 has single uniform track structure
[11/26 20:13:05    137s] [NR-eGR] M7 has single uniform track structure
[11/26 20:13:05    137s] [NR-eGR] M8 has single uniform track structure
[11/26 20:13:05    137s] [NR-eGR] M9 has single uniform track structure
[11/26 20:13:05    137s] [NR-eGR] Pad has single uniform track structure
[11/26 20:13:05    137s] (I)      ============== Default via ===============
[11/26 20:13:05    137s] (I)      +---+------------------+-----------------+
[11/26 20:13:05    137s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:13:05    137s] (I)      +---+------------------+-----------------+
[11/26 20:13:05    137s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:13:05    137s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:13:05    137s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:13:05    137s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:13:05    137s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:13:05    137s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:13:05    137s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:13:05    137s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:13:05    137s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:13:05    137s] (I)      +---+------------------+-----------------+
[11/26 20:13:05    137s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:13:05    137s] [NR-eGR] Read 540 PG shapes
[11/26 20:13:05    137s] [NR-eGR] Read 0 clock shapes
[11/26 20:13:05    137s] [NR-eGR] Read 0 other shapes
[11/26 20:13:05    137s] [NR-eGR] #Routing Blockages  : 0
[11/26 20:13:05    137s] [NR-eGR] #Bump Blockages     : 0
[11/26 20:13:05    137s] [NR-eGR] #Instance Blockages : 12528
[11/26 20:13:05    137s] [NR-eGR] #PG Blockages       : 540
[11/26 20:13:05    137s] [NR-eGR] #Halo Blockages     : 0
[11/26 20:13:05    137s] [NR-eGR] #Boundary Blockages : 0
[11/26 20:13:05    137s] [NR-eGR] #Clock Blockages    : 0
[11/26 20:13:05    137s] [NR-eGR] #Other Blockages    : 0
[11/26 20:13:05    137s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:13:05    137s] [NR-eGR] #prerouted nets         : 0
[11/26 20:13:05    137s] [NR-eGR] #prerouted special nets : 0
[11/26 20:13:05    137s] [NR-eGR] #prerouted wires        : 0
[11/26 20:13:05    137s] [NR-eGR] Read 10747 nets ( ignored 0 )
[11/26 20:13:05    137s] (I)        Front-side 10747 ( ignored 0 )
[11/26 20:13:05    137s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:13:05    137s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:13:05    137s] (I)      dcls route internal nets
[11/26 20:13:05    137s] (I)      dcls route interface nets
[11/26 20:13:05    137s] (I)      dcls route common nets
[11/26 20:13:05    137s] (I)      dcls route top nets
[11/26 20:13:05    137s] (I)      Reading macro buffers
[11/26 20:13:05    137s] (I)      Number of macro buffers: 0
[11/26 20:13:05    137s] (I)      early_global_route_priority property id does not exist.
[11/26 20:13:05    137s] (I)      Read Num Blocks=13068  Num Prerouted Wires=0  Num CS=0
[11/26 20:13:05    137s] (I)      Layer 1 (H) : #blockages 13068 : #preroutes 0
[11/26 20:13:05    137s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:13:05    137s] (I)      Number of ignored nets                =      0
[11/26 20:13:05    137s] (I)      Number of connected nets              =      0
[11/26 20:13:05    137s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:13:05    137s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:13:05    137s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:13:05    137s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:13:05    137s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:13:05    137s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:13:05    137s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:13:05    137s] (I)      Constructing bin map
[11/26 20:13:05    137s] (I)      Initialize bin information with width=8640 height=8640
[11/26 20:13:05    137s] (I)      Done constructing bin map
[11/26 20:13:05    137s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 20:13:05    137s] (I)      Ndr track 0 does not exist
[11/26 20:13:05    137s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:13:05    137s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:13:05    137s] (I)      Core area           : (20160, 20160) - (779616, 776160)
[11/26 20:13:05    137s] (I)      Site width          :   864  (dbu)
[11/26 20:13:05    137s] (I)      Row height          :  4320  (dbu)
[11/26 20:13:05    137s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:13:05    137s] (I)      GCell width         :  4320  (dbu)
[11/26 20:13:05    137s] (I)      GCell height        :  4320  (dbu)
[11/26 20:13:05    137s] (I)      Grid                :   185   185     3
[11/26 20:13:05    137s] (I)      Layer numbers       :     1     2     3
[11/26 20:13:05    137s] (I)      Layer name         :    M1    M2    M3
[11/26 20:13:05    137s] (I)      Vertical capacity   :     0     0  4320
[11/26 20:13:05    137s] (I)      Horizontal capacity :     0  4320     0
[11/26 20:13:05    137s] (I)      Default wire width  :   288   288   288
[11/26 20:13:05    137s] (I)      Default wire space  :   288   288   288
[11/26 20:13:05    137s] (I)      Default wire pitch  :   576   576   576
[11/26 20:13:05    137s] (I)      Default pitch size  :   576   576   576
[11/26 20:13:05    137s] (I)      First track coord   :   576  2880   576
[11/26 20:13:05    137s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 20:13:05    137s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:13:05    137s] (I)      --------------------------------------------------------
[11/26 20:13:05    137s] 
[11/26 20:13:05    137s] [NR-eGR] ============ Routing rule table ============
[11/26 20:13:05    137s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10747
[11/26 20:13:05    137s] [NR-eGR] ========================================
[11/26 20:13:05    137s] [NR-eGR] 
[11/26 20:13:05    137s] (I)      ==== NDR : (Default) ====
[11/26 20:13:05    137s] (I)      +--------------+--------+
[11/26 20:13:05    137s] (I)      |           ID |      0 |
[11/26 20:13:05    137s] (I)      |      Default |    yes |
[11/26 20:13:05    137s] (I)      |  Clk Special |     no |
[11/26 20:13:05    137s] (I)      | Hard spacing |     no |
[11/26 20:13:05    137s] (I)      |    NDR track | (none) |
[11/26 20:13:05    137s] (I)      |      NDR via | (none) |
[11/26 20:13:05    137s] (I)      |  Extra space |      0 |
[11/26 20:13:05    137s] (I)      |      Shields |      0 |
[11/26 20:13:05    137s] (I)      |   Demand (H) |      1 |
[11/26 20:13:05    137s] (I)      |   Demand (V) |      1 |
[11/26 20:13:05    137s] (I)      |        #Nets |  10747 |
[11/26 20:13:05    137s] (I)      +--------------+--------+
[11/26 20:13:05    137s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:13:05    137s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:13:05    137s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:13:05    137s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:13:05    137s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:13:05    137s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:13:05    137s] (I)      =============== Blocked Tracks ===============
[11/26 20:13:05    137s] (I)      +-------+---------+----------+---------------+
[11/26 20:13:05    137s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:13:05    137s] (I)      +-------+---------+----------+---------------+
[11/26 20:13:05    137s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:13:05    137s] (I)      |     2 |  239020 |    52440 |        21.94% |
[11/26 20:13:05    137s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 20:13:05    137s] (I)      +-------+---------+----------+---------------+
[11/26 20:13:05    137s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.01 MB )
[11/26 20:13:05    137s] (I)      Reset routing kernel
[11/26 20:13:05    137s] (I)      Started Global Routing ( Curr Mem: 3.01 MB )
[11/26 20:13:05    137s] (I)      totalPins=29799  totalGlobalPin=29417 (98.72%)
[11/26 20:13:05    137s] (I)      ================= Net Group Info =================
[11/26 20:13:05    137s] (I)      +----+----------------+--------------+-----------+
[11/26 20:13:05    137s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 20:13:05    137s] (I)      +----+----------------+--------------+-----------+
[11/26 20:13:05    137s] (I)      |  1 |          10747 |        M2(2) |     M3(3) |
[11/26 20:13:05    137s] (I)      +----+----------------+--------------+-----------+
[11/26 20:13:05    137s] (I)      total 2D Cap : 447320 = (190540 H, 256780 V)
[11/26 20:13:05    137s] (I)      total 2D Demand : 382 = (382 H, 0 V)
[11/26 20:13:05    137s] (I)      init route region map
[11/26 20:13:05    137s] (I)      #blocked GCells = 0
[11/26 20:13:05    137s] (I)      #regions = 1
[11/26 20:13:05    137s] (I)      init safety region map
[11/26 20:13:05    137s] (I)      #blocked GCells = 0
[11/26 20:13:05    137s] (I)      #regions = 1
[11/26 20:13:05    137s] (I)      Adjusted 0 GCells for pin access
[11/26 20:13:05    137s] (I)      #blocked areas for congestion spreading : 0
[11/26 20:13:05    137s] [NR-eGR] Layer group 1: route 10747 net(s) in layer range [2, 3]
[11/26 20:13:05    137s] (I)      
[11/26 20:13:05    137s] (I)      ============  Phase 1a Route ============
[11/26 20:13:05    137s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:13:05    137s] (I)      Usage: 168590 = (110257 H, 58333 V) = (57.87% H, 22.72% V) = (1.191e+05um H, 6.300e+04um V)
[11/26 20:13:05    137s] (I)      
[11/26 20:13:05    137s] (I)      ============  Phase 1b Route ============
[11/26 20:13:05    137s] (I)      Usage: 169005 = (110383 H, 58622 V) = (57.93% H, 22.83% V) = (1.192e+05um H, 6.331e+04um V)
[11/26 20:13:05    137s] (I)      Overflow of layer group 1: 14.45% H + 0.06% V. EstWL: 1.825254e+05um
[11/26 20:13:05    137s] (I)      Congestion metric : 15.97%H 0.09%V, 16.06%HV
[11/26 20:13:05    137s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 20:13:05    137s] (I)      
[11/26 20:13:05    137s] (I)      ============  Phase 1c Route ============
[11/26 20:13:05    137s] (I)      Level2 Grid: 37 x 37
[11/26 20:13:05    137s] (I)      Usage: 169110 = (110394 H, 58716 V) = (57.94% H, 22.87% V) = (1.192e+05um H, 6.341e+04um V)
[11/26 20:13:05    137s] (I)      
[11/26 20:13:05    137s] (I)      ============  Phase 1d Route ============
[11/26 20:13:05    137s] (I)      Usage: 169799 = (110437 H, 59362 V) = (57.96% H, 23.12% V) = (1.193e+05um H, 6.411e+04um V)
[11/26 20:13:05    137s] (I)      
[11/26 20:13:05    137s] (I)      ============  Phase 1e Route ============
[11/26 20:13:05    137s] (I)      Usage: 169799 = (110437 H, 59362 V) = (57.96% H, 23.12% V) = (1.193e+05um H, 6.411e+04um V)
[11/26 20:13:05    137s] [NR-eGR] Early Global Route overflow of layer group 1: 12.31% H + 0.09% V. EstWL: 1.833829e+05um
[11/26 20:13:05    137s] (I)      
[11/26 20:13:05    137s] (I)      ============  Phase 1l Route ============
[11/26 20:13:05    137s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 20:13:05    137s] (I)      Layer  2:     194081    118592      4430        2760      252540    ( 1.08%) 
[11/26 20:13:05    137s] (I)      Layer  3:     255392     59338        30           0      255300    ( 0.00%) 
[11/26 20:13:05    137s] (I)      Total:        449473    177930      4460        2760      507840    ( 0.54%) 
[11/26 20:13:05    137s] (I)      
[11/26 20:13:05    137s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 20:13:05    137s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/26 20:13:05    137s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/26 20:13:05    137s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/26 20:13:05    137s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 20:13:05    137s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 20:13:05    137s] [NR-eGR]      M2 ( 2)      2914( 8.65%)       215( 0.64%)         1( 0.00%)   ( 9.30%) 
[11/26 20:13:05    137s] [NR-eGR]      M3 ( 3)        29( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[11/26 20:13:05    137s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 20:13:05    137s] [NR-eGR]        Total      2943( 4.35%)       215( 0.32%)         1( 0.00%)   ( 4.67%) 
[11/26 20:13:05    137s] [NR-eGR] 
[11/26 20:13:05    137s] (I)      Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 3.01 MB )
[11/26 20:13:05    137s] (I)      Updating congestion map
[11/26 20:13:05    137s] (I)      total 2D Cap : 452566 = (195786 H, 256780 V)
[11/26 20:13:05    137s] [NR-eGR] Overflow after Early Global Route 9.06% H + 0.08% V
[11/26 20:13:05    137s] (I)      Running track assignment and export wires
[11/26 20:13:05    137s] (I)      Delete wires for 10747 nets 
[11/26 20:13:05    137s] (I)      ============= Track Assignment ============
[11/26 20:13:05    137s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.01 MB )
[11/26 20:13:05    137s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 20:13:05    137s] (I)      Run Multi-thread track assignment
[11/26 20:13:05    137s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.01 MB )
[11/26 20:13:05    137s] (I)      Started Export ( Curr Mem: 3.01 MB )
[11/26 20:13:05    137s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 20:13:05    137s] [NR-eGR] Total eGR-routed clock nets wire length: 1543um, number of vias: 1589
[11/26 20:13:05    137s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:13:05    137s] [NR-eGR]              Length (um)   Vias 
[11/26 20:13:05    137s] [NR-eGR] --------------------------------
[11/26 20:13:05    137s] [NR-eGR]  M1   (1V)             0  20245 
[11/26 20:13:05    137s] [NR-eGR]  M2   (2H)        122420  48369 
[11/26 20:13:05    137s] [NR-eGR]  M3   (3V)         67167      0 
[11/26 20:13:05    137s] [NR-eGR]  M4   (4H)             0      0 
[11/26 20:13:05    137s] [NR-eGR]  M5   (5V)             0      0 
[11/26 20:13:05    137s] [NR-eGR]  M6   (6H)             0      0 
[11/26 20:13:05    137s] [NR-eGR]  M7   (7V)             0      0 
[11/26 20:13:05    137s] [NR-eGR]  M8   (8H)             0      0 
[11/26 20:13:05    137s] [NR-eGR]  M9   (9V)             0      0 
[11/26 20:13:05    137s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 20:13:05    137s] [NR-eGR] --------------------------------
[11/26 20:13:05    137s] [NR-eGR]       Total       189588  68614 
[11/26 20:13:05    137s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:13:05    137s] [NR-eGR] Total half perimeter of net bounding box: 172938um
[11/26 20:13:05    137s] [NR-eGR] Total length: 189588um, number of vias: 68614
[11/26 20:13:05    137s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:13:05    137s] (I)      == Layer wire length by net rule ==
[11/26 20:13:05    137s] (I)                    Default 
[11/26 20:13:05    137s] (I)      ----------------------
[11/26 20:13:05    137s] (I)       M1   (1V)        0um 
[11/26 20:13:05    137s] (I)       M2   (2H)   122420um 
[11/26 20:13:05    137s] (I)       M3   (3V)    67167um 
[11/26 20:13:05    137s] (I)       M4   (4H)        0um 
[11/26 20:13:05    137s] (I)       M5   (5V)        0um 
[11/26 20:13:05    137s] (I)       M6   (6H)        0um 
[11/26 20:13:05    137s] (I)       M7   (7V)        0um 
[11/26 20:13:05    137s] (I)       M8   (8H)        0um 
[11/26 20:13:05    137s] (I)       M9   (9V)        0um 
[11/26 20:13:05    137s] (I)       Pad  (10H)       0um 
[11/26 20:13:05    137s] (I)      ----------------------
[11/26 20:13:05    137s] (I)            Total  189588um 
[11/26 20:13:05    137s] (I)      == Layer via count by net rule ==
[11/26 20:13:05    137s] (I)                   Default 
[11/26 20:13:05    137s] (I)      ---------------------
[11/26 20:13:05    137s] (I)       M1   (1V)     20245 
[11/26 20:13:05    137s] (I)       M2   (2H)     48369 
[11/26 20:13:05    137s] (I)       M3   (3V)         0 
[11/26 20:13:05    137s] (I)       M4   (4H)         0 
[11/26 20:13:05    137s] (I)       M5   (5V)         0 
[11/26 20:13:05    137s] (I)       M6   (6H)         0 
[11/26 20:13:05    137s] (I)       M7   (7V)         0 
[11/26 20:13:05    137s] (I)       M8   (8H)         0 
[11/26 20:13:05    137s] (I)       M9   (9V)         0 
[11/26 20:13:05    137s] (I)       Pad  (10H)        0 
[11/26 20:13:05    137s] (I)      ---------------------
[11/26 20:13:05    137s] (I)            Total    68614 
[11/26 20:13:05    137s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.01 MB )
[11/26 20:13:05    137s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 20:13:05    137s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.61 sec, Curr Mem: 3.01 MB )
[11/26 20:13:05    137s] [NR-eGR] Finished Early Global Route ( CPU: 0.60 sec, Real: 0.62 sec, Curr Mem: 3.00 MB )
[11/26 20:13:05    137s] (I)      ============================================ Runtime Summary =============================================
[11/26 20:13:05    137s] (I)       Step                                                       %       Start      Finish      Real       CPU 
[11/26 20:13:05    137s] (I)      ----------------------------------------------------------------------------------------------------------
[11/26 20:13:05    137s] (I)       Early Global Route                                   100.00%  116.53 sec  117.14 sec  0.62 sec  0.60 sec 
[11/26 20:13:05    137s] (I)       +-Early Global Route kernel                           98.49%  116.53 sec  117.14 sec  0.61 sec  0.59 sec 
[11/26 20:13:05    137s] (I)       | +-Import and model                                  10.69%  116.53 sec  116.60 sec  0.07 sec  0.06 sec 
[11/26 20:13:05    137s] (I)       | | +-Create place DB                                  4.57%  116.53 sec  116.56 sec  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)       | | | +-Import place data                              4.55%  116.53 sec  116.56 sec  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Read instances and placement                 0.97%  116.53 sec  116.54 sec  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Read nets                                    2.82%  116.54 sec  116.56 sec  0.02 sec  0.02 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Read rows                                    0.03%  116.56 sec  116.56 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Read module constraints                      0.00%  116.56 sec  116.56 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | +-Create route DB                                  4.73%  116.56 sec  116.59 sec  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)       | | | +-Import route data (1T)                         4.66%  116.56 sec  116.59 sec  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Read blockages ( Layer 2-3 )                 0.68%  116.57 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Read routing blockages                     0.00%  116.57 sec  116.57 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Read bump blockages                        0.00%  116.57 sec  116.57 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Read instance blockages                    0.41%  116.57 sec  116.57 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Read PG blockages                          0.04%  116.57 sec  116.57 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | | +-Allocate memory for PG via list          0.01%  116.57 sec  116.57 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Read clock blockages                       0.09%  116.57 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Read other blockages                       0.00%  116.58 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Read halo blockages                        0.02%  116.58 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  116.58 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Read blackboxes                              0.00%  116.58 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Read prerouted                               0.08%  116.58 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Read nets                                    0.61%  116.58 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Set up via pillars                           0.30%  116.58 sec  116.58 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Initialize 3D grid graph                     0.05%  116.59 sec  116.59 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Model blockage capacity                      0.74%  116.59 sec  116.59 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Initialize 3D capacity                     0.68%  116.59 sec  116.59 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | +-Read aux data                                    0.54%  116.59 sec  116.59 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | +-Others data preparation                          0.12%  116.60 sec  116.60 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | +-Create route kernel                              0.48%  116.60 sec  116.60 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | +-Global Routing                                    60.60%  116.60 sec  116.97 sec  0.37 sec  0.37 sec 
[11/26 20:13:05    137s] (I)       | | +-Initialization                                   0.64%  116.60 sec  116.60 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | +-Net group 1                                     59.19%  116.61 sec  116.97 sec  0.36 sec  0.36 sec 
[11/26 20:13:05    137s] (I)       | | | +-Generate topology                              1.80%  116.61 sec  116.62 sec  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)       | | | +-Phase 1a                                       4.83%  116.63 sec  116.66 sec  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Pattern routing (1T)                         3.56%  116.63 sec  116.65 sec  0.02 sec  0.02 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.55%  116.65 sec  116.65 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Add via demand to 2D                         0.58%  116.65 sec  116.66 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | +-Phase 1b                                       6.92%  116.66 sec  116.70 sec  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Monotonic routing (1T)                       4.63%  116.66 sec  116.69 sec  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)       | | | +-Phase 1c                                       6.31%  116.70 sec  116.74 sec  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Two level Routing                            6.29%  116.70 sec  116.74 sec  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Two Level Routing (Regular)                5.82%  116.70 sec  116.74 sec  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Two Level Routing (Strong)                 0.22%  116.74 sec  116.74 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.06%  116.74 sec  116.74 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | +-Phase 1d                                      29.32%  116.74 sec  116.92 sec  0.18 sec  0.18 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Detoured routing (1T)                       29.26%  116.74 sec  116.92 sec  0.18 sec  0.18 sec 
[11/26 20:13:05    137s] (I)       | | | +-Phase 1e                                       1.07%  116.92 sec  116.93 sec  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Route legalization                           0.97%  116.92 sec  116.93 sec  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Legalize Blockage Violations               0.84%  116.92 sec  116.93 sec  0.01 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | | | +-Legalize Reach Aware Violations            0.09%  116.93 sec  116.93 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | | +-Phase 1l                                       6.88%  116.93 sec  116.97 sec  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)       | | | | +-Layer assignment (1T)                        6.64%  116.93 sec  116.97 sec  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)       | +-Export cong map                                    0.82%  116.97 sec  116.98 sec  0.01 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | +-Export 2D cong map                               0.41%  116.98 sec  116.98 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | +-Extract Global 3D Wires                            0.53%  116.98 sec  116.98 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | +-Track Assignment (1T)                             15.58%  116.98 sec  117.08 sec  0.10 sec  0.10 sec 
[11/26 20:13:05    137s] (I)       | | +-Initialization                                   0.25%  116.98 sec  116.98 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | | +-Track Assignment Kernel                         14.57%  116.99 sec  117.07 sec  0.09 sec  0.09 sec 
[11/26 20:13:05    137s] (I)       | | +-Free Memory                                      0.01%  117.08 sec  117.08 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | +-Export                                             9.46%  117.08 sec  117.14 sec  0.06 sec  0.06 sec 
[11/26 20:13:05    137s] (I)       | | +-Export DB wires                                  4.67%  117.08 sec  117.11 sec  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)       | | | +-Export all nets                                3.32%  117.08 sec  117.10 sec  0.02 sec  0.02 sec 
[11/26 20:13:05    137s] (I)       | | | +-Set wire vias                                  0.93%  117.10 sec  117.11 sec  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)       | | +-Report wirelength                                2.81%  117.11 sec  117.13 sec  0.02 sec  0.01 sec 
[11/26 20:13:05    137s] (I)       | | +-Update net boxes                                 1.88%  117.13 sec  117.14 sec  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)       | | +-Update timing                                    0.00%  117.14 sec  117.14 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)       | +-Postprocess design                                 0.08%  117.14 sec  117.14 sec  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)      ========================== Summary by functions ==========================
[11/26 20:13:05    137s] (I)       Lv  Step                                           %      Real       CPU 
[11/26 20:13:05    137s] (I)      --------------------------------------------------------------------------
[11/26 20:13:05    137s] (I)        0  Early Global Route                       100.00%  0.62 sec  0.60 sec 
[11/26 20:13:05    137s] (I)        1  Early Global Route kernel                 98.49%  0.61 sec  0.59 sec 
[11/26 20:13:05    137s] (I)        2  Global Routing                            60.60%  0.37 sec  0.37 sec 
[11/26 20:13:05    137s] (I)        2  Track Assignment (1T)                     15.58%  0.10 sec  0.10 sec 
[11/26 20:13:05    137s] (I)        2  Import and model                          10.69%  0.07 sec  0.06 sec 
[11/26 20:13:05    137s] (I)        2  Export                                     9.46%  0.06 sec  0.06 sec 
[11/26 20:13:05    137s] (I)        2  Export cong map                            0.82%  0.01 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        2  Extract Global 3D Wires                    0.53%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        2  Postprocess design                         0.08%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        3  Net group 1                               59.19%  0.36 sec  0.36 sec 
[11/26 20:13:05    137s] (I)        3  Track Assignment Kernel                   14.57%  0.09 sec  0.09 sec 
[11/26 20:13:05    137s] (I)        3  Create route DB                            4.73%  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)        3  Export DB wires                            4.67%  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)        3  Create place DB                            4.57%  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)        3  Report wirelength                          2.81%  0.02 sec  0.01 sec 
[11/26 20:13:05    137s] (I)        3  Update net boxes                           1.88%  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)        3  Initialization                             0.89%  0.01 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        3  Read aux data                              0.54%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        3  Create route kernel                        0.48%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        3  Export 2D cong map                         0.41%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        3  Others data preparation                    0.12%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        3  Free Memory                                0.01%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        3  Update timing                              0.00%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        4  Phase 1d                                  29.32%  0.18 sec  0.18 sec 
[11/26 20:13:05    137s] (I)        4  Phase 1b                                   6.92%  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)        4  Phase 1l                                   6.88%  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)        4  Phase 1c                                   6.31%  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)        4  Phase 1a                                   4.83%  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)        4  Import route data (1T)                     4.66%  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)        4  Import place data                          4.55%  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)        4  Export all nets                            3.32%  0.02 sec  0.02 sec 
[11/26 20:13:05    137s] (I)        4  Generate topology                          1.80%  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)        4  Phase 1e                                   1.07%  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)        4  Set wire vias                              0.93%  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)        5  Detoured routing (1T)                     29.26%  0.18 sec  0.18 sec 
[11/26 20:13:05    137s] (I)        5  Layer assignment (1T)                      6.64%  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)        5  Two level Routing                          6.29%  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)        5  Monotonic routing (1T)                     4.63%  0.03 sec  0.03 sec 
[11/26 20:13:05    137s] (I)        5  Pattern routing (1T)                       3.56%  0.02 sec  0.02 sec 
[11/26 20:13:05    137s] (I)        5  Read nets                                  3.44%  0.02 sec  0.02 sec 
[11/26 20:13:05    137s] (I)        5  Read instances and placement               0.97%  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)        5  Route legalization                         0.97%  0.01 sec  0.01 sec 
[11/26 20:13:05    137s] (I)        5  Model blockage capacity                    0.74%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Read blockages ( Layer 2-3 )               0.68%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Add via demand to 2D                       0.58%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Pattern Routing Avoiding Blockages         0.55%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Set up via pillars                         0.30%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Read prerouted                             0.08%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Initialize 3D grid graph                   0.05%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Read rows                                  0.03%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Two Level Routing (Regular)                5.82%  0.04 sec  0.04 sec 
[11/26 20:13:05    137s] (I)        6  Legalize Blockage Violations               0.84%  0.01 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Initialize 3D capacity                     0.68%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Read instance blockages                    0.41%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Two Level Routing (Strong)                 0.22%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Read clock blockages                       0.09%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Legalize Reach Aware Violations            0.09%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.06%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Read PG blockages                          0.04%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Read halo blockages                        0.02%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] (I)        7  Allocate memory for PG via list            0.01%  0.00 sec  0.00 sec 
[11/26 20:13:05    137s] Running post-eGR process
[11/26 20:13:05    137s] Extraction called for design 'dist_sort' of instances=9100 and nets=10874 using extraction engine 'preRoute' .
[11/26 20:13:05    137s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 20:13:05    137s] Type 'man IMPEXT-3530' for more detail.
[11/26 20:13:05    137s] PreRoute RC Extraction called for design dist_sort.
[11/26 20:13:05    137s] RC Extraction called in multi-corner(1) mode.
[11/26 20:13:05    137s] RCMode: PreRoute
[11/26 20:13:05    137s]       RC Corner Indexes            0   
[11/26 20:13:05    137s] Capacitance Scaling Factor   : 1.00000 
[11/26 20:13:05    137s] Resistance Scaling Factor    : 1.00000 
[11/26 20:13:05    137s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 20:13:05    137s] Clock Res. Scaling Factor    : 1.00000 
[11/26 20:13:05    137s] Shrink Factor                : 1.00000
[11/26 20:13:05    137s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 20:13:05    137s] Using Quantus QRC technology file ...
[11/26 20:13:05    137s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 20:13:05    137s] Updating RC Grid density data for preRoute extraction ...
[11/26 20:13:05    137s] eee: pegSigSF=1.070000
[11/26 20:13:05    137s] Initializing multi-corner resistance tables ...
[11/26 20:13:05    137s] eee: Grid unit RC data computation started
[11/26 20:13:05    137s] eee: Grid unit RC data computation completed
[11/26 20:13:05    137s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 20:13:05    137s] eee: l=2 avDens=0.427100 usedTrk=11563.724749 availTrk=27075.000000 sigTrk=11563.724749
[11/26 20:13:05    137s] eee: l=3 avDens=0.242982 usedTrk=6232.499877 availTrk=25650.000000 sigTrk=6232.499877
[11/26 20:13:05    137s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:13:05    137s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:13:05    137s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:13:05    137s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:13:05    137s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:13:05    137s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:13:05    137s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:13:05    137s] {RT RC_corner_25 0 2 3  0}
[11/26 20:13:05    137s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 20:13:05    137s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 20:13:05    137s] eee: NetCapCache creation started. (Current Mem: 3119.324M) 
[11/26 20:13:05    137s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3119.324M) 
[11/26 20:13:05    137s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 20:13:05    137s] eee: Metal Layers Info:
[11/26 20:13:05    137s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:13:05    137s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 20:13:05    137s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:13:05    137s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 20:13:05    137s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 20:13:05    137s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 20:13:05    137s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 20:13:05    137s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 20:13:05    137s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 20:13:05    137s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 20:13:05    137s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 20:13:05    137s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 20:13:05    137s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 20:13:05    137s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:13:05    137s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 20:13:05    137s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3119.324M)
[11/26 20:13:05    138s] Cell dist_sort LLGs are deleted
[11/26 20:13:05    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:05    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:05    138s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3119.3M, EPOCH TIME: 1732669985.911615
[11/26 20:13:05    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:05    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:05    138s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3119.3M, EPOCH TIME: 1732669985.912168
[11/26 20:13:05    138s] Max number of tech site patterns supported in site array is 256.
[11/26 20:13:05    138s] Core basic site is coreSite
[11/26 20:13:05    138s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:13:05    138s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:13:05    138s] Fast DP-INIT is on for default
[11/26 20:13:05    138s] Atter site array init, number of instance map data is 0.
[11/26 20:13:05    138s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.004, MEM:3119.3M, EPOCH TIME: 1732669985.916479
[11/26 20:13:05    138s] 
[11/26 20:13:05    138s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:05    138s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:05    138s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:3119.3M, EPOCH TIME: 1732669985.919296
[11/26 20:13:05    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:05    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:05    138s] Starting delay calculation for Setup views
[11/26 20:13:06    138s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 20:13:06    138s] #################################################################################
[11/26 20:13:06    138s] # Design Stage: PreRoute
[11/26 20:13:06    138s] # Design Name: dist_sort
[11/26 20:13:06    138s] # Design Mode: 90nm
[11/26 20:13:06    138s] # Analysis Mode: MMMC Non-OCV 
[11/26 20:13:06    138s] # Parasitics Mode: No SPEF/RCDB 
[11/26 20:13:06    138s] # Signoff Settings: SI Off 
[11/26 20:13:06    138s] #################################################################################
[11/26 20:13:06    138s] Calculate delays in Single mode...
[11/26 20:13:06    138s] Topological Sorting (REAL = 0:00:00.0, MEM = 3143.6M, InitMEM = 3143.6M)
[11/26 20:13:06    138s] Start delay calculation (fullDC) (1 T). (MEM=2585)
[11/26 20:13:06    138s] End AAE Lib Interpolated Model. (MEM=3143.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 20:13:07    139s] Total number of fetched objects 10747
[11/26 20:13:07    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 20:13:07    139s] End delay calculation. (MEM=2602.52 CPU=0:00:01.2 REAL=0:00:01.0)
[11/26 20:13:07    139s] End delay calculation (fullDC). (MEM=2602.52 CPU=0:00:01.4 REAL=0:00:01.0)
[11/26 20:13:07    139s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 3177.3M) ***
[11/26 20:13:08    140s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:20 mem=3177.3M)
[11/26 20:13:08    140s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.307  |
|           TNS (ns):| -3.920  |
|    Violating Paths:|    3    |
|          All Paths:|  1189   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.416   |      3 (3)       |
|   max_tran     |     3 (1205)     |   -2.552   |     3 (1205)     |
|   max_fanout   |     12 (12)      |    -575    |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.889%
------------------------------------------------------------------

[11/26 20:13:08    140s] **optDesign ... cpu = 0:00:05, real = 0:00:24, mem = 2592.6M, totSessionCpu=0:02:21 **
[11/26 20:13:08    140s] Begin: Collecting metrics
[11/26 20:13:08    140s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -1.307 |  -4 |       44.89 | 0:00:03  |        3133 |    3 |   2 |
 ------------------------------------------------------------------------------------ 
[11/26 20:13:08    140s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2611.3M, current mem=2593.0M)

[11/26 20:13:08    140s] End: Collecting metrics
[11/26 20:13:08    140s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.3/0:00:24.0 (0.2), totSession cpu/real = 0:02:20.7/0:02:58.2 (0.8), mem = 3126.4M
[11/26 20:13:08    140s] 
[11/26 20:13:08    140s] =============================================================================================
[11/26 20:13:08    140s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.12-s091_1
[11/26 20:13:08    140s] =============================================================================================
[11/26 20:13:08    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:13:08    140s] ---------------------------------------------------------------------------------------------
[11/26 20:13:08    140s] [ ViewPruning            ]      2   0:00:00.1  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 20:13:08    140s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:02.7 /  0:00:02.6    1.0
[11/26 20:13:08    140s] [ MetricReport           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:13:08    140s] [ DrvReport              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:13:08    140s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 20:13:08    140s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 20:13:08    140s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:08    140s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 20:13:08    140s] [ MetricInit             ]      1   0:00:01.3  (   5.4 % )     0:00:01.3 /  0:00:00.8    0.7
[11/26 20:13:08    140s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[11/26 20:13:08    140s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 20:13:08    140s] [ ExtractRC              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[11/26 20:13:08    140s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   1.2 % )     0:00:02.5 /  0:00:02.5    1.0
[11/26 20:13:08    140s] [ FullDelayCalc          ]      1   0:00:01.7  (   7.2 % )     0:00:01.7 /  0:00:01.7    1.0
[11/26 20:13:08    140s] [ TimingUpdate           ]      2   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 20:13:08    140s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 20:13:08    140s] [ MISC                   ]          0:00:18.4  (  76.8 % )     0:00:18.4 /  0:00:00.3    0.0
[11/26 20:13:08    140s] ---------------------------------------------------------------------------------------------
[11/26 20:13:08    140s]  InitOpt #1 TOTAL                   0:00:24.0  ( 100.0 % )     0:00:24.0 /  0:00:05.3    0.2
[11/26 20:13:08    140s] ---------------------------------------------------------------------------------------------
[11/26 20:13:08    140s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/26 20:13:08    140s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 20:13:08    140s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:21 mem=3126.4M
[11/26 20:13:08    140s] OPERPROF: Starting DPlace-Init at level 1, MEM:3126.4M, EPOCH TIME: 1732669988.732785
[11/26 20:13:08    140s] Processing tracks to init pin-track alignment.
[11/26 20:13:08    140s] z: 1, totalTracks: 1
[11/26 20:13:08    140s] z: 3, totalTracks: 1
[11/26 20:13:08    140s] z: 5, totalTracks: 1
[11/26 20:13:08    140s] z: 7, totalTracks: 1
[11/26 20:13:08    140s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:13:08    140s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3126.4M, EPOCH TIME: 1732669988.737319
[11/26 20:13:08    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] 
[11/26 20:13:08    140s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:08    140s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:08    140s] OPERPROF:     Starting CMU at level 3, MEM:3126.4M, EPOCH TIME: 1732669988.742481
[11/26 20:13:08    140s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3126.4M, EPOCH TIME: 1732669988.742868
[11/26 20:13:08    140s] 
[11/26 20:13:08    140s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:13:08    140s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.006, MEM:3126.4M, EPOCH TIME: 1732669988.743705
[11/26 20:13:08    140s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3126.4M, EPOCH TIME: 1732669988.743754
[11/26 20:13:08    140s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3126.4M, EPOCH TIME: 1732669988.743874
[11/26 20:13:08    140s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3126.4MB).
[11/26 20:13:08    140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.012, MEM:3126.4M, EPOCH TIME: 1732669988.744987
[11/26 20:13:08    140s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=3126.4M
[11/26 20:13:08    140s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3126.4M, EPOCH TIME: 1732669988.752328
[11/26 20:13:08    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:08    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3126.4M, EPOCH TIME: 1732669988.766092
[11/26 20:13:08    140s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 20:13:08    140s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:21 mem=3126.4M
[11/26 20:13:08    140s] OPERPROF: Starting DPlace-Init at level 1, MEM:3126.4M, EPOCH TIME: 1732669988.766607
[11/26 20:13:08    140s] Processing tracks to init pin-track alignment.
[11/26 20:13:08    140s] z: 1, totalTracks: 1
[11/26 20:13:08    140s] z: 3, totalTracks: 1
[11/26 20:13:08    140s] z: 5, totalTracks: 1
[11/26 20:13:08    140s] z: 7, totalTracks: 1
[11/26 20:13:08    140s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:13:08    140s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3126.4M, EPOCH TIME: 1732669988.770721
[11/26 20:13:08    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] 
[11/26 20:13:08    140s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:08    140s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:08    140s] OPERPROF:     Starting CMU at level 3, MEM:3126.4M, EPOCH TIME: 1732669988.775890
[11/26 20:13:08    140s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3126.4M, EPOCH TIME: 1732669988.776273
[11/26 20:13:08    140s] 
[11/26 20:13:08    140s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:13:08    140s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3126.4M, EPOCH TIME: 1732669988.777062
[11/26 20:13:08    140s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3126.4M, EPOCH TIME: 1732669988.777107
[11/26 20:13:08    140s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3126.4M, EPOCH TIME: 1732669988.777236
[11/26 20:13:08    140s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3126.4MB).
[11/26 20:13:08    140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.012, MEM:3126.4M, EPOCH TIME: 1732669988.778481
[11/26 20:13:08    140s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=3126.4M
[11/26 20:13:08    140s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3126.4M, EPOCH TIME: 1732669988.785427
[11/26 20:13:08    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:08    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:08    140s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.014, MEM:3126.4M, EPOCH TIME: 1732669988.799166
[11/26 20:13:08    140s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.8/0:02:58.3 (0.8), mem = 3126.4M
[11/26 20:13:08    140s] *** Starting optimizing excluded clock nets MEM= 3126.4M) ***
[11/26 20:13:08    140s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3126.4M) ***
[11/26 20:13:08    140s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.0), totSession cpu/real = 0:02:20.8/0:02:58.3 (0.8), mem = 3126.4M
[11/26 20:13:08    140s] 
[11/26 20:13:08    140s] =============================================================================================
[11/26 20:13:08    140s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.12-s091_1
[11/26 20:13:08    140s] =============================================================================================
[11/26 20:13:08    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:13:08    140s] ---------------------------------------------------------------------------------------------
[11/26 20:13:08    140s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:08    140s] ---------------------------------------------------------------------------------------------
[11/26 20:13:08    140s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:08    140s] ---------------------------------------------------------------------------------------------
[11/26 20:13:09    141s] The useful skew maximum allowed delay is: 0.3
[11/26 20:13:09    141s] Deleting Lib Analyzer.
[11/26 20:13:09    141s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:21.3/0:02:58.8 (0.8), mem = 3126.4M
[11/26 20:13:09    141s] Info: 1 clock net  excluded from IPO operation.
[11/26 20:13:09    141s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=3126.4M
[11/26 20:13:09    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=3126.4M
[11/26 20:13:09    141s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 20:13:09    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1053752.1
[11/26 20:13:09    141s] 
[11/26 20:13:09    141s] Creating Lib Analyzer ...
[11/26 20:13:09    141s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 20:13:09    141s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 20:13:09    141s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 20:13:09    141s] 
[11/26 20:13:09    141s] {RT RC_corner_25 0 2 3  0}
[11/26 20:13:09    141s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:22 mem=3126.4M
[11/26 20:13:09    141s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:22 mem=3126.4M
[11/26 20:13:09    141s] Creating Lib Analyzer, finished. 
[11/26 20:13:09    141s] 
[11/26 20:13:09    141s] Active Setup views: default_setup_view 
[11/26 20:13:09    141s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3126.4M, EPOCH TIME: 1732669989.707016
[11/26 20:13:09    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:09    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:09    141s] 
[11/26 20:13:09    141s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:09    141s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:09    141s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3126.4M, EPOCH TIME: 1732669989.712779
[11/26 20:13:09    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:09    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:09    141s] [oiPhyDebug] optDemand 261329587200.00, spDemand 254797747200.00.
[11/26 20:13:09    141s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9100
[11/26 20:13:09    141s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 20:13:09    141s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:22 mem=3126.4M
[11/26 20:13:09    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:3126.4M, EPOCH TIME: 1732669989.716712
[11/26 20:13:09    141s] Processing tracks to init pin-track alignment.
[11/26 20:13:09    141s] z: 1, totalTracks: 1
[11/26 20:13:09    141s] z: 3, totalTracks: 1
[11/26 20:13:09    141s] z: 5, totalTracks: 1
[11/26 20:13:09    141s] z: 7, totalTracks: 1
[11/26 20:13:09    141s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:13:09    141s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3126.4M, EPOCH TIME: 1732669989.720818
[11/26 20:13:09    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:09    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:09    141s] 
[11/26 20:13:09    141s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:09    141s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:09    141s] OPERPROF:     Starting CMU at level 3, MEM:3126.4M, EPOCH TIME: 1732669989.725454
[11/26 20:13:09    141s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3126.4M, EPOCH TIME: 1732669989.725814
[11/26 20:13:09    141s] 
[11/26 20:13:09    141s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:13:09    141s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3126.4M, EPOCH TIME: 1732669989.726519
[11/26 20:13:09    141s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3126.4M, EPOCH TIME: 1732669989.726568
[11/26 20:13:09    141s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3126.4M, EPOCH TIME: 1732669989.726701
[11/26 20:13:09    141s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3126.4MB).
[11/26 20:13:09    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3126.4M, EPOCH TIME: 1732669989.727799
[11/26 20:13:09    141s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 20:13:09    141s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9100
[11/26 20:13:09    141s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:22 mem=3126.4M
[11/26 20:13:09    141s] 
[11/26 20:13:09    141s] Footprint cell information for calculating maxBufDist
[11/26 20:13:09    141s] *info: There are 11 candidate Buffer cells
[11/26 20:13:09    141s] *info: There are 9 candidate Inverter cells
[11/26 20:13:09    141s] 
[11/26 20:13:09    141s] #optDebug: Start CG creation (mem=3126.4M)
[11/26 20:13:09    141s]  ...initializing CG 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:09    141s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:09    141s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:09    141s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:09    141s] ToF 135.6527um
[11/26 20:13:10    142s] (cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s]  ...processing cgPrt (cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s]  ...processing cgEgp (cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s]  ...processing cgPbk (cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s]  ...processing cgNrb(cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s]  ...processing cgObs (cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s]  ...processing cgCon (cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s]  ...processing cgPdm (cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3157.7M)
[11/26 20:13:10    142s] ### Creating RouteCongInterface, started
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] #optDebug: {0, 1.000}
[11/26 20:13:10    142s] ### Creating RouteCongInterface, finished
[11/26 20:13:10    142s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3195.8M, EPOCH TIME: 1732669990.052578
[11/26 20:13:10    142s] Found 0 hard placement blockage before merging.
[11/26 20:13:10    142s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:3195.8M, EPOCH TIME: 1732669990.053847
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] Netlist preparation processing... 
[11/26 20:13:10    142s] Removed 0 instance
[11/26 20:13:10    142s] *info: Marking 0 isolation instances dont touch
[11/26 20:13:10    142s] *info: Marking 0 level shifter instances dont touch
[11/26 20:13:10    142s] Deleting 0 temporary hard placement blockage(s).
[11/26 20:13:10    142s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9100
[11/26 20:13:10    142s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3240.9M, EPOCH TIME: 1732669990.085147
[11/26 20:13:10    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9100).
[11/26 20:13:10    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:10    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:10    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:10    142s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:3136.9M, EPOCH TIME: 1732669990.102097
[11/26 20:13:10    142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1053752.1
[11/26 20:13:10    142s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:22.1/0:02:59.6 (0.8), mem = 3136.9M
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] =============================================================================================
[11/26 20:13:10    142s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.12-s091_1
[11/26 20:13:10    142s] =============================================================================================
[11/26 20:13:10    142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:13:10    142s] ---------------------------------------------------------------------------------------------
[11/26 20:13:10    142s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  32.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 20:13:10    142s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:10    142s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:13:10    142s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:13:10    142s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 20:13:10    142s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 20:13:10    142s] [ ChannelGraphInit       ]      1   0:00:00.2  (  25.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 20:13:10    142s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:10    142s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:13:10    142s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:10    142s] [ MISC                   ]          0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 20:13:10    142s] ---------------------------------------------------------------------------------------------
[11/26 20:13:10    142s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 20:13:10    142s] ---------------------------------------------------------------------------------------------
[11/26 20:13:10    142s] Begin: Collecting metrics
[11/26 20:13:10    142s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -1.307 |  -4 |       44.89 | 0:00:03  |        3133 |    3 |   2 |
| simplify_netlist |        |     |             | 0:00:01  |        3137 |      |     |
 ------------------------------------------------------------------------------------- 
[11/26 20:13:10    142s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2598.1M, current mem=2598.1M)

[11/26 20:13:10    142s] End: Collecting metrics
[11/26 20:13:10    142s] Running new flow changes for HFN
[11/26 20:13:10    142s] Begin: GigaOpt high fanout net optimization
[11/26 20:13:10    142s] GigaOpt HFN: use maxLocalDensity 1.2
[11/26 20:13:10    142s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 20:13:10    142s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:22.2/0:02:59.7 (0.8), mem = 3136.9M
[11/26 20:13:10    142s] Info: 1 clock net  excluded from IPO operation.
[11/26 20:13:10    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1053752.2
[11/26 20:13:10    142s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] Active Setup views: default_setup_view 
[11/26 20:13:10    142s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3136.9M, EPOCH TIME: 1732669990.346449
[11/26 20:13:10    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:10    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:10    142s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:10    142s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3136.9M, EPOCH TIME: 1732669990.352357
[11/26 20:13:10    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:10    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:10    142s] [oiPhyDebug] optDemand 261329587200.00, spDemand 254797747200.00.
[11/26 20:13:10    142s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9100
[11/26 20:13:10    142s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 20:13:10    142s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:22 mem=3136.9M
[11/26 20:13:10    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:3136.9M, EPOCH TIME: 1732669990.356500
[11/26 20:13:10    142s] Processing tracks to init pin-track alignment.
[11/26 20:13:10    142s] z: 1, totalTracks: 1
[11/26 20:13:10    142s] z: 3, totalTracks: 1
[11/26 20:13:10    142s] z: 5, totalTracks: 1
[11/26 20:13:10    142s] z: 7, totalTracks: 1
[11/26 20:13:10    142s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:13:10    142s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3136.9M, EPOCH TIME: 1732669990.360832
[11/26 20:13:10    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:10    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:10    142s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:10    142s] OPERPROF:     Starting CMU at level 3, MEM:3136.9M, EPOCH TIME: 1732669990.365509
[11/26 20:13:10    142s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3136.9M, EPOCH TIME: 1732669990.365881
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:13:10    142s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3136.9M, EPOCH TIME: 1732669990.366665
[11/26 20:13:10    142s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3136.9M, EPOCH TIME: 1732669990.366718
[11/26 20:13:10    142s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3136.9M, EPOCH TIME: 1732669990.366843
[11/26 20:13:10    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3136.9MB).
[11/26 20:13:10    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3136.9M, EPOCH TIME: 1732669990.367833
[11/26 20:13:10    142s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 20:13:10    142s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9100
[11/26 20:13:10    142s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:22 mem=3136.9M
[11/26 20:13:10    142s] ### Creating RouteCongInterface, started
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.8390} 
[11/26 20:13:10    142s] 
[11/26 20:13:10    142s] #optDebug: {0, 1.000}
[11/26 20:13:10    142s] ### Creating RouteCongInterface, finished
[11/26 20:13:10    142s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:10    142s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:10    142s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:10    142s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:10    142s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:10    142s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:10    142s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:10    142s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:10    142s] AoF 661.2055um
[11/26 20:13:10    142s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 20:13:10    142s] [GPS-DRV] Optimizer inputs ============================= 
[11/26 20:13:10    142s] [GPS-DRV] drvFixingStage: Large Scale
[11/26 20:13:10    142s] [GPS-DRV] costLowerBound: 0.1
[11/26 20:13:10    142s] [GPS-DRV] setupTNSCost  : 0
[11/26 20:13:10    142s] [GPS-DRV] maxIter       : 1
[11/26 20:13:10    142s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/26 20:13:10    142s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 20:13:10    142s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/26 20:13:10    142s] [GPS-DRV] maxDensity (design): 0.95
[11/26 20:13:10    142s] [GPS-DRV] maxLocalDensity: 1.2
[11/26 20:13:10    142s] [GPS-DRV] MaxBufDistForPlaceBlk: 216um
[11/26 20:13:10    142s] [GPS-DRV] Dflt RT Characteristic Length 733.346um AoF 661.206um x 1
[11/26 20:13:10    142s] [GPS-DRV] isCPECostingOn: false
[11/26 20:13:10    142s] [GPS-DRV] All active and enabled setup views
[11/26 20:13:10    142s] [GPS-DRV]     default_setup_view
[11/26 20:13:10    142s] [GPS-DRV] maxTran off
[11/26 20:13:10    142s] [GPS-DRV] maxCap off
[11/26 20:13:10    142s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 20:13:10    142s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[11/26 20:13:10    142s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/26 20:13:10    142s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3195.1M, EPOCH TIME: 1732669990.651197
[11/26 20:13:10    142s] Found 0 hard placement blockage before merging.
[11/26 20:13:10    142s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:3195.1M, EPOCH TIME: 1732669990.651817
[11/26 20:13:10    142s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/26 20:13:10    142s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 5.1154e-11; DynamicP: 1.11974e+07)DBU
[11/26 20:13:10    142s] +---------+---------+--------+--------+------------+--------+
[11/26 20:13:10    142s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 20:13:10    142s] +---------+---------+--------+--------+------------+--------+
[11/26 20:13:10    142s] |   44.89%|        -|  -1.307|  -3.920|   0:00:00.0| 3195.1M|
[11/26 20:13:10    142s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 20:13:11    143s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 20:13:11    143s] |   45.42%|      100|  -1.307|  -3.920|   0:00:01.0| 3241.7M|
[11/26 20:13:11    143s] +---------+---------+--------+--------+------------+--------+
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=3241.7M) ***
[11/26 20:13:11    143s] Deleting 0 temporary hard placement blockage(s).
[11/26 20:13:11    143s] Total-nets :: 10847, Stn-nets :: 102, ratio :: 0.940352 %, Total-len 190218, Stn-len 3818.03
[11/26 20:13:11    143s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9200
[11/26 20:13:11    143s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3241.7M, EPOCH TIME: 1732669991.039064
[11/26 20:13:11    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9200).
[11/26 20:13:11    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:11    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:11    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:11    143s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:3156.7M, EPOCH TIME: 1732669991.056369
[11/26 20:13:11    143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1053752.2
[11/26 20:13:11    143s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:23.0/0:03:00.5 (0.8), mem = 3156.7M
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] =============================================================================================
[11/26 20:13:11    143s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.12-s091_1
[11/26 20:13:11    143s] =============================================================================================
[11/26 20:13:11    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:13:11    143s] ---------------------------------------------------------------------------------------------
[11/26 20:13:11    143s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 20:13:11    143s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:11    143s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.1    1.1
[11/26 20:13:11    143s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:13:11    143s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:13:11    143s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:11    143s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.3    1.0
[11/26 20:13:11    143s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 20:13:11    143s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:11    143s] [ OptEval                ]      1   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:13:11    143s] [ OptCommit              ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 20:13:11    143s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 20:13:11    143s] [ IncrDelayCalc          ]      6   0:00:00.2  (  19.3 % )     0:00:00.2 /  0:00:00.1    0.9
[11/26 20:13:11    143s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:11    143s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:13:11    143s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 20:13:11    143s] [ MISC                   ]          0:00:00.4  (  44.3 % )     0:00:00.4 /  0:00:00.3    1.0
[11/26 20:13:11    143s] ---------------------------------------------------------------------------------------------
[11/26 20:13:11    143s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/26 20:13:11    143s] ---------------------------------------------------------------------------------------------
[11/26 20:13:11    143s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/26 20:13:11    143s] End: GigaOpt high fanout net optimization
[11/26 20:13:11    143s] Begin: Collecting metrics
[11/26 20:13:11    143s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.307 |           |       -4 |       44.89 | 0:00:03  |        3133 |    3 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3137 |      |     |
| drv_fixing       |    -1.307 |   -1.307 |        -4 |       -4 |       45.42 | 0:00:01  |        3157 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/26 20:13:11    143s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2609.3M, current mem=2609.3M)

[11/26 20:13:11    143s] End: Collecting metrics
[11/26 20:13:11    143s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 20:13:11    143s] Deleting Lib Analyzer.
[11/26 20:13:11    143s] Begin: GigaOpt DRV Optimization
[11/26 20:13:11    143s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 20:13:11    143s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:23.2/0:03:00.7 (0.8), mem = 3156.7M
[11/26 20:13:11    143s] Info: 1 clock net  excluded from IPO operation.
[11/26 20:13:11    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1053752.3
[11/26 20:13:11    143s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] Creating Lib Analyzer ...
[11/26 20:13:11    143s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 20:13:11    143s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 20:13:11    143s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] {RT RC_corner_25 0 2 3  0}
[11/26 20:13:11    143s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:23 mem=3156.7M
[11/26 20:13:11    143s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:24 mem=3156.7M
[11/26 20:13:11    143s] Creating Lib Analyzer, finished. 
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] Active Setup views: default_setup_view 
[11/26 20:13:11    143s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3156.7M, EPOCH TIME: 1732669991.620530
[11/26 20:13:11    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:11    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:11    143s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:11    143s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3156.7M, EPOCH TIME: 1732669991.626471
[11/26 20:13:11    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:11    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:11    143s] [oiPhyDebug] optDemand 264315571200.00, spDemand 257783731200.00.
[11/26 20:13:11    143s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9200
[11/26 20:13:11    143s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 20:13:11    143s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:24 mem=3156.7M
[11/26 20:13:11    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:3156.7M, EPOCH TIME: 1732669991.630393
[11/26 20:13:11    143s] Processing tracks to init pin-track alignment.
[11/26 20:13:11    143s] z: 1, totalTracks: 1
[11/26 20:13:11    143s] z: 3, totalTracks: 1
[11/26 20:13:11    143s] z: 5, totalTracks: 1
[11/26 20:13:11    143s] z: 7, totalTracks: 1
[11/26 20:13:11    143s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:13:11    143s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3156.7M, EPOCH TIME: 1732669991.634718
[11/26 20:13:11    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:11    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:11    143s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:11    143s] OPERPROF:     Starting CMU at level 3, MEM:3156.7M, EPOCH TIME: 1732669991.639264
[11/26 20:13:11    143s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3156.7M, EPOCH TIME: 1732669991.639649
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:13:11    143s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3156.7M, EPOCH TIME: 1732669991.640313
[11/26 20:13:11    143s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3156.7M, EPOCH TIME: 1732669991.640359
[11/26 20:13:11    143s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3156.7M, EPOCH TIME: 1732669991.640488
[11/26 20:13:11    143s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3156.7MB).
[11/26 20:13:11    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3156.7M, EPOCH TIME: 1732669991.641529
[11/26 20:13:11    143s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 20:13:11    143s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9200
[11/26 20:13:11    143s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=3156.7M
[11/26 20:13:11    143s] ### Creating RouteCongInterface, started
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.8390} 
[11/26 20:13:11    143s] 
[11/26 20:13:11    143s] #optDebug: {0, 1.000}
[11/26 20:13:11    143s] ### Creating RouteCongInterface, finished
[11/26 20:13:11    143s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:11    143s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:11    143s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:11    143s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:11    143s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:11    143s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:11    143s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:11    143s] 	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[11/26 20:13:11    143s] AoF 661.2055um
[11/26 20:13:11    143s] [GPS-DRV] Optimizer inputs ============================= 
[11/26 20:13:11    143s] [GPS-DRV] drvFixingStage: Large Scale
[11/26 20:13:11    143s] [GPS-DRV] costLowerBound: 0.1
[11/26 20:13:11    143s] [GPS-DRV] setupTNSCost  : 0
[11/26 20:13:11    143s] [GPS-DRV] maxIter       : 2
[11/26 20:13:11    143s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/26 20:13:11    143s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 20:13:11    143s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/26 20:13:11    143s] [GPS-DRV] maxDensity (design): 0.95
[11/26 20:13:11    143s] [GPS-DRV] maxLocalDensity: 1.2
[11/26 20:13:11    143s] [GPS-DRV] MaxBufDistForPlaceBlk: 216um
[11/26 20:13:11    143s] [GPS-DRV] Dflt RT Characteristic Length 652.309um AoF 661.206um x 1
[11/26 20:13:11    143s] [GPS-DRV] isCPECostingOn: false
[11/26 20:13:11    143s] [GPS-DRV] All active and enabled setup views
[11/26 20:13:11    143s] [GPS-DRV]     default_setup_view
[11/26 20:13:11    143s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 20:13:11    143s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 20:13:11    143s] [GPS-DRV] maxFanoutLoad on
[11/26 20:13:11    143s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 20:13:11    143s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[11/26 20:13:11    143s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/26 20:13:11    143s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3214.9M, EPOCH TIME: 1732669991.918382
[11/26 20:13:11    143s] Found 0 hard placement blockage before merging.
[11/26 20:13:11    143s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.001, MEM:3214.9M, EPOCH TIME: 1732669991.918905
[11/26 20:13:11    143s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/26 20:13:11    143s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 5.1154e-11; DynamicP: 1.11974e+07)DBU
[11/26 20:13:11    143s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 20:13:11    143s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 20:13:11    143s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 20:13:11    143s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 20:13:11    143s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 20:13:11    143s] Info: violation cost 39.380795 (cap = 0.820239, tran = 32.748055, len = 0.000000, fanout load = 5.812500, fanout count = 0.000000, glitch 0.000000)
[11/26 20:13:12    143s] |     1|    37|    -0.18|     1|     1|    -0.01|    10|    10|     0|     0|    -1.31|    -3.92|       0|       0|       0| 45.42%|          |         |
[11/26 20:13:12    144s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 20:13:12    144s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.30|    -4.17|      13|       0|       3| 45.45%| 0:00:00.0|  3238.5M|
[11/26 20:13:12    144s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 20:13:12    144s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.30|    -4.17|       0|       0|       0| 45.45%| 0:00:00.0|  3238.5M|
[11/26 20:13:12    144s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3238.5M) ***
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] Deleting 0 temporary hard placement blockage(s).
[11/26 20:13:12    144s] Total-nets :: 10860, Stn-nets :: 102, ratio :: 0.939227 %, Total-len 190219, Stn-len 3818.03
[11/26 20:13:12    144s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9213
[11/26 20:13:12    144s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3238.5M, EPOCH TIME: 1732669992.413554
[11/26 20:13:12    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9213).
[11/26 20:13:12    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:12    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:12    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:12    144s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3157.5M, EPOCH TIME: 1732669992.430003
[11/26 20:13:12    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1053752.3
[11/26 20:13:12    144s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:24.4/0:03:01.9 (0.8), mem = 3157.5M
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] =============================================================================================
[11/26 20:13:12    144s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.12-s091_1
[11/26 20:13:12    144s] =============================================================================================
[11/26 20:13:12    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:13:12    144s] ---------------------------------------------------------------------------------------------
[11/26 20:13:12    144s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 20:13:12    144s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  21.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 20:13:12    144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:12    144s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 20:13:12    144s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:13:12    144s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:13:12    144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:12    144s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 20:13:12    144s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 20:13:12    144s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:12    144s] [ OptEval                ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 20:13:12    144s] [ OptCommit              ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:12    144s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:13:12    144s] [ IncrDelayCalc          ]     19   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:13:12    144s] [ DrvFindVioNets         ]      3   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 20:13:12    144s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:12    144s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:13:12    144s] [ IncrTimingUpdate       ]      3   0:00:00.2  (  18.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 20:13:12    144s] [ MISC                   ]          0:00:00.4  (  30.7 % )     0:00:00.4 /  0:00:00.3    0.9
[11/26 20:13:12    144s] ---------------------------------------------------------------------------------------------
[11/26 20:13:12    144s]  DrvOpt #2 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 20:13:12    144s] ---------------------------------------------------------------------------------------------
[11/26 20:13:12    144s] End: GigaOpt DRV Optimization
[11/26 20:13:12    144s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/26 20:13:12    144s] **optDesign ... cpu = 0:00:09, real = 0:00:28, mem = 2611.3M, totSessionCpu=0:02:24 **
[11/26 20:13:12    144s] Begin: Collecting metrics
[11/26 20:13:12    144s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.307 |           |       -4 |       44.89 | 0:00:03  |        3133 |    3 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3137 |      |     |
| drv_fixing       |    -1.307 |   -1.307 |        -4 |       -4 |       45.42 | 0:00:01  |        3157 |      |     |
| drv_fixing_2     |    -1.302 |   -1.302 |        -4 |       -4 |       45.45 | 0:00:01  |        3157 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[11/26 20:13:12    144s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2611.3M, current mem=2611.3M)

[11/26 20:13:12    144s] End: Collecting metrics
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] Active setup views:
[11/26 20:13:12    144s]  default_setup_view
[11/26 20:13:12    144s]   Dominating endpoints: 0
[11/26 20:13:12    144s]   Dominating TNS: -0.000
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 20:13:12    144s] Deleting Lib Analyzer.
[11/26 20:13:12    144s] Begin: GigaOpt Global Optimization
[11/26 20:13:12    144s] *info: use new DP (enabled)
[11/26 20:13:12    144s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 20:13:12    144s] Info: 1 clock net  excluded from IPO operation.
[11/26 20:13:12    144s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.6/0:03:02.1 (0.8), mem = 3215.6M
[11/26 20:13:12    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1053752.4
[11/26 20:13:12    144s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] Creating Lib Analyzer ...
[11/26 20:13:12    144s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 20:13:12    144s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 20:13:12    144s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] {RT RC_corner_25 0 2 3  0}
[11/26 20:13:12    144s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:25 mem=3215.6M
[11/26 20:13:12    144s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:25 mem=3215.6M
[11/26 20:13:12    144s] Creating Lib Analyzer, finished. 
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] Active Setup views: default_setup_view 
[11/26 20:13:12    144s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3215.6M, EPOCH TIME: 1732669992.991922
[11/26 20:13:12    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:12    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:12    144s] 
[11/26 20:13:12    144s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:12    144s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:12    144s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3215.6M, EPOCH TIME: 1732669992.998280
[11/26 20:13:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:13    144s] [oiPhyDebug] optDemand 264494730240.00, spDemand 257962890240.00.
[11/26 20:13:13    144s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9213
[11/26 20:13:13    144s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 20:13:13    144s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:25 mem=3215.6M
[11/26 20:13:13    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:3215.6M, EPOCH TIME: 1732669993.002604
[11/26 20:13:13    144s] Processing tracks to init pin-track alignment.
[11/26 20:13:13    144s] z: 1, totalTracks: 1
[11/26 20:13:13    144s] z: 3, totalTracks: 1
[11/26 20:13:13    144s] z: 5, totalTracks: 1
[11/26 20:13:13    144s] z: 7, totalTracks: 1
[11/26 20:13:13    144s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:13:13    144s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3215.6M, EPOCH TIME: 1732669993.006825
[11/26 20:13:13    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:13    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:13    144s] 
[11/26 20:13:13    144s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:13    144s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:13    144s] OPERPROF:     Starting CMU at level 3, MEM:3215.6M, EPOCH TIME: 1732669993.011484
[11/26 20:13:13    144s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3215.6M, EPOCH TIME: 1732669993.011872
[11/26 20:13:13    144s] 
[11/26 20:13:13    144s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:13:13    144s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3215.6M, EPOCH TIME: 1732669993.012572
[11/26 20:13:13    144s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3215.6M, EPOCH TIME: 1732669993.012618
[11/26 20:13:13    144s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3215.6M, EPOCH TIME: 1732669993.012719
[11/26 20:13:13    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3215.6MB).
[11/26 20:13:13    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3215.6M, EPOCH TIME: 1732669993.013810
[11/26 20:13:13    144s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 20:13:13    144s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9213
[11/26 20:13:13    144s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=3215.6M
[11/26 20:13:13    144s] ### Creating RouteCongInterface, started
[11/26 20:13:13    145s] 
[11/26 20:13:13    145s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 20:13:13    145s] 
[11/26 20:13:13    145s] #optDebug: {0, 1.000}
[11/26 20:13:13    145s] ### Creating RouteCongInterface, finished
[11/26 20:13:13    145s] *info: 1 clock net excluded
[11/26 20:13:13    145s] *info: 125 no-driver nets excluded.
[11/26 20:13:13    145s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3215.6M, EPOCH TIME: 1732669993.194880
[11/26 20:13:13    145s] Found 0 hard placement blockage before merging.
[11/26 20:13:13    145s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3215.6M, EPOCH TIME: 1732669993.195092
[11/26 20:13:13    145s] ** GigaOpt Global Opt WNS Slack -1.302  TNS Slack -4.170 
[11/26 20:13:13    145s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[11/26 20:13:13    145s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[11/26 20:13:13    145s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[11/26 20:13:13    145s] |  -1.302|  -4.170|   45.45%|   0:00:00.0| 3215.6M|default_setup_view|  default| addr_2nd_reg_reg_2_/D    |
[11/26 20:13:21    153s] |  -0.601|  -1.803|   46.82%|   0:00:08.0| 3266.2M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
[11/26 20:13:23    155s] |  -0.559|  -1.675|   47.03%|   0:00:02.0| 3272.3M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
[11/26 20:13:24    156s] |  -0.559|  -1.675|   47.03%|   0:00:01.0| 3272.3M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
[11/26 20:13:28    159s] |  -0.488|  -1.461|   47.51%|   0:00:04.0| 3272.3M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
[11/26 20:13:35    166s] |  -0.438|  -1.313|   48.01%|   0:00:07.0| 3273.8M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
[11/26 20:13:36    168s] |  -0.404|  -1.209|   48.07%|   0:00:01.0| 3276.1M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
[11/26 20:13:37    168s] |  -0.404|  -1.209|   48.07%|   0:00:01.0| 3276.1M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
[11/26 20:13:38    170s] |  -0.370|  -1.109|   48.23%|   0:00:01.0| 3276.1M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
[11/26 20:13:42    174s] |  -0.356|  -1.066|   48.36%|   0:00:04.0| 3276.1M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
[11/26 20:13:43    175s] |  -0.349|  -1.045|   48.44%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
[11/26 20:13:44    176s] |  -0.349|  -1.045|   48.44%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_0_/D    |
[11/26 20:13:45    177s] |  -0.341|  -1.023|   48.53%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
[11/26 20:13:48    180s] |  -0.339|  -1.017|   48.60%|   0:00:03.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
[11/26 20:13:49    181s] |  -0.339|  -1.015|   48.71%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
[11/26 20:13:50    181s] |  -0.339|  -1.015|   48.71%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
[11/26 20:13:51    183s] |  -0.337|  -1.012|   48.76%|   0:00:01.0| 3278.5M|default_setup_view|  default| addr_2nd_reg_reg_1_/D    |
[11/26 20:13:51    183s] +--------+--------+---------+------------+--------+------------------+---------+--------------------------+
[11/26 20:13:51    183s] 
[11/26 20:13:51    183s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:37.7 real=0:00:38.0 mem=3278.5M) ***
[11/26 20:13:51    183s] 
[11/26 20:13:51    183s] *** Finish pre-CTS Setup Fixing (cpu=0:00:37.7 real=0:00:38.0 mem=3278.5M) ***
[11/26 20:13:51    183s] Deleting 0 temporary hard placement blockage(s).
[11/26 20:13:51    183s] ** GigaOpt Global Opt End WNS Slack -0.337  TNS Slack -1.012 
[11/26 20:13:51    183s] Total-nets :: 11650, Stn-nets :: 444, ratio :: 3.81116 %, Total-len 189876, Stn-len 12372.5
[11/26 20:13:51    183s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10003
[11/26 20:13:51    183s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3278.5M, EPOCH TIME: 1732670031.450203
[11/26 20:13:51    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10003).
[11/26 20:13:51    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:51    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:51    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:51    183s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.018, REAL:0.020, MEM:3185.5M, EPOCH TIME: 1732670031.469814
[11/26 20:13:51    183s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1053752.4
[11/26 20:13:51    183s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:38.6/0:00:38.8 (1.0), totSession cpu/real = 0:03:03.2/0:03:41.0 (0.8), mem = 3185.5M
[11/26 20:13:51    183s] 
[11/26 20:13:51    183s] =============================================================================================
[11/26 20:13:51    183s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.12-s091_1
[11/26 20:13:51    183s] =============================================================================================
[11/26 20:13:51    183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:13:51    183s] ---------------------------------------------------------------------------------------------
[11/26 20:13:51    183s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:13:51    183s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 20:13:51    183s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:51    183s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[11/26 20:13:51    183s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:13:51    183s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:13:51    183s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:51    183s] [ BottleneckAnalyzerInit ]      4   0:00:04.0  (  10.4 % )     0:00:04.0 /  0:00:04.0    1.0
[11/26 20:13:51    183s] [ TransformInit          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 20:13:51    183s] [ OptSingleIteration     ]     16   0:00:00.5  (   1.2 % )     0:00:34.0 /  0:00:33.7    1.0
[11/26 20:13:51    183s] [ OptGetWeight           ]     16   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.1    1.0
[11/26 20:13:51    183s] [ OptEval                ]     16   0:00:18.6  (  48.0 % )     0:00:18.6 /  0:00:18.5    1.0
[11/26 20:13:51    183s] [ OptCommit              ]     16   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.6    1.0
[11/26 20:13:51    183s] [ PostCommitDelayUpdate  ]     16   0:00:00.2  (   0.5 % )     0:00:03.6 /  0:00:03.6    1.0
[11/26 20:13:51    183s] [ IncrDelayCalc          ]    242   0:00:03.4  (   8.8 % )     0:00:03.4 /  0:00:03.4    1.0
[11/26 20:13:51    183s] [ SetupOptGetWorkingSet  ]     16   0:00:03.5  (   9.1 % )     0:00:03.5 /  0:00:03.5    1.0
[11/26 20:13:51    183s] [ SetupOptGetActiveNode  ]     16   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 20:13:51    183s] [ SetupOptSlackGraph     ]     16   0:00:04.2  (  10.9 % )     0:00:04.2 /  0:00:04.2    1.0
[11/26 20:13:51    183s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:13:51    183s] [ IncrTimingUpdate       ]     13   0:00:02.1  (   5.5 % )     0:00:02.1 /  0:00:02.1    1.0
[11/26 20:13:51    183s] [ MISC                   ]          0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 20:13:51    183s] ---------------------------------------------------------------------------------------------
[11/26 20:13:51    183s]  GlobalOpt #1 TOTAL                 0:00:38.8  ( 100.0 % )     0:00:38.8 /  0:00:38.6    1.0
[11/26 20:13:51    183s] ---------------------------------------------------------------------------------------------
[11/26 20:13:51    183s] End: GigaOpt Global Optimization
[11/26 20:13:51    183s] Begin: Collecting metrics
[11/26 20:13:51    183s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.307 |           |       -4 |       44.89 | 0:00:03  |        3133 |    3 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3137 |      |     |
| drv_fixing       |    -1.307 |   -1.307 |        -4 |       -4 |       45.42 | 0:00:01  |        3157 |      |     |
| drv_fixing_2     |    -1.302 |   -1.302 |        -4 |       -4 |       45.45 | 0:00:01  |        3157 |    0 |   0 |
| global_opt       |           |   -0.337 |           |       -1 |       48.76 | 0:00:39  |        3185 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/26 20:13:51    183s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2677.6M, current mem=2637.9M)

[11/26 20:13:51    183s] End: Collecting metrics
[11/26 20:13:51    183s] *** Timing NOT met, worst failing slack is -0.337
[11/26 20:13:51    183s] *** Check timing (0:00:00.0)
[11/26 20:13:51    183s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 20:13:51    183s] Deleting Lib Analyzer.
[11/26 20:13:51    183s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/26 20:13:51    183s] Info: 1 clock net  excluded from IPO operation.
[11/26 20:13:51    183s] ### Creating LA Mngr. totSessionCpu=0:03:03 mem=3185.5M
[11/26 20:13:51    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:03 mem=3185.5M
[11/26 20:13:51    183s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 20:13:51    183s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3243.6M, EPOCH TIME: 1732670031.622081
[11/26 20:13:51    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:51    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:51    183s] 
[11/26 20:13:51    183s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:51    183s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:51    183s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.006, MEM:3243.6M, EPOCH TIME: 1732670031.627892
[11/26 20:13:51    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:13:51    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:51    183s] [oiPhyDebug] optDemand 283302696960.00, spDemand 276770856960.00.
[11/26 20:13:51    183s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10003
[11/26 20:13:51    183s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/26 20:13:51    183s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:03 mem=3243.6M
[11/26 20:13:51    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:3243.6M, EPOCH TIME: 1732670031.631683
[11/26 20:13:51    183s] Processing tracks to init pin-track alignment.
[11/26 20:13:51    183s] z: 1, totalTracks: 1
[11/26 20:13:51    183s] z: 3, totalTracks: 1
[11/26 20:13:51    183s] z: 5, totalTracks: 1
[11/26 20:13:51    183s] z: 7, totalTracks: 1
[11/26 20:13:51    183s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:13:51    183s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3243.6M, EPOCH TIME: 1732670031.636166
[11/26 20:13:51    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:51    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:51    183s] 
[11/26 20:13:51    183s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:13:51    183s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:13:51    183s] OPERPROF:     Starting CMU at level 3, MEM:3243.6M, EPOCH TIME: 1732670031.641058
[11/26 20:13:51    183s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3243.6M, EPOCH TIME: 1732670031.641539
[11/26 20:13:51    183s] 
[11/26 20:13:51    183s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:13:51    183s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3243.6M, EPOCH TIME: 1732670031.642297
[11/26 20:13:51    183s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3243.6M, EPOCH TIME: 1732670031.642354
[11/26 20:13:51    183s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3243.6M, EPOCH TIME: 1732670031.642470
[11/26 20:13:51    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3243.6MB).
[11/26 20:13:51    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.012, MEM:3243.6M, EPOCH TIME: 1732670031.643626
[11/26 20:13:51    183s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 20:13:51    183s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10003
[11/26 20:13:51    183s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=3243.6M
[11/26 20:13:51    183s] Begin: Area Reclaim Optimization
[11/26 20:13:51    183s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:03.4/0:03:41.2 (0.8), mem = 3243.6M
[11/26 20:13:51    183s] 
[11/26 20:13:51    183s] Creating Lib Analyzer ...
[11/26 20:13:51    183s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 20:13:51    183s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 20:13:51    183s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 20:13:51    183s] 
[11/26 20:13:51    183s] {RT RC_corner_25 0 2 3  0}
[11/26 20:13:51    183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=3245.6M
[11/26 20:13:51    183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=3245.6M
[11/26 20:13:51    183s] Creating Lib Analyzer, finished. 
[11/26 20:13:51    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1053752.5
[11/26 20:13:52    183s] 
[11/26 20:13:52    183s] Active Setup views: default_setup_view 
[11/26 20:13:52    183s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10003
[11/26 20:13:52    183s] ### Creating RouteCongInterface, started
[11/26 20:13:52    183s] 
[11/26 20:13:52    183s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 20:13:52    183s] 
[11/26 20:13:52    183s] #optDebug: {0, 1.000}
[11/26 20:13:52    183s] ### Creating RouteCongInterface, finished
[11/26 20:13:52    183s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3245.6M, EPOCH TIME: 1732670032.056467
[11/26 20:13:52    183s] Found 0 hard placement blockage before merging.
[11/26 20:13:52    183s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3245.6M, EPOCH TIME: 1732670032.056884
[11/26 20:13:52    183s] Reclaim Optimization WNS Slack -0.337  TNS Slack -1.012 Density 48.76
[11/26 20:13:52    183s] +---------+---------+--------+--------+------------+--------+
[11/26 20:13:52    183s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 20:13:52    183s] +---------+---------+--------+--------+------------+--------+
[11/26 20:13:52    183s] |   48.76%|        -|  -0.337|  -1.012|   0:00:00.0| 3245.6M|
[11/26 20:13:52    184s] |   48.75%|        9|  -0.337|  -1.012|   0:00:00.0| 3269.2M|
[11/26 20:13:52    184s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 20:13:52    184s] |   48.75%|        0|  -0.337|  -1.012|   0:00:00.0| 3269.2M|
[11/26 20:13:53    185s] |   48.68%|       25|  -0.339|  -1.016|   0:00:01.0| 3269.2M|
[11/26 20:13:58    190s] |   48.16%|      445|  -0.328|  -0.982|   0:00:05.0| 3269.2M|
[11/26 20:13:59    190s] |   48.15%|       18|  -0.328|  -0.982|   0:00:01.0| 3269.2M|
[11/26 20:13:59    190s] |   48.15%|        0|  -0.328|  -0.982|   0:00:00.0| 3269.2M|
[11/26 20:13:59    190s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 20:13:59    191s] |   48.15%|        0|  -0.328|  -0.982|   0:00:00.0| 3269.2M|
[11/26 20:13:59    191s] +---------+---------+--------+--------+------------+--------+
[11/26 20:13:59    191s] Reclaim Optimization End WNS Slack -0.328  TNS Slack -0.982 Density 48.15
[11/26 20:13:59    191s] 
[11/26 20:13:59    191s] ** Summary: Restruct = 9 Buffer Deletion = 13 Declone = 13 Resize = 390 **
[11/26 20:13:59    191s] --------------------------------------------------------------
[11/26 20:13:59    191s] |                                   | Total     | Sequential |
[11/26 20:13:59    191s] --------------------------------------------------------------
[11/26 20:13:59    191s] | Num insts resized                 |     374  |       0    |
[11/26 20:13:59    191s] | Num insts undone                  |      72  |       0    |
[11/26 20:13:59    191s] | Num insts Downsized               |     374  |       0    |
[11/26 20:13:59    191s] | Num insts Samesized               |       0  |       0    |
[11/26 20:13:59    191s] | Num insts Upsized                 |       0  |       0    |
[11/26 20:13:59    191s] | Num multiple commits+uncommits    |      18  |       -    |
[11/26 20:13:59    191s] --------------------------------------------------------------
[11/26 20:13:59    191s] 
[11/26 20:13:59    191s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 20:13:59    191s] End: Core Area Reclaim Optimization (cpu = 0:00:07.7) (real = 0:00:08.0) **
[11/26 20:13:59    191s] Deleting 0 temporary hard placement blockage(s).
[11/26 20:13:59    191s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 9977
[11/26 20:13:59    191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1053752.5
[11/26 20:13:59    191s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:03:11.0/0:03:48.9 (0.8), mem = 3269.2M
[11/26 20:13:59    191s] 
[11/26 20:13:59    191s] =============================================================================================
[11/26 20:13:59    191s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.12-s091_1
[11/26 20:13:59    191s] =============================================================================================
[11/26 20:13:59    191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:13:59    191s] ---------------------------------------------------------------------------------------------
[11/26 20:13:59    191s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:13:59    191s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 20:13:59    191s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:59    191s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 20:13:59    191s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 20:13:59    191s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:13:59    191s] [ OptimizationStep       ]      1   0:00:00.1  (   1.9 % )     0:00:07.3 /  0:00:07.3    1.0
[11/26 20:13:59    191s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.8 % )     0:00:07.2 /  0:00:07.1    1.0
[11/26 20:13:59    191s] [ OptGetWeight           ]    902   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:13:59    191s] [ OptEval                ]    902   0:00:01.4  (  18.2 % )     0:00:01.4 /  0:00:01.4    1.0
[11/26 20:13:59    191s] [ OptCommit              ]    902   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.2
[11/26 20:13:59    191s] [ PostCommitDelayUpdate  ]    920   0:00:00.1  (   1.5 % )     0:00:02.5 /  0:00:02.5    1.0
[11/26 20:13:59    191s] [ IncrDelayCalc          ]    441   0:00:02.4  (  31.1 % )     0:00:02.4 /  0:00:02.3    1.0
[11/26 20:13:59    191s] [ IncrTimingUpdate       ]    102   0:00:03.0  (  39.4 % )     0:00:03.0 /  0:00:03.0    1.0
[11/26 20:13:59    191s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:13:59    191s] ---------------------------------------------------------------------------------------------
[11/26 20:13:59    191s]  AreaOpt #1 TOTAL                   0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:07.7    1.0
[11/26 20:13:59    191s] ---------------------------------------------------------------------------------------------
[11/26 20:13:59    191s] Executing incremental physical updates
[11/26 20:13:59    191s] Executing incremental physical updates
[11/26 20:13:59    191s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9977
[11/26 20:13:59    191s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3269.2M, EPOCH TIME: 1732670039.412712
[11/26 20:13:59    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9977).
[11/26 20:13:59    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:59    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:59    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:13:59    191s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.016, MEM:3187.2M, EPOCH TIME: 1732670039.428865
[11/26 20:13:59    191s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=3187.25M, totSessionCpu=0:03:11).
[11/26 20:13:59    191s] Begin: Collecting metrics
[11/26 20:13:59    191s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.307 |           |       -4 |       44.89 | 0:00:03  |        3133 |    3 |   2 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3137 |      |     |
| drv_fixing       |    -1.307 |   -1.307 |        -4 |       -4 |       45.42 | 0:00:01  |        3157 |      |     |
| drv_fixing_2     |    -1.302 |   -1.302 |        -4 |       -4 |       45.45 | 0:00:01  |        3157 |    0 |   0 |
| global_opt       |           |   -0.337 |           |       -1 |       48.76 | 0:00:39  |        3185 |      |     |
| area_reclaiming  |    -0.328 |   -0.328 |        -1 |       -1 |       48.15 | 0:00:08  |        3187 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/26 20:13:59    191s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2642.1M, current mem=2642.1M)

[11/26 20:13:59    191s] End: Collecting metrics
[11/26 20:13:59    191s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:11.2/0:03:49.0 (0.8), mem = 3187.2M
[11/26 20:13:59    191s] 
[11/26 20:13:59    191s] *** Start incrementalPlace ***
[11/26 20:13:59    191s] User Input Parameters:
[11/26 20:13:59    191s] - Congestion Driven    : On
[11/26 20:13:59    191s] - Timing Driven        : On
[11/26 20:13:59    191s] - Area-Violation Based : On
[11/26 20:13:59    191s] - Start Rollback Level : -5
[11/26 20:13:59    191s] - Legalized            : On
[11/26 20:13:59    191s] - Window Based         : Off
[11/26 20:13:59    191s] - eDen incr mode       : Off
[11/26 20:13:59    191s] - Small incr mode      : Off
[11/26 20:13:59    191s] 
[11/26 20:13:59    191s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3187.2M, EPOCH TIME: 1732670039.558242
[11/26 20:13:59    191s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3187.2M, EPOCH TIME: 1732670039.558292
[11/26 20:13:59    191s] no activity file in design. spp won't run.
[11/26 20:13:59    191s] No Views given, use default active views for adaptive view pruning
[11/26 20:13:59    191s] Active views:
[11/26 20:13:59    191s]   default_setup_view
[11/26 20:13:59    191s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3187.2M, EPOCH TIME: 1732670039.600525
[11/26 20:13:59    191s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.003, MEM:3187.2M, EPOCH TIME: 1732670039.603424
[11/26 20:13:59    191s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3187.2M, EPOCH TIME: 1732670039.603525
[11/26 20:13:59    191s] Starting Early Global Route congestion estimation: mem = 3187.2M
[11/26 20:13:59    191s] (I)      Initializing eGR engine (regular)
[11/26 20:13:59    191s] Set min layer with default ( 2 )
[11/26 20:13:59    191s] Set max layer with parameter ( 3 )
[11/26 20:13:59    191s] (I)      clean place blk overflow:
[11/26 20:13:59    191s] (I)      H : enabled 1.00 0
[11/26 20:13:59    191s] (I)      V : enabled 1.00 0
[11/26 20:13:59    191s] (I)      Initializing eGR engine (regular)
[11/26 20:13:59    191s] Set min layer with default ( 2 )
[11/26 20:13:59    191s] Set max layer with parameter ( 3 )
[11/26 20:13:59    191s] (I)      clean place blk overflow:
[11/26 20:13:59    191s] (I)      H : enabled 1.00 0
[11/26 20:13:59    191s] (I)      V : enabled 1.00 0
[11/26 20:13:59    191s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.08 MB )
[11/26 20:13:59    191s] (I)      Running eGR Regular flow
[11/26 20:13:59    191s] (I)      # wire layers (front) : 11
[11/26 20:13:59    191s] (I)      # wire layers (back)  : 0
[11/26 20:13:59    191s] (I)      min wire layer : 1
[11/26 20:13:59    191s] (I)      max wire layer : 10
[11/26 20:13:59    191s] (I)      # cut layers (front) : 10
[11/26 20:13:59    191s] (I)      # cut layers (back)  : 0
[11/26 20:13:59    191s] (I)      min cut layer : 1
[11/26 20:13:59    191s] (I)      max cut layer : 9
[11/26 20:13:59    191s] (I)      ================================ Layers ================================
[11/26 20:13:59    191s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:13:59    191s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:13:59    191s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:13:59    191s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:13:59    191s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:13:59    191s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:13:59    191s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:13:59    191s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:13:59    191s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:13:59    191s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:13:59    191s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:13:59    191s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:13:59    191s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:13:59    191s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:13:59    191s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:13:59    191s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:13:59    191s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:13:59    191s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:13:59    191s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:13:59    191s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:13:59    191s] (I)      Started Import and model ( Curr Mem: 3.08 MB )
[11/26 20:13:59    191s] (I)      == Non-default Options ==
[11/26 20:13:59    191s] (I)      Maximum routing layer                              : 3
[11/26 20:13:59    191s] (I)      Top routing layer                                  : 3
[11/26 20:13:59    191s] (I)      Number of threads                                  : 1
[11/26 20:13:59    191s] (I)      Route tie net to shape                             : auto
[11/26 20:13:59    191s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 20:13:59    191s] (I)      Method to set GCell size                           : row
[11/26 20:13:59    191s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:13:59    191s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:13:59    191s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:13:59    191s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:13:59    191s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:13:59    191s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:13:59    191s] (I)      ============== Pin Summary ==============
[11/26 20:13:59    191s] (I)      +-------+--------+---------+------------+
[11/26 20:13:59    191s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:13:59    191s] (I)      +-------+--------+---------+------------+
[11/26 20:13:59    191s] (I)      |     1 |  22003 |   71.07 |        Pin |
[11/26 20:13:59    191s] (I)      |     2 |   8955 |   28.93 |        Pin |
[11/26 20:13:59    191s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:13:59    191s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:13:59    191s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:13:59    191s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:13:59    191s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:13:59    191s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:13:59    191s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:13:59    191s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:13:59    191s] (I)      +-------+--------+---------+------------+
[11/26 20:13:59    191s] (I)      Custom ignore net properties:
[11/26 20:13:59    191s] (I)      1 : NotLegal
[11/26 20:13:59    191s] (I)      Default ignore net properties:
[11/26 20:13:59    191s] (I)      1 : Special
[11/26 20:13:59    191s] (I)      2 : Analog
[11/26 20:13:59    191s] (I)      3 : Fixed
[11/26 20:13:59    191s] (I)      4 : Skipped
[11/26 20:13:59    191s] (I)      5 : MixedSignal
[11/26 20:13:59    191s] (I)      Prerouted net properties:
[11/26 20:13:59    191s] (I)      1 : NotLegal
[11/26 20:13:59    191s] (I)      2 : Special
[11/26 20:13:59    191s] (I)      3 : Analog
[11/26 20:13:59    191s] (I)      4 : Fixed
[11/26 20:13:59    191s] (I)      5 : Skipped
[11/26 20:13:59    191s] (I)      6 : MixedSignal
[11/26 20:13:59    191s] [NR-eGR] Early global route reroute all routable nets
[11/26 20:13:59    191s] (I)      Use row-based GCell size
[11/26 20:13:59    191s] (I)      Use row-based GCell align
[11/26 20:13:59    191s] (I)      layer 0 area = 170496
[11/26 20:13:59    191s] (I)      layer 1 area = 170496
[11/26 20:13:59    191s] (I)      layer 2 area = 170496
[11/26 20:13:59    191s] (I)      GCell unit size   : 4320
[11/26 20:13:59    191s] (I)      GCell multiplier  : 1
[11/26 20:13:59    191s] (I)      GCell row height  : 4320
[11/26 20:13:59    191s] (I)      Actual row height : 4320
[11/26 20:13:59    191s] (I)      GCell align ref   : 20160 20160
[11/26 20:13:59    191s] [NR-eGR] Track table information for default rule: 
[11/26 20:13:59    191s] [NR-eGR] M1 has single uniform track structure
[11/26 20:13:59    191s] [NR-eGR] M2 has non-uniform track structure
[11/26 20:13:59    191s] [NR-eGR] M3 has single uniform track structure
[11/26 20:13:59    191s] [NR-eGR] M4 has single uniform track structure
[11/26 20:13:59    191s] [NR-eGR] M5 has single uniform track structure
[11/26 20:13:59    191s] [NR-eGR] M6 has single uniform track structure
[11/26 20:13:59    191s] [NR-eGR] M7 has single uniform track structure
[11/26 20:13:59    191s] [NR-eGR] M8 has single uniform track structure
[11/26 20:13:59    191s] [NR-eGR] M9 has single uniform track structure
[11/26 20:13:59    191s] [NR-eGR] Pad has single uniform track structure
[11/26 20:13:59    191s] (I)      ============== Default via ===============
[11/26 20:13:59    191s] (I)      +---+------------------+-----------------+
[11/26 20:13:59    191s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:13:59    191s] (I)      +---+------------------+-----------------+
[11/26 20:13:59    191s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:13:59    191s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:13:59    191s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:13:59    191s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:13:59    191s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:13:59    191s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:13:59    191s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:13:59    191s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:13:59    191s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:13:59    191s] (I)      +---+------------------+-----------------+
[11/26 20:13:59    191s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:13:59    191s] [NR-eGR] Read 540 PG shapes
[11/26 20:13:59    191s] [NR-eGR] Read 0 clock shapes
[11/26 20:13:59    191s] [NR-eGR] Read 0 other shapes
[11/26 20:13:59    191s] [NR-eGR] #Routing Blockages  : 0
[11/26 20:13:59    191s] [NR-eGR] #Bump Blockages     : 0
[11/26 20:13:59    191s] [NR-eGR] #Instance Blockages : 12502
[11/26 20:13:59    191s] [NR-eGR] #PG Blockages       : 540
[11/26 20:13:59    191s] [NR-eGR] #Halo Blockages     : 0
[11/26 20:13:59    191s] [NR-eGR] #Boundary Blockages : 0
[11/26 20:13:59    191s] [NR-eGR] #Clock Blockages    : 0
[11/26 20:13:59    191s] [NR-eGR] #Other Blockages    : 0
[11/26 20:13:59    191s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:13:59    191s] [NR-eGR] #prerouted nets         : 0
[11/26 20:13:59    191s] [NR-eGR] #prerouted special nets : 0
[11/26 20:13:59    191s] [NR-eGR] #prerouted wires        : 0
[11/26 20:13:59    191s] [NR-eGR] Read 11624 nets ( ignored 0 )
[11/26 20:13:59    191s] (I)        Front-side 11624 ( ignored 0 )
[11/26 20:13:59    191s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:13:59    191s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_685J1_127_2455_n880
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n981
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n980
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n955
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n935
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n932
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n912
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n911
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n909
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n889
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n886
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n866
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n863
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n843
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n820
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n819
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n817
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n794
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n774
[11/26 20:13:59    191s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n771
[11/26 20:13:59    191s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[11/26 20:13:59    191s] (I)      dcls route internal nets
[11/26 20:13:59    191s] (I)      dcls route interface nets
[11/26 20:13:59    191s] (I)      dcls route common nets
[11/26 20:13:59    191s] (I)      dcls route top nets
[11/26 20:13:59    191s] (I)      Reading macro buffers
[11/26 20:13:59    191s] (I)      Number of macro buffers: 0
[11/26 20:13:59    191s] (I)      early_global_route_priority property id does not exist.
[11/26 20:13:59    191s] (I)      Read Num Blocks=13042  Num Prerouted Wires=0  Num CS=0
[11/26 20:13:59    191s] (I)      Layer 1 (H) : #blockages 13042 : #preroutes 0
[11/26 20:13:59    191s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:13:59    191s] (I)      Number of ignored nets                =      0
[11/26 20:13:59    191s] (I)      Number of connected nets              =      0
[11/26 20:13:59    191s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:13:59    191s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:13:59    191s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:13:59    191s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:13:59    191s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:13:59    191s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:13:59    191s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:13:59    191s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 20:13:59    191s] (I)      Ndr track 0 does not exist
[11/26 20:13:59    191s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:13:59    191s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:13:59    191s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:13:59    191s] (I)      Site width          :   864  (dbu)
[11/26 20:13:59    191s] (I)      Row height          :  4320  (dbu)
[11/26 20:13:59    191s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:13:59    191s] (I)      GCell width         :  4320  (dbu)
[11/26 20:13:59    191s] (I)      GCell height        :  4320  (dbu)
[11/26 20:13:59    191s] (I)      Grid                :   185   185     3
[11/26 20:13:59    191s] (I)      Layer numbers       :     1     2     3
[11/26 20:13:59    191s] (I)      Layer name         :    M1    M2    M3
[11/26 20:13:59    191s] (I)      Vertical capacity   :     0     0  4320
[11/26 20:13:59    191s] (I)      Horizontal capacity :     0  4320     0
[11/26 20:13:59    191s] (I)      Default wire width  :   288   288   288
[11/26 20:13:59    191s] (I)      Default wire space  :   288   288   288
[11/26 20:13:59    191s] (I)      Default wire pitch  :   576   576   576
[11/26 20:13:59    191s] (I)      Default pitch size  :   576   576   576
[11/26 20:13:59    191s] (I)      First track coord   :   576  2880   576
[11/26 20:13:59    191s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 20:13:59    191s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:13:59    191s] (I)      --------------------------------------------------------
[11/26 20:13:59    191s] 
[11/26 20:13:59    191s] [NR-eGR] ============ Routing rule table ============
[11/26 20:13:59    191s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 11494
[11/26 20:13:59    191s] [NR-eGR] ========================================
[11/26 20:13:59    191s] [NR-eGR] 
[11/26 20:13:59    191s] (I)      ==== NDR : (Default) ====
[11/26 20:13:59    191s] (I)      +--------------+--------+
[11/26 20:13:59    191s] (I)      |           ID |      0 |
[11/26 20:13:59    191s] (I)      |      Default |    yes |
[11/26 20:13:59    191s] (I)      |  Clk Special |     no |
[11/26 20:13:59    191s] (I)      | Hard spacing |     no |
[11/26 20:13:59    191s] (I)      |    NDR track | (none) |
[11/26 20:13:59    191s] (I)      |      NDR via | (none) |
[11/26 20:13:59    191s] (I)      |  Extra space |      0 |
[11/26 20:13:59    191s] (I)      |      Shields |      0 |
[11/26 20:13:59    191s] (I)      |   Demand (H) |      1 |
[11/26 20:13:59    191s] (I)      |   Demand (V) |      1 |
[11/26 20:13:59    191s] (I)      |        #Nets |  11494 |
[11/26 20:13:59    191s] (I)      +--------------+--------+
[11/26 20:13:59    191s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:13:59    191s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:13:59    191s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:13:59    191s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:13:59    191s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:13:59    191s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:13:59    191s] (I)      =============== Blocked Tracks ===============
[11/26 20:13:59    191s] (I)      +-------+---------+----------+---------------+
[11/26 20:13:59    191s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:13:59    191s] (I)      +-------+---------+----------+---------------+
[11/26 20:13:59    191s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:13:59    191s] (I)      |     2 |  239020 |    52352 |        21.90% |
[11/26 20:13:59    191s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 20:13:59    191s] (I)      +-------+---------+----------+---------------+
[11/26 20:13:59    191s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.08 MB )
[11/26 20:13:59    191s] (I)      Reset routing kernel
[11/26 20:13:59    191s] (I)      Started Global Routing ( Curr Mem: 3.08 MB )
[11/26 20:13:59    191s] (I)      totalPins=31281  totalGlobalPin=29461 (94.18%)
[11/26 20:13:59    191s] (I)      ================= Net Group Info =================
[11/26 20:13:59    191s] (I)      +----+----------------+--------------+-----------+
[11/26 20:13:59    191s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 20:13:59    191s] (I)      +----+----------------+--------------+-----------+
[11/26 20:13:59    191s] (I)      |  1 |          11494 |        M2(2) |     M3(3) |
[11/26 20:13:59    191s] (I)      +----+----------------+--------------+-----------+
[11/26 20:13:59    191s] (I)      total 2D Cap : 447404 = (190624 H, 256780 V)
[11/26 20:13:59    191s] (I)      total 2D Demand : 1820 = (1820 H, 0 V)
[11/26 20:13:59    191s] (I)      init route region map
[11/26 20:13:59    191s] (I)      #blocked GCells = 0
[11/26 20:13:59    191s] (I)      #regions = 1
[11/26 20:13:59    191s] (I)      init safety region map
[11/26 20:13:59    191s] (I)      #blocked GCells = 0
[11/26 20:13:59    191s] (I)      #regions = 1
[11/26 20:13:59    191s] (I)      Adjusted 0 GCells for pin access
[11/26 20:13:59    191s] [NR-eGR] Layer group 1: route 11494 net(s) in layer range [2, 3]
[11/26 20:13:59    191s] (I)      
[11/26 20:13:59    191s] (I)      ============  Phase 1a Route ============
[11/26 20:13:59    191s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:13:59    191s] (I)      Usage: 169445 = (111090 H, 58355 V) = (58.28% H, 22.73% V) = (1.200e+05um H, 6.302e+04um V)
[11/26 20:13:59    191s] (I)      
[11/26 20:13:59    191s] (I)      ============  Phase 1b Route ============
[11/26 20:13:59    191s] (I)      Usage: 169703 = (111155 H, 58548 V) = (58.31% H, 22.80% V) = (1.200e+05um H, 6.323e+04um V)
[11/26 20:13:59    191s] (I)      Overflow of layer group 1: 16.61% H + 0.11% V. EstWL: 1.832792e+05um
[11/26 20:13:59    191s] (I)      Congestion metric : 18.37%H 0.17%V, 18.53%HV
[11/26 20:13:59    191s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 20:13:59    191s] (I)      
[11/26 20:13:59    191s] (I)      ============  Phase 1c Route ============
[11/26 20:13:59    191s] (I)      Level2 Grid: 37 x 37
[11/26 20:13:59    191s] (I)      Usage: 170157 = (111163 H, 58994 V) = (58.32% H, 22.97% V) = (1.201e+05um H, 6.371e+04um V)
[11/26 20:13:59    191s] (I)      
[11/26 20:13:59    191s] (I)      ============  Phase 1d Route ============
[11/26 20:13:59    191s] (I)      Usage: 171153 = (111283 H, 59870 V) = (58.38% H, 23.32% V) = (1.202e+05um H, 6.466e+04um V)
[11/26 20:13:59    191s] (I)      
[11/26 20:13:59    191s] (I)      ============  Phase 1e Route ============
[11/26 20:13:59    191s] (I)      Usage: 171153 = (111283 H, 59870 V) = (58.38% H, 23.32% V) = (1.202e+05um H, 6.466e+04um V)
[11/26 20:13:59    191s] [NR-eGR] Early Global Route overflow of layer group 1: 13.72% H + 0.06% V. EstWL: 1.848452e+05um
[11/26 20:13:59    191s] (I)      
[11/26 20:13:59    191s] (I)      ============  Phase 1l Route ============
[11/26 20:14:00    191s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 20:14:00    191s] (I)      Layer  2:     194148    121052      5316        2760      252540    ( 1.08%) 
[11/26 20:14:00    191s] (I)      Layer  3:     255392     59857        22           0      255300    ( 0.00%) 
[11/26 20:14:00    191s] (I)      Total:        449540    180909      5338        2760      507840    ( 0.54%) 
[11/26 20:14:00    191s] (I)      
[11/26 20:14:00    191s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 20:14:00    191s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/26 20:14:00    191s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/26 20:14:00    191s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[11/26 20:14:00    191s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/26 20:14:00    191s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 20:14:00    191s] [NR-eGR]      M2 ( 2)      2869( 8.52%)       423( 1.26%)        38( 0.11%)         3( 0.01%)   ( 9.90%) 
[11/26 20:14:00    191s] [NR-eGR]      M3 ( 3)        21( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/26 20:14:00    191s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/26 20:14:00    191s] [NR-eGR]        Total      2890( 4.27%)       423( 0.62%)        38( 0.06%)         3( 0.00%)   ( 4.95%) 
[11/26 20:14:00    191s] [NR-eGR] 
[11/26 20:14:00    191s] (I)      Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.09 MB )
[11/26 20:14:00    191s] (I)      Updating congestion map
[11/26 20:14:00    191s] (I)      total 2D Cap : 452629 = (195849 H, 256780 V)
[11/26 20:14:00    191s] [NR-eGR] Overflow after Early Global Route 9.65% H + 0.06% V
[11/26 20:14:00    191s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 3.09 MB )
[11/26 20:14:00    191s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 3191.2M
[11/26 20:14:00    191s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.429, REAL:0.447, MEM:3191.2M, EPOCH TIME: 1732670040.050576
[11/26 20:14:00    191s] OPERPROF: Starting HotSpotCal at level 1, MEM:3191.2M, EPOCH TIME: 1732670040.050610
[11/26 20:14:00    191s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:00    191s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 20:14:00    191s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:00    191s] [hotspot] | normalized |         13.11 |        142.67 |
[11/26 20:14:00    191s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:00    191s] Local HotSpot Analysis: normalized max congestion hotspot area = 13.11, normalized total congestion hotspot area = 142.67 (area is in unit of 4 std-cell row bins)
[11/26 20:14:00    191s] [hotspot] max/total 13.11/142.67, big hotspot (>10) total 16.11
[11/26 20:14:00    191s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 20:14:00    191s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:00    191s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 20:14:00    191s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:00    191s] [hotspot] |  1  |    56.88    56.88    78.48    82.80 |       13.11   |             NA                |
[11/26 20:14:00    191s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:00    191s] [hotspot] |  2  |    95.76    61.20   108.72    78.48 |        7.89   |             NA                |
[11/26 20:14:00    191s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:00    191s] [hotspot] |  3  |    56.88    91.44    69.84   104.40 |        6.33   |             NA                |
[11/26 20:14:00    191s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:00    191s] [hotspot] |  4  |    43.92   138.96    56.88   151.92 |        6.22   |             NA                |
[11/26 20:14:00    191s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:00    191s] [hotspot] |  5  |    39.60    48.24    48.24    61.20 |        5.11   |             NA                |
[11/26 20:14:00    191s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:00    191s] Top 5 hotspots total area: 38.67
[11/26 20:14:00    191s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.005, MEM:3191.2M, EPOCH TIME: 1732670040.055120
[11/26 20:14:00    191s] Collecting slack nets ...
[11/26 20:14:01    193s] 
[11/26 20:14:01    193s] === incrementalPlace Internal Loop 1 ===
[11/26 20:14:01    193s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 20:14:01    193s] UM:*                                                                   incrNP_iter_start
[11/26 20:14:01    193s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/26 20:14:01    193s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3195.9M, EPOCH TIME: 1732670041.564889
[11/26 20:14:01    193s] Processing tracks to init pin-track alignment.
[11/26 20:14:01    193s] z: 1, totalTracks: 1
[11/26 20:14:01    193s] z: 3, totalTracks: 1
[11/26 20:14:01    193s] z: 5, totalTracks: 1
[11/26 20:14:01    193s] z: 7, totalTracks: 1
[11/26 20:14:01    193s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:14:01    193s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3195.9M, EPOCH TIME: 1732670041.570052
[11/26 20:14:01    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:01    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:01    193s] 
[11/26 20:14:01    193s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:14:01    193s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:14:01    193s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.005, MEM:3195.9M, EPOCH TIME: 1732670041.575193
[11/26 20:14:01    193s] OPERPROF:   Starting post-place ADS at level 2, MEM:3195.9M, EPOCH TIME: 1732670041.575289
[11/26 20:14:01    193s] ADSU 0.482 -> 0.482. site 152075.000 -> 152075.000. GS 8.640
[11/26 20:14:01    193s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.017, REAL:0.017, MEM:3195.9M, EPOCH TIME: 1732670041.592373
[11/26 20:14:01    193s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3195.9M, EPOCH TIME: 1732670041.592767
[11/26 20:14:01    193s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3195.9M, EPOCH TIME: 1732670041.593385
[11/26 20:14:01    193s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3195.9M, EPOCH TIME: 1732670041.593443
[11/26 20:14:01    193s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.002, REAL:0.003, MEM:3195.9M, EPOCH TIME: 1732670041.595309
[11/26 20:14:01    193s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3195.9M, EPOCH TIME: 1732670041.597628
[11/26 20:14:01    193s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.000, MEM:3195.9M, EPOCH TIME: 1732670041.598001
[11/26 20:14:01    193s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3195.9M, EPOCH TIME: 1732670041.598526
[11/26 20:14:01    193s] no activity file in design. spp won't run.
[11/26 20:14:01    193s] [spp] 0
[11/26 20:14:01    193s] [adp] 0:1:1:3
[11/26 20:14:01    193s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:3195.9M, EPOCH TIME: 1732670041.600479
[11/26 20:14:01    193s] SP #FI/SF FL/PI 0/0 9102/0
[11/26 20:14:01    193s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.035, REAL:0.036, MEM:3195.9M, EPOCH TIME: 1732670041.601336
[11/26 20:14:01    193s] PP off. flexM 0
[11/26 20:14:01    193s] OPERPROF: Starting CDPad at level 1, MEM:3195.9M, EPOCH TIME: 1732670041.606833
[11/26 20:14:01    193s] 3DP is on.
[11/26 20:14:01    193s] 3DP (1, 3) DPT Adjust 0. 0.855, 0.869, delta 0.000. WS budget 1000.0000. useSoftMinPad 1, softMinPadScale 0.890625
[11/26 20:14:01    193s] CDPadU 0.789 -> 0.892. R=0.481, N=9102, GS=1.080
[11/26 20:14:01    193s] OPERPROF: Finished CDPad at level 1, CPU:0.099, REAL:0.099, MEM:3195.9M, EPOCH TIME: 1732670041.706092
[11/26 20:14:01    193s] OPERPROF: Starting InitSKP at level 1, MEM:3195.9M, EPOCH TIME: 1732670041.706222
[11/26 20:14:01    193s] no activity file in design. spp won't run.
[11/26 20:14:01    193s] no activity file in design. spp won't run.
[11/26 20:14:02    193s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
[11/26 20:14:02    193s] OPERPROF: Finished InitSKP at level 1, CPU:0.595, REAL:0.598, MEM:3209.3M, EPOCH TIME: 1732670042.303965
[11/26 20:14:02    193s] NP #FI/FS/SF FL/PI: 875/0/0 9102/0
[11/26 20:14:02    193s] no activity file in design. spp won't run.
[11/26 20:14:02    193s] 
[11/26 20:14:02    193s] AB Est...
[11/26 20:14:02    193s] OPERPROF: Starting NP-Place at level 1, MEM:3210.4M, EPOCH TIME: 1732670042.323690
[11/26 20:14:02    193s] OPERPROF: Finished NP-Place at level 1, CPU:0.033, REAL:0.034, MEM:3214.1M, EPOCH TIME: 1732670042.357655
[11/26 20:14:02    193s] Iteration  4: Skipped, with CDP Off
[11/26 20:14:02    193s] 
[11/26 20:14:02    193s] AB Est...
[11/26 20:14:02    193s] OPERPROF: Starting NP-Place at level 1, MEM:3214.1M, EPOCH TIME: 1732670042.372257
[11/26 20:14:02    193s] OPERPROF: Finished NP-Place at level 1, CPU:0.031, REAL:0.031, MEM:3214.1M, EPOCH TIME: 1732670042.403495
[11/26 20:14:02    193s] Iteration  5: Skipped, with CDP Off
[11/26 20:14:02    193s] 
[11/26 20:14:02    193s] AB Est...
[11/26 20:14:02    193s] OPERPROF: Starting NP-Place at level 1, MEM:3214.1M, EPOCH TIME: 1732670042.417487
[11/26 20:14:02    194s] OPERPROF: Finished NP-Place at level 1, CPU:0.025, REAL:0.025, MEM:3214.1M, EPOCH TIME: 1732670042.442951
[11/26 20:14:02    194s] Iteration  6: Skipped, with CDP Off
[11/26 20:14:02    194s] OPERPROF: Starting NP-Place at level 1, MEM:3214.1M, EPOCH TIME: 1732670042.476662
[11/26 20:14:02    194s] Starting Early Global Route supply map. mem = 3214.1M
[11/26 20:14:02    194s] (I)      Initializing eGR engine (regular)
[11/26 20:14:02    194s] Set min layer with default ( 2 )
[11/26 20:14:02    194s] Set max layer with parameter ( 3 )
[11/26 20:14:02    194s] (I)      clean place blk overflow:
[11/26 20:14:02    194s] (I)      H : enabled 1.00 0
[11/26 20:14:02    194s] (I)      V : enabled 1.00 0
[11/26 20:14:02    194s] (I)      Initializing eGR engine (regular)
[11/26 20:14:02    194s] Set min layer with default ( 2 )
[11/26 20:14:02    194s] Set max layer with parameter ( 3 )
[11/26 20:14:02    194s] (I)      clean place blk overflow:
[11/26 20:14:02    194s] (I)      H : enabled 1.00 0
[11/26 20:14:02    194s] (I)      V : enabled 1.00 0
[11/26 20:14:02    194s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.13 MB )
[11/26 20:14:02    194s] (I)      Running eGR Regular flow
[11/26 20:14:02    194s] (I)      # wire layers (front) : 11
[11/26 20:14:02    194s] (I)      # wire layers (back)  : 0
[11/26 20:14:02    194s] (I)      min wire layer : 1
[11/26 20:14:02    194s] (I)      max wire layer : 10
[11/26 20:14:02    194s] (I)      # cut layers (front) : 10
[11/26 20:14:02    194s] (I)      # cut layers (back)  : 0
[11/26 20:14:02    194s] (I)      min cut layer : 1
[11/26 20:14:02    194s] (I)      max cut layer : 9
[11/26 20:14:02    194s] (I)      ================================ Layers ================================
[11/26 20:14:02    194s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:14:02    194s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:14:02    194s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:14:02    194s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:14:02    194s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:14:02    194s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:14:02    194s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:14:02    194s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:14:02    194s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:14:02    194s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:14:02    194s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:14:02    194s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:14:02    194s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:14:02    194s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:14:02    194s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:14:02    194s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:14:02    194s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:14:02    194s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:14:02    194s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:14:02    194s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:14:02    194s] Finished Early Global Route supply map. mem = 3217.5M
[11/26 20:14:02    194s] SKP will use view:
[11/26 20:14:02    194s]   default_setup_view
[11/26 20:14:08    200s] Iteration  7: Total net bbox = 1.838e+05 (1.24e+05 5.97e+04)
[11/26 20:14:08    200s]               Est.  stn bbox = 1.952e+05 (1.31e+05 6.45e+04)
[11/26 20:14:08    200s]               cpu = 0:00:06.3 real = 0:00:06.0 mem = 3273.4M
[11/26 20:14:08    200s] OPERPROF: Finished NP-Place at level 1, CPU:6.324, REAL:6.403, MEM:3273.4M, EPOCH TIME: 1732670048.879387
[11/26 20:14:08    200s] no activity file in design. spp won't run.
[11/26 20:14:08    200s] NP #FI/FS/SF FL/PI: 875/0/0 9102/0
[11/26 20:14:08    200s] no activity file in design. spp won't run.
[11/26 20:14:08    200s] OPERPROF: Starting NP-Place at level 1, MEM:3257.4M, EPOCH TIME: 1732670048.931587
[11/26 20:14:14    206s] Iteration  8: Total net bbox = 1.828e+05 (1.23e+05 5.94e+04)
[11/26 20:14:14    206s]               Est.  stn bbox = 1.942e+05 (1.30e+05 6.42e+04)
[11/26 20:14:14    206s]               cpu = 0:00:05.6 real = 0:00:06.0 mem = 3257.4M
[11/26 20:14:14    206s] OPERPROF: Finished NP-Place at level 1, CPU:5.645, REAL:5.676, MEM:3257.4M, EPOCH TIME: 1732670054.607969
[11/26 20:14:14    206s] Legalizing MH Cells... 0 / 0 (level 6) on dist_sort
[11/26 20:14:14    206s] MH legal: No MH instances from GP
[11/26 20:14:14    206s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:14:14    206s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3257.4M, DRC: 0)
[11/26 20:14:14    206s] no activity file in design. spp won't run.
[11/26 20:14:14    206s] NP #FI/FS/SF FL/PI: 875/0/0 9102/0
[11/26 20:14:14    206s] no activity file in design. spp won't run.
[11/26 20:14:14    206s] OPERPROF: Starting NP-Place at level 1, MEM:3257.4M, EPOCH TIME: 1732670054.659877
[11/26 20:14:21    212s] Iteration  9: Total net bbox = 1.835e+05 (1.24e+05 6.00e+04)
[11/26 20:14:21    212s]               Est.  stn bbox = 1.949e+05 (1.30e+05 6.48e+04)
[11/26 20:14:21    212s]               cpu = 0:00:06.3 real = 0:00:07.0 mem = 3283.4M
[11/26 20:14:21    212s] OPERPROF: Finished NP-Place at level 1, CPU:6.353, REAL:6.413, MEM:3283.4M, EPOCH TIME: 1732670061.072757
[11/26 20:14:21    212s] Legalizing MH Cells... 0 / 0 (level 7) on dist_sort
[11/26 20:14:21    212s] MH legal: No MH instances from GP
[11/26 20:14:21    212s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:14:21    212s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3283.4M, DRC: 0)
[11/26 20:14:21    212s] no activity file in design. spp won't run.
[11/26 20:14:21    212s] NP #FI/FS/SF FL/PI: 875/0/0 9102/0
[11/26 20:14:21    212s] no activity file in design. spp won't run.
[11/26 20:14:21    212s] OPERPROF: Starting NP-Place at level 1, MEM:3283.4M, EPOCH TIME: 1732670061.124575
[11/26 20:14:28    219s] Iteration 10: Total net bbox = 1.857e+05 (1.24e+05 6.12e+04)
[11/26 20:14:28    219s]               Est.  stn bbox = 1.971e+05 (1.31e+05 6.60e+04)
[11/26 20:14:28    219s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 3309.5M
[11/26 20:14:28    219s] OPERPROF: Finished NP-Place at level 1, CPU:6.889, REAL:6.946, MEM:3309.5M, EPOCH TIME: 1732670068.070102
[11/26 20:14:28    219s] Legalizing MH Cells... 0 / 0 (level 8) on dist_sort
[11/26 20:14:28    219s] MH legal: No MH instances from GP
[11/26 20:14:28    219s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:14:28    219s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3309.5M, DRC: 0)
[11/26 20:14:28    219s] no activity file in design. spp won't run.
[11/26 20:14:28    219s] NP #FI/FS/SF FL/PI: 875/0/0 9102/0
[11/26 20:14:28    219s] no activity file in design. spp won't run.
[11/26 20:14:28    219s] OPERPROF: Starting NP-Place at level 1, MEM:3309.5M, EPOCH TIME: 1732670068.122485
[11/26 20:14:28    219s] GP RA stats: MHOnly 0 nrInst 9102 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 20:14:31    222s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3325.5M, EPOCH TIME: 1732670071.386427
[11/26 20:14:31    222s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.001, REAL:0.001, MEM:3325.5M, EPOCH TIME: 1732670071.387616
[11/26 20:14:31    222s] Iteration 11: Total net bbox = 1.847e+05 (1.24e+05 6.10e+04)
[11/26 20:14:31    222s]               Est.  stn bbox = 1.960e+05 (1.30e+05 6.58e+04)
[11/26 20:14:31    222s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 3286.5M
[11/26 20:14:31    222s] OPERPROF: Finished NP-Place at level 1, CPU:3.226, REAL:3.270, MEM:3286.5M, EPOCH TIME: 1732670071.392588
[11/26 20:14:31    222s] Legalizing MH Cells... 0 / 0 (level 9) on dist_sort
[11/26 20:14:31    222s] MH legal: No MH instances from GP
[11/26 20:14:31    222s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/26 20:14:31    222s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3270.5M, DRC: 0)
[11/26 20:14:31    222s] Move report: Timing Driven Placement moves 9102 insts, mean move: 7.29 um, max move: 55.68 um 
[11/26 20:14:31    222s] 	Max move on inst (DP_OP_681J1_123_2455_U406): (62.28, 20.16) --> (97.45, 40.68)
[11/26 20:14:31    222s] no activity file in design. spp won't run.
[11/26 20:14:31    222s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3270.5M, EPOCH TIME: 1732670071.411542
[11/26 20:14:31    222s] Saved padding area to DB
[11/26 20:14:31    222s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3270.5M, EPOCH TIME: 1732670071.412267
[11/26 20:14:31    222s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3270.5M, EPOCH TIME: 1732670071.413235
[11/26 20:14:31    222s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3270.5M, EPOCH TIME: 1732670071.414386
[11/26 20:14:31    222s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 20:14:31    222s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3270.5M, EPOCH TIME: 1732670071.416453
[11/26 20:14:31    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:14:31    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:31    222s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.006, REAL:0.007, MEM:3270.5M, EPOCH TIME: 1732670071.418437
[11/26 20:14:31    222s] 
[11/26 20:14:31    222s] Finished Incremental Placement (cpu=0:00:29.6, real=0:00:30.0, mem=3270.5M)
[11/26 20:14:31    222s] CongRepair sets shifter mode to gplace
[11/26 20:14:31    222s] TDRefine: refinePlace mode is spiral
[11/26 20:14:31    222s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3270.5M, EPOCH TIME: 1732670071.419860
[11/26 20:14:31    222s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3270.5M, EPOCH TIME: 1732670071.420160
[11/26 20:14:31    222s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3270.5M, EPOCH TIME: 1732670071.420201
[11/26 20:14:31    222s] Processing tracks to init pin-track alignment.
[11/26 20:14:31    222s] z: 1, totalTracks: 1
[11/26 20:14:31    222s] z: 3, totalTracks: 1
[11/26 20:14:31    222s] z: 5, totalTracks: 1
[11/26 20:14:31    222s] z: 7, totalTracks: 1
[11/26 20:14:31    222s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:14:31    222s] Cell dist_sort LLGs are deleted
[11/26 20:14:31    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:31    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:31    222s] # Building dist_sort llgBox search-tree.
[11/26 20:14:31    222s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3270.5M, EPOCH TIME: 1732670071.424303
[11/26 20:14:31    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:31    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:31    222s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3270.5M, EPOCH TIME: 1732670071.424735
[11/26 20:14:31    222s] Max number of tech site patterns supported in site array is 256.
[11/26 20:14:31    222s] Core basic site is coreSite
[11/26 20:14:31    222s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:14:31    222s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:14:31    222s] Fast DP-INIT is on for default
[11/26 20:14:31    222s] Keep-away cache is enable on metals: 1-10
[11/26 20:14:31    222s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 20:14:31    222s] Atter site array init, number of instance map data is 0.
[11/26 20:14:31    222s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.004, REAL:0.004, MEM:3270.5M, EPOCH TIME: 1732670071.428804
[11/26 20:14:31    222s] 
[11/26 20:14:31    222s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:14:31    222s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:14:31    222s] OPERPROF:         Starting CMU at level 5, MEM:3270.5M, EPOCH TIME: 1732670071.430711
[11/26 20:14:31    222s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.000, MEM:3270.5M, EPOCH TIME: 1732670071.431102
[11/26 20:14:31    222s] 
[11/26 20:14:31    222s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:14:31    222s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.008, MEM:3270.5M, EPOCH TIME: 1732670071.431811
[11/26 20:14:31    222s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3270.5M, EPOCH TIME: 1732670071.431849
[11/26 20:14:31    222s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3270.5M, EPOCH TIME: 1732670071.431938
[11/26 20:14:31    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3270.5MB).
[11/26 20:14:31    222s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.013, MEM:3270.5M, EPOCH TIME: 1732670071.433120
[11/26 20:14:31    222s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.013, MEM:3270.5M, EPOCH TIME: 1732670071.433429
[11/26 20:14:31    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1053752.4
[11/26 20:14:31    222s] OPERPROF:   Starting Refine-Place at level 2, MEM:3270.5M, EPOCH TIME: 1732670071.433807
[11/26 20:14:31    222s] *** Starting refinePlace (0:03:43 mem=3270.5M) ***
[11/26 20:14:31    222s] Total net bbox length = 1.836e+05 (1.222e+05 6.147e+04) (ext = 2.346e+04)
[11/26 20:14:31    222s] 
[11/26 20:14:31    222s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:14:31    222s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:14:31    222s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 20:14:31    222s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3270.5M, EPOCH TIME: 1732670071.443186
[11/26 20:14:31    222s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.001, MEM:3270.5M, EPOCH TIME: 1732670071.443892
[11/26 20:14:31    222s] Set min layer with default ( 2 )
[11/26 20:14:31    222s] Set max layer with parameter ( 3 )
[11/26 20:14:31    222s] Set min layer with default ( 2 )
[11/26 20:14:31    222s] Set max layer with parameter ( 3 )
[11/26 20:14:31    222s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3270.5M, EPOCH TIME: 1732670071.448360
[11/26 20:14:31    222s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3270.5M, EPOCH TIME: 1732670071.448674
[11/26 20:14:31    222s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3270.5M, EPOCH TIME: 1732670071.448766
[11/26 20:14:31    222s] Starting refinePlace ...
[11/26 20:14:31    222s] Set min layer with default ( 2 )
[11/26 20:14:31    222s] Set max layer with parameter ( 3 )
[11/26 20:14:31    222s] Set min layer with default ( 2 )
[11/26 20:14:31    222s] Set max layer with parameter ( 3 )
[11/26 20:14:31    222s] DDP initSite1 nrRow 175 nrJob 175
[11/26 20:14:31    222s] DDP markSite nrRow 175 nrJob 175
[11/26 20:14:31    222s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 20:14:31    222s] ** Cut row section cpu time 0:00:00.0.
[11/26 20:14:31    222s]  ** Cut row section real time 0:00:00.0.
[11/26 20:14:31    222s]    Spread Effort: high, pre-route mode, useDDP on.
[11/26 20:14:31    222s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3270.5MB) @(0:03:43 - 0:03:43).
[11/26 20:14:31    222s] Move report: preRPlace moves 9102 insts, mean move: 0.10 um, max move: 2.77 um 
[11/26 20:14:31    222s] 	Max move on inst (search_7_reg_reg_49_): (12.56, 176.76) --> (9.79, 176.76)
[11/26 20:14:31    222s] 	Length: 26 sites, height: 1 rows, site name: coreSite, cell type: ASYNC_DFFHx1_ASAP7_75t_R
[11/26 20:14:31    222s] 	Violation at original loc: Placement Blockage Violation
[11/26 20:14:31    222s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3270.5M, EPOCH TIME: 1732670071.504942
[11/26 20:14:31    222s] Tweakage: fix icg 0, fix clk 0.
[11/26 20:14:31    222s] Tweakage: density cost 0, scale 0.4.
[11/26 20:14:31    222s] Tweakage: activity cost 0, scale 1.0.
[11/26 20:14:31    222s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3270.5M, EPOCH TIME: 1732670071.516673
[11/26 20:14:31    222s] Cut to 2 partitions.
[11/26 20:14:31    222s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3270.5M, EPOCH TIME: 1732670071.521574
[11/26 20:14:31    222s] Tweakage perm 488 insts, flip 2901 insts.
[11/26 20:14:31    222s] Tweakage perm 125 insts, flip 240 insts.
[11/26 20:14:31    222s] Tweakage perm 44 insts, flip 25 insts.
[11/26 20:14:31    222s] Tweakage perm 10 insts, flip 6 insts.
[11/26 20:14:31    223s] Tweakage perm 211 insts, flip 443 insts.
[11/26 20:14:31    223s] Tweakage perm 28 insts, flip 21 insts.
[11/26 20:14:31    223s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.340, REAL:0.342, MEM:3270.5M, EPOCH TIME: 1732670071.863131
[11/26 20:14:31    223s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.344, REAL:0.348, MEM:3270.5M, EPOCH TIME: 1732670071.864703
[11/26 20:14:31    223s] Cleanup congestion map
[11/26 20:14:31    223s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.359, REAL:0.362, MEM:3270.5M, EPOCH TIME: 1732670071.867076
[11/26 20:14:31    223s] Move report: Congestion aware Tweak moves 1206 insts, mean move: 2.12 um, max move: 14.90 um 
[11/26 20:14:31    223s] 	Max move on inst (FE_OFC788_DP_OP_685J1_127_2455_n547): (126.22, 118.44) --> (141.12, 118.44)
[11/26 20:14:31    223s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=3270.5mb) @(0:03:43 - 0:03:43).
[11/26 20:14:31    223s] Cleanup congestion map
[11/26 20:14:31    223s] 
[11/26 20:14:31    223s]  === Spiral for Logical I: (movable: 9102) ===
[11/26 20:14:31    223s] 
[11/26 20:14:31    223s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/26 20:14:32    223s] 
[11/26 20:14:32    223s]  Info: 0 filler has been deleted!
[11/26 20:14:32    223s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 20:14:32    223s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/26 20:14:32    223s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 20:14:32    223s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3238.5MB) @(0:03:43 - 0:03:43).
[11/26 20:14:32    223s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 20:14:32    223s] Move report: Detail placement moves 9102 insts, mean move: 0.37 um, max move: 14.92 um 
[11/26 20:14:32    223s] 	Max move on inst (FE_OFC788_DP_OP_685J1_127_2455_n547): (126.20, 118.44) --> (141.12, 118.44)
[11/26 20:14:32    223s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3238.5MB
[11/26 20:14:32    223s] Statistics of distance of Instance movement in refine placement:
[11/26 20:14:32    223s]   maximum (X+Y) =        14.92 um
[11/26 20:14:32    223s]   inst (FE_OFC788_DP_OP_685J1_127_2455_n547) with max move: (126.204, 118.441) -> (141.12, 118.44)
[11/26 20:14:32    223s]   mean    (X+Y) =         0.37 um
[11/26 20:14:32    223s] Summary Report:
[11/26 20:14:32    223s] Instances move: 9102 (out of 9102 movable)
[11/26 20:14:32    223s] Instances flipped: 0
[11/26 20:14:32    223s] Mean displacement: 0.37 um
[11/26 20:14:32    223s] Max displacement: 14.92 um (Instance: FE_OFC788_DP_OP_685J1_127_2455_n547) (126.204, 118.441) -> (141.12, 118.44)
[11/26 20:14:32    223s] 	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVx1_ASAP7_75t_R
[11/26 20:14:32    223s] 	Violation at original loc: Overlapping with other instance
[11/26 20:14:32    223s] Physical-only instances move: 0 (out of 0 movable physical-only)
[11/26 20:14:32    223s] Total instances moved : 9102
[11/26 20:14:32    223s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.565, REAL:0.581, MEM:3238.5M, EPOCH TIME: 1732670072.030235
[11/26 20:14:32    223s] Total net bbox length = 1.794e+05 (1.180e+05 6.146e+04) (ext = 2.332e+04)
[11/26 20:14:32    223s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3238.5MB
[11/26 20:14:32    223s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=3238.5MB) @(0:03:43 - 0:03:43).
[11/26 20:14:32    223s] *** Finished refinePlace (0:03:43 mem=3238.5M) ***
[11/26 20:14:32    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1053752.4
[11/26 20:14:32    223s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.583, REAL:0.601, MEM:3238.5M, EPOCH TIME: 1732670072.034867
[11/26 20:14:32    223s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3238.5M, EPOCH TIME: 1732670072.035179
[11/26 20:14:32    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9977).
[11/26 20:14:32    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:32    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:32    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:32    223s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.018, REAL:0.019, MEM:3217.5M, EPOCH TIME: 1732670072.053842
[11/26 20:14:32    223s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.614, REAL:0.634, MEM:3217.5M, EPOCH TIME: 1732670072.053943
[11/26 20:14:32    223s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3217.5M, EPOCH TIME: 1732670072.054905
[11/26 20:14:32    223s] Starting Early Global Route congestion estimation: mem = 3217.5M
[11/26 20:14:32    223s] (I)      Initializing eGR engine (regular)
[11/26 20:14:32    223s] Set min layer with default ( 2 )
[11/26 20:14:32    223s] Set max layer with parameter ( 3 )
[11/26 20:14:32    223s] (I)      clean place blk overflow:
[11/26 20:14:32    223s] (I)      H : enabled 1.00 0
[11/26 20:14:32    223s] (I)      V : enabled 1.00 0
[11/26 20:14:32    223s] (I)      Initializing eGR engine (regular)
[11/26 20:14:32    223s] Set min layer with default ( 2 )
[11/26 20:14:32    223s] Set max layer with parameter ( 3 )
[11/26 20:14:32    223s] (I)      clean place blk overflow:
[11/26 20:14:32    223s] (I)      H : enabled 1.00 0
[11/26 20:14:32    223s] (I)      V : enabled 1.00 0
[11/26 20:14:32    223s] (I)      Started Early Global Route kernel ( Curr Mem: 3.10 MB )
[11/26 20:14:32    223s] (I)      Running eGR Regular flow
[11/26 20:14:32    223s] (I)      # wire layers (front) : 11
[11/26 20:14:32    223s] (I)      # wire layers (back)  : 0
[11/26 20:14:32    223s] (I)      min wire layer : 1
[11/26 20:14:32    223s] (I)      max wire layer : 10
[11/26 20:14:32    223s] (I)      # cut layers (front) : 10
[11/26 20:14:32    223s] (I)      # cut layers (back)  : 0
[11/26 20:14:32    223s] (I)      min cut layer : 1
[11/26 20:14:32    223s] (I)      max cut layer : 9
[11/26 20:14:32    223s] (I)      ================================ Layers ================================
[11/26 20:14:32    223s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:14:32    223s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 20:14:32    223s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:14:32    223s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:14:32    223s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:14:32    223s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 20:14:32    223s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:14:32    223s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 20:14:32    223s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:14:32    223s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 20:14:32    223s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:14:32    223s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 20:14:32    223s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 20:14:32    223s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 20:14:32    223s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:14:32    223s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 20:14:32    223s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 20:14:32    223s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 20:14:32    223s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 20:14:32    223s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 20:14:32    223s] (I)      Started Import and model ( Curr Mem: 3.10 MB )
[11/26 20:14:32    223s] (I)      == Non-default Options ==
[11/26 20:14:32    223s] (I)      Maximum routing layer                              : 3
[11/26 20:14:32    223s] (I)      Top routing layer                                  : 3
[11/26 20:14:32    223s] (I)      Number of threads                                  : 1
[11/26 20:14:32    223s] (I)      Route tie net to shape                             : auto
[11/26 20:14:32    223s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 20:14:32    223s] (I)      Method to set GCell size                           : row
[11/26 20:14:32    223s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 20:14:32    223s] (I)      Counted 1072 PG shapes. eGR will not process PG shapes layer by layer.
[11/26 20:14:32    223s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:14:32    223s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:14:32    223s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:14:32    223s] **WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[11/26 20:14:32    223s] (I)      ============== Pin Summary ==============
[11/26 20:14:32    223s] (I)      +-------+--------+---------+------------+
[11/26 20:14:32    223s] (I)      | Layer | # pins | % total |      Group |
[11/26 20:14:32    223s] (I)      +-------+--------+---------+------------+
[11/26 20:14:32    223s] (I)      |     1 |  22003 |   71.07 |        Pin |
[11/26 20:14:32    223s] (I)      |     2 |   8955 |   28.93 |        Pin |
[11/26 20:14:32    223s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 20:14:32    223s] (I)      |     4 |      0 |    0.00 | Pin access |
[11/26 20:14:32    223s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 20:14:32    223s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 20:14:32    223s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 20:14:32    223s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 20:14:32    223s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 20:14:32    223s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 20:14:32    223s] (I)      +-------+--------+---------+------------+
[11/26 20:14:32    223s] (I)      Custom ignore net properties:
[11/26 20:14:32    223s] (I)      1 : NotLegal
[11/26 20:14:32    223s] (I)      Default ignore net properties:
[11/26 20:14:32    223s] (I)      1 : Special
[11/26 20:14:32    223s] (I)      2 : Analog
[11/26 20:14:32    223s] (I)      3 : Fixed
[11/26 20:14:32    223s] (I)      4 : Skipped
[11/26 20:14:32    223s] (I)      5 : MixedSignal
[11/26 20:14:32    223s] (I)      Prerouted net properties:
[11/26 20:14:32    223s] (I)      1 : NotLegal
[11/26 20:14:32    223s] (I)      2 : Special
[11/26 20:14:32    223s] (I)      3 : Analog
[11/26 20:14:32    223s] (I)      4 : Fixed
[11/26 20:14:32    223s] (I)      5 : Skipped
[11/26 20:14:32    223s] (I)      6 : MixedSignal
[11/26 20:14:32    223s] [NR-eGR] Early global route reroute all routable nets
[11/26 20:14:32    223s] (I)      Use row-based GCell size
[11/26 20:14:32    223s] (I)      Use row-based GCell align
[11/26 20:14:32    223s] (I)      layer 0 area = 170496
[11/26 20:14:32    223s] (I)      layer 1 area = 170496
[11/26 20:14:32    223s] (I)      layer 2 area = 170496
[11/26 20:14:32    223s] (I)      GCell unit size   : 4320
[11/26 20:14:32    223s] (I)      GCell multiplier  : 1
[11/26 20:14:32    223s] (I)      GCell row height  : 4320
[11/26 20:14:32    223s] (I)      Actual row height : 4320
[11/26 20:14:32    223s] (I)      GCell align ref   : 20160 20160
[11/26 20:14:32    223s] [NR-eGR] Track table information for default rule: 
[11/26 20:14:32    223s] [NR-eGR] M1 has single uniform track structure
[11/26 20:14:32    223s] [NR-eGR] M2 has non-uniform track structure
[11/26 20:14:32    223s] [NR-eGR] M3 has single uniform track structure
[11/26 20:14:32    223s] [NR-eGR] M4 has single uniform track structure
[11/26 20:14:32    223s] [NR-eGR] M5 has single uniform track structure
[11/26 20:14:32    223s] [NR-eGR] M6 has single uniform track structure
[11/26 20:14:32    223s] [NR-eGR] M7 has single uniform track structure
[11/26 20:14:32    223s] [NR-eGR] M8 has single uniform track structure
[11/26 20:14:32    223s] [NR-eGR] M9 has single uniform track structure
[11/26 20:14:32    223s] [NR-eGR] Pad has single uniform track structure
[11/26 20:14:32    223s] (I)      ============== Default via ===============
[11/26 20:14:32    223s] (I)      +---+------------------+-----------------+
[11/26 20:14:32    223s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 20:14:32    223s] (I)      +---+------------------+-----------------+
[11/26 20:14:32    223s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 20:14:32    223s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 20:14:32    223s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 20:14:32    223s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 20:14:32    223s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 20:14:32    223s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 20:14:32    223s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 20:14:32    223s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 20:14:32    223s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 20:14:32    223s] (I)      +---+------------------+-----------------+
[11/26 20:14:32    223s] (I)      Design has 0 placement macros with 0 shapes. 
[11/26 20:14:32    223s] [NR-eGR] Read 540 PG shapes
[11/26 20:14:32    223s] [NR-eGR] Read 0 clock shapes
[11/26 20:14:32    223s] [NR-eGR] Read 0 other shapes
[11/26 20:14:32    223s] [NR-eGR] #Routing Blockages  : 0
[11/26 20:14:32    223s] [NR-eGR] #Bump Blockages     : 0
[11/26 20:14:32    223s] [NR-eGR] #Instance Blockages : 12502
[11/26 20:14:32    223s] [NR-eGR] #PG Blockages       : 540
[11/26 20:14:32    223s] [NR-eGR] #Halo Blockages     : 0
[11/26 20:14:32    223s] [NR-eGR] #Boundary Blockages : 0
[11/26 20:14:32    223s] [NR-eGR] #Clock Blockages    : 0
[11/26 20:14:32    223s] [NR-eGR] #Other Blockages    : 0
[11/26 20:14:32    223s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 20:14:32    223s] [NR-eGR] #prerouted nets         : 0
[11/26 20:14:32    223s] [NR-eGR] #prerouted special nets : 0
[11/26 20:14:32    223s] [NR-eGR] #prerouted wires        : 0
[11/26 20:14:32    223s] [NR-eGR] Read 11624 nets ( ignored 0 )
[11/26 20:14:32    223s] (I)        Front-side 11624 ( ignored 0 )
[11/26 20:14:32    223s] (I)        Back-side  0 ( ignored 0 )
[11/26 20:14:32    223s] (I)        Both-side  0 ( ignored 0 )
[11/26 20:14:32    223s] (I)      dcls route internal nets
[11/26 20:14:32    223s] (I)      dcls route interface nets
[11/26 20:14:32    223s] (I)      dcls route common nets
[11/26 20:14:32    223s] (I)      dcls route top nets
[11/26 20:14:32    223s] (I)      Reading macro buffers
[11/26 20:14:32    223s] (I)      Number of macro buffers: 0
[11/26 20:14:32    223s] (I)      early_global_route_priority property id does not exist.
[11/26 20:14:32    223s] (I)      Read Num Blocks=13042  Num Prerouted Wires=0  Num CS=0
[11/26 20:14:32    223s] (I)      Layer 1 (H) : #blockages 13042 : #preroutes 0
[11/26 20:14:32    223s] (I)      Layer 2 (V) : #blockages 0 : #preroutes 0
[11/26 20:14:32    223s] (I)      Number of ignored nets                =      0
[11/26 20:14:32    223s] (I)      Number of connected nets              =      0
[11/26 20:14:32    223s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 20:14:32    223s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 20:14:32    223s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 20:14:32    223s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 20:14:32    223s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 20:14:32    223s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 20:14:32    223s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 20:14:32    223s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 20:14:32    223s] (I)      Ndr track 0 does not exist
[11/26 20:14:32    223s] (I)      ---------------------Grid Graph Info--------------------
[11/26 20:14:32    223s] (I)      Routing area        : (0, 0) - (800064, 800064)
[11/26 20:14:32    223s] (I)      Core area           : (20160, 20160) - (779904, 779904)
[11/26 20:14:32    223s] (I)      Site width          :   864  (dbu)
[11/26 20:14:32    223s] (I)      Row height          :  4320  (dbu)
[11/26 20:14:32    223s] (I)      GCell row height    :  4320  (dbu)
[11/26 20:14:32    223s] (I)      GCell width         :  4320  (dbu)
[11/26 20:14:32    223s] (I)      GCell height        :  4320  (dbu)
[11/26 20:14:32    223s] (I)      Grid                :   185   185     3
[11/26 20:14:32    223s] (I)      Layer numbers       :     1     2     3
[11/26 20:14:32    223s] (I)      Layer name         :    M1    M2    M3
[11/26 20:14:32    223s] (I)      Vertical capacity   :     0     0  4320
[11/26 20:14:32    223s] (I)      Horizontal capacity :     0  4320     0
[11/26 20:14:32    223s] (I)      Default wire width  :   288   288   288
[11/26 20:14:32    223s] (I)      Default wire space  :   288   288   288
[11/26 20:14:32    223s] (I)      Default wire pitch  :   576   576   576
[11/26 20:14:32    223s] (I)      Default pitch size  :   576   576   576
[11/26 20:14:32    223s] (I)      First track coord   :   576  2880   576
[11/26 20:14:32    223s] (I)      Num tracks per GCell:  7.50  7.50  7.50
[11/26 20:14:32    223s] (I)      Total num of tracks :  1388  1292  1388
[11/26 20:14:32    223s] (I)      --------------------------------------------------------
[11/26 20:14:32    223s] 
[11/26 20:14:32    223s] [NR-eGR] ============ Routing rule table ============
[11/26 20:14:32    223s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 11624
[11/26 20:14:32    223s] [NR-eGR] ========================================
[11/26 20:14:32    223s] [NR-eGR] 
[11/26 20:14:32    223s] (I)      ==== NDR : (Default) ====
[11/26 20:14:32    223s] (I)      +--------------+--------+
[11/26 20:14:32    223s] (I)      |           ID |      0 |
[11/26 20:14:32    223s] (I)      |      Default |    yes |
[11/26 20:14:32    223s] (I)      |  Clk Special |     no |
[11/26 20:14:32    223s] (I)      | Hard spacing |     no |
[11/26 20:14:32    223s] (I)      |    NDR track | (none) |
[11/26 20:14:32    223s] (I)      |      NDR via | (none) |
[11/26 20:14:32    223s] (I)      |  Extra space |      0 |
[11/26 20:14:32    223s] (I)      |      Shields |      0 |
[11/26 20:14:32    223s] (I)      |   Demand (H) |      1 |
[11/26 20:14:32    223s] (I)      |   Demand (V) |      1 |
[11/26 20:14:32    223s] (I)      |        #Nets |  11624 |
[11/26 20:14:32    223s] (I)      +--------------+--------+
[11/26 20:14:32    223s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:14:32    223s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 20:14:32    223s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:14:32    223s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:14:32    223s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 20:14:32    223s] (I)      +-------------------------------------------------------------------------------------+
[11/26 20:14:32    223s] (I)      =============== Blocked Tracks ===============
[11/26 20:14:32    223s] (I)      +-------+---------+----------+---------------+
[11/26 20:14:32    223s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 20:14:32    223s] (I)      +-------+---------+----------+---------------+
[11/26 20:14:32    223s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 20:14:32    223s] (I)      |     2 |  239020 |    52373 |        21.91% |
[11/26 20:14:32    223s] (I)      |     3 |  256780 |        0 |         0.00% |
[11/26 20:14:32    223s] (I)      +-------+---------+----------+---------------+
[11/26 20:14:32    223s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.11 MB )
[11/26 20:14:32    223s] (I)      Reset routing kernel
[11/26 20:14:32    223s] (I)      Started Global Routing ( Curr Mem: 3.11 MB )
[11/26 20:14:32    223s] (I)      totalPins=31544  totalGlobalPin=31205 (98.93%)
[11/26 20:14:32    223s] (I)      ================= Net Group Info =================
[11/26 20:14:32    223s] (I)      +----+----------------+--------------+-----------+
[11/26 20:14:32    223s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 20:14:32    223s] (I)      +----+----------------+--------------+-----------+
[11/26 20:14:32    223s] (I)      |  1 |          11624 |        M2(2) |     M3(3) |
[11/26 20:14:32    223s] (I)      +----+----------------+--------------+-----------+
[11/26 20:14:32    223s] (I)      total 2D Cap : 447435 = (190655 H, 256780 V)
[11/26 20:14:32    223s] (I)      total 2D Demand : 339 = (339 H, 0 V)
[11/26 20:14:32    223s] (I)      init route region map
[11/26 20:14:32    223s] (I)      #blocked GCells = 0
[11/26 20:14:32    223s] (I)      #regions = 1
[11/26 20:14:32    223s] (I)      init safety region map
[11/26 20:14:32    223s] (I)      #blocked GCells = 0
[11/26 20:14:32    223s] (I)      #regions = 1
[11/26 20:14:32    223s] (I)      Adjusted 0 GCells for pin access
[11/26 20:14:32    223s] [NR-eGR] Layer group 1: route 11624 net(s) in layer range [2, 3]
[11/26 20:14:32    223s] (I)      
[11/26 20:14:32    223s] (I)      ============  Phase 1a Route ============
[11/26 20:14:32    223s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 20:14:32    223s] (I)      Usage: 170803 = (110727 H, 60076 V) = (58.08% H, 23.40% V) = (1.196e+05um H, 6.488e+04um V)
[11/26 20:14:32    223s] (I)      
[11/26 20:14:32    223s] (I)      ============  Phase 1b Route ============
[11/26 20:14:32    223s] (I)      Usage: 171210 = (110803 H, 60407 V) = (58.12% H, 23.52% V) = (1.197e+05um H, 6.524e+04um V)
[11/26 20:14:32    223s] (I)      Overflow of layer group 1: 14.76% H + 0.01% V. EstWL: 1.849068e+05um
[11/26 20:14:32    223s] (I)      Congestion metric : 16.32%H 0.02%V, 16.33%HV
[11/26 20:14:32    223s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 20:14:32    223s] (I)      
[11/26 20:14:32    223s] (I)      ============  Phase 1c Route ============
[11/26 20:14:32    223s] (I)      Level2 Grid: 37 x 37
[11/26 20:14:32    223s] (I)      Usage: 171438 = (110801 H, 60637 V) = (58.12% H, 23.61% V) = (1.197e+05um H, 6.549e+04um V)
[11/26 20:14:32    223s] (I)      
[11/26 20:14:32    223s] (I)      ============  Phase 1d Route ============
[11/26 20:14:32    223s] (I)      Usage: 172548 = (110922 H, 61626 V) = (58.18% H, 24.00% V) = (1.198e+05um H, 6.656e+04um V)
[11/26 20:14:32    223s] (I)      
[11/26 20:14:32    223s] (I)      ============  Phase 1e Route ============
[11/26 20:14:32    223s] (I)      Usage: 172548 = (110922 H, 61626 V) = (58.18% H, 24.00% V) = (1.198e+05um H, 6.656e+04um V)
[11/26 20:14:32    223s] [NR-eGR] Early Global Route overflow of layer group 1: 12.16% H + 0.01% V. EstWL: 1.863518e+05um
[11/26 20:14:32    223s] (I)      
[11/26 20:14:32    223s] (I)      ============  Phase 1l Route ============
[11/26 20:14:32    223s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 20:14:32    223s] (I)      Layer  2:     194140    119626      4307        2760      252540    ( 1.08%) 
[11/26 20:14:32    223s] (I)      Layer  3:     255392     61612         5           0      255300    ( 0.00%) 
[11/26 20:14:32    223s] (I)      Total:        449532    181238      4312        2760      507840    ( 0.54%) 
[11/26 20:14:32    223s] (I)      
[11/26 20:14:32    223s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 20:14:32    223s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/26 20:14:32    223s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/26 20:14:32    223s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/26 20:14:32    223s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 20:14:32    223s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 20:14:32    223s] [NR-eGR]      M2 ( 2)      2759( 8.19%)       240( 0.71%)         1( 0.00%)   ( 8.91%) 
[11/26 20:14:32    223s] [NR-eGR]      M3 ( 3)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/26 20:14:32    223s] [NR-eGR] --------------------------------------------------------------------------------
[11/26 20:14:32    223s] [NR-eGR]        Total      2763( 4.08%)       240( 0.35%)         1( 0.00%)   ( 4.44%) 
[11/26 20:14:32    223s] [NR-eGR] 
[11/26 20:14:32    223s] (I)      Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.11 MB )
[11/26 20:14:32    223s] (I)      Updating congestion map
[11/26 20:14:32    223s] (I)      total 2D Cap : 452687 = (195907 H, 256780 V)
[11/26 20:14:32    223s] [NR-eGR] Overflow after Early Global Route 8.64% H + 0.01% V
[11/26 20:14:32    223s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.45 sec, Curr Mem: 3.11 MB )
[11/26 20:14:32    223s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 3218.9M
[11/26 20:14:32    223s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.438, REAL:0.453, MEM:3218.9M, EPOCH TIME: 1732670072.507606
[11/26 20:14:32    223s] OPERPROF: Starting HotSpotCal at level 1, MEM:3218.9M, EPOCH TIME: 1732670072.507636
[11/26 20:14:32    223s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:32    223s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 20:14:32    223s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:32    223s] [hotspot] | normalized |          8.22 |         87.56 |
[11/26 20:14:32    223s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:32    223s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.22, normalized total congestion hotspot area = 87.56 (area is in unit of 4 std-cell row bins)
[11/26 20:14:32    223s] [hotspot] max/total 8.22/87.56, big hotspot (>10) total 5.56
[11/26 20:14:32    223s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  1  |    95.76    56.88   104.40    78.48 |        7.78   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  2  |   130.32    26.64   143.28    35.28 |        5.11   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  3  |    65.52    52.56    74.16    65.52 |        5.11   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  4  |    35.28    78.48    43.92    91.44 |        5.11   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  5  |    22.32    82.80    30.96    91.44 |        1.33   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] Top 5 hotspots total area: 24.44
[11/26 20:14:32    223s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3234.9M, EPOCH TIME: 1732670072.511865
[11/26 20:14:32    223s] OPERPROF: Starting HotSpotCal at level 1, MEM:3234.9M, EPOCH TIME: 1732670072.512783
[11/26 20:14:32    223s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:32    223s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 20:14:32    223s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:32    223s] [hotspot] | normalized |          8.22 |         88.44 |
[11/26 20:14:32    223s] [hotspot] +------------+---------------+---------------+
[11/26 20:14:32    223s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 8.22, normalized total congestion hotspot area = 88.44 (area is in unit of 4 std-cell row bins)
[11/26 20:14:32    223s] [hotspot] max/total 8.22/88.44, big hotspot (>10) total 5.56
[11/26 20:14:32    223s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  1  |    95.76    56.88   104.40    78.48 |        7.78   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  2  |   130.32    26.64   143.28    35.28 |        5.11   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  3  |    65.52    52.56    74.16    65.52 |        5.11   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  4  |    35.28    78.48    43.92    91.44 |        5.11   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] [hotspot] |  5  |    22.32    82.80    30.96    91.44 |        1.33   |             NA                |
[11/26 20:14:32    223s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/26 20:14:32    223s] Top 5 hotspots total area: 24.44
[11/26 20:14:32    223s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.004, MEM:3234.9M, EPOCH TIME: 1732670072.516673
[11/26 20:14:32    223s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3234.9M, EPOCH TIME: 1732670072.516987
[11/26 20:14:32    223s] Starting Early Global Route wiring: mem = 3234.9M
[11/26 20:14:32    223s] (I)      Running track assignment and export wires
[11/26 20:14:32    223s] (I)      Delete wires for 11624 nets 
[11/26 20:14:32    223s] (I)      ============= Track Assignment ============
[11/26 20:14:32    223s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.12 MB )
[11/26 20:14:32    223s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 20:14:32    223s] (I)      Run Multi-thread track assignment
[11/26 20:14:32    223s] (I)      Finished Track Assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.13 MB )
[11/26 20:14:32    223s] (I)      Started Export ( Curr Mem: 3.13 MB )
[11/26 20:14:32    223s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/26 20:14:32    223s] [NR-eGR] Total eGR-routed clock nets wire length: 1665um, number of vias: 1769
[11/26 20:14:32    223s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:14:32    223s] [NR-eGR]              Length (um)   Vias 
[11/26 20:14:32    223s] [NR-eGR] --------------------------------
[11/26 20:14:32    223s] [NR-eGR]  M1   (1V)             0  22003 
[11/26 20:14:32    223s] [NR-eGR]  M2   (2H)        123234  52461 
[11/26 20:14:32    223s] [NR-eGR]  M3   (3V)         69852      0 
[11/26 20:14:32    223s] [NR-eGR]  M4   (4H)             0      0 
[11/26 20:14:32    223s] [NR-eGR]  M5   (5V)             0      0 
[11/26 20:14:32    223s] [NR-eGR]  M6   (6H)             0      0 
[11/26 20:14:32    223s] [NR-eGR]  M7   (7V)             0      0 
[11/26 20:14:32    223s] [NR-eGR]  M8   (8H)             0      0 
[11/26 20:14:32    223s] [NR-eGR]  M9   (9V)             0      0 
[11/26 20:14:32    223s] [NR-eGR]  Pad  (10H)            0      0 
[11/26 20:14:32    223s] [NR-eGR] --------------------------------
[11/26 20:14:32    223s] [NR-eGR]       Total       193086  74464 
[11/26 20:14:32    223s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:14:32    223s] [NR-eGR] Total half perimeter of net bounding box: 179419um
[11/26 20:14:32    223s] [NR-eGR] Total length: 193086um, number of vias: 74464
[11/26 20:14:32    223s] [NR-eGR] --------------------------------------------------------------------------
[11/26 20:14:32    223s] (I)      == Layer wire length by net rule ==
[11/26 20:14:32    223s] (I)                    Default 
[11/26 20:14:32    223s] (I)      ----------------------
[11/26 20:14:32    223s] (I)       M1   (1V)        0um 
[11/26 20:14:32    223s] (I)       M2   (2H)   123234um 
[11/26 20:14:32    223s] (I)       M3   (3V)    69852um 
[11/26 20:14:32    223s] (I)       M4   (4H)        0um 
[11/26 20:14:32    223s] (I)       M5   (5V)        0um 
[11/26 20:14:32    223s] (I)       M6   (6H)        0um 
[11/26 20:14:32    223s] (I)       M7   (7V)        0um 
[11/26 20:14:32    223s] (I)       M8   (8H)        0um 
[11/26 20:14:32    223s] (I)       M9   (9V)        0um 
[11/26 20:14:32    223s] (I)       Pad  (10H)       0um 
[11/26 20:14:32    223s] (I)      ----------------------
[11/26 20:14:32    223s] (I)            Total  193086um 
[11/26 20:14:32    223s] (I)      == Layer via count by net rule ==
[11/26 20:14:32    223s] (I)                   Default 
[11/26 20:14:32    223s] (I)      ---------------------
[11/26 20:14:32    223s] (I)       M1   (1V)     22003 
[11/26 20:14:32    223s] (I)       M2   (2H)     52461 
[11/26 20:14:32    223s] (I)       M3   (3V)         0 
[11/26 20:14:32    223s] (I)       M4   (4H)         0 
[11/26 20:14:32    223s] (I)       M5   (5V)         0 
[11/26 20:14:32    223s] (I)       M6   (6H)         0 
[11/26 20:14:32    223s] (I)       M7   (7V)         0 
[11/26 20:14:32    223s] (I)       M8   (8H)         0 
[11/26 20:14:32    223s] (I)       M9   (9V)         0 
[11/26 20:14:32    223s] (I)       Pad  (10H)        0 
[11/26 20:14:32    223s] (I)      ---------------------
[11/26 20:14:32    223s] (I)            Total    74464 
[11/26 20:14:32    224s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3.08 MB )
[11/26 20:14:32    224s] eee: RC Grid memory freed = 48000 (20 X 20 X 10 X 12b)
[11/26 20:14:32    224s] (I)      Global routing data unavailable, rerun eGR
[11/26 20:14:32    224s] (I)      Initializing eGR engine (regular)
[11/26 20:14:32    224s] Set min layer with default ( 2 )
[11/26 20:14:32    224s] Set max layer with parameter ( 3 )
[11/26 20:14:32    224s] (I)      clean place blk overflow:
[11/26 20:14:32    224s] (I)      H : enabled 1.00 0
[11/26 20:14:32    224s] (I)      V : enabled 1.00 0
[11/26 20:14:32    224s] Early Global Route wiring runtime: 0.27 seconds, mem = 3204.4M
[11/26 20:14:32    224s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.270, REAL:0.275, MEM:3204.4M, EPOCH TIME: 1732670072.792081
[11/26 20:14:32    224s] 0 delay mode for cte disabled.
[11/26 20:14:32    224s] SKP cleared!
[11/26 20:14:32    224s] 
[11/26 20:14:32    224s] *** Finished incrementalPlace (cpu=0:00:32.9, real=0:00:33.0)***
[11/26 20:14:32    224s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3204.4M, EPOCH TIME: 1732670072.811401
[11/26 20:14:32    224s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.001, REAL:0.000, MEM:3204.4M, EPOCH TIME: 1732670072.811527
[11/26 20:14:32    224s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3204.4M, EPOCH TIME: 1732670072.817224
[11/26 20:14:32    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:32    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:32    224s] Cell dist_sort LLGs are deleted
[11/26 20:14:32    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:32    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:32    224s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:3172.4M, EPOCH TIME: 1732670072.820422
[11/26 20:14:32    224s] Start to check current routing status for nets...
[11/26 20:14:32    224s] All nets are already routed correctly.
[11/26 20:14:32    224s] End to check current routing status for nets (mem=3172.4M)
[11/26 20:14:32    224s] Extraction called for design 'dist_sort' of instances=9977 and nets=11751 using extraction engine 'preRoute' .
[11/26 20:14:32    224s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 20:14:32    224s] Type 'man IMPEXT-3530' for more detail.
[11/26 20:14:32    224s] PreRoute RC Extraction called for design dist_sort.
[11/26 20:14:32    224s] RC Extraction called in multi-corner(1) mode.
[11/26 20:14:32    224s] RCMode: PreRoute
[11/26 20:14:32    224s]       RC Corner Indexes            0   
[11/26 20:14:32    224s] Capacitance Scaling Factor   : 1.00000 
[11/26 20:14:32    224s] Resistance Scaling Factor    : 1.00000 
[11/26 20:14:32    224s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 20:14:32    224s] Clock Res. Scaling Factor    : 1.00000 
[11/26 20:14:32    224s] Shrink Factor                : 1.00000
[11/26 20:14:32    224s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 20:14:32    224s] Using Quantus QRC technology file ...
[11/26 20:14:32    224s] eee: RC Grid memory allocated = 48000 (20 X 20 X 10 X 12b)
[11/26 20:14:32    224s] Updating RC Grid density data for preRoute extraction ...
[11/26 20:14:32    224s] eee: pegSigSF=1.070000
[11/26 20:14:32    224s] Initializing multi-corner resistance tables ...
[11/26 20:14:32    224s] eee: Grid unit RC data computation started
[11/26 20:14:32    224s] eee: Grid unit RC data computation completed
[11/26 20:14:32    224s] eee: l=1 avDens=0.005124 usedTrk=132.196622 availTrk=25800.000000 sigTrk=132.196622
[11/26 20:14:32    224s] eee: l=2 avDens=0.431522 usedTrk=11683.463282 availTrk=27075.000000 sigTrk=11683.463282
[11/26 20:14:32    224s] eee: l=3 avDens=0.253079 usedTrk=6472.488247 availTrk=25575.000000 sigTrk=6472.488247
[11/26 20:14:32    224s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:14:32    224s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:14:32    224s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:14:32    224s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:14:32    224s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:14:32    224s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:14:32    224s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 20:14:32    224s] {RT RC_corner_25 0 2 3  0}
[11/26 20:14:32    224s] eee: LAM-FP: thresh=1 ; dimX=1389.000000 ; dimY=1389.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/26 20:14:32    224s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.000000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/26 20:14:32    224s] eee: NetCapCache creation started. (Current Mem: 3172.426M) 
[11/26 20:14:32    224s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3172.426M) 
[11/26 20:14:32    224s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(200.016000, 200.016000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (19 X 19)
[11/26 20:14:32    224s] eee: Metal Layers Info:
[11/26 20:14:32    224s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:14:32    224s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/26 20:14:32    224s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:14:32    224s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/26 20:14:32    224s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/26 20:14:32    224s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/26 20:14:32    224s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/26 20:14:32    224s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.192 |  0.049 |  10.27 | V | 0 |  1 |
[11/26 20:14:32    224s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.044 |   7.26 | H | 0 |  1 |
[11/26 20:14:32    224s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.050 |   6.77 | V | 0 |  1 |
[11/26 20:14:32    224s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.046 |   5.20 | H | 0 |  1 |
[11/26 20:14:32    224s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.050 |   4.83 | V | 0 |  1 |
[11/26 20:14:32    224s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.320 |  0.044 |   4.83 | H | 0 |  1 |
[11/26 20:14:32    224s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/26 20:14:32    224s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/26 20:14:32    224s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3172.426M)
[11/26 20:14:32    224s] **optDesign ... cpu = 0:01:29, real = 0:01:48, mem = 2607.5M, totSessionCpu=0:03:44 **
[11/26 20:14:32    224s] Starting delay calculation for Setup views
[11/26 20:14:33    224s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 20:14:33    224s] #################################################################################
[11/26 20:14:33    224s] # Design Stage: PreRoute
[11/26 20:14:33    224s] # Design Name: dist_sort
[11/26 20:14:33    224s] # Design Mode: 90nm
[11/26 20:14:33    224s] # Analysis Mode: MMMC Non-OCV 
[11/26 20:14:33    224s] # Parasitics Mode: No SPEF/RCDB 
[11/26 20:14:33    224s] # Signoff Settings: SI Off 
[11/26 20:14:33    224s] #################################################################################
[11/26 20:14:33    224s] Calculate delays in Single mode...
[11/26 20:14:33    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 3183.0M, InitMEM = 3183.0M)
[11/26 20:14:33    224s] Start delay calculation (fullDC) (1 T). (MEM=2643.77)
[11/26 20:14:33    224s] End AAE Lib Interpolated Model. (MEM=3182.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 20:14:34    225s] Total number of fetched objects 11624
[11/26 20:14:34    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 20:14:34    225s] End delay calculation. (MEM=2649.63 CPU=0:00:01.1 REAL=0:00:01.0)
[11/26 20:14:34    225s] End delay calculation (fullDC). (MEM=2649.63 CPU=0:00:01.3 REAL=0:00:01.0)
[11/26 20:14:34    225s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 3224.7M) ***
[11/26 20:14:34    226s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:03:46 mem=3224.7M)
[11/26 20:14:34    226s] Begin: Collecting metrics
[11/26 20:14:34    226s] **INFO: Starting Blocking QThread with 1 CPU
[11/26 20:14:34    226s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/26 20:14:35      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.7M
[11/26 20:14:35      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2735.8M, current mem=2061.7M)
[11/26 20:14:35      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2735.8M, current mem=2063.1M)
[11/26 20:14:35      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.7M
[11/26 20:14:35      0s] 
[11/26 20:14:35      0s] =============================================================================================
[11/26 20:14:35      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[11/26 20:14:35      0s]                                                                                 23.12-s091_1
[11/26 20:14:35      0s] =============================================================================================
[11/26 20:14:35      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:14:35      0s] ---------------------------------------------------------------------------------------------
[11/26 20:14:35      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:14:35      0s] ---------------------------------------------------------------------------------------------
[11/26 20:14:35      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:14:35      0s] ---------------------------------------------------------------------------------------------

[11/26 20:14:35    226s]  
_______________________________________________________________________
[11/26 20:14:35    226s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.307 |           |       -4 |       44.89 |            |              | 0:00:03  |        3133 |    3 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3137 |      |     |
| drv_fixing              |    -1.307 |   -1.307 |        -4 |       -4 |       45.42 |            |              | 0:00:01  |        3157 |      |     |
| drv_fixing_2            |    -1.302 |   -1.302 |        -4 |       -4 |       45.45 |            |              | 0:00:01  |        3157 |    0 |   0 |
| global_opt              |           |   -0.337 |           |       -1 |       48.76 |            |              | 0:00:39  |        3185 |      |     |
| area_reclaiming         |    -0.328 |   -0.328 |        -1 |       -1 |       48.15 |            |              | 0:00:08  |        3187 |      |     |
| incremental_replacement |    -0.334 |   -0.334 |           |       -1 |             |       8.22 |        88.44 | 0:00:36  |        3196 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 20:14:35    226s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2777.5M, current mem=2639.9M)

[11/26 20:14:35    226s] End: Collecting metrics
[11/26 20:14:35    226s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:35.2/0:00:35.8 (1.0), totSession cpu/real = 0:03:46.4/0:04:24.8 (0.9), mem = 3170.7M
[11/26 20:14:35    226s] 
[11/26 20:14:35    226s] =============================================================================================
[11/26 20:14:35    226s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.12-s091_1
[11/26 20:14:35    226s] =============================================================================================
[11/26 20:14:35    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:14:35    226s] ---------------------------------------------------------------------------------------------
[11/26 20:14:35    226s] [ MetricReport           ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.2    0.5
[11/26 20:14:35    226s] [ RefinePlace            ]      1   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 20:14:35    226s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 20:14:35    226s] [ ExtractRC              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 20:14:35    226s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   0.7 % )     0:00:02.1 /  0:00:02.0    1.0
[11/26 20:14:35    226s] [ FullDelayCalc          ]      1   0:00:01.7  (   4.6 % )     0:00:01.7 /  0:00:01.6    1.0
[11/26 20:14:35    226s] [ TimingUpdate           ]     14   0:00:01.4  (   4.0 % )     0:00:01.4 /  0:00:01.4    1.0
[11/26 20:14:35    226s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 20:14:35    226s] [ MISC                   ]          0:00:31.4  (  87.7 % )     0:00:31.4 /  0:00:31.1    1.0
[11/26 20:14:35    226s] ---------------------------------------------------------------------------------------------
[11/26 20:14:35    226s]  IncrReplace #1 TOTAL               0:00:35.8  ( 100.0 % )     0:00:35.8 /  0:00:35.2    1.0
[11/26 20:14:35    226s] ---------------------------------------------------------------------------------------------
[11/26 20:14:35    226s] *** Timing NOT met, worst failing slack is -0.334
[11/26 20:14:35    226s] *** Check timing (0:00:00.0)
[11/26 20:14:35    226s] Deleting Lib Analyzer.
[11/26 20:14:35    226s] Begin: GigaOpt Optimization in TNS mode
[11/26 20:14:35    226s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[11/26 20:14:35    226s] Info: 1 clock net  excluded from IPO operation.
[11/26 20:14:35    226s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:46.7/0:04:25.1 (0.9), mem = 3186.7M
[11/26 20:14:35    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1053752.6
[11/26 20:14:35    226s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 20:14:35    226s] 
[11/26 20:14:35    226s] Creating Lib Analyzer ...
[11/26 20:14:35    226s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 20:14:35    226s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 20:14:35    226s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 20:14:35    226s] 
[11/26 20:14:35    226s] {RT RC_corner_25 0 2 3  0}
[11/26 20:14:35    226s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:47 mem=3186.7M
[11/26 20:14:35    226s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:47 mem=3186.7M
[11/26 20:14:35    226s] Creating Lib Analyzer, finished. 
[11/26 20:14:35    227s] 
[11/26 20:14:35    227s] Active Setup views: default_setup_view 
[11/26 20:14:35    227s] Cell dist_sort LLGs are deleted
[11/26 20:14:35    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:35    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:35    227s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3186.7M, EPOCH TIME: 1732670075.985757
[11/26 20:14:35    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:35    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:35    227s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3186.7M, EPOCH TIME: 1732670075.986260
[11/26 20:14:35    227s] Max number of tech site patterns supported in site array is 256.
[11/26 20:14:35    227s] Core basic site is coreSite
[11/26 20:14:35    227s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 20:14:35    227s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 20:14:35    227s] Fast DP-INIT is on for default
[11/26 20:14:35    227s] Atter site array init, number of instance map data is 0.
[11/26 20:14:35    227s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.004, REAL:0.005, MEM:3186.7M, EPOCH TIME: 1732670075.990769
[11/26 20:14:35    227s] 
[11/26 20:14:35    227s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:14:35    227s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:14:35    227s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:3186.7M, EPOCH TIME: 1732670075.993670
[11/26 20:14:35    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:14:35    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:35    227s] [oiPhyDebug] optDemand 279850152960.00, spDemand 273318312960.00.
[11/26 20:14:35    227s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9977
[11/26 20:14:35    227s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[11/26 20:14:35    227s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:47 mem=3186.7M
[11/26 20:14:35    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:3186.7M, EPOCH TIME: 1732670075.997604
[11/26 20:14:35    227s] Processing tracks to init pin-track alignment.
[11/26 20:14:35    227s] z: 1, totalTracks: 1
[11/26 20:14:35    227s] z: 3, totalTracks: 1
[11/26 20:14:35    227s] z: 5, totalTracks: 1
[11/26 20:14:35    227s] z: 7, totalTracks: 1
[11/26 20:14:35    227s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:14:36    227s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3186.7M, EPOCH TIME: 1732670076.001669
[11/26 20:14:36    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:36    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:36    227s] 
[11/26 20:14:36    227s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:14:36    227s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:14:36    227s] OPERPROF:     Starting CMU at level 3, MEM:3186.7M, EPOCH TIME: 1732670076.006365
[11/26 20:14:36    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3186.7M, EPOCH TIME: 1732670076.006746
[11/26 20:14:36    227s] 
[11/26 20:14:36    227s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:14:36    227s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3186.7M, EPOCH TIME: 1732670076.007419
[11/26 20:14:36    227s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3186.7M, EPOCH TIME: 1732670076.007462
[11/26 20:14:36    227s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3186.7M, EPOCH TIME: 1732670076.007577
[11/26 20:14:36    227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3186.7MB).
[11/26 20:14:36    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3186.7M, EPOCH TIME: 1732670076.008751
[11/26 20:14:36    227s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 20:14:36    227s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9977
[11/26 20:14:36    227s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:47 mem=3186.7M
[11/26 20:14:36    227s] ### Creating RouteCongInterface, started
[11/26 20:14:36    227s] 
[11/26 20:14:36    227s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 20:14:36    227s] 
[11/26 20:14:36    227s] #optDebug: {0, 1.000}
[11/26 20:14:36    227s] ### Creating RouteCongInterface, finished
[11/26 20:14:36    227s] *info: 1 clock net excluded
[11/26 20:14:36    227s] *info: 125 no-driver nets excluded.
[11/26 20:14:36    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1053752.1
[11/26 20:14:36    227s] PathGroup :  reg2reg  TargetSlack : 0 
[11/26 20:14:36    227s] ** GigaOpt Optimizer WNS Slack -0.334 TNS Slack -1.000 Density 48.15
[11/26 20:14:36    227s] Optimizer TNS Opt
[11/26 20:14:36    227s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.579| 0.000|
|reg2reg   |-0.334|-1.000|
|HEPG      |-0.334|-1.000|
|All Paths |-0.334|-1.000|
+----------+------+------+

[11/26 20:14:36    227s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3244.8M, EPOCH TIME: 1732670076.261421
[11/26 20:14:36    227s] Found 0 hard placement blockage before merging.
[11/26 20:14:36    227s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3244.8M, EPOCH TIME: 1732670076.261825
[11/26 20:14:36    227s] Active Path Group: reg2reg  
[11/26 20:14:36    227s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[11/26 20:14:36    227s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[11/26 20:14:36    227s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[11/26 20:14:36    227s] |  -0.334|   -0.334|  -1.000|   -1.000|   48.15%|   0:00:00.0| 3244.8M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:37    228s] |  -0.316|   -0.316|  -0.946|   -0.946|   48.16%|   0:00:01.0| 3280.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:37    228s] |  -0.309|   -0.309|  -0.924|   -0.924|   48.16%|   0:00:00.0| 3280.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:37    228s] |  -0.305|   -0.305|  -0.914|   -0.914|   48.16%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:37    228s] |  -0.302|   -0.302|  -0.903|   -0.903|   48.18%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:38    229s] |  -0.298|   -0.298|  -0.893|   -0.893|   48.18%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:38    229s] |  -0.289|   -0.289|  -0.864|   -0.864|   48.18%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:38    229s] |  -0.284|   -0.284|  -0.851|   -0.851|   48.20%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:39    230s] |  -0.281|   -0.281|  -0.839|   -0.839|   48.22%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:39    230s] |  -0.279|   -0.279|  -0.834|   -0.834|   48.22%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:14:39    230s] |  -0.275|   -0.275|  -0.824|   -0.824|   48.22%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:40    231s] |  -0.270|   -0.270|  -0.810|   -0.810|   48.24%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:40    231s] |  -0.267|   -0.267|  -0.799|   -0.799|   48.24%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:40    231s] |  -0.264|   -0.264|  -0.790|   -0.790|   48.25%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:41    232s] |  -0.260|   -0.260|  -0.779|   -0.779|   48.31%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:41    232s] |  -0.257|   -0.257|  -0.770|   -0.770|   48.37%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:41    232s] |  -0.254|   -0.254|  -0.762|   -0.762|   48.41%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:41    233s] |  -0.249|   -0.249|  -0.746|   -0.746|   48.45%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:42    233s] |  -0.246|   -0.246|  -0.738|   -0.738|   48.50%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:42    233s] |  -0.245|   -0.245|  -0.734|   -0.734|   48.50%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:42    233s] |  -0.242|   -0.242|  -0.725|   -0.725|   48.53%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:42    233s] |  -0.240|   -0.240|  -0.720|   -0.720|   48.52%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:43    234s] |  -0.239|   -0.239|  -0.715|   -0.715|   48.53%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:43    234s] |  -0.237|   -0.237|  -0.709|   -0.709|   48.54%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:43    234s] |  -0.235|   -0.235|  -0.706|   -0.706|   48.55%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:43    234s] |  -0.234|   -0.234|  -0.702|   -0.702|   48.56%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:43    234s] |  -0.233|   -0.233|  -0.698|   -0.698|   48.58%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:44    235s] |  -0.232|   -0.232|  -0.694|   -0.694|   48.63%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:44    235s] |  -0.230|   -0.230|  -0.689|   -0.689|   48.63%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:44    235s] |  -0.228|   -0.228|  -0.684|   -0.684|   48.74%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:44    235s] |  -0.227|   -0.227|  -0.680|   -0.680|   48.76%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:44    235s] |  -0.224|   -0.224|  -0.672|   -0.672|   48.78%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:44    235s] |  -0.223|   -0.223|  -0.668|   -0.668|   48.80%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:45    236s] |  -0.222|   -0.222|  -0.664|   -0.664|   48.83%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:45    236s] |  -0.221|   -0.221|  -0.662|   -0.662|   48.88%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:45    236s] |  -0.219|   -0.219|  -0.658|   -0.658|   48.93%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:45    236s] |  -0.218|   -0.218|  -0.654|   -0.654|   49.04%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:46    237s] |  -0.217|   -0.217|  -0.650|   -0.650|   49.06%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:46    237s] |  -0.215|   -0.215|  -0.645|   -0.645|   49.12%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:46    237s] |  -0.215|   -0.215|  -0.644|   -0.644|   49.18%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:46    237s] |  -0.214|   -0.214|  -0.642|   -0.642|   49.20%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:47    238s] |  -0.211|   -0.211|  -0.634|   -0.634|   49.32%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:47    238s] |  -0.210|   -0.210|  -0.630|   -0.630|   49.37%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:47    238s] |  -0.209|   -0.209|  -0.627|   -0.627|   49.46%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:48    239s] |  -0.209|   -0.209|  -0.625|   -0.625|   49.54%|   0:00:01.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:48    239s] |  -0.207|   -0.207|  -0.620|   -0.620|   49.55%|   0:00:00.0| 3288.4M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:48    239s] |  -0.204|   -0.204|  -0.611|   -0.611|   49.56%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:49    240s] |  -0.202|   -0.202|  -0.605|   -0.605|   49.62%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:49    240s] |  -0.201|   -0.201|  -0.601|   -0.601|   49.68%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:50    241s] |  -0.199|   -0.199|  -0.597|   -0.597|   49.69%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:50    241s] |  -0.198|   -0.198|  -0.594|   -0.594|   49.81%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:50    241s] |  -0.197|   -0.197|  -0.590|   -0.590|   49.85%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:51    242s] |  -0.196|   -0.196|  -0.588|   -0.588|   49.92%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:51    242s] |  -0.196|   -0.196|  -0.586|   -0.586|   50.02%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:52    242s] |  -0.195|   -0.195|  -0.585|   -0.585|   50.09%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:52    243s] |  -0.194|   -0.194|  -0.582|   -0.582|   50.17%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:52    243s] |  -0.193|   -0.193|  -0.579|   -0.579|   50.22%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:52    243s] |  -0.193|   -0.193|  -0.579|   -0.579|   50.29%|   0:00:00.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:53    243s] |  -0.193|   -0.193|  -0.579|   -0.579|   50.29%|   0:00:01.0| 3291.5M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:14:53    243s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[11/26 20:14:53    243s] 
[11/26 20:14:53    243s] *** Finish Core Optimize Step (cpu=0:00:16.5 real=0:00:17.0 mem=3291.5M) ***
[11/26 20:14:53    243s] 
[11/26 20:14:53    243s] *** Finished Optimize Step Cumulative (cpu=0:00:16.5 real=0:00:17.0 mem=3291.5M) ***
[11/26 20:14:53    243s] Deleting 0 temporary hard placement blockage(s).
[11/26 20:14:53    243s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.579| 0.000|
|reg2reg   |-0.193|-0.579|
|HEPG      |-0.193|-0.579|
|All Paths |-0.193|-0.579|
+----------+------+------+

[11/26 20:14:53    244s] Placement Snapshot: Density distribution:
[11/26 20:14:53    244s] [1.00 -  +++]: 0 (0.00%)
[11/26 20:14:53    244s] [0.95 - 1.00]: 0 (0.00%)
[11/26 20:14:53    244s] [0.90 - 0.95]: 2 (0.62%)
[11/26 20:14:53    244s] [0.85 - 0.90]: 7 (2.16%)
[11/26 20:14:53    244s] [0.80 - 0.85]: 11 (3.40%)
[11/26 20:14:53    244s] [0.75 - 0.80]: 27 (8.33%)
[11/26 20:14:53    244s] [0.70 - 0.75]: 29 (8.95%)
[11/26 20:14:53    244s] [0.65 - 0.70]: 21 (6.48%)
[11/26 20:14:53    244s] [0.60 - 0.65]: 35 (10.80%)
[11/26 20:14:53    244s] [0.55 - 0.60]: 34 (10.49%)
[11/26 20:14:53    244s] [0.50 - 0.55]: 29 (8.95%)
[11/26 20:14:53    244s] [0.45 - 0.50]: 24 (7.41%)
[11/26 20:14:53    244s] [0.40 - 0.45]: 24 (7.41%)
[11/26 20:14:53    244s] [0.35 - 0.40]: 24 (7.41%)
[11/26 20:14:53    244s] [0.30 - 0.35]: 18 (5.56%)
[11/26 20:14:53    244s] [0.25 - 0.30]: 9 (2.78%)
[11/26 20:14:53    244s] [0.20 - 0.25]: 12 (3.70%)
[11/26 20:14:53    244s] [0.15 - 0.20]: 7 (2.16%)
[11/26 20:14:53    244s] [0.10 - 0.15]: 3 (0.93%)
[11/26 20:14:53    244s] [0.05 - 0.10]: 4 (1.23%)
[11/26 20:14:53    244s] [0.00 - 0.05]: 4 (1.23%)
[11/26 20:14:53    244s] Begin: Area Reclaim Optimization
[11/26 20:14:53    244s] *** AreaOpt #2 [begin] (TnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:04:04.0/0:04:42.6 (0.9), mem = 3291.5M
[11/26 20:14:53    244s] 
[11/26 20:14:53    244s] Active Setup views: default_setup_view 
[11/26 20:14:53    244s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10766
[11/26 20:14:53    244s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3291.5M, EPOCH TIME: 1732670093.105195
[11/26 20:14:53    244s] Found 0 hard placement blockage before merging.
[11/26 20:14:53    244s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3291.5M, EPOCH TIME: 1732670093.105437
[11/26 20:14:53    244s] Reclaim Optimization WNS Slack -0.193  TNS Slack -0.579 Density 50.29
[11/26 20:14:53    244s] +---------+---------+--------+--------+------------+--------+
[11/26 20:14:53    244s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 20:14:53    244s] +---------+---------+--------+--------+------------+--------+
[11/26 20:14:53    244s] |   50.29%|        -|  -0.193|  -0.579|   0:00:00.0| 3291.5M|
[11/26 20:14:53    244s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 20:14:54    244s] |   50.21%|       30|  -0.193|  -0.579|   0:00:01.0| 3291.5M|
[11/26 20:14:57    248s] |   50.05%|      145|  -0.190|  -0.569|   0:00:03.0| 3291.5M|
[11/26 20:14:57    248s] |   50.05%|        0|  -0.190|  -0.569|   0:00:00.0| 3291.5M|
[11/26 20:14:57    248s] #optDebug: <stH: 1.0800 MiSeL: 24.5873>
[11/26 20:14:57    248s] +---------+---------+--------+--------+------------+--------+
[11/26 20:14:57    248s] Reclaim Optimization End WNS Slack -0.190  TNS Slack -0.569 Density 50.05
[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] ** Summary: Restruct = 0 Buffer Deletion = 20 Declone = 10 Resize = 122 **
[11/26 20:14:57    248s] --------------------------------------------------------------
[11/26 20:14:57    248s] |                                   | Total     | Sequential |
[11/26 20:14:57    248s] --------------------------------------------------------------
[11/26 20:14:57    248s] | Num insts resized                 |     122  |       0    |
[11/26 20:14:57    248s] | Num insts undone                  |      23  |       0    |
[11/26 20:14:57    248s] | Num insts Downsized               |     122  |       0    |
[11/26 20:14:57    248s] | Num insts Samesized               |       0  |       0    |
[11/26 20:14:57    248s] | Num insts Upsized                 |       0  |       0    |
[11/26 20:14:57    248s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 20:14:57    248s] --------------------------------------------------------------
[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] Number of times islegalLocAvaiable called = 292 skipped = 0, called in commitmove = 145, skipped in commitmove = 0
[11/26 20:14:57    248s] End: Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
[11/26 20:14:57    248s] Deleting 0 temporary hard placement blockage(s).
[11/26 20:14:57    248s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10736
[11/26 20:14:57    248s] *** AreaOpt #2 [finish] (TnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:04:08.4/0:04:47.0 (0.9), mem = 3291.5M
[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] =============================================================================================
[11/26 20:14:57    248s]  Step TAT Report : AreaOpt #2 / TnsOpt #1 / place_opt_design #1                 23.12-s091_1
[11/26 20:14:57    248s] =============================================================================================
[11/26 20:14:57    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:14:57    248s] ---------------------------------------------------------------------------------------------
[11/26 20:14:57    248s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:14:57    248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:14:57    248s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:14:57    248s] [ OptimizationStep       ]      1   0:00:00.1  (   1.6 % )     0:00:04.3 /  0:00:04.3    1.0
[11/26 20:14:57    248s] [ OptSingleIteration     ]      3   0:00:00.1  (   1.9 % )     0:00:04.3 /  0:00:04.2    1.0
[11/26 20:14:57    248s] [ OptGetWeight           ]    597   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:14:57    248s] [ OptEval                ]    597   0:00:00.9  (  19.7 % )     0:00:00.9 /  0:00:00.8    0.9
[11/26 20:14:57    248s] [ OptCommit              ]    597   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:14:57    248s] [ PostCommitDelayUpdate  ]    610   0:00:00.1  (   1.3 % )     0:00:01.4 /  0:00:01.4    1.1
[11/26 20:14:57    248s] [ IncrDelayCalc          ]    338   0:00:01.3  (  29.7 % )     0:00:01.3 /  0:00:01.3    1.0
[11/26 20:14:57    248s] [ IncrTimingUpdate       ]     89   0:00:01.9  (  43.8 % )     0:00:01.9 /  0:00:01.9    1.0
[11/26 20:14:57    248s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:14:57    248s] ---------------------------------------------------------------------------------------------
[11/26 20:14:57    248s]  AreaOpt #2 TOTAL                   0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.3    1.0
[11/26 20:14:57    248s] ---------------------------------------------------------------------------------------------
[11/26 20:14:57    248s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3291.49M, totSessionCpu=0:04:08).
[11/26 20:14:57    248s] Placement Snapshot: Density distribution:
[11/26 20:14:57    248s] [1.00 -  +++]: 0 (0.00%)
[11/26 20:14:57    248s] [0.95 - 1.00]: 0 (0.00%)
[11/26 20:14:57    248s] [0.90 - 0.95]: 2 (0.62%)
[11/26 20:14:57    248s] [0.85 - 0.90]: 7 (2.16%)
[11/26 20:14:57    248s] [0.80 - 0.85]: 11 (3.40%)
[11/26 20:14:57    248s] [0.75 - 0.80]: 27 (8.33%)
[11/26 20:14:57    248s] [0.70 - 0.75]: 29 (8.95%)
[11/26 20:14:57    248s] [0.65 - 0.70]: 23 (7.10%)
[11/26 20:14:57    248s] [0.60 - 0.65]: 35 (10.80%)
[11/26 20:14:57    248s] [0.55 - 0.60]: 32 (9.88%)
[11/26 20:14:57    248s] [0.50 - 0.55]: 32 (9.88%)
[11/26 20:14:57    248s] [0.45 - 0.50]: 21 (6.48%)
[11/26 20:14:57    248s] [0.40 - 0.45]: 24 (7.41%)
[11/26 20:14:57    248s] [0.35 - 0.40]: 24 (7.41%)
[11/26 20:14:57    248s] [0.30 - 0.35]: 18 (5.56%)
[11/26 20:14:57    248s] [0.25 - 0.30]: 11 (3.40%)
[11/26 20:14:57    248s] [0.20 - 0.25]: 10 (3.09%)
[11/26 20:14:57    248s] [0.15 - 0.20]: 7 (2.16%)
[11/26 20:14:57    248s] [0.10 - 0.15]: 4 (1.23%)
[11/26 20:14:57    248s] [0.05 - 0.10]: 4 (1.23%)
[11/26 20:14:57    248s] [0.00 - 0.05]: 3 (0.93%)
[11/26 20:14:57    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.1053752.1
[11/26 20:14:57    248s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3307.5M, EPOCH TIME: 1732670097.541817
[11/26 20:14:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10736).
[11/26 20:14:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:57    248s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:3307.5M, EPOCH TIME: 1732670097.560000
[11/26 20:14:57    248s] *** Finished re-routing un-routed nets (3307.5M) ***
[11/26 20:14:57    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:3307.5M, EPOCH TIME: 1732670097.603270
[11/26 20:14:57    248s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3307.5M, EPOCH TIME: 1732670097.607665
[11/26 20:14:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:14:57    248s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:14:57    248s] OPERPROF:     Starting CMU at level 3, MEM:3307.5M, EPOCH TIME: 1732670097.612630
[11/26 20:14:57    248s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3307.5M, EPOCH TIME: 1732670097.613080
[11/26 20:14:57    248s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3307.5M, EPOCH TIME: 1732670097.613826
[11/26 20:14:57    248s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3307.5M, EPOCH TIME: 1732670097.613874
[11/26 20:14:57    248s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3307.5M, EPOCH TIME: 1732670097.613977
[11/26 20:14:57    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3307.5M, EPOCH TIME: 1732670097.615343
[11/26 20:14:57    248s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3307.5M) ***
[11/26 20:14:57    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.1053752.1
[11/26 20:14:57    248s] ** GigaOpt Optimizer WNS Slack -0.190 TNS Slack -0.569 Density 50.05
[11/26 20:14:57    248s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.579| 0.000|
|reg2reg   |-0.190|-0.569|
|HEPG      |-0.190|-0.569|
|All Paths |-0.190|-0.569|
+----------+------+------+

[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] *** Finish pre-CTS Setup Fixing (cpu=0:00:21.5 real=0:00:21.0 mem=3307.5M) ***
[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.1053752.1
[11/26 20:14:57    248s] Total-nets :: 12302, Stn-nets :: 1304, ratio :: 10.5999 %, Total-len 195230, Stn-len 12479.9
[11/26 20:14:57    248s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10736
[11/26 20:14:57    248s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3299.5M, EPOCH TIME: 1732670097.798095
[11/26 20:14:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:14:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:57    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:57    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:57    248s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.017, REAL:0.018, MEM:3211.5M, EPOCH TIME: 1732670097.815851
[11/26 20:14:57    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1053752.6
[11/26 20:14:57    248s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:22.0/0:00:22.2 (1.0), totSession cpu/real = 0:04:08.7/0:04:47.3 (0.9), mem = 3211.5M
[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] =============================================================================================
[11/26 20:14:57    248s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              23.12-s091_1
[11/26 20:14:57    248s] =============================================================================================
[11/26 20:14:57    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 20:14:57    248s] ---------------------------------------------------------------------------------------------
[11/26 20:14:57    248s] [ AreaOpt                ]      1   0:00:04.4  (  19.7 % )     0:00:04.4 /  0:00:04.3    1.0
[11/26 20:14:57    248s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:14:57    248s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 20:14:57    248s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:14:57    248s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 20:14:57    248s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 20:14:57    248s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 20:14:57    248s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:14:57    248s] [ TransformInit          ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 20:14:57    248s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:16.6 /  0:00:16.5    1.0
[11/26 20:14:57    248s] [ OptSingleIteration     ]     61   0:00:00.1  (   0.5 % )     0:00:16.5 /  0:00:16.5    1.0
[11/26 20:14:57    248s] [ OptGetWeight           ]     61   0:00:00.9  (   4.2 % )     0:00:00.9 /  0:00:00.9    1.0
[11/26 20:14:57    248s] [ OptEval                ]     61   0:00:08.0  (  36.2 % )     0:00:08.0 /  0:00:08.0    1.0
[11/26 20:14:57    248s] [ OptCommit              ]     61   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[11/26 20:14:57    248s] [ PostCommitDelayUpdate  ]     61   0:00:00.1  (   0.3 % )     0:00:02.1 /  0:00:02.1    1.0
[11/26 20:14:57    248s] [ IncrDelayCalc          ]    463   0:00:02.0  (   9.2 % )     0:00:02.0 /  0:00:02.0    1.0
[11/26 20:14:57    248s] [ SetupOptGetWorkingSet  ]    130   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.1
[11/26 20:14:57    248s] [ SetupOptGetActiveNode  ]    130   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:14:57    248s] [ SetupOptSlackGraph     ]     61   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.4    1.0
[11/26 20:14:57    248s] [ TnsPass                ]      1   0:00:00.4  (   1.7 % )     0:00:21.5 /  0:00:21.3    1.0
[11/26 20:14:57    248s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 20:14:57    248s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 20:14:57    248s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 20:14:57    248s] [ IncrTimingUpdate       ]     66   0:00:04.2  (  18.7 % )     0:00:04.2 /  0:00:04.1    1.0
[11/26 20:14:57    248s] [ MISC                   ]          0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 20:14:57    248s] ---------------------------------------------------------------------------------------------
[11/26 20:14:57    248s]  TnsOpt #1 TOTAL                    0:00:22.2  ( 100.0 % )     0:00:22.2 /  0:00:22.0    1.0
[11/26 20:14:57    248s] ---------------------------------------------------------------------------------------------
[11/26 20:14:57    248s] Begin: Collecting metrics
[11/26 20:14:57    248s] 
	GigaOpt Setup Optimization summary:
[11/26 20:14:57    248s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.334 |   -0.334 |        -1 |       -1 |       48.15 | 0:00:01  |        3245 |
	| tns_pass_0       |    -0.193 |   -0.193 |        -1 |       -1 |       50.29 | 0:00:17  |        3291 |
	| reclaim_area_0   |    -0.190 |   -0.190 |        -1 |       -1 |       50.05 | 0:00:04  |        3291 |
	| legalization_0   |    -0.190 |   -0.190 |        -1 |       -1 |       50.05 | 0:00:00  |        3308 |
	| end_setup_fixing |    -0.190 |   -0.190 |        -1 |       -1 |       50.05 | 0:00:00  |        3308 |
	 ------------------------------------------------------------------------------------------------------- 
[11/26 20:14:57    248s] 
[11/26 20:14:57    248s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.307 |           |       -4 |       44.89 |            |              | 0:00:03  |        3133 |    3 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3137 |      |     |
| drv_fixing              |    -1.307 |   -1.307 |        -4 |       -4 |       45.42 |            |              | 0:00:01  |        3157 |      |     |
| drv_fixing_2            |    -1.302 |   -1.302 |        -4 |       -4 |       45.45 |            |              | 0:00:01  |        3157 |    0 |   0 |
| global_opt              |           |   -0.337 |           |       -1 |       48.76 |            |              | 0:00:39  |        3185 |      |     |
| area_reclaiming         |    -0.328 |   -0.328 |        -1 |       -1 |       48.15 |            |              | 0:00:08  |        3187 |      |     |
| incremental_replacement |    -0.334 |   -0.334 |           |       -1 |             |       8.22 |        88.44 | 0:00:36  |        3196 |      |     |
| tns_fixing              |    -0.190 |   -0.190 |        -1 |       -1 |       50.05 |            |              | 0:00:22  |        3308 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/26 20:14:57    248s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2679.4M, current mem=2653.3M)

[11/26 20:14:57    248s] End: Collecting metrics
[11/26 20:14:57    248s] End: GigaOpt Optimization in TNS mode
[11/26 20:14:57    248s] *** Timing NOT met, worst failing slack is -0.190
[11/26 20:14:57    248s] *** Check timing (0:00:00.0)
[11/26 20:14:57    248s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 20:14:57    248s] Deleting Lib Analyzer.
[11/26 20:14:57    248s] Begin: GigaOpt Optimization in WNS mode
[11/26 20:14:57    248s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/26 20:14:58    248s] Info: 1 clock net  excluded from IPO operation.
[11/26 20:14:58    248s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:08.9/0:04:47.5 (0.9), mem = 3211.5M
[11/26 20:14:58    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1053752.7
[11/26 20:14:58    248s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 20:14:58    248s] 
[11/26 20:14:58    248s] Creating Lib Analyzer ...
[11/26 20:14:58    248s] Total number of usable buffers from Lib Analyzer: 11 ( HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx24_ASAP7_75t_R)
[11/26 20:14:58    248s] Total number of usable inverters from Lib Analyzer: 9 ( INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R)
[11/26 20:14:58    248s] Total number of usable delay cells from Lib Analyzer: 2 ( HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R)
[11/26 20:14:58    248s] 
[11/26 20:14:58    248s] {RT RC_corner_25 0 2 3  0}
[11/26 20:14:58    249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=3213.5M
[11/26 20:14:58    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=3213.5M
[11/26 20:14:58    249s] Creating Lib Analyzer, finished. 
[11/26 20:14:58    249s] 
[11/26 20:14:58    249s] Active Setup views: default_setup_view 
[11/26 20:14:58    249s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3213.5M, EPOCH TIME: 1732670098.345448
[11/26 20:14:58    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:58    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:58    249s] 
[11/26 20:14:58    249s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:14:58    249s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:14:58    249s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.006, MEM:3213.5M, EPOCH TIME: 1732670098.351011
[11/26 20:14:58    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:875).
[11/26 20:14:58    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:58    249s] [oiPhyDebug] optDemand 290603427840.00, spDemand 284071587840.00.
[11/26 20:14:58    249s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10736
[11/26 20:14:58    249s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[11/26 20:14:58    249s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:09 mem=3213.5M
[11/26 20:14:58    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:3213.5M, EPOCH TIME: 1732670098.354783
[11/26 20:14:58    249s] Processing tracks to init pin-track alignment.
[11/26 20:14:58    249s] z: 1, totalTracks: 1
[11/26 20:14:58    249s] z: 3, totalTracks: 1
[11/26 20:14:58    249s] z: 5, totalTracks: 1
[11/26 20:14:58    249s] z: 7, totalTracks: 1
[11/26 20:14:58    249s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 20:14:58    249s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3213.5M, EPOCH TIME: 1732670098.359222
[11/26 20:14:58    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:58    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 20:14:58    249s] 
[11/26 20:14:58    249s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/26 20:14:58    249s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/26 20:14:58    249s] OPERPROF:     Starting CMU at level 3, MEM:3213.5M, EPOCH TIME: 1732670098.363885
[11/26 20:14:58    249s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:3213.5M, EPOCH TIME: 1732670098.364299
[11/26 20:14:58    249s] 
[11/26 20:14:58    249s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 20:14:58    249s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.006, MEM:3213.5M, EPOCH TIME: 1732670098.365082
[11/26 20:14:58    249s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3213.5M, EPOCH TIME: 1732670098.365128
[11/26 20:14:58    249s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3213.5M, EPOCH TIME: 1732670098.365241
[11/26 20:14:58    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3213.5MB).
[11/26 20:14:58    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.012, MEM:3213.5M, EPOCH TIME: 1732670098.366507
[11/26 20:14:58    249s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 20:14:58    249s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10736
[11/26 20:14:58    249s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=3213.5M
[11/26 20:14:58    249s] ### Creating RouteCongInterface, started
[11/26 20:14:58    249s] 
[11/26 20:14:58    249s] #optDebug:  {2, 1.000, 0.9500} {3, 0.500, 0.9500} 
[11/26 20:14:58    249s] 
[11/26 20:14:58    249s] #optDebug: {0, 1.000}
[11/26 20:14:58    249s] ### Creating RouteCongInterface, finished
[11/26 20:14:58    249s] *info: 1 clock net excluded
[11/26 20:14:58    249s] *info: 125 no-driver nets excluded.
[11/26 20:14:58    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.1053752.2
[11/26 20:14:58    249s] PathGroup :  reg2reg  TargetSlack : 0.0043 
[11/26 20:14:58    249s] ** GigaOpt Optimizer WNS Slack -0.190 TNS Slack -0.569 Density 50.05
[11/26 20:14:58    249s] Optimizer WNS Pass 0
[11/26 20:14:58    249s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.579| 0.000|
|reg2reg   |-0.190|-0.569|
|HEPG      |-0.190|-0.569|
|All Paths |-0.190|-0.569|
+----------+------+------+

[11/26 20:14:58    249s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3271.7M, EPOCH TIME: 1732670098.622717
[11/26 20:14:58    249s] Found 0 hard placement blockage before merging.
[11/26 20:14:58    249s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3271.7M, EPOCH TIME: 1732670098.623184
[11/26 20:14:58    249s] Active Path Group: reg2reg  
[11/26 20:15:05    249s] Info: initial physical memory for 2 CRR processes is 852.82MB.
[11/26 20:15:05    249s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[11/26 20:15:05    249s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|        End Point         |
[11/26 20:15:05    249s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+--------------------------+
[11/26 20:15:05    249s] |  -0.190|   -0.190|  -0.569|   -0.569|   50.05%|   0:00:00.0| 3271.7M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:10    255s] |  -0.175|   -0.175|  -0.526|   -0.526|   50.28%|   0:00:05.0| 3295.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:11    255s] |  -0.174|   -0.174|  -0.521|   -0.521|   50.33%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:11    256s] |  -0.172|   -0.172|  -0.515|   -0.515|   50.40%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:12    256s] |  -0.172|   -0.172|  -0.514|   -0.514|   50.46%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:18    262s] |  -0.170|   -0.170|  -0.508|   -0.508|   51.20%|   0:00:06.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:19    262s] |  -0.166|   -0.166|  -0.496|   -0.496|   51.23%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:19    263s] |  -0.162|   -0.162|  -0.485|   -0.485|   51.24%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:19    263s] |  -0.159|   -0.159|  -0.475|   -0.475|   51.28%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:19    263s] |  -0.158|   -0.158|  -0.473|   -0.473|   51.33%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:20    264s] |  -0.155|   -0.155|  -0.463|   -0.463|   51.35%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:20    264s] |  -0.154|   -0.154|  -0.461|   -0.461|   51.36%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:20    264s] |  -0.152|   -0.152|  -0.455|   -0.455|   51.38%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:21    265s] |  -0.151|   -0.151|  -0.452|   -0.452|   51.43%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:21    265s] |  -0.149|   -0.149|  -0.448|   -0.448|   51.48%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:22    266s] |  -0.149|   -0.149|  -0.446|   -0.446|   51.53%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:22    266s] |  -0.148|   -0.148|  -0.443|   -0.443|   51.54%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:23    266s] |  -0.146|   -0.146|  -0.436|   -0.436|   51.55%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:23    267s] |  -0.143|   -0.143|  -0.428|   -0.428|   51.66%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:24    268s] |  -0.141|   -0.141|  -0.422|   -0.422|   51.76%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:25    268s] |  -0.140|   -0.140|  -0.420|   -0.420|   51.81%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:25    268s] |  -0.138|   -0.138|  -0.413|   -0.413|   51.83%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:26    269s] |  -0.138|   -0.138|  -0.412|   -0.412|   51.95%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:26    270s] |  -0.138|   -0.138|  -0.412|   -0.412|   52.00%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:26    270s] |  -0.135|   -0.135|  -0.403|   -0.403|   52.01%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:28    271s] |  -0.133|   -0.133|  -0.397|   -0.397|   52.14%|   0:00:02.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:28    272s] |  -0.131|   -0.131|  -0.391|   -0.391|   52.27%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:29    273s] |  -0.130|   -0.130|  -0.391|   -0.391|   52.33%|   0:00:01.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:29    273s] |  -0.130|   -0.130|  -0.388|   -0.388|   52.35%|   0:00:00.0| 3298.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:31    275s] |  -0.127|   -0.127|  -0.380|   -0.380|   52.44%|   0:00:02.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:32    276s] |  -0.124|   -0.124|  -0.371|   -0.371|   52.47%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:32    276s] |  -0.121|   -0.121|  -0.364|   -0.364|   52.55%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:33    277s] |  -0.120|   -0.120|  -0.359|   -0.359|   52.60%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:33    278s] |  -0.117|   -0.117|  -0.350|   -0.350|   52.64%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:34    278s] |  -0.116|   -0.116|  -0.347|   -0.347|   52.71%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:34    278s] |  -0.112|   -0.112|  -0.334|   -0.334|   52.77%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:35    279s] |  -0.110|   -0.110|  -0.331|   -0.331|   52.86%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:36    280s] |  -0.106|   -0.106|  -0.317|   -0.317|   52.96%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:36    280s] |  -0.103|   -0.103|  -0.309|   -0.309|   53.06%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:37    281s] |  -0.102|   -0.102|  -0.306|   -0.306|   53.21%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:38    282s] |  -0.101|   -0.101|  -0.301|   -0.301|   53.39%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:15:38    282s] |  -0.100|   -0.100|  -0.300|   -0.300|   53.51%|   0:00:00.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:15:39    283s] |  -0.100|   -0.100|  -0.300|   -0.300|   53.56%|   0:00:01.0| 3299.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:39    283s] |  -0.098|   -0.098|  -0.294|   -0.294|   53.58%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:40    284s] |  -0.097|   -0.097|  -0.291|   -0.291|   53.68%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:41    285s] |  -0.097|   -0.097|  -0.290|   -0.290|   53.77%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:42    286s] |  -0.092|   -0.092|  -0.274|   -0.274|   53.87%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:43    287s] |  -0.088|   -0.088|  -0.265|   -0.265|   53.87%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:43    287s] |  -0.086|   -0.086|  -0.259|   -0.259|   53.96%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:43    287s] |  -0.086|   -0.086|  -0.257|   -0.257|   53.98%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:44    288s] |  -0.085|   -0.085|  -0.256|   -0.256|   54.02%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:44    288s] |  -0.084|   -0.084|  -0.250|   -0.250|   54.05%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:45    289s] |  -0.083|   -0.083|  -0.248|   -0.248|   54.07%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:45    289s] |  -0.081|   -0.081|  -0.242|   -0.242|   54.19%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:46    290s] |  -0.079|   -0.079|  -0.236|   -0.236|   54.25%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:15:52    295s] |  -0.078|   -0.078|  -0.234|   -0.234|   54.31%|   0:00:06.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:52    296s] |  -0.077|   -0.077|  -0.230|   -0.230|   54.37%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:53    297s] |  -0.076|   -0.076|  -0.227|   -0.227|   54.42%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:54    297s] |  -0.074|   -0.074|  -0.222|   -0.222|   54.49%|   0:00:01.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:15:54    298s] |  -0.073|   -0.073|  -0.218|   -0.218|   54.53%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:15:56    300s] |  -0.071|   -0.071|  -0.213|   -0.213|   54.57%|   0:00:02.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_0_/D    |
[11/26 20:15:56    301s] |  -0.069|   -0.069|  -0.207|   -0.207|   54.63%|   0:00:00.0| 3300.3M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:16:27    330s] |  -0.068|   -0.068|  -0.203|   -0.203|   55.93%|   0:00:31.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:16:34    338s] |  -0.065|   -0.065|  -0.196|   -0.196|   55.94%|   0:00:07.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:16:48    351s] |  -0.064|   -0.064|  -0.192|   -0.192|   56.17%|   0:00:14.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:16:51    354s] |  -0.061|   -0.061|  -0.183|   -0.183|   56.26%|   0:00:03.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:16:52    356s] |  -0.061|   -0.061|  -0.182|   -0.182|   56.30%|   0:00:01.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:01    364s] |  -0.059|   -0.059|  -0.177|   -0.177|   56.38%|   0:00:09.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:04    368s] |  -0.058|   -0.058|  -0.173|   -0.173|   56.52%|   0:00:03.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:06    369s] |  -0.057|   -0.057|  -0.170|   -0.170|   56.57%|   0:00:02.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:06    369s] |  -0.054|   -0.054|  -0.163|   -0.163|   56.64%|   0:00:00.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:12    376s] |  -0.053|   -0.053|  -0.159|   -0.159|   56.88%|   0:00:06.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:15    378s] |  -0.052|   -0.052|  -0.155|   -0.155|   57.09%|   0:00:03.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:19    382s] |  -0.051|   -0.051|  -0.153|   -0.153|   57.29%|   0:00:04.0| 3305.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:30    393s] |  -0.051|   -0.051|  -0.152|   -0.152|   57.35%|   0:00:11.0| 3306.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:32    395s] |  -0.049|   -0.049|  -0.146|   -0.146|   57.49%|   0:00:02.0| 3306.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:36    398s] |  -0.047|   -0.047|  -0.141|   -0.141|   57.66%|   0:00:04.0| 3306.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:48    411s] |  -0.047|   -0.047|  -0.140|   -0.140|   57.81%|   0:00:12.0| 3307.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:52    414s] |  -0.046|   -0.046|  -0.137|   -0.137|   57.92%|   0:00:04.0| 3307.6M|default_setup_view|  reg2reg| addr_2nd_reg_reg_2_/D    |
[11/26 20:17:54    414s] **INFO (INTERRUPT): The current command will stop at next legal exit point.
[11/26 20:17:54    414s] **INFO (INTERRUPT): The current script will stop before next command.
[11/26 20:17:54    414s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[11/26 20:17:57    415s] Innovus terminated by user interrupt.
[11/26 20:17:57    415s] 
[11/26 20:17:57    415s] *** Memory Usage v#1 (Current mem = 3304.582M, initial mem = 836.516M) ***
[11/26 20:17:57    415s] 
[11/26 20:17:57    415s] *** Summary of all messages that are not suppressed in this session:
[11/26 20:17:57    415s] Severity  ID               Count  Summary                                  
[11/26 20:17:57    415s] WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
[11/26 20:17:57    415s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/26 20:17:57    415s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[11/26 20:17:57    415s] WARNING   IMPPTN-867           5  Found use of %s. This will continue to w...
[11/26 20:17:57    415s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[11/26 20:17:57    415s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[11/26 20:17:57    415s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/26 20:17:57    415s] WARNING   IMPPP-610         2112  The power planner failed to find a match...
[11/26 20:17:57    415s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[11/26 20:17:57    415s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/26 20:17:57    415s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/26 20:17:57    415s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/26 20:17:57    415s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[11/26 20:17:57    415s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[11/26 20:17:57    415s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[11/26 20:17:57    415s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[11/26 20:17:57    415s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[11/26 20:17:57    415s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[11/26 20:17:57    415s] WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
[11/26 20:17:57    415s] WARNING   NRDB-2012            6  The ENCLOSURE statement in layer %s has ...
[11/26 20:17:57    415s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[11/26 20:17:57    415s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[11/26 20:17:57    415s] WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
[11/26 20:17:57    415s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[11/26 20:17:57    415s] WARNING   IMPPSP-1321         56  Removed %d out of boundary tracks from l...
[11/26 20:17:57    415s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[11/26 20:17:57    415s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/26 20:17:57    415s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/26 20:17:57    415s] WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
[11/26 20:17:57    415s] *** Message Summary: 2431 warning(s), 1 error(s)
[11/26 20:17:57    415s] 
[11/26 20:17:57    415s] --- Ending "Innovus" (totcpu=0:06:55, real=0:07:49, mem=3304.6M) ---
