# Opto_ML_Solution
Single-stage SystemVerilog pipeline register implementing a standard valid/ready handshake with correct backpressure handling and no data loss.
