// Seed: 312024835
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5
);
  wire  id_7;
  wire  id_8;
  logic id_9;
endmodule
module module_1 #(
    parameter id_1  = 32'd91,
    parameter id_19 = 32'd76,
    parameter id_25 = 32'd98,
    parameter id_26 = 32'd15
) (
    input wire id_0,
    input supply1 _id_1[-1 : id_25  ==  id_26],
    output supply0 id_2,
    output supply1 id_3,
    output tri1 id_4[id_19 : id_1]
    , id_41,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    input wand id_9,
    output wor id_10,
    input tri0 id_11,
    input supply0 id_12,
    output uwire id_13,
    input wor id_14,
    output uwire id_15,
    input wire id_16,
    output wand id_17,
    input supply1 id_18,
    output wand _id_19,
    input tri id_20,
    input uwire id_21,
    output supply1 id_22,
    input uwire id_23,
    input wand id_24,
    output tri1 _id_25,
    input tri1 _id_26,
    input supply0 id_27,
    input uwire id_28,
    input wand id_29,
    input tri1 id_30,
    input tri1 id_31,
    output wor id_32,
    output wor id_33,
    output uwire id_34,
    input tri0 id_35,
    input supply0 id_36,
    output tri1 id_37,
    input uwire id_38,
    input wor id_39
);
  always $signed(11);
  ;
  module_0 modCall_1 (
      id_8,
      id_38,
      id_28,
      id_30,
      id_38,
      id_14
  );
  assign modCall_1.id_0 = 0;
endmodule
