[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IndexedSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 148
LIB: work
FILE: ${SURELOG_DIR}/tests/IndexedSelect/dut.sv
n<> u<147> t<Top_level_rule> c<1> l<1:1> el<17:10>
  n<> u<1> t<Null_rule> p<147> s<146> l<1:1>
  n<> u<146> t<Source_text> p<147> c<145> l<1:1> el<17:10>
    n<> u<145> t<Description> p<146> c<144> l<1:1> el<17:10>
      n<> u<144> t<Module_declaration> p<145> c<5> l<1:1> el<17:10>
        n<> u<5> t<Module_ansi_header> p<144> c<2> s<21> l<1:1> el<1:13>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<test> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:12> el<1:12>
        n<> u<21> t<Non_port_module_item> p<144> c<20> s<45> l<3:1> el<3:17>
          n<> u<20> t<Module_or_generate_item> p<21> c<19> l<3:1> el<3:17>
            n<> u<19> t<Module_common_item> p<20> c<18> l<3:1> el<3:17>
              n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<3:1> el<3:17>
                n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<3:1> el<3:17>
                  n<> u<16> t<Parameter_declaration> p<17> c<6> l<3:1> el<3:16>
                    n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<3:11> el<3:11>
                    n<> u<15> t<Param_assignment_list> p<16> c<14> l<3:11> el<3:16>
                      n<> u<14> t<Param_assignment> p<15> c<7> l<3:11> el<3:16>
                        n<FOO> u<7> t<STRING_CONST> p<14> s<13> l<3:11> el<3:14>
                        n<> u<13> t<Constant_param_expression> p<14> c<12> l<3:15> el<3:16>
                          n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<3:15> el<3:16>
                            n<> u<11> t<Constant_expression> p<12> c<10> l<3:15> el<3:16>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<3:15> el<3:16>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<3:15> el<3:16>
                                  n<3> u<8> t<INT_CONST> p<9> l<3:15> el<3:16>
        n<> u<45> t<Non_port_module_item> p<144> c<44> s<73> l<4:1> el<4:33>
          n<> u<44> t<Module_or_generate_item> p<45> c<43> l<4:1> el<4:33>
            n<> u<43> t<Module_common_item> p<44> c<42> l<4:1> el<4:33>
              n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<4:1> el<4:33>
                n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<4:1> el<4:33>
                  n<> u<40> t<Parameter_declaration> p<41> c<22> l<4:1> el<4:32>
                    n<> u<22> t<Data_type_or_implicit> p<40> s<39> l<4:11> el<4:11>
                    n<> u<39> t<Param_assignment_list> p<40> c<38> l<4:11> el<4:32>
                      n<> u<38> t<Param_assignment> p<39> c<23> l<4:11> el<4:32>
                        n<FOO_REPL> u<23> t<STRING_CONST> p<38> s<37> l<4:11> el<4:19>
                        n<> u<37> t<Constant_param_expression> p<38> c<36> l<4:20> el<4:32>
                          n<> u<36> t<Constant_mintypmax_expression> p<37> c<35> l<4:20> el<4:32>
                            n<> u<35> t<Constant_expression> p<36> c<34> l<4:20> el<4:32>
                              n<> u<34> t<Constant_primary> p<35> c<33> l<4:20> el<4:32>
                                n<> u<33> t<Constant_multiple_concatenation> p<34> c<27> l<4:20> el<4:32>
                                  n<> u<27> t<Constant_expression> p<33> c<26> s<32> l<4:21> el<4:24>
                                    n<> u<26> t<Constant_primary> p<27> c<25> l<4:21> el<4:24>
                                      n<> u<25> t<Primary_literal> p<26> c<24> l<4:21> el<4:24>
                                        n<FOO> u<24> t<STRING_CONST> p<25> l<4:21> el<4:24>
                                  n<> u<32> t<Constant_concatenation> p<33> c<31> l<4:24> el<4:31>
                                    n<> u<31> t<Constant_expression> p<32> c<30> l<4:25> el<4:30>
                                      n<> u<30> t<Constant_primary> p<31> c<29> l<4:25> el<4:30>
                                        n<> u<29> t<Primary_literal> p<30> c<28> l<4:25> el<4:30>
                                          n<32'd4> u<28> t<INT_CONST> p<29> l<4:25> el<4:30>
        n<> u<73> t<Non_port_module_item> p<144> c<72> s<142> l<6:1> el<6:35>
          n<> u<72> t<Module_or_generate_item> p<73> c<71> l<6:1> el<6:35>
            n<> u<71> t<Module_common_item> p<72> c<70> l<6:1> el<6:35>
              n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<6:1> el<6:35>
                n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<6:1> el<6:35>
                  n<> u<68> t<Parameter_declaration> p<69> c<46> l<6:1> el<6:34>
                    n<> u<46> t<Data_type_or_implicit> p<68> s<67> l<6:11> el<6:11>
                    n<> u<67> t<Param_assignment_list> p<68> c<66> l<6:11> el<6:34>
                      n<> u<66> t<Param_assignment> p<67> c<47> l<6:11> el<6:34>
                        n<DEBUG> u<47> t<STRING_CONST> p<66> s<65> l<6:11> el<6:16>
                        n<> u<65> t<Constant_param_expression> p<66> c<64> l<6:19> el<6:34>
                          n<> u<64> t<Constant_mintypmax_expression> p<65> c<63> l<6:19> el<6:34>
                            n<> u<63> t<Constant_expression> p<64> c<62> l<6:19> el<6:34>
                              n<> u<62> t<Constant_primary> p<63> c<48> l<6:19> el<6:34>
                                n<FOO_REPL> u<48> t<STRING_CONST> p<62> s<61> l<6:19> el<6:27>
                                n<> u<61> t<Constant_select> p<62> c<49> l<6:27> el<6:34>
                                  n<> u<49> t<Constant_bit_select> p<61> s<60> l<6:27> el<6:27>
                                  n<> u<60> t<Constant_part_select_range> p<61> c<59> l<6:28> el<6:33>
                                    n<> u<59> t<Constant_indexed_range> p<60> c<53> l<6:28> el<6:33>
                                      n<> u<53> t<Constant_expression> p<59> c<52> s<54> l<6:28> el<6:29>
                                        n<> u<52> t<Constant_primary> p<53> c<51> l<6:28> el<6:29>
                                          n<> u<51> t<Primary_literal> p<52> c<50> l<6:28> el<6:29>
                                            n<0> u<50> t<INT_CONST> p<51> l<6:28> el<6:29>
                                      n<> u<54> t<IncPartSelectOp> p<59> s<58> l<6:29> el<6:31>
                                      n<> u<58> t<Constant_expression> p<59> c<57> l<6:31> el<6:33>
                                        n<> u<57> t<Constant_primary> p<58> c<56> l<6:31> el<6:33>
                                          n<> u<56> t<Primary_literal> p<57> c<55> l<6:31> el<6:33>
                                            n<32> u<55> t<INT_CONST> p<56> l<6:31> el<6:33>
        n<> u<142> t<Non_port_module_item> p<144> c<141> s<143> l<9:1> el<14:12>
          n<> u<141> t<Generate_region> p<142> c<80> l<9:1> el<14:12>
            n<> u<80> t<Generate_item> p<141> c<79> s<139> l<10:5> el<10:14>
              n<> u<79> t<Module_or_generate_item> p<80> c<78> l<10:5> el<10:14>
                n<> u<78> t<Module_common_item> p<79> c<77> l<10:5> el<10:14>
                  n<> u<77> t<Module_or_generate_item_declaration> p<78> c<76> l<10:5> el<10:14>
                    n<> u<76> t<Genvar_declaration> p<77> c<75> l<10:5> el<10:14>
                      n<> u<75> t<Identifier_list> p<76> c<74> l<10:12> el<10:13>
                        n<i> u<74> t<STRING_CONST> p<75> l<10:12> el<10:13>
            n<> u<139> t<Generate_item> p<141> c<138> s<140> l<11:5> el<13:8>
              n<> u<138> t<Module_or_generate_item> p<139> c<137> l<11:5> el<13:8>
                n<> u<137> t<Module_common_item> p<138> c<136> l<11:5> el<13:8>
                  n<> u<136> t<Loop_generate_construct> p<137> c<86> l<11:5> el<13:8>
                    n<> u<86> t<Genvar_initialization> p<136> c<81> s<108> l<11:10> el<11:15>
                      n<i> u<81> t<STRING_CONST> p<86> s<85> l<11:10> el<11:11>
                      n<> u<85> t<Constant_expression> p<86> c<84> l<11:14> el<11:15>
                        n<> u<84> t<Constant_primary> p<85> c<83> l<11:14> el<11:15>
                          n<> u<83> t<Primary_literal> p<84> c<82> l<11:14> el<11:15>
                            n<0> u<82> t<INT_CONST> p<83> l<11:14> el<11:15>
                    n<> u<108> t<Constant_expression> p<136> c<90> s<121> l<11:17> el<11:36>
                      n<> u<90> t<Constant_expression> p<108> c<89> s<107> l<11:17> el<11:18>
                        n<> u<89> t<Constant_primary> p<90> c<88> l<11:17> el<11:18>
                          n<> u<88> t<Primary_literal> p<89> c<87> l<11:17> el<11:18>
                            n<i> u<87> t<STRING_CONST> p<88> l<11:17> el<11:18>
                      n<> u<107> t<BinOp_Less> p<108> s<106> l<11:19> el<11:20>
                      n<> u<106> t<Constant_expression> p<108> c<105> l<11:21> el<11:36>
                        n<> u<105> t<Constant_primary> p<106> c<91> l<11:21> el<11:36>
                          n<FOO_REPL> u<91> t<STRING_CONST> p<105> s<104> l<11:21> el<11:29>
                          n<> u<104> t<Constant_select> p<105> c<92> l<11:29> el<11:36>
                            n<> u<92> t<Constant_bit_select> p<104> s<103> l<11:29> el<11:29>
                            n<> u<103> t<Constant_part_select_range> p<104> c<102> l<11:30> el<11:35>
                              n<> u<102> t<Constant_indexed_range> p<103> c<96> l<11:30> el<11:35>
                                n<> u<96> t<Constant_expression> p<102> c<95> s<97> l<11:30> el<11:31>
                                  n<> u<95> t<Constant_primary> p<96> c<94> l<11:30> el<11:31>
                                    n<> u<94> t<Primary_literal> p<95> c<93> l<11:30> el<11:31>
                                      n<0> u<93> t<INT_CONST> p<94> l<11:30> el<11:31>
                                n<> u<97> t<IncPartSelectOp> p<102> s<101> l<11:31> el<11:33>
                                n<> u<101> t<Constant_expression> p<102> c<100> l<11:33> el<11:35>
                                  n<> u<100> t<Constant_primary> p<101> c<99> l<11:33> el<11:35>
                                    n<> u<99> t<Primary_literal> p<100> c<98> l<11:33> el<11:35>
                                      n<32> u<98> t<INT_CONST> p<99> l<11:33> el<11:35>
                    n<> u<121> t<Genvar_iteration> p<136> c<109> s<135> l<11:38> el<11:43>
                      n<i> u<109> t<STRING_CONST> p<121> s<110> l<11:38> el<11:39>
                      n<> u<110> t<AssignOp_Assign> p<121> s<120> l<11:39> el<11:40>
                      n<> u<120> t<Constant_expression> p<121> c<114> l<11:40> el<11:43>
                        n<> u<114> t<Constant_expression> p<120> c<113> s<119> l<11:40> el<11:41>
                          n<> u<113> t<Constant_primary> p<114> c<112> l<11:40> el<11:41>
                            n<> u<112> t<Primary_literal> p<113> c<111> l<11:40> el<11:41>
                              n<i> u<111> t<STRING_CONST> p<112> l<11:40> el<11:41>
                        n<> u<119> t<BinOp_Plus> p<120> s<118> l<11:41> el<11:42>
                        n<> u<118> t<Constant_expression> p<120> c<117> l<11:42> el<11:43>
                          n<> u<117> t<Constant_primary> p<118> c<116> l<11:42> el<11:43>
                            n<> u<116> t<Primary_literal> p<117> c<115> l<11:42> el<11:43>
                              n<1> u<115> t<INT_CONST> p<116> l<11:42> el<11:43>
                    n<> u<135> t<Generate_item> p<136> c<134> l<11:45> el<13:8>
                      n<> u<134> t<Generate_begin_end_block> p<135> c<122> l<11:45> el<13:8>
                        n<genfoo> u<122> t<STRING_CONST> p<134> s<132> l<11:53> el<11:59>
                        n<> u<132> t<Generate_item> p<134> c<131> s<133> l<12:9> el<12:26>
                          n<> u<131> t<Module_or_generate_item> p<132> c<130> l<12:9> el<12:26>
                            n<> u<130> t<Module_common_item> p<131> c<129> l<12:9> el<12:26>
                              n<> u<129> t<Elaboration_system_task> p<130> c<128> l<12:9> el<12:26>
                                n<display> u<128> t<STRING_CONST> p<129> s<127> l<12:10> el<12:17>
                                n<> u<127> t<Argument_list> p<129> c<126> l<12:18> el<12:24>
                                  n<> u<126> t<Expression> p<127> c<125> l<12:18> el<12:24>
                                    n<> u<125> t<Primary> p<126> c<124> l<12:18> el<12:24>
                                      n<> u<124> t<Primary_literal> p<125> c<123> l<12:18> el<12:24>
                                        n<"test"> u<123> t<STRING_LITERAL> p<124> l<12:18> el<12:24>
                        n<> u<133> t<END> p<134> l<13:5> el<13:8>
            n<> u<140> t<ENDGENERATE> p<141> l<14:1> el<14:12>
        n<> u<143> t<ENDMODULE> p<144> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:1:1: Compile module "work@test".
[ERR:UH0703] ${SURELOG_DIR}/tests/IndexedSelect/dut.sv:10:12: Internal Error(19) : adding wrong object type (GenVar) in a stmt group!.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               4
Design                                                 1
GenRegion                                              1
GenVar                                                 1
IndexedPartSelect                                      1
Module                                                 1
Operation                                              2
ParamAssign                                            3
Parameter                                              3
RefObj                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IndexedSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiParameter:
  \_Parameter: (work@test.FOO), line:3:11, endln:3:16
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |UINT:3
    |vpiName:FOO
    |vpiFullName:work@test.FOO
  |vpiParameter:
  \_Parameter: (work@test.FOO_REPL), line:4:11, endln:4:32
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:FOO_REPL
    |vpiFullName:work@test.FOO_REPL
  |vpiParameter:
  \_Parameter: (work@test.DEBUG), line:6:11, endln:6:34
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiName:DEBUG
    |vpiFullName:work@test.DEBUG
  |vpiParamAssign:
  \_ParamAssign: , line:3:11, endln:3:16
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_Constant: , line:3:15, endln:3:16
      |vpiParent:
      \_ParamAssign: , line:3:11, endln:3:16
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@test.FOO), line:3:11, endln:3:16
  |vpiParamAssign:
  \_ParamAssign: , line:4:11, endln:4:32
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_Operation: , line:4:20, endln:4:32
      |vpiParent:
      \_ParamAssign: , line:4:11, endln:4:32
      |vpiOpType:34
      |vpiOperand:
      \_RefObj: (work@test.FOO), line:4:21, endln:4:24
        |vpiParent:
        \_Operation: , line:4:20, endln:4:32
        |vpiName:FOO
        |vpiFullName:work@test.FOO
        |vpiActual:
        \_Parameter: (work@test.FOO), line:3:11, endln:3:16
      |vpiOperand:
      \_Operation: , line:4:24, endln:4:31
        |vpiParent:
        \_Operation: , line:4:20, endln:4:32
        |vpiOpType:33
        |vpiOperand:
        \_Constant: , line:4:25, endln:4:30
          |vpiParent:
          \_Operation: , line:4:24, endln:4:31
          |vpiDecompile:32'd4
          |vpiSize:32
          |DEC:4
          |vpiConstType:1
    |vpiLhs:
    \_Parameter: (work@test.FOO_REPL), line:4:11, endln:4:32
  |vpiParamAssign:
  \_ParamAssign: , line:6:11, endln:6:34
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiRhs:
    \_IndexedPartSelect: FOO_REPL (work@test.FOO_REPL), line:6:28, endln:6:33
      |vpiParent:
      \_ParamAssign: , line:6:11, endln:6:34
      |vpiName:FOO_REPL
      |vpiFullName:work@test.FOO_REPL
      |vpiDefName:FOO_REPL
      |vpiActual:
      \_Parameter: (work@test.FOO_REPL), line:4:11, endln:4:32
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Constant: , line:6:28, endln:6:29
        |vpiParent:
        \_IndexedPartSelect: FOO_REPL (work@test.FOO_REPL), line:6:28, endln:6:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiWidthExpr:
      \_Constant: , line:6:31, endln:6:33
        |vpiParent:
        \_IndexedPartSelect: FOO_REPL (work@test.FOO_REPL), line:6:28, endln:6:33
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@test.DEBUG), line:6:11, endln:6:34
  |vpiInternalScope:
  \_GenRegion: (work@test), line:9:1, endln:14:12
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/IndexedSelect/dut.sv, line:1:1, endln:17:10
    |vpiFullName:work@test
    |vpiInternalScope:
    \_Begin: (work@test), line:10:5, endln:10:14
      |vpiParent:
      \_GenRegion: (work@test), line:9:1, endln:14:12
      |vpiFullName:work@test
      |vpiGenVar:
      \_GenVar: (work@test.i), line:10:12, endln:10:13
        |vpiParent:
        \_Begin: (work@test), line:10:5, endln:10:14
        |vpiName:i
        |vpiFullName:work@test.i
    |vpiStmt:
    \_Begin: (work@test), line:10:5, endln:10:14
  |vpiDefName:work@test
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0
