<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432')">rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210965"  onclick="showContent('inst_tag_210965')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210965_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210965_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210965_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210965_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210967"  onclick="showContent('inst_tag_210967')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210967_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210967_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210967_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210967_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210969"  onclick="showContent('inst_tag_210969')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210969_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210969_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210969_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210969_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210970"  onclick="showContent('inst_tag_210970')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210970_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210970_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210970_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210970_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210963"  onclick="showContent('inst_tag_210963')">config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210963_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210963_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210963_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210963_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210964"  onclick="showContent('inst_tag_210964')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210964_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210964_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210964_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210964_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210966"  onclick="showContent('inst_tag_210966')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210966_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210966_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210966_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210966_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210968"  onclick="showContent('inst_tag_210968')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210968_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210968_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210968_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210968_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2460.html#inst_tag_210971"  onclick="showContent('inst_tag_210971')">config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></td>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210971_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210971_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210971_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210971_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_210965'>
<hr>
<a name="inst_tag_210965"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy39.html#tag_urg_inst_210965" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210965_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210965_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210965_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210965_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.49</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod336.html#inst_tag_25108" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210967'>
<hr>
<a name="inst_tag_210967"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_210967" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210967_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210967_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210967_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210967_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.49</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod2404.html#inst_tag_210020" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210969'>
<hr>
<a name="inst_tag_210969"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_210969" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210969_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210969_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210969_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210969_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.77</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.90</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod1966.html#inst_tag_171081" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210970'>
<hr>
<a name="inst_tag_210970"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_210970" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210970_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210970_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210970_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210970_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.83</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.77</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.90</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod1105.html#inst_tag_74380" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210963'>
<hr>
<a name="inst_tag_210963"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_210963" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210963_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210963_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210963_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210963_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.87</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.49</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td><a href="mod731.html#inst_tag_37471" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210964'>
<hr>
<a name="inst_tag_210964"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_210964" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210964_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210964_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210964_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210964_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.82</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod1043.html#inst_tag_72411" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210966'>
<hr>
<a name="inst_tag_210966"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_210966" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210966_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210966_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210966_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210966_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.82</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod2289.html#inst_tag_202501" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210968'>
<hr>
<a name="inst_tag_210968"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210968" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210968_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210968_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210968_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210968_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.51</td>
<td class="s4 cl rt"> 42.11</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.61</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1695.html#inst_tag_130916" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210971'>
<hr>
<a name="inst_tag_210971"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_210971" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210971_Line" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2460.html#inst_tag_210971_Toggle" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod2460.html#inst_tag_210971_FSM" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod2460.html#inst_tag_210971_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.82</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.08</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td><a href="mod2693.html#inst_tag_233732" >C</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2460.html" >rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2460.html" >rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2460.html" >rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2460.html" >rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210965'>
<a name="inst_tag_210965_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210965" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210965_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210965" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210965_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210965" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210965_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210965" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210967'>
<a name="inst_tag_210967_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210967" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210967_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210967" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210967_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210967" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210967_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210967" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210969'>
<a name="inst_tag_210969_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210969" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210969_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210969" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210969_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210969" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210969_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210969" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210970'>
<a name="inst_tag_210970_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210970" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210970_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210970" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">5</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">5</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210970_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210970" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210970_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210970" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210963'>
<a name="inst_tag_210963_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210963" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210963_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210963" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210963_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210963" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210963_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210963" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210964'>
<a name="inst_tag_210964_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210964" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210964_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210964" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210964_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210964" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210964_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210964" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210966'>
<a name="inst_tag_210966_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210966" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210966_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210966" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210966_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210966" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210966_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210966" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210968'>
<a name="inst_tag_210968_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210968" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210968_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210968" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210968_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210968" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210968_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210968" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210971'>
<a name="inst_tag_210971_Line"></a>
<b>Line Coverage for Instance : <a href="mod2460.html#inst_tag_210971" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>15</td><td>6</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>4663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4669</td><td>12</td><td>3</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
4662                    	always @( posedge Clk or negedge Clk_RstN )
4663       1/1          		if ( ! Clk_RstN )
4664       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
4665       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
4666                    	assign Conds_COLLECTING = { Conditions_COLLECTING_SENDING , Conditions_COLLECTING_IDLE } ;
4667                    	always @( IntCurState or Conditions_IDLE_COLLECTING or Conds_COLLECTING or Conditions_SENDING_COLLECTING )
4668                    	begin
4669       1/1          		case  (IntCurState)
4670                    			IDLE :
4671       1/1          				case ( Conditions_IDLE_COLLECTING )
4672       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4673       1/1          					default : IntNextState = IDLE ;
4674                    				endcase
4675                    			COLLECTING :
4676       <font color = "red">0/1     ==>  				case ( Conds_COLLECTING )</font>
4677       <font color = "red">0/1     ==>  					2'b10 : IntNextState = SENDING ;</font>
4678       <font color = "red">0/1     ==>  					2'b01 : IntNextState = IDLE ;</font>
4679       <font color = "red">0/1     ==>  					default : IntNextState = COLLECTING ;</font>
4680                    				endcase
4681                    			SENDING :
4682       <font color = "red">0/1     ==>  				case ( Conditions_SENDING_COLLECTING )</font>
4683       <font color = "red">0/1     ==>  					1'b1 : IntNextState = COLLECTING ;</font>
4684       <font color = "red">0/1     ==>  					default : IntNextState = SENDING ;</font>
4685                    				endcase
4686       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_210971_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2460.html#inst_tag_210971" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_COLLECTING_SENDING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_SENDING_COLLECTING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210971_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod2460.html#inst_tag_210971" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">4673</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COLLECTING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COLLECTING->SENDING</td>
<td class="rt">4677</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>IDLE->COLLECTING</td>
<td class="rt">4672</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->IDLE</td>
<td class="rt">4664</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SENDING->COLLECTING</td>
<td class="rt">4683</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_210971_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2460.html#inst_tag_210971" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.Sc.C.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">4663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">4669</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4663       		if ( ! Clk_RstN )
           		<font color = "green">-1-</font>  
4664       			IntCurState <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
4665       		else	IntCurState <= #1.0 ( IntNextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4669       		case  (IntCurState)
           		<font color = "red">-1-</font>  
4670       			IDLE :
4671       				case ( Conditions_IDLE_COLLECTING )
           				<font color = "red">-2-</font>  
4672       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4673       					default : IntNextState = IDLE ;
           <font color = "green">					==></font>
4674       				endcase
4675       			COLLECTING :
4676       				case ( Conds_COLLECTING )
           				<font color = "red">-3-</font>  
4677       					2'b10 : IntNextState = SENDING ;
           <font color = "red">					==></font>
4678       					2'b01 : IntNextState = IDLE ;
           <font color = "red">					==></font>
4679       					default : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4680       				endcase
4681       			SENDING :
4682       				case ( Conditions_SENDING_COLLECTING )
           				<font color = "red">-4-</font>  
4683       					1'b1 : IntNextState = COLLECTING ;
           <font color = "red">					==></font>
4684       					default : IntNextState = SENDING ;
           <font color = "red">					==></font>
4685       				endcase
4686       			default : IntNextState = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>IDLE </td>
<td align=center>1'b1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>IDLE </td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>COLLECTING </td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>SENDING </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_210963">
    <li>
      <a href="#inst_tag_210963_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210963_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210963_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210963_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210964">
    <li>
      <a href="#inst_tag_210964_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210964_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210964_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210964_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210965">
    <li>
      <a href="#inst_tag_210965_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210965_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210965_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210965_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210966">
    <li>
      <a href="#inst_tag_210966_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210966_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210966_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210966_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210967">
    <li>
      <a href="#inst_tag_210967_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210967_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210967_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210967_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210968">
    <li>
      <a href="#inst_tag_210968_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210968_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210968_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210968_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210969">
    <li>
      <a href="#inst_tag_210969_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210969_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210969_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210969_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210970">
    <li>
      <a href="#inst_tag_210970_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210970_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210970_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210970_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210971">
    <li>
      <a href="#inst_tag_210971_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210971_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210971_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_210971_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_T_C_S_C_L_R_Fsm_e69c1432">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
