# DESCRIPTION

## BACKGROUND

- motivate secure hardware design
- describe side-channel attacks
- limitations of existing countermeasures
- introduce dual-rail asynchronous circuits

## SUMMARY

- introduce MTD3L logic
- describe MTD3L register embodiment
- describe MTD3L circuit embodiment

## DETAILED DESCRIPTION

- disclaim limitations of embodiments
- introduce MTNCL circuits
- describe SMTNCL gate and SECRII architecture
- introduce Dual-spacer Dual-rail Delay-insensitive Logic (D3L)
- motivate D3L
- describe D3L encoding scheme
- modify NCL threshold gates for D3L
- introduce NCL_X technique for input completeness
- describe input-complete D3L AND function
- describe basic D3L Register
- introduce spacer filter for ring register configurations
- describe D3L Filter register
- introduce spacer generator register
- describe Spacer Generator Register
- eliminate overhead in D3L using MTNCL technique
- describe early completion technique
- introduce MTD3L gate design
- describe modified MTD3L gate design
- describe basic MTD3L Register
- introduce early completion component
- describe sleep signal logic
- describe Spacer Filter and Spacer Generator registers in MTD3L
- implement Advanced Encryption Standard (AES) core in MTD3L

