--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:   15:58:10 10/05/2019
-- Design Name:   
-- Module Name:   /home/del/21411/HA_dataflow/HA_datatest.vhd
-- Project Name:  HA_dataflow
-- Target Device:  
-- Tool versions:  
-- Description:   
-- 
-- VHDL Test Bench Created by ISE for module: HA_dataflow
-- 
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes: 
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test.  Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation 
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY HA_datatest IS
END HA_datatest;
 
ARCHITECTURE behavior OF HA_datatest IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT HA_dataflow
    PORT(
         a : IN  std_logic;
         b : IN  std_logic;
         sum : OUT  std_logic;
         cout : OUT  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal a : std_logic := '0';
   signal b : std_logic := '0';

 	--Outputs
   signal sum : std_logic;
   signal cout : std_logic;
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 
  
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: HA_dataflow PORT MAP (
          a => a,
          b => b,
          sum => sum,
          cout => cout
        );

 

   -- Stimulus process
   process
   begin		
     wait for 5 ns;
	  a<='0';
	  b<='0';
	   wait for 5 ns;
	  a<='0';
	  b<='1';
	   wait for 5 ns;
	  a<='1';
	  b<='0';
	   wait for 5 ns;
	  a<='1';
	  b<='1';
   end process;

END;
