ARM GAS  /tmp/ccGwy9Ku.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"run.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.help,"ax",%progbits
  18              		.align	1
  19              		.global	help
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	help:
  27              	.LVL0:
  28              	.LFB6:
  29              		.file 1 "Core/Src/run.c"
   1:Core/Src/run.c **** #include <stdio.h>
   2:Core/Src/run.c **** #include <string.h>
   3:Core/Src/run.c **** #include "aes.h"
   4:Core/Src/run.c **** #include "sha256.h"
   5:Core/Src/run.c **** #include "encrypt.h"
   6:Core/Src/run.c **** #include "secp256k1.h"
   7:Core/Src/run.c **** #include "secp256k1_recovery.h"
   8:Core/Src/run.c **** 
   9:Core/Src/run.c **** typedef struct encrypted_data
  10:Core/Src/run.c **** {
  11:Core/Src/run.c ****   uint8_t sum[32];
  12:Core/Src/run.c ****   uint8_t enc_priv[32];
  13:Core/Src/run.c ****   uint8_t pub[33];
  14:Core/Src/run.c **** } encrypted_data;
  15:Core/Src/run.c **** 
  16:Core/Src/run.c **** encrypted_data dat;
  17:Core/Src/run.c **** 
  18:Core/Src/run.c **** void help(char *command)
  19:Core/Src/run.c **** {
  30              		.loc 1 19 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 19 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
ARM GAS  /tmp/ccGwy9Ku.s 			page 2


  20:Core/Src/run.c ****   printf("help exit sign save_priv get_pub save load q\n%s\n", command);
  40              		.loc 1 20 3 is_stmt 1 view .LVU2
  41 0002 0146     		mov	r1, r0
  42 0004 0148     		ldr	r0, .L3
  43              	.LVL1:
  44              		.loc 1 20 3 is_stmt 0 view .LVU3
  45 0006 FFF7FEFF 		bl	printf
  46              	.LVL2:
  21:Core/Src/run.c **** }
  47              		.loc 1 21 1 view .LVU4
  48 000a 08BD     		pop	{r3, pc}
  49              	.L4:
  50              		.align	2
  51              	.L3:
  52 000c 00000000 		.word	.LC0
  53              		.cfi_endproc
  54              	.LFE6:
  56              		.section	.text.get_privkey,"ax",%progbits
  57              		.align	1
  58              		.global	get_privkey
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  62              		.fpu fpv4-sp-d16
  64              	get_privkey:
  65              	.LVL3:
  66              	.LFB7:
  22:Core/Src/run.c **** 
  23:Core/Src/run.c **** void get_privkey(encrypted_data *in, uint8_t *pass, uint8_t priv[32])
  24:Core/Src/run.c **** {
  67              		.loc 1 24 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		.loc 1 24 1 is_stmt 0 view .LVU6
  72 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 24
  75              		.cfi_offset 3, -24
  76              		.cfi_offset 4, -20
  77              		.cfi_offset 5, -16
  78              		.cfi_offset 6, -12
  79              		.cfi_offset 7, -8
  80              		.cfi_offset 14, -4
  81 0002 0346     		mov	r3, r0
  82 0004 1046     		mov	r0, r2
  83              	.LVL4:
  25:Core/Src/run.c ****   memcpy(priv, in->enc_priv, 32);
  84              		.loc 1 25 3 is_stmt 1 view .LVU7
  85              		.loc 1 25 18 is_stmt 0 view .LVU8
  86 0006 1A46     		mov	r2, r3
  87              	.LVL5:
  88              		.loc 1 25 3 view .LVU9
  89 0008 52F8207F 		ldr	r7, [r2, #32]!	@ unaligned
  90 000c 5668     		ldr	r6, [r2, #4]	@ unaligned
  91 000e 9568     		ldr	r5, [r2, #8]	@ unaligned
  92 0010 D468     		ldr	r4, [r2, #12]	@ unaligned
ARM GAS  /tmp/ccGwy9Ku.s 			page 3


  93 0012 0760     		str	r7, [r0]	@ unaligned
  94 0014 4660     		str	r6, [r0, #4]	@ unaligned
  95 0016 8560     		str	r5, [r0, #8]	@ unaligned
  96 0018 C460     		str	r4, [r0, #12]	@ unaligned
  97 001a 1769     		ldr	r7, [r2, #16]	@ unaligned
  98 001c 5669     		ldr	r6, [r2, #20]	@ unaligned
  99 001e 9569     		ldr	r5, [r2, #24]	@ unaligned
 100 0020 D469     		ldr	r4, [r2, #28]	@ unaligned
 101 0022 0761     		str	r7, [r0, #16]	@ unaligned
 102 0024 4661     		str	r6, [r0, #20]	@ unaligned
 103 0026 8561     		str	r5, [r0, #24]	@ unaligned
 104 0028 C461     		str	r4, [r0, #28]	@ unaligned
  26:Core/Src/run.c ****   decrypt(priv, 32, (uint8_t *)pass, in->sum);
 105              		.loc 1 26 3 is_stmt 1 view .LVU10
 106 002a 0A46     		mov	r2, r1
 107 002c 2021     		movs	r1, #32
 108              	.LVL6:
 109              		.loc 1 26 3 is_stmt 0 view .LVU11
 110 002e FFF7FEFF 		bl	decrypt
 111              	.LVL7:
  27:Core/Src/run.c **** }
 112              		.loc 1 27 1 view .LVU12
 113 0032 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 114              		.cfi_endproc
 115              	.LFE7:
 117              		.section	.text.save_privkey,"ax",%progbits
 118              		.align	1
 119              		.global	save_privkey
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 123              		.fpu fpv4-sp-d16
 125              	save_privkey:
 126              	.LVL8:
 127              	.LFB8:
  28:Core/Src/run.c **** 
  29:Core/Src/run.c **** void save_privkey(uint8_t *seed, uint8_t *pass, encrypted_data *out)
  30:Core/Src/run.c **** {
 128              		.loc 1 30 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 136
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		.loc 1 30 1 is_stmt 0 view .LVU14
 133 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 134              	.LCFI2:
 135              		.cfi_def_cfa_offset 20
 136              		.cfi_offset 4, -20
 137              		.cfi_offset 5, -16
 138              		.cfi_offset 6, -12
 139              		.cfi_offset 7, -8
 140              		.cfi_offset 14, -4
 141 0002 A5B0     		sub	sp, sp, #148
 142              	.LCFI3:
 143              		.cfi_def_cfa_offset 168
 144 0004 0E46     		mov	r6, r1
 145 0006 1546     		mov	r5, r2
  31:Core/Src/run.c ****   uint8_t priv[32];
ARM GAS  /tmp/ccGwy9Ku.s 			page 4


 146              		.loc 1 31 3 is_stmt 1 view .LVU15
  32:Core/Src/run.c ****   uint8_t sum[32];
 147              		.loc 1 32 3 view .LVU16
  33:Core/Src/run.c ****   SHA256((uint8_t *)seed, priv);
 148              		.loc 1 33 3 view .LVU17
 149 0008 1CA9     		add	r1, sp, #112
 150              	.LVL9:
 151              		.loc 1 33 3 is_stmt 0 view .LVU18
 152 000a FFF7FEFF 		bl	SHA256
 153              	.LVL10:
  34:Core/Src/run.c ****   for (int i = 0; i < 32; i++)
 154              		.loc 1 34 3 is_stmt 1 view .LVU19
 155              	.LBB2:
 156              		.loc 1 34 8 view .LVU20
 157              		.loc 1 34 12 is_stmt 0 view .LVU21
 158 000e 0024     		movs	r4, #0
 159              	.LVL11:
 160              	.L8:
 161              		.loc 1 34 3 discriminator 1 view .LVU22
 162 0010 1F2C     		cmp	r4, #31
 163 0012 08DC     		bgt	.L13
  35:Core/Src/run.c ****     printf("%02x", priv[i]);
 164              		.loc 1 35 5 is_stmt 1 discriminator 3 view .LVU23
 165              		.loc 1 35 24 is_stmt 0 discriminator 3 view .LVU24
 166 0014 24AB     		add	r3, sp, #144
 167 0016 2344     		add	r3, r3, r4
 168              		.loc 1 35 5 discriminator 3 view .LVU25
 169 0018 13F8201C 		ldrb	r1, [r3, #-32]	@ zero_extendqisi2
 170 001c 2548     		ldr	r0, .L15
 171 001e FFF7FEFF 		bl	printf
 172              	.LVL12:
  34:Core/Src/run.c ****   for (int i = 0; i < 32; i++)
 173              		.loc 1 34 28 discriminator 3 view .LVU26
 174 0022 0134     		adds	r4, r4, #1
 175              	.LVL13:
  34:Core/Src/run.c ****   for (int i = 0; i < 32; i++)
 176              		.loc 1 34 28 discriminator 3 view .LVU27
 177 0024 F4E7     		b	.L8
 178              	.L13:
  34:Core/Src/run.c ****   for (int i = 0; i < 32; i++)
 179              		.loc 1 34 28 discriminator 3 view .LVU28
 180              	.LBE2:
  36:Core/Src/run.c ****   printf("\n");
 181              		.loc 1 36 3 is_stmt 1 view .LVU29
 182 0026 0A20     		movs	r0, #10
 183 0028 FFF7FEFF 		bl	putchar
 184              	.LVL14:
  37:Core/Src/run.c ****   secp256k1_context *ctx;
 185              		.loc 1 37 3 view .LVU30
  38:Core/Src/run.c ****   secp256k1_pubkey pub;
 186              		.loc 1 38 3 view .LVU31
  39:Core/Src/run.c ****   ctx = secp256k1_context_create(SECP256K1_CONTEXT_SIGN);
 187              		.loc 1 39 3 view .LVU32
 188              		.loc 1 39 9 is_stmt 0 view .LVU33
 189 002c 40F20120 		movw	r0, #513
 190 0030 FFF7FEFF 		bl	secp256k1_context_create
 191              	.LVL15:
ARM GAS  /tmp/ccGwy9Ku.s 			page 5


 192 0034 0746     		mov	r7, r0
 193              	.LVL16:
  40:Core/Src/run.c ****   secp256k1_ec_pubkey_create(ctx, &pub, priv);
 194              		.loc 1 40 3 is_stmt 1 view .LVU34
 195 0036 1CAA     		add	r2, sp, #112
 196 0038 04A9     		add	r1, sp, #16
 197 003a FFF7FEFF 		bl	secp256k1_ec_pubkey_create
 198              	.LVL17:
  41:Core/Src/run.c ****   unsigned int sz = 33;
 199              		.loc 1 41 3 view .LVU35
 200              		.loc 1 41 16 is_stmt 0 view .LVU36
 201 003e 2123     		movs	r3, #33
 202 0040 0393     		str	r3, [sp, #12]
  42:Core/Src/run.c ****   secp256k1_ec_pubkey_serialize(ctx, out->pub, &sz, &pub, SECP256K1_EC_COMPRESSED);
 203              		.loc 1 42 3 is_stmt 1 view .LVU37
 204 0042 4FF48173 		mov	r3, #258
 205 0046 0093     		str	r3, [sp]
 206 0048 04AB     		add	r3, sp, #16
 207 004a 03AA     		add	r2, sp, #12
 208 004c 05F14001 		add	r1, r5, #64
 209 0050 3846     		mov	r0, r7
 210 0052 FFF7FEFF 		bl	secp256k1_ec_pubkey_serialize
 211              	.LVL18:
  43:Core/Src/run.c **** 
  44:Core/Src/run.c ****   for (int i = 0; i < 33; i++)
 212              		.loc 1 44 3 view .LVU38
 213              	.LBB3:
 214              		.loc 1 44 8 view .LVU39
 215              		.loc 1 44 12 is_stmt 0 view .LVU40
 216 0056 0024     		movs	r4, #0
 217              	.LVL19:
 218              	.L10:
 219              		.loc 1 44 3 discriminator 1 view .LVU41
 220 0058 202C     		cmp	r4, #32
 221 005a 07DC     		bgt	.L14
  45:Core/Src/run.c ****     printf("%02x", out->pub[i]);
 222              		.loc 1 45 5 is_stmt 1 discriminator 3 view .LVU42
 223              		.loc 1 45 28 is_stmt 0 discriminator 3 view .LVU43
 224 005c 2B19     		adds	r3, r5, r4
 225              		.loc 1 45 5 discriminator 3 view .LVU44
 226 005e 93F84010 		ldrb	r1, [r3, #64]	@ zero_extendqisi2
 227 0062 1448     		ldr	r0, .L15
 228 0064 FFF7FEFF 		bl	printf
 229              	.LVL20:
  44:Core/Src/run.c ****     printf("%02x", out->pub[i]);
 230              		.loc 1 44 28 discriminator 3 view .LVU45
 231 0068 0134     		adds	r4, r4, #1
 232              	.LVL21:
  44:Core/Src/run.c ****     printf("%02x", out->pub[i]);
 233              		.loc 1 44 28 discriminator 3 view .LVU46
 234 006a F5E7     		b	.L10
 235              	.L14:
  44:Core/Src/run.c ****     printf("%02x", out->pub[i]);
 236              		.loc 1 44 28 discriminator 3 view .LVU47
 237              	.LBE3:
  46:Core/Src/run.c ****   printf("\n");
 238              		.loc 1 46 3 is_stmt 1 view .LVU48
ARM GAS  /tmp/ccGwy9Ku.s 			page 6


 239 006c 0A20     		movs	r0, #10
 240 006e FFF7FEFF 		bl	putchar
 241              	.LVL22:
  47:Core/Src/run.c **** 
  48:Core/Src/run.c ****   encrypt_raw((uint8_t *)priv, 32, (uint8_t *)pass, sum);
 242              		.loc 1 48 3 view .LVU49
 243 0072 14AB     		add	r3, sp, #80
 244 0074 3246     		mov	r2, r6
 245 0076 2021     		movs	r1, #32
 246 0078 1CA8     		add	r0, sp, #112
 247 007a FFF7FEFF 		bl	encrypt_raw
 248              	.LVL23:
  49:Core/Src/run.c ****   memcpy(out->sum, sum, 32);
 249              		.loc 1 49 3 view .LVU50
 250 007e 14AC     		add	r4, sp, #80
 251              	.LVL24:
 252              		.loc 1 49 3 is_stmt 0 view .LVU51
 253 0080 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 254 0082 2860     		str	r0, [r5]	@ unaligned
 255 0084 6960     		str	r1, [r5, #4]	@ unaligned
 256 0086 AA60     		str	r2, [r5, #8]	@ unaligned
 257 0088 EB60     		str	r3, [r5, #12]	@ unaligned
 258 008a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 259 008c 2861     		str	r0, [r5, #16]	@ unaligned
 260 008e 6961     		str	r1, [r5, #20]	@ unaligned
 261 0090 AA61     		str	r2, [r5, #24]	@ unaligned
 262 0092 EB61     		str	r3, [r5, #28]	@ unaligned
  50:Core/Src/run.c ****   memcpy(out->enc_priv, priv, 32);
 263              		.loc 1 50 3 is_stmt 1 view .LVU52
 264 0094 1CAC     		add	r4, sp, #112
 265 0096 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 266 0098 2862     		str	r0, [r5, #32]	@ unaligned
 267 009a 6962     		str	r1, [r5, #36]	@ unaligned
 268 009c AA62     		str	r2, [r5, #40]	@ unaligned
 269 009e EB62     		str	r3, [r5, #44]	@ unaligned
 270 00a0 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 271 00a2 2863     		str	r0, [r5, #48]	@ unaligned
 272 00a4 6963     		str	r1, [r5, #52]	@ unaligned
 273 00a6 AA63     		str	r2, [r5, #56]	@ unaligned
 274 00a8 EB63     		str	r3, [r5, #60]	@ unaligned
  51:Core/Src/run.c ****   secp256k1_context_destroy(ctx);
 275              		.loc 1 51 3 view .LVU53
 276 00aa 3846     		mov	r0, r7
 277 00ac FFF7FEFF 		bl	secp256k1_context_destroy
 278              	.LVL25:
  52:Core/Src/run.c **** }
 279              		.loc 1 52 1 is_stmt 0 view .LVU54
 280 00b0 25B0     		add	sp, sp, #148
 281              	.LCFI4:
 282              		.cfi_def_cfa_offset 20
 283              		@ sp needed
 284 00b2 F0BD     		pop	{r4, r5, r6, r7, pc}
 285              	.LVL26:
 286              	.L16:
 287              		.loc 1 52 1 view .LVU55
 288              		.align	2
 289              	.L15:
ARM GAS  /tmp/ccGwy9Ku.s 			page 7


 290 00b4 00000000 		.word	.LC1
 291              		.cfi_endproc
 292              	.LFE8:
 294              		.section	.text.sign,"ax",%progbits
 295              		.align	1
 296              		.global	sign
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 300              		.fpu fpv4-sp-d16
 302              	sign:
 303              	.LVL27:
 304              	.LFB9:
  53:Core/Src/run.c **** 
  54:Core/Src/run.c **** void sign(uint8_t *message, uint8_t priv[32], uint8_t sigg[72])
  55:Core/Src/run.c **** {
 305              		.loc 1 55 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 104
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		.loc 1 55 1 is_stmt 0 view .LVU57
 310 0000 70B5     		push	{r4, r5, r6, lr}
 311              	.LCFI5:
 312              		.cfi_def_cfa_offset 16
 313              		.cfi_offset 4, -16
 314              		.cfi_offset 5, -12
 315              		.cfi_offset 6, -8
 316              		.cfi_offset 14, -4
 317 0002 9CB0     		sub	sp, sp, #112
 318              	.LCFI6:
 319              		.cfi_def_cfa_offset 128
 320 0004 0E46     		mov	r6, r1
 321 0006 1546     		mov	r5, r2
  56:Core/Src/run.c ****   uint8_t hash[32];
 322              		.loc 1 56 3 is_stmt 1 view .LVU58
  57:Core/Src/run.c ****   SHA256((uint8_t *)message, hash);
 323              		.loc 1 57 3 view .LVU59
 324 0008 14A9     		add	r1, sp, #80
 325              	.LVL28:
 326              		.loc 1 57 3 is_stmt 0 view .LVU60
 327 000a FFF7FEFF 		bl	SHA256
 328              	.LVL29:
  58:Core/Src/run.c ****   unsigned int sz = 72;
 329              		.loc 1 58 3 is_stmt 1 view .LVU61
 330              		.loc 1 58 16 is_stmt 0 view .LVU62
 331 000e 4823     		movs	r3, #72
 332 0010 1393     		str	r3, [sp, #76]
  59:Core/Src/run.c ****   secp256k1_ecdsa_signature sig;
 333              		.loc 1 59 3 is_stmt 1 view .LVU63
  60:Core/Src/run.c ****   secp256k1_context *secp256k1_context_sign;
 334              		.loc 1 60 3 view .LVU64
  61:Core/Src/run.c ****   secp256k1_context_sign = secp256k1_context_create(SECP256K1_CONTEXT_SIGN);
 335              		.loc 1 61 3 view .LVU65
 336              		.loc 1 61 28 is_stmt 0 view .LVU66
 337 0012 40F20120 		movw	r0, #513
 338 0016 FFF7FEFF 		bl	secp256k1_context_create
 339              	.LVL30:
ARM GAS  /tmp/ccGwy9Ku.s 			page 8


 340 001a 0446     		mov	r4, r0
 341              	.LVL31:
  62:Core/Src/run.c ****   secp256k1_ecdsa_sign(secp256k1_context_sign, &sig, hash, priv, secp256k1_nonce_function_rfc6979, 
 342              		.loc 1 62 3 is_stmt 1 view .LVU67
 343 001c 0023     		movs	r3, #0
 344 001e 0193     		str	r3, [sp, #4]
 345 0020 074B     		ldr	r3, .L19
 346 0022 1B68     		ldr	r3, [r3]
 347 0024 0093     		str	r3, [sp]
 348 0026 3346     		mov	r3, r6
 349 0028 14AA     		add	r2, sp, #80
 350 002a 03A9     		add	r1, sp, #12
 351 002c FFF7FEFF 		bl	secp256k1_ecdsa_sign
 352              	.LVL32:
  63:Core/Src/run.c ****   secp256k1_ecdsa_signature_serialize_der(secp256k1_context_sign, sigg, &sz, &sig);
 353              		.loc 1 63 3 view .LVU68
 354 0030 03AB     		add	r3, sp, #12
 355 0032 13AA     		add	r2, sp, #76
 356 0034 2946     		mov	r1, r5
 357 0036 2046     		mov	r0, r4
 358 0038 FFF7FEFF 		bl	secp256k1_ecdsa_signature_serialize_der
 359              	.LVL33:
  64:Core/Src/run.c **** }
 360              		.loc 1 64 1 is_stmt 0 view .LVU69
 361 003c 1CB0     		add	sp, sp, #112
 362              	.LCFI7:
 363              		.cfi_def_cfa_offset 16
 364              		@ sp needed
 365 003e 70BD     		pop	{r4, r5, r6, pc}
 366              	.LVL34:
 367              	.L20:
 368              		.loc 1 64 1 view .LVU70
 369              		.align	2
 370              	.L19:
 371 0040 00000000 		.word	secp256k1_nonce_function_rfc6979
 372              		.cfi_endproc
 373              	.LFE9:
 375              		.section	.text.hex_byte,"ax",%progbits
 376              		.align	1
 377              		.global	hex_byte
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu fpv4-sp-d16
 383              	hex_byte:
 384              	.LVL35:
 385              	.LFB10:
  65:Core/Src/run.c **** uint8_t hex_byte(uint8_t *str)
  66:Core/Src/run.c **** {
 386              		.loc 1 66 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 8
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 66 1 is_stmt 0 view .LVU72
 391 0000 00B5     		push	{lr}
 392              	.LCFI8:
 393              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccGwy9Ku.s 			page 9


 394              		.cfi_offset 14, -4
 395 0002 83B0     		sub	sp, sp, #12
 396              	.LCFI9:
 397              		.cfi_def_cfa_offset 16
  67:Core/Src/run.c ****   char tmp[3] = {0};
 398              		.loc 1 67 3 is_stmt 1 view .LVU73
 399              		.loc 1 67 8 is_stmt 0 view .LVU74
 400 0004 0021     		movs	r1, #0
 401 0006 8DF80610 		strb	r1, [sp, #6]
  68:Core/Src/run.c ****   tmp[0] = str[0];
 402              		.loc 1 68 3 is_stmt 1 view .LVU75
 403              		.loc 1 68 15 is_stmt 0 view .LVU76
 404 000a 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 405              		.loc 1 68 10 view .LVU77
 406 000c 8DF80430 		strb	r3, [sp, #4]
  69:Core/Src/run.c ****   tmp[1] = str[1];
 407              		.loc 1 69 3 is_stmt 1 view .LVU78
 408              		.loc 1 69 15 is_stmt 0 view .LVU79
 409 0010 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 410              		.loc 1 69 10 view .LVU80
 411 0012 8DF80530 		strb	r3, [sp, #5]
  70:Core/Src/run.c ****   unsigned long int ret;
 412              		.loc 1 70 3 is_stmt 1 view .LVU81
  71:Core/Src/run.c ****   ret = strtoul(tmp, NULL, 16);
 413              		.loc 1 71 3 view .LVU82
 414              		.loc 1 71 9 is_stmt 0 view .LVU83
 415 0016 1022     		movs	r2, #16
 416 0018 01A8     		add	r0, sp, #4
 417              	.LVL36:
 418              		.loc 1 71 9 view .LVU84
 419 001a FFF7FEFF 		bl	strtoul
 420              	.LVL37:
  72:Core/Src/run.c ****   return (uint8_t)ret;
 421              		.loc 1 72 3 is_stmt 1 view .LVU85
  73:Core/Src/run.c **** }
 422              		.loc 1 73 1 is_stmt 0 view .LVU86
 423 001e C0B2     		uxtb	r0, r0
 424              	.LVL38:
 425              		.loc 1 73 1 view .LVU87
 426 0020 03B0     		add	sp, sp, #12
 427              	.LCFI10:
 428              		.cfi_def_cfa_offset 4
 429              		@ sp needed
 430 0022 5DF804FB 		ldr	pc, [sp], #4
 431              		.cfi_endproc
 432              	.LFE10:
 434              		.section	.text.signh,"ax",%progbits
 435              		.align	1
 436              		.global	signh
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 440              		.fpu fpv4-sp-d16
 442              	signh:
 443              	.LVL39:
 444              	.LFB11:
  74:Core/Src/run.c **** void signh(uint8_t *hex, uint8_t priv[32], uint8_t sigg[72])
ARM GAS  /tmp/ccGwy9Ku.s 			page 10


  75:Core/Src/run.c **** {
 445              		.loc 1 75 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 104
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		.loc 1 75 1 is_stmt 0 view .LVU89
 450 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 451              	.LCFI11:
 452              		.cfi_def_cfa_offset 20
 453              		.cfi_offset 4, -20
 454              		.cfi_offset 5, -16
 455              		.cfi_offset 6, -12
 456              		.cfi_offset 7, -8
 457              		.cfi_offset 14, -4
 458 0002 9DB0     		sub	sp, sp, #116
 459              	.LCFI12:
 460              		.cfi_def_cfa_offset 136
 461 0004 0546     		mov	r5, r0
 462 0006 0F46     		mov	r7, r1
 463 0008 1646     		mov	r6, r2
  76:Core/Src/run.c ****   uint8_t hash[32];
 464              		.loc 1 76 3 is_stmt 1 view .LVU90
  77:Core/Src/run.c ****   if (strlen(hex) != 64)
 465              		.loc 1 77 3 view .LVU91
 466              		.loc 1 77 7 is_stmt 0 view .LVU92
 467 000a FFF7FEFF 		bl	strlen
 468              	.LVL40:
 469              		.loc 1 77 6 view .LVU93
 470 000e 4028     		cmp	r0, #64
 471 0010 01D0     		beq	.L27
 472              	.L23:
  78:Core/Src/run.c ****     return;
  79:Core/Src/run.c ****   for (int i = 0; i < 32; i++)
  80:Core/Src/run.c ****   {
  81:Core/Src/run.c ****     hash[i] = hex_byte(hex + (i * 2));
  82:Core/Src/run.c ****   }
  83:Core/Src/run.c ****   unsigned int sz = 72;
  84:Core/Src/run.c ****   secp256k1_ecdsa_signature sig;
  85:Core/Src/run.c ****   secp256k1_context *secp256k1_context_sign;
  86:Core/Src/run.c ****   secp256k1_context_sign = secp256k1_context_create(SECP256K1_CONTEXT_SIGN);
  87:Core/Src/run.c ****   secp256k1_ecdsa_sign(secp256k1_context_sign, &sig, hash, priv, secp256k1_nonce_function_rfc6979, 
  88:Core/Src/run.c ****   secp256k1_ecdsa_signature_serialize_der(secp256k1_context_sign, sigg, &sz, &sig);
  89:Core/Src/run.c **** }
 473              		.loc 1 89 1 view .LVU94
 474 0012 1DB0     		add	sp, sp, #116
 475              	.LCFI13:
 476              		.cfi_remember_state
 477              		.cfi_def_cfa_offset 20
 478              		@ sp needed
 479 0014 F0BD     		pop	{r4, r5, r6, r7, pc}
 480              	.LVL41:
 481              	.L27:
 482              	.LCFI14:
 483              		.cfi_restore_state
 484              	.LBB4:
  79:Core/Src/run.c ****   {
 485              		.loc 1 79 12 view .LVU95
ARM GAS  /tmp/ccGwy9Ku.s 			page 11


 486 0016 0024     		movs	r4, #0
 487              	.L24:
 488              	.LVL42:
  79:Core/Src/run.c ****   {
 489              		.loc 1 79 3 discriminator 1 view .LVU96
 490 0018 1F2C     		cmp	r4, #31
 491 001a 09DC     		bgt	.L29
  81:Core/Src/run.c ****   }
 492              		.loc 1 81 5 is_stmt 1 discriminator 3 view .LVU97
  81:Core/Src/run.c ****   }
 493              		.loc 1 81 15 is_stmt 0 discriminator 3 view .LVU98
 494 001c 05EB4400 		add	r0, r5, r4, lsl #1
 495 0020 FFF7FEFF 		bl	hex_byte
 496              	.LVL43:
  81:Core/Src/run.c ****   }
 497              		.loc 1 81 13 discriminator 3 view .LVU99
 498 0024 1CAB     		add	r3, sp, #112
 499 0026 2344     		add	r3, r3, r4
 500 0028 03F8200C 		strb	r0, [r3, #-32]
  79:Core/Src/run.c ****   {
 501              		.loc 1 79 28 discriminator 3 view .LVU100
 502 002c 0134     		adds	r4, r4, #1
 503              	.LVL44:
  79:Core/Src/run.c ****   {
 504              		.loc 1 79 28 discriminator 3 view .LVU101
 505 002e F3E7     		b	.L24
 506              	.L29:
  79:Core/Src/run.c ****   {
 507              		.loc 1 79 28 discriminator 3 view .LVU102
 508              	.LBE4:
  83:Core/Src/run.c ****   secp256k1_ecdsa_signature sig;
 509              		.loc 1 83 3 is_stmt 1 view .LVU103
  83:Core/Src/run.c ****   secp256k1_ecdsa_signature sig;
 510              		.loc 1 83 16 is_stmt 0 view .LVU104
 511 0030 4823     		movs	r3, #72
 512 0032 1393     		str	r3, [sp, #76]
  84:Core/Src/run.c ****   secp256k1_context *secp256k1_context_sign;
 513              		.loc 1 84 3 is_stmt 1 view .LVU105
  85:Core/Src/run.c ****   secp256k1_context_sign = secp256k1_context_create(SECP256K1_CONTEXT_SIGN);
 514              		.loc 1 85 3 view .LVU106
  86:Core/Src/run.c ****   secp256k1_ecdsa_sign(secp256k1_context_sign, &sig, hash, priv, secp256k1_nonce_function_rfc6979, 
 515              		.loc 1 86 3 view .LVU107
  86:Core/Src/run.c ****   secp256k1_ecdsa_sign(secp256k1_context_sign, &sig, hash, priv, secp256k1_nonce_function_rfc6979, 
 516              		.loc 1 86 28 is_stmt 0 view .LVU108
 517 0034 40F20120 		movw	r0, #513
 518 0038 FFF7FEFF 		bl	secp256k1_context_create
 519              	.LVL45:
 520 003c 0446     		mov	r4, r0
 521              	.LVL46:
  87:Core/Src/run.c ****   secp256k1_ecdsa_signature_serialize_der(secp256k1_context_sign, sigg, &sz, &sig);
 522              		.loc 1 87 3 is_stmt 1 view .LVU109
 523 003e 0023     		movs	r3, #0
 524 0040 0193     		str	r3, [sp, #4]
 525 0042 074B     		ldr	r3, .L30
 526 0044 1B68     		ldr	r3, [r3]
 527 0046 0093     		str	r3, [sp]
 528 0048 3B46     		mov	r3, r7
ARM GAS  /tmp/ccGwy9Ku.s 			page 12


 529 004a 14AA     		add	r2, sp, #80
 530 004c 03A9     		add	r1, sp, #12
 531 004e FFF7FEFF 		bl	secp256k1_ecdsa_sign
 532              	.LVL47:
  88:Core/Src/run.c **** }
 533              		.loc 1 88 3 view .LVU110
 534 0052 03AB     		add	r3, sp, #12
 535 0054 13AA     		add	r2, sp, #76
 536 0056 3146     		mov	r1, r6
 537 0058 2046     		mov	r0, r4
 538 005a FFF7FEFF 		bl	secp256k1_ecdsa_signature_serialize_der
 539              	.LVL48:
 540 005e D8E7     		b	.L23
 541              	.L31:
 542              		.align	2
 543              	.L30:
 544 0060 00000000 		.word	secp256k1_nonce_function_rfc6979
 545              		.cfi_endproc
 546              	.LFE11:
 548              		.section	.text.signrech,"ax",%progbits
 549              		.align	1
 550              		.global	signrech
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 554              		.fpu fpv4-sp-d16
 556              	signrech:
 557              	.LVL49:
 558              	.LFB12:
  90:Core/Src/run.c **** void signrech(uint8_t *hex, uint8_t priv[32], uint8_t sigg[64])
  91:Core/Src/run.c **** {
 559              		.loc 1 91 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 104
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		.loc 1 91 1 is_stmt 0 view .LVU112
 564 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 565              	.LCFI15:
 566              		.cfi_def_cfa_offset 20
 567              		.cfi_offset 4, -20
 568              		.cfi_offset 5, -16
 569              		.cfi_offset 6, -12
 570              		.cfi_offset 7, -8
 571              		.cfi_offset 14, -4
 572 0002 9DB0     		sub	sp, sp, #116
 573              	.LCFI16:
 574              		.cfi_def_cfa_offset 136
 575 0004 0546     		mov	r5, r0
 576 0006 0F46     		mov	r7, r1
 577 0008 1646     		mov	r6, r2
  92:Core/Src/run.c ****   uint8_t hash[32];
 578              		.loc 1 92 3 is_stmt 1 view .LVU113
  93:Core/Src/run.c ****   if (strlen(hex) != 64)
 579              		.loc 1 93 3 view .LVU114
 580              		.loc 1 93 7 is_stmt 0 view .LVU115
 581 000a FFF7FEFF 		bl	strlen
 582              	.LVL50:
ARM GAS  /tmp/ccGwy9Ku.s 			page 13


 583              		.loc 1 93 6 view .LVU116
 584 000e 4028     		cmp	r0, #64
 585 0010 01D0     		beq	.L38
 586              	.L32:
  94:Core/Src/run.c ****     return;
  95:Core/Src/run.c ****   for (int i = 0; i < 32; i++)
  96:Core/Src/run.c ****   {
  97:Core/Src/run.c ****     hash[i] = hex_byte(hex + (i * 2));
  98:Core/Src/run.c ****   }
  99:Core/Src/run.c ****     for (int i = 0; i < 32; i++)
 100:Core/Src/run.c ****     printf("%02x", hash[i]);
 101:Core/Src/run.c ****   printf("\n");
 102:Core/Src/run.c ****   int rec = -1;
 103:Core/Src/run.c ****   secp256k1_ecdsa_recoverable_signature sig;
 104:Core/Src/run.c ****   secp256k1_context *secp256k1_context_sign;
 105:Core/Src/run.c ****   secp256k1_context_sign = secp256k1_context_create(SECP256K1_CONTEXT_SIGN);
 106:Core/Src/run.c ****   secp256k1_ecdsa_sign_recoverable(secp256k1_context_sign, &sig, hash, priv, secp256k1_nonce_functi
 107:Core/Src/run.c ****   secp256k1_ecdsa_recoverable_signature_serialize_compact(secp256k1_context_sign, sigg, &rec, &sig)
 108:Core/Src/run.c ****   sigg[0] = 27 + rec + 4;
 109:Core/Src/run.c **** }
 587              		.loc 1 109 1 view .LVU117
 588 0012 1DB0     		add	sp, sp, #116
 589              	.LCFI17:
 590              		.cfi_remember_state
 591              		.cfi_def_cfa_offset 20
 592              		@ sp needed
 593 0014 F0BD     		pop	{r4, r5, r6, r7, pc}
 594              	.LVL51:
 595              	.L38:
 596              	.LCFI18:
 597              		.cfi_restore_state
 598              	.LBB5:
  95:Core/Src/run.c ****   {
 599              		.loc 1 95 12 view .LVU118
 600 0016 0024     		movs	r4, #0
 601              	.L33:
 602              	.LVL52:
  95:Core/Src/run.c ****   {
 603              		.loc 1 95 3 discriminator 1 view .LVU119
 604 0018 1F2C     		cmp	r4, #31
 605 001a 09DC     		bgt	.L40
  97:Core/Src/run.c ****   }
 606              		.loc 1 97 5 is_stmt 1 discriminator 3 view .LVU120
  97:Core/Src/run.c ****   }
 607              		.loc 1 97 15 is_stmt 0 discriminator 3 view .LVU121
 608 001c 05EB4400 		add	r0, r5, r4, lsl #1
 609 0020 FFF7FEFF 		bl	hex_byte
 610              	.LVL53:
  97:Core/Src/run.c ****   }
 611              		.loc 1 97 13 discriminator 3 view .LVU122
 612 0024 1CAB     		add	r3, sp, #112
 613 0026 2344     		add	r3, r3, r4
 614 0028 03F8200C 		strb	r0, [r3, #-32]
  95:Core/Src/run.c ****   {
 615              		.loc 1 95 28 discriminator 3 view .LVU123
 616 002c 0134     		adds	r4, r4, #1
 617              	.LVL54:
ARM GAS  /tmp/ccGwy9Ku.s 			page 14


  95:Core/Src/run.c ****   {
 618              		.loc 1 95 28 discriminator 3 view .LVU124
 619 002e F3E7     		b	.L33
 620              	.L40:
  95:Core/Src/run.c ****   {
 621              		.loc 1 95 28 discriminator 3 view .LVU125
 622              	.LBE5:
 623              	.LBB6:
  99:Core/Src/run.c ****     printf("%02x", hash[i]);
 624              		.loc 1 99 14 view .LVU126
 625 0030 0024     		movs	r4, #0
 626              	.LVL55:
 627              	.L36:
  99:Core/Src/run.c ****     printf("%02x", hash[i]);
 628              		.loc 1 99 5 discriminator 1 view .LVU127
 629 0032 1F2C     		cmp	r4, #31
 630 0034 08DC     		bgt	.L41
 100:Core/Src/run.c ****   printf("\n");
 631              		.loc 1 100 5 is_stmt 1 discriminator 3 view .LVU128
 100:Core/Src/run.c ****   printf("\n");
 632              		.loc 1 100 24 is_stmt 0 discriminator 3 view .LVU129
 633 0036 1CAB     		add	r3, sp, #112
 634 0038 2344     		add	r3, r3, r4
 100:Core/Src/run.c ****   printf("\n");
 635              		.loc 1 100 5 discriminator 3 view .LVU130
 636 003a 13F8201C 		ldrb	r1, [r3, #-32]	@ zero_extendqisi2
 637 003e 1248     		ldr	r0, .L42
 638 0040 FFF7FEFF 		bl	printf
 639              	.LVL56:
  99:Core/Src/run.c ****     printf("%02x", hash[i]);
 640              		.loc 1 99 30 discriminator 3 view .LVU131
 641 0044 0134     		adds	r4, r4, #1
 642              	.LVL57:
  99:Core/Src/run.c ****     printf("%02x", hash[i]);
 643              		.loc 1 99 30 discriminator 3 view .LVU132
 644 0046 F4E7     		b	.L36
 645              	.L41:
  99:Core/Src/run.c ****     printf("%02x", hash[i]);
 646              		.loc 1 99 30 discriminator 3 view .LVU133
 647              	.LBE6:
 101:Core/Src/run.c ****   int rec = -1;
 648              		.loc 1 101 3 is_stmt 1 view .LVU134
 649 0048 0A20     		movs	r0, #10
 650 004a FFF7FEFF 		bl	putchar
 651              	.LVL58:
 102:Core/Src/run.c ****   secp256k1_ecdsa_recoverable_signature sig;
 652              		.loc 1 102 3 view .LVU135
 102:Core/Src/run.c ****   secp256k1_ecdsa_recoverable_signature sig;
 653              		.loc 1 102 7 is_stmt 0 view .LVU136
 654 004e 4FF0FF33 		mov	r3, #-1
 655 0052 1393     		str	r3, [sp, #76]
 103:Core/Src/run.c ****   secp256k1_context *secp256k1_context_sign;
 656              		.loc 1 103 3 is_stmt 1 view .LVU137
 104:Core/Src/run.c ****   secp256k1_context_sign = secp256k1_context_create(SECP256K1_CONTEXT_SIGN);
 657              		.loc 1 104 3 view .LVU138
 105:Core/Src/run.c ****   secp256k1_ecdsa_sign_recoverable(secp256k1_context_sign, &sig, hash, priv, secp256k1_nonce_functi
 658              		.loc 1 105 3 view .LVU139
ARM GAS  /tmp/ccGwy9Ku.s 			page 15


 105:Core/Src/run.c ****   secp256k1_ecdsa_sign_recoverable(secp256k1_context_sign, &sig, hash, priv, secp256k1_nonce_functi
 659              		.loc 1 105 28 is_stmt 0 view .LVU140
 660 0054 40F20120 		movw	r0, #513
 661 0058 FFF7FEFF 		bl	secp256k1_context_create
 662              	.LVL59:
 663 005c 0446     		mov	r4, r0
 664              	.LVL60:
 106:Core/Src/run.c ****   secp256k1_ecdsa_recoverable_signature_serialize_compact(secp256k1_context_sign, sigg, &rec, &sig)
 665              		.loc 1 106 3 is_stmt 1 view .LVU141
 666 005e 0023     		movs	r3, #0
 667 0060 0193     		str	r3, [sp, #4]
 668 0062 0A4B     		ldr	r3, .L42+4
 669 0064 1B68     		ldr	r3, [r3]
 670 0066 0093     		str	r3, [sp]
 671 0068 3B46     		mov	r3, r7
 672 006a 14AA     		add	r2, sp, #80
 673 006c 02A9     		add	r1, sp, #8
 674 006e FFF7FEFF 		bl	secp256k1_ecdsa_sign_recoverable
 675              	.LVL61:
 107:Core/Src/run.c ****   sigg[0] = 27 + rec + 4;
 676              		.loc 1 107 3 view .LVU142
 677 0072 02AB     		add	r3, sp, #8
 678 0074 13AA     		add	r2, sp, #76
 679 0076 3146     		mov	r1, r6
 680 0078 2046     		mov	r0, r4
 681 007a FFF7FEFF 		bl	secp256k1_ecdsa_recoverable_signature_serialize_compact
 682              	.LVL62:
 108:Core/Src/run.c **** }
 683              		.loc 1 108 3 view .LVU143
 108:Core/Src/run.c **** }
 684              		.loc 1 108 22 is_stmt 0 view .LVU144
 685 007e 139B     		ldr	r3, [sp, #76]
 686 0080 1F33     		adds	r3, r3, #31
 108:Core/Src/run.c **** }
 687              		.loc 1 108 11 view .LVU145
 688 0082 3370     		strb	r3, [r6]
 689 0084 C5E7     		b	.L32
 690              	.L43:
 691 0086 00BF     		.align	2
 692              	.L42:
 693 0088 00000000 		.word	.LC1
 694 008c 00000000 		.word	secp256k1_nonce_function_rfc6979
 695              		.cfi_endproc
 696              	.LFE12:
 698              		.section	.text.signrec,"ax",%progbits
 699              		.align	1
 700              		.global	signrec
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 704              		.fpu fpv4-sp-d16
 706              	signrec:
 707              	.LVL63:
 708              	.LFB13:
 110:Core/Src/run.c **** void signrec(uint8_t *message, uint8_t priv[32], uint8_t sigg[64])
 111:Core/Src/run.c **** {
 709              		.loc 1 111 1 is_stmt 1 view -0
ARM GAS  /tmp/ccGwy9Ku.s 			page 16


 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 104
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              		.loc 1 111 1 is_stmt 0 view .LVU147
 714 0000 70B5     		push	{r4, r5, r6, lr}
 715              	.LCFI19:
 716              		.cfi_def_cfa_offset 16
 717              		.cfi_offset 4, -16
 718              		.cfi_offset 5, -12
 719              		.cfi_offset 6, -8
 720              		.cfi_offset 14, -4
 721 0002 9CB0     		sub	sp, sp, #112
 722              	.LCFI20:
 723              		.cfi_def_cfa_offset 128
 724 0004 0E46     		mov	r6, r1
 725 0006 1446     		mov	r4, r2
 112:Core/Src/run.c ****   uint8_t hash[32];
 726              		.loc 1 112 3 is_stmt 1 view .LVU148
 113:Core/Src/run.c ****   SHA256((uint8_t *)message, hash);
 727              		.loc 1 113 3 view .LVU149
 728 0008 14A9     		add	r1, sp, #80
 729              	.LVL64:
 730              		.loc 1 113 3 is_stmt 0 view .LVU150
 731 000a FFF7FEFF 		bl	SHA256
 732              	.LVL65:
 114:Core/Src/run.c ****   int rec = -1;
 733              		.loc 1 114 3 is_stmt 1 view .LVU151
 734              		.loc 1 114 7 is_stmt 0 view .LVU152
 735 000e 4FF0FF33 		mov	r3, #-1
 736 0012 1393     		str	r3, [sp, #76]
 115:Core/Src/run.c ****   secp256k1_ecdsa_recoverable_signature sig;
 737              		.loc 1 115 3 is_stmt 1 view .LVU153
 116:Core/Src/run.c ****   secp256k1_context *secp256k1_context_sign;
 738              		.loc 1 116 3 view .LVU154
 117:Core/Src/run.c ****   secp256k1_context_sign = secp256k1_context_create(SECP256K1_CONTEXT_SIGN);
 739              		.loc 1 117 3 view .LVU155
 740              		.loc 1 117 28 is_stmt 0 view .LVU156
 741 0014 40F20120 		movw	r0, #513
 742 0018 FFF7FEFF 		bl	secp256k1_context_create
 743              	.LVL66:
 744 001c 0546     		mov	r5, r0
 745              	.LVL67:
 118:Core/Src/run.c ****   secp256k1_ecdsa_sign_recoverable(secp256k1_context_sign, &sig, hash, priv, secp256k1_nonce_functi
 746              		.loc 1 118 3 is_stmt 1 view .LVU157
 747 001e 0023     		movs	r3, #0
 748 0020 0193     		str	r3, [sp, #4]
 749 0022 094B     		ldr	r3, .L46
 750 0024 1B68     		ldr	r3, [r3]
 751 0026 0093     		str	r3, [sp]
 752 0028 3346     		mov	r3, r6
 753 002a 14AA     		add	r2, sp, #80
 754 002c 02A9     		add	r1, sp, #8
 755 002e FFF7FEFF 		bl	secp256k1_ecdsa_sign_recoverable
 756              	.LVL68:
 119:Core/Src/run.c ****   secp256k1_ecdsa_recoverable_signature_serialize_compact(secp256k1_context_sign, sigg, &rec, &sig)
 757              		.loc 1 119 3 view .LVU158
 758 0032 02AB     		add	r3, sp, #8
ARM GAS  /tmp/ccGwy9Ku.s 			page 17


 759 0034 13AA     		add	r2, sp, #76
 760 0036 2146     		mov	r1, r4
 761 0038 2846     		mov	r0, r5
 762 003a FFF7FEFF 		bl	secp256k1_ecdsa_recoverable_signature_serialize_compact
 763              	.LVL69:
 120:Core/Src/run.c ****   sigg[0] = 27 + rec + 4;
 764              		.loc 1 120 3 view .LVU159
 765              		.loc 1 120 22 is_stmt 0 view .LVU160
 766 003e 139B     		ldr	r3, [sp, #76]
 767 0040 1F33     		adds	r3, r3, #31
 768              		.loc 1 120 11 view .LVU161
 769 0042 2370     		strb	r3, [r4]
 121:Core/Src/run.c **** }
 770              		.loc 1 121 1 view .LVU162
 771 0044 1CB0     		add	sp, sp, #112
 772              	.LCFI21:
 773              		.cfi_def_cfa_offset 16
 774              		@ sp needed
 775 0046 70BD     		pop	{r4, r5, r6, pc}
 776              	.LVL70:
 777              	.L47:
 778              		.loc 1 121 1 view .LVU163
 779              		.align	2
 780              	.L46:
 781 0048 00000000 		.word	secp256k1_nonce_function_rfc6979
 782              		.cfi_endproc
 783              	.LFE13:
 785              		.section	.text.signrech_parse,"ax",%progbits
 786              		.align	1
 787              		.global	signrech_parse
 788              		.syntax unified
 789              		.thumb
 790              		.thumb_func
 791              		.fpu fpv4-sp-d16
 793              	signrech_parse:
 794              	.LVL71:
 795              	.LFB14:
 122:Core/Src/run.c **** 
 123:Core/Src/run.c **** 
 124:Core/Src/run.c **** 
 125:Core/Src/run.c **** void signrech_parse(char *command)
 126:Core/Src/run.c **** {
 796              		.loc 1 126 1 is_stmt 1 view -0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 104
 799              		@ frame_needed = 0, uses_anonymous_args = 0
 800              		.loc 1 126 1 is_stmt 0 view .LVU165
 801 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 802              	.LCFI22:
 803              		.cfi_def_cfa_offset 24
 804              		.cfi_offset 4, -24
 805              		.cfi_offset 5, -20
 806              		.cfi_offset 6, -16
 807              		.cfi_offset 7, -12
 808              		.cfi_offset 8, -8
 809              		.cfi_offset 14, -4
 810 0004 9AB0     		sub	sp, sp, #104
ARM GAS  /tmp/ccGwy9Ku.s 			page 18


 811              	.LCFI23:
 812              		.cfi_def_cfa_offset 128
 813 0006 0646     		mov	r6, r0
 127:Core/Src/run.c ****   int Nparams = 2;
 814              		.loc 1 127 3 is_stmt 1 view .LVU166
 815              	.LVL72:
 128:Core/Src/run.c ****   char * params[2];
 816              		.loc 1 128 3 view .LVU167
 129:Core/Src/run.c ****   int i = 0;
 817              		.loc 1 129 3 view .LVU168
 130:Core/Src/run.c ****   char* p = memchr(command,' ',strlen(command));
 818              		.loc 1 130 3 view .LVU169
 819              		.loc 1 130 13 is_stmt 0 view .LVU170
 820 0008 FFF7FEFF 		bl	strlen
 821              	.LVL73:
 822              		.loc 1 130 13 view .LVU171
 823 000c 0246     		mov	r2, r0
 824 000e 2021     		movs	r1, #32
 825 0010 3046     		mov	r0, r6
 826 0012 FFF7FEFF 		bl	memchr
 827              	.LVL74:
 828 0016 0446     		mov	r4, r0
 829              	.LVL75:
 131:Core/Src/run.c ****   while(p !=  0){
 830              		.loc 1 131 3 is_stmt 1 view .LVU172
 129:Core/Src/run.c ****   int i = 0;
 831              		.loc 1 129 7 is_stmt 0 view .LVU173
 832 0018 0025     		movs	r5, #0
 833              		.loc 1 131 8 view .LVU174
 834 001a 24E0     		b	.L49
 835              	.LVL76:
 836              	.L50:
 837              	.LBB7:
 132:Core/Src/run.c ****     while(*p == ' ')p++;
 838              		.loc 1 132 21 is_stmt 1 discriminator 2 view .LVU175
 839              		.loc 1 132 22 is_stmt 0 discriminator 2 view .LVU176
 840 001c 0134     		adds	r4, r4, #1
 841              	.LVL77:
 842              	.L54:
 843              		.loc 1 132 11 discriminator 1 view .LVU177
 844 001e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 845              		.loc 1 132 10 discriminator 1 view .LVU178
 846 0020 202B     		cmp	r3, #32
 847 0022 FBD0     		beq	.L50
 133:Core/Src/run.c ****     if(p ==  strlen(command)+command)break;
 848              		.loc 1 133 5 is_stmt 1 view .LVU179
 849              		.loc 1 133 14 is_stmt 0 view .LVU180
 850 0024 3046     		mov	r0, r6
 851 0026 FFF7FEFF 		bl	strlen
 852              	.LVL78:
 853              		.loc 1 133 29 view .LVU181
 854 002a 3718     		adds	r7, r6, r0
 855              		.loc 1 133 7 view .LVU182
 856 002c A742     		cmp	r7, r4
 857 002e 20D0     		beq	.L51
 134:Core/Src/run.c ****     char* tmp = memchr(p+1,' ',strlen(command));
 858              		.loc 1 134 5 is_stmt 1 view .LVU183
ARM GAS  /tmp/ccGwy9Ku.s 			page 19


 859              		.loc 1 134 17 is_stmt 0 view .LVU184
 860 0030 0246     		mov	r2, r0
 861 0032 2021     		movs	r1, #32
 862 0034 601C     		adds	r0, r4, #1
 863 0036 FFF7FEFF 		bl	memchr
 864              	.LVL79:
 135:Core/Src/run.c ****     if(!tmp)tmp = strlen(command)+command;
 865              		.loc 1 135 5 is_stmt 1 view .LVU185
 866              		.loc 1 135 7 is_stmt 0 view .LVU186
 867 003a 8046     		mov	r8, r0
 868 003c B0B1     		cbz	r0, .L63
 869              	.L52:
 870              	.LVL80:
 136:Core/Src/run.c ****     if(i < Nparams){
 871              		.loc 1 136 5 is_stmt 1 view .LVU187
 872              		.loc 1 136 7 is_stmt 0 view .LVU188
 873 003e 012D     		cmp	r5, #1
 874 0040 16DC     		bgt	.L53
 875              	.LBB8:
 137:Core/Src/run.c ****       size_t sz = (tmp-p);
 876              		.loc 1 137 7 is_stmt 1 view .LVU189
 877              		.loc 1 137 23 is_stmt 0 view .LVU190
 878 0042 A8EB0407 		sub	r7, r8, r4
 879              	.LVL81:
 138:Core/Src/run.c ****       params[i] = malloc(sz+1);
 880              		.loc 1 138 7 is_stmt 1 view .LVU191
 881              		.loc 1 138 19 is_stmt 0 view .LVU192
 882 0046 781C     		adds	r0, r7, #1
 883 0048 FFF7FEFF 		bl	malloc
 884              	.LVL82:
 885              		.loc 1 138 17 view .LVU193
 886 004c 1AAA     		add	r2, sp, #104
 887 004e 02EB8502 		add	r2, r2, r5, lsl #2
 888 0052 42F8080C 		str	r0, [r2, #-8]
 139:Core/Src/run.c ****       params[i][sz] = 0;
 889              		.loc 1 139 7 is_stmt 1 view .LVU194
 890              		.loc 1 139 21 is_stmt 0 view .LVU195
 891 0056 0022     		movs	r2, #0
 892 0058 C255     		strb	r2, [r0, r7]
 140:Core/Src/run.c ****       strncpy(params[i],p,sz);
 893              		.loc 1 140 7 is_stmt 1 view .LVU196
 894 005a 3A46     		mov	r2, r7
 895 005c 2146     		mov	r1, r4
 896 005e FFF7FEFF 		bl	strncpy
 897              	.LVL83:
 141:Core/Src/run.c ****       i++;
 898              		.loc 1 141 7 view .LVU197
 899              		.loc 1 141 8 is_stmt 0 view .LVU198
 900 0062 0135     		adds	r5, r5, #1
 901              	.LVL84:
 902              		.loc 1 141 8 view .LVU199
 903              	.LBE8:
 142:Core/Src/run.c ****     } else {
 143:Core/Src/run.c ****         i++;
 144:Core/Src/run.c ****         break;
 145:Core/Src/run.c ****     }
 146:Core/Src/run.c ****     p = tmp;
ARM GAS  /tmp/ccGwy9Ku.s 			page 20


 904              		.loc 1 146 5 is_stmt 1 view .LVU200
 905              		.loc 1 146 7 is_stmt 0 view .LVU201
 906 0064 4446     		mov	r4, r8
 907              	.LVL85:
 908              	.L49:
 909              		.loc 1 146 7 view .LVU202
 910              	.LBE7:
 131:Core/Src/run.c ****     while(*p == ' ')p++;
 911              		.loc 1 131 8 view .LVU203
 912 0066 002C     		cmp	r4, #0
 913 0068 D9D1     		bne	.L54
 131:Core/Src/run.c ****     while(*p == ' ')p++;
 914              		.loc 1 131 8 view .LVU204
 915 006a 02E0     		b	.L51
 916              	.LVL86:
 917              	.L63:
 918              	.LBB9:
 135:Core/Src/run.c ****     if(i < Nparams){
 919              		.loc 1 135 17 view .LVU205
 920 006c B846     		mov	r8, r7
 921 006e E6E7     		b	.L52
 922              	.LVL87:
 923              	.L53:
 143:Core/Src/run.c ****         break;
 924              		.loc 1 143 9 is_stmt 1 view .LVU206
 143:Core/Src/run.c ****         break;
 925              		.loc 1 143 10 is_stmt 0 view .LVU207
 926 0070 0135     		adds	r5, r5, #1
 927              	.LVL88:
 144:Core/Src/run.c ****     }
 928              		.loc 1 144 9 is_stmt 1 view .LVU208
 929              	.L51:
 144:Core/Src/run.c ****     }
 930              		.loc 1 144 9 is_stmt 0 view .LVU209
 931              	.LBE9:
 147:Core/Src/run.c ****   }
 148:Core/Src/run.c ****   if (i != Nparams)
 932              		.loc 1 148 3 is_stmt 1 view .LVU210
 933              		.loc 1 148 6 is_stmt 0 view .LVU211
 934 0072 022D     		cmp	r5, #2
 935 0074 0ED0     		beq	.L55
 149:Core/Src/run.c ****   {
 150:Core/Src/run.c ****     printf("Syntax is wrong must be password then message\n");
 936              		.loc 1 150 5 is_stmt 1 view .LVU212
 937 0076 1C48     		ldr	r0, .L66
 938 0078 FFF7FEFF 		bl	puts
 939              	.LVL89:
 151:Core/Src/run.c ****     if (i >= 1)
 940              		.loc 1 151 5 view .LVU213
 941              		.loc 1 151 8 is_stmt 0 view .LVU214
 942 007c 002D     		cmp	r5, #0
 943 007e 05DC     		bgt	.L64
 944              	.L56:
 152:Core/Src/run.c ****       free(params[0]);
 153:Core/Src/run.c ****     if (i >= 2)
 945              		.loc 1 153 5 is_stmt 1 view .LVU215
 946              		.loc 1 153 8 is_stmt 0 view .LVU216
ARM GAS  /tmp/ccGwy9Ku.s 			page 21


 947 0080 012D     		cmp	r5, #1
 948 0082 2DDD     		ble	.L48
 154:Core/Src/run.c ****       free(params[1]);
 949              		.loc 1 154 7 is_stmt 1 view .LVU217
 950 0084 1998     		ldr	r0, [sp, #100]
 951 0086 FFF7FEFF 		bl	free
 952              	.LVL90:
 155:Core/Src/run.c ****     return;
 953              		.loc 1 155 5 view .LVU218
 954 008a 29E0     		b	.L48
 955              	.L64:
 152:Core/Src/run.c ****       free(params[0]);
 956              		.loc 1 152 7 view .LVU219
 957 008c 1898     		ldr	r0, [sp, #96]
 958 008e FFF7FEFF 		bl	free
 959              	.LVL91:
 960 0092 F5E7     		b	.L56
 961              	.L55:
 156:Core/Src/run.c ****   }
 157:Core/Src/run.c ****   uint8_t priv[32];
 962              		.loc 1 157 3 view .LVU220
 158:Core/Src/run.c ****   uint8_t sig[64];
 963              		.loc 1 158 3 view .LVU221
 159:Core/Src/run.c ****   get_privkey(&dat, (uint8_t *)params[0], priv);
 964              		.loc 1 159 3 view .LVU222
 965              		.loc 1 159 38 is_stmt 0 view .LVU223
 966 0094 189D     		ldr	r5, [sp, #96]
 967              	.LVL92:
 968              		.loc 1 159 3 view .LVU224
 969 0096 10AA     		add	r2, sp, #64
 970 0098 2946     		mov	r1, r5
 971 009a 1448     		ldr	r0, .L66+4
 972 009c FFF7FEFF 		bl	get_privkey
 973              	.LVL93:
 160:Core/Src/run.c ****   signrech((uint8_t *)params[1], priv, sig);
 974              		.loc 1 160 3 is_stmt 1 view .LVU225
 975              		.loc 1 160 29 is_stmt 0 view .LVU226
 976 00a0 199E     		ldr	r6, [sp, #100]
 977              	.LVL94:
 978              		.loc 1 160 3 view .LVU227
 979 00a2 6A46     		mov	r2, sp
 980 00a4 10A9     		add	r1, sp, #64
 981 00a6 3046     		mov	r0, r6
 982 00a8 FFF7FEFF 		bl	signrech
 983              	.LVL95:
 161:Core/Src/run.c ****   memset(priv, 0, 32);
 984              		.loc 1 161 3 is_stmt 1 view .LVU228
 985 00ac 2022     		movs	r2, #32
 986 00ae 0021     		movs	r1, #0
 987 00b0 10A8     		add	r0, sp, #64
 988 00b2 FFF7FEFF 		bl	memset
 989              	.LVL96:
 162:Core/Src/run.c ****   for (int i = 0; i < 64; i++)
 990              		.loc 1 162 3 view .LVU229
 991              	.LBB10:
 992              		.loc 1 162 8 view .LVU230
 993              		.loc 1 162 12 is_stmt 0 view .LVU231
ARM GAS  /tmp/ccGwy9Ku.s 			page 22


 994 00b6 0024     		movs	r4, #0
 995              	.LVL97:
 996              	.L59:
 997              		.loc 1 162 3 discriminator 1 view .LVU232
 998 00b8 3F2C     		cmp	r4, #63
 999 00ba 08DC     		bgt	.L65
 163:Core/Src/run.c ****     printf("%02x", sig[i]);
 1000              		.loc 1 163 5 is_stmt 1 discriminator 3 view .LVU233
 1001              		.loc 1 163 23 is_stmt 0 discriminator 3 view .LVU234
 1002 00bc 1AAB     		add	r3, sp, #104
 1003 00be 2344     		add	r3, r3, r4
 1004              		.loc 1 163 5 discriminator 3 view .LVU235
 1005 00c0 13F8681C 		ldrb	r1, [r3, #-104]	@ zero_extendqisi2
 1006 00c4 0A48     		ldr	r0, .L66+8
 1007 00c6 FFF7FEFF 		bl	printf
 1008              	.LVL98:
 162:Core/Src/run.c ****   for (int i = 0; i < 64; i++)
 1009              		.loc 1 162 28 discriminator 3 view .LVU236
 1010 00ca 0134     		adds	r4, r4, #1
 1011              	.LVL99:
 162:Core/Src/run.c ****   for (int i = 0; i < 64; i++)
 1012              		.loc 1 162 28 discriminator 3 view .LVU237
 1013 00cc F4E7     		b	.L59
 1014              	.L65:
 162:Core/Src/run.c ****   for (int i = 0; i < 64; i++)
 1015              		.loc 1 162 28 discriminator 3 view .LVU238
 1016              	.LBE10:
 164:Core/Src/run.c ****   printf("\n");
 1017              		.loc 1 164 3 is_stmt 1 view .LVU239
 1018 00ce 0A20     		movs	r0, #10
 1019 00d0 FFF7FEFF 		bl	putchar
 1020              	.LVL100:
 165:Core/Src/run.c ****   free(params[1]);
 1021              		.loc 1 165 3 view .LVU240
 1022 00d4 3046     		mov	r0, r6
 1023 00d6 FFF7FEFF 		bl	free
 1024              	.LVL101:
 166:Core/Src/run.c ****   free(params[0]);
 1025              		.loc 1 166 3 view .LVU241
 1026 00da 2846     		mov	r0, r5
 1027 00dc FFF7FEFF 		bl	free
 1028              	.LVL102:
 1029              	.L48:
 167:Core/Src/run.c **** }
 1030              		.loc 1 167 1 is_stmt 0 view .LVU242
 1031 00e0 1AB0     		add	sp, sp, #104
 1032              	.LCFI24:
 1033              		.cfi_def_cfa_offset 24
 1034              		@ sp needed
 1035 00e2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1036              	.L67:
 1037 00e6 00BF     		.align	2
 1038              	.L66:
 1039 00e8 00000000 		.word	.LC2
 1040 00ec 00000000 		.word	dat
 1041 00f0 00000000 		.word	.LC1
 1042              		.cfi_endproc
ARM GAS  /tmp/ccGwy9Ku.s 			page 23


 1043              	.LFE14:
 1045              		.section	.text.signrec_parse,"ax",%progbits
 1046              		.align	1
 1047              		.global	signrec_parse
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu fpv4-sp-d16
 1053              	signrec_parse:
 1054              	.LVL103:
 1055              	.LFB15:
 168:Core/Src/run.c **** void signrec_parse(char *command)
 169:Core/Src/run.c **** {
 1056              		.loc 1 169 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 104
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		.loc 1 169 1 is_stmt 0 view .LVU244
 1061 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1062              	.LCFI25:
 1063              		.cfi_def_cfa_offset 24
 1064              		.cfi_offset 4, -24
 1065              		.cfi_offset 5, -20
 1066              		.cfi_offset 6, -16
 1067              		.cfi_offset 7, -12
 1068              		.cfi_offset 8, -8
 1069              		.cfi_offset 14, -4
 1070 0004 9AB0     		sub	sp, sp, #104
 1071              	.LCFI26:
 1072              		.cfi_def_cfa_offset 128
 1073 0006 0646     		mov	r6, r0
 170:Core/Src/run.c ****   int Nparams = 2;
 1074              		.loc 1 170 3 is_stmt 1 view .LVU245
 1075              	.LVL104:
 171:Core/Src/run.c ****   char * params[2];
 1076              		.loc 1 171 3 view .LVU246
 172:Core/Src/run.c ****   int i = 0;
 1077              		.loc 1 172 3 view .LVU247
 173:Core/Src/run.c ****   char* p = memchr(command,' ',strlen(command));
 1078              		.loc 1 173 3 view .LVU248
 1079              		.loc 1 173 13 is_stmt 0 view .LVU249
 1080 0008 FFF7FEFF 		bl	strlen
 1081              	.LVL105:
 1082              		.loc 1 173 13 view .LVU250
 1083 000c 0246     		mov	r2, r0
 1084 000e 2021     		movs	r1, #32
 1085 0010 3046     		mov	r0, r6
 1086 0012 FFF7FEFF 		bl	memchr
 1087              	.LVL106:
 1088 0016 0446     		mov	r4, r0
 1089              	.LVL107:
 174:Core/Src/run.c ****   while(p !=  0){
 1090              		.loc 1 174 3 is_stmt 1 view .LVU251
 172:Core/Src/run.c ****   int i = 0;
 1091              		.loc 1 172 7 is_stmt 0 view .LVU252
 1092 0018 0025     		movs	r5, #0
 1093              		.loc 1 174 8 view .LVU253
ARM GAS  /tmp/ccGwy9Ku.s 			page 24


 1094 001a 24E0     		b	.L69
 1095              	.LVL108:
 1096              	.L70:
 1097              	.LBB11:
 175:Core/Src/run.c ****     while(*p == ' ')p++;
 1098              		.loc 1 175 21 is_stmt 1 discriminator 2 view .LVU254
 1099              		.loc 1 175 22 is_stmt 0 discriminator 2 view .LVU255
 1100 001c 0134     		adds	r4, r4, #1
 1101              	.LVL109:
 1102              	.L74:
 1103              		.loc 1 175 11 discriminator 1 view .LVU256
 1104 001e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1105              		.loc 1 175 10 discriminator 1 view .LVU257
 1106 0020 202B     		cmp	r3, #32
 1107 0022 FBD0     		beq	.L70
 176:Core/Src/run.c ****     if(p ==  strlen(command)+command)break;
 1108              		.loc 1 176 5 is_stmt 1 view .LVU258
 1109              		.loc 1 176 14 is_stmt 0 view .LVU259
 1110 0024 3046     		mov	r0, r6
 1111 0026 FFF7FEFF 		bl	strlen
 1112              	.LVL110:
 1113              		.loc 1 176 29 view .LVU260
 1114 002a 3718     		adds	r7, r6, r0
 1115              		.loc 1 176 7 view .LVU261
 1116 002c A742     		cmp	r7, r4
 1117 002e 20D0     		beq	.L71
 177:Core/Src/run.c ****     char* tmp = memchr(p+1,' ',strlen(command));
 1118              		.loc 1 177 5 is_stmt 1 view .LVU262
 1119              		.loc 1 177 17 is_stmt 0 view .LVU263
 1120 0030 0246     		mov	r2, r0
 1121 0032 2021     		movs	r1, #32
 1122 0034 601C     		adds	r0, r4, #1
 1123 0036 FFF7FEFF 		bl	memchr
 1124              	.LVL111:
 178:Core/Src/run.c ****     if(!tmp)tmp = strlen(command)+command;
 1125              		.loc 1 178 5 is_stmt 1 view .LVU264
 1126              		.loc 1 178 7 is_stmt 0 view .LVU265
 1127 003a 8046     		mov	r8, r0
 1128 003c B0B1     		cbz	r0, .L83
 1129              	.L72:
 1130              	.LVL112:
 179:Core/Src/run.c ****     if(i < Nparams){
 1131              		.loc 1 179 5 is_stmt 1 view .LVU266
 1132              		.loc 1 179 7 is_stmt 0 view .LVU267
 1133 003e 012D     		cmp	r5, #1
 1134 0040 16DC     		bgt	.L73
 1135              	.LBB12:
 180:Core/Src/run.c ****       size_t sz = (tmp-p);
 1136              		.loc 1 180 7 is_stmt 1 view .LVU268
 1137              		.loc 1 180 23 is_stmt 0 view .LVU269
 1138 0042 A8EB0407 		sub	r7, r8, r4
 1139              	.LVL113:
 181:Core/Src/run.c ****       params[i] = malloc(sz+1);
 1140              		.loc 1 181 7 is_stmt 1 view .LVU270
 1141              		.loc 1 181 19 is_stmt 0 view .LVU271
 1142 0046 781C     		adds	r0, r7, #1
 1143 0048 FFF7FEFF 		bl	malloc
ARM GAS  /tmp/ccGwy9Ku.s 			page 25


 1144              	.LVL114:
 1145              		.loc 1 181 17 view .LVU272
 1146 004c 1AAA     		add	r2, sp, #104
 1147 004e 02EB8502 		add	r2, r2, r5, lsl #2
 1148 0052 42F8080C 		str	r0, [r2, #-8]
 182:Core/Src/run.c ****       params[i][sz] = 0;
 1149              		.loc 1 182 7 is_stmt 1 view .LVU273
 1150              		.loc 1 182 21 is_stmt 0 view .LVU274
 1151 0056 0022     		movs	r2, #0
 1152 0058 C255     		strb	r2, [r0, r7]
 183:Core/Src/run.c ****       strncpy(params[i],p,sz);
 1153              		.loc 1 183 7 is_stmt 1 view .LVU275
 1154 005a 3A46     		mov	r2, r7
 1155 005c 2146     		mov	r1, r4
 1156 005e FFF7FEFF 		bl	strncpy
 1157              	.LVL115:
 184:Core/Src/run.c ****       i++;
 1158              		.loc 1 184 7 view .LVU276
 1159              		.loc 1 184 8 is_stmt 0 view .LVU277
 1160 0062 0135     		adds	r5, r5, #1
 1161              	.LVL116:
 1162              		.loc 1 184 8 view .LVU278
 1163              	.LBE12:
 185:Core/Src/run.c ****     } else {
 186:Core/Src/run.c ****         i++;
 187:Core/Src/run.c ****         break;
 188:Core/Src/run.c ****     }
 189:Core/Src/run.c ****     p = tmp;
 1164              		.loc 1 189 5 is_stmt 1 view .LVU279
 1165              		.loc 1 189 7 is_stmt 0 view .LVU280
 1166 0064 4446     		mov	r4, r8
 1167              	.LVL117:
 1168              	.L69:
 1169              		.loc 1 189 7 view .LVU281
 1170              	.LBE11:
 174:Core/Src/run.c ****     while(*p == ' ')p++;
 1171              		.loc 1 174 8 view .LVU282
 1172 0066 002C     		cmp	r4, #0
 1173 0068 D9D1     		bne	.L74
 174:Core/Src/run.c ****     while(*p == ' ')p++;
 1174              		.loc 1 174 8 view .LVU283
 1175 006a 02E0     		b	.L71
 1176              	.LVL118:
 1177              	.L83:
 1178              	.LBB13:
 178:Core/Src/run.c ****     if(i < Nparams){
 1179              		.loc 1 178 17 view .LVU284
 1180 006c B846     		mov	r8, r7
 1181 006e E6E7     		b	.L72
 1182              	.LVL119:
 1183              	.L73:
 186:Core/Src/run.c ****         break;
 1184              		.loc 1 186 9 is_stmt 1 view .LVU285
 186:Core/Src/run.c ****         break;
 1185              		.loc 1 186 10 is_stmt 0 view .LVU286
 1186 0070 0135     		adds	r5, r5, #1
 1187              	.LVL120:
ARM GAS  /tmp/ccGwy9Ku.s 			page 26


 187:Core/Src/run.c ****     }
 1188              		.loc 1 187 9 is_stmt 1 view .LVU287
 1189              	.L71:
 187:Core/Src/run.c ****     }
 1190              		.loc 1 187 9 is_stmt 0 view .LVU288
 1191              	.LBE13:
 190:Core/Src/run.c ****   }
 191:Core/Src/run.c ****   if (i != Nparams)
 1192              		.loc 1 191 3 is_stmt 1 view .LVU289
 1193              		.loc 1 191 6 is_stmt 0 view .LVU290
 1194 0072 022D     		cmp	r5, #2
 1195 0074 0ED0     		beq	.L75
 192:Core/Src/run.c ****   {
 193:Core/Src/run.c ****     printf("Syntax is wrong must be password then message\n");
 1196              		.loc 1 193 5 is_stmt 1 view .LVU291
 1197 0076 1C48     		ldr	r0, .L86
 1198 0078 FFF7FEFF 		bl	puts
 1199              	.LVL121:
 194:Core/Src/run.c ****     if (i >= 1)
 1200              		.loc 1 194 5 view .LVU292
 1201              		.loc 1 194 8 is_stmt 0 view .LVU293
 1202 007c 002D     		cmp	r5, #0
 1203 007e 05DC     		bgt	.L84
 1204              	.L76:
 195:Core/Src/run.c ****       free(params[0]);
 196:Core/Src/run.c ****     if (i >= 2)
 1205              		.loc 1 196 5 is_stmt 1 view .LVU294
 1206              		.loc 1 196 8 is_stmt 0 view .LVU295
 1207 0080 012D     		cmp	r5, #1
 1208 0082 2DDD     		ble	.L68
 197:Core/Src/run.c ****       free(params[1]);
 1209              		.loc 1 197 7 is_stmt 1 view .LVU296
 1210 0084 1998     		ldr	r0, [sp, #100]
 1211 0086 FFF7FEFF 		bl	free
 1212              	.LVL122:
 198:Core/Src/run.c ****     return;
 1213              		.loc 1 198 5 view .LVU297
 1214 008a 29E0     		b	.L68
 1215              	.L84:
 195:Core/Src/run.c ****       free(params[0]);
 1216              		.loc 1 195 7 view .LVU298
 1217 008c 1898     		ldr	r0, [sp, #96]
 1218 008e FFF7FEFF 		bl	free
 1219              	.LVL123:
 1220 0092 F5E7     		b	.L76
 1221              	.L75:
 199:Core/Src/run.c ****   }
 200:Core/Src/run.c ****   uint8_t priv[32];
 1222              		.loc 1 200 3 view .LVU299
 201:Core/Src/run.c ****   uint8_t sig[64];
 1223              		.loc 1 201 3 view .LVU300
 202:Core/Src/run.c ****   get_privkey(&dat, (uint8_t *)params[0], priv);
 1224              		.loc 1 202 3 view .LVU301
 1225              		.loc 1 202 38 is_stmt 0 view .LVU302
 1226 0094 189D     		ldr	r5, [sp, #96]
 1227              	.LVL124:
 1228              		.loc 1 202 3 view .LVU303
ARM GAS  /tmp/ccGwy9Ku.s 			page 27


 1229 0096 10AA     		add	r2, sp, #64
 1230 0098 2946     		mov	r1, r5
 1231 009a 1448     		ldr	r0, .L86+4
 1232 009c FFF7FEFF 		bl	get_privkey
 1233              	.LVL125:
 203:Core/Src/run.c ****   signrec((uint8_t *)params[1], priv, sig);
 1234              		.loc 1 203 3 is_stmt 1 view .LVU304
 1235              		.loc 1 203 28 is_stmt 0 view .LVU305
 1236 00a0 199E     		ldr	r6, [sp, #100]
 1237              	.LVL126:
 1238              		.loc 1 203 3 view .LVU306
 1239 00a2 6A46     		mov	r2, sp
 1240 00a4 10A9     		add	r1, sp, #64
 1241 00a6 3046     		mov	r0, r6
 1242 00a8 FFF7FEFF 		bl	signrec
 1243              	.LVL127:
 204:Core/Src/run.c ****   memset(priv, 0, 32);
 1244              		.loc 1 204 3 is_stmt 1 view .LVU307
 1245 00ac 2022     		movs	r2, #32
 1246 00ae 0021     		movs	r1, #0
 1247 00b0 10A8     		add	r0, sp, #64
 1248 00b2 FFF7FEFF 		bl	memset
 1249              	.LVL128:
 205:Core/Src/run.c ****   for (int i = 0; i < 64; i++)
 1250              		.loc 1 205 3 view .LVU308
 1251              	.LBB14:
 1252              		.loc 1 205 8 view .LVU309
 1253              		.loc 1 205 12 is_stmt 0 view .LVU310
 1254 00b6 0024     		movs	r4, #0
 1255              	.LVL129:
 1256              	.L79:
 1257              		.loc 1 205 3 discriminator 1 view .LVU311
 1258 00b8 3F2C     		cmp	r4, #63
 1259 00ba 08DC     		bgt	.L85
 206:Core/Src/run.c ****     printf("%02x", sig[i]);
 1260              		.loc 1 206 5 is_stmt 1 discriminator 3 view .LVU312
 1261              		.loc 1 206 23 is_stmt 0 discriminator 3 view .LVU313
 1262 00bc 1AAB     		add	r3, sp, #104
 1263 00be 2344     		add	r3, r3, r4
 1264              		.loc 1 206 5 discriminator 3 view .LVU314
 1265 00c0 13F8681C 		ldrb	r1, [r3, #-104]	@ zero_extendqisi2
 1266 00c4 0A48     		ldr	r0, .L86+8
 1267 00c6 FFF7FEFF 		bl	printf
 1268              	.LVL130:
 205:Core/Src/run.c ****   for (int i = 0; i < 64; i++)
 1269              		.loc 1 205 28 discriminator 3 view .LVU315
 1270 00ca 0134     		adds	r4, r4, #1
 1271              	.LVL131:
 205:Core/Src/run.c ****   for (int i = 0; i < 64; i++)
 1272              		.loc 1 205 28 discriminator 3 view .LVU316
 1273 00cc F4E7     		b	.L79
 1274              	.L85:
 205:Core/Src/run.c ****   for (int i = 0; i < 64; i++)
 1275              		.loc 1 205 28 discriminator 3 view .LVU317
 1276              	.LBE14:
 207:Core/Src/run.c ****   printf("\n");
 1277              		.loc 1 207 3 is_stmt 1 view .LVU318
ARM GAS  /tmp/ccGwy9Ku.s 			page 28


 1278 00ce 0A20     		movs	r0, #10
 1279 00d0 FFF7FEFF 		bl	putchar
 1280              	.LVL132:
 208:Core/Src/run.c ****   free(params[1]);
 1281              		.loc 1 208 3 view .LVU319
 1282 00d4 3046     		mov	r0, r6
 1283 00d6 FFF7FEFF 		bl	free
 1284              	.LVL133:
 209:Core/Src/run.c ****   free(params[0]);
 1285              		.loc 1 209 3 view .LVU320
 1286 00da 2846     		mov	r0, r5
 1287 00dc FFF7FEFF 		bl	free
 1288              	.LVL134:
 1289              	.L68:
 210:Core/Src/run.c **** }
 1290              		.loc 1 210 1 is_stmt 0 view .LVU321
 1291 00e0 1AB0     		add	sp, sp, #104
 1292              	.LCFI27:
 1293              		.cfi_def_cfa_offset 24
 1294              		@ sp needed
 1295 00e2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1296              	.L87:
 1297 00e6 00BF     		.align	2
 1298              	.L86:
 1299 00e8 00000000 		.word	.LC2
 1300 00ec 00000000 		.word	dat
 1301 00f0 00000000 		.word	.LC1
 1302              		.cfi_endproc
 1303              	.LFE15:
 1305              		.section	.text.signh_parse,"ax",%progbits
 1306              		.align	1
 1307              		.global	signh_parse
 1308              		.syntax unified
 1309              		.thumb
 1310              		.thumb_func
 1311              		.fpu fpv4-sp-d16
 1313              	signh_parse:
 1314              	.LVL135:
 1315              	.LFB16:
 211:Core/Src/run.c **** 
 212:Core/Src/run.c **** 
 213:Core/Src/run.c **** void signh_parse(char *command)
 214:Core/Src/run.c **** {
 1316              		.loc 1 214 1 is_stmt 1 view -0
 1317              		.cfi_startproc
 1318              		@ args = 0, pretend = 0, frame = 112
 1319              		@ frame_needed = 0, uses_anonymous_args = 0
 1320              		.loc 1 214 1 is_stmt 0 view .LVU323
 1321 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1322              	.LCFI28:
 1323              		.cfi_def_cfa_offset 24
 1324              		.cfi_offset 4, -24
 1325              		.cfi_offset 5, -20
 1326              		.cfi_offset 6, -16
 1327              		.cfi_offset 7, -12
 1328              		.cfi_offset 8, -8
 1329              		.cfi_offset 14, -4
ARM GAS  /tmp/ccGwy9Ku.s 			page 29


 1330 0004 9CB0     		sub	sp, sp, #112
 1331              	.LCFI29:
 1332              		.cfi_def_cfa_offset 136
 1333 0006 0646     		mov	r6, r0
 215:Core/Src/run.c ****   int Nparams = 2;
 1334              		.loc 1 215 3 is_stmt 1 view .LVU324
 1335              	.LVL136:
 216:Core/Src/run.c ****   char * params[2];
 1336              		.loc 1 216 3 view .LVU325
 217:Core/Src/run.c ****   int i = 0;
 1337              		.loc 1 217 3 view .LVU326
 218:Core/Src/run.c ****   char* p = memchr(command,' ',strlen(command));
 1338              		.loc 1 218 3 view .LVU327
 1339              		.loc 1 218 13 is_stmt 0 view .LVU328
 1340 0008 FFF7FEFF 		bl	strlen
 1341              	.LVL137:
 1342              		.loc 1 218 13 view .LVU329
 1343 000c 0246     		mov	r2, r0
 1344 000e 2021     		movs	r1, #32
 1345 0010 3046     		mov	r0, r6
 1346 0012 FFF7FEFF 		bl	memchr
 1347              	.LVL138:
 1348 0016 0446     		mov	r4, r0
 1349              	.LVL139:
 219:Core/Src/run.c ****   while(p !=  0){
 1350              		.loc 1 219 3 is_stmt 1 view .LVU330
 217:Core/Src/run.c ****   int i = 0;
 1351              		.loc 1 217 7 is_stmt 0 view .LVU331
 1352 0018 0025     		movs	r5, #0
 1353              		.loc 1 219 8 view .LVU332
 1354 001a 24E0     		b	.L89
 1355              	.LVL140:
 1356              	.L90:
 1357              	.LBB15:
 220:Core/Src/run.c ****     while(*p == ' ')p++;
 1358              		.loc 1 220 21 is_stmt 1 discriminator 2 view .LVU333
 1359              		.loc 1 220 22 is_stmt 0 discriminator 2 view .LVU334
 1360 001c 0134     		adds	r4, r4, #1
 1361              	.LVL141:
 1362              	.L94:
 1363              		.loc 1 220 11 discriminator 1 view .LVU335
 1364 001e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1365              		.loc 1 220 10 discriminator 1 view .LVU336
 1366 0020 202B     		cmp	r3, #32
 1367 0022 FBD0     		beq	.L90
 221:Core/Src/run.c ****     if(p ==  strlen(command)+command)break;
 1368              		.loc 1 221 5 is_stmt 1 view .LVU337
 1369              		.loc 1 221 14 is_stmt 0 view .LVU338
 1370 0024 3046     		mov	r0, r6
 1371 0026 FFF7FEFF 		bl	strlen
 1372              	.LVL142:
 1373              		.loc 1 221 29 view .LVU339
 1374 002a 3718     		adds	r7, r6, r0
 1375              		.loc 1 221 7 view .LVU340
 1376 002c A742     		cmp	r7, r4
 1377 002e 20D0     		beq	.L91
 222:Core/Src/run.c ****     char* tmp = memchr(p+1,' ',strlen(command));
ARM GAS  /tmp/ccGwy9Ku.s 			page 30


 1378              		.loc 1 222 5 is_stmt 1 view .LVU341
 1379              		.loc 1 222 17 is_stmt 0 view .LVU342
 1380 0030 0246     		mov	r2, r0
 1381 0032 2021     		movs	r1, #32
 1382 0034 601C     		adds	r0, r4, #1
 1383 0036 FFF7FEFF 		bl	memchr
 1384              	.LVL143:
 223:Core/Src/run.c ****     if(!tmp)tmp = strlen(command)+command;
 1385              		.loc 1 223 5 is_stmt 1 view .LVU343
 1386              		.loc 1 223 7 is_stmt 0 view .LVU344
 1387 003a 8046     		mov	r8, r0
 1388 003c B0B1     		cbz	r0, .L103
 1389              	.L92:
 1390              	.LVL144:
 224:Core/Src/run.c ****     if(i < Nparams){
 1391              		.loc 1 224 5 is_stmt 1 view .LVU345
 1392              		.loc 1 224 7 is_stmt 0 view .LVU346
 1393 003e 012D     		cmp	r5, #1
 1394 0040 16DC     		bgt	.L93
 1395              	.LBB16:
 225:Core/Src/run.c ****       size_t sz = (tmp-p);
 1396              		.loc 1 225 7 is_stmt 1 view .LVU347
 1397              		.loc 1 225 23 is_stmt 0 view .LVU348
 1398 0042 A8EB0407 		sub	r7, r8, r4
 1399              	.LVL145:
 226:Core/Src/run.c ****       params[i] = malloc(sz+1);
 1400              		.loc 1 226 7 is_stmt 1 view .LVU349
 1401              		.loc 1 226 19 is_stmt 0 view .LVU350
 1402 0046 781C     		adds	r0, r7, #1
 1403 0048 FFF7FEFF 		bl	malloc
 1404              	.LVL146:
 1405              		.loc 1 226 17 view .LVU351
 1406 004c 1CAA     		add	r2, sp, #112
 1407 004e 02EB8502 		add	r2, r2, r5, lsl #2
 1408 0052 42F8080C 		str	r0, [r2, #-8]
 227:Core/Src/run.c ****       params[i][sz] = 0;
 1409              		.loc 1 227 7 is_stmt 1 view .LVU352
 1410              		.loc 1 227 21 is_stmt 0 view .LVU353
 1411 0056 0022     		movs	r2, #0
 1412 0058 C255     		strb	r2, [r0, r7]
 228:Core/Src/run.c ****       strncpy(params[i],p,sz);
 1413              		.loc 1 228 7 is_stmt 1 view .LVU354
 1414 005a 3A46     		mov	r2, r7
 1415 005c 2146     		mov	r1, r4
 1416 005e FFF7FEFF 		bl	strncpy
 1417              	.LVL147:
 229:Core/Src/run.c ****       i++;
 1418              		.loc 1 229 7 view .LVU355
 1419              		.loc 1 229 8 is_stmt 0 view .LVU356
 1420 0062 0135     		adds	r5, r5, #1
 1421              	.LVL148:
 1422              		.loc 1 229 8 view .LVU357
 1423              	.LBE16:
 230:Core/Src/run.c ****     } else {
 231:Core/Src/run.c ****         i++;
 232:Core/Src/run.c ****         break;
 233:Core/Src/run.c ****     }
ARM GAS  /tmp/ccGwy9Ku.s 			page 31


 234:Core/Src/run.c ****     p = tmp;
 1424              		.loc 1 234 5 is_stmt 1 view .LVU358
 1425              		.loc 1 234 7 is_stmt 0 view .LVU359
 1426 0064 4446     		mov	r4, r8
 1427              	.LVL149:
 1428              	.L89:
 1429              		.loc 1 234 7 view .LVU360
 1430              	.LBE15:
 219:Core/Src/run.c ****     while(*p == ' ')p++;
 1431              		.loc 1 219 8 view .LVU361
 1432 0066 002C     		cmp	r4, #0
 1433 0068 D9D1     		bne	.L94
 219:Core/Src/run.c ****     while(*p == ' ')p++;
 1434              		.loc 1 219 8 view .LVU362
 1435 006a 02E0     		b	.L91
 1436              	.LVL150:
 1437              	.L103:
 1438              	.LBB17:
 223:Core/Src/run.c ****     if(i < Nparams){
 1439              		.loc 1 223 17 view .LVU363
 1440 006c B846     		mov	r8, r7
 1441 006e E6E7     		b	.L92
 1442              	.LVL151:
 1443              	.L93:
 231:Core/Src/run.c ****         break;
 1444              		.loc 1 231 9 is_stmt 1 view .LVU364
 231:Core/Src/run.c ****         break;
 1445              		.loc 1 231 10 is_stmt 0 view .LVU365
 1446 0070 0135     		adds	r5, r5, #1
 1447              	.LVL152:
 232:Core/Src/run.c ****     }
 1448              		.loc 1 232 9 is_stmt 1 view .LVU366
 1449              	.L91:
 232:Core/Src/run.c ****     }
 1450              		.loc 1 232 9 is_stmt 0 view .LVU367
 1451              	.LBE17:
 235:Core/Src/run.c ****   }
 236:Core/Src/run.c ****   if (i != Nparams)
 1452              		.loc 1 236 3 is_stmt 1 view .LVU368
 1453              		.loc 1 236 6 is_stmt 0 view .LVU369
 1454 0072 022D     		cmp	r5, #2
 1455 0074 0ED0     		beq	.L95
 237:Core/Src/run.c ****   {
 238:Core/Src/run.c ****     printf("Syntax is wrong must be password then message\n");
 1456              		.loc 1 238 5 is_stmt 1 view .LVU370
 1457 0076 1C48     		ldr	r0, .L105
 1458 0078 FFF7FEFF 		bl	puts
 1459              	.LVL153:
 239:Core/Src/run.c ****     if (i >= 1)
 1460              		.loc 1 239 5 view .LVU371
 1461              		.loc 1 239 8 is_stmt 0 view .LVU372
 1462 007c 002D     		cmp	r5, #0
 1463 007e 05DC     		bgt	.L104
 1464              	.L96:
 240:Core/Src/run.c ****       free(params[0]);
 241:Core/Src/run.c ****     if (i >= 2)
 1465              		.loc 1 241 5 is_stmt 1 view .LVU373
ARM GAS  /tmp/ccGwy9Ku.s 			page 32


 1466              		.loc 1 241 8 is_stmt 0 view .LVU374
 1467 0080 012D     		cmp	r5, #1
 1468 0082 2DDD     		ble	.L88
 242:Core/Src/run.c ****       free(params[1]);
 1469              		.loc 1 242 7 is_stmt 1 view .LVU375
 1470 0084 1B98     		ldr	r0, [sp, #108]
 1471 0086 FFF7FEFF 		bl	free
 1472              	.LVL154:
 243:Core/Src/run.c ****     return;
 1473              		.loc 1 243 5 view .LVU376
 1474 008a 29E0     		b	.L88
 1475              	.L104:
 240:Core/Src/run.c ****       free(params[0]);
 1476              		.loc 1 240 7 view .LVU377
 1477 008c 1A98     		ldr	r0, [sp, #104]
 1478 008e FFF7FEFF 		bl	free
 1479              	.LVL155:
 1480 0092 F5E7     		b	.L96
 1481              	.L95:
 244:Core/Src/run.c ****   }
 245:Core/Src/run.c ****   uint8_t priv[32];
 1482              		.loc 1 245 3 view .LVU378
 246:Core/Src/run.c ****   uint8_t sig[72];
 1483              		.loc 1 246 3 view .LVU379
 247:Core/Src/run.c ****   get_privkey(&dat, (uint8_t *)params[0], priv);
 1484              		.loc 1 247 3 view .LVU380
 1485              		.loc 1 247 38 is_stmt 0 view .LVU381
 1486 0094 1A9D     		ldr	r5, [sp, #104]
 1487              	.LVL156:
 1488              		.loc 1 247 3 view .LVU382
 1489 0096 12AA     		add	r2, sp, #72
 1490 0098 2946     		mov	r1, r5
 1491 009a 1448     		ldr	r0, .L105+4
 1492 009c FFF7FEFF 		bl	get_privkey
 1493              	.LVL157:
 248:Core/Src/run.c ****   signh((uint8_t *)params[1], priv, sig);
 1494              		.loc 1 248 3 is_stmt 1 view .LVU383
 1495              		.loc 1 248 26 is_stmt 0 view .LVU384
 1496 00a0 1B9E     		ldr	r6, [sp, #108]
 1497              	.LVL158:
 1498              		.loc 1 248 3 view .LVU385
 1499 00a2 6A46     		mov	r2, sp
 1500 00a4 12A9     		add	r1, sp, #72
 1501 00a6 3046     		mov	r0, r6
 1502 00a8 FFF7FEFF 		bl	signh
 1503              	.LVL159:
 249:Core/Src/run.c ****   memset(priv, 0, 32);
 1504              		.loc 1 249 3 is_stmt 1 view .LVU386
 1505 00ac 2022     		movs	r2, #32
 1506 00ae 0021     		movs	r1, #0
 1507 00b0 12A8     		add	r0, sp, #72
 1508 00b2 FFF7FEFF 		bl	memset
 1509              	.LVL160:
 250:Core/Src/run.c ****   for (int i = 0; i < 72; i++)
 1510              		.loc 1 250 3 view .LVU387
 1511              	.LBB18:
 1512              		.loc 1 250 8 view .LVU388
ARM GAS  /tmp/ccGwy9Ku.s 			page 33


 1513              		.loc 1 250 12 is_stmt 0 view .LVU389
 1514 00b6 0024     		movs	r4, #0
 1515              	.LVL161:
 1516              		.loc 1 250 3 view .LVU390
 1517 00b8 07E0     		b	.L99
 1518              	.LVL162:
 1519              	.L100:
 251:Core/Src/run.c ****     printf("%02x", sig[i]);
 1520              		.loc 1 251 5 is_stmt 1 discriminator 3 view .LVU391
 1521              		.loc 1 251 23 is_stmt 0 discriminator 3 view .LVU392
 1522 00ba 1CAB     		add	r3, sp, #112
 1523 00bc 2344     		add	r3, r3, r4
 1524              		.loc 1 251 5 discriminator 3 view .LVU393
 1525 00be 13F8701C 		ldrb	r1, [r3, #-112]	@ zero_extendqisi2
 1526 00c2 0B48     		ldr	r0, .L105+8
 1527 00c4 FFF7FEFF 		bl	printf
 1528              	.LVL163:
 250:Core/Src/run.c ****   for (int i = 0; i < 72; i++)
 1529              		.loc 1 250 28 discriminator 3 view .LVU394
 1530 00c8 0134     		adds	r4, r4, #1
 1531              	.LVL164:
 1532              	.L99:
 250:Core/Src/run.c ****   for (int i = 0; i < 72; i++)
 1533              		.loc 1 250 3 discriminator 1 view .LVU395
 1534 00ca 472C     		cmp	r4, #71
 1535 00cc F5DD     		ble	.L100
 1536              	.LBE18:
 252:Core/Src/run.c ****   printf("\n");
 1537              		.loc 1 252 3 is_stmt 1 view .LVU396
 1538 00ce 0A20     		movs	r0, #10
 1539 00d0 FFF7FEFF 		bl	putchar
 1540              	.LVL165:
 253:Core/Src/run.c ****   free(params[1]);
 1541              		.loc 1 253 3 view .LVU397
 1542 00d4 3046     		mov	r0, r6
 1543 00d6 FFF7FEFF 		bl	free
 1544              	.LVL166:
 254:Core/Src/run.c ****   free(params[0]);
 1545              		.loc 1 254 3 view .LVU398
 1546 00da 2846     		mov	r0, r5
 1547 00dc FFF7FEFF 		bl	free
 1548              	.LVL167:
 1549              	.L88:
 255:Core/Src/run.c **** }
 1550              		.loc 1 255 1 is_stmt 0 view .LVU399
 1551 00e0 1CB0     		add	sp, sp, #112
 1552              	.LCFI30:
 1553              		.cfi_def_cfa_offset 24
 1554              		@ sp needed
 1555 00e2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1556              	.L106:
 1557 00e6 00BF     		.align	2
 1558              	.L105:
 1559 00e8 00000000 		.word	.LC2
 1560 00ec 00000000 		.word	dat
 1561 00f0 00000000 		.word	.LC1
 1562              		.cfi_endproc
ARM GAS  /tmp/ccGwy9Ku.s 			page 34


 1563              	.LFE16:
 1565              		.section	.text.sign_parse,"ax",%progbits
 1566              		.align	1
 1567              		.global	sign_parse
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1571              		.fpu fpv4-sp-d16
 1573              	sign_parse:
 1574              	.LVL168:
 1575              	.LFB17:
 256:Core/Src/run.c **** 
 257:Core/Src/run.c **** void sign_parse(char *command)
 258:Core/Src/run.c **** {
 1576              		.loc 1 258 1 is_stmt 1 view -0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 112
 1579              		@ frame_needed = 0, uses_anonymous_args = 0
 1580              		.loc 1 258 1 is_stmt 0 view .LVU401
 1581 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1582              	.LCFI31:
 1583              		.cfi_def_cfa_offset 24
 1584              		.cfi_offset 4, -24
 1585              		.cfi_offset 5, -20
 1586              		.cfi_offset 6, -16
 1587              		.cfi_offset 7, -12
 1588              		.cfi_offset 8, -8
 1589              		.cfi_offset 14, -4
 1590 0004 9CB0     		sub	sp, sp, #112
 1591              	.LCFI32:
 1592              		.cfi_def_cfa_offset 136
 1593 0006 0646     		mov	r6, r0
 259:Core/Src/run.c ****   int Nparams = 2;
 1594              		.loc 1 259 3 is_stmt 1 view .LVU402
 1595              	.LVL169:
 260:Core/Src/run.c ****   char * params[2];
 1596              		.loc 1 260 3 view .LVU403
 261:Core/Src/run.c ****   int i = 0;
 1597              		.loc 1 261 3 view .LVU404
 262:Core/Src/run.c ****   char* p = memchr(command,' ',strlen(command));
 1598              		.loc 1 262 3 view .LVU405
 1599              		.loc 1 262 13 is_stmt 0 view .LVU406
 1600 0008 FFF7FEFF 		bl	strlen
 1601              	.LVL170:
 1602              		.loc 1 262 13 view .LVU407
 1603 000c 0246     		mov	r2, r0
 1604 000e 2021     		movs	r1, #32
 1605 0010 3046     		mov	r0, r6
 1606 0012 FFF7FEFF 		bl	memchr
 1607              	.LVL171:
 1608 0016 0446     		mov	r4, r0
 1609              	.LVL172:
 263:Core/Src/run.c ****   while(p !=  0){
 1610              		.loc 1 263 3 is_stmt 1 view .LVU408
 261:Core/Src/run.c ****   int i = 0;
 1611              		.loc 1 261 7 is_stmt 0 view .LVU409
 1612 0018 0025     		movs	r5, #0
ARM GAS  /tmp/ccGwy9Ku.s 			page 35


 1613              		.loc 1 263 8 view .LVU410
 1614 001a 24E0     		b	.L108
 1615              	.LVL173:
 1616              	.L109:
 1617              	.LBB19:
 264:Core/Src/run.c ****     while(*p == ' ')p++;
 1618              		.loc 1 264 21 is_stmt 1 discriminator 2 view .LVU411
 1619              		.loc 1 264 22 is_stmt 0 discriminator 2 view .LVU412
 1620 001c 0134     		adds	r4, r4, #1
 1621              	.LVL174:
 1622              	.L113:
 1623              		.loc 1 264 11 discriminator 1 view .LVU413
 1624 001e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1625              		.loc 1 264 10 discriminator 1 view .LVU414
 1626 0020 202B     		cmp	r3, #32
 1627 0022 FBD0     		beq	.L109
 265:Core/Src/run.c ****     if(p ==  strlen(command)+command)break;
 1628              		.loc 1 265 5 is_stmt 1 view .LVU415
 1629              		.loc 1 265 14 is_stmt 0 view .LVU416
 1630 0024 3046     		mov	r0, r6
 1631 0026 FFF7FEFF 		bl	strlen
 1632              	.LVL175:
 1633              		.loc 1 265 29 view .LVU417
 1634 002a 3718     		adds	r7, r6, r0
 1635              		.loc 1 265 7 view .LVU418
 1636 002c A742     		cmp	r7, r4
 1637 002e 20D0     		beq	.L110
 266:Core/Src/run.c ****     char* tmp = memchr(p+1,' ',strlen(command));
 1638              		.loc 1 266 5 is_stmt 1 view .LVU419
 1639              		.loc 1 266 17 is_stmt 0 view .LVU420
 1640 0030 0246     		mov	r2, r0
 1641 0032 2021     		movs	r1, #32
 1642 0034 601C     		adds	r0, r4, #1
 1643 0036 FFF7FEFF 		bl	memchr
 1644              	.LVL176:
 267:Core/Src/run.c ****     if(!tmp)tmp = strlen(command)+command;
 1645              		.loc 1 267 5 is_stmt 1 view .LVU421
 1646              		.loc 1 267 7 is_stmt 0 view .LVU422
 1647 003a 8046     		mov	r8, r0
 1648 003c B0B1     		cbz	r0, .L122
 1649              	.L111:
 1650              	.LVL177:
 268:Core/Src/run.c ****     if(i < Nparams){
 1651              		.loc 1 268 5 is_stmt 1 view .LVU423
 1652              		.loc 1 268 7 is_stmt 0 view .LVU424
 1653 003e 012D     		cmp	r5, #1
 1654 0040 16DC     		bgt	.L112
 1655              	.LBB20:
 269:Core/Src/run.c ****       size_t sz = (tmp-p);
 1656              		.loc 1 269 7 is_stmt 1 view .LVU425
 1657              		.loc 1 269 23 is_stmt 0 view .LVU426
 1658 0042 A8EB0407 		sub	r7, r8, r4
 1659              	.LVL178:
 270:Core/Src/run.c ****       params[i] = malloc(sz+1);
 1660              		.loc 1 270 7 is_stmt 1 view .LVU427
 1661              		.loc 1 270 19 is_stmt 0 view .LVU428
 1662 0046 781C     		adds	r0, r7, #1
ARM GAS  /tmp/ccGwy9Ku.s 			page 36


 1663 0048 FFF7FEFF 		bl	malloc
 1664              	.LVL179:
 1665              		.loc 1 270 17 view .LVU429
 1666 004c 1CAA     		add	r2, sp, #112
 1667 004e 02EB8502 		add	r2, r2, r5, lsl #2
 1668 0052 42F8080C 		str	r0, [r2, #-8]
 271:Core/Src/run.c ****       params[i][sz] = 0;
 1669              		.loc 1 271 7 is_stmt 1 view .LVU430
 1670              		.loc 1 271 21 is_stmt 0 view .LVU431
 1671 0056 0022     		movs	r2, #0
 1672 0058 C255     		strb	r2, [r0, r7]
 272:Core/Src/run.c ****       strncpy(params[i],p,sz);
 1673              		.loc 1 272 7 is_stmt 1 view .LVU432
 1674 005a 3A46     		mov	r2, r7
 1675 005c 2146     		mov	r1, r4
 1676 005e FFF7FEFF 		bl	strncpy
 1677              	.LVL180:
 273:Core/Src/run.c ****       i++;
 1678              		.loc 1 273 7 view .LVU433
 1679              		.loc 1 273 8 is_stmt 0 view .LVU434
 1680 0062 0135     		adds	r5, r5, #1
 1681              	.LVL181:
 1682              		.loc 1 273 8 view .LVU435
 1683              	.LBE20:
 274:Core/Src/run.c ****     } else {
 275:Core/Src/run.c ****         i++;
 276:Core/Src/run.c ****         break;
 277:Core/Src/run.c ****     }
 278:Core/Src/run.c ****     p = tmp;
 1684              		.loc 1 278 5 is_stmt 1 view .LVU436
 1685              		.loc 1 278 7 is_stmt 0 view .LVU437
 1686 0064 4446     		mov	r4, r8
 1687              	.LVL182:
 1688              	.L108:
 1689              		.loc 1 278 7 view .LVU438
 1690              	.LBE19:
 263:Core/Src/run.c ****     while(*p == ' ')p++;
 1691              		.loc 1 263 8 view .LVU439
 1692 0066 002C     		cmp	r4, #0
 1693 0068 D9D1     		bne	.L113
 263:Core/Src/run.c ****     while(*p == ' ')p++;
 1694              		.loc 1 263 8 view .LVU440
 1695 006a 02E0     		b	.L110
 1696              	.LVL183:
 1697              	.L122:
 1698              	.LBB21:
 267:Core/Src/run.c ****     if(i < Nparams){
 1699              		.loc 1 267 17 view .LVU441
 1700 006c B846     		mov	r8, r7
 1701 006e E6E7     		b	.L111
 1702              	.LVL184:
 1703              	.L112:
 275:Core/Src/run.c ****         break;
 1704              		.loc 1 275 9 is_stmt 1 view .LVU442
 275:Core/Src/run.c ****         break;
 1705              		.loc 1 275 10 is_stmt 0 view .LVU443
 1706 0070 0135     		adds	r5, r5, #1
ARM GAS  /tmp/ccGwy9Ku.s 			page 37


 1707              	.LVL185:
 276:Core/Src/run.c ****     }
 1708              		.loc 1 276 9 is_stmt 1 view .LVU444
 1709              	.L110:
 276:Core/Src/run.c ****     }
 1710              		.loc 1 276 9 is_stmt 0 view .LVU445
 1711              	.LBE21:
 279:Core/Src/run.c ****   }
 280:Core/Src/run.c ****   if (i != Nparams)
 1712              		.loc 1 280 3 is_stmt 1 view .LVU446
 1713              		.loc 1 280 6 is_stmt 0 view .LVU447
 1714 0072 022D     		cmp	r5, #2
 1715 0074 0ED0     		beq	.L114
 281:Core/Src/run.c ****   {
 282:Core/Src/run.c ****     printf("Syntax is wrong must be password then message\n");
 1716              		.loc 1 282 5 is_stmt 1 view .LVU448
 1717 0076 1C48     		ldr	r0, .L124
 1718 0078 FFF7FEFF 		bl	puts
 1719              	.LVL186:
 283:Core/Src/run.c ****     if (i >= 1)
 1720              		.loc 1 283 5 view .LVU449
 1721              		.loc 1 283 8 is_stmt 0 view .LVU450
 1722 007c 002D     		cmp	r5, #0
 1723 007e 05DC     		bgt	.L123
 1724              	.L115:
 284:Core/Src/run.c ****       free(params[0]);
 285:Core/Src/run.c ****     if (i >= 2)
 1725              		.loc 1 285 5 is_stmt 1 view .LVU451
 1726              		.loc 1 285 8 is_stmt 0 view .LVU452
 1727 0080 012D     		cmp	r5, #1
 1728 0082 2DDD     		ble	.L107
 286:Core/Src/run.c ****       free(params[1]);
 1729              		.loc 1 286 7 is_stmt 1 view .LVU453
 1730 0084 1B98     		ldr	r0, [sp, #108]
 1731 0086 FFF7FEFF 		bl	free
 1732              	.LVL187:
 287:Core/Src/run.c ****     return;
 1733              		.loc 1 287 5 view .LVU454
 1734 008a 29E0     		b	.L107
 1735              	.L123:
 284:Core/Src/run.c ****       free(params[0]);
 1736              		.loc 1 284 7 view .LVU455
 1737 008c 1A98     		ldr	r0, [sp, #104]
 1738 008e FFF7FEFF 		bl	free
 1739              	.LVL188:
 1740 0092 F5E7     		b	.L115
 1741              	.L114:
 288:Core/Src/run.c ****   }
 289:Core/Src/run.c ****   uint8_t priv[32];
 1742              		.loc 1 289 3 view .LVU456
 290:Core/Src/run.c ****   uint8_t sig[72];
 1743              		.loc 1 290 3 view .LVU457
 291:Core/Src/run.c ****   get_privkey(&dat, (uint8_t *)params[0], priv);
 1744              		.loc 1 291 3 view .LVU458
 1745              		.loc 1 291 38 is_stmt 0 view .LVU459
 1746 0094 1A9D     		ldr	r5, [sp, #104]
 1747              	.LVL189:
ARM GAS  /tmp/ccGwy9Ku.s 			page 38


 1748              		.loc 1 291 3 view .LVU460
 1749 0096 12AA     		add	r2, sp, #72
 1750 0098 2946     		mov	r1, r5
 1751 009a 1448     		ldr	r0, .L124+4
 1752 009c FFF7FEFF 		bl	get_privkey
 1753              	.LVL190:
 292:Core/Src/run.c ****   sign((uint8_t *)params[1], priv, sig);
 1754              		.loc 1 292 3 is_stmt 1 view .LVU461
 1755              		.loc 1 292 25 is_stmt 0 view .LVU462
 1756 00a0 1B9E     		ldr	r6, [sp, #108]
 1757              	.LVL191:
 1758              		.loc 1 292 3 view .LVU463
 1759 00a2 6A46     		mov	r2, sp
 1760 00a4 12A9     		add	r1, sp, #72
 1761 00a6 3046     		mov	r0, r6
 1762 00a8 FFF7FEFF 		bl	sign
 1763              	.LVL192:
 293:Core/Src/run.c ****   memset(priv, 0, 32);
 1764              		.loc 1 293 3 is_stmt 1 view .LVU464
 1765 00ac 2022     		movs	r2, #32
 1766 00ae 0021     		movs	r1, #0
 1767 00b0 12A8     		add	r0, sp, #72
 1768 00b2 FFF7FEFF 		bl	memset
 1769              	.LVL193:
 294:Core/Src/run.c ****   for (int i = 0; i < 72; i++)
 1770              		.loc 1 294 3 view .LVU465
 1771              	.LBB22:
 1772              		.loc 1 294 8 view .LVU466
 1773              		.loc 1 294 12 is_stmt 0 view .LVU467
 1774 00b6 0024     		movs	r4, #0
 1775              	.LVL194:
 1776              		.loc 1 294 3 view .LVU468
 1777 00b8 07E0     		b	.L118
 1778              	.LVL195:
 1779              	.L119:
 295:Core/Src/run.c ****     printf("%02x", sig[i]);
 1780              		.loc 1 295 5 is_stmt 1 discriminator 3 view .LVU469
 1781              		.loc 1 295 23 is_stmt 0 discriminator 3 view .LVU470
 1782 00ba 1CAB     		add	r3, sp, #112
 1783 00bc 2344     		add	r3, r3, r4
 1784              		.loc 1 295 5 discriminator 3 view .LVU471
 1785 00be 13F8701C 		ldrb	r1, [r3, #-112]	@ zero_extendqisi2
 1786 00c2 0B48     		ldr	r0, .L124+8
 1787 00c4 FFF7FEFF 		bl	printf
 1788              	.LVL196:
 294:Core/Src/run.c ****   for (int i = 0; i < 72; i++)
 1789              		.loc 1 294 28 discriminator 3 view .LVU472
 1790 00c8 0134     		adds	r4, r4, #1
 1791              	.LVL197:
 1792              	.L118:
 294:Core/Src/run.c ****   for (int i = 0; i < 72; i++)
 1793              		.loc 1 294 3 discriminator 1 view .LVU473
 1794 00ca 472C     		cmp	r4, #71
 1795 00cc F5DD     		ble	.L119
 1796              	.LBE22:
 296:Core/Src/run.c ****   printf("\n");
 1797              		.loc 1 296 3 is_stmt 1 view .LVU474
ARM GAS  /tmp/ccGwy9Ku.s 			page 39


 1798 00ce 0A20     		movs	r0, #10
 1799 00d0 FFF7FEFF 		bl	putchar
 1800              	.LVL198:
 297:Core/Src/run.c ****   free(params[1]);
 1801              		.loc 1 297 3 view .LVU475
 1802 00d4 3046     		mov	r0, r6
 1803 00d6 FFF7FEFF 		bl	free
 1804              	.LVL199:
 298:Core/Src/run.c ****   free(params[0]);
 1805              		.loc 1 298 3 view .LVU476
 1806 00da 2846     		mov	r0, r5
 1807 00dc FFF7FEFF 		bl	free
 1808              	.LVL200:
 1809              	.L107:
 299:Core/Src/run.c **** }
 1810              		.loc 1 299 1 is_stmt 0 view .LVU477
 1811 00e0 1CB0     		add	sp, sp, #112
 1812              	.LCFI33:
 1813              		.cfi_def_cfa_offset 24
 1814              		@ sp needed
 1815 00e2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1816              	.L125:
 1817 00e6 00BF     		.align	2
 1818              	.L124:
 1819 00e8 00000000 		.word	.LC2
 1820 00ec 00000000 		.word	dat
 1821 00f0 00000000 		.word	.LC1
 1822              		.cfi_endproc
 1823              	.LFE17:
 1825              		.section	.text.priv_parse,"ax",%progbits
 1826              		.align	1
 1827              		.global	priv_parse
 1828              		.syntax unified
 1829              		.thumb
 1830              		.thumb_func
 1831              		.fpu fpv4-sp-d16
 1833              	priv_parse:
 1834              	.LVL201:
 1835              	.LFB18:
 300:Core/Src/run.c **** void priv_parse(char *command)
 301:Core/Src/run.c **** {
 1836              		.loc 1 301 1 is_stmt 1 view -0
 1837              		.cfi_startproc
 1838              		@ args = 0, pretend = 0, frame = 8
 1839              		@ frame_needed = 0, uses_anonymous_args = 0
 1840              		.loc 1 301 1 is_stmt 0 view .LVU479
 1841 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1842              	.LCFI34:
 1843              		.cfi_def_cfa_offset 24
 1844              		.cfi_offset 4, -24
 1845              		.cfi_offset 5, -20
 1846              		.cfi_offset 6, -16
 1847              		.cfi_offset 7, -12
 1848              		.cfi_offset 8, -8
 1849              		.cfi_offset 14, -4
 1850 0004 82B0     		sub	sp, sp, #8
 1851              	.LCFI35:
ARM GAS  /tmp/ccGwy9Ku.s 			page 40


 1852              		.cfi_def_cfa_offset 32
 1853 0006 0646     		mov	r6, r0
 302:Core/Src/run.c ****   int Nparams = 2;
 1854              		.loc 1 302 3 is_stmt 1 view .LVU480
 1855              	.LVL202:
 303:Core/Src/run.c ****   char * params[2];
 1856              		.loc 1 303 3 view .LVU481
 304:Core/Src/run.c ****   int i = 0;
 1857              		.loc 1 304 3 view .LVU482
 305:Core/Src/run.c ****   char* p = memchr(command,' ',strlen(command));
 1858              		.loc 1 305 3 view .LVU483
 1859              		.loc 1 305 13 is_stmt 0 view .LVU484
 1860 0008 FFF7FEFF 		bl	strlen
 1861              	.LVL203:
 1862              		.loc 1 305 13 view .LVU485
 1863 000c 0246     		mov	r2, r0
 1864 000e 2021     		movs	r1, #32
 1865 0010 3046     		mov	r0, r6
 1866 0012 FFF7FEFF 		bl	memchr
 1867              	.LVL204:
 1868 0016 0446     		mov	r4, r0
 1869              	.LVL205:
 306:Core/Src/run.c ****   while(p !=  0){
 1870              		.loc 1 306 3 is_stmt 1 view .LVU486
 304:Core/Src/run.c ****   int i = 0;
 1871              		.loc 1 304 7 is_stmt 0 view .LVU487
 1872 0018 0025     		movs	r5, #0
 1873              		.loc 1 306 8 view .LVU488
 1874 001a 24E0     		b	.L127
 1875              	.LVL206:
 1876              	.L128:
 1877              	.LBB23:
 307:Core/Src/run.c ****     while(*p == ' ')p++;
 1878              		.loc 1 307 21 is_stmt 1 discriminator 2 view .LVU489
 1879              		.loc 1 307 22 is_stmt 0 discriminator 2 view .LVU490
 1880 001c 0134     		adds	r4, r4, #1
 1881              	.LVL207:
 1882              	.L132:
 1883              		.loc 1 307 11 discriminator 1 view .LVU491
 1884 001e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1885              		.loc 1 307 10 discriminator 1 view .LVU492
 1886 0020 202B     		cmp	r3, #32
 1887 0022 FBD0     		beq	.L128
 308:Core/Src/run.c ****     if(p ==  strlen(command)+command)break;
 1888              		.loc 1 308 5 is_stmt 1 view .LVU493
 1889              		.loc 1 308 14 is_stmt 0 view .LVU494
 1890 0024 3046     		mov	r0, r6
 1891 0026 FFF7FEFF 		bl	strlen
 1892              	.LVL208:
 1893              		.loc 1 308 29 view .LVU495
 1894 002a 3718     		adds	r7, r6, r0
 1895              		.loc 1 308 7 view .LVU496
 1896 002c A742     		cmp	r7, r4
 1897 002e 20D0     		beq	.L129
 309:Core/Src/run.c ****     char* tmp = memchr(p+1,' ',strlen(command));
 1898              		.loc 1 309 5 is_stmt 1 view .LVU497
 1899              		.loc 1 309 17 is_stmt 0 view .LVU498
ARM GAS  /tmp/ccGwy9Ku.s 			page 41


 1900 0030 0246     		mov	r2, r0
 1901 0032 2021     		movs	r1, #32
 1902 0034 601C     		adds	r0, r4, #1
 1903 0036 FFF7FEFF 		bl	memchr
 1904              	.LVL209:
 310:Core/Src/run.c ****     if(!tmp)tmp = strlen(command)+command;
 1905              		.loc 1 310 5 is_stmt 1 view .LVU499
 1906              		.loc 1 310 7 is_stmt 0 view .LVU500
 1907 003a 8046     		mov	r8, r0
 1908 003c B0B1     		cbz	r0, .L139
 1909              	.L130:
 1910              	.LVL210:
 311:Core/Src/run.c ****     if(i < Nparams){
 1911              		.loc 1 311 5 is_stmt 1 view .LVU501
 1912              		.loc 1 311 7 is_stmt 0 view .LVU502
 1913 003e 012D     		cmp	r5, #1
 1914 0040 16DC     		bgt	.L131
 1915              	.LBB24:
 312:Core/Src/run.c ****       size_t sz = (tmp-p);
 1916              		.loc 1 312 7 is_stmt 1 view .LVU503
 1917              		.loc 1 312 23 is_stmt 0 view .LVU504
 1918 0042 A8EB0407 		sub	r7, r8, r4
 1919              	.LVL211:
 313:Core/Src/run.c ****       params[i] = malloc(sz+1);
 1920              		.loc 1 313 7 is_stmt 1 view .LVU505
 1921              		.loc 1 313 19 is_stmt 0 view .LVU506
 1922 0046 781C     		adds	r0, r7, #1
 1923 0048 FFF7FEFF 		bl	malloc
 1924              	.LVL212:
 1925              		.loc 1 313 17 view .LVU507
 1926 004c 02AA     		add	r2, sp, #8
 1927 004e 02EB8502 		add	r2, r2, r5, lsl #2
 1928 0052 42F8080C 		str	r0, [r2, #-8]
 314:Core/Src/run.c ****       params[i][sz] = 0;
 1929              		.loc 1 314 7 is_stmt 1 view .LVU508
 1930              		.loc 1 314 21 is_stmt 0 view .LVU509
 1931 0056 0022     		movs	r2, #0
 1932 0058 C255     		strb	r2, [r0, r7]
 315:Core/Src/run.c ****       strncpy(params[i],p,sz);
 1933              		.loc 1 315 7 is_stmt 1 view .LVU510
 1934 005a 3A46     		mov	r2, r7
 1935 005c 2146     		mov	r1, r4
 1936 005e FFF7FEFF 		bl	strncpy
 1937              	.LVL213:
 316:Core/Src/run.c ****       i++;
 1938              		.loc 1 316 7 view .LVU511
 1939              		.loc 1 316 8 is_stmt 0 view .LVU512
 1940 0062 0135     		adds	r5, r5, #1
 1941              	.LVL214:
 1942              		.loc 1 316 8 view .LVU513
 1943              	.LBE24:
 317:Core/Src/run.c ****     } else {
 318:Core/Src/run.c ****         i++;
 319:Core/Src/run.c ****         break;
 320:Core/Src/run.c ****     }
 321:Core/Src/run.c ****     p = tmp;
 1944              		.loc 1 321 5 is_stmt 1 view .LVU514
ARM GAS  /tmp/ccGwy9Ku.s 			page 42


 1945              		.loc 1 321 7 is_stmt 0 view .LVU515
 1946 0064 4446     		mov	r4, r8
 1947              	.LVL215:
 1948              	.L127:
 1949              		.loc 1 321 7 view .LVU516
 1950              	.LBE23:
 306:Core/Src/run.c ****     while(*p == ' ')p++;
 1951              		.loc 1 306 8 view .LVU517
 1952 0066 002C     		cmp	r4, #0
 1953 0068 D9D1     		bne	.L132
 306:Core/Src/run.c ****     while(*p == ' ')p++;
 1954              		.loc 1 306 8 view .LVU518
 1955 006a 02E0     		b	.L129
 1956              	.LVL216:
 1957              	.L139:
 1958              	.LBB25:
 310:Core/Src/run.c ****     if(i < Nparams){
 1959              		.loc 1 310 17 view .LVU519
 1960 006c B846     		mov	r8, r7
 1961 006e E6E7     		b	.L130
 1962              	.LVL217:
 1963              	.L131:
 318:Core/Src/run.c ****         break;
 1964              		.loc 1 318 9 is_stmt 1 view .LVU520
 318:Core/Src/run.c ****         break;
 1965              		.loc 1 318 10 is_stmt 0 view .LVU521
 1966 0070 0135     		adds	r5, r5, #1
 1967              	.LVL218:
 319:Core/Src/run.c ****     }
 1968              		.loc 1 319 9 is_stmt 1 view .LVU522
 1969              	.L129:
 319:Core/Src/run.c ****     }
 1970              		.loc 1 319 9 is_stmt 0 view .LVU523
 1971              	.LBE25:
 322:Core/Src/run.c ****   }
 323:Core/Src/run.c ****   if (i != Nparams)
 1972              		.loc 1 323 3 is_stmt 1 view .LVU524
 1973              		.loc 1 323 6 is_stmt 0 view .LVU525
 1974 0072 022D     		cmp	r5, #2
 1975 0074 0ED0     		beq	.L133
 324:Core/Src/run.c ****   {
 325:Core/Src/run.c ****     printf("Syntax is wrong must be password then message\n");
 1976              		.loc 1 325 5 is_stmt 1 view .LVU526
 1977 0076 0F48     		ldr	r0, .L141
 1978 0078 FFF7FEFF 		bl	puts
 1979              	.LVL219:
 326:Core/Src/run.c ****     if (i >= 1)
 1980              		.loc 1 326 5 view .LVU527
 1981              		.loc 1 326 8 is_stmt 0 view .LVU528
 1982 007c 002D     		cmp	r5, #0
 1983 007e 05DC     		bgt	.L140
 1984              	.L134:
 327:Core/Src/run.c ****       free(params[0]);
 328:Core/Src/run.c ****     if (i >= 2)
 1985              		.loc 1 328 5 is_stmt 1 view .LVU529
 1986              		.loc 1 328 8 is_stmt 0 view .LVU530
 1987 0080 012D     		cmp	r5, #1
ARM GAS  /tmp/ccGwy9Ku.s 			page 43


 1988 0082 14DD     		ble	.L126
 329:Core/Src/run.c ****       free(params[1]);
 1989              		.loc 1 329 7 is_stmt 1 view .LVU531
 1990 0084 0198     		ldr	r0, [sp, #4]
 1991 0086 FFF7FEFF 		bl	free
 1992              	.LVL220:
 330:Core/Src/run.c ****     return;
 1993              		.loc 1 330 5 view .LVU532
 1994 008a 10E0     		b	.L126
 1995              	.L140:
 327:Core/Src/run.c ****       free(params[0]);
 1996              		.loc 1 327 7 view .LVU533
 1997 008c 0098     		ldr	r0, [sp]
 1998 008e FFF7FEFF 		bl	free
 1999              	.LVL221:
 2000 0092 F5E7     		b	.L134
 2001              	.L133:
 331:Core/Src/run.c ****   }
 332:Core/Src/run.c ****   save_privkey((uint8_t *)(params[1]), (uint8_t *)params[0], &dat);
 2002              		.loc 1 332 3 view .LVU534
 2003              		.loc 1 332 34 is_stmt 0 view .LVU535
 2004 0094 019D     		ldr	r5, [sp, #4]
 2005              	.LVL222:
 2006              		.loc 1 332 57 view .LVU536
 2007 0096 009C     		ldr	r4, [sp]
 2008              	.LVL223:
 2009              		.loc 1 332 3 view .LVU537
 2010 0098 074A     		ldr	r2, .L141+4
 2011 009a 2146     		mov	r1, r4
 2012 009c 2846     		mov	r0, r5
 2013 009e FFF7FEFF 		bl	save_privkey
 2014              	.LVL224:
 333:Core/Src/run.c ****   free(params[1]);
 2015              		.loc 1 333 3 is_stmt 1 view .LVU538
 2016 00a2 2846     		mov	r0, r5
 2017 00a4 FFF7FEFF 		bl	free
 2018              	.LVL225:
 334:Core/Src/run.c ****   free(params[0]);
 2019              		.loc 1 334 3 view .LVU539
 2020 00a8 2046     		mov	r0, r4
 2021 00aa FFF7FEFF 		bl	free
 2022              	.LVL226:
 2023              	.L126:
 335:Core/Src/run.c **** }
 2024              		.loc 1 335 1 is_stmt 0 view .LVU540
 2025 00ae 02B0     		add	sp, sp, #8
 2026              	.LCFI36:
 2027              		.cfi_def_cfa_offset 24
 2028              		@ sp needed
 2029 00b0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2030              	.LVL227:
 2031              	.L142:
 2032              		.loc 1 335 1 view .LVU541
 2033              		.align	2
 2034              	.L141:
 2035 00b4 00000000 		.word	.LC2
 2036 00b8 00000000 		.word	dat
ARM GAS  /tmp/ccGwy9Ku.s 			page 44


 2037              		.cfi_endproc
 2038              	.LFE18:
 2040              		.section	.text.pub_parse,"ax",%progbits
 2041              		.align	1
 2042              		.global	pub_parse
 2043              		.syntax unified
 2044              		.thumb
 2045              		.thumb_func
 2046              		.fpu fpv4-sp-d16
 2048              	pub_parse:
 2049              	.LVL228:
 2050              	.LFB19:
 336:Core/Src/run.c **** 
 337:Core/Src/run.c **** void pub_parse(char *command)
 338:Core/Src/run.c **** {
 2051              		.loc 1 338 1 is_stmt 1 view -0
 2052              		.cfi_startproc
 2053              		@ args = 0, pretend = 0, frame = 0
 2054              		@ frame_needed = 0, uses_anonymous_args = 0
 2055              		.loc 1 338 1 is_stmt 0 view .LVU543
 2056 0000 10B5     		push	{r4, lr}
 2057              	.LCFI37:
 2058              		.cfi_def_cfa_offset 8
 2059              		.cfi_offset 4, -8
 2060              		.cfi_offset 14, -4
 2061 0002 0446     		mov	r4, r0
 339:Core/Src/run.c ****   char *p = memchr(command, ' ', strlen(command));
 2062              		.loc 1 339 3 is_stmt 1 view .LVU544
 2063              		.loc 1 339 13 is_stmt 0 view .LVU545
 2064 0004 FFF7FEFF 		bl	strlen
 2065              	.LVL229:
 2066              		.loc 1 339 13 view .LVU546
 2067 0008 0246     		mov	r2, r0
 2068 000a 2021     		movs	r1, #32
 2069 000c 2046     		mov	r0, r4
 2070 000e FFF7FEFF 		bl	memchr
 2071              	.LVL230:
 340:Core/Src/run.c ****   while (*p == ' ')
 2072              		.loc 1 340 3 is_stmt 1 view .LVU547
 2073              		.loc 1 340 9 is_stmt 0 view .LVU548
 2074 0012 00E0     		b	.L144
 2075              	.L145:
 341:Core/Src/run.c ****     p++;
 2076              		.loc 1 341 5 is_stmt 1 view .LVU549
 2077              		.loc 1 341 6 is_stmt 0 view .LVU550
 2078 0014 0130     		adds	r0, r0, #1
 2079              	.LVL231:
 2080              	.L144:
 340:Core/Src/run.c ****   while (*p == ' ')
 2081              		.loc 1 340 10 view .LVU551
 2082 0016 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 340:Core/Src/run.c ****   while (*p == ' ')
 2083              		.loc 1 340 9 view .LVU552
 2084 0018 202B     		cmp	r3, #32
 2085 001a FBD0     		beq	.L145
 342:Core/Src/run.c ****   if (p != command && p)
 2086              		.loc 1 342 3 is_stmt 1 view .LVU553
ARM GAS  /tmp/ccGwy9Ku.s 			page 45


 2087              		.loc 1 342 6 is_stmt 0 view .LVU554
 2088 001c A042     		cmp	r0, r4
 2089 001e 10D0     		beq	.L150
 2090              		.loc 1 342 20 discriminator 1 view .LVU555
 2091 0020 58B9     		cbnz	r0, .L153
 2092 0022 0024     		movs	r4, #0
 2093              	.LVL232:
 2094              	.L148:
 2095              	.LBB26:
 343:Core/Src/run.c ****   {
 344:Core/Src/run.c ****     printf("Syntax is wrong must be password then message\n");
 345:Core/Src/run.c ****     return;
 346:Core/Src/run.c ****   }
 347:Core/Src/run.c ****   for (int i = 0; i < 33; i++)
 2096              		.loc 1 347 3 discriminator 1 view .LVU556
 2097 0024 202C     		cmp	r4, #32
 2098 0026 0EDC     		bgt	.L154
 348:Core/Src/run.c ****     printf("%02x", dat.pub[i]);
 2099              		.loc 1 348 5 is_stmt 1 discriminator 3 view .LVU557
 2100              		.loc 1 348 27 is_stmt 0 discriminator 3 view .LVU558
 2101 0028 094B     		ldr	r3, .L155
 2102 002a 2344     		add	r3, r3, r4
 2103              		.loc 1 348 5 discriminator 3 view .LVU559
 2104 002c 93F84010 		ldrb	r1, [r3, #64]	@ zero_extendqisi2
 2105 0030 0848     		ldr	r0, .L155+4
 2106 0032 FFF7FEFF 		bl	printf
 2107              	.LVL233:
 347:Core/Src/run.c ****     printf("%02x", dat.pub[i]);
 2108              		.loc 1 347 28 discriminator 3 view .LVU560
 2109 0036 0134     		adds	r4, r4, #1
 2110              	.LVL234:
 347:Core/Src/run.c ****     printf("%02x", dat.pub[i]);
 2111              		.loc 1 347 28 discriminator 3 view .LVU561
 2112 0038 F4E7     		b	.L148
 2113              	.LVL235:
 2114              	.L153:
 347:Core/Src/run.c ****     printf("%02x", dat.pub[i]);
 2115              		.loc 1 347 28 discriminator 3 view .LVU562
 2116              	.LBE26:
 344:Core/Src/run.c ****     return;
 2117              		.loc 1 344 5 is_stmt 1 view .LVU563
 2118 003a 0748     		ldr	r0, .L155+8
 2119              	.LVL236:
 344:Core/Src/run.c ****     return;
 2120              		.loc 1 344 5 is_stmt 0 view .LVU564
 2121 003c FFF7FEFF 		bl	puts
 2122              	.LVL237:
 345:Core/Src/run.c ****   }
 2123              		.loc 1 345 5 is_stmt 1 view .LVU565
 2124 0040 04E0     		b	.L143
 2125              	.LVL238:
 2126              	.L150:
 345:Core/Src/run.c ****   }
 2127              		.loc 1 345 5 is_stmt 0 view .LVU566
 2128 0042 0024     		movs	r4, #0
 2129              	.LVL239:
 345:Core/Src/run.c ****   }
ARM GAS  /tmp/ccGwy9Ku.s 			page 46


 2130              		.loc 1 345 5 view .LVU567
 2131 0044 EEE7     		b	.L148
 2132              	.LVL240:
 2133              	.L154:
 349:Core/Src/run.c ****   printf("\n");
 2134              		.loc 1 349 3 is_stmt 1 view .LVU568
 2135 0046 0A20     		movs	r0, #10
 2136 0048 FFF7FEFF 		bl	putchar
 2137              	.LVL241:
 2138              	.L143:
 350:Core/Src/run.c **** }
 2139              		.loc 1 350 1 is_stmt 0 view .LVU569
 2140 004c 10BD     		pop	{r4, pc}
 2141              	.L156:
 2142 004e 00BF     		.align	2
 2143              	.L155:
 2144 0050 00000000 		.word	dat
 2145 0054 00000000 		.word	.LC1
 2146 0058 00000000 		.word	.LC2
 2147              		.cfi_endproc
 2148              	.LFE19:
 2150              		.section	.text.wallet_main,"ax",%progbits
 2151              		.align	1
 2152              		.global	wallet_main
 2153              		.syntax unified
 2154              		.thumb
 2155              		.thumb_func
 2156              		.fpu fpv4-sp-d16
 2158              	wallet_main:
 2159              	.LVL242:
 2160              	.LFB20:
 351:Core/Src/run.c **** 
 352:Core/Src/run.c **** char *commands[] = {"help", "exit", "sign", "save_priv", "get_pub", "save", "load", "q", "signh", "
 353:Core/Src/run.c **** 
 354:Core/Src/run.c **** int wallet_main(char *command)
 355:Core/Src/run.c **** {
 2161              		.loc 1 355 1 is_stmt 1 view -0
 2162              		.cfi_startproc
 2163              		@ args = 0, pretend = 0, frame = 0
 2164              		@ frame_needed = 0, uses_anonymous_args = 0
 2165              		.loc 1 355 1 is_stmt 0 view .LVU571
 2166 0000 70B5     		push	{r4, r5, r6, lr}
 2167              	.LCFI38:
 2168              		.cfi_def_cfa_offset 16
 2169              		.cfi_offset 4, -16
 2170              		.cfi_offset 5, -12
 2171              		.cfi_offset 6, -8
 2172              		.cfi_offset 14, -4
 2173 0002 0546     		mov	r5, r0
 356:Core/Src/run.c ****   size_t offset = (size_t)memchr(command, ' ', strlen(command));
 2174              		.loc 1 356 3 is_stmt 1 view .LVU572
 2175              		.loc 1 356 27 is_stmt 0 view .LVU573
 2176 0004 FFF7FEFF 		bl	strlen
 2177              	.LVL243:
 2178              		.loc 1 356 27 view .LVU574
 2179 0008 0446     		mov	r4, r0
 2180 000a 0246     		mov	r2, r0
ARM GAS  /tmp/ccGwy9Ku.s 			page 47


 2181 000c 2021     		movs	r1, #32
 2182 000e 2846     		mov	r0, r5
 2183 0010 FFF7FEFF 		bl	memchr
 2184              	.LVL244:
 2185              		.loc 1 356 10 view .LVU575
 2186 0014 0646     		mov	r6, r0
 2187              	.LVL245:
 357:Core/Src/run.c ****   if (offset == 0)
 2188              		.loc 1 357 3 is_stmt 1 view .LVU576
 2189              		.loc 1 357 6 is_stmt 0 view .LVU577
 2190 0016 60B1     		cbz	r0, .L175
 2191              	.LVL246:
 2192              	.L158:
 358:Core/Src/run.c ****     offset = (size_t)command + strlen(command) - 1;
 359:Core/Src/run.c ****   size_t sz = sizeof(commands) / sizeof(char *);
 2193              		.loc 1 359 3 is_stmt 1 view .LVU578
 360:Core/Src/run.c ****   int i = 0;
 2194              		.loc 1 360 3 view .LVU579
 361:Core/Src/run.c ****   for (; i < sz; i++)
 2195              		.loc 1 361 3 view .LVU580
 360:Core/Src/run.c ****   int i = 0;
 2196              		.loc 1 360 7 is_stmt 0 view .LVU581
 2197 0018 0024     		movs	r4, #0
 2198              	.LVL247:
 2199              	.L159:
 2200              		.loc 1 361 3 discriminator 1 view .LVU582
 2201 001a 0A2C     		cmp	r4, #10
 2202 001c 0CD8     		bhi	.L160
 362:Core/Src/run.c ****   {
 363:Core/Src/run.c ****     if (strncmp(command, commands[i], offset - (size_t)command) == 0)
 2203              		.loc 1 363 5 is_stmt 1 view .LVU583
 2204              		.loc 1 363 9 is_stmt 0 view .LVU584
 2205 001e 721B     		subs	r2, r6, r5
 2206 0020 234B     		ldr	r3, .L177
 2207 0022 53F82410 		ldr	r1, [r3, r4, lsl #2]
 2208 0026 2846     		mov	r0, r5
 2209 0028 FFF7FEFF 		bl	strncmp
 2210              	.LVL248:
 2211              		.loc 1 363 8 view .LVU585
 2212 002c 20B1     		cbz	r0, .L160
 361:Core/Src/run.c ****   for (; i < sz; i++)
 2213              		.loc 1 361 19 view .LVU586
 2214 002e 0134     		adds	r4, r4, #1
 2215              	.LVL249:
 361:Core/Src/run.c ****   for (; i < sz; i++)
 2216              		.loc 1 361 19 view .LVU587
 2217 0030 F3E7     		b	.L159
 2218              	.LVL250:
 2219              	.L175:
 358:Core/Src/run.c ****   size_t sz = sizeof(commands) / sizeof(char *);
 2220              		.loc 1 358 5 is_stmt 1 view .LVU588
 358:Core/Src/run.c ****   size_t sz = sizeof(commands) / sizeof(char *);
 2221              		.loc 1 358 30 is_stmt 0 view .LVU589
 2222 0032 6619     		adds	r6, r4, r5
 358:Core/Src/run.c ****   size_t sz = sizeof(commands) / sizeof(char *);
 2223              		.loc 1 358 12 view .LVU590
 2224 0034 013E     		subs	r6, r6, #1
ARM GAS  /tmp/ccGwy9Ku.s 			page 48


 2225              	.LVL251:
 358:Core/Src/run.c ****   size_t sz = sizeof(commands) / sizeof(char *);
 2226              		.loc 1 358 12 view .LVU591
 2227 0036 EFE7     		b	.L158
 2228              	.LVL252:
 2229              	.L160:
 364:Core/Src/run.c ****     { // bad code
 365:Core/Src/run.c ****       break;
 366:Core/Src/run.c ****     }
 367:Core/Src/run.c ****   }
 368:Core/Src/run.c ****   if (i == sz)
 2230              		.loc 1 368 3 is_stmt 1 view .LVU592
 2231              		.loc 1 368 6 is_stmt 0 view .LVU593
 2232 0038 0B2C     		cmp	r4, #11
 2233 003a 09D0     		beq	.L176
 369:Core/Src/run.c ****   {
 370:Core/Src/run.c ****     help("2");
 371:Core/Src/run.c ****     return -1;
 372:Core/Src/run.c ****   }
 373:Core/Src/run.c ****   switch (i)
 2234              		.loc 1 373 3 is_stmt 1 view .LVU594
 2235 003c 0A2C     		cmp	r4, #10
 2236 003e 2FD8     		bhi	.L164
 2237 0040 DFE804F0 		tbb	[pc, r4]
 2238              	.L166:
 2239 0044 0C       		.byte	(.L172-.L166)/2
 2240 0045 33       		.byte	(.L173-.L166)/2
 2241 0046 10       		.byte	(.L171-.L166)/2
 2242 0047 15       		.byte	(.L170-.L166)/2
 2243 0048 1A       		.byte	(.L169-.L166)/2
 2244 0049 33       		.byte	(.L173-.L166)/2
 2245 004a 33       		.byte	(.L173-.L166)/2
 2246 004b 33       		.byte	(.L173-.L166)/2
 2247 004c 1F       		.byte	(.L168-.L166)/2
 2248 004d 24       		.byte	(.L167-.L166)/2
 2249 004e 29       		.byte	(.L165-.L166)/2
 2250 004f 00       		.p2align 1
 2251              	.L176:
 370:Core/Src/run.c ****     return -1;
 2252              		.loc 1 370 5 view .LVU595
 2253 0050 1848     		ldr	r0, .L177+4
 2254 0052 FFF7FEFF 		bl	help
 2255              	.LVL253:
 371:Core/Src/run.c ****   }
 2256              		.loc 1 371 5 view .LVU596
 371:Core/Src/run.c ****   }
 2257              		.loc 1 371 12 is_stmt 0 view .LVU597
 2258 0056 4FF0FF34 		mov	r4, #-1
 2259              	.LVL254:
 371:Core/Src/run.c ****   }
 2260              		.loc 1 371 12 view .LVU598
 2261 005a 27E0     		b	.L157
 2262              	.LVL255:
 2263              	.L172:
 374:Core/Src/run.c ****   {
 375:Core/Src/run.c ****   case 0:
 376:Core/Src/run.c ****     help(command);
ARM GAS  /tmp/ccGwy9Ku.s 			page 49


 2264              		.loc 1 376 5 is_stmt 1 view .LVU599
 2265 005c 2846     		mov	r0, r5
 2266 005e FFF7FEFF 		bl	help
 2267              	.LVL256:
 377:Core/Src/run.c ****     break;
 2268              		.loc 1 377 5 view .LVU600
 2269 0062 23E0     		b	.L157
 2270              	.L171:
 378:Core/Src/run.c ****   case 1:
 379:Core/Src/run.c ****     break;
 380:Core/Src/run.c ****   case 2:
 381:Core/Src/run.c ****     sign_parse(command);
 2271              		.loc 1 381 5 view .LVU601
 2272 0064 2846     		mov	r0, r5
 2273 0066 FFF7FEFF 		bl	sign_parse
 2274              	.LVL257:
 382:Core/Src/run.c ****     break;
 2275              		.loc 1 382 5 view .LVU602
 383:Core/Src/run.c ****   case 3:
 384:Core/Src/run.c ****     priv_parse(command);
 385:Core/Src/run.c ****     break;
 386:Core/Src/run.c ****   case 4:
 387:Core/Src/run.c ****     pub_parse(command);
 388:Core/Src/run.c ****     break;
 389:Core/Src/run.c ****   case 5:
 390:Core/Src/run.c ****     break;
 391:Core/Src/run.c ****   case 6:
 392:Core/Src/run.c ****     break;
 393:Core/Src/run.c ****   case 7:
 394:Core/Src/run.c ****     break;
 395:Core/Src/run.c ****   case 8:
 396:Core/Src/run.c ****     signh_parse(command);
 397:Core/Src/run.c ****     break;
 398:Core/Src/run.c ****   case 9:
 399:Core/Src/run.c ****     signrech_parse(command);
 400:Core/Src/run.c ****     break;
 401:Core/Src/run.c ****   case 10:
 402:Core/Src/run.c ****     signrec_parse(command);
 403:Core/Src/run.c ****     break;
 404:Core/Src/run.c ****   default:
 405:Core/Src/run.c ****     help("3");
 406:Core/Src/run.c ****   }
 407:Core/Src/run.c ****   return 0;
 2276              		.loc 1 407 10 is_stmt 0 view .LVU603
 2277 006a 0024     		movs	r4, #0
 2278              	.LVL258:
 382:Core/Src/run.c ****     break;
 2279              		.loc 1 382 5 view .LVU604
 2280 006c 1EE0     		b	.L157
 2281              	.LVL259:
 2282              	.L170:
 384:Core/Src/run.c ****     break;
 2283              		.loc 1 384 5 is_stmt 1 view .LVU605
 2284 006e 2846     		mov	r0, r5
 2285 0070 FFF7FEFF 		bl	priv_parse
 2286              	.LVL260:
 385:Core/Src/run.c ****   case 4:
ARM GAS  /tmp/ccGwy9Ku.s 			page 50


 2287              		.loc 1 385 5 view .LVU606
 2288              		.loc 1 407 10 is_stmt 0 view .LVU607
 2289 0074 0024     		movs	r4, #0
 2290              	.LVL261:
 385:Core/Src/run.c ****   case 4:
 2291              		.loc 1 385 5 view .LVU608
 2292 0076 19E0     		b	.L157
 2293              	.LVL262:
 2294              	.L169:
 387:Core/Src/run.c ****     break;
 2295              		.loc 1 387 5 is_stmt 1 view .LVU609
 2296 0078 2846     		mov	r0, r5
 2297 007a FFF7FEFF 		bl	pub_parse
 2298              	.LVL263:
 388:Core/Src/run.c ****   case 5:
 2299              		.loc 1 388 5 view .LVU610
 2300              		.loc 1 407 10 is_stmt 0 view .LVU611
 2301 007e 0024     		movs	r4, #0
 2302              	.LVL264:
 388:Core/Src/run.c ****   case 5:
 2303              		.loc 1 388 5 view .LVU612
 2304 0080 14E0     		b	.L157
 2305              	.LVL265:
 2306              	.L168:
 396:Core/Src/run.c ****     break;
 2307              		.loc 1 396 5 is_stmt 1 view .LVU613
 2308 0082 2846     		mov	r0, r5
 2309 0084 FFF7FEFF 		bl	signh_parse
 2310              	.LVL266:
 397:Core/Src/run.c ****   case 9:
 2311              		.loc 1 397 5 view .LVU614
 2312              		.loc 1 407 10 is_stmt 0 view .LVU615
 2313 0088 0024     		movs	r4, #0
 2314              	.LVL267:
 397:Core/Src/run.c ****   case 9:
 2315              		.loc 1 397 5 view .LVU616
 2316 008a 0FE0     		b	.L157
 2317              	.LVL268:
 2318              	.L167:
 399:Core/Src/run.c ****     break;
 2319              		.loc 1 399 5 is_stmt 1 view .LVU617
 2320 008c 2846     		mov	r0, r5
 2321 008e FFF7FEFF 		bl	signrech_parse
 2322              	.LVL269:
 400:Core/Src/run.c ****   case 10:
 2323              		.loc 1 400 5 view .LVU618
 2324              		.loc 1 407 10 is_stmt 0 view .LVU619
 2325 0092 0024     		movs	r4, #0
 2326              	.LVL270:
 400:Core/Src/run.c ****   case 10:
 2327              		.loc 1 400 5 view .LVU620
 2328 0094 0AE0     		b	.L157
 2329              	.LVL271:
 2330              	.L165:
 402:Core/Src/run.c ****     break;
 2331              		.loc 1 402 5 is_stmt 1 view .LVU621
 2332 0096 2846     		mov	r0, r5
ARM GAS  /tmp/ccGwy9Ku.s 			page 51


 2333 0098 FFF7FEFF 		bl	signrec_parse
 2334              	.LVL272:
 403:Core/Src/run.c ****   default:
 2335              		.loc 1 403 5 view .LVU622
 2336              		.loc 1 407 10 is_stmt 0 view .LVU623
 2337 009c 0024     		movs	r4, #0
 2338              	.LVL273:
 403:Core/Src/run.c ****   default:
 2339              		.loc 1 403 5 view .LVU624
 2340 009e 05E0     		b	.L157
 2341              	.LVL274:
 2342              	.L164:
 405:Core/Src/run.c ****   }
 2343              		.loc 1 405 5 is_stmt 1 view .LVU625
 2344 00a0 0548     		ldr	r0, .L177+8
 2345 00a2 FFF7FEFF 		bl	help
 2346              	.LVL275:
 2347              		.loc 1 407 10 is_stmt 0 view .LVU626
 2348 00a6 0024     		movs	r4, #0
 2349              	.LVL276:
 2350              		.loc 1 407 10 view .LVU627
 2351 00a8 00E0     		b	.L157
 2352              	.LVL277:
 2353              	.L173:
 2354              		.loc 1 407 10 view .LVU628
 2355 00aa 0024     		movs	r4, #0
 2356              	.LVL278:
 2357              	.L157:
 408:Core/Src/run.c **** }...
 2358              		.loc 1 408 1 view .LVU629
 2359 00ac 2046     		mov	r0, r4
 2360 00ae 70BD     		pop	{r4, r5, r6, pc}
 2361              	.LVL279:
 2362              	.L178:
 2363              		.loc 1 408 1 view .LVU630
 2364              		.align	2
 2365              	.L177:
 2366 00b0 00000000 		.word	.LANCHOR0
 2367 00b4 00000000 		.word	.LC3
 2368 00b8 04000000 		.word	.LC4
 2369              		.cfi_endproc
 2370              	.LFE20:
 2372              		.global	commands
 2373              		.comm	dat,97,4
 2374              		.section	.data.commands,"aw"
 2375              		.align	2
 2376              		.set	.LANCHOR0,. + 0
 2379              	commands:
 2380 0000 00000000 		.word	.LC5
 2381 0004 08000000 		.word	.LC6
 2382 0008 10000000 		.word	.LC7
 2383 000c 18000000 		.word	.LC8
 2384 0010 24000000 		.word	.LC9
 2385 0014 2C000000 		.word	.LC10
 2386 0018 34000000 		.word	.LC11
 2387 001c 3C000000 		.word	.LC12
 2388 0020 40000000 		.word	.LC13
ARM GAS  /tmp/ccGwy9Ku.s 			page 52


 2389 0024 48000000 		.word	.LC14
 2390 0028 54000000 		.word	.LC15
 2391              		.section	.rodata.help.str1.4,"aMS",%progbits,1
 2392              		.align	2
 2393              	.LC0:
 2394 0000 68656C70 		.ascii	"help exit sign save_priv get_pub save load q\012%s\012"
 2394      20657869 
 2394      74207369 
 2394      676E2073 
 2394      6176655F 
 2395 0030 00       		.ascii	"\000"
 2396              		.section	.rodata.save_privkey.str1.4,"aMS",%progbits,1
 2397              		.align	2
 2398              	.LC1:
 2399 0000 25303278 		.ascii	"%02x\000"
 2399      00
 2400              		.section	.rodata.signrech_parse.str1.4,"aMS",%progbits,1
 2401              		.align	2
 2402              	.LC2:
 2403 0000 53796E74 		.ascii	"Syntax is wrong must be password then message\000"
 2403      61782069 
 2403      73207772 
 2403      6F6E6720 
 2403      6D757374 
 2404              		.section	.rodata.str1.4,"aMS",%progbits,1
 2405              		.align	2
 2406              	.LC5:
 2407 0000 68656C70 		.ascii	"help\000"
 2407      00
 2408 0005 000000   		.space	3
 2409              	.LC6:
 2410 0008 65786974 		.ascii	"exit\000"
 2410      00
 2411 000d 000000   		.space	3
 2412              	.LC7:
 2413 0010 7369676E 		.ascii	"sign\000"
 2413      00
 2414 0015 000000   		.space	3
 2415              	.LC8:
 2416 0018 73617665 		.ascii	"save_priv\000"
 2416      5F707269 
 2416      7600
 2417 0022 0000     		.space	2
 2418              	.LC9:
 2419 0024 6765745F 		.ascii	"get_pub\000"
 2419      70756200 
 2420              	.LC10:
 2421 002c 73617665 		.ascii	"save\000"
 2421      00
 2422 0031 000000   		.space	3
 2423              	.LC11:
 2424 0034 6C6F6164 		.ascii	"load\000"
 2424      00
 2425 0039 000000   		.space	3
 2426              	.LC12:
 2427 003c 7100     		.ascii	"q\000"
 2428 003e 0000     		.space	2
ARM GAS  /tmp/ccGwy9Ku.s 			page 53


 2429              	.LC13:
 2430 0040 7369676E 		.ascii	"signh\000"
 2430      6800
 2431 0046 0000     		.space	2
 2432              	.LC14:
 2433 0048 7369676E 		.ascii	"signrech\000"
 2433      72656368 
 2433      00
 2434 0051 000000   		.space	3
 2435              	.LC15:
 2436 0054 7369676E 		.ascii	"signrec\000"
 2436      72656300 
 2437              		.section	.rodata.wallet_main.str1.4,"aMS",%progbits,1
 2438              		.align	2
 2439              	.LC3:
 2440 0000 3200     		.ascii	"2\000"
 2441 0002 0000     		.space	2
 2442              	.LC4:
 2443 0004 3300     		.ascii	"3\000"
 2444              		.text
 2445              	.Letext0:
 2446              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 2447              		.file 3 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stddef.h"
 2448              		.file 4 "/usr/include/newlib/sys/_types.h"
 2449              		.file 5 "/usr/include/newlib/sys/reent.h"
 2450              		.file 6 "/usr/include/newlib/sys/lock.h"
 2451              		.file 7 "/usr/include/newlib/sys/_stdint.h"
 2452              		.file 8 "Core/Inc/structures.h"
 2453              		.file 9 "/usr/include/newlib/stdlib.h"
 2454              		.file 10 "Core/Inc/secp256k1.h"
 2455              		.file 11 "Core/Inc/secp256k1_recovery.h"
 2456              		.file 12 "/usr/include/newlib/string.h"
 2457              		.file 13 "/usr/include/newlib/stdio.h"
 2458              		.file 14 "<built-in>"
 2459              		.file 15 "Core/Inc/sha256.h"
 2460              		.file 16 "Core/Inc/encrypt.h"
ARM GAS  /tmp/ccGwy9Ku.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 run.c
     /tmp/ccGwy9Ku.s:18     .text.help:0000000000000000 $t
     /tmp/ccGwy9Ku.s:26     .text.help:0000000000000000 help
     /tmp/ccGwy9Ku.s:52     .text.help:000000000000000c $d
     /tmp/ccGwy9Ku.s:57     .text.get_privkey:0000000000000000 $t
     /tmp/ccGwy9Ku.s:64     .text.get_privkey:0000000000000000 get_privkey
     /tmp/ccGwy9Ku.s:118    .text.save_privkey:0000000000000000 $t
     /tmp/ccGwy9Ku.s:125    .text.save_privkey:0000000000000000 save_privkey
     /tmp/ccGwy9Ku.s:290    .text.save_privkey:00000000000000b4 $d
     /tmp/ccGwy9Ku.s:295    .text.sign:0000000000000000 $t
     /tmp/ccGwy9Ku.s:302    .text.sign:0000000000000000 sign
     /tmp/ccGwy9Ku.s:371    .text.sign:0000000000000040 $d
     /tmp/ccGwy9Ku.s:376    .text.hex_byte:0000000000000000 $t
     /tmp/ccGwy9Ku.s:383    .text.hex_byte:0000000000000000 hex_byte
     /tmp/ccGwy9Ku.s:435    .text.signh:0000000000000000 $t
     /tmp/ccGwy9Ku.s:442    .text.signh:0000000000000000 signh
     /tmp/ccGwy9Ku.s:544    .text.signh:0000000000000060 $d
     /tmp/ccGwy9Ku.s:549    .text.signrech:0000000000000000 $t
     /tmp/ccGwy9Ku.s:556    .text.signrech:0000000000000000 signrech
     /tmp/ccGwy9Ku.s:693    .text.signrech:0000000000000088 $d
     /tmp/ccGwy9Ku.s:699    .text.signrec:0000000000000000 $t
     /tmp/ccGwy9Ku.s:706    .text.signrec:0000000000000000 signrec
     /tmp/ccGwy9Ku.s:781    .text.signrec:0000000000000048 $d
     /tmp/ccGwy9Ku.s:786    .text.signrech_parse:0000000000000000 $t
     /tmp/ccGwy9Ku.s:793    .text.signrech_parse:0000000000000000 signrech_parse
     /tmp/ccGwy9Ku.s:1039   .text.signrech_parse:00000000000000e8 $d
                            *COM*:0000000000000061 dat
     /tmp/ccGwy9Ku.s:1046   .text.signrec_parse:0000000000000000 $t
     /tmp/ccGwy9Ku.s:1053   .text.signrec_parse:0000000000000000 signrec_parse
     /tmp/ccGwy9Ku.s:1299   .text.signrec_parse:00000000000000e8 $d
     /tmp/ccGwy9Ku.s:1306   .text.signh_parse:0000000000000000 $t
     /tmp/ccGwy9Ku.s:1313   .text.signh_parse:0000000000000000 signh_parse
     /tmp/ccGwy9Ku.s:1559   .text.signh_parse:00000000000000e8 $d
     /tmp/ccGwy9Ku.s:1566   .text.sign_parse:0000000000000000 $t
     /tmp/ccGwy9Ku.s:1573   .text.sign_parse:0000000000000000 sign_parse
     /tmp/ccGwy9Ku.s:1819   .text.sign_parse:00000000000000e8 $d
     /tmp/ccGwy9Ku.s:1826   .text.priv_parse:0000000000000000 $t
     /tmp/ccGwy9Ku.s:1833   .text.priv_parse:0000000000000000 priv_parse
     /tmp/ccGwy9Ku.s:2035   .text.priv_parse:00000000000000b4 $d
     /tmp/ccGwy9Ku.s:2041   .text.pub_parse:0000000000000000 $t
     /tmp/ccGwy9Ku.s:2048   .text.pub_parse:0000000000000000 pub_parse
     /tmp/ccGwy9Ku.s:2144   .text.pub_parse:0000000000000050 $d
     /tmp/ccGwy9Ku.s:2151   .text.wallet_main:0000000000000000 $t
     /tmp/ccGwy9Ku.s:2158   .text.wallet_main:0000000000000000 wallet_main
     /tmp/ccGwy9Ku.s:2239   .text.wallet_main:0000000000000044 $d
     /tmp/ccGwy9Ku.s:2366   .text.wallet_main:00000000000000b0 $d
     /tmp/ccGwy9Ku.s:2379   .data.commands:0000000000000000 commands
     /tmp/ccGwy9Ku.s:2375   .data.commands:0000000000000000 $d
     /tmp/ccGwy9Ku.s:2392   .rodata.help.str1.4:0000000000000000 $d
     /tmp/ccGwy9Ku.s:2397   .rodata.save_privkey.str1.4:0000000000000000 $d
     /tmp/ccGwy9Ku.s:2401   .rodata.signrech_parse.str1.4:0000000000000000 $d
     /tmp/ccGwy9Ku.s:2405   .rodata.str1.4:0000000000000000 $d
     /tmp/ccGwy9Ku.s:2438   .rodata.wallet_main.str1.4:0000000000000000 $d
     /tmp/ccGwy9Ku.s:2250   .text.wallet_main:000000000000004f $d
     /tmp/ccGwy9Ku.s:2250   .text.wallet_main:0000000000000050 $t

ARM GAS  /tmp/ccGwy9Ku.s 			page 55


UNDEFINED SYMBOLS
printf
decrypt
SHA256
putchar
secp256k1_context_create
secp256k1_ec_pubkey_create
secp256k1_ec_pubkey_serialize
encrypt_raw
secp256k1_context_destroy
secp256k1_ecdsa_sign
secp256k1_ecdsa_signature_serialize_der
secp256k1_nonce_function_rfc6979
strtoul
strlen
secp256k1_ecdsa_sign_recoverable
secp256k1_ecdsa_recoverable_signature_serialize_compact
memchr
malloc
strncpy
puts
free
memset
strncmp
