Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 23:11:26 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                               Path #1                                                                                              |                                                                                             WorstPath from Dst                                                                                            |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                                     6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                                             19.390 |                                                                                                                                                                                                    16.860 |
| Logic Delay               | 0.097(5%)                | 4.523(24%)                                                                                                                                                                                         | 4.578(28%)                                                                                                                                                                                                |
| Net Delay                 | 2.058(95%)               | 14.867(76%)                                                                                                                                                                                        | 12.282(72%)                                                                                                                                                                                               |
| Clock Skew                |                   -0.124 |                                                                                                                                                                                              0.076 |                                                                                                                                                                                                    -0.340 |
| Slack                     |                    3.962 |                                                                                                                                                                                            -13.072 |                                                                                                                                                                                                   -11.033 |
| Timing Exception          |                          |                                                                                                                                                                                                    |                                                                                                                                                                                                           |
| Bounding Box Size         | 0% x 0%                  | 19% x 4%                                                                                                                                                                                           | 19% x 4%                                                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                             | (1, 1)                                                                                                                                                                                                    |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                                317 |                                                                                                                                                                                                       450 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                         0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                         0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                         0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                                              |
| Logic Levels              |                        0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                        38 |
| Routes                    |                        1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                        39 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                                  |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                                  |
| DSP Block                 | None                     | None                                                                                                                                                                                               | None                                                                                                                                                                                                      |
| BRAM                      | None                     | None                                                                                                                                                                                               | None                                                                                                                                                                                                      |
| IO Crossings              |                        3 |                                                                                                                                                                                                  1 |                                                                                                                                                                                                         1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                         0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                         0 |
| High Fanout               |                        2 |                                                                                                                                                                                                 53 |                                                                                                                                                                                                        52 |
| Dont Touch                |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                         0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                             | SRL16E/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                           | sector_ret_17842/C                                                                                                                                                                                        |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sector_ret_17842/D                                                                                                                                                                                 | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                                          |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                               Path #2                                                                                              |                                                                                   WorstPath from Dst                                                                                  |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                 6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                                             19.227 |                                                                                                                                                                                16.943 |
| Logic Delay               | 0.097(5%)                | 4.346(23%)                                                                                                                                                                                         | 4.177(25%)                                                                                                                                                                            |
| Net Delay                 | 2.058(95%)               | 14.881(77%)                                                                                                                                                                                        | 12.766(75%)                                                                                                                                                                           |
| Clock Skew                |                   -0.124 |                                                                                                                                                                                             -0.079 |                                                                                                                                                                                -0.145 |
| Slack                     |                    3.962 |                                                                                                                                                                                            -13.064 |                                                                                                                                                                               -10.921 |
| Timing Exception          |                          |                                                                                                                                                                                                    |                                                                                                                                                                                       |
| Bounding Box Size         | 0% x 0%                  | 21% x 4%                                                                                                                                                                                           | 21% x 3%                                                                                                                                                                              |
| Clock Region Distance     | (0, 0)                   | (2, 0)                                                                                                                                                                                             | (2, 1)                                                                                                                                                                                |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                                327 |                                                                                                                                                                                   383 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                          |
| Logic Levels              |                        0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                    34 |
| Routes                    |                        1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                    35 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 FDRE | FDRE LUT3 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                              |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                              |
| DSP Block                 | None                     | None                                                                                                                                                                                               | None                                                                                                                                                                                  |
| BRAM                      | None                     | None                                                                                                                                                                                               | None                                                                                                                                                                                  |
| IO Crossings              |                        3 |                                                                                                                                                                                                  1 |                                                                                                                                                                                     1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| High Fanout               |                        2 |                                                                                                                                                                                                 53 |                                                                                                                                                                                    52 |
| Dont Touch                |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                             | SRL16E/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                           | roi_ret_8065/C                                                                                                                                                                        |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | roi_ret_8065/D                                                                                                                                                                                     | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                      |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                     Path #3                                                                                    |                                                                                               WorstPath from Dst                                                                                               |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                                                          6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                         19.213 |                                                                                                                                                                                                         17.268 |
| Logic Delay               | 0.097(5%)                | 3.961(21%)                                                                                                                                                                     | 4.768(28%)                                                                                                                                                                                                     |
| Net Delay                 | 2.058(95%)               | 15.252(79%)                                                                                                                                                                    | 12.500(72%)                                                                                                                                                                                                    |
| Clock Skew                |                   -0.124 |                                                                                                                                                                         -0.090 |                                                                                                                                                                                                         -0.141 |
| Slack                     |                    3.962 |                                                                                                                                                                        -13.061 |                                                                                                                                                                                                        -11.242 |
| Timing Exception          |                          |                                                                                                                                                                                |                                                                                                                                                                                                                |
| Bounding Box Size         | 0% x 0%                  | 19% x 3%                                                                                                                                                                       | 20% x 3%                                                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                         | (1, 1)                                                                                                                                                                                                         |
| Cumulative Fanout         |                        2 |                                                                                                                                                                            363 |                                                                                                                                                                                                            372 |
| Fixed Loc                 |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                                              0 |
| Fixed Route               |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                                              0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                                              0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                                                   |
| Logic Levels              |                        0 |                                                                                                                                                                             33 |                                                                                                                                                                                                             39 |
| Routes                    |                        1 |                                                                                                                                                                             33 |                                                                                                                                                                                                             40 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT3 FDRE | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                                       |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                                       |
| DSP Block                 | None                     | None                                                                                                                                                                           | None                                                                                                                                                                                                           |
| BRAM                      | None                     | None                                                                                                                                                                           | None                                                                                                                                                                                                           |
| IO Crossings              |                        3 |                                                                                                                                                                              1 |                                                                                                                                                                                                              1 |
| SLR Crossings             |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                                              0 |
| PBlocks                   |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                                              0 |
| High Fanout               |                        2 |                                                                                                                                                                             54 |                                                                                                                                                                                                             52 |
| Dont Touch                |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                                              0 |
| Mark Debug                |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                         | SRL16E/D                                                                                                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                       | roi_ret_7942/C                                                                                                                                                                                                 |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | roi_ret_7942/D                                                                                                                                                                 | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                                               |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #4                                                                                            |                                                                                   WorstPath from Dst                                                                                  |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                                 6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                                        19.210 |                                                                                                                                                                                17.333 |
| Logic Delay               | 0.097(5%)                | 4.337(23%)                                                                                                                                                                                    | 4.148(24%)                                                                                                                                                                            |
| Net Delay                 | 2.058(95%)               | 14.873(77%)                                                                                                                                                                                   | 13.185(76%)                                                                                                                                                                           |
| Clock Skew                |                   -0.124 |                                                                                                                                                                                        -0.093 |                                                                                                                                                                                -0.235 |
| Slack                     |                    3.962 |                                                                                                                                                                                       -13.061 |                                                                                                                                                                               -11.402 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                       |
| Bounding Box Size         | 0% x 0%                  | 19% x 4%                                                                                                                                                                                      | 18% x 3%                                                                                                                                                                              |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                        | (0, 1)                                                                                                                                                                                |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                           332 |                                                                                                                                                                                   451 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                     0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                     0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                     0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                          |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                                    34 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                                    35 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                              |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                              |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                  |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                  |
| IO Crossings              |                        3 |                                                                                                                                                                                             1 |                                                                                                                                                                                     0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                     0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                     0 |
| High Fanout               |                        2 |                                                                                                                                                                                            53 |                                                                                                                                                                                    53 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                     0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | SRL16E/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                      | roi_ret_8898/C                                                                                                                                                                        |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | roi_ret_8898/D                                                                                                                                                                                | sr_5_14.sector_0_sr_5_14.sector_1/D                                                                                                                                                   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                               Path #5                                                                                              |                                                                                     WorstPath from Dst                                                                                     |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                      6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                                             19.365 |                                                                                                                                                                                     17.769 |
| Logic Delay               | 0.097(5%)                | 4.477(24%)                                                                                                                                                                                         | 4.566(26%)                                                                                                                                                                                 |
| Net Delay                 | 2.058(95%)               | 14.888(76%)                                                                                                                                                                                        | 13.203(74%)                                                                                                                                                                                |
| Clock Skew                |                   -0.124 |                                                                                                                                                                                              0.065 |                                                                                                                                                                                     -0.326 |
| Slack                     |                    3.962 |                                                                                                                                                                                            -13.058 |                                                                                                                                                                                    -11.928 |
| Timing Exception          |                          |                                                                                                                                                                                                    |                                                                                                                                                                                            |
| Bounding Box Size         | 0% x 0%                  | 18% x 4%                                                                                                                                                                                           | 20% x 3%                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                             | (1, 1)                                                                                                                                                                                     |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                                317 |                                                                                                                                                                                        379 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                          0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                          0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                               |
| Logic Levels              |                        0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                         35 |
| Routes                    |                        1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                         36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                   |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                   |
| DSP Block                 | None                     | None                                                                                                                                                                                               | None                                                                                                                                                                                       |
| BRAM                      | None                     | None                                                                                                                                                                                               | None                                                                                                                                                                                       |
| IO Crossings              |                        3 |                                                                                                                                                                                                  1 |                                                                                                                                                                                          1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                          0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                          0 |
| High Fanout               |                        2 |                                                                                                                                                                                                 53 |                                                                                                                                                                                         52 |
| Dont Touch                |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                          0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                             | SRL16E/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                           | sector_ret_17226/C                                                                                                                                                                         |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sector_ret_17226/D                                                                                                                                                                                 | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                           |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #6                                                                                       |                                                                                WorstPath from Dst                                                                                |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                            6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                              19.158 |                                                                                                                                                                           17.169 |
| Logic Delay               | 0.097(5%)                | 3.925(21%)                                                                                                                                                                          | 4.057(24%)                                                                                                                                                                       |
| Net Delay                 | 2.058(95%)               | 15.233(79%)                                                                                                                                                                         | 13.112(76%)                                                                                                                                                                      |
| Clock Skew                |                   -0.124 |                                                                                                                                                                              -0.141 |                                                                                                                                                                           -0.189 |
| Slack                     |                    3.962 |                                                                                                                                                                             -13.057 |                                                                                                                                                                          -11.192 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                                                                                                                                                                  |
| Bounding Box Size         | 0% x 0%                  | 19% x 3%                                                                                                                                                                            | 18% x 3%                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                              | (0, 1)                                                                                                                                                                           |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                 365 |                                                                                                                                                                              450 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                     |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                                                                                                                                                               33 |
| Routes                    |                        1 |                                                                                                                                                                                  34 |                                                                                                                                                                               34 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                         |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                         |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                                                                                                                                                                             |
| BRAM                      | None                     | None                                                                                                                                                                                | None                                                                                                                                                                             |
| IO Crossings              |                        3 |                                                                                                                                                                                   1 |                                                                                                                                                                                0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                0 |
| High Fanout               |                        2 |                                                                                                                                                                                  54 |                                                                                                                                                                               53 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                           |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | SRL16E/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                            | roi_ret_9600/C                                                                                                                                                                   |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | roi_ret_9600/D                                                                                                                                                                      | sr_5_14.sector_0_sr_5_14.sector_1/D                                                                                                                                              |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                          Path #7                                                                                         |                                                                                          WorstPath from Dst                                                                                          |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                                6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                                   19.199 |                                                                                                                                                                                               17.623 |
| Logic Delay               | 0.097(5%)                | 4.546(24%)                                                                                                                                                                               | 4.514(26%)                                                                                                                                                                                           |
| Net Delay                 | 2.058(95%)               | 14.653(76%)                                                                                                                                                                              | 13.109(74%)                                                                                                                                                                                          |
| Clock Skew                |                   -0.124 |                                                                                                                                                                                   -0.099 |                                                                                                                                                                                               -0.131 |
| Slack                     |                    3.962 |                                                                                                                                                                                  -13.056 |                                                                                                                                                                                              -11.587 |
| Timing Exception          |                          |                                                                                                                                                                                          |                                                                                                                                                                                                      |
| Bounding Box Size         | 0% x 0%                  | 19% x 3%                                                                                                                                                                                 | 18% x 3%                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                                   | (1, 1)                                                                                                                                                                                               |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                      317 |                                                                                                                                                                                                  355 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                    0 |
| Fixed Route               |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                         |
| Logic Levels              |                        0 |                                                                                                                                                                                       35 |                                                                                                                                                                                                   37 |
| Routes                    |                        1 |                                                                                                                                                                                       35 |                                                                                                                                                                                                   38 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                             |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                             |
| DSP Block                 | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                                 |
| BRAM                      | None                     | None                                                                                                                                                                                     | None                                                                                                                                                                                                 |
| IO Crossings              |                        3 |                                                                                                                                                                                        1 |                                                                                                                                                                                                    1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                    0 |
| PBlocks                   |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                    0 |
| High Fanout               |                        2 |                                                                                                                                                                                       40 |                                                                                                                                                                                                   52 |
| Dont Touch                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                    0 |
| Mark Debug                |                        0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                   | SRL16E/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                 | pt_ret_2127/C                                                                                                                                                                                        |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | pt_ret_2127/D                                                                                                                                                                            | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                                     |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                            Path #8                                                                                            |                                                                                     WorstPath from Dst                                                                                     |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                                      6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                                        19.328 |                                                                                                                                                                                     17.375 |
| Logic Delay               | 0.097(5%)                | 4.768(25%)                                                                                                                                                                                    | 4.325(25%)                                                                                                                                                                                 |
| Net Delay                 | 2.058(95%)               | 14.560(75%)                                                                                                                                                                                   | 13.050(75%)                                                                                                                                                                                |
| Clock Skew                |                   -0.124 |                                                                                                                                                                                         0.033 |                                                                                                                                                                                     -0.279 |
| Slack                     |                    3.962 |                                                                                                                                                                                       -13.053 |                                                                                                                                                                                    -11.487 |
| Timing Exception          |                          |                                                                                                                                                                                               |                                                                                                                                                                                            |
| Bounding Box Size         | 0% x 0%                  | 20% x 2%                                                                                                                                                                                      | 21% x 4%                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                   | (2, 0)                                                                                                                                                                                        | (2, 1)                                                                                                                                                                                     |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                           330 |                                                                                                                                                                                        359 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                          0 |
| Fixed Route               |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                          0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                               |
| Logic Levels              |                        0 |                                                                                                                                                                                            36 |                                                                                                                                                                                         35 |
| Routes                    |                        1 |                                                                                                                                                                                            36 |                                                                                                                                                                                         36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                   |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                      | clk_user                                                                                                                                                                                   |
| DSP Block                 | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                       |
| BRAM                      | None                     | None                                                                                                                                                                                          | None                                                                                                                                                                                       |
| IO Crossings              |                        3 |                                                                                                                                                                                             1 |                                                                                                                                                                                          1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                          0 |
| PBlocks                   |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                          0 |
| High Fanout               |                        2 |                                                                                                                                                                                            40 |                                                                                                                                                                                         52 |
| Dont Touch                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                          0 |
| Mark Debug                |                        0 |                                                                                                                                                                                             0 |                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                        | SRL16E/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                                      | roi_ret_8052/C                                                                                                                                                                             |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | roi_ret_8052/D                                                                                                                                                                                | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                           |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #9                                                                                       |         WorstPath from Dst         |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                               6.250 |                              6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                              19.143 |                              3.682 |
| Logic Delay               | 0.097(5%)                | 4.025(22%)                                                                                                                                                                          | 0.323(9%)                          |
| Net Delay                 | 2.058(95%)               | 15.118(78%)                                                                                                                                                                         | 3.359(91%)                         |
| Clock Skew                |                   -0.124 |                                                                                                                                                                              -0.151 |                             -0.154 |
| Slack                     |                    3.962 |                                                                                                                                                                             -13.052 |                              2.331 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                    |
| Bounding Box Size         | 0% x 0%                  | 19% x 4%                                                                                                                                                                            | 10% x 6%                           |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                              | (0, 1)                             |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                 292 |                                  6 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                       |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                  2 |
| Routes                    |                        1 |                                                                                                                                                                                  35 |                                  3 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 SRL16E              |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                            | clk_user                           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                            | clk_user                           |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                               |
| BRAM                      | None                     | None                                                                                                                                                                                | None                               |
| IO Crossings              |                        3 |                                                                                                                                                                                   1 |                                  3 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                  0 |
| High Fanout               |                        2 |                                                                                                                                                                                  53 |                                  4 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | SRL16E/D                           |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                            | pt_ret_2197_rep_260/C              |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | pt_ret_2197_rep_260/D                                                                                                                                                               | sr_5_7.sector_1_sr_5_14.sector_1/D |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #10                                                                                      |                                                                                          WorstPath from Dst                                                                                          |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                                                6.250 |
| Path Delay                |                    2.155 |                                                                                                                                                                              19.188 |                                                                                                                                                                                               17.735 |
| Logic Delay               | 0.097(5%)                | 4.509(24%)                                                                                                                                                                          | 4.386(25%)                                                                                                                                                                                           |
| Net Delay                 | 2.058(95%)               | 14.679(76%)                                                                                                                                                                         | 13.349(75%)                                                                                                                                                                                          |
| Clock Skew                |                   -0.124 |                                                                                                                                                                              -0.100 |                                                                                                                                                                                               -0.128 |
| Slack                     |                    3.962 |                                                                                                                                                                             -13.046 |                                                                                                                                                                                              -11.696 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                                                                                                                                                                                      |
| Bounding Box Size         | 0% x 0%                  | 20% x 2%                                                                                                                                                                            | 20% x 4%                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                                                                              | (1, 1)                                                                                                                                                                                               |
| Cumulative Fanout         |                        2 |                                                                                                                                                                                 328 |                                                                                                                                                                                                  354 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                    0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                                         |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                                                                                                                                                                                   37 |
| Routes                    |                        1 |                                                                                                                                                                                  34 |                                                                                                                                                                                                   38 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT4 LUT4 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                             |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                             |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                                 |
| BRAM                      | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                                 |
| IO Crossings              |                        3 |                                                                                                                                                                                   1 |                                                                                                                                                                                                    1 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                    0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                    0 |
| High Fanout               |                        2 |                                                                                                                                                                                  40 |                                                                                                                                                                                                   52 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                    0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | SRL16E/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                                                                            | pt_ret_1861/C                                                                                                                                                                                        |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | pt_ret_1861/D                                                                                                                                                                       | sr_5_14.roi_1_sr_5_14.sector_1/D                                                                                                                                                                     |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+-----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 | 31 | 32 |  33 |  34 |  35 |  36 | 37 | 38 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+-----+----+----+
| clk_user        | 6.250ns     |  1 |  7 | 11 | 56 | 37 | 72 | 196 | 204 | 209 | 155 | 50 |  2 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+-----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


