/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [13:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[180:178] + in_data[174:172];
  assign celloutsig_0_2z = celloutsig_0_0z[10:1] + in_data[39:30];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_2z[9:7];
  assign celloutsig_0_7z = { celloutsig_0_0z[13:4], celloutsig_0_2z } === { celloutsig_0_0z[12:0], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_8z[3:0] === celloutsig_1_6z[6:3];
  assign celloutsig_1_16z = celloutsig_1_4z[3:1] === celloutsig_1_5z[18:16];
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z } === { celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_0_0z = in_data[85:72] | in_data[19:6];
  assign celloutsig_1_3z = in_data[103:99] | celloutsig_1_1z[4:0];
  assign celloutsig_1_6z = { celloutsig_1_0z[0], celloutsig_1_1z } | { celloutsig_1_1z[5:3], celloutsig_1_4z };
  assign celloutsig_1_11z = celloutsig_1_3z[3:0] | celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_6z[4:0] | celloutsig_1_5z[11:7];
  assign celloutsig_1_13z = celloutsig_1_6z[2:0] | celloutsig_1_12z[3:1];
  assign celloutsig_1_1z = in_data[157:152] ^ in_data[171:166];
  assign celloutsig_1_2z = celloutsig_1_1z[3:0] ^ { celloutsig_1_0z[0], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[60:55] ^ celloutsig_0_0z[11:6];
  assign celloutsig_1_4z = { celloutsig_1_3z[2], celloutsig_1_0z } ^ celloutsig_1_3z[3:0];
  assign celloutsig_1_7z = { celloutsig_1_1z[4:2], celloutsig_1_4z } ^ celloutsig_1_6z;
  assign celloutsig_1_8z = in_data[166:162] ^ { celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z[3:1], celloutsig_1_3z, celloutsig_1_8z } ^ { celloutsig_1_2z[0], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_4z = ~((in_data[68] & celloutsig_0_1z[0]) | (celloutsig_0_1z[4] & celloutsig_0_0z[12]));
  assign celloutsig_0_6z = ~((_00_[1] & _00_[0]) | (celloutsig_0_4z & celloutsig_0_2z[9]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z[2] & celloutsig_1_7z[5]) | (celloutsig_1_2z[3] & celloutsig_1_5z[8]));
  assign celloutsig_1_15z = ~((celloutsig_1_7z[1] & in_data[159]) | (in_data[181] & celloutsig_1_4z[1]));
  assign { celloutsig_1_5z[7:4], celloutsig_1_5z[19:8] } = { celloutsig_1_2z, in_data[141:130] } ^ { celloutsig_1_3z[3:0], in_data[126:116], celloutsig_1_3z[4] };
  assign celloutsig_1_5z[3:0] = 4'h0;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
