 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:28:39 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:         10.60
  Critical Path Slack:           0.01
  Critical Path Clk Period:     11.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1513
  Buf/Inv Cell Count:             144
  Buf Cell Count:                   3
  Inv Cell Count:                 141
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1318
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3132.070652
  Noncombinational Area:  1292.068138
  Buf/Inv Area:            193.149441
  Total Buffer Area:            13.72
  Total Inverter Area:         179.43
  Macro/Black Box Area:      0.000000
  Net Area:               1078.508922
  -----------------------------------
  Cell Area:              4424.138790
  Design Area:            5502.647712


  Design Rules
  -----------------------------------
  Total Number of Nets:          1657
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.25
  Logic Optimization:                  5.72
  Mapping Optimization:               13.94
  -----------------------------------------
  Overall Compile Time:               45.08
  Overall Compile Wall Clock Time:    47.29

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
