// Generated for: spectre
// Generated on: Apr 27 05:16:35 2015
// Design library name: 16nm_Tests
// Design cell name: Compare24_Test
// Design view name: config
simulator lang=spectre
global 0 vcc! vdd!
parameters vdd=.500
include "/software/cadence/ncsu-FreePDK15/hspice_16nm_hp.include"
// BEGIN Flat Interface Elements
// Flattened IE at /net028<5> uses port path 99999
// Flattened IE at /net028<4> uses port path 99998
// Flattened IE at /net028<3> uses port path 99997
// Flattened IE at /net028<2> uses port path 99996
// Flattened IE at /net028<1> uses port path 99995
// Flattened IE at /net028<0> uses port path 99994
// Flattened IE at /net027<23> uses port path 99993
// Flattened IE at /net027<3> uses port path 99992
// Flattened IE at /net027<2> uses port path 99991
// Flattened IE at /net027<1> uses port path 99990
// Flattened IE at /net027<5> uses port path 99989
// Flattened IE at /net027<4> uses port path 99988
// Flattened IE at /net026<4> uses port path 99987
// Flattened IE at /net026<5> uses port path 99986
// Flattened IE at /net026<2> uses port path 99985
// Flattened IE at /net029<23> uses port path 99984
// Flattened IE at /net027<12> uses port path 99983
// Flattened IE at /net027<11> uses port path 99982
// Flattened IE at /net027<10> uses port path 99981
// Flattened IE at /net026<15> uses port path 99980
// Flattened IE at /net026<13> uses port path 99979
// Flattened IE at /net026<12> uses port path 99978
// Flattened IE at /net026<11> uses port path 99977
// Flattened IE at /net026<10> uses port path 99976
// Flattened IE at /net026<9> uses port path 99975
// Flattened IE at /net026<8> uses port path 99974
// Flattened IE at /net026<7> uses port path 99973
// Flattened IE at /net026<6> uses port path 99972
// Flattened IE at /net027<13> uses port path 99971
// Flattened IE at /net028<8> uses port path 99970
// Flattened IE at /net028<9> uses port path 99969
// Flattened IE at /net028<10> uses port path 99968
// Flattened IE at /net026<20> uses port path 99967
// Flattened IE at /net026<21> uses port path 99966
// Flattened IE at /net026<22> uses port path 99965
// Flattened IE at /net026<23> uses port path 99964
// Flattened IE at /net22 uses port path 99963
// Flattened IE at /net026<0> uses port path 99962
// Flattened IE at /net028<7> uses port path 99961
// Flattened IE at /net028<18> uses port path 99960
// Flattened IE at /net028<17> uses port path 99959
// Flattened IE at /net029<16> uses port path 99958
// Flattened IE at /net029<15> uses port path 99957
// Flattened IE at /net029<14> uses port path 99956
// Flattened IE at /net027<21> uses port path 99955
// Flattened IE at /net027<20> uses port path 99954
// Flattened IE at /net027<19> uses port path 99953
// Flattened IE at /net028<11> uses port path 99952
// Flattened IE at /net028<12> uses port path 99951
// Flattened IE at /net026<1> uses port path 99950
// Flattened IE at /net027<0> uses port path 99949
// Flattened IE at /net027<22> uses port path 99948
// Flattened IE at /net029<19> uses port path 99947
// Flattened IE at /net027<17> uses port path 99946
// Flattened IE at /net028<13> uses port path 99945
// Flattened IE at /net028<14> uses port path 99944
// Flattened IE at /net029<18> uses port path 99943
// Flattened IE at /net027<18> uses port path 99942
// Flattened IE at /net21 uses port path 99941
// Flattened IE at /net029<13> uses port path 99940
// Flattened IE at /net029<12> uses port path 99939
// Flattened IE at /net029<11> uses port path 99938
// Flattened IE at /net029<10> uses port path 99937
// Flattened IE at /net029<9> uses port path 99936
// Flattened IE at /net029<8> uses port path 99935
// Flattened IE at /net029<7> uses port path 99934
// Flattened IE at /net029<6> uses port path 99933
// Flattened IE at /net029<5> uses port path 99932
// Flattened IE at /net029<4> uses port path 99931
// Flattened IE at /net029<3> uses port path 99930
// Flattened IE at /net029<2> uses port path 99929
// Flattened IE at /net029<1> uses port path 99928
// Flattened IE at /net029<0> uses port path 99927
// Flattened IE at /net028<23> uses port path 99926
// Flattened IE at /net028<22> uses port path 99925
// Flattened IE at /net028<21> uses port path 99924
// Flattened IE at /net028<20> uses port path 99923
// Flattened IE at /net028<19> uses port path 99922
// Flattened IE at /net029<20> uses port path 99921
// Flattened IE at /net029<21> uses port path 99920
// Flattened IE at /net029<22> uses port path 99919
// Flattened IE at /net23 uses port path 99918
// Flattened IE at /net029<17> uses port path 99917
// Flattened IE at /net027<14> uses port path 99916
// Flattened IE at /net027<15> uses port path 99915
// Flattened IE at /net027<16> uses port path 99914
// Flattened IE at /net026<16> uses port path 99913
// Flattened IE at /net026<17> uses port path 99912
// Flattened IE at /net026<18> uses port path 99911
// Flattened IE at /net026<19> uses port path 99910
// Flattened IE at /net028<15> uses port path 99909
// Flattened IE at /net028<16> uses port path 99908
// Flattened IE at /net026<3> uses port path 99907
// Flattened IE at /net028<6> uses port path 99906
// Flattened IE at /net027<6> uses port path 99905
// Flattened IE at /net027<7> uses port path 99904
// Flattened IE at /net027<8> uses port path 99903
// Flattened IE at /net027<9> uses port path 99902
// Flattened IE at /net026<14> uses port path 99901
// END Flat Interface Elements

// Library name: 16nm
// Cell name: inv_1xt
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt inv_1xt A Y
    M0 (Y A 0 0) nfet w=288n l=20n nfin=7 m=1 degradation=no
    M1 (Y A vcc! vcc!) pfet w=100n l=20n nfin=7 m=1 degradation=no
ends inv_1xt
// End of subcircuit definition.

// Library name: 16nm
// Cell name: nor_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt nor_1x A B Y
    M3 (Y B or_pd_ps vdd!) pfet w=200n l=20n nfin=1 m=1 degradation=no
    M2 (or_pd_ps A vdd! vdd!) pfet w=200n l=20n nfin=1 m=1 \
        degradation=no
    M1 (Y B 0 0) nfet w=60n l=20n nfin=1 m=1 degradation=no
    M0 (Y A 0 0) nfet w=60n l=20n nfin=1 m=1 degradation=no
ends nor_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: inv_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt inv_1x A Y
    M0 (Y A 0 0) nfet w=288n l=20n nfin=7 m=1 degradation=no
    M1 (Y A vdd! vdd!) pfet w=100n l=20n nfin=7 m=1 degradation=no
ends inv_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: TH22~
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt _sub8 A B Y
    I6 (net010 Y) inv_1x
    M5 (net010 net5 0 0) nfet w=48n l=16n nfin=1 m=1 degradation=no
    M4 (net5 net010 net9 0) nfet w=48n l=16n nfin=1 m=1 degradation=no
    M3 (net9 B 0 0) nfet w=48n l=16n nfin=1 m=1 degradation=no
    M2 (net9 A 0 0) nfet w=48n l=16n nfin=1 m=1 degradation=no
    M1 (net5 B net17 0) nfet w=80n l=16n nfin=1 m=1 degradation=no
    M0 (net17 A 0 0) nfet w=80n l=16n nfin=1 m=1 degradation=no
    M11 (net010 net5 vdd! vdd!) pfet w=80n l=16n nfin=1 m=1 \
        degradation=no
    M10 (net5 B net032 vdd!) pfet w=160n l=16n nfin=1 m=1 \
        degradation=no
    M9 (net032 A vdd! vdd!) pfet w=160n l=16n nfin=1 m=1 degradation=no
    M8 (net037 B vdd! vdd!) pfet w=80n l=16n nfin=1 m=1 degradation=no
    M7 (net037 A vdd! vdd!) pfet w=80n l=16n nfin=1 m=1 degradation=no
    M6 (net5 net010 net037 vdd!) pfet w=80n l=16n nfin=1 m=1 \
        degradation=no
ends _sub8
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Valid_DR
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Valid_DR a0 a1 b0 b1 v
    I1 (b0 b1 net11) nor_1x
    I0 (a0 a1 net12) nor_1x
    I2 (net12 net11 v) _sub8
ends Valid_DR
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Compare_DR
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Compare_DR y0 y1 a0 a1 b0 b1 vAck
    M10 (net023 vAck vdd! vdd!) pfet w=80n l=20n nfin=1 m=1 \
        degradation=yes
    M0 (net015 vAck vdd! vdd!) pfet w=80n l=20n nfin=1 m=1 \
        degradation=yes
    M9 (net26 vAck 0 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    M8 (net023 a1 net35 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    M7 (net35 b0 net26 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    M6 (net36 b1 net26 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    M5 (net023 a0 net36 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    M4 (net38 b0 net26 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    M3 (net37 b1 net26 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    M2 (net015 a1 net37 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    M1 (net015 a0 net38 0) nfet w=120n l=20n nfin=1 m=1 degradation=no
    I61 (a0 a1 b0 b1 vAck) Valid_DR
    I6 (net015 y1) inv_1x
    I5 (net023 y0) inv_1x
ends Compare_DR
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Compare4_DR
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Compare4_DR a0_3 a0_2 a0_1 a0_0 a1_3 a1_2 a1_1 a1_0 b0_3 b0_2 \
        b0_1 b0_0 b1_3 b1_2 b1_1 b1_0 y0_3 y0_2 y0_1 y0_0 y1_3 y1_2 \
        y1_1 y1_0
    I6 (y0_3 y1_3 a0_3 a1_3 b0_3 b1_3 net13) Compare_DR
    I4 (y0_2 y1_2 a0_2 a1_2 b0_2 b1_2 net14) Compare_DR
    I2 (y0_1 y1_1 a0_1 a1_1 b0_1 b1_1 net15) Compare_DR
    I0 (y0_0 y1_0 a0_0 a1_0 b0_0 b1_0 net16) Compare_DR
ends Compare4_DR
// End of subcircuit definition.

// Library name: 16nm
// Cell name: or_1x
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt or_1x A B Y
    I6 (A B AnorB) nor_1x
    I7 (AnorB Y) inv_1x
ends or_1x
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Compare2_DR
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Compare2_DR y0_1 y0_0 y1_1 y1_0 a0_1 a0_0 a1_1 a1_0 b0_1 b0_0 \
        b1_1 b1_0
    I2 (y0_1 y1_1 a0_1 a1_1 b0_1 b1_1 net15) Compare_DR
    I0 (y0_0 y1_0 a0_0 a1_0 b0_0 b1_0 net16) Compare_DR
ends Compare2_DR
// End of subcircuit definition.

// Library name: 16nm
// Cell name: Compare24_DR
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt Compare24_DR a0_23 a0_22 a0_21 a0_20 a0_19 a0_18 a0_17 a0_16 \
        a0_15 a0_14 a0_13 a0_12 a0_11 a0_10 a0_9 a0_8 a0_7 a0_6 a0_5 \
        a0_4 a0_3 a0_2 a0_1 a0_0 a1_23 a1_22 a1_21 a1_20 a1_19 a1_18 \
        a1_17 a1_16 a1_15 a1_14 a1_13 a1_12 a1_11 a1_10 a1_9 a1_8 a1_7 \
        a1_6 a1_5 a1_4 a1_3 a1_2 a1_1 a1_0 b0_23 b0_22 b0_21 b0_20 \
        b0_19 b0_18 b0_17 b0_16 b0_15 b0_14 b0_13 b0_12 b0_11 b0_10 \
        b0_9 b0_8 b0_7 b0_6 b0_5 b0_4 b0_3 b0_2 b0_1 b0_0 b1_23 b1_22 \
        b1_21 b1_20 b1_19 b1_18 b1_17 b1_16 b1_15 b1_14 b1_13 b1_12 \
        b1_11 b1_10 b1_9 b1_8 b1_7 b1_6 b1_5 b1_4 b1_3 b1_2 b1_1 b1_0 \
        Eq \~Eq vAck
    I46 (net47_0 net47_1 net47_2 net47_3 net46_0 net46_1 net46_2 \
        net46_3 s2_n3_y0_3 s2_n3_y0_2 s2_n3_y0_1 s2_n3_y0_0 s2_n3_y1_3 \
        s2_n3_y1_2 s2_n3_y1_1 s2_n3_y1_0 s3_y0_3 s3_y0_2 s3_y0_1 \
        s3_y0_0 s3_y1_3 s3_y1_2 s3_y1_1 s3_y1_0) Compare4_DR
    I41 (a0_23 a0_22 a0_21 a0_20 a1_23 a1_22 a1_21 a1_20 b0_23 b0_22 \
        b0_21 b0_20 b1_23 b1_22 b1_21 b1_20 _6y0_3 _6y0_2 _6y0_1 _6y0_0 \
        _6y1_3 _6y1_2 _6y1_1 _6y1_0) Compare4_DR
    I16 (a0_19 a0_18 a0_17 a0_16 a1_19 a1_18 a1_17 a1_16 b0_19 b0_18 \
        b0_17 b0_16 b1_19 b1_18 b1_17 b1_16 _5y0_3 _5y0_2 _5y0_1 _5y0_0 \
        _5y1_3 _5y1_2 _5y1_1 _5y1_0) Compare4_DR
    I11 (a0_7 a0_6 a0_5 a0_4 a1_7 a1_6 a1_5 a1_4 b0_7 b0_6 b0_5 b0_4 \
        b1_7 b1_6 b1_5 b1_4 _2y0_3 _2y0_2 _2y0_1 _2y0_0 _2y1_3 _2y1_2 \
        _2y1_1 _2y1_0) Compare4_DR
    I10 (a0_3 a0_2 a0_1 a0_0 a1_3 a1_2 a1_1 a1_0 b0_3 b0_2 b0_1 b0_0 \
        b1_3 b1_2 b1_1 b1_0 _1y0_3 _1y0_2 _1y0_1 _1y0_0 _1y1_3 _1y1_2 \
        _1y1_1 _1y1_0) Compare4_DR
    I14 (a0_11 a0_10 a0_9 a0_8 a1_11 a1_10 a1_9 a1_8 b0_11 b0_10 b0_9 \
        b0_8 b1_11 b1_10 b1_9 b1_8 _3y0_3 _3y0_2 _3y0_1 _3y0_0 _3y1_3 \
        _3y1_2 _3y1_1 _3y1_0) Compare4_DR
    I13 (a0_15 a0_14 a0_13 a0_12 a1_15 a1_14 a1_13 a1_12 b0_15 b0_14 \
        b0_13 b0_12 b1_15 b1_14 b1_13 b1_12 _4y0_3 _4y0_2 _4y0_1 _4y0_0 \
        _4y1_3 _4y1_2 _4y1_1 _4y1_0) Compare4_DR
    I43 (s2_n1_y0_3 s2_n1_y0_2 s2_n1_y0_1 s2_n1_y0_0 s2_n1_y1_3 \
        s2_n1_y1_2 s2_n1_y1_1 s2_n1_y1_0 s2_n2_y0_3 s2_n2_y0_2 \
        s2_n2_y0_1 s2_n2_y0_0 s2_n2_y1_3 s2_n2_y1_2 s2_n2_y1_1 \
        s2_n2_y1_0 net47_0 net47_1 net47_2 net47_3 net46_0 net46_1 \
        net46_2 net46_3) Compare4_DR
    I42 (_3y0_3 _3y0_2 _3y0_1 _3y0_0 _3y1_3 _3y1_2 _3y1_1 _3y1_0 _4y0_3 \
        _4y0_2 _4y0_1 _4y0_0 _4y1_3 _4y1_2 _4y1_1 _4y1_0 s2_n2_y0_3 \
        s2_n2_y0_2 s2_n2_y0_1 s2_n2_y0_0 s2_n2_y1_3 s2_n2_y1_2 \
        s2_n2_y1_1 s2_n2_y1_0) Compare4_DR
    I45 (_5y0_3 _5y0_2 _5y0_1 _5y0_0 _5y1_3 _5y1_2 _5y1_1 _5y1_0 _6y0_3 \
        _6y0_2 _6y0_1 _6y0_0 _6y1_3 _6y1_2 _6y1_1 _6y1_0 s2_n3_y0_3 \
        s2_n3_y0_2 s2_n3_y0_1 s2_n3_y0_0 s2_n3_y1_3 s2_n3_y1_2 \
        s2_n3_y1_1 s2_n3_y1_0) Compare4_DR
    I44 (_1y0_3 _1y0_2 _1y0_1 _1y0_0 _1y1_3 _1y1_2 _1y1_1 _1y1_0 _2y0_3 \
        _2y0_2 _2y0_1 _2y0_0 _2y1_3 _2y1_2 _2y1_1 _2y1_0 s2_n1_y0_3 \
        s2_n1_y0_2 s2_n1_y0_1 s2_n1_y0_0 s2_n1_y1_3 s2_n1_y1_2 \
        s2_n1_y1_1 s2_n1_y1_0) Compare4_DR
    I48 (\~Eq Eq sfy0_0 sfy1_0 sfy0_1 sfy1_1 net50) Compare_DR
    I49 (Eq \~Eq vAck) or_1x
    I47 (sfy0_1 sfy0_0 sfy1_1 sfy1_0 s3_y0_1 s3_y0_0 s3_y1_1 s3_y1_0 \
        s3_y0_3 s3_y0_2 s3_y1_3 s3_y1_2) Compare2_DR
ends Compare24_DR
// End of subcircuit definition.

// Library name: 16nm_Tests
// Cell name: Compare24_Test
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
// system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
V0 (vcc! 0) vsource type=dc dc=vdd
V1 (vdd! 0) vsource type=dc dc=vdd
I13 (MissT net22) inv_1xt
I15 (HitT net23) inv_1xt
I14 (ValidT net21) inv_1xt
I5_23 (net029_0 a1T_23) inv_1xt
I5_22 (net029_1 a1T_22) inv_1xt
I5_21 (net029_2 a1T_21) inv_1xt
I5_20 (net029_3 a1T_20) inv_1xt
I5_19 (net029_4 a1T_19) inv_1xt
I5_18 (net029_5 a1T_18) inv_1xt
I5_17 (net029_6 a1T_17) inv_1xt
I5_16 (net029_7 a1T_16) inv_1xt
I5_15 (net029_8 a1T_15) inv_1xt
I5_14 (net029_9 a1T_14) inv_1xt
I5_13 (net029_10 a1T_13) inv_1xt
I5_12 (net029_11 a1T_12) inv_1xt
I5_11 (net029_12 a1T_11) inv_1xt
I5_10 (net029_13 a1T_10) inv_1xt
I5_9 (net029_14 a1T_9) inv_1xt
I5_8 (net029_15 a1T_8) inv_1xt
I5_7 (net029_16 a1T_7) inv_1xt
I5_6 (net029_17 a1T_6) inv_1xt
I5_5 (net029_18 a1T_5) inv_1xt
I5_4 (net029_19 a1T_4) inv_1xt
I5_3 (net029_20 a1T_3) inv_1xt
I5_2 (net029_21 a1T_2) inv_1xt
I5_1 (net029_22 a1T_1) inv_1xt
I5_0 (net029_23 a1T_0) inv_1xt
I22_23 (net027_0 b0T_23) inv_1xt
I22_22 (net027_1 b0T_22) inv_1xt
I22_21 (net027_2 b0T_21) inv_1xt
I22_20 (net027_3 b0T_20) inv_1xt
I22_19 (net027_4 b0T_19) inv_1xt
I22_18 (net027_5 b0T_18) inv_1xt
I22_17 (net027_6 b0T_17) inv_1xt
I22_16 (net027_7 b0T_16) inv_1xt
I22_15 (net027_8 b0T_15) inv_1xt
I22_14 (net027_9 b0T_14) inv_1xt
I22_13 (net027_10 b0T_13) inv_1xt
I22_12 (net027_11 b0T_12) inv_1xt
I22_11 (net027_12 b0T_11) inv_1xt
I22_10 (net027_13 b0T_10) inv_1xt
I22_9 (net027_14 b0T_9) inv_1xt
I22_8 (net027_15 b0T_8) inv_1xt
I22_7 (net027_16 b0T_7) inv_1xt
I22_6 (net027_17 b0T_6) inv_1xt
I22_5 (net027_18 b0T_5) inv_1xt
I22_4 (net027_19 b0T_4) inv_1xt
I22_3 (net027_20 b0T_3) inv_1xt
I22_2 (net027_21 b0T_2) inv_1xt
I22_1 (net027_22 b0T_1) inv_1xt
I22_0 (net027_23 b0T_0) inv_1xt
I23_23 (net026_0 b1T_23) inv_1xt
I23_22 (net026_1 b1T_22) inv_1xt
I23_21 (net026_2 b1T_21) inv_1xt
I23_20 (net026_3 b1T_20) inv_1xt
I23_19 (net026_4 b1T_19) inv_1xt
I23_18 (net026_5 b1T_18) inv_1xt
I23_17 (net026_6 b1T_17) inv_1xt
I23_16 (net026_7 b1T_16) inv_1xt
I23_15 (net026_8 b1T_15) inv_1xt
I23_14 (net026_9 b1T_14) inv_1xt
I23_13 (net026_10 b1T_13) inv_1xt
I23_12 (net026_11 b1T_12) inv_1xt
I23_11 (net026_12 b1T_11) inv_1xt
I23_10 (net026_13 b1T_10) inv_1xt
I23_9 (net026_14 b1T_9) inv_1xt
I23_8 (net026_15 b1T_8) inv_1xt
I23_7 (net026_16 b1T_7) inv_1xt
I23_6 (net026_17 b1T_6) inv_1xt
I23_5 (net026_18 b1T_5) inv_1xt
I23_4 (net026_19 b1T_4) inv_1xt
I23_3 (net026_20 b1T_3) inv_1xt
I23_2 (net026_21 b1T_2) inv_1xt
I23_1 (net026_22 b1T_1) inv_1xt
I23_0 (net026_23 b1T_0) inv_1xt
I19_23 (net028_0 a0T_23) inv_1xt
I19_22 (net028_1 a0T_22) inv_1xt
I19_21 (net028_2 a0T_21) inv_1xt
I19_20 (net028_3 a0T_20) inv_1xt
I19_19 (net028_4 a0T_19) inv_1xt
I19_18 (net028_5 a0T_18) inv_1xt
I19_17 (net028_6 a0T_17) inv_1xt
I19_16 (net028_7 a0T_16) inv_1xt
I19_15 (net028_8 a0T_15) inv_1xt
I19_14 (net028_9 a0T_14) inv_1xt
I19_13 (net028_10 a0T_13) inv_1xt
I19_12 (net028_11 a0T_12) inv_1xt
I19_11 (net028_12 a0T_11) inv_1xt
I19_10 (net028_13 a0T_10) inv_1xt
I19_9 (net028_14 a0T_9) inv_1xt
I19_8 (net028_15 a0T_8) inv_1xt
I19_7 (net028_16 a0T_7) inv_1xt
I19_6 (net028_17 a0T_6) inv_1xt
I19_5 (net028_18 a0T_5) inv_1xt
I19_4 (net028_19 a0T_4) inv_1xt
I19_3 (net028_20 a0T_3) inv_1xt
I19_2 (net028_21 a0T_2) inv_1xt
I19_1 (net028_22 a0T_1) inv_1xt
I19_0 (net028_23 a0T_0) inv_1xt
I4 (a1T_23 a1T_22 a1T_21 a1T_20 a1T_19 a1T_18 a1T_17 a1T_16 a1T_15 \
        a1T_14 a1T_13 a1T_12 a1T_11 a1T_10 a1T_9 a1T_8 a1T_7 a1T_6 \
        a1T_5 a1T_4 a1T_3 a1T_2 a1T_1 a1T_0 a0T_23 a0T_22 a0T_21 a0T_20 \
        a0T_19 a0T_18 a0T_17 a0T_16 a0T_15 a0T_14 a0T_13 a0T_12 a0T_11 \
        a0T_10 a0T_9 a0T_8 a0T_7 a0T_6 a0T_5 a0T_4 a0T_3 a0T_2 a0T_1 \
        a0T_0 b0T_23 b0T_22 b0T_21 b0T_20 b0T_19 b0T_18 b0T_17 b0T_16 \
        b0T_15 b0T_14 b0T_13 b0T_12 b0T_11 b0T_10 b0T_9 b0T_8 b0T_7 \
        b0T_6 b0T_5 b0T_4 b0T_3 b0T_2 b0T_1 b0T_0 b1T_23 b1T_22 b1T_21 \
        b1T_20 b1T_19 b1T_18 b1T_17 b1T_16 b1T_15 b1T_14 b1T_13 b1T_12 \
        b1T_11 b1T_10 b1T_9 b1T_8 b1T_7 b1T_6 b1T_5 b1T_4 b1T_3 b1T_2 \
        b1T_1 b1T_0 HitT MissT ValidT) Compare24_DR
// BEGIN Hierarchical Interface Elements
_ie99901 (net026_14 0) d2a src="99901" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99902 (net027_9 0) d2a src="99902" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99903 (net027_8 0) d2a src="99903" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99904 (net027_7 0) d2a src="99904" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99905 (net027_6 0) d2a src="99905" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99906 (net028_6 0) d2a src="99906" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99907 (net026_3 0) d2a src="99907" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99908 (net028_16 0) d2a src="99908" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99909 (net028_15 0) d2a src="99909" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99910 (net026_19 0) d2a src="99910" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99911 (net026_18 0) d2a src="99911" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99912 (net026_17 0) d2a src="99912" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99913 (net026_16 0) d2a src="99913" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99914 (net027_16 0) d2a src="99914" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99915 (net027_15 0) d2a src="99915" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99916 (net027_14 0) d2a src="99916" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99917 (net029_17 0) d2a src="99917" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99918 (net23 0) a2d dest="99918" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99919 (net029_22 0) d2a src="99919" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99920 (net029_21 0) d2a src="99920" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99921 (net029_20 0) d2a src="99921" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99922 (net028_19 0) d2a src="99922" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99923 (net028_20 0) d2a src="99923" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99924 (net028_21 0) d2a src="99924" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99925 (net028_22 0) d2a src="99925" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99926 (net028_23 0) d2a src="99926" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99927 (net029_0 0) d2a src="99927" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99928 (net029_1 0) d2a src="99928" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99929 (net029_2 0) d2a src="99929" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99930 (net029_3 0) d2a src="99930" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99931 (net029_4 0) d2a src="99931" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99932 (net029_5 0) d2a src="99932" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99933 (net029_6 0) d2a src="99933" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99934 (net029_7 0) d2a src="99934" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99935 (net029_8 0) d2a src="99935" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99936 (net029_9 0) d2a src="99936" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99937 (net029_10 0) d2a src="99937" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99938 (net029_11 0) d2a src="99938" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99939 (net029_12 0) d2a src="99939" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99940 (net029_13 0) d2a src="99940" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99941 (net21 0) a2d dest="99941" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99942 (net027_18 0) d2a src="99942" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99943 (net029_18 0) d2a src="99943" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99944 (net028_14 0) d2a src="99944" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99945 (net028_13 0) d2a src="99945" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99946 (net027_17 0) d2a src="99946" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99947 (net029_19 0) d2a src="99947" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99948 (net027_22 0) d2a src="99948" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99949 (net027_0 0) d2a src="99949" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99950 (net026_1 0) d2a src="99950" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99951 (net028_12 0) d2a src="99951" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99952 (net028_11 0) d2a src="99952" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99953 (net027_19 0) d2a src="99953" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99954 (net027_20 0) d2a src="99954" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99955 (net027_21 0) d2a src="99955" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99956 (net029_14 0) d2a src="99956" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99957 (net029_15 0) d2a src="99957" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99958 (net029_16 0) d2a src="99958" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99959 (net028_17 0) d2a src="99959" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99960 (net028_18 0) d2a src="99960" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99961 (net028_7 0) d2a src="99961" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99962 (net026_0 0) d2a src="99962" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99963 (net22 0) a2d dest="99963" vl=0.3*vdd vh=0.7*vdd timex=20n
_ie99964 (net026_23 0) d2a src="99964" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99965 (net026_22 0) d2a src="99965" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99966 (net026_21 0) d2a src="99966" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99967 (net026_20 0) d2a src="99967" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99968 (net028_10 0) d2a src="99968" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99969 (net028_9 0) d2a src="99969" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99970 (net028_8 0) d2a src="99970" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99971 (net027_13 0) d2a src="99971" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99972 (net026_6 0) d2a src="99972" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99973 (net026_7 0) d2a src="99973" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99974 (net026_8 0) d2a src="99974" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99975 (net026_9 0) d2a src="99975" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99976 (net026_10 0) d2a src="99976" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99977 (net026_11 0) d2a src="99977" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99978 (net026_12 0) d2a src="99978" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99979 (net026_13 0) d2a src="99979" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99980 (net026_15 0) d2a src="99980" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99981 (net027_10 0) d2a src="99981" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99982 (net027_11 0) d2a src="99982" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99983 (net027_12 0) d2a src="99983" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99984 (net029_23 0) d2a src="99984" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99985 (net026_2 0) d2a src="99985" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99986 (net026_5 0) d2a src="99986" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99987 (net026_4 0) d2a src="99987" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99988 (net027_4 0) d2a src="99988" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99989 (net027_5 0) d2a src="99989" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99990 (net027_1 0) d2a src="99990" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99991 (net027_2 0) d2a src="99991" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99992 (net027_3 0) d2a src="99992" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99993 (net027_23 0) d2a src="99993" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99994 (net028_0 0) d2a src="99994" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99995 (net028_1 0) d2a src="99995" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99996 (net028_2 0) d2a src="99996" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99997 (net028_3 0) d2a src="99997" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99998 (net028_4 0) d2a src="99998" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
_ie99999 (net028_5 0) d2a src="99999" val0=0.0 val1=vdd valx=vdd/2 \
        rise=2p fall=2p
// END Hierarchical Interface Elements
ic a1T_23=0 a1T_22=0 a1T_21=0 a1T_20=0 a1T_19=0 a1T_18=0 a1T_17=0 a1T_16=0 \
    a1T_15=0 a1T_14=0 a1T_13=0 a1T_12=0 a1T_11=0 a1T_10=0 a1T_9=0 a1T_8=0 \
    a1T_7=0 a1T_6=0 a1T_5=0 a1T_4=0 a1T_3=0 a1T_2=0 a1T_1=0 a1T_0=0 \
    a0T_23=0 a0T_22=0 a0T_21=0 a0T_20=0 a0T_19=0 a0T_18=0 a0T_17=0 \
    a0T_16=0 a0T_15=0 a0T_14=0 a0T_13=0 a0T_12=0 a0T_11=0 a0T_10=0 a0T_9=0 \
    a0T_8=0 a0T_7=0 a0T_6=0 a0T_5=0 a0T_4=0 a0T_3=0 a0T_2=0 a0T_1=0 \
    a0T_0=0 b0T_23=0 b0T_22=0 b0T_21=0 b0T_20=0 b0T_19=0 b0T_18=0 b0T_17=0 \
    b0T_16=0 b0T_15=0 b0T_14=0 b0T_13=0 b0T_12=0 b0T_11=0 b0T_10=0 b0T_9=0 \
    b0T_8=0 b0T_7=0 b0T_6=0 b0T_5=0 b0T_4=0 b0T_3=0 b0T_2=0 b0T_1=0 \
    b0T_0=0 b1T_23=0 b1T_22=0 b1T_21=0 b1T_20=0 b1T_19=0 b1T_18=0 b1T_17=0 \
    b1T_16=0 b1T_15=0 b1T_14=0 b1T_13=0 b1T_12=0 b1T_11=0 b1T_10=0 b1T_9=0 \
    b1T_8=0 b1T_7=0 b1T_6=0 b1T_5=0 b1T_4=0 b1T_3=0 b1T_2=0 b1T_1=0 \
    b1T_0=0 
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=30.0 \
    tnom=27 multithread=on scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 \
    maxnotes=5 maxwarns=5 digits=5 cols=80 pivrel=1e-3 \
    sensfile="../psf/sens.output" checklimitdest=psf 
tran tran stop=12n errpreset=conservative write="spectre.ic" \
    writefinal="spectre.fc" annotate=status maxiters=5 
finalTimeOP info what=oppoint where=rawfile
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
designParamVals info what=parameters where=rawfile
primitives info what=primitives where=rawfile
subckts info what=subckts where=rawfile
save vdd! V0:p V1:p vcc! V1:p V0:p 
saveOptions options save=allpub
