;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 273, 1
	ADD 10, 9
	SUB @0, @0
	DJN -7, @-20
	SLT 3, @1
	SUB @121, 106
	CMP 700, 10
	SUB @121, 106
	SUB @-3, 0
	JMP -1, @-20
	SUB @127, 106
	SUB @127, 800
	DJN -1, @-20
	MOV -1, <-20
	SUB @127, 100
	DJN -7, @-20
	ADD 3, 320
	ADD 3, 320
	SUB 0, @42
	MOV -7, <-20
	ADD 3, 320
	ADD <-30, 9
	ADD <-30, 9
	CMP @127, 100
	SUB @0, @2
	SUB @127, 106
	CMP @127, 706
	MOV -1, <-20
	SUB -7, <-420
	SUB 4, <-420
	SUB @127, 100
	SUB @127, 100
	MOV -7, <-20
	CMP -7, <-420
	ADD 210, 61
	SPL 0, <332
	SUB 12, @10
	CMP #0, -0
	SUB @127, 101
	ADD <-30, 9
	CMP -7, <-420
	MOV -7, <-20
	CMP -7, <-420
	CMP 4, <-420
	SPL 0, <332
	CMP -7, <-420
