VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN digital_cs ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 49790 60510 ) ;
ROW ROW_0 unithd 5520 10880 N DO 84 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 5520 13600 FS DO 84 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 5520 16320 N DO 84 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 5520 19040 FS DO 84 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 5520 21760 N DO 84 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 5520 24480 FS DO 84 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 5520 27200 N DO 84 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 5520 29920 FS DO 84 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 5520 32640 N DO 84 BY 1 STEP 460 0 ;
ROW ROW_9 unithd 5520 35360 FS DO 84 BY 1 STEP 460 0 ;
ROW ROW_10 unithd 5520 38080 N DO 84 BY 1 STEP 460 0 ;
ROW ROW_11 unithd 5520 40800 FS DO 84 BY 1 STEP 460 0 ;
ROW ROW_12 unithd 5520 43520 N DO 84 BY 1 STEP 460 0 ;
ROW ROW_13 unithd 5520 46240 FS DO 84 BY 1 STEP 460 0 ;
TRACKS X 230 DO 108 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 178 STEP 340 LAYER li1 ;
TRACKS X 170 DO 146 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 178 STEP 340 LAYER met1 ;
TRACKS X 230 DO 108 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 131 STEP 460 LAYER met2 ;
TRACKS X 340 DO 73 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 89 STEP 680 LAYER met3 ;
TRACKS X 460 DO 54 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 66 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 14 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 18 STEP 3400 LAYER met5 ;
COMPONENTS 4 ;
    - _0_ sky130_fd_sc_hd__conb_1 ;
    - _1_ sky130_fd_sc_hd__conb_1 ;
    - _2_ sky130_fd_sc_hd__conb_1 ;
    - _3_ sky130_fd_sc_hd__conb_1 ;
END COMPONENTS
PINS 10 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL ;
    - enable + NET enable + DIRECTION INPUT + USE SIGNAL ;
    - f_select[0] + NET f_select[0] + DIRECTION INPUT + USE SIGNAL ;
    - f_select[1] + NET f_select[1] + DIRECTION INPUT + USE SIGNAL ;
    - f_select[2] + NET f_select[2] + DIRECTION INPUT + USE SIGNAL ;
    - f_select[3] + NET f_select[3] + DIRECTION INPUT + USE SIGNAL ;
    - phi_l1 + NET phi_l1 + DIRECTION OUTPUT + USE SIGNAL ;
    - phi_l2 + NET phi_l2 + DIRECTION OUTPUT + USE SIGNAL ;
    - phi_p + NET phi_p + DIRECTION OUTPUT + USE SIGNAL ;
    - phi_r + NET phi_r + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
NETS 10 ;
    - clk ( PIN clk ) + USE SIGNAL ;
    - enable ( PIN enable ) + USE SIGNAL ;
    - f_select[0] ( PIN f_select[0] ) + USE SIGNAL ;
    - f_select[1] ( PIN f_select[1] ) + USE SIGNAL ;
    - f_select[2] ( PIN f_select[2] ) + USE SIGNAL ;
    - f_select[3] ( PIN f_select[3] ) + USE SIGNAL ;
    - phi_l1 ( PIN phi_l1 ) ( _0_ LO ) + USE SIGNAL ;
    - phi_l2 ( PIN phi_l2 ) ( _1_ LO ) + USE SIGNAL ;
    - phi_p ( PIN phi_p ) ( _2_ LO ) + USE SIGNAL ;
    - phi_r ( PIN phi_r ) ( _3_ LO ) + USE SIGNAL ;
END NETS
END DESIGN
