Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  7 10:24:26 2024
| Host         : MIA-TAYLOR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab6top_level_control_sets_placed.rpt
| Design       : lab6top_level
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             259 |          105 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              65 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------------+------------------+------------------+----------------+
|         Clock Signal         |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------------+------------------+------------------+----------------+
|  not_so_slow/slowclk/clk_out | framer/counter/ten_frames                     |                  |                1 |              1 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_38/I_36_31_n_0       |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_39/CEO               |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_40/CEO               |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_45/CEO               |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | left_trains/top_counter1/counter1/FF0_1       |                  |                5 |              8 |
|  not_so_slow/slowclk/clk_out | right_trains/top_counter1/counter1/run0       |                  |                2 |              8 |
|  not_so_slow/slowclk/clk_out | right_trains/top_counter2/counter1/run03_out  |                  |                3 |              8 |
|  not_so_slow/slowclk/clk_out | left_trains/top_counter2/counter1/FF0_1       |                  |                4 |              8 |
|  not_so_slow/slowclk/clk_out | middle_trains/top_counter2/counter1/run03_out |                  |                4 |              8 |
|  not_so_slow/slowclk/clk_out | middle_trains/top_counter1/counter1/run0      |                  |                3 |              8 |
|  not_so_slow/slowclk/clk_out |                                               |                  |              105 |            259 |
+------------------------------+-----------------------------------------------+------------------+------------------+----------------+


