/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pcix_bridge_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:18a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:05:29 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_pcix_bridge_intr2.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:18a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_PCIX_BRIDGE_INTR2_H__
#define BCHP_PCIX_BRIDGE_INTR2_H__

/***************************************************************************
 *PCIX_BRIDGE_INTR2 - SATA PCIX Bridge Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS        0x00500100 /* CPU interrupt Status Register */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET           0x00500104 /* CPU interrupt Set Register */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR         0x00500108 /* CPU interrupt Clear Register */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS   0x0050010c /* CPU interrupt Mask Status Register */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET      0x00500110 /* CPU interrupt Mask Set Register */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR    0x00500114 /* CPU interrupt Mask Clear Register */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS        0x00500118 /* PCI interrupt Status Register */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET           0x0050011c /* PCI interrupt Set Register */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR         0x00500120 /* PCI interrupt Clear Register */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS   0x00500124 /* PCI interrupt Mask Status Register */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET      0x00500128 /* PCI interrupt Mask Set Register */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR    0x0050012c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_reserved0_SHIFT          10

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_REC_SPLIT_INTR_MASK 0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_MSLV_ERR_INTR_MASK  0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_MSLV_ERR_INTR_SHIFT 7

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_SERR_DET_INTR_MASK  0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_SERR_DET_INTR_SHIFT 2

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_ADR_PERR_INTR_MASK  0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_ADR_PERR_INTR_SHIFT 1

/* PCIX_BRIDGE_INTR2 :: CPU_STATUS :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_CPU_STATUS_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: CPU_SET :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_reserved0_MASK              0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_reserved0_SHIFT             10

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_REC_SPLIT_INTR_MASK    0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_REC_SPLIT_INTR_SHIFT   8

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_MSLV_ERR_INTR_MASK     0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_MSLV_ERR_INTR_SHIFT    7

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_SERR_DET_INTR_MASK     0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_SERR_DET_INTR_SHIFT    2

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_ADR_PERR_INTR_MASK     0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_ADR_PERR_INTR_SHIFT    1

/* PCIX_BRIDGE_INTR2 :: CPU_SET :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_BRIDGE_GRB_INTR_MASK   0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_CPU_SET_PCIX_BRIDGE_GRB_INTR_SHIFT  0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_reserved0_MASK            0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_reserved0_SHIFT           10

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_REC_SPLIT_INTR_MASK  0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_MSLV_ERR_INTR_MASK   0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_MSLV_ERR_INTR_SHIFT  7

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_SERR_DET_INTR_MASK   0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_SERR_DET_INTR_SHIFT  2

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_ADR_PERR_INTR_MASK   0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_ADR_PERR_INTR_SHIFT  1

/* PCIX_BRIDGE_INTR2 :: CPU_CLEAR :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_CPU_CLEAR_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_reserved0_MASK      0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_reserved0_SHIFT     10

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_REC_SPLIT_INTR_MASK 0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_MSLV_ERR_INTR_MASK 0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_MSLV_ERR_INTR_SHIFT 7

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_SERR_DET_INTR_MASK 0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_SERR_DET_INTR_SHIFT 2

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_ADR_PERR_INTR_MASK 0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_ADR_PERR_INTR_SHIFT 1

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_STATUS :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_STATUS_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_reserved0_MASK         0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_reserved0_SHIFT        10

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_REC_SPLIT_INTR_MASK 0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_MSLV_ERR_INTR_MASK 0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_MSLV_ERR_INTR_SHIFT 7

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_SERR_DET_INTR_MASK 0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_SERR_DET_INTR_SHIFT 2

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_ADR_PERR_INTR_MASK 0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_ADR_PERR_INTR_SHIFT 1

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_SET :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_SET_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_reserved0_MASK       0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT      10

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_REC_SPLIT_INTR_MASK 0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_MSLV_ERR_INTR_MASK 0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_MSLV_ERR_INTR_SHIFT 7

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_SERR_DET_INTR_MASK 0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_SERR_DET_INTR_SHIFT 2

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_ADR_PERR_INTR_MASK 0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_ADR_PERR_INTR_SHIFT 1

/* PCIX_BRIDGE_INTR2 :: CPU_MASK_CLEAR :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_CPU_MASK_CLEAR_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_reserved0_SHIFT          10

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_REC_SPLIT_INTR_MASK 0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_MSLV_ERR_INTR_MASK  0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_MSLV_ERR_INTR_SHIFT 7

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_SERR_DET_INTR_MASK  0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_SERR_DET_INTR_SHIFT 2

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_ADR_PERR_INTR_MASK  0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_ADR_PERR_INTR_SHIFT 1

/* PCIX_BRIDGE_INTR2 :: PCI_STATUS :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_PCI_STATUS_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: PCI_SET :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_reserved0_MASK              0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_reserved0_SHIFT             10

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_REC_SPLIT_INTR_MASK    0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_REC_SPLIT_INTR_SHIFT   8

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_MSLV_ERR_INTR_MASK     0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_MSLV_ERR_INTR_SHIFT    7

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_SERR_DET_INTR_MASK     0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_SERR_DET_INTR_SHIFT    2

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_ADR_PERR_INTR_MASK     0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_ADR_PERR_INTR_SHIFT    1

/* PCIX_BRIDGE_INTR2 :: PCI_SET :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_BRIDGE_GRB_INTR_MASK   0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_PCI_SET_PCIX_BRIDGE_GRB_INTR_SHIFT  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_reserved0_MASK            0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_reserved0_SHIFT           10

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_REC_SPLIT_INTR_MASK  0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_MSLV_ERR_INTR_MASK   0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_MSLV_ERR_INTR_SHIFT  7

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_SERR_DET_INTR_MASK   0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_SERR_DET_INTR_SHIFT  2

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_ADR_PERR_INTR_MASK   0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_ADR_PERR_INTR_SHIFT  1

/* PCIX_BRIDGE_INTR2 :: PCI_CLEAR :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_PCI_CLEAR_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_reserved0_MASK      0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_reserved0_SHIFT     10

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_REC_SPLIT_INTR_MASK 0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_MSLV_ERR_INTR_MASK 0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_MSLV_ERR_INTR_SHIFT 7

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_SERR_DET_INTR_MASK 0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_SERR_DET_INTR_SHIFT 2

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_ADR_PERR_INTR_MASK 0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_ADR_PERR_INTR_SHIFT 1

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_STATUS :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_STATUS_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_reserved0_MASK         0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_reserved0_SHIFT        10

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_REC_SPLIT_INTR_MASK 0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_MSLV_ERR_INTR_MASK 0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_MSLV_ERR_INTR_SHIFT 7

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_SERR_DET_INTR_MASK 0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_SERR_DET_INTR_SHIFT 2

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_ADR_PERR_INTR_MASK 0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_ADR_PERR_INTR_SHIFT 1

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_SET :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_SET_PCIX_BRIDGE_GRB_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:10] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_reserved0_MASK       0xfffffc00
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT      10

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_RETRY_TIMEOUT_INTR [09:09] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_RETRY_TIMEOUT_INTR_MASK 0x00000200
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_RETRY_TIMEOUT_INTR_SHIFT 9

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_REC_SPLIT_INTR [08:08] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_REC_SPLIT_INTR_MASK 0x00000100
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_REC_SPLIT_INTR_SHIFT 8

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_MSLV_ERR_INTR [07:07] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_MSLV_ERR_INTR_MASK 0x00000080
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_MSLV_ERR_INTR_SHIFT 7

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_SRC_DATA_PERR_INTR [06:06] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_SRC_DATA_PERR_INTR_MASK 0x00000040
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_SRC_DATA_PERR_INTR_SHIFT 6

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_REC_DATA_PERR_INTR [05:05] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_REC_DATA_PERR_INTR_MASK 0x00000020
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_REC_DATA_PERR_INTR_SHIFT 5

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_REC_TAR_ABORT_INTR [04:04] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_REC_TAR_ABORT_INTR_MASK 0x00000010
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_REC_TAR_ABORT_INTR_SHIFT 4

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_REC_MSTR_ABORT_INTR [03:03] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_REC_MSTR_ABORT_INTR_MASK 0x00000008
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_REC_MSTR_ABORT_INTR_SHIFT 3

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_SERR_DET_INTR [02:02] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_SERR_DET_INTR_MASK 0x00000004
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_SERR_DET_INTR_SHIFT 2

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_ADR_PERR_INTR [01:01] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_ADR_PERR_INTR_MASK 0x00000002
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_ADR_PERR_INTR_SHIFT 1

/* PCIX_BRIDGE_INTR2 :: PCI_MASK_CLEAR :: PCIX_BRIDGE_GRB_INTR [00:00] */
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_BRIDGE_GRB_INTR_MASK 0x00000001
#define BCHP_PCIX_BRIDGE_INTR2_PCI_MASK_CLEAR_PCIX_BRIDGE_GRB_INTR_SHIFT 0

#endif /* #ifndef BCHP_PCIX_BRIDGE_INTR2_H__ */

/* End of File */
