<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__sysclk__pll__structs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">Data Structures<div class="ingroups"><a class="el" href="group__group__pdl__top.html">PDL API Reference</a> &raquo; <a class="el" href="group__group__sysclk.html">SysClk       (System Clock)</a> &raquo; <a class="el" href="group__group__sysclk__pll.html">Phase Locked Loop (PLL)</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcy__stc__pll__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">cy_stc_pll_config_t</a></td></tr>
<tr class="memdesc:structcy__stc__pll__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure containing information for configuration of a PLL.  <a href="group__group__sysclk__pll__structs.html#structcy__stc__pll__config__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__pll__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__dpll__lp__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__dpll__lp__config__t">cy_stc_dpll_lp_config_t</a></td></tr>
<tr class="memdesc:structcy__stc__dpll__lp__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure containing information for configuration of a DPLL-LP.  <a href="group__group__sysclk__pll__structs.html#structcy__stc__dpll__lp__config__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__dpll__lp__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__dpll__hp__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__dpll__hp__config__t">cy_stc_dpll_hp_config_t</a></td></tr>
<tr class="memdesc:structcy__stc__dpll__hp__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure containing information for configuration of a DPLL-HP.  <a href="group__group__sysclk__pll__structs.html#structcy__stc__dpll__hp__config__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__dpll__hp__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcy__stc__pll__manual__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">cy_stc_pll_manual_config_t</a></td></tr>
<tr class="memdesc:structcy__stc__pll__manual__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure containing information for manual configuration of a PLL.  <a href="group__group__sysclk__pll__structs.html#structcy__stc__pll__manual__config__t">More...</a><br /></td></tr>
<tr class="separator:structcy__stc__pll__manual__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaf99eec425e4a077026c29fca5f2e7f47"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__sysclk__pll__structs.html#gaf99eec425e4a077026c29fca5f2e7f47">cy_en_wait_mode_select_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__sysclk__pll__structs.html#ggaf99eec425e4a077026c29fca5f2e7f47a030904943a55de752048728289437ae3">CY_SYSCLK_DPLL_HP_CLK4MHZ_1US_CNT_VAL</a> = 0U
, <br />
&#160;&#160;<a class="el" href="group__group__sysclk__pll__structs.html#ggaf99eec425e4a077026c29fca5f2e7f47ac907d199f7ebde8e2ebe0f0f71e6cea0">CY_SYSCLK_DPLL_HP_CLK10MHZ_1US_CNT_VAL</a> = 1U
, <br />
&#160;&#160;<a class="el" href="group__group__sysclk__pll__structs.html#ggaf99eec425e4a077026c29fca5f2e7f47a3581bc4d3e968bba9f91209a583b7261">CY_SYSCLK_DPLL_HP_CLK15MHZ_1US_CNT_VAL</a> = 2U
, <br />
&#160;&#160;<a class="el" href="group__group__sysclk__pll__structs.html#ggaf99eec425e4a077026c29fca5f2e7f47ae3a306e2ba52c1aed04d1fbd977c1eae">CY_SYSCLK_DPLL_HP_CLK20MHZ_1US_CNT_VAL</a> = 3U
, <br />
&#160;&#160;<a class="el" href="group__group__sysclk__pll__structs.html#ggaf99eec425e4a077026c29fca5f2e7f47ac3972a0491f06b1efa46cbe78178cb2e">CY_SYSCLK_DPLL_HP_CLK30MHZ_1US_CNT_VAL</a> = 4U
, <br />
&#160;&#160;<a class="el" href="group__group__sysclk__pll__structs.html#ggaf99eec425e4a077026c29fca5f2e7f47a7235d2e5aaa2b4db0c0e8c9ee7ebc818">CY_SYSCLK_DPLL_HP_CLK40MHZ_1US_CNT_VAL</a> = 5U
, <br />
&#160;&#160;<a class="el" href="group__group__sysclk__pll__structs.html#ggaf99eec425e4a077026c29fca5f2e7f47ac81cadd73490b1cb782c2a41ec422d9d">CY_SYSCLK_DPLL_HP_CLK45MHZ_1US_CNT_VAL</a> = 6U
, <br />
&#160;&#160;<a class="el" href="group__group__sysclk__pll__structs.html#ggaf99eec425e4a077026c29fca5f2e7f47acf970cf0271de1cd2a74fa35073666dd">CY_SYSCLK_DPLL_HP_CLK50MHZ_1US_CNT_VAL</a> = 7U
<br />
 }</td></tr>
<tr class="memdesc:gaf99eec425e4a077026c29fca5f2e7f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL-HP wait mode selection enum.  <a href="group__group__sysclk__pll__structs.html#gaf99eec425e4a077026c29fca5f2e7f47">More...</a><br /></td></tr>
<tr class="separator:gaf99eec425e4a077026c29fca5f2e7f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcy__stc__pll__config__t" id="structcy__stc__pll__config__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__pll__config__t">&#9670;&nbsp;</a></span>cy_stc_pll_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_pll_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a59a07c9da77be2b4b82a5448c5198e23" name="a59a07c9da77be2b4b82a5448c5198e23"></a>uint32_t</td>
<td class="fieldname">
inputFreq</td>
<td class="fielddoc">
frequency of PLL source, in Hz </td></tr>
<tr><td class="fieldtype">
<a id="a7dc6ebb635cc86d5895c38839c2f7b12" name="a7dc6ebb635cc86d5895c38839c2f7b12"></a>uint32_t</td>
<td class="fieldname">
outputFreq</td>
<td class="fielddoc">
frequency of PLL output, in Hz </td></tr>
<tr><td class="fieldtype">
<a id="a3dc5e0d1ec6da25c55deaf10fccad2ef" name="a3dc5e0d1ec6da25c55deaf10fccad2ef"></a>bool</td>
<td class="fieldname">
lfMode</td>
<td class="fielddoc">
CLK_PLL_CONFIG register, PLL_LF_MODE bit. </td></tr>
<tr><td class="fieldtype">
<a id="ac2a175b4b9836e20035f26c91e0f72f9" name="ac2a175b4b9836e20035f26c91e0f72f9"></a><a class="el" href="group__group__sysclk__pll__enums.html#ga777e08424e26c9cd8c2602b2114e716b">cy_en_fll_pll_output_mode_t</a></td>
<td class="fieldname">
outputMode</td>
<td class="fielddoc">
CLK_PLL_CONFIG register, BYPASS_SEL bits. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__dpll__lp__config__t" id="structcy__stc__dpll__lp__config__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__dpll__lp__config__t">&#9670;&nbsp;</a></span>cy_stc_dpll_lp_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_dpll_lp_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2a1e2cea223e57ee2acae160e6727d25" name="a2a1e2cea223e57ee2acae160e6727d25"></a>uint8_t</td>
<td class="fieldname">
feedbackDiv</td>
<td class="fielddoc">
CONFIG register, FEEDBACK_DIV (P) bits. </td></tr>
<tr><td class="fieldtype">
<a id="acdc8bb51f2d654929ca3ae744d3526e8" name="acdc8bb51f2d654929ca3ae744d3526e8"></a>uint8_t</td>
<td class="fieldname">
referenceDiv</td>
<td class="fielddoc">
CONFIG register, REFERENCE_DIV (Q) bits. </td></tr>
<tr><td class="fieldtype">
<a id="a0f3f1db34de99017ff1026e9341115f6" name="a0f3f1db34de99017ff1026e9341115f6"></a>uint8_t</td>
<td class="fieldname">
outputDiv</td>
<td class="fielddoc">
CONFIG register, OUTPUT_DIV bits. </td></tr>
<tr><td class="fieldtype">
<a id="a318ee048f46ac80093e2c526902f703d" name="a318ee048f46ac80093e2c526902f703d"></a>bool</td>
<td class="fieldname">
pllDcoMode</td>
<td class="fielddoc">
CONFIG register, PLL_DCO_MODE bit. </td></tr>
<tr><td class="fieldtype">
<a id="a706d645d66e4677af6d596fd79aa41ba" name="a706d645d66e4677af6d596fd79aa41ba"></a><a class="el" href="group__group__sysclk__pll__enums.html#ga777e08424e26c9cd8c2602b2114e716b">cy_en_fll_pll_output_mode_t</a></td>
<td class="fieldname">
outputMode</td>
<td class="fielddoc">
CONFIG register, BYPASS_SEL bits. </td></tr>
<tr><td class="fieldtype">
<a id="ae66ca35222bceb3bc5105e63812ddb32" name="ae66ca35222bceb3bc5105e63812ddb32"></a>uint32_t</td>
<td class="fieldname">
fracDiv</td>
<td class="fielddoc">
CONFIG2 register, FRAC_DIV bits. </td></tr>
<tr><td class="fieldtype">
<a id="aedd876434efabcb5a01b67253ea25999" name="aedd876434efabcb5a01b67253ea25999"></a>bool</td>
<td class="fieldname">
fracDitherEn</td>
<td class="fielddoc">
CONFIG2 register, FRAC_DITHER_EN bit. </td></tr>
<tr><td class="fieldtype">
<a id="a0b9599c1ea0d0abefe32b272ef5e17e1" name="a0b9599c1ea0d0abefe32b272ef5e17e1"></a>bool</td>
<td class="fieldname">
fracEn</td>
<td class="fielddoc">
CONFIG2 register, FRAC_EN bit. </td></tr>
<tr><td class="fieldtype">
<a id="a57bfe58c437b973c3873c841c4922979" name="a57bfe58c437b973c3873c841c4922979"></a>uint32_t</td>
<td class="fieldname">
sscgDepth</td>
<td class="fielddoc">
CONFIG3 register, SSCG_DEPTH bits. </td></tr>
<tr><td class="fieldtype">
<a id="a77d6a41ed79cad31f833021eda8f3fb2" name="a77d6a41ed79cad31f833021eda8f3fb2"></a>uint8_t</td>
<td class="fieldname">
sscgRate</td>
<td class="fielddoc">
CONFIG3 register, SSCG_RATE bits. </td></tr>
<tr><td class="fieldtype">
<a id="a83aa3ea8bce302a0720e5ad2fa1184a3" name="a83aa3ea8bce302a0720e5ad2fa1184a3"></a>bool</td>
<td class="fieldname">
sscgDitherEn</td>
<td class="fielddoc">
CONFIG3 register, SSCG_DITHER_EN bit. </td></tr>
<tr><td class="fieldtype">
<a id="ac516b0702132b921eba2b84d2acad9f7" name="ac516b0702132b921eba2b84d2acad9f7"></a>bool</td>
<td class="fieldname">
sscgMode</td>
<td class="fielddoc">
CONFIG3 register, SSCG_MODE bit. </td></tr>
<tr><td class="fieldtype">
<a id="a3341804ec3f278b214174d46ff19a010" name="a3341804ec3f278b214174d46ff19a010"></a>bool</td>
<td class="fieldname">
sscgEn</td>
<td class="fielddoc">
CONFIG3 register, SSCG_EN bit. </td></tr>
<tr><td class="fieldtype">
<a id="ab5f451595fcc042c76cf2f6cbd3cd540" name="ab5f451595fcc042c76cf2f6cbd3cd540"></a>uint32_t</td>
<td class="fieldname">
dcoCode</td>
<td class="fielddoc">
CONFIG4 register, DCO_CODE bits. </td></tr>
<tr><td class="fieldtype">
<a id="aaabd0885eff38f6911505feb8f36fe51" name="aaabd0885eff38f6911505feb8f36fe51"></a>bool</td>
<td class="fieldname">
disableBias</td>
<td class="fielddoc">
CONFIG4 register, PLL_CS_PB2_DIS bit. </td></tr>
<tr><td class="fieldtype">
<a id="a8b562c03a1e0f7a80f2903bb9df1e3e5" name="a8b562c03a1e0f7a80f2903bb9df1e3e5"></a>uint32_t</td>
<td class="fieldname">
pllTg</td>
<td class="fielddoc">
CONFIG4 register, TG_MODE bits. </td></tr>
<tr><td class="fieldtype">
<a id="a13200eea948a561bde8486349e333e43" name="a13200eea948a561bde8486349e333e43"></a>uint32_t</td>
<td class="fieldname">
kiInt</td>
<td class="fielddoc">
CONFIG5 register, Gain of P/I loop filter integrator path for INT operation. </td></tr>
<tr><td class="fieldtype">
<a id="a7bc81ed3c66afa6382a5d80814440c25" name="a7bc81ed3c66afa6382a5d80814440c25"></a>uint32_t</td>
<td class="fieldname">
kpInt</td>
<td class="fielddoc">
CONFIG5 register, Gain of P/I loop filter integrator path for INT operation. </td></tr>
<tr><td class="fieldtype">
<a id="acccc04a61b05d4db7e718a07bfc1a0fb" name="acccc04a61b05d4db7e718a07bfc1a0fb"></a>uint32_t</td>
<td class="fieldname">
kiAccInt</td>
<td class="fielddoc">
CONFIG5 register, KI_ACC_INT bits. </td></tr>
<tr><td class="fieldtype">
<a id="a0a43a33131e6571c78ba0a4f03fc463c" name="a0a43a33131e6571c78ba0a4f03fc463c"></a>uint32_t</td>
<td class="fieldname">
kpAccInt</td>
<td class="fielddoc">
CONFIG5 register, KP_ACC_INT bits. </td></tr>
<tr><td class="fieldtype">
<a id="a3bfe161ee78c5b5af272cf258caba4dd" name="a3bfe161ee78c5b5af272cf258caba4dd"></a>uint32_t</td>
<td class="fieldname">
pwrupAccInt</td>
<td class="fielddoc">
CONFIG5 register, PWRUP_ACC_INT bits. </td></tr>
<tr><td class="fieldtype">
<a id="a0588ff2bb117affa6ef6736cfe6fed82" name="a0588ff2bb117affa6ef6736cfe6fed82"></a>uint32_t</td>
<td class="fieldname">
kiFrac</td>
<td class="fielddoc">
CONFIG5 register, Gain of P/I loop filter proportional path for FRACT operation. </td></tr>
<tr><td class="fieldtype">
<a id="a15cb653c8a5ba510762dec1bf59e5226" name="a15cb653c8a5ba510762dec1bf59e5226"></a>uint32_t</td>
<td class="fieldname">
kpFrac</td>
<td class="fielddoc">
CONFIG5 register, Gain of P/I loop filter integrator path for FRACT operation. </td></tr>
<tr><td class="fieldtype">
<a id="a34057f67990d788b8581b344db820998" name="a34057f67990d788b8581b344db820998"></a>uint32_t</td>
<td class="fieldname">
kiAccFrac</td>
<td class="fielddoc">
CONFIG6 register, KI_ACC_FRACT bits. </td></tr>
<tr><td class="fieldtype">
<a id="a76822495180aa1787c1e8c6ee7a529e9" name="a76822495180aa1787c1e8c6ee7a529e9"></a>uint32_t</td>
<td class="fieldname">
kpAccFrac</td>
<td class="fielddoc">
CONFIG7 register, KP_ACC_FRACT bits. </td></tr>
<tr><td class="fieldtype">
<a id="af23ec4b4d5587fbbbff8d81101413bdf" name="af23ec4b4d5587fbbbff8d81101413bdf"></a>uint32_t</td>
<td class="fieldname">
pwrupAccFrac</td>
<td class="fielddoc">
CONFIG5 register, PWRUP_ACC_INT bits, only for SRSS_1_1. </td></tr>
<tr><td class="fieldtype">
<a id="ae28a6d624d4d1e0a48dfcf453e5ee5cc" name="ae28a6d624d4d1e0a48dfcf453e5ee5cc"></a>uint32_t</td>
<td class="fieldname">
kiSscg</td>
<td class="fielddoc">
CONFIG5 register, Gain of P/I loop filter proportional path for SSCG operation. </td></tr>
<tr><td class="fieldtype">
<a id="abed2ee86490a35988a7573070ab9e4da" name="abed2ee86490a35988a7573070ab9e4da"></a>uint32_t</td>
<td class="fieldname">
kpSscg</td>
<td class="fielddoc">
CONFIG5 register, Gain of P/I loop filter integrator path for SSCG operation. </td></tr>
<tr><td class="fieldtype">
<a id="a00e804ce2364321da2318408f4fabdef" name="a00e804ce2364321da2318408f4fabdef"></a>uint32_t</td>
<td class="fieldname">
kiAccSscg</td>
<td class="fielddoc">
CONFIG7 register, KI_ACC_SSCG bits. </td></tr>
<tr><td class="fieldtype">
<a id="aedcb041b8765e4ce2477d8b878f9b1fc" name="aedcb041b8765e4ce2477d8b878f9b1fc"></a>uint32_t</td>
<td class="fieldname">
kpAccSscg</td>
<td class="fielddoc">
CONFIG7 register, KP_ACC_SSCG bits. </td></tr>
<tr><td class="fieldtype">
<a id="a731ca4932f86b84b30be637c9153be73" name="a731ca4932f86b84b30be637c9153be73"></a>uint32_t</td>
<td class="fieldname">
pwrupAccSscg</td>
<td class="fielddoc">
CONFIG7 register, KP_ACC_SSCG bits. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__dpll__hp__config__t" id="structcy__stc__dpll__hp__config__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__dpll__hp__config__t">&#9670;&nbsp;</a></span>cy_stc_dpll_hp_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_dpll_hp_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a641a2165833046cdd23c8b0048cd22be" name="a641a2165833046cdd23c8b0048cd22be"></a>uint8_t</td>
<td class="fieldname">
nDiv</td>
<td class="fielddoc">
CONFIG register, NDIV bits, Ratio between DCO frequency and reference frequency. </td></tr>
<tr><td class="fieldtype">
<a id="a811133849a399ceb7d3d1f14cabb9724" name="a811133849a399ceb7d3d1f14cabb9724"></a>uint8_t</td>
<td class="fieldname">
pDiv</td>
<td class="fielddoc">
CONFIG register, PDIV bits, Pre-Divider for scaling the reference frequency. </td></tr>
<tr><td class="fieldtype">
<a id="ac070b4097282b837558c094f5ae03cbe" name="ac070b4097282b837558c094f5ae03cbe"></a>uint8_t</td>
<td class="fieldname">
kDiv</td>
<td class="fielddoc">
CONFIG register, KDIV bits, Post-Divider. </td></tr>
<tr><td class="fieldtype">
<a id="a842c51612a652668407405b768852d5f" name="a842c51612a652668407405b768852d5f"></a><a class="el" href="group__group__sysclk__pll__enums.html#ga777e08424e26c9cd8c2602b2114e716b">cy_en_fll_pll_output_mode_t</a></td>
<td class="fieldname">
outputMode</td>
<td class="fielddoc">
CONFIG register, BYPASS_SEL bits. </td></tr>
<tr><td class="fieldtype">
<a id="ac175c480121f5a6be6b90032b7b53600" name="ac175c480121f5a6be6b90032b7b53600"></a>bool</td>
<td class="fieldname">
pllEn</td>
<td class="fielddoc">
CONFIG register, ENABLE bits, Master Enable for PLL. </td></tr>
<tr><td class="fieldtype">
<a id="a275a2371308891194efd7d2a3cc92999" name="a275a2371308891194efd7d2a3cc92999"></a>uint32_t</td>
<td class="fieldname">
nDivFract</td>
<td class="fielddoc">
CONFIG2 register, NDIV_FRACT bits, N-divider division factor. </td></tr>
<tr><td class="fieldtype">
<a id="a5fb8e4952c2e10b0fc0e0460c538d9a4" name="a5fb8e4952c2e10b0fc0e0460c538d9a4"></a><a class="el" href="group__group__sysclk__pll__structs.html#gaf99eec425e4a077026c29fca5f2e7f47">cy_en_wait_mode_select_t</a></td>
<td class="fieldname">
freqModeSel</td>
<td class="fielddoc">
CONFIG2 register, MODE_SEL bits, Selects the waiting time for Power Initialization sequence. </td></tr>
<tr><td class="fieldtype">
<a id="ab05cabef07016629b545a41b4f9dcaf3" name="ab05cabef07016629b545a41b4f9dcaf3"></a>uint8_t</td>
<td class="fieldname">
ivrTrim</td>
<td class="fielddoc">
CONFIG2 register, IVR_TRIM bits, Trim value for the Regulated Voltage. </td></tr>
<tr><td class="fieldtype">
<a id="a5e4d73a8e3bfc0593e40dfff746e5733" name="a5e4d73a8e3bfc0593e40dfff746e5733"></a>bool</td>
<td class="fieldname">
clkrSel</td>
<td class="fielddoc">
CONFIG3 register, CLKR_SEL bit, Select re-timed reference clock. </td></tr>
<tr><td class="fieldtype">
<a id="a02b460a4b234e130824a30cf0c655a6d" name="a02b460a4b234e130824a30cf0c655a6d"></a>bool</td>
<td class="fieldname">
fdsmSel</td>
<td class="fielddoc">
CONFIG3 register, FDSM_SEL bit, DSM clock division select, true - div_by_2, false - div_by_4. </td></tr>
<tr><td class="fieldtype">
<a id="ac8b58bc445f7d57fff98101f4d3e7fad" name="ac8b58bc445f7d57fff98101f4d3e7fad"></a>uint8_t</td>
<td class="fieldname">
alphaCoarse</td>
<td class="fielddoc">
CONFIG4 register, LF_LC_ALPHA bits, Alpha value of the coarse filter. </td></tr>
<tr><td class="fieldtype">
<a id="aa0678d84bd2bdcf02dac9e07182be7cd" name="aa0678d84bd2bdcf02dac9e07182be7cd"></a>uint8_t</td>
<td class="fieldname">
betaCoarse</td>
<td class="fielddoc">
CONFIG4 register, LF_LC_BETA bits, Beta value of the coarse filter. </td></tr>
<tr><td class="fieldtype">
<a id="a1c884c496ded8f3e390812b471cf55b7" name="a1c884c496ded8f3e390812b471cf55b7"></a>uint8_t</td>
<td class="fieldname">
flockThresh</td>
<td class="fielddoc">
CONFIG4 register, FLOCK_EN_THRESH bits, PQDIFF threshold under which FINE Filtering gets enabled. </td></tr>
<tr><td class="fieldtype">
<a id="ade71fd9cf93c4e56fe31b23050ef6c68" name="ade71fd9cf93c4e56fe31b23050ef6c68"></a>uint8_t</td>
<td class="fieldname">
flockWait</td>
<td class="fielddoc">
CONFIG4 register, FLOCK_WAITPER bits, Period over which flock_en_thresh must be met in order for FINE Filtering enabling. </td></tr>
<tr><td class="fieldtype">
<a id="a9437db183b33c88c4d66638198edda6b" name="a9437db183b33c88c4d66638198edda6b"></a>uint8_t</td>
<td class="fieldname">
flockLkThres</td>
<td class="fielddoc">
CONFIG4 register, FLOCK_LK_THRESH bits, PQDIFF threshold under which DLL asserts Freq LOCK. </td></tr>
<tr><td class="fieldtype">
<a id="a169e8c959c142babc49a0cdf5e528329" name="a169e8c959c142babc49a0cdf5e528329"></a>uint8_t</td>
<td class="fieldname">
flockLkWait</td>
<td class="fielddoc">
CONFIG4 register, FLOCK_LK_WAITPER bits, Period over which flock_en_thresh must be met in order for Freq Locking. </td></tr>
<tr><td class="fieldtype">
<a id="aba2697b384d1386496dd1d7a6ef83468" name="aba2697b384d1386496dd1d7a6ef83468"></a>uint8_t</td>
<td class="fieldname">
flockObs</td>
<td class="fielddoc">
CONFIG4 register, FLOCK_OBSWIN bits, Period over which PQDIFF is computed/observed. </td></tr>
<tr><td class="fieldtype">
<a id="a3347f5dd8f1daa9be0e54ba945beac8c" name="a3347f5dd8f1daa9be0e54ba945beac8c"></a>uint8_t</td>
<td class="fieldname">
alphaExt</td>
<td class="fielddoc">
CONFIG5 register, LF_ALPHA bits, External Alpha value. </td></tr>
<tr><td class="fieldtype">
<a id="a058003220283c3ee8fa9d78c1c278f46" name="a058003220283c3ee8fa9d78c1c278f46"></a>uint8_t</td>
<td class="fieldname">
betaExt</td>
<td class="fielddoc">
CONFIG5 register, LF_BETA bits, External Beta value. </td></tr>
<tr><td class="fieldtype">
<a id="a15121419c601cb438eb055b0ad983043" name="a15121419c601cb438eb055b0ad983043"></a>bool</td>
<td class="fieldname">
lfEn</td>
<td class="fielddoc">
CONFIG5 register, LF_SET_PARAMS bit, enable for external loop filter control (alpha and beta values) </td></tr>
<tr><td class="fieldtype">
<a id="aadb0a58406c26720d4042f957aa53b83" name="aadb0a58406c26720d4042f957aa53b83"></a>uint16_t</td>
<td class="fieldname">
dtCal</td>
<td class="fielddoc">
CONFIG5 register, DUTY CAL circuit status. </td></tr>
<tr><td class="fieldtype">
<a id="aed5d049a18be6c46e61611050cb96226" name="aed5d049a18be6c46e61611050cb96226"></a>uint16_t</td>
<td class="fieldname">
tmodFreq</td>
<td class="fielddoc">
TRIGMOD register, TRIMOD_FREQ bits, Triangular-Frequency Modulation: modulation frequency. </td></tr>
<tr><td class="fieldtype">
<a id="aa5026edf356536232e6e8117ce59da6e" name="aa5026edf356536232e6e8117ce59da6e"></a>uint16_t</td>
<td class="fieldname">
tmodGrad</td>
<td class="fielddoc">
TRIGMOD register, TRIMOD_GRD bits, Triangular-Frequency Modulation: modulation gradient. </td></tr>
<tr><td class="fieldtype">
<a id="a63143c43e5e88d3ef3af9ca20a191bac" name="a63143c43e5e88d3ef3af9ca20a191bac"></a>uint32_t</td>
<td class="fieldname">
tmodRate</td>
<td class="fielddoc">
TRIGMOD2 register, TRIMOD_RATE bits, Triangular-Frequency Modulation Rate. </td></tr>
<tr><td class="fieldtype">
<a id="abead82f3d74d3663a874572cf91bab71" name="abead82f3d74d3663a874572cf91bab71"></a>bool</td>
<td class="fieldname">
tmodEn</td>
<td class="fielddoc">
TRIGMOD2 register, TRIMOD_EN bit, Triangular-Frequency Modulation enable. </td></tr>
<tr><td class="fieldtype">
<a id="a28fab45dc91ea11ae572d1be64117a5c" name="a28fab45dc91ea11ae572d1be64117a5c"></a>bool</td>
<td class="fieldname">
tmodStop</td>
<td class="fielddoc">
TRIGMOD2 register, TRIMOD_STP bit, Triangular-Frequency Modulation stop. </td></tr>
<tr><td class="fieldtype">
<a id="ad0930c68079419eebfd8f0cecd96feed" name="ad0930c68079419eebfd8f0cecd96feed"></a>bool</td>
<td class="fieldname">
pllLocked</td>
<td class="fielddoc">
STATUS register, LOCKED bits, PLL Lock Indicator. </td></tr>
<tr><td class="fieldtype">
<a id="a6755fda17601b2e5f207608fed7b77b5" name="a6755fda17601b2e5f207608fed7b77b5"></a>bool</td>
<td class="fieldname">
pllUnlock</td>
<td class="fielddoc">
STATUS register, UNLOCK_OCCURRED bit, Sets whenever the PLL Lock bit goes low, and stays set until cleared by firmware. </td></tr>
<tr><td class="fieldtype">
<a id="a298368708777b65225ec1958fa18e3e8" name="a298368708777b65225ec1958fa18e3e8"></a>bool</td>
<td class="fieldname">
lockDetReset</td>
<td class="fielddoc">
STATUS register, LOCKDET_RES bit, Restart lock detector. </td></tr>
<tr><td class="fieldtype">
<a id="a69d5bf7a08aecaf2da127266af392c5d" name="a69d5bf7a08aecaf2da127266af392c5d"></a>bool</td>
<td class="fieldname">
lockDetRstAck</td>
<td class="fielddoc">
STATUS register, LOCKDET_RES_ACK bit, Acknowledgement for lock detection restart. </td></tr>
<tr><td class="fieldtype">
<a id="aca218a9f8fde35974770de04d335ba6a" name="aca218a9f8fde35974770de04d335ba6a"></a>uint8_t</td>
<td class="fieldname">
dcCalDelta</td>
<td class="fielddoc">
DUTYCAL_CTRL register, DELTA bits, Margins for the duty cycle calibration error <br  />
 </td></tr>
<tr><td class="fieldtype">
<a id="ac6f53dac0879174b6914dfe851b871f5" name="ac6f53dac0879174b6914dfe851b871f5"></a>bool</td>
<td class="fieldname">
dcRatioStatus</td>
<td class="fielddoc">
DUTYCAL_CTRL register, RATIO_OK bit, Status of the duty calibration ratio. </td></tr>
<tr><td class="fieldtype">
<a id="a0e7587835728396505ce2f3cc91c224a" name="a0e7587835728396505ce2f3cc91c224a"></a>bool</td>
<td class="fieldname">
dcStatus</td>
<td class="fielddoc">
DUTYCAL_CTRL register, OK bit, Status of the duty calibration. </td></tr>
<tr><td class="fieldtype">
<a id="aa73020d6a06f6796f56aa2062bfde74d" name="aa73020d6a06f6796f56aa2062bfde74d"></a>uint16_t</td>
<td class="fieldname">
dcTarget</td>
<td class="fielddoc">
DUTYCAL_CTRL register, TARGET bits, Duty cycle target <br  />
 </td></tr>
<tr><td class="fieldtype">
<a id="a7f14358f562bc77615cdfbe362a4ebb1" name="a7f14358f562bc77615cdfbe362a4ebb1"></a>bool</td>
<td class="fieldname">
dcEnRingOsc</td>
<td class="fielddoc">
DUTYCAL_CTRL register, CTRL_RG_EN bit, Enables ring oscillator for duty cycle digitization. </td></tr>
<tr><td class="fieldtype">
<a id="a96487d71c2ba8a64281cdc418556a6cd" name="a96487d71c2ba8a64281cdc418556a6cd"></a>bool</td>
<td class="fieldname">
dcEn</td>
<td class="fielddoc">
DUTYCAL_CTRL register, EN bit, Enables duty cycle calibration. </td></tr>
</table>

</div>
</div>
<a name="structcy__stc__pll__manual__config__t" id="structcy__stc__pll__manual__config__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcy__stc__pll__manual__config__t">&#9670;&nbsp;</a></span>cy_stc_pll_manual_config_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cy_stc_pll_manual_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4b72aa504b91642111760e0f39d87317" name="a4b72aa504b91642111760e0f39d87317"></a><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__dpll__lp__config__t">cy_stc_dpll_lp_config_t</a> *</td>
<td class="fieldname">
lpPllCfg</td>
<td class="fielddoc">
DPLL-LP configuration. </td></tr>
<tr><td class="fieldtype">
<a id="a3228c3783f2c8baeefd3ab26935b76f4" name="a3228c3783f2c8baeefd3ab26935b76f4"></a><a class="el" href="group__group__sysclk__pll__structs.html#structcy__stc__dpll__hp__config__t">cy_stc_dpll_hp_config_t</a> *</td>
<td class="fieldname">
hpPllCfg</td>
<td class="fielddoc">
DPLL-HP configuration. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaf99eec425e4a077026c29fca5f2e7f47" name="gaf99eec425e4a077026c29fca5f2e7f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf99eec425e4a077026c29fca5f2e7f47">&#9670;&nbsp;</a></span>cy_en_wait_mode_select_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__sysclk__pll__structs.html#gaf99eec425e4a077026c29fca5f2e7f47">cy_en_wait_mode_select_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPLL-HP wait mode selection enum. </p>
<p >See CONFIG2 register, bits MODE_SEL. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf99eec425e4a077026c29fca5f2e7f47a030904943a55de752048728289437ae3" name="ggaf99eec425e4a077026c29fca5f2e7f47a030904943a55de752048728289437ae3"></a>CY_SYSCLK_DPLL_HP_CLK4MHZ_1US_CNT_VAL&#160;</td><td class="fielddoc"><p >clk_dig frequency = 4MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf99eec425e4a077026c29fca5f2e7f47ac907d199f7ebde8e2ebe0f0f71e6cea0" name="ggaf99eec425e4a077026c29fca5f2e7f47ac907d199f7ebde8e2ebe0f0f71e6cea0"></a>CY_SYSCLK_DPLL_HP_CLK10MHZ_1US_CNT_VAL&#160;</td><td class="fielddoc"><p >clk_dig frequency = 10MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf99eec425e4a077026c29fca5f2e7f47a3581bc4d3e968bba9f91209a583b7261" name="ggaf99eec425e4a077026c29fca5f2e7f47a3581bc4d3e968bba9f91209a583b7261"></a>CY_SYSCLK_DPLL_HP_CLK15MHZ_1US_CNT_VAL&#160;</td><td class="fielddoc"><p >clk_dig frequency = 15MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf99eec425e4a077026c29fca5f2e7f47ae3a306e2ba52c1aed04d1fbd977c1eae" name="ggaf99eec425e4a077026c29fca5f2e7f47ae3a306e2ba52c1aed04d1fbd977c1eae"></a>CY_SYSCLK_DPLL_HP_CLK20MHZ_1US_CNT_VAL&#160;</td><td class="fielddoc"><p >clk_dig frequency = 20MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf99eec425e4a077026c29fca5f2e7f47ac3972a0491f06b1efa46cbe78178cb2e" name="ggaf99eec425e4a077026c29fca5f2e7f47ac3972a0491f06b1efa46cbe78178cb2e"></a>CY_SYSCLK_DPLL_HP_CLK30MHZ_1US_CNT_VAL&#160;</td><td class="fielddoc"><p >clk_dig frequency = 30MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf99eec425e4a077026c29fca5f2e7f47a7235d2e5aaa2b4db0c0e8c9ee7ebc818" name="ggaf99eec425e4a077026c29fca5f2e7f47a7235d2e5aaa2b4db0c0e8c9ee7ebc818"></a>CY_SYSCLK_DPLL_HP_CLK40MHZ_1US_CNT_VAL&#160;</td><td class="fielddoc"><p >clk_dig frequency = 40MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf99eec425e4a077026c29fca5f2e7f47ac81cadd73490b1cb782c2a41ec422d9d" name="ggaf99eec425e4a077026c29fca5f2e7f47ac81cadd73490b1cb782c2a41ec422d9d"></a>CY_SYSCLK_DPLL_HP_CLK45MHZ_1US_CNT_VAL&#160;</td><td class="fielddoc"><p >clk_dig frequency = 45MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf99eec425e4a077026c29fca5f2e7f47acf970cf0271de1cd2a74fa35073666dd" name="ggaf99eec425e4a077026c29fca5f2e7f47acf970cf0271de1cd2a74fa35073666dd"></a>CY_SYSCLK_DPLL_HP_CLK50MHZ_1US_CNT_VAL&#160;</td><td class="fielddoc"><p >clk_dig frequency = 50MHz </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
