# CAD-assignment-batch05
 CAD w/ HDL assignment - Batch 5</br></br>
![image](https://user-images.githubusercontent.com/68864109/177011133-706c8d48-d1bb-4220-acb9-421d11ee1709.png)</br></br>
Batch 5: Question P7-4, page 216 Book 1, based on the RTL-ASMchart given in the figure, design the circuit using the FSM+D and FSMD RTL design. Answer the questions below (ignore the questions in the book). Hint: use 4-bit input.
- Sketch the fbd for the both design approaches
- Obtain the verilog for the both design approaches
- Then, make comparisons between the two designs.

