v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N -230 -240 450 -240 { lab=VDD}
N 110 -50 110 10 { lab=#net1}
N 170 -50 170 10 { lab=#net1}
N 170 -180 170 -50 { lab=#net1}
N 240 -50 240 10 { lab=#net1}
N 310 -180 310 -110 { lab=#net2}
N 310 -50 310 10 { lab=#net3}
N 290 -140 310 -140 { lab=#net2}
N 450 -180 450 -160 { lab=vref}
N 450 -170 470 -170 { lab=vref}
N 310 -20 360 -20 { lab=#net3}
N 360 -20 360 10 { lab=#net3}
N 410 -20 410 10 { lab=#net3}
N 460 -20 460 10 { lab=#net3}
N 510 -20 510 10 { lab=#net3}
N 560 -20 560 10 { lab=#net3}
N 610 -20 610 10 { lab=#net3}
N 660 -20 660 10 { lab=#net3}
N 710 -20 710 10 { lab=#net3}
N 770 -20 770 10 { lab=#net3}
N 360 -20 770 -20 { lab=#net3}
N 420 -210 520 -210 { lab=#net4}
N 520 -210 520 -180 { lab=#net4}
N 520 -180 550 -180 { lab=#net4}
N 450 -240 550 -240 { lab=VDD}
N -190 70 -150 70 { lab=GND}
N -200 -80 -200 -40 { lab=GND}
N -200 -170 -200 -140 { lab=VDD}
N 260 -140 260 -90 { lab=#net2}
N 260 -30 260 70 { lab=GND}
N 100 -140 290 -140 { lab=#net2}
N -20 -210 420 -210 { lab=#net4}
N -0 -70 -0 -50 { lab=#net1}
N -0 -50 240 -50 { lab=#net1}
N 90 -140 100 -140 { lab=#net2}
N 90 -140 90 -20 { lab=#net2}
N -30 -20 90 -20 { lab=#net2}
N -40 -20 -30 -20 { lab=#net2}
N -40 -70 -40 -20 { lab=#net2}
N 30 -140 60 -140 { lab=GND}
N 60 -140 60 -120 { lab=GND}
N -70 -240 -70 -140 { lab=VDD}
N 770 -20 830 -20 { lab=#net3}
N 900 -20 950 -20 { lab=#net3}
N 950 -20 950 10 { lab=#net3}
N 1000 -20 1000 10 { lab=#net3}
N 1050 -20 1050 10 { lab=#net3}
N 1100 -20 1100 10 { lab=#net3}
N 1150 -20 1150 10 { lab=#net3}
N 1200 -20 1200 10 { lab=#net3}
N 1250 -20 1250 10 { lab=#net3}
N 1300 -20 1300 10 { lab=#net3}
N 1360 -20 1360 10 { lab=#net3}
N 950 -20 1360 -20 { lab=#net3}
N 830 -20 900 -20 { lab=#net3}
N 900 -20 900 10 { lab=#net3}
N 840 -20 840 120 { lab=#net3}
N 260 70 260 600 { lab=GND}
N 440 70 1360 70 { lab=GND}
N -150 70 440 70 { lab=GND}
N 210 40 210 70 { lab=GND}
N 280 40 280 70 { lab=GND}
N 330 40 330 70 { lab=GND}
N 380 40 380 70 { lab=GND}
N 430 40 430 70 { lab=GND}
N 480 40 480 70 { lab=GND}
N 530 40 530 70 { lab=GND}
N 580 40 580 70 { lab=GND}
N 630 40 630 70 { lab=GND}
N 680 40 680 70 { lab=GND}
N 740 40 740 70 { lab=GND}
N 870 40 870 70 { lab=GND}
N 920 40 920 70 { lab=GND}
N 970 40 970 70 { lab=GND}
N 1020 40 1020 70 { lab=GND}
N 1070 40 1070 70 { lab=GND}
N 1120 40 1120 70 { lab=GND}
N 1170 40 1170 70 { lab=GND}
N 1220 40 1220 70 { lab=GND}
N 1270 40 1270 70 { lab=GND}
N 1330 40 1330 70 { lab=GND}
N 310 120 360 120 { lab=#net3}
N 360 120 360 150 { lab=#net3}
N 410 120 410 150 { lab=#net3}
N 460 120 460 150 { lab=#net3}
N 510 120 510 150 { lab=#net3}
N 560 120 560 150 { lab=#net3}
N 610 120 610 150 { lab=#net3}
N 660 120 660 150 { lab=#net3}
N 710 120 710 150 { lab=#net3}
N 770 120 770 150 { lab=#net3}
N 360 120 770 120 { lab=#net3}
N 770 120 830 120 { lab=#net3}
N 900 120 950 120 { lab=#net3}
N 950 120 950 150 { lab=#net3}
N 1000 120 1000 150 { lab=#net3}
N 1050 120 1050 150 { lab=#net3}
N 1100 120 1100 150 { lab=#net3}
N 1150 120 1150 150 { lab=#net3}
N 1200 120 1200 150 { lab=#net3}
N 1250 120 1250 150 { lab=#net3}
N 1300 120 1300 150 { lab=#net3}
N 1360 120 1360 150 { lab=#net3}
N 950 120 1360 120 { lab=#net3}
N 830 120 900 120 { lab=#net3}
N 900 120 900 150 { lab=#net3}
N 840 120 840 260 { lab=#net3}
N 440 210 1360 210 { lab=GND}
N 280 180 280 210 { lab=GND}
N 330 180 330 210 { lab=GND}
N 380 180 380 210 { lab=GND}
N 430 180 430 210 { lab=GND}
N 480 180 480 210 { lab=GND}
N 530 180 530 210 { lab=GND}
N 580 180 580 210 { lab=GND}
N 630 180 630 210 { lab=GND}
N 680 180 680 210 { lab=GND}
N 740 180 740 210 { lab=GND}
N 870 180 870 210 { lab=GND}
N 920 180 920 210 { lab=GND}
N 970 180 970 210 { lab=GND}
N 1020 180 1020 210 { lab=GND}
N 1070 180 1070 210 { lab=GND}
N 1120 180 1120 210 { lab=GND}
N 1170 180 1170 210 { lab=GND}
N 1220 180 1220 210 { lab=GND}
N 1270 180 1270 210 { lab=GND}
N 1330 180 1330 210 { lab=GND}
N 260 210 440 210 { lab=GND}
N 310 120 310 150 { lab=#net3}
N 310 260 360 260 { lab=#net3}
N 360 260 360 290 { lab=#net3}
N 410 260 410 290 { lab=#net3}
N 460 260 460 290 { lab=#net3}
N 510 260 510 290 { lab=#net3}
N 560 260 560 290 { lab=#net3}
N 610 260 610 290 { lab=#net3}
N 660 260 660 290 { lab=#net3}
N 710 260 710 290 { lab=#net3}
N 770 260 770 290 { lab=#net3}
N 360 260 770 260 { lab=#net3}
N 770 260 830 260 { lab=#net3}
N 900 260 950 260 { lab=#net3}
N 950 260 950 290 { lab=#net3}
N 1000 260 1000 290 { lab=#net3}
N 1050 260 1050 290 { lab=#net3}
N 1100 260 1100 290 { lab=#net3}
N 1150 260 1150 290 { lab=#net3}
N 1200 260 1200 290 { lab=#net3}
N 1250 260 1250 290 { lab=#net3}
N 1300 260 1300 290 { lab=#net3}
N 1360 260 1360 290 { lab=#net3}
N 950 260 1360 260 { lab=#net3}
N 830 260 900 260 { lab=#net3}
N 900 260 900 290 { lab=#net3}
N 840 260 840 400 { lab=#net3}
N 440 350 1360 350 { lab=GND}
N 280 320 280 350 { lab=GND}
N 330 320 330 350 { lab=GND}
N 380 320 380 350 { lab=GND}
N 430 320 430 350 { lab=GND}
N 480 320 480 350 { lab=GND}
N 530 320 530 350 { lab=GND}
N 580 320 580 350 { lab=GND}
N 630 320 630 350 { lab=GND}
N 680 320 680 350 { lab=GND}
N 740 320 740 350 { lab=GND}
N 870 320 870 350 { lab=GND}
N 920 320 920 350 { lab=GND}
N 970 320 970 350 { lab=GND}
N 1020 320 1020 350 { lab=GND}
N 1070 320 1070 350 { lab=GND}
N 1120 320 1120 350 { lab=GND}
N 1170 320 1170 350 { lab=GND}
N 1220 320 1220 350 { lab=GND}
N 1270 320 1270 350 { lab=GND}
N 1330 320 1330 350 { lab=GND}
N 260 350 440 350 { lab=GND}
N 310 260 310 290 { lab=#net3}
N 310 400 360 400 { lab=#net3}
N 360 400 360 430 { lab=#net3}
N 410 400 410 430 { lab=#net3}
N 460 400 460 430 { lab=#net3}
N 510 400 510 430 { lab=#net3}
N 560 400 560 430 { lab=#net3}
N 610 400 610 430 { lab=#net3}
N 660 400 660 430 { lab=#net3}
N 710 400 710 430 { lab=#net3}
N 770 400 770 430 { lab=#net3}
N 360 400 770 400 { lab=#net3}
N 770 400 830 400 { lab=#net3}
N 900 400 950 400 { lab=#net3}
N 950 400 950 430 { lab=#net3}
N 1000 400 1000 430 { lab=#net3}
N 1050 400 1050 430 { lab=#net3}
N 1100 400 1100 430 { lab=#net3}
N 1150 400 1150 430 { lab=#net3}
N 1200 400 1200 430 { lab=#net3}
N 1250 400 1250 430 { lab=#net3}
N 1300 400 1300 430 { lab=#net3}
N 1360 400 1360 430 { lab=#net3}
N 950 400 1360 400 { lab=#net3}
N 830 400 900 400 { lab=#net3}
N 900 400 900 430 { lab=#net3}
N 840 400 840 540 { lab=#net3}
N 440 490 1360 490 { lab=GND}
N 280 460 280 490 { lab=GND}
N 330 460 330 490 { lab=GND}
N 380 460 380 490 { lab=GND}
N 430 460 430 490 { lab=GND}
N 480 460 480 490 { lab=GND}
N 530 460 530 490 { lab=GND}
N 580 460 580 490 { lab=GND}
N 630 460 630 490 { lab=GND}
N 680 460 680 490 { lab=GND}
N 740 460 740 490 { lab=GND}
N 870 460 870 490 { lab=GND}
N 920 460 920 490 { lab=GND}
N 970 460 970 490 { lab=GND}
N 1020 460 1020 490 { lab=GND}
N 1070 460 1070 490 { lab=GND}
N 1120 460 1120 490 { lab=GND}
N 1170 460 1170 490 { lab=GND}
N 1220 460 1220 490 { lab=GND}
N 1270 460 1270 490 { lab=GND}
N 1330 460 1330 490 { lab=GND}
N 260 490 440 490 { lab=GND}
N 310 400 310 430 { lab=#net3}
N 310 540 360 540 { lab=#net3}
N 360 540 360 570 { lab=#net3}
N 410 540 410 570 { lab=#net3}
N 460 540 460 570 { lab=#net3}
N 510 540 510 570 { lab=#net3}
N 560 540 560 570 { lab=#net3}
N 610 540 610 570 { lab=#net3}
N 660 540 660 570 { lab=#net3}
N 710 540 710 570 { lab=#net3}
N 770 540 770 570 { lab=#net3}
N 360 540 770 540 { lab=#net3}
N 770 540 830 540 { lab=#net3}
N 900 540 950 540 { lab=#net3}
N 950 540 1360 540 { lab=#net3}
N 830 540 900 540 { lab=#net3}
N 900 540 900 570 { lab=#net3}
N 840 540 840 680 { lab=#net3}
N 440 630 1360 630 { lab=GND}
N 280 600 280 630 { lab=GND}
N 330 600 330 630 { lab=GND}
N 380 600 380 630 { lab=GND}
N 430 600 430 630 { lab=GND}
N 480 600 480 630 { lab=GND}
N 530 600 530 630 { lab=GND}
N 580 600 580 630 { lab=GND}
N 630 600 630 630 { lab=GND}
N 680 600 680 630 { lab=GND}
N 740 600 740 630 { lab=GND}
N 870 600 870 630 { lab=GND}
N 260 630 440 630 { lab=GND}
N 310 540 310 570 { lab=#net3}
N 260 600 260 770 { lab=GND}
N 970 600 970 630 { lab=GND}
N 1000 540 1000 570 {}
C {madvlsi/vdd.sym} -230 -240 0 0 {name=l11 lab=VDD}
C {madvlsi/pmos3.sym} 450 -210 0 0 {name=M4
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 170 -210 0 0 {name=M5
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 310 -210 0 0 {name=M3
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/capacitor.sym} 110 40 0 0 {name=C1
value=1f
m=1}
C {madvlsi/resistor.sym} 170 40 0 0 {name=R1
value=2063k
m=1}
C {madvlsi/resistor.sym} 310 -80 0 0 {name=R2
value=393k
m=1}
C {madvlsi/resistor.sym} 260 -60 0 0 {name=R3
value=2063k
m=1}
C {madvlsi/gnd.sym} -190 70 0 0 {name=l1 lab=GND}
C {madvlsi/resistor.sym} 450 -130 0 0 {name=R4
value=393k
m=1}
C {madvlsi/gnd.sym} 450 -100 0 0 {name=l3 lab=GND}
C {devices/lab_pin.sym} 470 -170 2 0 {name=l4 sig_type=std_logic lab=vref}
C {madvlsi/capacitor.sym} 550 -210 0 0 {name=C2
value=1f
m=1}
C {madvlsi/tt_models.sym} 820 -230 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {devices/code_shown.sym} 1020 -200 0 0 {name=SPICE only_toplevel=false value="

*.dc Vdd .5 1.8 .01
.dc temp -40 100 .5
.save all
"}
C {madvlsi/vsource.sym} -200 -110 0 0 {name=Vdd
value=1.8}
C {madvlsi/vdd.sym} -200 -170 0 0 {name=l2 lab=VDD}
C {madvlsi/gnd.sym} -200 -40 0 0 {name=l5 lab=GND}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/opamp.sym} -20 -190 3 0 {name=X1}
C {madvlsi/gnd.sym} 60 -120 0 0 {name=l6 lab=GND}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 240 40 0 0 {name=XQ1
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0_MODEL.sym} 700 -230 0 0 {
name=PNP_MODEL
only_toplevel=false
value="
.subckt sky130_fd_pr__pnp_05v0  E B C
*.iopin E
*.iopin B
*.iopin C
XQ1 C B E C sky130_fd_pr__pnp_05v5_W0p68L0p68
.ends"
}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 310 40 0 0 {name=XQ2
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 240 40 0 0 {name=XQ3
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 360 40 0 0 {name=XQ4
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 410 40 0 0 {name=XQ5
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 460 40 0 0 {name=XQ6
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 510 40 0 0 {name=XQ7
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 560 40 0 0 {name=XQ8
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 610 40 0 0 {name=XQ9
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 660 40 0 0 {name=XQ10
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 710 40 0 0 {name=XQ11
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 770 40 0 0 {name=XQ12
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 900 40 0 0 {name=XQ13
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 950 40 0 0 {name=XQ14
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1000 40 0 0 {name=XQ15
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1050 40 0 0 {name=XQ16
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1100 40 0 0 {name=XQ17
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1150 40 0 0 {name=XQ18
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1200 40 0 0 {name=XQ19
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1250 40 0 0 {name=XQ20
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1300 40 0 0 {name=XQ21
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1360 40 0 0 {name=XQ22
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 310 180 0 0 {name=XQ23
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 360 180 0 0 {name=XQ24
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 410 180 0 0 {name=XQ25
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 460 180 0 0 {name=XQ26
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 510 180 0 0 {name=XQ27
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 560 180 0 0 {name=XQ28
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 610 180 0 0 {name=XQ29
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 660 180 0 0 {name=XQ30
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 710 180 0 0 {name=XQ31
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 770 180 0 0 {name=XQ32
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 900 180 0 0 {name=XQ33
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 950 180 0 0 {name=XQ34
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1000 180 0 0 {name=XQ35
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1050 180 0 0 {name=XQ36
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1100 180 0 0 {name=XQ37
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1150 180 0 0 {name=XQ38
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1200 180 0 0 {name=XQ39
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1250 180 0 0 {name=XQ40
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1300 180 0 0 {name=XQ41
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1360 180 0 0 {name=XQ42
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 310 320 0 0 {name=XQ43
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 360 320 0 0 {name=XQ44
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 410 320 0 0 {name=XQ45
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 460 320 0 0 {name=XQ46
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 510 320 0 0 {name=XQ47
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 560 320 0 0 {name=XQ48
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 610 320 0 0 {name=XQ49
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 660 320 0 0 {name=XQ50
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 710 320 0 0 {name=XQ51
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 770 320 0 0 {name=XQ52
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 900 320 0 0 {name=XQ53
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 950 320 0 0 {name=XQ54
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1000 320 0 0 {name=XQ55
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1050 320 0 0 {name=XQ56
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1100 320 0 0 {name=XQ57
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1150 320 0 0 {name=XQ58
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1200 320 0 0 {name=XQ59
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1250 320 0 0 {name=XQ60
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1300 320 0 0 {name=XQ61
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1360 320 0 0 {name=XQ62
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 310 460 0 0 {name=XQ63
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 360 460 0 0 {name=XQ64
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 410 460 0 0 {name=XQ65
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 460 460 0 0 {name=XQ66
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 510 460 0 0 {name=XQ67
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 560 460 0 0 {name=XQ68
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 610 460 0 0 {name=XQ69
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 660 460 0 0 {name=XQ70
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 710 460 0 0 {name=XQ71
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 770 460 0 0 {name=XQ72
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 900 460 0 0 {name=XQ73
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 950 460 0 0 {name=XQ74
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1000 460 0 0 {name=XQ75
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1050 460 0 0 {name=XQ76
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1100 460 0 0 {name=XQ77
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1150 460 0 0 {name=XQ78
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1200 460 0 0 {name=XQ79
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1250 460 0 0 {name=XQ80
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1300 460 0 0 {name=XQ81
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1360 460 0 0 {name=XQ82
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 310 600 0 0 {name=XQ83
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 360 600 0 0 {name=XQ84
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 410 600 0 0 {name=XQ85
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 460 600 0 0 {name=XQ86
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 510 600 0 0 {name=XQ87
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 560 600 0 0 {name=XQ88
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 610 600 0 0 {name=XQ89
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 660 600 0 0 {name=XQ90
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 710 600 0 0 {name=XQ91
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 770 600 0 0 {name=XQ92
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 900 600 0 0 {name=XQ93
model=W0p68L0p68}
C {/home/madvlsi/Desktop/MADVLSI_final/schematics/models/sky130_fd_pr__pnp_05v0.sym} 1000 600 0 0 {name=XQ94
model=W0p68L0p68}
