// Seed: 1902611510
module module_0 ();
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd98,
    parameter id_5 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  input wire _id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always if (1) $unsigned(26);
  ;
  logic id_8;
  ;
  wire [1  ?  -1 : -1 : (  id_4  )] id_9;
  logic [id_5 : id_5  &  -1] id_10;
  always id_10 = id_8;
  logic id_11 = -1;
  assign id_10 = -1;
endmodule
