// Generated by CIRCT unknown git version
module ALU_Decoder(	// file.cleaned.mlir:2:3
  input  [1:0] ALUOp,	// file.cleaned.mlir:2:29
  input  [2:0] funct3,	// file.cleaned.mlir:2:45
  input  [6:0] funct7,	// file.cleaned.mlir:2:62
               op,	// file.cleaned.mlir:2:79
  output [2:0] ALUControl	// file.cleaned.mlir:2:93
);

  wire       _GEN = ALUOp == 2'h2;	// file.cleaned.mlir:10:15, :17:10
  wire       _GEN_0 = _GEN & funct3 == 3'h0;	// file.cleaned.mlir:13:14, :17:10, :18:10, :19:10
  wire [1:0] _GEN_1 = {op[5], funct7[5]};	// file.cleaned.mlir:20:10, :21:10, :22:10
  assign ALUControl =
    ALUOp == 2'h0
      ? 3'h0
      : ALUOp == 2'h1 | _GEN_0 & (&_GEN_1)
          ? 3'h1
          : _GEN_0 & _GEN_1 != 2'h3
              ? 3'h0
              : _GEN & funct3 == 3'h2
                  ? 3'h5
                  : _GEN & funct3 == 3'h6 ? 3'h3 : {1'h0, _GEN & (&funct3), 1'h0};	// file.cleaned.mlir:3:14, :5:14, :6:15, :7:15, :8:14, :9:15, :11:14, :12:14, :13:14, :14:14, :15:10, :16:10, :17:10, :19:10, :22:10, :23:10, :24:10, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:5
endmodule

