module foo_proc(
  input wire [31:0] dir,
  input wire [31:0] in1,
  input wire in1_vld,
  input wire [31:0] in2,
  input wire in2_vld,
  input wire out_rdy,
  output wire [31:0] out,
  output wire out_vld,
  output wire in1_rdy,
  output wire in2_rdy
);
  wire in1_pred;
  wire in2_pred;
  wire [31:0] in2_select;
  wire [31:0] in1_select;
  wire p0_all_active_inputs_valid;
  assign in1_pred = dir == 32'h0000_0000;
  assign in2_pred = dir != 32'h0000_0000;
  assign in2_select = in2_pred ? in2 : 32'h0000_0000;
  assign in1_select = in1_pred ? in1 : 32'h0000_0000;
  assign p0_all_active_inputs_valid = (~in1_pred | in1_vld) & (~in2_pred | in2_vld);
  assign out = in1_pred ? in1_select : in2_select;
  assign out_vld = p0_all_active_inputs_valid & 1'h1 & 1'h1;
  assign in1_rdy = in1_pred & out_rdy;
  assign in2_rdy = in2_pred & out_rdy;
endmodule
