#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan 21 11:45:40 2022
# Process ID: 19032
# Current directory: C:/Users/Luis/Desktop/Project_Presentacion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18000 C:\Users\Luis\Desktop\Project_Presentacion\Project_Presentacion.xpr
# Log file: C:/Users/Luis/Desktop/Project_Presentacion/vivado.log
# Journal file: C:/Users/Luis/Desktop/Project_Presentacion\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.559 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/Luis/Desktop/tb_Display_Control.vhd C:/Users/Luis/Desktop/tb_FSM.vhd}
import_files -fileset sim_1 -norecurse {C:/Users/Luis/Desktop/tb_Display_Control.vhd C:/Users/Luis/Desktop/tb_FSM.vhd}
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Display_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_SW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/behav/xsim'
"xelab -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_behav xil_defaultlib.TOP -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_behav xil_defaultlib.TOP -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd, line 37. Unresolved signal "next_state" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'TOP'
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1447.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2016.711 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2016.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2016.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2152.492 ; gain = 704.934
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_0'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_1'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_2'
INFO: [VRFC 10-3107] analyzing entity 'Display_Control'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_3'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_4'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_5'
INFO: [VRFC 10-3107] analyzing entity 'FSM_SW'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_6'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_7'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_8'
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
"xelab -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_func_impl xil_defaultlib.TOP -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_func_impl xil_defaultlib.TOP -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110110000000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_0 [debouncer_0_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_1 [debouncer_1_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_2 [debouncer_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111000011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110011011100...]
Compiling architecture structure of entity xil_defaultlib.Display_Control [display_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011101010...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_3 [edgedtctr_3_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_4 [edgedtctr_4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010110010101...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_5 [edgedtctr_5_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011101011")(0...]
Compiling architecture structure of entity xil_defaultlib.FSM_SW [fsm_sw_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_6 [synchrnzr_6_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_7 [synchrnzr_7_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_8 [synchrnzr_8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111011101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001000001101110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011111101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111100000100...]
Compiling architecture structure of entity xil_defaultlib.counter [counter_default]
Compiling architecture structure of entity xil_defaultlib.top
Built simulation snapshot TOP_func_impl

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/xsim.dir/TOP_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/xsim.dir/TOP_func_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jan 21 11:55:02 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 21 11:55:02 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2159.133 ; gain = 3.191
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_func_impl -key {Post-Implementation:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2175.480 ; gain = 727.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2176.754 ; gain = 0.000
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'TOP'
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_0'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_1'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_2'
INFO: [VRFC 10-3107] analyzing entity 'Display_Control'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_3'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_4'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_5'
INFO: [VRFC 10-3107] analyzing entity 'FSM_SW'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_6'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_7'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_8'
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
"xelab -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_func_impl xil_defaultlib.TOP -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_func_impl xil_defaultlib.TOP -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110110000000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_0 [debouncer_0_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_1 [debouncer_1_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_2 [debouncer_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111000011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110011011100...]
Compiling architecture structure of entity xil_defaultlib.Display_Control [display_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011101010...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_3 [edgedtctr_3_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_4 [edgedtctr_4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010110010101...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_5 [edgedtctr_5_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011101011")(0...]
Compiling architecture structure of entity xil_defaultlib.FSM_SW [fsm_sw_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_6 [synchrnzr_6_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_7 [synchrnzr_7_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_8 [synchrnzr_8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111011101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001000001101110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011111101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111100000100...]
Compiling architecture structure of entity xil_defaultlib.counter [counter_default]
Compiling architecture structure of entity xil_defaultlib.top
Built simulation snapshot TOP_func_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2176.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_func_impl -key {Post-Implementation:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2177.949 ; gain = 1.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'TOP'
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_0'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_1'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_2'
INFO: [VRFC 10-3107] analyzing entity 'Display_Control'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_3'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_4'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_5'
INFO: [VRFC 10-3107] analyzing entity 'FSM_SW'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_6'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_7'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_8'
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
"xelab -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_func_impl xil_defaultlib.TOP -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_func_impl xil_defaultlib.TOP -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110110000000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_0 [debouncer_0_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_1 [debouncer_1_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_2 [debouncer_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111000011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110011011100...]
Compiling architecture structure of entity xil_defaultlib.Display_Control [display_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011101010...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_3 [edgedtctr_3_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_4 [edgedtctr_4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010110010101...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_5 [edgedtctr_5_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011101011")(0...]
Compiling architecture structure of entity xil_defaultlib.FSM_SW [fsm_sw_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_6 [synchrnzr_6_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_7 [synchrnzr_7_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_8 [synchrnzr_8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111011101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001000001101110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011111101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111100000100...]
Compiling architecture structure of entity xil_defaultlib.counter [counter_default]
Compiling architecture structure of entity xil_defaultlib.top
Built simulation snapshot TOP_func_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2177.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_func_impl -key {Post-Implementation:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2180.609 ; gain = 2.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'TOP'
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/TOP_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_0'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_1'
INFO: [VRFC 10-3107] analyzing entity 'DEBOUNCER_2'
INFO: [VRFC 10-3107] analyzing entity 'Display_Control'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_3'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_4'
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_5'
INFO: [VRFC 10-3107] analyzing entity 'FSM_SW'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_6'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_7'
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR_8'
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
"xelab -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_func_impl xil_defaultlib.TOP -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2f94dbe4dc904fe0943c971f6e47ac14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_func_impl xil_defaultlib.TOP -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110110000000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER [debouncer_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_0 [debouncer_0_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_1 [debouncer_1_default]
Compiling architecture structure of entity xil_defaultlib.DEBOUNCER_2 [debouncer_2_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111000011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110011011100...]
Compiling architecture structure of entity xil_defaultlib.Display_Control [display_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011101010...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_3 [edgedtctr_3_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_4 [edgedtctr_4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010110010101...]
Compiling architecture structure of entity xil_defaultlib.EDGEDTCTR_5 [edgedtctr_5_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011101011")(0...]
Compiling architecture structure of entity xil_defaultlib.FSM_SW [fsm_sw_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_6 [synchrnzr_6_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_7 [synchrnzr_7_default]
Compiling architecture structure of entity xil_defaultlib.SYNCHRNZR_8 [synchrnzr_8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111010101111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111011101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001000001101110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011111101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111100000100...]
Compiling architecture structure of entity xil_defaultlib.counter [counter_default]
Compiling architecture structure of entity xil_defaultlib.top
Built simulation snapshot TOP_func_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2183.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_func_impl -key {Post-Implementation:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2183.957 ; gain = 0.949
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 21 12:21:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/synth_1/runme.log
[Fri Jan 21 12:21:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2191.996 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B066B5A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3915.676 ; gain = 1723.680
set_property PROGRAM.FILE {C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 21 12:25:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/synth_1/runme.log
[Fri Jan 21 12:25:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4229.461 ; gain = 263.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:53]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:34' bound to instance 'inst_sincronizador1' of component 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:153]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (1#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:43]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:35' bound to instance 'inst_debouncer1' of component 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:160]
INFO: [Synth 8-638] synthesizing module 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DEBOUNCER' (2#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:42]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr1' of component 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:166]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (3#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:43]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:34' bound to instance 'inst_sincronizador2' of component 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:174]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:35' bound to instance 'inst_debouncer2' of component 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:181]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr2' of component 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:187]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:34' bound to instance 'inst_sincronizador3' of component 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:195]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:35' bound to instance 'inst_debouncer3' of component 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:202]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr3' of component 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:208]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:34' bound to instance 'inst_sincronizador4' of component 'SYNCHRNZR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:216]
INFO: [Synth 8-3491] module 'DEBOUNCER' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/DEBOUNCER.vhd:35' bound to instance 'inst_debouncer4' of component 'DEBOUNCER' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:223]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:34' bound to instance 'inst_edgedtctr4' of component 'EDGEDTCTR' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:229]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:15' bound to instance 'inst_sumador' of component 'counter' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:239]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:25]
WARNING: [Synth 8-614] signal 's_eleccion' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:30]
WARNING: [Synth 8-614] signal 'bits_venta' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:25]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd:26' bound to instance 'inst_fsmdinero' of component 'FSM' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:253]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FSM' (5#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd:35]
INFO: [Synth 8-3491] module 'FSM_SW' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:26' bound to instance 'inst_fsmsw' of component 'FSM_SW' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:261]
INFO: [Synth 8-638] synthesizing module 'FSM_SW' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:39]
WARNING: [Synth 8-614] signal 'sw1' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
WARNING: [Synth 8-614] signal 'sw2' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
WARNING: [Synth 8-614] signal 'sw3' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
WARNING: [Synth 8-614] signal 'sw4' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
WARNING: [Synth 8-614] signal 'switches' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FSM_SW' (6#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/new/FSM_SW.vhd:39]
INFO: [Synth 8-3491] module 'Display_Control' declared at 'C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:45' bound to instance 'inst_display1' of component 'Display_Control' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:273]
INFO: [Synth 8-638] synthesizing module 'Display_Control' [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:54]
WARNING: [Synth 8-614] signal 'num' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:75]
WARNING: [Synth 8-614] signal 'numero' is read in the process but is not in the sensitivity list [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Display_Control' (7#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/Display_Control.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/sources_1/imports/sources_1/imports/new/TOP.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4271.828 ; gain = 305.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4310.910 ; gain = 344.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4310.910 ; gain = 344.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4310.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:267]
CRITICAL WARNING: [Designutils 20-1307] Command 'Terms' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:268]
CRITICAL WARNING: [Designutils 20-1307] Command 'Privacy' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:269]
CRITICAL WARNING: [Designutils 20-1307] Command 'Security' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:270]
CRITICAL WARNING: [Designutils 20-1307] Command 'Status' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:271]
CRITICAL WARNING: [Designutils 20-1307] Command 'Docs' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:272]
CRITICAL WARNING: [Designutils 20-1307] Command 'Contact' is not supported in the xdc constraint file. [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:273]
Finished Parsing XDC File [C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4410.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4493.727 ; gain = 527.328
34 Infos, 9 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4493.727 ; gain = 527.328
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan 21 13:21:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4620.645 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FFC2A
set_property PROGRAM.FILE {C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_design impl_1
current_design rtl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design impl_1
close_design
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'TOP'
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Users/Luis/Desktop/Project_Presentacion/Project_Presentacion.sim/sim_1/impl/func/xsim/simulate.log"
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FFC2A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 21 14:08:10 2022...
