INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
