0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/ALU_tb.sv,1699401900,systemVerilog,,,,ALU_tb,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/BranchLogic_tb.sv,1699925397,systemVerilog,,,,BranchLogic_tb,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/CPU_test.sv,1699640277,systemVerilog,,,,CPU_test,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/DataMemory_tb.sv,1699923903,systemVerilog,,,,DataMemory_tb,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/Divider_tb.sv,1702789487,systemVerilog,,,,Divider_tb,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.sv,1698954439,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Adder.sv,,ALU,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Adder.sv,1699052136,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/BranchLogicBlock.sv,,Adder,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/BranchLogicBlock.sv,1699925810,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ControlStore.sv,,BranchLogicBlock,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ControlStore.sv,1699641306,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/DataMemory.sv,,ControlStore,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/DataMemory.sv,1700551024,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Imm_or_Reg_Mux.sv,,DataMemory,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Divider.sv,1702788807,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/Divider_tb.sv,,Divider,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Imm_or_Reg_Mux.sv,1699036430,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ImmediateOffsetLogic.sv,,Imm_or_Reg_Mux,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ImmediateOffsetLogic.sv,1699636158,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/InstructionMemory.sv,,ImmediateOffsetLogic,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/InstructionMemory.sv,1699644448,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/PC.sv,,InstructionMemory,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/PC.sv,1699569253,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/PCMux.sv,,PC,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/PCMux.sv,1699640419,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/RegisterFile.sv,,PCMux,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/RegisterFile.sv,1699571440,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Top.sv,,RegisterFile,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Top.sv,1699641850,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/TwoInputMux.sv,,Top,,uvm,,,,,,
C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/TwoInputMux.sv,1699639244,systemVerilog,,C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sim_1/new/CPU_test.sv,,TwoInputMux,,uvm,,,,,,
