#--  Synopsys, Inc.
#--  Version L-2016.09M-2
#--  Project file F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\fabric_and_envm\synthesis\scratchproject.prs

#project files
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/hdl/blink1.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/work/demo/CCC_0/demo_CCC_0_FCCC.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/Actel/SgCore/OSC/2.0.101/osc_comps.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/work/demo/FABOSC_0/demo_FABOSC_0_OSC.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/work/demo_MSS/demo_MSS_syn.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/work/demo_MSS/demo_MSS.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/work/demo/demo.v"
add_file -verilog "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/component/work/demo_top/demo_top.v"



#implementation: "synthesis"
impl -add F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\fabric_and_envm\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S090TS
set_option -package FBGA484
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "demo_top"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 0
set_option -update_models_cp 0
set_option -preserve_registers 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "F:/11.8/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/fabric_and_envm/synthesis/demo_top.edn"
impl -active "synthesis"
