

================================================================
== Vivado HLS Report for 'estimate_ISI'
================================================================
* Date:           Thu Jul  1 14:52:59 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ISI_FIXED
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.635|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  442|  442|  442|  442|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1      |  148|  148|         2|          -|          -|    74|    no    |
        |- FiringRate  |  292|  292|         4|          -|          -|    73|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    190|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     89|    -|
|Register         |        -|      -|     115|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     115|    279|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-------------------------------------+-----------+
    |                Instance                |                Module               | Expression|
    +----------------------------------------+-------------------------------------+-----------+
    |estimate_ISI_mul_mul_17s_22s_39_1_1_U1  |estimate_ISI_mul_mul_17s_22s_39_1_1  |  i0 * i1  |
    +----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_172_p2     |     +    |      0|  0|  15|           7|           2|
    |i_fu_135_p2            |     +    |      0|  0|  15|           7|           1|
    |j_fu_267_p2            |     +    |      0|  0|  15|           7|           1|
    |ISI_V_d0               |     -    |      0|  0|  24|          17|          17|
    |ISI_V_d1               |     -    |      0|  0|  24|          17|          17|
    |r_V_fu_206_p2          |     -    |      0|  0|  29|          22|          22|
    |ret_V_fu_225_p2        |     -    |      0|  0|  25|          18|          18|
    |icmp_ln10_fu_166_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln1494_fu_243_p2  |   icmp   |      0|  0|  21|          39|          39|
    |icmp_ln7_fu_129_p2     |   icmp   |      0|  0|  11|           7|           7|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 190|         148|         131|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ISI_V_address0  |  15|          3|    7|         21|
    |ISI_V_address1  |  15|          3|    7|         21|
    |ap_NS_fsm       |  41|          8|    1|          8|
    |i_0_reg_106     |   9|          2|    7|         14|
    |j_0_reg_117     |   9|          2|    7|         14|
    +----------------+----+-----------+-----+-----------+
    |Total           |  89|         18|   29|         78|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ISI_V_addr_2_reg_310  |   7|   0|    7|          0|
    |ap_CS_fsm             |   7|   0|    7|          0|
    |i_0_reg_106           |   7|   0|    7|          0|
    |i_reg_282             |   7|   0|    7|          0|
    |j_0_reg_117           |   7|   0|    7|          0|
    |p_Val2_2_reg_315      |  17|   0|   17|          0|
    |p_Val2_3_reg_322      |  17|   0|   17|          0|
    |r_V_2_reg_330         |  39|   0|   39|          0|
    |zext_ln8_reg_287      |   7|   0|   64|         57|
    +----------------------+----+----+-----+-----------+
    |Total                 | 115|   0|  172|         57|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_start             |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_done              | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_idle              | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_ready             | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|spksTime_V_address0  | out |    7|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_ce0       | out |    1|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_q0        |  in |   20|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_address1  | out |    7|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_ce1       | out |    1|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_q1        |  in |   20|  ap_memory |  spksTime_V  |     array    |
|ISI_V_address0       | out |    7|  ap_memory |     ISI_V    |     array    |
|ISI_V_ce0            | out |    1|  ap_memory |     ISI_V    |     array    |
|ISI_V_we0            | out |    1|  ap_memory |     ISI_V    |     array    |
|ISI_V_d0             | out |   17|  ap_memory |     ISI_V    |     array    |
|ISI_V_q0             |  in |   17|  ap_memory |     ISI_V    |     array    |
|ISI_V_address1       | out |    7|  ap_memory |     ISI_V    |     array    |
|ISI_V_ce1            | out |    1|  ap_memory |     ISI_V    |     array    |
|ISI_V_we1            | out |    1|  ap_memory |     ISI_V    |     array    |
|ISI_V_d1             | out |   17|  ap_memory |     ISI_V    |     array    |
|ISI_V_q1             |  in |   17|  ap_memory |     ISI_V    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

