Classic Timing Analyzer report for P1041231
Mon Jan 01 04:27:55 2007
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clk'
  8. Clock Hold: 'clk'
  9. tco
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 59.078 ns                        ; 74393m:inst2|9            ; led                       ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 68.51 MHz ( period = 14.596 ns ) ; div20m:inst|74390:inst9|6 ; div20m:inst|74390:inst9|3 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; div20m:inst|74390:inst|5  ; div20m:inst|74390:inst|5  ; clk        ; clk      ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                           ;                           ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T144C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 68.51 MHz ( period = 14.596 ns )               ; div20m:inst|74390:inst9|6   ; div20m:inst|74390:inst9|3   ; clk        ; clk      ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 81.86 MHz ( period = 12.216 ns )               ; div20m:inst|74390:inst11|33 ; div20m:inst|74390:inst11|31 ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; 81.90 MHz ( period = 12.210 ns )               ; div20m:inst|74390:inst|33   ; div20m:inst|74390:inst|31   ; clk        ; clk      ; None                        ; None                      ; 1.882 ns                ;
; N/A   ; 82.51 MHz ( period = 12.120 ns )               ; div20m:inst|74390:inst11|6  ; div20m:inst|74390:inst11|3  ; clk        ; clk      ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; 88.34 MHz ( period = 11.320 ns )               ; div20m:inst|74390:inst|6    ; div20m:inst|74390:inst|3    ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; 89.62 MHz ( period = 11.158 ns )               ; div20m:inst|74390:inst9|33  ; div20m:inst|74390:inst9|31  ; clk        ; clk      ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; 93.95 MHz ( period = 10.644 ns )               ; div20m:inst|74390:inst9|32  ; div20m:inst|74390:inst9|31  ; clk        ; clk      ; None                        ; None                      ; 3.069 ns                ;
; N/A   ; 94.54 MHz ( period = 10.578 ns )               ; div20m:inst|74390:inst13|6  ; div20m:inst|74390:inst13|3  ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 97.34 MHz ( period = 10.273 ns )               ; div20m:inst|74390:inst13|5  ; div20m:inst|74390:inst13|3  ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A   ; 102.86 MHz ( period = 9.722 ns )               ; div20m:inst|74390:inst9|5   ; div20m:inst|74390:inst9|3   ; clk        ; clk      ; None                        ; None                      ; 2.749 ns                ;
; N/A   ; 113.49 MHz ( period = 8.811 ns )               ; div20m:inst|74390:inst|5    ; div20m:inst|74390:inst|3    ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; 114.81 MHz ( period = 8.710 ns )               ; div20m:inst|74390:inst|32   ; div20m:inst|74390:inst|31   ; clk        ; clk      ; None                        ; None                      ; 2.325 ns                ;
; N/A   ; 114.85 MHz ( period = 8.707 ns )               ; div20m:inst|74390:inst11|32 ; div20m:inst|74390:inst11|31 ; clk        ; clk      ; None                        ; None                      ; 2.324 ns                ;
; N/A   ; 115.21 MHz ( period = 8.680 ns )               ; div20m:inst|74390:inst11|5  ; div20m:inst|74390:inst11|3  ; clk        ; clk      ; None                        ; None                      ; 2.325 ns                ;
; N/A   ; 210.61 MHz ( period = 4.748 ns )               ; div20m:inst|74390:inst|6    ; div20m:inst|74390:inst|6    ; clk        ; clk      ; None                        ; None                      ; 1.504 ns                ;
; N/A   ; 211.46 MHz ( period = 4.729 ns )               ; div20m:inst|74390:inst|5    ; div20m:inst|74390:inst|5    ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 232.29 MHz ( period = 4.305 ns )               ; div20m:inst|74390:inst9|6   ; div20m:inst|74390:inst9|6   ; clk        ; clk      ; None                        ; None                      ; 1.762 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; div20m:inst|74390:inst9|33  ; div20m:inst|74390:inst9|33  ; clk        ; clk      ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; 234.30 MHz ( period = 4.268 ns )               ; div20m:inst|74390:inst11|32 ; div20m:inst|74390:inst11|32 ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; 234.69 MHz ( period = 4.261 ns )               ; div20m:inst|74390:inst|32   ; div20m:inst|74390:inst|32   ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; 245.34 MHz ( period = 4.076 ns )               ; div20m:inst|74390:inst11|5  ; div20m:inst|74390:inst11|5  ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; 248.26 MHz ( period = 4.028 ns )               ; div20m:inst|74390:inst9|5   ; div20m:inst|74390:inst9|5   ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 248.39 MHz ( period = 4.026 ns )               ; div20m:inst|74390:inst11|33 ; div20m:inst|74390:inst11|33 ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; 248.51 MHz ( period = 4.024 ns )               ; div20m:inst|74390:inst13|6  ; div20m:inst|74390:inst13|6  ; clk        ; clk      ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; div20m:inst|74390:inst|33   ; div20m:inst|74390:inst|33   ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns )               ; div20m:inst|74390:inst13|5  ; div20m:inst|74390:inst13|5  ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 249.81 MHz ( period = 4.003 ns )               ; div20m:inst|74390:inst9|32  ; div20m:inst|74390:inst9|32  ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 260.82 MHz ( period = 3.834 ns )               ; div20m:inst|74390:inst11|6  ; div20m:inst|74390:inst11|6  ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|9              ; 74393m:inst2|9              ; clk        ; clk      ; None                        ; None                      ; 2.479 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|3              ; 74393m:inst2|9              ; clk        ; clk      ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|5              ; 74393m:inst2|9              ; clk        ; clk      ; None                        ; None                      ; 2.326 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|1              ; 74393m:inst2|5              ; clk        ; clk      ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst11|31 ; div20m:inst|74390:inst11|31 ; clk        ; clk      ; None                        ; None                      ; 2.175 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst11|3  ; div20m:inst|74390:inst11|3  ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst|31   ; div20m:inst|74390:inst|31   ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst|3    ; div20m:inst|74390:inst|3    ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|5              ; 74393m:inst2|5              ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst9|3   ; div20m:inst|74390:inst9|3   ; clk        ; clk      ; None                        ; None                      ; 1.998 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst13|3  ; div20m:inst|74390:inst13|3  ; clk        ; clk      ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst9|31  ; div20m:inst|74390:inst9|31  ; clk        ; clk      ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|3              ; 74393m:inst2|5              ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|3              ; 74393m:inst2|3              ; clk        ; clk      ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst|34   ; div20m:inst|74390:inst|34   ; clk        ; clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst13|7  ; div20m:inst|74390:inst13|7  ; clk        ; clk      ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|1              ; 74393m:inst2|3              ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|1              ; 74393m:inst2|9              ; clk        ; clk      ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74393m:inst2|1              ; 74393m:inst2|1              ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst11|7  ; div20m:inst|74390:inst11|7  ; clk        ; clk      ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst9|34  ; div20m:inst|74390:inst9|34  ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst13|34 ; div20m:inst|74390:inst13|34 ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst11|34 ; div20m:inst|74390:inst11|34 ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst9|7   ; div20m:inst|74390:inst9|7   ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; div20m:inst|74390:inst|7    ; div20m:inst|74390:inst|7    ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                        ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; div20m:inst|74390:inst|5    ; div20m:inst|74390:inst|5    ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; div20m:inst|74390:inst|6    ; div20m:inst|74390:inst|6    ; clk        ; clk      ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; div20m:inst|74390:inst9|5   ; div20m:inst|74390:inst9|5   ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; div20m:inst|74390:inst9|32  ; div20m:inst|74390:inst9|32  ; clk        ; clk      ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; div20m:inst|74390:inst13|5  ; div20m:inst|74390:inst13|5  ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; div20m:inst|74390:inst11|33 ; div20m:inst|74390:inst11|33 ; clk        ; clk      ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; div20m:inst|74390:inst|33   ; div20m:inst|74390:inst|33   ; clk        ; clk      ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; div20m:inst|74390:inst13|6  ; div20m:inst|74390:inst13|6  ; clk        ; clk      ; None                       ; None                       ; 1.505 ns                 ;
+------------------------------------------+-----------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+----------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From           ; To  ; From Clock ;
+-------+--------------+------------+----------------+-----+------------+
; N/A   ; None         ; 59.078 ns  ; 74393m:inst2|9 ; led ; clk        ;
; N/A   ; None         ; 58.894 ns  ; 74393m:inst2|3 ; led ; clk        ;
; N/A   ; None         ; 58.543 ns  ; 74393m:inst2|5 ; led ; clk        ;
; N/A   ; None         ; 58.427 ns  ; 74393m:inst2|3 ; g   ; clk        ;
; N/A   ; None         ; 58.358 ns  ; 74393m:inst2|5 ; f   ; clk        ;
; N/A   ; None         ; 58.305 ns  ; 74393m:inst2|5 ; b   ; clk        ;
; N/A   ; None         ; 58.300 ns  ; 74393m:inst2|5 ; c   ; clk        ;
; N/A   ; None         ; 58.280 ns  ; 74393m:inst2|5 ; d   ; clk        ;
; N/A   ; None         ; 58.265 ns  ; 74393m:inst2|9 ; g   ; clk        ;
; N/A   ; None         ; 58.258 ns  ; 74393m:inst2|3 ; f   ; clk        ;
; N/A   ; None         ; 58.183 ns  ; 74393m:inst2|5 ; e   ; clk        ;
; N/A   ; None         ; 58.181 ns  ; 74393m:inst2|3 ; b   ; clk        ;
; N/A   ; None         ; 58.171 ns  ; 74393m:inst2|3 ; c   ; clk        ;
; N/A   ; None         ; 58.159 ns  ; 74393m:inst2|3 ; d   ; clk        ;
; N/A   ; None         ; 58.073 ns  ; 74393m:inst2|3 ; e   ; clk        ;
; N/A   ; None         ; 58.058 ns  ; 74393m:inst2|9 ; f   ; clk        ;
; N/A   ; None         ; 58.052 ns  ; 74393m:inst2|1 ; g   ; clk        ;
; N/A   ; None         ; 58.006 ns  ; 74393m:inst2|9 ; b   ; clk        ;
; N/A   ; None         ; 58.000 ns  ; 74393m:inst2|9 ; c   ; clk        ;
; N/A   ; None         ; 57.981 ns  ; 74393m:inst2|9 ; d   ; clk        ;
; N/A   ; None         ; 57.880 ns  ; 74393m:inst2|9 ; e   ; clk        ;
; N/A   ; None         ; 57.730 ns  ; 74393m:inst2|5 ; g   ; clk        ;
; N/A   ; None         ; 57.581 ns  ; 74393m:inst2|1 ; f   ; clk        ;
; N/A   ; None         ; 57.521 ns  ; 74393m:inst2|1 ; b   ; clk        ;
; N/A   ; None         ; 57.516 ns  ; 74393m:inst2|1 ; c   ; clk        ;
; N/A   ; None         ; 57.496 ns  ; 74393m:inst2|1 ; d   ; clk        ;
; N/A   ; None         ; 57.472 ns  ; 74393m:inst2|3 ; a   ; clk        ;
; N/A   ; None         ; 57.424 ns  ; 74393m:inst2|1 ; a   ; clk        ;
; N/A   ; None         ; 57.398 ns  ; 74393m:inst2|1 ; e   ; clk        ;
; N/A   ; None         ; 57.257 ns  ; 74393m:inst2|5 ; a   ; clk        ;
; N/A   ; None         ; 56.756 ns  ; 74393m:inst2|9 ; a   ; clk        ;
+-------+--------------+------------+----------------+-----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jan 01 04:27:54 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off P1041231 -c P1041231
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "div20m:inst|74390:inst|20" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst|7" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst|6" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst|3" as buffer
    Info: Detected gated clock "div20m:inst|74390:inst|29" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst|34" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst|33" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst|31" as buffer
    Info: Detected gated clock "div20m:inst|74390:inst9|20" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst9|7" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst9|6" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst9|3" as buffer
    Info: Detected gated clock "div20m:inst|74390:inst9|29" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst9|34" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst9|33" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst9|31" as buffer
    Info: Detected gated clock "div20m:inst|74390:inst11|20" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst11|7" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst11|6" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst11|3" as buffer
    Info: Detected gated clock "div20m:inst|74390:inst11|29" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst11|34" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst11|33" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst11|31" as buffer
    Info: Detected gated clock "div20m:inst|74390:inst13|20" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst13|7" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst13|6" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst13|3" as buffer
    Info: Detected ripple clock "div20m:inst|74390:inst13|34" as buffer
Info: Clock "clk" has Internal fmax of 68.51 MHz between source register "div20m:inst|74390:inst9|6" and destination register "div20m:inst|74390:inst9|3" (period= 14.596 ns)
    Info: + Longest register to register delay is 2.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N4; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|6'
        Info: 2: + IC(1.894 ns) + CELL(0.591 ns) = 2.485 ns; Loc. = LC_X7_Y5_N9; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|3'
        Info: Total cell delay = 0.591 ns ( 23.78 % )
        Info: Total interconnect delay = 1.894 ns ( 76.22 % )
    Info: - Smallest clock skew is -4.104 ns
        Info: + Shortest clock path from clock "clk" to destination register is 19.370 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.844 ns) + CELL(1.294 ns) = 4.301 ns; Loc. = LC_X3_Y5_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst|7'
            Info: 3: + IC(1.881 ns) + CELL(1.294 ns) = 7.476 ns; Loc. = LC_X4_Y6_N5; Fanout = 3; REG Node = 'div20m:inst|74390:inst|3'
            Info: 4: + IC(2.476 ns) + CELL(1.294 ns) = 11.246 ns; Loc. = LC_X9_Y5_N5; Fanout = 3; REG Node = 'div20m:inst|74390:inst|34'
            Info: 5: + IC(0.890 ns) + CELL(1.294 ns) = 13.430 ns; Loc. = LC_X9_Y5_N8; Fanout = 3; REG Node = 'div20m:inst|74390:inst|31'
            Info: 6: + IC(1.856 ns) + CELL(1.294 ns) = 16.580 ns; Loc. = LC_X8_Y6_N9; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|7'
            Info: 7: + IC(1.872 ns) + CELL(0.918 ns) = 19.370 ns; Loc. = LC_X7_Y5_N9; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|3'
            Info: Total cell delay = 8.551 ns ( 44.15 % )
            Info: Total interconnect delay = 10.819 ns ( 55.85 % )
        Info: - Longest clock path from clock "clk" to source register is 23.474 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.844 ns) + CELL(1.294 ns) = 4.301 ns; Loc. = LC_X3_Y5_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst|7'
            Info: 3: + IC(1.881 ns) + CELL(1.294 ns) = 7.476 ns; Loc. = LC_X4_Y6_N5; Fanout = 3; REG Node = 'div20m:inst|74390:inst|3'
            Info: 4: + IC(2.476 ns) + CELL(1.294 ns) = 11.246 ns; Loc. = LC_X9_Y5_N5; Fanout = 3; REG Node = 'div20m:inst|74390:inst|34'
            Info: 5: + IC(0.890 ns) + CELL(1.294 ns) = 13.430 ns; Loc. = LC_X9_Y5_N8; Fanout = 3; REG Node = 'div20m:inst|74390:inst|31'
            Info: 6: + IC(1.856 ns) + CELL(1.294 ns) = 16.580 ns; Loc. = LC_X8_Y6_N9; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|7'
            Info: 7: + IC(1.872 ns) + CELL(1.294 ns) = 19.746 ns; Loc. = LC_X7_Y5_N9; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|3'
            Info: 8: + IC(0.941 ns) + CELL(0.200 ns) = 20.887 ns; Loc. = LC_X7_Y5_N4; Fanout = 1; COMB Node = 'div20m:inst|74390:inst9|20'
            Info: 9: + IC(1.669 ns) + CELL(0.918 ns) = 23.474 ns; Loc. = LC_X11_Y5_N4; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|6'
            Info: Total cell delay = 10.045 ns ( 42.79 % )
            Info: Total interconnect delay = 13.429 ns ( 57.21 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "div20m:inst|74390:inst|5" and destination pin or register "div20m:inst|74390:inst|5" for clock "clk" (Hold time is 895 ps)
    Info: + Largest clock skew is 2.535 ns
        Info: + Longest clock path from clock "clk" to destination register is 13.059 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.844 ns) + CELL(1.294 ns) = 4.301 ns; Loc. = LC_X3_Y5_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst|7'
            Info: 3: + IC(1.881 ns) + CELL(1.294 ns) = 7.476 ns; Loc. = LC_X4_Y6_N5; Fanout = 3; REG Node = 'div20m:inst|74390:inst|3'
            Info: 4: + IC(0.970 ns) + CELL(0.511 ns) = 8.957 ns; Loc. = LC_X4_Y6_N0; Fanout = 1; COMB Node = 'div20m:inst|74390:inst|20'
            Info: 5: + IC(0.664 ns) + CELL(1.294 ns) = 10.915 ns; Loc. = LC_X4_Y6_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst|6'
            Info: 6: + IC(1.226 ns) + CELL(0.918 ns) = 13.059 ns; Loc. = LC_X5_Y6_N2; Fanout = 2; REG Node = 'div20m:inst|74390:inst|5'
            Info: Total cell delay = 6.474 ns ( 49.58 % )
            Info: Total interconnect delay = 6.585 ns ( 50.42 % )
        Info: - Shortest clock path from clock "clk" to source register is 10.524 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(1.844 ns) + CELL(1.294 ns) = 4.301 ns; Loc. = LC_X3_Y5_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst|7'
            Info: 3: + IC(1.921 ns) + CELL(0.200 ns) = 6.422 ns; Loc. = LC_X4_Y6_N0; Fanout = 1; COMB Node = 'div20m:inst|74390:inst|20'
            Info: 4: + IC(0.664 ns) + CELL(1.294 ns) = 8.380 ns; Loc. = LC_X4_Y6_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst|6'
            Info: 5: + IC(1.226 ns) + CELL(0.918 ns) = 10.524 ns; Loc. = LC_X5_Y6_N2; Fanout = 2; REG Node = 'div20m:inst|74390:inst|5'
            Info: Total cell delay = 4.869 ns ( 46.27 % )
            Info: Total interconnect delay = 5.655 ns ( 53.73 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y6_N2; Fanout = 2; REG Node = 'div20m:inst|74390:inst|5'
        Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X5_Y6_N2; Fanout = 2; REG Node = 'div20m:inst|74390:inst|5'
        Info: Total cell delay = 0.591 ns ( 39.80 % )
        Info: Total interconnect delay = 0.894 ns ( 60.20 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tco from clock "clk" to destination pin "led" through register "74393m:inst2|9" is 59.078 ns
    Info: + Longest clock path from clock "clk" to source register is 50.993 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.844 ns) + CELL(1.294 ns) = 4.301 ns; Loc. = LC_X3_Y5_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst|7'
        Info: 3: + IC(1.881 ns) + CELL(1.294 ns) = 7.476 ns; Loc. = LC_X4_Y6_N5; Fanout = 3; REG Node = 'div20m:inst|74390:inst|3'
        Info: 4: + IC(2.476 ns) + CELL(1.294 ns) = 11.246 ns; Loc. = LC_X9_Y5_N5; Fanout = 3; REG Node = 'div20m:inst|74390:inst|34'
        Info: 5: + IC(0.890 ns) + CELL(1.294 ns) = 13.430 ns; Loc. = LC_X9_Y5_N8; Fanout = 3; REG Node = 'div20m:inst|74390:inst|31'
        Info: 6: + IC(1.856 ns) + CELL(1.294 ns) = 16.580 ns; Loc. = LC_X8_Y6_N9; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|7'
        Info: 7: + IC(1.872 ns) + CELL(1.294 ns) = 19.746 ns; Loc. = LC_X7_Y5_N9; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|3'
        Info: 8: + IC(0.895 ns) + CELL(1.294 ns) = 21.935 ns; Loc. = LC_X7_Y5_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|34'
        Info: 9: + IC(1.276 ns) + CELL(1.294 ns) = 24.505 ns; Loc. = LC_X6_Y5_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst9|31'
        Info: 10: + IC(2.870 ns) + CELL(1.294 ns) = 28.669 ns; Loc. = LC_X12_Y4_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst11|7'
        Info: 11: + IC(0.888 ns) + CELL(1.294 ns) = 30.851 ns; Loc. = LC_X12_Y4_N8; Fanout = 3; REG Node = 'div20m:inst|74390:inst11|3'
        Info: 12: + IC(2.727 ns) + CELL(1.294 ns) = 34.872 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst11|34'
        Info: 13: + IC(1.319 ns) + CELL(1.294 ns) = 37.485 ns; Loc. = LC_X9_Y7_N9; Fanout = 3; REG Node = 'div20m:inst|74390:inst11|31'
        Info: 14: + IC(0.866 ns) + CELL(1.294 ns) = 39.645 ns; Loc. = LC_X9_Y7_N5; Fanout = 3; REG Node = 'div20m:inst|74390:inst13|7'
        Info: 15: + IC(2.058 ns) + CELL(1.294 ns) = 42.997 ns; Loc. = LC_X10_Y6_N2; Fanout = 3; REG Node = 'div20m:inst|74390:inst13|3'
        Info: 16: + IC(2.051 ns) + CELL(1.294 ns) = 46.342 ns; Loc. = LC_X10_Y5_N2; Fanout = 5; REG Node = 'div20m:inst|74390:inst13|34'
        Info: 17: + IC(3.733 ns) + CELL(0.918 ns) = 50.993 ns; Loc. = LC_X7_Y6_N2; Fanout = 9; REG Node = '74393m:inst2|9'
        Info: Total cell delay = 21.491 ns ( 42.15 % )
        Info: Total interconnect delay = 29.502 ns ( 57.85 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 7.709 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y6_N2; Fanout = 9; REG Node = '74393m:inst2|9'
        Info: 2: + IC(1.338 ns) + CELL(0.740 ns) = 2.078 ns; Loc. = LC_X6_Y6_N5; Fanout = 1; COMB Node = '74151:inst9|f74151:sub|81~0'
        Info: 3: + IC(3.309 ns) + CELL(2.322 ns) = 7.709 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'led'
        Info: Total cell delay = 3.062 ns ( 39.72 % )
        Info: Total interconnect delay = 4.647 ns ( 60.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Mon Jan 01 04:27:56 2007
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


