=====
SETUP
-7.561
8.561
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n292_s7
5.720
6.275
SPI_MCP3202/n294_s7
6.711
7.266
SPI_MCP3202/n295_s5
7.684
8.233
SPI_MCP3202/r_DATA_6_s0
8.561
=====
SETUP
-7.377
8.377
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n292_s7
5.720
6.275
SPI_MCP3202/n294_s7
6.711
7.266
SPI_MCP3202/n294_s5
7.684
8.233
SPI_MCP3202/r_DATA_7_s0
8.377
=====
SETUP
-6.712
7.712
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n292_s7
5.720
6.275
SPI_MCP3202/n293_s5
6.297
6.846
SPI_MCP3202/r_DATA_8_s0
7.712
=====
SETUP
-6.630
7.630
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n290_s6
5.720
6.182
SPI_MCP3202/n290_s5
6.358
6.907
SPI_MCP3202/r_DATA_11_s0
7.630
=====
SETUP
-6.426
7.426
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n292_s7
5.720
6.275
SPI_MCP3202/n298_s5
6.711
7.281
SPI_MCP3202/r_DATA_3_s0
7.426
=====
SETUP
-6.370
7.370
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n292_s7
5.720
6.275
SPI_MCP3202/n292_s5
6.472
7.042
SPI_MCP3202/r_DATA_9_s0
7.370
=====
SETUP
-6.370
7.370
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n292_s7
5.720
6.275
SPI_MCP3202/n297_s5
6.715
7.042
SPI_MCP3202/r_DATA_4_s0
7.370
=====
SETUP
-6.161
7.161
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n292_s7
5.720
6.275
SPI_MCP3202/n299_s5
6.689
7.016
SPI_MCP3202/r_DATA_2_s0
7.161
=====
SETUP
-6.123
7.123
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n292_s7
5.720
6.290
SPI_MCP3202/n296_s5
6.468
6.795
SPI_MCP3202/r_DATA_5_s0
7.123
=====
SETUP
-6.051
7.051
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s9
4.996
5.545
SPI_MCP3202/n290_s6
5.720
6.182
SPI_MCP3202/n291_s5
6.358
6.907
SPI_MCP3202/r_DATA_10_s0
7.051
=====
SETUP
-5.809
6.808
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s15
4.996
5.545
SPI_MCP3202/n257_s6
5.546
5.999
SPI_MCP3202/r_CS_s14
6.259
6.808
SPI_MCP3202/r_CS_s10
6.808
=====
SETUP
-5.809
6.808
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s15
4.996
5.545
SPI_MCP3202/n257_s6
5.546
5.999
SPI_MCP3202/n257_s5
6.259
6.808
SPI_MCP3202/r_MOSI_s1
6.808
=====
SETUP
-5.566
6.566
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s15
4.996
5.545
SPI_MCP3202/n257_s6
5.546
5.999
SPI_MCP3202/n304_s6
6.017
6.566
SPI_MCP3202/r_STATE_0_s2
6.566
=====
SETUP
-5.566
6.566
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n257_s15
4.996
5.545
SPI_MCP3202/n257_s6
5.546
5.999
SPI_MCP3202/n303_s6
6.017
6.566
SPI_MCP3202/r_STATE_1_s1
6.566
=====
SETUP
-5.336
6.336
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/r_STATE_1_s5
4.990
5.452
SPI_MCP3202/r_STATE_1_s3
5.453
6.002
SPI_MCP3202/r_STATE_0_s2
6.336
=====
SETUP
-5.336
6.336
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/r_STATE_1_s5
4.990
5.452
SPI_MCP3202/r_STATE_1_s3
5.453
6.002
SPI_MCP3202/r_STATE_1_s1
6.336
=====
SETUP
-5.289
6.289
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
4.747
5.302
SPI_MCP3202/sample_counter_0_s3
5.740
6.289
SPI_MCP3202/sample_counter_0_s1
6.289
=====
SETUP
-4.889
5.889
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n302_s8
4.711
5.173
SPI_MCP3202/n302_s5
5.174
5.744
SPI_MCP3202/r_DV_s1
5.889
=====
SETUP
-4.685
5.685
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
4.747
5.317
SPI_MCP3202/sample_counter_11_s0
5.685
=====
SETUP
-4.685
5.685
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
4.747
5.317
SPI_MCP3202/sample_counter_1_s0
5.685
=====
SETUP
-4.685
5.685
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
4.747
5.317
SPI_MCP3202/sample_counter_2_s0
5.685
=====
SETUP
-4.685
5.685
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
4.747
5.317
SPI_MCP3202/sample_counter_3_s0
5.685
=====
SETUP
-4.685
5.685
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
4.747
5.317
SPI_MCP3202/sample_counter_7_s0
5.685
=====
SETUP
-4.685
5.685
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
4.747
5.317
SPI_MCP3202/sample_counter_9_s0
5.685
=====
SETUP
-4.685
5.685
1.000
clk_ibuf
0.000
0.683
rst_n_s0
1.896
2.128
reset_n_w_s0
2.315
2.768
SPI_MCP3202/n32_s1
4.747
5.317
SPI_MCP3202/sample_counter_10_s0
5.685
=====
HOLD
-0.848
0.975
1.823
vram/data_5_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_5_s0
0.509
0.853
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
0.975
=====
HOLD
-0.836
0.750
1.585
cswn_sdram_r_s0
0.184
0.386
cs_latch_0_s0
0.750
=====
HOLD
-0.822
1.001
1.823
vram/data_6_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_6_s0
0.506
0.741
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.001
=====
HOLD
-0.736
0.850
1.585
csrn_sdram_r_s0
0.184
0.385
n194_s1
0.506
0.850
CpuReq_s0
0.850
=====
HOLD
-0.733
0.853
1.585
cswn_sdram_r_s0
0.184
0.385
n195_s1
0.509
0.853
CpuWrt_s0
0.853
=====
HOLD
-0.709
0.877
1.585
csrn_sdram_r_s0
0.184
0.386
cs_latch_1_s0
0.877
=====
HOLD
-0.704
1.119
1.823
vram/data_4_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0
0.509
0.853
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.119
=====
HOLD
-0.683
1.141
1.823
vram/data_3_s0
0.184
0.386
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_3_s0
0.511
0.875
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.141
=====
HOLD
-0.679
1.144
1.823
vram/data_7_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0
0.509
0.873
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.144
=====
HOLD
-0.679
1.144
1.823
vram/data_1_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_1_s0
0.509
0.873
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.144
=====
HOLD
-0.671
0.234
0.906
n385_s0
0.002
0.234
clk_grom_s0
0.234
=====
HOLD
-0.613
0.292
0.906
n358_s1
0.002
0.292
clk_cpu_s0
0.292
=====
HOLD
-0.559
1.264
1.823
vram/data_2_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_2_s0
0.509
0.893
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.264
=====
HOLD
-0.541
1.282
1.823
vram/data_0_s0
0.184
0.385
u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_0_s0
0.509
0.900
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.282
=====
HOLD
-0.471
1.114
1.585
cswn_sdram_r_s0
0.184
0.386
io_state_r_s6
0.515
0.747
CpuDbo_7_s4
0.750
1.114
io_state_r_s5
1.114
=====
HOLD
-0.133
1.452
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_8_s0
1.452
=====
HOLD
-0.133
1.452
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DV_s1
0.986
1.188
sample_11_s0
1.452
=====
HOLD
-0.107
1.478
1.585
vram/u_sdram/rst_done_s0
0.184
0.386
hdmi_ntsc/true_hdmi_output.packet_assembler/n580_s2
1.113
1.348
hdmi_ntsc/true_hdmi_output.packet_assembler/parity[0]_2_s1
1.478
=====
HOLD
-0.107
1.478
1.585
vram/u_sdram/rst_done_s0
0.184
0.386
hdmi_ntsc/true_hdmi_output.packet_assembler/n580_s2
1.113
1.348
hdmi_ntsc/true_hdmi_output.packet_assembler/parity[0]_4_s1
1.478
=====
HOLD
-0.049
1.536
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_4_s0
0.986
1.187
sample_7_s0
1.536
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_3_s0
0.986
1.187
sample_6_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_6_s0
0.986
1.187
sample_9_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_8_s0
0.986
1.187
sample_11_s0
1.541
=====
HOLD
-0.044
1.541
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_9_s0
0.986
1.187
sample_12_s0
1.541
=====
HOLD
-0.038
1.546
1.584
clk_125_ibuf
0.000
0.675
SPI_MCP3202/r_DATA_5_s0
0.986
1.188
sample_8_s0
1.546
