Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 06:00:16 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_81/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 1233        0.005        0.000                      0                 1233        2.177        0.000                       0                  1214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.453}        4.905           203.874         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.067        0.000                      0                 1233        0.005        0.000                      0                 1233        2.177        0.000                       0                  1214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 genblk1[16].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.453ns period=4.905ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.453ns period=4.905ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.905ns  (vclock rise@4.905ns - vclock rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 2.415ns (52.626%)  route 2.174ns (47.374%))
  Logic Levels:           20  (CARRY8=11 LUT1=1 LUT2=8)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 6.716 - 4.905 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.171ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.155ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1213, routed)        1.311     2.257    genblk1[16].reg_in/clk_IBUF_BUFG
    SLICE_X108Y469       FDRE                                         r  genblk1[16].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y469       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  genblk1[16].reg_in/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.182     2.518    conv/mul12/O17[1]
    SLICE_X108Y469       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     2.607 r  conv/mul12/reg_out[16]_i_226/O
                         net (fo=1, routed)           0.016     2.623    conv/mul12/reg_out[16]_i_226_n_0
    SLICE_X108Y469       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     2.679 r  conv/mul12/reg_out_reg[16]_i_157/O[1]
                         net (fo=2, routed)           0.262     2.941    conv/add000072/out0_1[1]
    SLICE_X109Y469       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.031 r  conv/add000072/reg_out[16]_i_164/O
                         net (fo=1, routed)           0.009     3.040    conv/add000072/reg_out[16]_i_164_n_0
    SLICE_X109Y469       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.273 r  conv/add000072/reg_out_reg[16]_i_89/O[5]
                         net (fo=2, routed)           0.148     3.421    conv/add000072/reg_out_reg[16]_i_89_n_10
    SLICE_X109Y471       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.544 r  conv/add000072/reg_out[16]_i_145/O
                         net (fo=1, routed)           0.007     3.551    conv/add000072/reg_out[16]_i_145_n_0
    SLICE_X109Y471       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.060     3.611 r  conv/add000072/reg_out_reg[16]_i_87/O[4]
                         net (fo=1, routed)           0.196     3.807    conv/add000072/reg_out_reg[16]_i_87_n_11
    SLICE_X108Y471       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.908 r  conv/add000072/reg_out[16]_i_50/O
                         net (fo=1, routed)           0.015     3.923    conv/add000072/reg_out[16]_i_50_n_0
    SLICE_X108Y471       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.040 r  conv/add000072/reg_out_reg[16]_i_30/CO[7]
                         net (fo=1, routed)           0.026     4.066    conv/add000072/reg_out_reg[16]_i_30_n_0
    SLICE_X108Y472       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.122 r  conv/add000072/reg_out_reg[21]_i_61/O[0]
                         net (fo=1, routed)           0.193     4.315    conv/add000072/reg_out_reg[21]_i_61_n_15
    SLICE_X107Y474       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.368 r  conv/add000072/reg_out[16]_i_31/O
                         net (fo=1, routed)           0.015     4.383    conv/add000072/reg_out[16]_i_31_n_0
    SLICE_X107Y474       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.500 r  conv/add000072/reg_out_reg[16]_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.526    conv/add000072/reg_out_reg[16]_i_20_n_0
    SLICE_X107Y475       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.582 r  conv/add000072/reg_out_reg[21]_i_17/O[0]
                         net (fo=2, routed)           0.248     4.830    conv/add000072/reg_out_reg[21]_i_17_n_15
    SLICE_X105Y475       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.978 r  conv/add000072/reg_out[16]_i_27/O
                         net (fo=1, routed)           0.009     4.987    conv/add000072/reg_out[16]_i_27_n_0
    SLICE_X105Y475       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.220 r  conv/add000072/reg_out_reg[16]_i_11/O[5]
                         net (fo=2, routed)           0.195     5.415    conv/add000072/reg_out_reg[16]_i_11_n_10
    SLICE_X105Y478       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.538 r  conv/add000072/reg_out[16]_i_14/O
                         net (fo=1, routed)           0.011     5.549    conv/add000072/reg_out[16]_i_14_n_0
    SLICE_X105Y478       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.704 r  conv/add000072/reg_out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.730    conv/add000072/reg_out_reg[16]_i_2_n_0
    SLICE_X105Y479       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.806 r  conv/add000072/reg_out_reg[21]_i_3/O[1]
                         net (fo=2, routed)           0.202     6.008    conv/add000072/reg_out_reg[21]_i_3_n_14
    SLICE_X105Y485       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     6.106 r  conv/add000072/reg_out[21]_i_9/O
                         net (fo=1, routed)           0.009     6.115    conv/add000072/reg_out[21]_i_9_n_0
    SLICE_X105Y485       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     6.353 r  conv/add000072/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.135     6.488    reg_out/a[20]
    SLICE_X105Y485       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.602 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.244     6.846    reg_out/reg_out[21]_i_1_n_0
    SLICE_X104Y485       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.905     4.905 r  
    AP13                                              0.000     4.905 r  clk (IN)
                         net (fo=0)                   0.000     4.905    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.250 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.250    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.250 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.537    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.561 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1213, routed)        1.155     6.716    reg_out/clk_IBUF_BUFG
    SLICE_X104Y485       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.307     7.022    
                         clock uncertainty           -0.035     6.987    
    SLICE_X104Y485       FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     6.913    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.913    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 demux/genblk1[14].z_reg[14][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.453ns period=4.905ns})
  Destination:            genblk1[14].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.453ns period=4.905ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.058ns (23.577%)  route 0.188ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.113ns (routing 0.155ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.171ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1213, routed)        1.113     1.769    demux/clk_IBUF_BUFG
    SLICE_X111Y482       FDRE                                         r  demux/genblk1[14].z_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y482       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.827 r  demux/genblk1[14].z_reg[14][5]/Q
                         net (fo=1, routed)           0.188     2.015    genblk1[14].reg_in/D[5]
    SLICE_X110Y468       FDRE                                         r  genblk1[14].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1213, routed)        1.308     2.254    genblk1[14].reg_in/clk_IBUF_BUFG
    SLICE_X110Y468       FDRE                                         r  genblk1[14].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.307     1.948    
    SLICE_X110Y468       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.010    genblk1[14].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.453 }
Period(ns):         4.905
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.905       3.615      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.452       2.177      SLICE_X108Y488  demux/genblk1[24].z_reg[24][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.453       2.178      SLICE_X109Y487  demux/genblk1[24].z_reg[24][0]/C



