
StupidServo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020d80  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000042e0  08020f80  08020f80  00021f80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025260  08025260  00027348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08025260  08025260  00026260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025268  08025268  00027348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08025268  08025268  00026268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802526c  0802526c  0002626c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08025270  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000208  08025478  00027208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002a8  08025518  000272a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000f2a4  20000348  080255b8  00027348  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000f5ec  080255b8  000275ec  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00027348  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003dcca  00000000  00000000  00027376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a0b6  00000000  00000000  00065040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002a48  00000000  00000000  0006f0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000216f  00000000  00000000  00071b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003f90c  00000000  00000000  00073caf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000477ac  00000000  00000000  000b35bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00124d46  00000000  00000000  000fad67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0021faad  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000bcbc  00000000  00000000  0021faf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007f  00000000  00000000  0022b7ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	08020f68 	.word	0x08020f68

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	08020f68 	.word	0x08020f68

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <arm_pid_init_f32>:
 */

ARM_DSP_ATTRIBUTE void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	ed93 7a06 	vldr	s14, [r3, #24]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	edd3 7a07 	vldr	s15, [r3, #28]
 8000a1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	edd3 7a08 	vldr	s15, [r3, #32]
 8000a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	edd3 7a06 	vldr	s15, [r3, #24]
 8000a34:	eeb1 7a67 	vneg.f32	s14, s15
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	edd3 7a08 	vldr	s15, [r3, #32]
 8000a3e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000a42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a1a      	ldr	r2, [r3, #32]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d006      	beq.n	8000a68 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	330c      	adds	r3, #12
 8000a5e:	220c      	movs	r2, #12
 8000a60:	2100      	movs	r1, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f01d fd02 	bl	801e46c <memset>
  }

}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <find_key>:
#include <stdlib.h>  // strtof
#include <stdio.h>
#include "control_state.h"

static const char* find_key(const char *s, const char *key)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
    const char *p = strstr(s, key);
 8000a7a:	6839      	ldr	r1, [r7, #0]
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f01d fd0f 	bl	801e4a0 <strstr>
 8000a82:	60f8      	str	r0, [r7, #12]
    if (!p) return NULL;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d101      	bne.n	8000a8e <find_key+0x1e>
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	e005      	b.n	8000a9a <find_key+0x2a>
    return p + strlen(key);
 8000a8e:	6838      	ldr	r0, [r7, #0]
 8000a90:	f7ff fc26 	bl	80002e0 <strlen>
 8000a94:	4602      	mov	r2, r0
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	4413      	add	r3, r2
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
	...

08000aa4 <handle_line>:

void handle_line(const char *line)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b09e      	sub	sp, #120	@ 0x78
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
    if (!line || !line[0]) return;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d059      	beq.n	8000b66 <handle_line+0xc2>
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d055      	beq.n	8000b66 <handle_line+0xc2>

    // cmd out
    if (strstr(line, "\"cmd\":\"out\"")) {
 8000aba:	492d      	ldr	r1, [pc, #180]	@ (8000b70 <handle_line+0xcc>)
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f01d fcef 	bl	801e4a0 <strstr>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d019      	beq.n	8000afc <handle_line+0x58>
        if (strstr(line, "\"value\":\"UART\"")) {
 8000ac8:	492a      	ldr	r1, [pc, #168]	@ (8000b74 <handle_line+0xd0>)
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f01d fce8 	bl	801e4a0 <strstr>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d005      	beq.n	8000ae2 <handle_line+0x3e>
            control_set_out_uart();
 8000ad6:	f000 f871 	bl	8000bbc <control_set_out_uart>
            log_json("{\"type\":\"ack\",\"out\":\"UART\"}\n");
 8000ada:	4827      	ldr	r0, [pc, #156]	@ (8000b78 <handle_line+0xd4>)
 8000adc:	f000 f8bc 	bl	8000c58 <log_json>
            return;
 8000ae0:	e042      	b.n	8000b68 <handle_line+0xc4>
        }
        if (strstr(line, "\"value\":\"ETH\"")) {
 8000ae2:	4926      	ldr	r1, [pc, #152]	@ (8000b7c <handle_line+0xd8>)
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f01d fcdb 	bl	801e4a0 <strstr>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d005      	beq.n	8000afc <handle_line+0x58>
            control_set_out_eth();
 8000af0:	f000 f870 	bl	8000bd4 <control_set_out_eth>
            log_json("{\"type\":\"ack\",\"out\":\"ETH\"}\n");
 8000af4:	4822      	ldr	r0, [pc, #136]	@ (8000b80 <handle_line+0xdc>)
 8000af6:	f000 f8af 	bl	8000c58 <log_json>
            return;
 8000afa:	e035      	b.n	8000b68 <handle_line+0xc4>
        }
    }

    // cmd setpoint
    if (strstr(line, "\"cmd\":\"setpoint\"")) {
 8000afc:	4921      	ldr	r1, [pc, #132]	@ (8000b84 <handle_line+0xe0>)
 8000afe:	6878      	ldr	r0, [r7, #4]
 8000b00:	f01d fcce 	bl	801e4a0 <strstr>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d029      	beq.n	8000b5e <handle_line+0xba>
        const char *p = find_key(line, "\"deg\":");
 8000b0a:	491f      	ldr	r1, [pc, #124]	@ (8000b88 <handle_line+0xe4>)
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f7ff ffaf 	bl	8000a70 <find_key>
 8000b12:	6778      	str	r0, [r7, #116]	@ 0x74
        if (p) {
 8000b14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d021      	beq.n	8000b5e <handle_line+0xba>
            float deg = strtof(p, NULL);   // expects number right after "deg":
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000b1e:	f01d fb77 	bl	801e210 <strtof>
 8000b22:	ed87 0a1c 	vstr	s0, [r7, #112]	@ 0x70
            control_set_setpoint_deg(deg);
 8000b26:	ed97 0a1c 	vldr	s0, [r7, #112]	@ 0x70
 8000b2a:	f000 f86b 	bl	8000c04 <control_set_setpoint_deg>

            // Avoid float snprintf if you want speed:
            // send scaled integer (centi-deg)
            int deg_c = (int)(deg * 100.0f);
 8000b2e:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8000b32:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000b8c <handle_line+0xe8>
 8000b36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b3e:	ee17 3a90 	vmov	r3, s15
 8000b42:	66fb      	str	r3, [r7, #108]	@ 0x6c
            char ack[96];
            snprintf(ack, sizeof(ack),
 8000b44:	f107 000c 	add.w	r0, r7, #12
 8000b48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b4a:	4a11      	ldr	r2, [pc, #68]	@ (8000b90 <handle_line+0xec>)
 8000b4c:	2160      	movs	r1, #96	@ 0x60
 8000b4e:	f01c fc6b 	bl	801d428 <sniprintf>
                     "{\"type\":\"ack\",\"setpoint_cdeg\":%d}\n", deg_c);
            log_json(ack);
 8000b52:	f107 030c 	add.w	r3, r7, #12
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 f87e 	bl	8000c58 <log_json>
 8000b5c:	e004      	b.n	8000b68 <handle_line+0xc4>
            return;
        }
    }

    log_json("{\"type\":\"err\",\"msg\":\"unknown_cmd\"}\n");
 8000b5e:	480d      	ldr	r0, [pc, #52]	@ (8000b94 <handle_line+0xf0>)
 8000b60:	f000 f87a 	bl	8000c58 <log_json>
 8000b64:	e000      	b.n	8000b68 <handle_line+0xc4>
    if (!line || !line[0]) return;
 8000b66:	bf00      	nop
}
 8000b68:	3778      	adds	r7, #120	@ 0x78
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	08020f80 	.word	0x08020f80
 8000b74:	08020f8c 	.word	0x08020f8c
 8000b78:	08020f9c 	.word	0x08020f9c
 8000b7c:	08020fbc 	.word	0x08020fbc
 8000b80:	08020fcc 	.word	0x08020fcc
 8000b84:	08020fe8 	.word	0x08020fe8
 8000b88:	08020ffc 	.word	0x08020ffc
 8000b8c:	42c80000 	.word	0x42c80000
 8000b90:	08021004 	.word	0x08021004
 8000b94:	08021028 	.word	0x08021028

08000b98 <control_init>:

static volatile log_out_t g_out = LOG_OUT_UART;
static volatile float g_sp_deg = 0.0f;

void control_init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
	logbuf_init();
 8000b9c:	f000 f894 	bl	8000cc8 <logbuf_init>
	g_out = LOG_OUT_UART;
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <control_init+0x1c>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
	g_sp_deg = 0.0f;
 8000ba6:	4b04      	ldr	r3, [pc, #16]	@ (8000bb8 <control_init+0x20>)
 8000ba8:	f04f 0200 	mov.w	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000364 	.word	0x20000364
 8000bb8:	20000368 	.word	0x20000368

08000bbc <control_set_out_uart>:

void control_set_out_uart(void){ g_out = LOG_OUT_UART; }
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	4b03      	ldr	r3, [pc, #12]	@ (8000bd0 <control_set_out_uart+0x14>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	20000364 	.word	0x20000364

08000bd4 <control_set_out_eth>:
void control_set_out_eth(void){  g_out = LOG_OUT_ETH;  }
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	4b03      	ldr	r3, [pc, #12]	@ (8000be8 <control_set_out_eth+0x14>)
 8000bda:	2201      	movs	r2, #1
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	bf00      	nop
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	20000364 	.word	0x20000364

08000bec <control_get_out>:
log_out_t control_get_out(void){ return g_out; }
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	4b03      	ldr	r3, [pc, #12]	@ (8000c00 <control_get_out+0x14>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	20000364 	.word	0x20000364

08000c04 <control_set_setpoint_deg>:

void control_set_setpoint_deg(float deg){ g_sp_deg = deg; }
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000c0e:	4a04      	ldr	r2, [pc, #16]	@ (8000c20 <control_set_setpoint_deg+0x1c>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	20000368 	.word	0x20000368

08000c24 <control_get_setpoint_deg>:
float control_get_setpoint_deg(void){ return g_sp_deg; }
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <control_get_setpoint_deg+0x18>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	ee07 3a90 	vmov	s15, r3
 8000c30:	eeb0 0a67 	vmov.f32	s0, s15
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	20000368 	.word	0x20000368

08000c40 <log_router_init>:
#include <string.h>

static volatile log_out_t g_out = LOG_OUT_UART;

void log_router_init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
    logbuf_init();
 8000c44:	f000 f840 	bl	8000cc8 <logbuf_init>
    g_out = LOG_OUT_UART;
 8000c48:	4b02      	ldr	r3, [pc, #8]	@ (8000c54 <log_router_init+0x14>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2000036c 	.word	0x2000036c

08000c58 <log_json>:
void log_set_eth(void)  { g_out = LOG_OUT_ETH;  }
log_out_t log_get_output(void) { return g_out; }

// Enqueue only (ISR-safe). Add newline if missing.
void log_json(const char *json_line)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
    if (!json_line) return;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d01a      	beq.n	8000c9c <log_json+0x44>
    size_t len = strlen(json_line);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff fb3a 	bl	80002e0 <strlen>
 8000c6c:	60f8      	str	r0, [r7, #12]
    logbuf_write((const uint8_t*)json_line, len);
 8000c6e:	68f9      	ldr	r1, [r7, #12]
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 f83b 	bl	8000cec <logbuf_write>

    if (len == 0 || json_line[len-1] != '\n') {
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d006      	beq.n	8000c8a <log_json+0x32>
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	4413      	add	r3, r2
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b0a      	cmp	r3, #10
 8000c88:	d009      	beq.n	8000c9e <log_json+0x46>
        const char nl = '\n';
 8000c8a:	230a      	movs	r3, #10
 8000c8c:	72fb      	strb	r3, [r7, #11]
        logbuf_write((const uint8_t*)&nl, 1);
 8000c8e:	f107 030b 	add.w	r3, r7, #11
 8000c92:	2101      	movs	r1, #1
 8000c94:	4618      	mov	r0, r3
 8000c96:	f000 f829 	bl	8000cec <logbuf_write>
 8000c9a:	e000      	b.n	8000c9e <log_json+0x46>
    if (!json_line) return;
 8000c9c:	bf00      	nop
    }
}
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <next_idx>:

static volatile uint16_t w = 0;
static volatile uint16_t r = 0;
static uint8_t buf[LOGBUF_SIZE];

static uint16_t next_idx(uint16_t i){ return (uint16_t)((i + 1U) % LOGBUF_SIZE); }
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	80fb      	strh	r3, [r7, #6]
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	4618      	mov	r0, r3
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
	...

08000cc8 <logbuf_init>:

void logbuf_init(void){ w = r = 0; }
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4b05      	ldr	r3, [pc, #20]	@ (8000ce4 <logbuf_init+0x1c>)
 8000cd0:	460a      	mov	r2, r1
 8000cd2:	801a      	strh	r2, [r3, #0]
 8000cd4:	4b04      	ldr	r3, [pc, #16]	@ (8000ce8 <logbuf_init+0x20>)
 8000cd6:	460a      	mov	r2, r1
 8000cd8:	801a      	strh	r2, [r3, #0]
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	20000370 	.word	0x20000370
 8000ce8:	2000036e 	.word	0x2000036e

08000cec <logbuf_write>:

size_t logbuf_write(const uint8_t *data, size_t len)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
    size_t written = 0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cfa:	b672      	cpsid	i
}
 8000cfc:	bf00      	nop
    __disable_irq();
    while (written < len) {
 8000cfe:	e01b      	b.n	8000d38 <logbuf_write+0x4c>
        uint16_t nw = next_idx(w);
 8000d00:	4b14      	ldr	r3, [pc, #80]	@ (8000d54 <logbuf_write+0x68>)
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff ffcc 	bl	8000ca4 <next_idx>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	817b      	strh	r3, [r7, #10]
        if (nw == r) break; // full
 8000d10:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <logbuf_write+0x6c>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	897a      	ldrh	r2, [r7, #10]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d012      	beq.n	8000d42 <logbuf_write+0x56>
        buf[w] = data[written++];
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	1c5a      	adds	r2, r3, #1
 8000d20:	60fa      	str	r2, [r7, #12]
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	4a0b      	ldr	r2, [pc, #44]	@ (8000d54 <logbuf_write+0x68>)
 8000d28:	8812      	ldrh	r2, [r2, #0]
 8000d2a:	b292      	uxth	r2, r2
 8000d2c:	7819      	ldrb	r1, [r3, #0]
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <logbuf_write+0x70>)
 8000d30:	5499      	strb	r1, [r3, r2]
        w = nw;
 8000d32:	4a08      	ldr	r2, [pc, #32]	@ (8000d54 <logbuf_write+0x68>)
 8000d34:	897b      	ldrh	r3, [r7, #10]
 8000d36:	8013      	strh	r3, [r2, #0]
    while (written < len) {
 8000d38:	68fa      	ldr	r2, [r7, #12]
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d3df      	bcc.n	8000d00 <logbuf_write+0x14>
 8000d40:	e000      	b.n	8000d44 <logbuf_write+0x58>
        if (nw == r) break; // full
 8000d42:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000d44:	b662      	cpsie	i
}
 8000d46:	bf00      	nop
    }
    __enable_irq();
    return written;
 8000d48:	68fb      	ldr	r3, [r7, #12]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3710      	adds	r7, #16
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	2000036e 	.word	0x2000036e
 8000d58:	20000370 	.word	0x20000370
 8000d5c:	20000374 	.word	0x20000374

08000d60 <logbuf_read>:
    if (ww >= rr) return (size_t)(ww - rr);
    return (size_t)(LOGBUF_SIZE - rr + ww);
}

size_t logbuf_read(uint8_t *out, size_t maxlen)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
    size_t n = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6e:	b672      	cpsid	i
}
 8000d70:	bf00      	nop
    __disable_irq();
    while (n < maxlen && r != w) {
 8000d72:	e015      	b.n	8000da0 <logbuf_read+0x40>
        out[n++] = buf[r];
 8000d74:	4b14      	ldr	r3, [pc, #80]	@ (8000dc8 <logbuf_read+0x68>)
 8000d76:	881b      	ldrh	r3, [r3, #0]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	1c5a      	adds	r2, r3, #1
 8000d80:	60fa      	str	r2, [r7, #12]
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	4a11      	ldr	r2, [pc, #68]	@ (8000dcc <logbuf_read+0x6c>)
 8000d88:	5c52      	ldrb	r2, [r2, r1]
 8000d8a:	701a      	strb	r2, [r3, #0]
        r = next_idx(r);
 8000d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <logbuf_read+0x68>)
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff ff86 	bl	8000ca4 <next_idx>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <logbuf_read+0x68>)
 8000d9e:	801a      	strh	r2, [r3, #0]
    while (n < maxlen && r != w) {
 8000da0:	68fa      	ldr	r2, [r7, #12]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <logbuf_read+0x58>
 8000da8:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <logbuf_read+0x68>)
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <logbuf_read+0x70>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d1dd      	bne.n	8000d74 <logbuf_read+0x14>
  __ASM volatile ("cpsie i" : : : "memory");
 8000db8:	b662      	cpsie	i
}
 8000dba:	bf00      	nop
    }
    __enable_irq();
    return n;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000370 	.word	0x20000370
 8000dcc:	20000374 	.word	0x20000374
 8000dd0:	2000036e 	.word	0x2000036e

08000dd4 <MotorControl_Init>:
  * @retval None
  */
PWM_Handle_TypeDef hand1 = PWM_INIT_HANDLE(&htim1, TIM_CHANNEL_2);

void MotorControl_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
    float Ts = 1.0f / PID_FREQUENCY_HZ;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <MotorControl_Init+0x58>)
 8000ddc:	607b      	str	r3, [r7, #4]

    last_hw_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8000dde:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <MotorControl_Init+0x5c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de4:	4a13      	ldr	r2, [pc, #76]	@ (8000e34 <MotorControl_Init+0x60>)
 8000de6:	6013      	str	r3, [r2, #0]

    /* CMSIS-DSP PID Configuration */
    PID.Kp = 0.15f;
 8000de8:	4b13      	ldr	r3, [pc, #76]	@ (8000e38 <MotorControl_Init+0x64>)
 8000dea:	4a14      	ldr	r2, [pc, #80]	@ (8000e3c <MotorControl_Init+0x68>)
 8000dec:	619a      	str	r2, [r3, #24]
    PID.Ki = 0.0f * Ts;
 8000dee:	edd7 7a01 	vldr	s15, [r7, #4]
 8000df2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000e40 <MotorControl_Init+0x6c>
 8000df6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <MotorControl_Init+0x64>)
 8000dfc:	edc3 7a07 	vstr	s15, [r3, #28]
    PID.Kd = 0.015f / Ts;
 8000e00:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000e44 <MotorControl_Init+0x70>
 8000e04:	ed97 7a01 	vldr	s14, [r7, #4]
 8000e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e38 <MotorControl_Init+0x64>)
 8000e0e:	edc3 7a08 	vstr	s15, [r3, #32]

    arm_pid_init_f32(&PID, 1);
 8000e12:	2101      	movs	r1, #1
 8000e14:	4808      	ldr	r0, [pc, #32]	@ (8000e38 <MotorControl_Init+0x64>)
 8000e16:	f7ff fdf5 	bl	8000a04 <arm_pid_init_f32>

    pidrb_init();
 8000e1a:	f000 fadb 	bl	80013d4 <pidrb_init>

    /* Start PWM Generation */
    PWM_Init(&hand1);
 8000e1e:	480a      	ldr	r0, [pc, #40]	@ (8000e48 <MotorControl_Init+0x74>)
 8000e20:	f000 fb74 	bl	800150c <PWM_Init>
}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	3ca3d70a 	.word	0x3ca3d70a
 8000e30:	20003718 	.word	0x20003718
 8000e34:	20002398 	.word	0x20002398
 8000e38:	20002374 	.word	0x20002374
 8000e3c:	3e19999a 	.word	0x3e19999a
 8000e40:	00000000 	.word	0x00000000
 8000e44:	3c75c28f 	.word	0x3c75c28f
 8000e48:	20000000 	.word	0x20000000

08000e4c <MotorControl_Step>:
  * Calculates position and updates actuators.
  * @note   Called from TIM7 IRQ Handler at 1kHz.
  * @retval None
  */
void MotorControl_Step(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08e      	sub	sp, #56	@ 0x38
 8000e50:	af00      	add	r7, sp, #0
	if(last_set_p != control_get_setpoint_deg())
 8000e52:	f7ff fee7 	bl	8000c24 <control_get_setpoint_deg>
 8000e56:	eeb0 7a40 	vmov.f32	s14, s0
 8000e5a:	4b8f      	ldr	r3, [pc, #572]	@ (8001098 <MotorControl_Step+0x24c>)
 8000e5c:	edd3 7a00 	vldr	s15, [r3]
 8000e60:	eeb4 7a67 	vcmp.f32	s14, s15
 8000e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e68:	d00a      	beq.n	8000e80 <MotorControl_Step+0x34>
	{
		current_pos_deg = 0.0f;
 8000e6a:	4b8c      	ldr	r3, [pc, #560]	@ (800109c <MotorControl_Step+0x250>)
 8000e6c:	f04f 0200 	mov.w	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
		last_set_p = control_get_setpoint_deg();
 8000e72:	f7ff fed7 	bl	8000c24 <control_get_setpoint_deg>
 8000e76:	eef0 7a40 	vmov.f32	s15, s0
 8000e7a:	4b87      	ldr	r3, [pc, #540]	@ (8001098 <MotorControl_Step+0x24c>)
 8000e7c:	edc3 7a00 	vstr	s15, [r3]
	}
    /* Update position from encoder counts */
    uint32_t current_hw_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8000e80:	4b87      	ldr	r3, [pc, #540]	@ (80010a0 <MotorControl_Step+0x254>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e86:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t hw_delta = current_hw_cnt - last_hw_cnt;
 8000e88:	4b86      	ldr	r3, [pc, #536]	@ (80010a4 <MotorControl_Step+0x258>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    last_hw_cnt = current_hw_cnt;
 8000e92:	4a84      	ldr	r2, [pc, #528]	@ (80010a4 <MotorControl_Step+0x258>)
 8000e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e96:	6013      	str	r3, [r2, #0]

    /* Determine direction based on control history */
    //int32_t signed_delta = (last_out >= 0) ? (int32_t)hw_delta : -(int32_t)hw_delta;
    int32_t signed_delta = hw_delta;
 8000e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    float step_deg = ((float)signed_delta / PULSES_PER_REV) * 360.0f;
 8000e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e9e:	ee07 3a90 	vmov	s15, r3
 8000ea2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ea6:	eddf 6a80 	vldr	s13, [pc, #512]	@ 80010a8 <MotorControl_Step+0x25c>
 8000eaa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eae:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 80010ac <MotorControl_Step+0x260>
 8000eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    current_pos_deg += step_deg;
 8000eba:	4b78      	ldr	r3, [pc, #480]	@ (800109c <MotorControl_Step+0x250>)
 8000ebc:	ed93 7a00 	vldr	s14, [r3]
 8000ec0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000ec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ec8:	4b74      	ldr	r3, [pc, #464]	@ (800109c <MotorControl_Step+0x250>)
 8000eca:	edc3 7a00 	vstr	s15, [r3]

    /* Compute control effort */
    float error = control_get_setpoint_deg() - current_pos_deg;
 8000ece:	f7ff fea9 	bl	8000c24 <control_get_setpoint_deg>
 8000ed2:	eeb0 7a40 	vmov.f32	s14, s0
 8000ed6:	4b71      	ldr	r3, [pc, #452]	@ (800109c <MotorControl_Step+0x250>)
 8000ed8:	edd3 7a00 	vldr	s15, [r3]
 8000edc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ee0:	edc7 7a08 	vstr	s15, [r7, #32]
 8000ee4:	4b72      	ldr	r3, [pc, #456]	@ (80010b0 <MotorControl_Step+0x264>)
 8000ee6:	61fb      	str	r3, [r7, #28]
 8000ee8:	6a3b      	ldr	r3, [r7, #32]
 8000eea:	61bb      	str	r3, [r7, #24]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	ed93 7a00 	vldr	s14, [r3]
 8000ef2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ef6:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	edd3 6a01 	vldr	s13, [r3, #4]
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	edd3 7a03 	vldr	s15, [r3, #12]
 8000f06:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8000f0a:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	edd3 6a02 	vldr	s13, [r3, #8]
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	edd3 7a04 	vldr	s15, [r3, #16]
 8000f1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8000f28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f2c:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Update state */
    S->state[1] = S->state[0];
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	68da      	ldr	r2, [r3, #12]
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	697a      	ldr	r2, [r7, #20]
 8000f42:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8000f44:	697b      	ldr	r3, [r7, #20]
    out = arm_pid_f32(&PID, error);
 8000f46:	4a5b      	ldr	r2, [pc, #364]	@ (80010b4 <MotorControl_Step+0x268>)
 8000f48:	6013      	str	r3, [r2, #0]

    float out_pwm = out;
 8000f4a:	4b5a      	ldr	r3, [pc, #360]	@ (80010b4 <MotorControl_Step+0x268>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	637b      	str	r3, [r7, #52]	@ 0x34
    /* Output clamping */
    if (out > 50.0f) out_pwm = 50.f;
 8000f50:	4b58      	ldr	r3, [pc, #352]	@ (80010b4 <MotorControl_Step+0x268>)
 8000f52:	edd3 7a00 	vldr	s15, [r3]
 8000f56:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80010b8 <MotorControl_Step+0x26c>
 8000f5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f62:	dd02      	ble.n	8000f6a <MotorControl_Step+0x11e>
 8000f64:	4b55      	ldr	r3, [pc, #340]	@ (80010bc <MotorControl_Step+0x270>)
 8000f66:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f68:	e00b      	b.n	8000f82 <MotorControl_Step+0x136>
    else if (out < -50.0f) out_pwm = -50.0f;
 8000f6a:	4b52      	ldr	r3, [pc, #328]	@ (80010b4 <MotorControl_Step+0x268>)
 8000f6c:	edd3 7a00 	vldr	s15, [r3]
 8000f70:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 80010c0 <MotorControl_Step+0x274>
 8000f74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f7c:	d501      	bpl.n	8000f82 <MotorControl_Step+0x136>
 8000f7e:	4b51      	ldr	r3, [pc, #324]	@ (80010c4 <MotorControl_Step+0x278>)
 8000f80:	637b      	str	r3, [r7, #52]	@ 0x34

    if(out < 15.0f && out > 1.0f) out_pwm = 20.0f;
 8000f82:	4b4c      	ldr	r3, [pc, #304]	@ (80010b4 <MotorControl_Step+0x268>)
 8000f84:	edd3 7a00 	vldr	s15, [r3]
 8000f88:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8000f8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f94:	d50c      	bpl.n	8000fb0 <MotorControl_Step+0x164>
 8000f96:	4b47      	ldr	r3, [pc, #284]	@ (80010b4 <MotorControl_Step+0x268>)
 8000f98:	edd3 7a00 	vldr	s15, [r3]
 8000f9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa8:	dd02      	ble.n	8000fb0 <MotorControl_Step+0x164>
 8000faa:	4b47      	ldr	r3, [pc, #284]	@ (80010c8 <MotorControl_Step+0x27c>)
 8000fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8000fae:	e015      	b.n	8000fdc <MotorControl_Step+0x190>
    else if(out > -15.0f && out < -1.0f) out_pwm = -20.0f;
 8000fb0:	4b40      	ldr	r3, [pc, #256]	@ (80010b4 <MotorControl_Step+0x268>)
 8000fb2:	edd3 7a00 	vldr	s15, [r3]
 8000fb6:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 8000fba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc2:	dd0b      	ble.n	8000fdc <MotorControl_Step+0x190>
 8000fc4:	4b3b      	ldr	r3, [pc, #236]	@ (80010b4 <MotorControl_Step+0x268>)
 8000fc6:	edd3 7a00 	vldr	s15, [r3]
 8000fca:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000fce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd6:	d501      	bpl.n	8000fdc <MotorControl_Step+0x190>
 8000fd8:	4b3c      	ldr	r3, [pc, #240]	@ (80010cc <MotorControl_Step+0x280>)
 8000fda:	637b      	str	r3, [r7, #52]	@ 0x34

    if(out < 1.0f && out > -1.0f) out_pwm = 0;
 8000fdc:	4b35      	ldr	r3, [pc, #212]	@ (80010b4 <MotorControl_Step+0x268>)
 8000fde:	edd3 7a00 	vldr	s15, [r3]
 8000fe2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fe6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fee:	d50c      	bpl.n	800100a <MotorControl_Step+0x1be>
 8000ff0:	4b30      	ldr	r3, [pc, #192]	@ (80010b4 <MotorControl_Step+0x268>)
 8000ff2:	edd3 7a00 	vldr	s15, [r3]
 8000ff6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	dd02      	ble.n	800100a <MotorControl_Step+0x1be>
 8001004:	f04f 0300 	mov.w	r3, #0
 8001008:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Actuator update */
    if (out_pwm >= 0) {
 800100a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800100e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001016:	db0b      	blt.n	8001030 <MotorControl_Step+0x1e4>
        HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port, MOTOR_DIR_Pin, GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800101e:	482c      	ldr	r0, [pc, #176]	@ (80010d0 <MotorControl_Step+0x284>)
 8001020:	f003 fe16 	bl	8004c50 <HAL_GPIO_WritePin>
        PWM_WriteDuty(&hand1, out_pwm);
 8001024:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8001028:	482a      	ldr	r0, [pc, #168]	@ (80010d4 <MotorControl_Step+0x288>)
 800102a:	f000 fa87 	bl	800153c <PWM_WriteDuty>
 800102e:	e00e      	b.n	800104e <MotorControl_Step+0x202>
    } else {
        HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port, MOTOR_DIR_Pin, GPIO_PIN_RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001036:	4826      	ldr	r0, [pc, #152]	@ (80010d0 <MotorControl_Step+0x284>)
 8001038:	f003 fe0a 	bl	8004c50 <HAL_GPIO_WritePin>
        PWM_WriteDuty(&hand1, -out_pwm);
 800103c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001040:	eef1 7a67 	vneg.f32	s15, s15
 8001044:	eeb0 0a67 	vmov.f32	s0, s15
 8001048:	4822      	ldr	r0, [pc, #136]	@ (80010d4 <MotorControl_Step+0x288>)
 800104a:	f000 fa77 	bl	800153c <PWM_WriteDuty>
    }

    last_out = out;
 800104e:	4b19      	ldr	r3, [pc, #100]	@ (80010b4 <MotorControl_Step+0x268>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a21      	ldr	r2, [pc, #132]	@ (80010d8 <MotorControl_Step+0x28c>)
 8001054:	6013      	str	r3, [r2, #0]

    /* Log telemetry data */
    pid_sample_t s = {
        .t_ms = HAL_GetTick(),
 8001056:	f001 fcb1 	bl	80029bc <HAL_GetTick>
 800105a:	4603      	mov	r3, r0
    pid_sample_t s = {
 800105c:	603b      	str	r3, [r7, #0]
 800105e:	4b0f      	ldr	r3, [pc, #60]	@ (800109c <MotorControl_Step+0x250>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	607b      	str	r3, [r7, #4]
        .pos_deg = current_pos_deg,
        .spd_deg_s = step_deg * PID_FREQUENCY_HZ,
 8001064:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001068:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80010b8 <MotorControl_Step+0x26c>
 800106c:	ee67 7a87 	vmul.f32	s15, s15, s14
    pid_sample_t s = {
 8001070:	edc7 7a02 	vstr	s15, [r7, #8]
        .sp_deg = control_get_setpoint_deg(),
 8001074:	f7ff fdd6 	bl	8000c24 <control_get_setpoint_deg>
 8001078:	eef0 7a40 	vmov.f32	s15, s0
    pid_sample_t s = {
 800107c:	edc7 7a03 	vstr	s15, [r7, #12]
 8001080:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <MotorControl_Step+0x268>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	613b      	str	r3, [r7, #16]
        .out = out
    };
    pidrb_push_isr(&s);
 8001086:	463b      	mov	r3, r7
 8001088:	4618      	mov	r0, r3
 800108a:	f000 f9cd 	bl	8001428 <pidrb_push_isr>
}
 800108e:	bf00      	nop
 8001090:	3738      	adds	r7, #56	@ 0x38
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200023a8 	.word	0x200023a8
 800109c:	2000239c 	.word	0x2000239c
 80010a0:	20003718 	.word	0x20003718
 80010a4:	20002398 	.word	0x20002398
 80010a8:	42c00000 	.word	0x42c00000
 80010ac:	43b40000 	.word	0x43b40000
 80010b0:	20002374 	.word	0x20002374
 80010b4:	200023a4 	.word	0x200023a4
 80010b8:	42480000 	.word	0x42480000
 80010bc:	42480000 	.word	0x42480000
 80010c0:	c2480000 	.word	0xc2480000
 80010c4:	c2480000 	.word	0xc2480000
 80010c8:	41a00000 	.word	0x41a00000
 80010cc:	c1a00000 	.word	0xc1a00000
 80010d0:	40020c00 	.word	0x40020c00
 80010d4:	20000000 	.word	0x20000000
 80010d8:	200023a0 	.word	0x200023a0

080010dc <NetDiscover>:
#define DISCOVERY_PORT 40000
#define TCP_PORT       5000
#define MY_NAME        "stm32-f767zi"

void NetDiscover()
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b0d6      	sub	sp, #344	@ 0x158
 80010e0:	af02      	add	r7, sp, #8

  // Wait a bit so LwIP finishes init (important!)
  osDelay(500);
 80010e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010e6:	f008 fc58 	bl	800999a <osDelay>

  int s = socket(AF_INET, SOCK_DGRAM, IPPROTO_UDP);
 80010ea:	2211      	movs	r2, #17
 80010ec:	2102      	movs	r1, #2
 80010ee:	2002      	movs	r0, #2
 80010f0:	f00f f82c 	bl	801014c <lwip_socket>
 80010f4:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  if (s < 0) {
 80010f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	da04      	bge.n	800110a <NetDiscover+0x2e>
    for(;;) osDelay(1000);
 8001100:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001104:	f008 fc49 	bl	800999a <osDelay>
 8001108:	e7fa      	b.n	8001100 <NetDiscover+0x24>
  }

  osDelay(50000);
 800110a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800110e:	f008 fc44 	bl	800999a <osDelay>

  int opt = 1;
 8001112:	2301      	movs	r3, #1
 8001114:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
  setsockopt(s, SOL_SOCKET, SO_REUSEADDR, &opt, sizeof(opt));
 8001118:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 800111c:	2204      	movs	r2, #4
 800111e:	9200      	str	r2, [sp, #0]
 8001120:	2204      	movs	r2, #4
 8001122:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001126:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800112a:	f00f fa25 	bl	8010578 <lwip_setsockopt>

  struct sockaddr_in addr;
  memset(&addr, 0, sizeof(addr));
 800112e:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001132:	2210      	movs	r2, #16
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f01d f998 	bl	801e46c <memset>
  addr.sin_family = AF_INET;
 800113c:	2302      	movs	r3, #2
 800113e:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
  addr.sin_port = htons(DISCOVERY_PORT);
 8001142:	f649 4040 	movw	r0, #40000	@ 0x9c40
 8001146:	f00f fdc7 	bl	8010cd8 <lwip_htons>
 800114a:	4603      	mov	r3, r0
 800114c:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
  addr.sin_addr.s_addr = htonl(INADDR_ANY);
 8001150:	2000      	movs	r0, #0
 8001152:	f00f fdd7 	bl	8010d04 <lwip_htonl>
 8001156:	4603      	mov	r3, r0
 8001158:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

  bind(s, (struct sockaddr*)&addr, sizeof(addr));
 800115c:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001160:	2210      	movs	r2, #16
 8001162:	4619      	mov	r1, r3
 8001164:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 8001168:	f00e fa9c 	bl	800f6a4 <lwip_bind>

  char rx[128];
  for (;;) {
    struct sockaddr_in from;
    socklen_t fromlen = sizeof(from);
 800116c:	2310      	movs	r3, #16
 800116e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    int n = recvfrom(s, rx, sizeof(rx)-1, 0, (struct sockaddr*)&from, &fromlen);
 8001172:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8001176:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800117a:	9301      	str	r3, [sp, #4]
 800117c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2300      	movs	r3, #0
 8001184:	227f      	movs	r2, #127	@ 0x7f
 8001186:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800118a:	f00e fe27 	bl	800fddc <lwip_recvfrom>
 800118e:	f8c7 0148 	str.w	r0, [r7, #328]	@ 0x148
    if (n <= 0) continue;
 8001192:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001196:	2b00      	cmp	r3, #0
 8001198:	dd2a      	ble.n	80011f0 <NetDiscover+0x114>
    rx[n] = 0;
 800119a:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 800119e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80011a2:	4413      	add	r3, r2
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]

    if (strstr(rx, "WHO_IS_STM32?") != NULL) {
 80011a8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80011ac:	4911      	ldr	r1, [pc, #68]	@ (80011f4 <NetDiscover+0x118>)
 80011ae:	4618      	mov	r0, r3
 80011b0:	f01d f976 	bl	801e4a0 <strstr>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0d8      	beq.n	800116c <NetDiscover+0x90>
      char reply[160];
      // Reply without hardcoding IP: PC already knows sender and can use that
      // But we include TCP port + name
      snprintf(reply, sizeof(reply), "STM32F767ZI;TCP=%d;NAME=%s\n", TCP_PORT, MY_NAME);
 80011ba:	4638      	mov	r0, r7
 80011bc:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <NetDiscover+0x11c>)
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80011c4:	4a0d      	ldr	r2, [pc, #52]	@ (80011fc <NetDiscover+0x120>)
 80011c6:	21a0      	movs	r1, #160	@ 0xa0
 80011c8:	f01c f92e 	bl	801d428 <sniprintf>
      sendto(s, reply, (int)strlen(reply), 0, (struct sockaddr*)&from, fromlen);
 80011cc:	463b      	mov	r3, r7
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f886 	bl	80002e0 <strlen>
 80011d4:	4602      	mov	r2, r0
 80011d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80011da:	4639      	mov	r1, r7
 80011dc:	9301      	str	r3, [sp, #4]
 80011de:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	2300      	movs	r3, #0
 80011e6:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 80011ea:	f00e fefd 	bl	800ffe8 <lwip_sendto>
 80011ee:	e7bd      	b.n	800116c <NetDiscover+0x90>
    if (n <= 0) continue;
 80011f0:	bf00      	nop
  for (;;) {
 80011f2:	e7bb      	b.n	800116c <NetDiscover+0x90>
 80011f4:	0802104c 	.word	0x0802104c
 80011f8:	08021078 	.word	0x08021078
 80011fc:	0802105c 	.word	0x0802105c

08001200 <NetServer>:
#define TCP_PORT 5000

void handle_line(const char *line); // from command_handler.c

void NetServer(void const * argument)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	f5ad 7d30 	sub.w	sp, sp, #704	@ 0x2c0
 8001206:	af02      	add	r7, sp, #8
 8001208:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800120c:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8001210:	6018      	str	r0, [r3, #0]
	// Wait a bit so LwIP finishes init (important!)
	osDelay(500);
 8001212:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001216:	f008 fbc0 	bl	800999a <osDelay>
	volatile int g_client_fd = -1;
 800121a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800121e:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c


	int srv = socket(AF_INET, SOCK_STREAM, IPPROTO_TCP);
 8001222:	2206      	movs	r2, #6
 8001224:	2101      	movs	r1, #1
 8001226:	2002      	movs	r0, #2
 8001228:	f00e ff90 	bl	801014c <lwip_socket>
 800122c:	f8c7 02ac 	str.w	r0, [r7, #684]	@ 0x2ac

	int opt = 1;
 8001230:	2301      	movs	r3, #1
 8001232:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
	setsockopt(srv, SOL_SOCKET, SO_REUSEADDR, &opt, sizeof(opt));
 8001236:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800123a:	2204      	movs	r2, #4
 800123c:	9200      	str	r2, [sp, #0]
 800123e:	2204      	movs	r2, #4
 8001240:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001244:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8001248:	f00f f996 	bl	8010578 <lwip_setsockopt>

	struct sockaddr_in addr;
	memset(&addr, 0, sizeof(addr));
 800124c:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8001250:	2210      	movs	r2, #16
 8001252:	2100      	movs	r1, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f01d f909 	bl	801e46c <memset>
	addr.sin_family = AF_INET;
 800125a:	2302      	movs	r3, #2
 800125c:	f887 3289 	strb.w	r3, [r7, #649]	@ 0x289
	addr.sin_port = htons(TCP_PORT);
 8001260:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001264:	f00f fd38 	bl	8010cd8 <lwip_htons>
 8001268:	4603      	mov	r3, r0
 800126a:	f8a7 328a 	strh.w	r3, [r7, #650]	@ 0x28a
	addr.sin_addr.s_addr = htonl(INADDR_ANY);
 800126e:	2000      	movs	r0, #0
 8001270:	f00f fd48 	bl	8010d04 <lwip_htonl>
 8001274:	4603      	mov	r3, r0
 8001276:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c

	bind(srv, (struct sockaddr*)&addr, sizeof(addr));
 800127a:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 800127e:	2210      	movs	r2, #16
 8001280:	4619      	mov	r1, r3
 8001282:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8001286:	f00e fa0d 	bl	800f6a4 <lwip_bind>
	listen(srv, 1);
 800128a:	2101      	movs	r1, #1
 800128c:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8001290:	f00e facc 	bl	800f82c <lwip_listen>

	for (;;) {
	  int c = accept(srv, NULL, NULL);
 8001294:	2200      	movs	r2, #0
 8001296:	2100      	movs	r1, #0
 8001298:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 800129c:	f00e f8e4 	bl	800f468 <lwip_accept>
 80012a0:	f8c7 02a8 	str.w	r0, [r7, #680]	@ 0x2a8
	  g_client_fd = c;
 80012a4:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 80012a8:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c

	  // simple line buffer
	  char inbuf[512];
	  int inlen = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4

	  for (;;) {
		  char tmp[128];
		  int n = recv(c, tmp, sizeof(tmp), 0);
 80012b2:	f107 0108 	add.w	r1, r7, #8
 80012b6:	2300      	movs	r3, #0
 80012b8:	2280      	movs	r2, #128	@ 0x80
 80012ba:	f8d7 02a8 	ldr.w	r0, [r7, #680]	@ 0x2a8
 80012be:	f00e fe1f 	bl	800ff00 <lwip_recv>
 80012c2:	f8c7 02a4 	str.w	r0, [r7, #676]	@ 0x2a4
		  if (n <= 0) break; // disconnected
 80012c6:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	dc08      	bgt.n	80012e0 <NetServer+0xe0>
				  inlen = 0;
			  }
		  }
		  osDelay(1);
	  }
	  close(c);
 80012ce:	f8d7 02a8 	ldr.w	r0, [r7, #680]	@ 0x2a8
 80012d2:	f00e fa55 	bl	800f780 <lwip_close>
	  g_client_fd = -1;
 80012d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012da:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	for (;;) {
 80012de:	e7d9      	b.n	8001294 <NetServer+0x94>
		  for (int i = 0; i < n; i++) {
 80012e0:	2300      	movs	r3, #0
 80012e2:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 80012e6:	e034      	b.n	8001352 <NetServer+0x152>
			  char ch = tmp[i];
 80012e8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80012ec:	f5a3 722c 	sub.w	r2, r3, #688	@ 0x2b0
 80012f0:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 80012f4:	4413      	add	r3, r2
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	f887 32a3 	strb.w	r3, [r7, #675]	@ 0x2a3
			  if (inlen < (int)sizeof(inbuf)-1) {
 80012fc:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8001300:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8001304:	dc0b      	bgt.n	800131e <NetServer+0x11e>
				  inbuf[inlen++] = ch;
 8001306:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 800130a:	1c5a      	adds	r2, r3, #1
 800130c:	f8c7 22b4 	str.w	r2, [r7, #692]	@ 0x2b4
 8001310:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 8001314:	f5a2 720c 	sub.w	r2, r2, #560	@ 0x230
 8001318:	f897 12a3 	ldrb.w	r1, [r7, #675]	@ 0x2a3
 800131c:	54d1      	strb	r1, [r2, r3]
			  if (ch == '\n') {
 800131e:	f897 32a3 	ldrb.w	r3, [r7, #675]	@ 0x2a3
 8001322:	2b0a      	cmp	r3, #10
 8001324:	d110      	bne.n	8001348 <NetServer+0x148>
				  inbuf[inlen] = 0;
 8001326:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800132a:	f5a3 720c 	sub.w	r2, r3, #560	@ 0x230
 800132e:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8001332:	4413      	add	r3, r2
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
				  handle_line(inbuf);
 8001338:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fbb1 	bl	8000aa4 <handle_line>
				  inlen = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
		  for (int i = 0; i < n; i++) {
 8001348:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 800134c:	3301      	adds	r3, #1
 800134e:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8001352:	f8d7 22b0 	ldr.w	r2, [r7, #688]	@ 0x2b0
 8001356:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 800135a:	429a      	cmp	r2, r3
 800135c:	dbc4      	blt.n	80012e8 <NetServer+0xe8>
		  osDelay(1);
 800135e:	2001      	movs	r0, #1
 8001360:	f008 fb1b 	bl	800999a <osDelay>
	  for (;;) {
 8001364:	e7a5      	b.n	80012b2 <NetServer+0xb2>
	...

08001368 <NetTx>:

extern volatile int g_client_fd;


void NetTx()
{
 8001368:	b580      	push	{r7, lr}
 800136a:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 800136e:	af00      	add	r7, sp, #0
  for(;;)
  {
	  uint8_t out[512];

	      for (;;) {
	          if (control_get_out() != LOG_OUT_ETH) {
 8001370:	f7ff fc3c 	bl	8000bec <control_get_out>
 8001374:	4603      	mov	r3, r0
 8001376:	2b01      	cmp	r3, #1
 8001378:	d003      	beq.n	8001382 <NetTx+0x1a>
	              osDelay(50);
 800137a:	2032      	movs	r0, #50	@ 0x32
 800137c:	f008 fb0d 	bl	800999a <osDelay>
	              continue;
 8001380:	e025      	b.n	80013ce <NetTx+0x66>
	          }

	          int c = g_client_fd;
 8001382:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <NetTx+0x68>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
	          if (c >= 0) {
 800138a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800138e:	2b00      	cmp	r3, #0
 8001390:	db1a      	blt.n	80013c8 <NetTx+0x60>
	              size_t n = logbuf_read(out, sizeof(out));
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fce1 	bl	8000d60 <logbuf_read>
 800139e:	f8c7 0208 	str.w	r0, [r7, #520]	@ 0x208
	              if (n > 0) {
 80013a2:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d00a      	beq.n	80013c0 <NetTx+0x58>
	                  int sent = send(c, out, (int)n, 0);
 80013aa:	1d39      	adds	r1, r7, #4
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 80013b2:	f8d7 020c 	ldr.w	r0, [r7, #524]	@ 0x20c
 80013b6:	f00e fdb9 	bl	800ff2c <lwip_send>
 80013ba:	f8c7 0204 	str.w	r0, [r7, #516]	@ 0x204
 80013be:	e7d7      	b.n	8001370 <NetTx+0x8>
	                  if (sent <= 0) {
	                      // server task will close and reset g_client_fd
	                  }
	              } else {
	                  osDelay(10);
 80013c0:	200a      	movs	r0, #10
 80013c2:	f008 faea 	bl	800999a <osDelay>
 80013c6:	e7d3      	b.n	8001370 <NetTx+0x8>
	              }
	          } else {
	              osDelay(50);
 80013c8:	2032      	movs	r0, #50	@ 0x32
 80013ca:	f008 fae6 	bl	800999a <osDelay>
	      for (;;) {
 80013ce:	e7cf      	b.n	8001370 <NetTx+0x8>
 80013d0:	2000000c 	.word	0x2000000c

080013d4 <pidrb_init>:

static pid_sample_t rb[PIDRB_N];
static volatile uint16_t w = 0, r = 0;
static volatile uint32_t dropped = 0;

void pidrb_init(void) { w = r = 0; dropped = 0; }
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	4b07      	ldr	r3, [pc, #28]	@ (80013f8 <pidrb_init+0x24>)
 80013dc:	460a      	mov	r2, r1
 80013de:	801a      	strh	r2, [r3, #0]
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <pidrb_init+0x28>)
 80013e2:	460a      	mov	r2, r1
 80013e4:	801a      	strh	r2, [r3, #0]
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <pidrb_init+0x2c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20002dae 	.word	0x20002dae
 80013fc:	20002dac 	.word	0x20002dac
 8001400:	20002db0 	.word	0x20002db0

08001404 <next_i>:

static uint16_t next_i(uint16_t i){ return (uint16_t)((i + 1U) % PIDRB_N); }
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	80fb      	strh	r3, [r7, #6]
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	3301      	adds	r3, #1
 8001412:	b29b      	uxth	r3, r3
 8001414:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001418:	b29b      	uxth	r3, r3
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
	...

08001428 <pidrb_push_isr>:

void pidrb_push_isr(const pid_sample_t *s)
{
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint16_t nw = next_i(w);
 8001430:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <pidrb_push_isr+0x60>)
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	b29b      	uxth	r3, r3
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff ffe4 	bl	8001404 <next_i>
 800143c:	4603      	mov	r3, r0
 800143e:	81fb      	strh	r3, [r7, #14]
  if (nw == r) { dropped++; return; }  // full
 8001440:	4b12      	ldr	r3, [pc, #72]	@ (800148c <pidrb_push_isr+0x64>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	b29b      	uxth	r3, r3
 8001446:	89fa      	ldrh	r2, [r7, #14]
 8001448:	429a      	cmp	r2, r3
 800144a:	d105      	bne.n	8001458 <pidrb_push_isr+0x30>
 800144c:	4b10      	ldr	r3, [pc, #64]	@ (8001490 <pidrb_push_isr+0x68>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	3301      	adds	r3, #1
 8001452:	4a0f      	ldr	r2, [pc, #60]	@ (8001490 <pidrb_push_isr+0x68>)
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	e013      	b.n	8001480 <pidrb_push_isr+0x58>
  rb[w] = *s;
 8001458:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <pidrb_push_isr+0x60>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	b29b      	uxth	r3, r3
 800145e:	4619      	mov	r1, r3
 8001460:	4a0c      	ldr	r2, [pc, #48]	@ (8001494 <pidrb_push_isr+0x6c>)
 8001462:	460b      	mov	r3, r1
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	440b      	add	r3, r1
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	441a      	add	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4614      	mov	r4, r2
 8001470:	461d      	mov	r5, r3
 8001472:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001474:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001476:	682b      	ldr	r3, [r5, #0]
 8001478:	6023      	str	r3, [r4, #0]
  w = nw;
 800147a:	4a03      	ldr	r2, [pc, #12]	@ (8001488 <pidrb_push_isr+0x60>)
 800147c:	89fb      	ldrh	r3, [r7, #14]
 800147e:	8013      	strh	r3, [r2, #0]
}
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bdb0      	pop	{r4, r5, r7, pc}
 8001486:	bf00      	nop
 8001488:	20002dac 	.word	0x20002dac
 800148c:	20002dae 	.word	0x20002dae
 8001490:	20002db0 	.word	0x20002db0
 8001494:	200023ac 	.word	0x200023ac

08001498 <pidrb_pop>:

int pidrb_pop(pid_sample_t *out)
{
 8001498:	b5b0      	push	{r4, r5, r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  int ok = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80014a4:	b672      	cpsid	i
}
 80014a6:	bf00      	nop
  __disable_irq();
  if (r != w) {
 80014a8:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <pidrb_pop+0x68>)
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	4b15      	ldr	r3, [pc, #84]	@ (8001504 <pidrb_pop+0x6c>)
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d01c      	beq.n	80014f2 <pidrb_pop+0x5a>
    *out = rb[r];
 80014b8:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <pidrb_pop+0x68>)
 80014ba:	881b      	ldrh	r3, [r3, #0]
 80014bc:	b29b      	uxth	r3, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	4a11      	ldr	r2, [pc, #68]	@ (8001508 <pidrb_pop+0x70>)
 80014c4:	460b      	mov	r3, r1
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	440b      	add	r3, r1
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	4604      	mov	r4, r0
 80014d0:	461d      	mov	r5, r3
 80014d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014d6:	682b      	ldr	r3, [r5, #0]
 80014d8:	6023      	str	r3, [r4, #0]
    r = next_i(r);
 80014da:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <pidrb_pop+0x68>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff ff8f 	bl	8001404 <next_i>
 80014e6:	4603      	mov	r3, r0
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b05      	ldr	r3, [pc, #20]	@ (8001500 <pidrb_pop+0x68>)
 80014ec:	801a      	strh	r2, [r3, #0]
    ok = 1;
 80014ee:	2301      	movs	r3, #1
 80014f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80014f2:	b662      	cpsie	i
}
 80014f4:	bf00      	nop
  }
  __enable_irq();
  return ok;
 80014f6:	68fb      	ldr	r3, [r7, #12]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3710      	adds	r7, #16
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001500:	20002dae 	.word	0x20002dae
 8001504:	20002dac 	.word	0x20002dac
 8001508:	200023ac 	.word	0x200023ac

0800150c <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	edd3 7a02 	vldr	s15, [r3, #8]
 800151a:	eeb0 0a67 	vmov.f32	s0, s15
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f000 f80c 	bl	800153c <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	4619      	mov	r1, r3
 800152e:	4610      	mov	r0, r2
 8001530:	f004 febc 	bl	80062ac <HAL_TIM_PWM_Start>
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 8001548:	edd7 7a00 	vldr	s15, [r7]
 800154c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001554:	d503      	bpl.n	800155e <PWM_WriteDuty+0x22>
    duty = 0.0;
 8001556:	f04f 0300 	mov.w	r3, #0
 800155a:	603b      	str	r3, [r7, #0]
 800155c:	e00a      	b.n	8001574 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 800155e:	edd7 7a00 	vldr	s15, [r7]
 8001562:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001620 <PWM_WriteDuty+0xe4>
 8001566:	eef4 7ac7 	vcmpe.f32	s15, s14
 800156a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156e:	dd01      	ble.n	8001574 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 8001570:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <PWM_WriteDuty+0xe8>)
 8001572:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001582:	3301      	adds	r3, #1
 8001584:	ee07 3a90 	vmov	s15, r3
 8001588:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800158c:	edd7 7a00 	vldr	s15, [r7]
 8001590:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001594:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001620 <PWM_WriteDuty+0xe4>
 8001598:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800159c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015a0:	ee17 3a90 	vmov	r3, s15
 80015a4:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d105      	bne.n	80015ba <PWM_WriteDuty+0x7e>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68fa      	ldr	r2, [r7, #12]
 80015b6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80015b8:	e02c      	b.n	8001614 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	2b04      	cmp	r3, #4
 80015c0:	d105      	bne.n	80015ce <PWM_WriteDuty+0x92>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80015cc:	e022      	b.n	8001614 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d105      	bne.n	80015e2 <PWM_WriteDuty+0xa6>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80015e0:	e018      	b.n	8001614 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	2b0c      	cmp	r3, #12
 80015e8:	d105      	bne.n	80015f6 <PWM_WriteDuty+0xba>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80015f4:	e00e      	b.n	8001614 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2b10      	cmp	r3, #16
 80015fc:	d105      	bne.n	800160a <PWM_WriteDuty+0xce>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8001608:	e004      	b.n	8001614 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8001614:	bf00      	nop
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	42c80000 	.word	0x42c80000
 8001624:	42c80000 	.word	0x42c80000

08001628 <Telemetry>:
#include "control_state.h"
#include "log_router.h"   // your log_json(...)
#include <stdio.h>

void Telemetry()
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b0be      	sub	sp, #248	@ 0xf8
 800162c:	af08      	add	r7, sp, #32
  // Wait until LwIP ready if you use ENT; safe anyway
  osDelay(500);
 800162e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001632:	f008 f9b2 	bl	800999a <osDelay>

  pid_sample_t s;
  char line[192];

  for (;;) {
    if (pidrb_pop(&s)) {
 8001636:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff ff2c 	bl	8001498 <pidrb_pop>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d029      	beq.n	800169a <Telemetry+0x72>
      int n = snprintf(line, sizeof(line),
        "{\"type\":\"pid\",\"t\":%lu,\"pos\":%.2f,\"spd\":%.2f,\"sp\":%.2f,\"out\":%.3f}\n",
        (unsigned long)s.t_ms, s.pos_deg, s.spd_deg_s, s.sp_deg, s.out);
 8001646:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800164a:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
      int n = snprintf(line, sizeof(line),
 800164e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
        (unsigned long)s.t_ms, s.pos_deg, s.spd_deg_s, s.sp_deg, s.out);
 8001652:	edd7 6a32 	vldr	s13, [r7, #200]	@ 0xc8
      int n = snprintf(line, sizeof(line),
 8001656:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
        (unsigned long)s.t_ms, s.pos_deg, s.spd_deg_s, s.sp_deg, s.out);
 800165a:	edd7 5a33 	vldr	s11, [r7, #204]	@ 0xcc
      int n = snprintf(line, sizeof(line),
 800165e:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
        (unsigned long)s.t_ms, s.pos_deg, s.spd_deg_s, s.sp_deg, s.out);
 8001662:	edd7 4a34 	vldr	s9, [r7, #208]	@ 0xd0
      int n = snprintf(line, sizeof(line),
 8001666:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 800166a:	4638      	mov	r0, r7
 800166c:	ed8d 4b06 	vstr	d4, [sp, #24]
 8001670:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001674:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001678:	ed8d 7b00 	vstr	d7, [sp]
 800167c:	4a09      	ldr	r2, [pc, #36]	@ (80016a4 <Telemetry+0x7c>)
 800167e:	21c0      	movs	r1, #192	@ 0xc0
 8001680:	f01b fed2 	bl	801d428 <sniprintf>
 8001684:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

      if (n > 0) log_json(line);
 8001688:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800168c:	2b00      	cmp	r3, #0
 800168e:	ddd2      	ble.n	8001636 <Telemetry+0xe>
 8001690:	463b      	mov	r3, r7
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fae0 	bl	8000c58 <log_json>
 8001698:	e7cd      	b.n	8001636 <Telemetry+0xe>
    } else {
      osDelay(50);
 800169a:	2032      	movs	r0, #50	@ 0x32
 800169c:	f008 f97d 	bl	800999a <osDelay>
    if (pidrb_pop(&s)) {
 80016a0:	e7c9      	b.n	8001636 <Telemetry+0xe>
 80016a2:	bf00      	nop
 80016a4:	08021088 	.word	0x08021088

080016a8 <process_new_bytes>:

static UART_HandleTypeDef *g_huart = NULL;
static volatile uint16_t last_pos = 0;

static void process_new_bytes(uint16_t pos_now)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	80fb      	strh	r3, [r7, #6]
  // Pull bytes from last_pos up to pos_now (with wrap)
  static char line[256];
  static uint16_t line_len = 0;

  while (last_pos != pos_now) {
 80016b2:	e03b      	b.n	800172c <process_new_bytes+0x84>
    uint8_t b = rx_dma_buf[last_pos];
 80016b4:	4b23      	ldr	r3, [pc, #140]	@ (8001744 <process_new_bytes+0x9c>)
 80016b6:	881b      	ldrh	r3, [r3, #0]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	461a      	mov	r2, r3
 80016bc:	4b22      	ldr	r3, [pc, #136]	@ (8001748 <process_new_bytes+0xa0>)
 80016be:	5c9b      	ldrb	r3, [r3, r2]
 80016c0:	73fb      	strb	r3, [r7, #15]
    last_pos = (uint16_t)((last_pos + 1U) % RX_DMA_BUF_SZ);
 80016c2:	4b20      	ldr	r3, [pc, #128]	@ (8001744 <process_new_bytes+0x9c>)
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	3301      	adds	r3, #1
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <process_new_bytes+0x9c>)
 80016d4:	801a      	strh	r2, [r3, #0]

    if (b == '\r') continue;
 80016d6:	7bfb      	ldrb	r3, [r7, #15]
 80016d8:	2b0d      	cmp	r3, #13
 80016da:	d026      	beq.n	800172a <process_new_bytes+0x82>

    if (b == '\n') {
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	2b0a      	cmp	r3, #10
 80016e0:	d110      	bne.n	8001704 <process_new_bytes+0x5c>
      line[line_len] = 0;
 80016e2:	4b1a      	ldr	r3, [pc, #104]	@ (800174c <process_new_bytes+0xa4>)
 80016e4:	881b      	ldrh	r3, [r3, #0]
 80016e6:	461a      	mov	r2, r3
 80016e8:	4b19      	ldr	r3, [pc, #100]	@ (8001750 <process_new_bytes+0xa8>)
 80016ea:	2100      	movs	r1, #0
 80016ec:	5499      	strb	r1, [r3, r2]
      if (line_len > 0) handle_line(line);
 80016ee:	4b17      	ldr	r3, [pc, #92]	@ (800174c <process_new_bytes+0xa4>)
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d002      	beq.n	80016fc <process_new_bytes+0x54>
 80016f6:	4816      	ldr	r0, [pc, #88]	@ (8001750 <process_new_bytes+0xa8>)
 80016f8:	f7ff f9d4 	bl	8000aa4 <handle_line>
      line_len = 0;
 80016fc:	4b13      	ldr	r3, [pc, #76]	@ (800174c <process_new_bytes+0xa4>)
 80016fe:	2200      	movs	r2, #0
 8001700:	801a      	strh	r2, [r3, #0]
 8001702:	e013      	b.n	800172c <process_new_bytes+0x84>
    } else {
      if (line_len < sizeof(line) - 1) {
 8001704:	4b11      	ldr	r3, [pc, #68]	@ (800174c <process_new_bytes+0xa4>)
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	2bfe      	cmp	r3, #254	@ 0xfe
 800170a:	d80a      	bhi.n	8001722 <process_new_bytes+0x7a>
        line[line_len++] = (char)b;
 800170c:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <process_new_bytes+0xa4>)
 800170e:	881b      	ldrh	r3, [r3, #0]
 8001710:	1c5a      	adds	r2, r3, #1
 8001712:	b291      	uxth	r1, r2
 8001714:	4a0d      	ldr	r2, [pc, #52]	@ (800174c <process_new_bytes+0xa4>)
 8001716:	8011      	strh	r1, [r2, #0]
 8001718:	4619      	mov	r1, r3
 800171a:	4a0d      	ldr	r2, [pc, #52]	@ (8001750 <process_new_bytes+0xa8>)
 800171c:	7bfb      	ldrb	r3, [r7, #15]
 800171e:	5453      	strb	r3, [r2, r1]
 8001720:	e004      	b.n	800172c <process_new_bytes+0x84>
      } else {
        // line too long -> drop/reset
        line_len = 0;
 8001722:	4b0a      	ldr	r3, [pc, #40]	@ (800174c <process_new_bytes+0xa4>)
 8001724:	2200      	movs	r2, #0
 8001726:	801a      	strh	r2, [r3, #0]
 8001728:	e000      	b.n	800172c <process_new_bytes+0x84>
    if (b == '\r') continue;
 800172a:	bf00      	nop
  while (last_pos != pos_now) {
 800172c:	4b05      	ldr	r3, [pc, #20]	@ (8001744 <process_new_bytes+0x9c>)
 800172e:	881b      	ldrh	r3, [r3, #0]
 8001730:	b29b      	uxth	r3, r3
 8001732:	88fa      	ldrh	r2, [r7, #6]
 8001734:	429a      	cmp	r2, r3
 8001736:	d1bd      	bne.n	80016b4 <process_new_bytes+0xc>
      }
    }
  }
}
 8001738:	bf00      	nop
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20002fb8 	.word	0x20002fb8
 8001748:	20002db4 	.word	0x20002db4
 800174c:	20002fba 	.word	0x20002fba
 8001750:	20002fbc 	.word	0x20002fbc

08001754 <uart_rx_dma_init>:

void uart_rx_dma_init(UART_HandleTypeDef *huart)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  g_huart = huart;
 800175c:	4a08      	ldr	r2, [pc, #32]	@ (8001780 <uart_rx_dma_init+0x2c>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6013      	str	r3, [r2, #0]
  last_pos = 0;
 8001762:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <uart_rx_dma_init+0x30>)
 8001764:	2200      	movs	r2, #0
 8001766:	801a      	strh	r2, [r3, #0]

  // Start circular DMA
  HAL_UART_Receive_DMA(g_huart, rx_dma_buf, RX_DMA_BUF_SZ);
 8001768:	4b05      	ldr	r3, [pc, #20]	@ (8001780 <uart_rx_dma_init+0x2c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001770:	4905      	ldr	r1, [pc, #20]	@ (8001788 <uart_rx_dma_init+0x34>)
 8001772:	4618      	mov	r0, r3
 8001774:	f005 ff4a 	bl	800760c <HAL_UART_Receive_DMA>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20002fb4 	.word	0x20002fb4
 8001784:	20002fb8 	.word	0x20002fb8
 8001788:	20002db4 	.word	0x20002db4

0800178c <UartRx>:



// Task fallback (polling) in case you dont want IDLE interrupt
void UartRx()
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
  for (;;) {
    if (g_huart) {
 8001792:	4b0a      	ldr	r3, [pc, #40]	@ (80017bc <UartRx+0x30>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00c      	beq.n	80017b4 <UartRx+0x28>
      uint16_t pos_now = (uint16_t)(RX_DMA_BUF_SZ - __HAL_DMA_GET_COUNTER(g_huart->hdmarx));
 800179a:	4b08      	ldr	r3, [pc, #32]	@ (80017bc <UartRx+0x30>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80017aa:	80fb      	strh	r3, [r7, #6]
      process_new_bytes(pos_now);
 80017ac:	88fb      	ldrh	r3, [r7, #6]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff ff7a 	bl	80016a8 <process_new_bytes>
    }
    osDelay(10);
 80017b4:	200a      	movs	r0, #10
 80017b6:	f008 f8f0 	bl	800999a <osDelay>
    if (g_huart) {
 80017ba:	e7ea      	b.n	8001792 <UartRx+0x6>
 80017bc:	20002fb4 	.word	0x20002fb4

080017c0 <HAL_UART_TxCpltCallback>:
extern UART_HandleTypeDef huart3;   // change to your UART
static volatile int uart_busy = 0;
static uint8_t uart_tx_buf[256];

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a06      	ldr	r2, [pc, #24]	@ (80017e4 <HAL_UART_TxCpltCallback+0x24>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d102      	bne.n	80017d6 <HAL_UART_TxCpltCallback+0x16>
        uart_busy = 0;
 80017d0:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <HAL_UART_TxCpltCallback+0x28>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
    }
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	200037b0 	.word	0x200037b0
 80017e8:	200030bc 	.word	0x200030bc

080017ec <UartTx>:

void UartTx()
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
    for (;;) {
        if (control_get_out() != LOG_OUT_UART) {
 80017f2:	f7ff f9fb 	bl	8000bec <control_get_out>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <UartTx+0x18>
            osDelay(50);
 80017fc:	2032      	movs	r0, #50	@ 0x32
 80017fe:	f008 f8cc 	bl	800999a <osDelay>
            continue;
 8001802:	e024      	b.n	800184e <UartTx+0x62>
        }

        if (!uart_busy) {
 8001804:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <UartTx+0x64>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d11d      	bne.n	8001848 <UartTx+0x5c>
            size_t n = logbuf_read(uart_tx_buf, sizeof(uart_tx_buf));
 800180c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001810:	4810      	ldr	r0, [pc, #64]	@ (8001854 <UartTx+0x68>)
 8001812:	f7ff faa5 	bl	8000d60 <logbuf_read>
 8001816:	6078      	str	r0, [r7, #4]
            if (n > 0) {
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d010      	beq.n	8001840 <UartTx+0x54>
                uart_busy = 1;
 800181e:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <UartTx+0x64>)
 8001820:	2201      	movs	r2, #1
 8001822:	601a      	str	r2, [r3, #0]
                if (HAL_UART_Transmit_DMA(&huart3, uart_tx_buf, (uint16_t)n) != HAL_OK) {
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	b29b      	uxth	r3, r3
 8001828:	461a      	mov	r2, r3
 800182a:	490a      	ldr	r1, [pc, #40]	@ (8001854 <UartTx+0x68>)
 800182c:	480a      	ldr	r0, [pc, #40]	@ (8001858 <UartTx+0x6c>)
 800182e:	f005 fe71 	bl	8007514 <HAL_UART_Transmit_DMA>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d0dc      	beq.n	80017f2 <UartTx+0x6>
                    uart_busy = 0; // try again later
 8001838:	4b05      	ldr	r3, [pc, #20]	@ (8001850 <UartTx+0x64>)
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	e7d8      	b.n	80017f2 <UartTx+0x6>
                }
            } else {
                osDelay(1);
 8001840:	2001      	movs	r0, #1
 8001842:	f008 f8aa 	bl	800999a <osDelay>
 8001846:	e7d4      	b.n	80017f2 <UartTx+0x6>
            }
        } else {
            osDelay(1);
 8001848:	2001      	movs	r0, #1
 800184a:	f008 f8a6 	bl	800999a <osDelay>
        if (control_get_out() != LOG_OUT_UART) {
 800184e:	e7d0      	b.n	80017f2 <UartTx+0x6>
 8001850:	200030bc 	.word	0x200030bc
 8001854:	200030c0 	.word	0x200030c0
 8001858:	200037b0 	.word	0x200037b0

0800185c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001862:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <MX_DMA_Init+0x48>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a0f      	ldr	r2, [pc, #60]	@ (80018a4 <MX_DMA_Init+0x48>)
 8001868:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <MX_DMA_Init+0x48>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2105      	movs	r1, #5
 800187e:	200c      	movs	r0, #12
 8001880:	f001 f990 	bl	8002ba4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001884:	200c      	movs	r0, #12
 8001886:	f001 f9a9 	bl	8002bdc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2105      	movs	r1, #5
 800188e:	200e      	movs	r0, #14
 8001890:	f001 f988 	bl	8002ba4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001894:	200e      	movs	r0, #14
 8001896:	f001 f9a1 	bl	8002bdc <HAL_NVIC_EnableIRQ>

}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40023800 	.word	0x40023800

080018a8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	4a07      	ldr	r2, [pc, #28]	@ (80018d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80018b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	4a06      	ldr	r2, [pc, #24]	@ (80018d8 <vApplicationGetIdleTaskMemory+0x30>)
 80018be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018c6:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80018c8:	bf00      	nop
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	200031dc 	.word	0x200031dc
 80018d8:	2000327c 	.word	0x2000327c

080018dc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80018dc:	b5b0      	push	{r4, r5, r7, lr}
 80018de:	b0b2      	sub	sp, #200	@ 0xc8
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	log_router_init();
 80018e2:	f7ff f9ad 	bl	8000c40 <log_router_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80018e6:	4b43      	ldr	r3, [pc, #268]	@ (80019f4 <MX_FREERTOS_Init+0x118>)
 80018e8:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 80018ec:	461d      	mov	r5, r3
 80018ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80018fa:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80018fe:	2100      	movs	r1, #0
 8001900:	4618      	mov	r0, r3
 8001902:	f007 fff2 	bl	80098ea <osThreadCreate>
 8001906:	4603      	mov	r3, r0
 8001908:	4a3b      	ldr	r2, [pc, #236]	@ (80019f8 <MX_FREERTOS_Init+0x11c>)
 800190a:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetDiscoverTask */
  osThreadDef(NetDiscoverTask, StartNetDiscoverTask, osPriorityIdle, 0, 256);
 800190c:	4b3b      	ldr	r3, [pc, #236]	@ (80019fc <MX_FREERTOS_Init+0x120>)
 800190e:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 8001912:	461d      	mov	r5, r3
 8001914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001918:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800191c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetDiscoverTaskHandle = osThreadCreate(osThread(NetDiscoverTask), NULL);
 8001920:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001924:	2100      	movs	r1, #0
 8001926:	4618      	mov	r0, r3
 8001928:	f007 ffdf 	bl	80098ea <osThreadCreate>
 800192c:	4603      	mov	r3, r0
 800192e:	4a34      	ldr	r2, [pc, #208]	@ (8001a00 <MX_FREERTOS_Init+0x124>)
 8001930:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetServerTask */
  osThreadDef(NetServerTask, StartNetServerTask, osPriorityIdle, 0, 256);
 8001932:	4b34      	ldr	r3, [pc, #208]	@ (8001a04 <MX_FREERTOS_Init+0x128>)
 8001934:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8001938:	461d      	mov	r5, r3
 800193a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800193c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800193e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001942:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetServerTaskHandle = osThreadCreate(osThread(NetServerTask), NULL);
 8001946:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800194a:	2100      	movs	r1, #0
 800194c:	4618      	mov	r0, r3
 800194e:	f007 ffcc 	bl	80098ea <osThreadCreate>
 8001952:	4603      	mov	r3, r0
 8001954:	4a2c      	ldr	r2, [pc, #176]	@ (8001a08 <MX_FREERTOS_Init+0x12c>)
 8001956:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetTxTask */
  osThreadDef(NetTxTask, StartNetTxTask, osPriorityIdle, 0, 256);
 8001958:	4b2c      	ldr	r3, [pc, #176]	@ (8001a0c <MX_FREERTOS_Init+0x130>)
 800195a:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800195e:	461d      	mov	r5, r3
 8001960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001962:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001964:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001968:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetTxTaskHandle = osThreadCreate(osThread(NetTxTask), NULL);
 800196c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f007 ffb9 	bl	80098ea <osThreadCreate>
 8001978:	4603      	mov	r3, r0
 800197a:	4a25      	ldr	r2, [pc, #148]	@ (8001a10 <MX_FREERTOS_Init+0x134>)
 800197c:	6013      	str	r3, [r2, #0]

  /* definition and creation of UartTxTask */
  osThreadDef(UartTxTask, StartUartTxTask, osPriorityIdle, 0, 256);
 800197e:	4b25      	ldr	r3, [pc, #148]	@ (8001a14 <MX_FREERTOS_Init+0x138>)
 8001980:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001984:	461d      	mov	r5, r3
 8001986:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001988:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800198a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800198e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UartTxTaskHandle = osThreadCreate(osThread(UartTxTask), NULL);
 8001992:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001996:	2100      	movs	r1, #0
 8001998:	4618      	mov	r0, r3
 800199a:	f007 ffa6 	bl	80098ea <osThreadCreate>
 800199e:	4603      	mov	r3, r0
 80019a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a18 <MX_FREERTOS_Init+0x13c>)
 80019a2:	6013      	str	r3, [r2, #0]

  /* definition and creation of TelemetryTask */
  osThreadDef(TelemetryTask, StartTelemetryTask, osPriorityBelowNormal, 0, 256);
 80019a4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a1c <MX_FREERTOS_Init+0x140>)
 80019a6:	f107 0420 	add.w	r4, r7, #32
 80019aa:	461d      	mov	r5, r3
 80019ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TelemetryTaskHandle = osThreadCreate(osThread(TelemetryTask), NULL);
 80019b8:	f107 0320 	add.w	r3, r7, #32
 80019bc:	2100      	movs	r1, #0
 80019be:	4618      	mov	r0, r3
 80019c0:	f007 ff93 	bl	80098ea <osThreadCreate>
 80019c4:	4603      	mov	r3, r0
 80019c6:	4a16      	ldr	r2, [pc, #88]	@ (8001a20 <MX_FREERTOS_Init+0x144>)
 80019c8:	6013      	str	r3, [r2, #0]

  /* definition and creation of UartRxTask */
  osThreadDef(UartRxTask, StartUartRxTask, osPriorityNormal, 0, 256);
 80019ca:	4b16      	ldr	r3, [pc, #88]	@ (8001a24 <MX_FREERTOS_Init+0x148>)
 80019cc:	1d3c      	adds	r4, r7, #4
 80019ce:	461d      	mov	r5, r3
 80019d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UartRxTaskHandle = osThreadCreate(osThread(UartRxTask), NULL);
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	2100      	movs	r1, #0
 80019e0:	4618      	mov	r0, r3
 80019e2:	f007 ff82 	bl	80098ea <osThreadCreate>
 80019e6:	4603      	mov	r3, r0
 80019e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001a28 <MX_FREERTOS_Init+0x14c>)
 80019ea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80019ec:	bf00      	nop
 80019ee:	37c8      	adds	r7, #200	@ 0xc8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bdb0      	pop	{r4, r5, r7, pc}
 80019f4:	080210d8 	.word	0x080210d8
 80019f8:	200031c0 	.word	0x200031c0
 80019fc:	08021104 	.word	0x08021104
 8001a00:	200031c4 	.word	0x200031c4
 8001a04:	08021130 	.word	0x08021130
 8001a08:	200031c8 	.word	0x200031c8
 8001a0c:	08021158 	.word	0x08021158
 8001a10:	200031cc 	.word	0x200031cc
 8001a14:	08021180 	.word	0x08021180
 8001a18:	200031d0 	.word	0x200031d0
 8001a1c:	080211ac 	.word	0x080211ac
 8001a20:	200031d4 	.word	0x200031d4
 8001a24:	080211d4 	.word	0x080211d4
 8001a28:	200031d8 	.word	0x200031d8

08001a2c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b094      	sub	sp, #80	@ 0x50
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001a34:	f007 f870 	bl	8008b18 <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  char buf[64];
  int i = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  for(;;)
  {


	osDelay(1000);
 8001a3c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a40:	f007 ffab 	bl	800999a <osDelay>
 8001a44:	e7fa      	b.n	8001a3c <StartDefaultTask+0x10>

08001a46 <StartNetDiscoverTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNetDiscoverTask */
void StartNetDiscoverTask(void const * argument)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNetDiscoverTask */
  /* Infinite loop */
  NetDiscover();
 8001a4e:	f7ff fb45 	bl	80010dc <NetDiscover>
  /* USER CODE END StartNetDiscoverTask */
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <StartNetServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNetServerTask */
void StartNetServerTask(void const * argument)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNetServerTask */
  /* Infinite loop */
  NetServer();
 8001a62:	f7ff fbcd 	bl	8001200 <NetServer>
  /* USER CODE END StartNetServerTask */
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <StartNetTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNetTxTask */
void StartNetTxTask(void const * argument)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNetTxTask */
  /* Infinite loop */
  NetTx();
 8001a76:	f7ff fc77 	bl	8001368 <NetTx>
  /* USER CODE END StartNetTxTask */
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <StartUartTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartTxTask */
void StartUartTxTask(void const * argument)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartTxTask */
  /* Infinite loop */
  UartTx();
 8001a8a:	f7ff feaf 	bl	80017ec <UartTx>
  /* USER CODE END StartUartTxTask */
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <StartTelemetryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetryTask */
void StartTelemetryTask(void const * argument)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetryTask */
  /* Infinite loop */
	Telemetry();
 8001a9e:	f7ff fdc3 	bl	8001628 <Telemetry>
  /* USER CODE END StartTelemetryTask */
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <StartUartRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartRxTask */
void StartUartRxTask(void const * argument)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b082      	sub	sp, #8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartRxTask */
  /* Infinite loop */
	UartRx();
 8001ab2:	f7ff fe6b 	bl	800178c <UartRx>
  /* USER CODE END StartUartRxTask */
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08c      	sub	sp, #48	@ 0x30
 8001ac4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac6:	f107 031c 	add.w	r3, r7, #28
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
 8001ad4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ad6:	4b5c      	ldr	r3, [pc, #368]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a5b      	ldr	r2, [pc, #364]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001adc:	f043 0304 	orr.w	r3, r3, #4
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b59      	ldr	r3, [pc, #356]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0304 	and.w	r3, r3, #4
 8001aea:	61bb      	str	r3, [r7, #24]
 8001aec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aee:	4b56      	ldr	r3, [pc, #344]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af2:	4a55      	ldr	r2, [pc, #340]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001afa:	4b53      	ldr	r3, [pc, #332]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b02:	617b      	str	r3, [r7, #20]
 8001b04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b06:	4b50      	ldr	r3, [pc, #320]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a4f      	ldr	r2, [pc, #316]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b4d      	ldr	r3, [pc, #308]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	4a49      	ldr	r2, [pc, #292]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b24:	f043 0310 	orr.w	r3, r3, #16
 8001b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2a:	4b47      	ldr	r3, [pc, #284]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	f003 0310 	and.w	r3, r3, #16
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b36:	4b44      	ldr	r3, [pc, #272]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	4a43      	ldr	r2, [pc, #268]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b3c:	f043 0302 	orr.w	r3, r3, #2
 8001b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b42:	4b41      	ldr	r3, [pc, #260]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b4e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a3d      	ldr	r2, [pc, #244]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b54:	f043 0308 	orr.w	r3, r3, #8
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b66:	4b38      	ldr	r3, [pc, #224]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	4a37      	ldr	r2, [pc, #220]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b72:	4b35      	ldr	r3, [pc, #212]	@ (8001c48 <MX_GPIO_Init+0x188>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b7a:	603b      	str	r3, [r7, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port, MOTOR_DIR_Pin, GPIO_PIN_RESET);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b84:	4831      	ldr	r0, [pc, #196]	@ (8001c4c <MX_GPIO_Init+0x18c>)
 8001b86:	f003 f863 	bl	8004c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2140      	movs	r1, #64	@ 0x40
 8001b8e:	4830      	ldr	r0, [pc, #192]	@ (8001c50 <MX_GPIO_Init+0x190>)
 8001b90:	f003 f85e 	bl	8004c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001b94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001ba4:	f107 031c 	add.w	r3, r7, #28
 8001ba8:	4619      	mov	r1, r3
 8001baa:	482a      	ldr	r0, [pc, #168]	@ (8001c54 <MX_GPIO_Init+0x194>)
 8001bac:	f002 fea4 	bl	80048f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_DIR_Pin */
  GPIO_InitStruct.Pin = MOTOR_DIR_Pin;
 8001bb0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MOTOR_DIR_GPIO_Port, &GPIO_InitStruct);
 8001bc2:	f107 031c 	add.w	r3, r7, #28
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4820      	ldr	r0, [pc, #128]	@ (8001c4c <MX_GPIO_Init+0x18c>)
 8001bca:	f002 fe95 	bl	80048f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001bce:	2340      	movs	r3, #64	@ 0x40
 8001bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001bde:	f107 031c 	add.w	r3, r7, #28
 8001be2:	4619      	mov	r1, r3
 8001be4:	481a      	ldr	r0, [pc, #104]	@ (8001c50 <MX_GPIO_Init+0x190>)
 8001be6:	f002 fe87 	bl	80048f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001bea:	2380      	movs	r3, #128	@ 0x80
 8001bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001bf6:	f107 031c 	add.w	r3, r7, #28
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4814      	ldr	r0, [pc, #80]	@ (8001c50 <MX_GPIO_Init+0x190>)
 8001bfe:	f002 fe7b 	bl	80048f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001c02:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001c06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c14:	230a      	movs	r3, #10
 8001c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c18:	f107 031c 	add.w	r3, r7, #28
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	480e      	ldr	r0, [pc, #56]	@ (8001c58 <MX_GPIO_Init+0x198>)
 8001c20:	f002 fe6a 	bl	80048f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001c24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001c32:	f107 031c 	add.w	r3, r7, #28
 8001c36:	4619      	mov	r1, r3
 8001c38:	4807      	ldr	r0, [pc, #28]	@ (8001c58 <MX_GPIO_Init+0x198>)
 8001c3a:	f002 fe5d 	bl	80048f8 <HAL_GPIO_Init>

}
 8001c3e:	bf00      	nop
 8001c40:	3730      	adds	r7, #48	@ 0x30
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40020c00 	.word	0x40020c00
 8001c50:	40021800 	.word	0x40021800
 8001c54:	40020800 	.word	0x40020800
 8001c58:	40020000 	.word	0x40020000

08001c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c60:	f000 fe8b 	bl	800297a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c64:	f000 f826 	bl	8001cb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c68:	f7ff ff2a 	bl	8001ac0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c6c:	f7ff fdf6 	bl	800185c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001c70:	f000 fc56 	bl	8002520 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001c74:	f000 fa82 	bl	800217c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001c78:	f000 fb10 	bl	800229c <MX_TIM2_Init>
  MX_TIM7_Init();
 8001c7c:	f000 fb62 	bl	8002344 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  control_init();
 8001c80:	f7fe ff8a 	bl	8000b98 <control_init>
  uart_rx_dma_init(&huart3);
 8001c84:	4808      	ldr	r0, [pc, #32]	@ (8001ca8 <main+0x4c>)
 8001c86:	f7ff fd65 	bl	8001754 <uart_rx_dma_init>
  MotorControl_Init();
 8001c8a:	f7ff f8a3 	bl	8000dd4 <MotorControl_Init>
  HAL_TIM_Base_Start_IT(&htim7); //PID 
 8001c8e:	4807      	ldr	r0, [pc, #28]	@ (8001cac <main+0x50>)
 8001c90:	f004 fa3c 	bl	800610c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim2);    //encoder
 8001c94:	4806      	ldr	r0, [pc, #24]	@ (8001cb0 <main+0x54>)
 8001c96:	f004 f9c9 	bl	800602c <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001c9a:	f7ff fe1f 	bl	80018dc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001c9e:	f007 fe0d 	bl	80098bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ca2:	bf00      	nop
 8001ca4:	e7fd      	b.n	8001ca2 <main+0x46>
 8001ca6:	bf00      	nop
 8001ca8:	200037b0 	.word	0x200037b0
 8001cac:	20003764 	.word	0x20003764
 8001cb0:	20003718 	.word	0x20003718

08001cb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b094      	sub	sp, #80	@ 0x50
 8001cb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	2234      	movs	r2, #52	@ 0x34
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f01c fbd2 	bl	801e46c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cc8:	f107 0308 	add.w	r3, r7, #8
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d88 <SystemClock_Config+0xd4>)
 8001cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cdc:	4a2a      	ldr	r2, [pc, #168]	@ (8001d88 <SystemClock_Config+0xd4>)
 8001cde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ce2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce4:	4b28      	ldr	r3, [pc, #160]	@ (8001d88 <SystemClock_Config+0xd4>)
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cf0:	4b26      	ldr	r3, [pc, #152]	@ (8001d8c <SystemClock_Config+0xd8>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a25      	ldr	r2, [pc, #148]	@ (8001d8c <SystemClock_Config+0xd8>)
 8001cf6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cfa:	6013      	str	r3, [r2, #0]
 8001cfc:	4b23      	ldr	r3, [pc, #140]	@ (8001d8c <SystemClock_Config+0xd8>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d04:	603b      	str	r3, [r7, #0]
 8001d06:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d10:	2310      	movs	r3, #16
 8001d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d14:	2302      	movs	r3, #2
 8001d16:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001d1c:	2308      	movs	r3, #8
 8001d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001d20:	23d8      	movs	r3, #216	@ 0xd8
 8001d22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d24:	2302      	movs	r3, #2
 8001d26:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d30:	f107 031c 	add.w	r3, r7, #28
 8001d34:	4618      	mov	r0, r3
 8001d36:	f002 fff5 	bl	8004d24 <HAL_RCC_OscConfig>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001d40:	f000 f840 	bl	8001dc4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001d44:	f002 ff9e 	bl	8004c84 <HAL_PWREx_EnableOverDrive>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001d4e:	f000 f839 	bl	8001dc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d52:	230f      	movs	r3, #15
 8001d54:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d56:	2302      	movs	r3, #2
 8001d58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d5e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d68:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001d6a:	f107 0308 	add.w	r3, r7, #8
 8001d6e:	2107      	movs	r1, #7
 8001d70:	4618      	mov	r0, r3
 8001d72:	f003 fa85 	bl	8005280 <HAL_RCC_ClockConfig>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001d7c:	f000 f822 	bl	8001dc4 <Error_Handler>
  }
}
 8001d80:	bf00      	nop
 8001d82:	3750      	adds	r7, #80	@ 0x50
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40007000 	.word	0x40007000

08001d90 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a07      	ldr	r2, [pc, #28]	@ (8001dbc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d101      	bne.n	8001da6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001da2:	f000 fdf7 	bl	8002994 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  if (htim->Instance == TIM7)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a05      	ldr	r2, [pc, #20]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d101      	bne.n	8001db4 <HAL_TIM_PeriodElapsedCallback+0x24>
    {
	  MotorControl_Step();
 8001db0:	f7ff f84c 	bl	8000e4c <MotorControl_Step>
    }

  /* USER CODE END Callback 1 */
}
 8001db4:	bf00      	nop
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40001000 	.word	0x40001000
 8001dc0:	40001400 	.word	0x40001400

08001dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc8:	b672      	cpsid	i
}
 8001dca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <Error_Handler+0x8>

08001dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd6:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <HAL_MspInit+0x4c>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	4a10      	ldr	r2, [pc, #64]	@ (8001e1c <HAL_MspInit+0x4c>)
 8001ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001de2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e1c <HAL_MspInit+0x4c>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dea:	607b      	str	r3, [r7, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dee:	4b0b      	ldr	r3, [pc, #44]	@ (8001e1c <HAL_MspInit+0x4c>)
 8001df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df2:	4a0a      	ldr	r2, [pc, #40]	@ (8001e1c <HAL_MspInit+0x4c>)
 8001df4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001df8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dfa:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <HAL_MspInit+0x4c>)
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e06:	2200      	movs	r2, #0
 8001e08:	210f      	movs	r1, #15
 8001e0a:	f06f 0001 	mvn.w	r0, #1
 8001e0e:	f000 fec9 	bl	8002ba4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800

08001e20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08e      	sub	sp, #56	@ 0x38
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e30:	4b33      	ldr	r3, [pc, #204]	@ (8001f00 <HAL_InitTick+0xe0>)
 8001e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e34:	4a32      	ldr	r2, [pc, #200]	@ (8001f00 <HAL_InitTick+0xe0>)
 8001e36:	f043 0310 	orr.w	r3, r3, #16
 8001e3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e3c:	4b30      	ldr	r3, [pc, #192]	@ (8001f00 <HAL_InitTick+0xe0>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e48:	f107 0210 	add.w	r2, r7, #16
 8001e4c:	f107 0314 	add.w	r3, r7, #20
 8001e50:	4611      	mov	r1, r2
 8001e52:	4618      	mov	r0, r3
 8001e54:	f003 fc38 	bl	80056c8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e58:	6a3b      	ldr	r3, [r7, #32]
 8001e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d103      	bne.n	8001e6a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e62:	f003 fc09 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 8001e66:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e68:	e004      	b.n	8001e74 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e6a:	f003 fc05 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e76:	4a23      	ldr	r2, [pc, #140]	@ (8001f04 <HAL_InitTick+0xe4>)
 8001e78:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7c:	0c9b      	lsrs	r3, r3, #18
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e82:	4b21      	ldr	r3, [pc, #132]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e84:	4a21      	ldr	r2, [pc, #132]	@ (8001f0c <HAL_InitTick+0xec>)
 8001e86:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e88:	4b1f      	ldr	r3, [pc, #124]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e8a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e8e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e90:	4a1d      	ldr	r2, [pc, #116]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e94:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e96:	4b1c      	ldr	r3, [pc, #112]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea2:	4b19      	ldr	r3, [pc, #100]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001ea8:	4817      	ldr	r0, [pc, #92]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001eaa:	f004 f867 	bl	8005f7c <HAL_TIM_Base_Init>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001eb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d11b      	bne.n	8001ef4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001ebc:	4812      	ldr	r0, [pc, #72]	@ (8001f08 <HAL_InitTick+0xe8>)
 8001ebe:	f004 f925 	bl	800610c <HAL_TIM_Base_Start_IT>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ec8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d111      	bne.n	8001ef4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ed0:	2036      	movs	r0, #54	@ 0x36
 8001ed2:	f000 fe83 	bl	8002bdc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2b0f      	cmp	r3, #15
 8001eda:	d808      	bhi.n	8001eee <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001edc:	2200      	movs	r2, #0
 8001ede:	6879      	ldr	r1, [r7, #4]
 8001ee0:	2036      	movs	r0, #54	@ 0x36
 8001ee2:	f000 fe5f 	bl	8002ba4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <HAL_InitTick+0xf0>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6013      	str	r3, [r2, #0]
 8001eec:	e002      	b.n	8001ef4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ef4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3738      	adds	r7, #56	@ 0x38
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40023800 	.word	0x40023800
 8001f04:	431bde83 	.word	0x431bde83
 8001f08:	2000367c 	.word	0x2000367c
 8001f0c:	40001000 	.word	0x40001000
 8001f10:	20000014 	.word	0x20000014

08001f14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <NMI_Handler+0x4>

08001f1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <HardFault_Handler+0x4>

08001f24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <MemManage_Handler+0x4>

08001f2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f30:	bf00      	nop
 8001f32:	e7fd      	b.n	8001f30 <BusFault_Handler+0x4>

08001f34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <UsageFault_Handler+0x4>

08001f3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
	...

08001f4c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001f50:	4802      	ldr	r0, [pc, #8]	@ (8001f5c <DMA1_Stream1_IRQHandler+0x10>)
 8001f52:	f000 fff1 	bl	8002f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20003838 	.word	0x20003838

08001f60 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001f64:	4802      	ldr	r0, [pc, #8]	@ (8001f70 <DMA1_Stream3_IRQHandler+0x10>)
 8001f66:	f000 ffe7 	bl	8002f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20003898 	.word	0x20003898

08001f74 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f78:	4802      	ldr	r0, [pc, #8]	@ (8001f84 <USART3_IRQHandler+0x10>)
 8001f7a:	f005 fb8b 	bl	8007694 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	200037b0 	.word	0x200037b0

08001f88 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f8c:	4802      	ldr	r0, [pc, #8]	@ (8001f98 <TIM6_DAC_IRQHandler+0x10>)
 8001f8e:	f004 fa87 	bl	80064a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	2000367c 	.word	0x2000367c

08001f9c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001fa0:	4802      	ldr	r0, [pc, #8]	@ (8001fac <TIM7_IRQHandler+0x10>)
 8001fa2:	f004 fa7d 	bl	80064a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20003764 	.word	0x20003764

08001fb0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001fb4:	4802      	ldr	r0, [pc, #8]	@ (8001fc0 <ETH_IRQHandler+0x10>)
 8001fb6:	f001 fdb7 	bl	8003b28 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	200082dc 	.word	0x200082dc

08001fc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  return 1;
 8001fc8:	2301      	movs	r3, #1
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <_kill>:

int _kill(int pid, int sig)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fde:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <_kill+0x20>)
 8001fe0:	2216      	movs	r2, #22
 8001fe2:	601a      	str	r2, [r3, #0]
  return -1;
 8001fe4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	2000f5e0 	.word	0x2000f5e0

08001ff8 <_exit>:

void _exit (int status)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002000:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff ffe5 	bl	8001fd4 <_kill>
  while (1) {}    /* Make sure we hang here */
 800200a:	bf00      	nop
 800200c:	e7fd      	b.n	800200a <_exit+0x12>

0800200e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b086      	sub	sp, #24
 8002012:	af00      	add	r7, sp, #0
 8002014:	60f8      	str	r0, [r7, #12]
 8002016:	60b9      	str	r1, [r7, #8]
 8002018:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
 800201e:	e00a      	b.n	8002036 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002020:	f3af 8000 	nop.w
 8002024:	4601      	mov	r1, r0
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	1c5a      	adds	r2, r3, #1
 800202a:	60ba      	str	r2, [r7, #8]
 800202c:	b2ca      	uxtb	r2, r1
 800202e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	3301      	adds	r3, #1
 8002034:	617b      	str	r3, [r7, #20]
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	429a      	cmp	r2, r3
 800203c:	dbf0      	blt.n	8002020 <_read+0x12>
  }

  return len;
 800203e:	687b      	ldr	r3, [r7, #4]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002054:	2300      	movs	r3, #0
 8002056:	617b      	str	r3, [r7, #20]
 8002058:	e009      	b.n	800206e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	1c5a      	adds	r2, r3, #1
 800205e:	60ba      	str	r2, [r7, #8]
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	3301      	adds	r3, #1
 800206c:	617b      	str	r3, [r7, #20]
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	429a      	cmp	r2, r3
 8002074:	dbf1      	blt.n	800205a <_write+0x12>
  }
  return len;
 8002076:	687b      	ldr	r3, [r7, #4]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <_close>:

int _close(int file)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002088:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020a8:	605a      	str	r2, [r3, #4]
  return 0;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <_isatty>:

int _isatty(int file)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020c0:	2301      	movs	r3, #1
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr

080020ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b085      	sub	sp, #20
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	60f8      	str	r0, [r7, #12]
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020da:	2300      	movs	r3, #0
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b087      	sub	sp, #28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f0:	4a14      	ldr	r2, [pc, #80]	@ (8002144 <_sbrk+0x5c>)
 80020f2:	4b15      	ldr	r3, [pc, #84]	@ (8002148 <_sbrk+0x60>)
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020fc:	4b13      	ldr	r3, [pc, #76]	@ (800214c <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d102      	bne.n	800210a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <_sbrk+0x64>)
 8002106:	4a12      	ldr	r2, [pc, #72]	@ (8002150 <_sbrk+0x68>)
 8002108:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800210a:	4b10      	ldr	r3, [pc, #64]	@ (800214c <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	429a      	cmp	r2, r3
 8002116:	d205      	bcs.n	8002124 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002118:	4b0e      	ldr	r3, [pc, #56]	@ (8002154 <_sbrk+0x6c>)
 800211a:	220c      	movs	r2, #12
 800211c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800211e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002122:	e009      	b.n	8002138 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002124:	4b09      	ldr	r3, [pc, #36]	@ (800214c <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800212a:	4b08      	ldr	r3, [pc, #32]	@ (800214c <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	4a06      	ldr	r2, [pc, #24]	@ (800214c <_sbrk+0x64>)
 8002134:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002136:	68fb      	ldr	r3, [r7, #12]
}
 8002138:	4618      	mov	r0, r3
 800213a:	371c      	adds	r7, #28
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	20080000 	.word	0x20080000
 8002148:	00000400 	.word	0x00000400
 800214c:	200036c8 	.word	0x200036c8
 8002150:	2000f5f0 	.word	0x2000f5f0
 8002154:	2000f5e0 	.word	0x2000f5e0

08002158 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800215c:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <SystemInit+0x20>)
 800215e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002162:	4a05      	ldr	r2, [pc, #20]	@ (8002178 <SystemInit+0x20>)
 8002164:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002168:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b096      	sub	sp, #88	@ 0x58
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002182:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800218e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	60da      	str	r2, [r3, #12]
 800219c:	611a      	str	r2, [r3, #16]
 800219e:	615a      	str	r2, [r3, #20]
 80021a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021a2:	1d3b      	adds	r3, r7, #4
 80021a4:	222c      	movs	r2, #44	@ 0x2c
 80021a6:	2100      	movs	r1, #0
 80021a8:	4618      	mov	r0, r3
 80021aa:	f01c f95f 	bl	801e46c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021ae:	4b39      	ldr	r3, [pc, #228]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021b0:	4a39      	ldr	r2, [pc, #228]	@ (8002298 <MX_TIM1_Init+0x11c>)
 80021b2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9;
 80021b4:	4b37      	ldr	r3, [pc, #220]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021b6:	2209      	movs	r2, #9
 80021b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ba:	4b36      	ldr	r3, [pc, #216]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 52333;
 80021c0:	4b34      	ldr	r3, [pc, #208]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021c2:	f64c 426d 	movw	r2, #52333	@ 0xcc6d
 80021c6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c8:	4b32      	ldr	r3, [pc, #200]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021ce:	4b31      	ldr	r3, [pc, #196]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80021da:	482e      	ldr	r0, [pc, #184]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021dc:	f004 f80e 	bl	80061fc <HAL_TIM_PWM_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80021e6:	f7ff fded 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ea:	2300      	movs	r3, #0
 80021ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80021ee:	2300      	movs	r3, #0
 80021f0:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f2:	2300      	movs	r3, #0
 80021f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021f6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80021fa:	4619      	mov	r1, r3
 80021fc:	4825      	ldr	r0, [pc, #148]	@ (8002294 <MX_TIM1_Init+0x118>)
 80021fe:	f005 f811 	bl	8007224 <HAL_TIMEx_MasterConfigSynchronization>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002208:	f7ff fddc 	bl	8001dc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800220c:	2360      	movs	r3, #96	@ 0x60
 800220e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002210:	2300      	movs	r3, #0
 8002212:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002214:	2300      	movs	r3, #0
 8002216:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002218:	2300      	movs	r3, #0
 800221a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800221c:	2300      	movs	r3, #0
 800221e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002220:	2300      	movs	r3, #0
 8002222:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002224:	2300      	movs	r3, #0
 8002226:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002228:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800222c:	2204      	movs	r2, #4
 800222e:	4619      	mov	r1, r3
 8002230:	4818      	ldr	r0, [pc, #96]	@ (8002294 <MX_TIM1_Init+0x118>)
 8002232:	f004 fa3d 	bl	80066b0 <HAL_TIM_PWM_ConfigChannel>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800223c:	f7ff fdc2 	bl	8001dc4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002240:	2300      	movs	r3, #0
 8002242:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002244:	2300      	movs	r3, #0
 8002246:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002248:	2300      	movs	r3, #0
 800224a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800224c:	2300      	movs	r3, #0
 800224e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002254:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002258:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800225a:	2300      	movs	r3, #0
 800225c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800225e:	2300      	movs	r3, #0
 8002260:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002262:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002266:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002268:	2300      	movs	r3, #0
 800226a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800226c:	2300      	movs	r3, #0
 800226e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002270:	1d3b      	adds	r3, r7, #4
 8002272:	4619      	mov	r1, r3
 8002274:	4807      	ldr	r0, [pc, #28]	@ (8002294 <MX_TIM1_Init+0x118>)
 8002276:	f005 f863 	bl	8007340 <HAL_TIMEx_ConfigBreakDeadTime>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002280:	f7ff fda0 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002284:	4803      	ldr	r0, [pc, #12]	@ (8002294 <MX_TIM1_Init+0x118>)
 8002286:	f000 f913 	bl	80024b0 <HAL_TIM_MspPostInit>

}
 800228a:	bf00      	nop
 800228c:	3758      	adds	r7, #88	@ 0x58
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	200036cc 	.word	0x200036cc
 8002298:	40010000 	.word	0x40010000

0800229c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b088      	sub	sp, #32
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80022a2:	f107 030c 	add.w	r3, r7, #12
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	605a      	str	r2, [r3, #4]
 80022ac:	609a      	str	r2, [r3, #8]
 80022ae:	60da      	str	r2, [r3, #12]
 80022b0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022b2:	463b      	mov	r3, r7
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022bc:	4b20      	ldr	r3, [pc, #128]	@ (8002340 <MX_TIM2_Init+0xa4>)
 80022be:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80022c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002340 <MX_TIM2_Init+0xa4>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002340 <MX_TIM2_Init+0xa4>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80022d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002340 <MX_TIM2_Init+0xa4>)
 80022d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d8:	4b19      	ldr	r3, [pc, #100]	@ (8002340 <MX_TIM2_Init+0xa4>)
 80022da:	2200      	movs	r2, #0
 80022dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022de:	4b18      	ldr	r3, [pc, #96]	@ (8002340 <MX_TIM2_Init+0xa4>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022e4:	4816      	ldr	r0, [pc, #88]	@ (8002340 <MX_TIM2_Init+0xa4>)
 80022e6:	f003 fe49 	bl	8005f7c <HAL_TIM_Base_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80022f0:	f7ff fd68 	bl	8001dc4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80022f4:	2307      	movs	r3, #7
 80022f6:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80022f8:	2350      	movs	r3, #80	@ 0x50
 80022fa:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8002300:	2300      	movs	r3, #0
 8002302:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002304:	f107 030c 	add.w	r3, r7, #12
 8002308:	4619      	mov	r1, r3
 800230a:	480d      	ldr	r0, [pc, #52]	@ (8002340 <MX_TIM2_Init+0xa4>)
 800230c:	f004 fae4 	bl	80068d8 <HAL_TIM_SlaveConfigSynchro>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002316:	f7ff fd55 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800231a:	2300      	movs	r3, #0
 800231c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002322:	463b      	mov	r3, r7
 8002324:	4619      	mov	r1, r3
 8002326:	4806      	ldr	r0, [pc, #24]	@ (8002340 <MX_TIM2_Init+0xa4>)
 8002328:	f004 ff7c 	bl	8007224 <HAL_TIMEx_MasterConfigSynchronization>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002332:	f7ff fd47 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002336:	bf00      	nop
 8002338:	3720      	adds	r7, #32
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20003718 	.word	0x20003718

08002344 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800234a:	1d3b      	adds	r3, r7, #4
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002354:	4b15      	ldr	r3, [pc, #84]	@ (80023ac <MX_TIM7_Init+0x68>)
 8002356:	4a16      	ldr	r2, [pc, #88]	@ (80023b0 <MX_TIM7_Init+0x6c>)
 8002358:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 639;
 800235a:	4b14      	ldr	r3, [pc, #80]	@ (80023ac <MX_TIM7_Init+0x68>)
 800235c:	f240 227f 	movw	r2, #639	@ 0x27f
 8002360:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002362:	4b12      	ldr	r3, [pc, #72]	@ (80023ac <MX_TIM7_Init+0x68>)
 8002364:	2200      	movs	r2, #0
 8002366:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 6749;
 8002368:	4b10      	ldr	r3, [pc, #64]	@ (80023ac <MX_TIM7_Init+0x68>)
 800236a:	f641 225d 	movw	r2, #6749	@ 0x1a5d
 800236e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002370:	4b0e      	ldr	r3, [pc, #56]	@ (80023ac <MX_TIM7_Init+0x68>)
 8002372:	2200      	movs	r2, #0
 8002374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002376:	480d      	ldr	r0, [pc, #52]	@ (80023ac <MX_TIM7_Init+0x68>)
 8002378:	f003 fe00 	bl	8005f7c <HAL_TIM_Base_Init>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002382:	f7ff fd1f 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002386:	2300      	movs	r3, #0
 8002388:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238a:	2300      	movs	r3, #0
 800238c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800238e:	1d3b      	adds	r3, r7, #4
 8002390:	4619      	mov	r1, r3
 8002392:	4806      	ldr	r0, [pc, #24]	@ (80023ac <MX_TIM7_Init+0x68>)
 8002394:	f004 ff46 	bl	8007224 <HAL_TIMEx_MasterConfigSynchronization>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800239e:	f7ff fd11 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80023a2:	bf00      	nop
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20003764 	.word	0x20003764
 80023b0:	40001400 	.word	0x40001400

080023b4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a0a      	ldr	r2, [pc, #40]	@ (80023ec <HAL_TIM_PWM_MspInit+0x38>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d10b      	bne.n	80023de <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023c6:	4b0a      	ldr	r3, [pc, #40]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x3c>)
 80023c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ca:	4a09      	ldr	r2, [pc, #36]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x3c>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023d2:	4b07      	ldr	r3, [pc, #28]	@ (80023f0 <HAL_TIM_PWM_MspInit+0x3c>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40010000 	.word	0x40010000
 80023f0:	40023800 	.word	0x40023800

080023f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	@ 0x28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002414:	d128      	bne.n	8002468 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002416:	4b23      	ldr	r3, [pc, #140]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 8002418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241a:	4a22      	ldr	r2, [pc, #136]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	6413      	str	r3, [r2, #64]	@ 0x40
 8002422:	4b20      	ldr	r3, [pc, #128]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 8002424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242e:	4b1d      	ldr	r3, [pc, #116]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002432:	4a1c      	ldr	r2, [pc, #112]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	6313      	str	r3, [r2, #48]	@ 0x30
 800243a:	4b1a      	ldr	r3, [pc, #104]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002446:	2301      	movs	r3, #1
 8002448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002452:	2300      	movs	r3, #0
 8002454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002456:	2301      	movs	r3, #1
 8002458:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245a:	f107 0314 	add.w	r3, r7, #20
 800245e:	4619      	mov	r1, r3
 8002460:	4811      	ldr	r0, [pc, #68]	@ (80024a8 <HAL_TIM_Base_MspInit+0xb4>)
 8002462:	f002 fa49 	bl	80048f8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002466:	e018      	b.n	800249a <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM7)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a0f      	ldr	r2, [pc, #60]	@ (80024ac <HAL_TIM_Base_MspInit+0xb8>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d113      	bne.n	800249a <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002472:	4b0c      	ldr	r3, [pc, #48]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	4a0b      	ldr	r2, [pc, #44]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 8002478:	f043 0320 	orr.w	r3, r3, #32
 800247c:	6413      	str	r3, [r2, #64]	@ 0x40
 800247e:	4b09      	ldr	r3, [pc, #36]	@ (80024a4 <HAL_TIM_Base_MspInit+0xb0>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	f003 0320 	and.w	r3, r3, #32
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800248a:	2200      	movs	r2, #0
 800248c:	2105      	movs	r1, #5
 800248e:	2037      	movs	r0, #55	@ 0x37
 8002490:	f000 fb88 	bl	8002ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002494:	2037      	movs	r0, #55	@ 0x37
 8002496:	f000 fba1 	bl	8002bdc <HAL_NVIC_EnableIRQ>
}
 800249a:	bf00      	nop
 800249c:	3728      	adds	r7, #40	@ 0x28
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40023800 	.word	0x40023800
 80024a8:	40020000 	.word	0x40020000
 80024ac:	40001400 	.word	0x40001400

080024b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 030c 	add.w	r3, r7, #12
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a11      	ldr	r2, [pc, #68]	@ (8002514 <HAL_TIM_MspPostInit+0x64>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d11c      	bne.n	800250c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024d2:	4b11      	ldr	r3, [pc, #68]	@ (8002518 <HAL_TIM_MspPostInit+0x68>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	4a10      	ldr	r2, [pc, #64]	@ (8002518 <HAL_TIM_MspPostInit+0x68>)
 80024d8:	f043 0310 	orr.w	r3, r3, #16
 80024dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024de:	4b0e      	ldr	r3, [pc, #56]	@ (8002518 <HAL_TIM_MspPostInit+0x68>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	f003 0310 	and.w	r3, r3, #16
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80024ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024f0:	2312      	movs	r3, #18
 80024f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024f4:	2302      	movs	r3, #2
 80024f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024fc:	2301      	movs	r3, #1
 80024fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002500:	f107 030c 	add.w	r3, r7, #12
 8002504:	4619      	mov	r1, r3
 8002506:	4805      	ldr	r0, [pc, #20]	@ (800251c <HAL_TIM_MspPostInit+0x6c>)
 8002508:	f002 f9f6 	bl	80048f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800250c:	bf00      	nop
 800250e:	3720      	adds	r7, #32
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40010000 	.word	0x40010000
 8002518:	40023800 	.word	0x40023800
 800251c:	40021000 	.word	0x40021000

08002520 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002524:	4b14      	ldr	r3, [pc, #80]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 8002526:	4a15      	ldr	r2, [pc, #84]	@ (800257c <MX_USART3_UART_Init+0x5c>)
 8002528:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800252a:	4b13      	ldr	r3, [pc, #76]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 800252c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002530:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002532:	4b11      	ldr	r3, [pc, #68]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 8002534:	2200      	movs	r2, #0
 8002536:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002538:	4b0f      	ldr	r3, [pc, #60]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 800253a:	2200      	movs	r2, #0
 800253c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800253e:	4b0e      	ldr	r3, [pc, #56]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 8002540:	2200      	movs	r2, #0
 8002542:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002544:	4b0c      	ldr	r3, [pc, #48]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 8002546:	220c      	movs	r2, #12
 8002548:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800254a:	4b0b      	ldr	r3, [pc, #44]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002550:	4b09      	ldr	r3, [pc, #36]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 8002552:	2200      	movs	r2, #0
 8002554:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002556:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 8002558:	2200      	movs	r2, #0
 800255a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800255c:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 800255e:	2200      	movs	r2, #0
 8002560:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002562:	4805      	ldr	r0, [pc, #20]	@ (8002578 <MX_USART3_UART_Init+0x58>)
 8002564:	f004 ff88 	bl	8007478 <HAL_UART_Init>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800256e:	f7ff fc29 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	200037b0 	.word	0x200037b0
 800257c:	40004800 	.word	0x40004800

08002580 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b0ae      	sub	sp, #184	@ 0xb8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002588:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	605a      	str	r2, [r3, #4]
 8002592:	609a      	str	r2, [r3, #8]
 8002594:	60da      	str	r2, [r3, #12]
 8002596:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002598:	f107 0314 	add.w	r3, r7, #20
 800259c:	2290      	movs	r2, #144	@ 0x90
 800259e:	2100      	movs	r1, #0
 80025a0:	4618      	mov	r0, r3
 80025a2:	f01b ff63 	bl	801e46c <memset>
  if(uartHandle->Instance==USART3)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a55      	ldr	r2, [pc, #340]	@ (8002700 <HAL_UART_MspInit+0x180>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	f040 80a3 	bne.w	80026f8 <HAL_UART_MspInit+0x178>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80025b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025b6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80025b8:	2300      	movs	r3, #0
 80025ba:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	4618      	mov	r0, r3
 80025c2:	f003 f8b3 	bl	800572c <HAL_RCCEx_PeriphCLKConfig>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80025cc:	f7ff fbfa 	bl	8001dc4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80025d0:	4b4c      	ldr	r3, [pc, #304]	@ (8002704 <HAL_UART_MspInit+0x184>)
 80025d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d4:	4a4b      	ldr	r2, [pc, #300]	@ (8002704 <HAL_UART_MspInit+0x184>)
 80025d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025da:	6413      	str	r3, [r2, #64]	@ 0x40
 80025dc:	4b49      	ldr	r3, [pc, #292]	@ (8002704 <HAL_UART_MspInit+0x184>)
 80025de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025e8:	4b46      	ldr	r3, [pc, #280]	@ (8002704 <HAL_UART_MspInit+0x184>)
 80025ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ec:	4a45      	ldr	r2, [pc, #276]	@ (8002704 <HAL_UART_MspInit+0x184>)
 80025ee:	f043 0308 	orr.w	r3, r3, #8
 80025f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025f4:	4b43      	ldr	r3, [pc, #268]	@ (8002704 <HAL_UART_MspInit+0x184>)
 80025f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f8:	f003 0308 	and.w	r3, r3, #8
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002600:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002604:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002608:	2302      	movs	r3, #2
 800260a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260e:	2300      	movs	r3, #0
 8002610:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002614:	2303      	movs	r3, #3
 8002616:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800261a:	2307      	movs	r3, #7
 800261c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002620:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002624:	4619      	mov	r1, r3
 8002626:	4838      	ldr	r0, [pc, #224]	@ (8002708 <HAL_UART_MspInit+0x188>)
 8002628:	f002 f966 	bl	80048f8 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800262c:	4b37      	ldr	r3, [pc, #220]	@ (800270c <HAL_UART_MspInit+0x18c>)
 800262e:	4a38      	ldr	r2, [pc, #224]	@ (8002710 <HAL_UART_MspInit+0x190>)
 8002630:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002632:	4b36      	ldr	r3, [pc, #216]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002634:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002638:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800263a:	4b34      	ldr	r3, [pc, #208]	@ (800270c <HAL_UART_MspInit+0x18c>)
 800263c:	2200      	movs	r2, #0
 800263e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002640:	4b32      	ldr	r3, [pc, #200]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002642:	2200      	movs	r2, #0
 8002644:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002646:	4b31      	ldr	r3, [pc, #196]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002648:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800264c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800264e:	4b2f      	ldr	r3, [pc, #188]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002650:	2200      	movs	r2, #0
 8002652:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002654:	4b2d      	ldr	r3, [pc, #180]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002656:	2200      	movs	r2, #0
 8002658:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800265a:	4b2c      	ldr	r3, [pc, #176]	@ (800270c <HAL_UART_MspInit+0x18c>)
 800265c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002660:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002662:	4b2a      	ldr	r3, [pc, #168]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002664:	2200      	movs	r2, #0
 8002666:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002668:	4b28      	ldr	r3, [pc, #160]	@ (800270c <HAL_UART_MspInit+0x18c>)
 800266a:	2200      	movs	r2, #0
 800266c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800266e:	4827      	ldr	r0, [pc, #156]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002670:	f000 fac2 	bl	8002bf8 <HAL_DMA_Init>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 800267a:	f7ff fba3 	bl	8001dc4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4a22      	ldr	r2, [pc, #136]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002682:	675a      	str	r2, [r3, #116]	@ 0x74
 8002684:	4a21      	ldr	r2, [pc, #132]	@ (800270c <HAL_UART_MspInit+0x18c>)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 800268a:	4b22      	ldr	r3, [pc, #136]	@ (8002714 <HAL_UART_MspInit+0x194>)
 800268c:	4a22      	ldr	r2, [pc, #136]	@ (8002718 <HAL_UART_MspInit+0x198>)
 800268e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002690:	4b20      	ldr	r3, [pc, #128]	@ (8002714 <HAL_UART_MspInit+0x194>)
 8002692:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002696:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002698:	4b1e      	ldr	r3, [pc, #120]	@ (8002714 <HAL_UART_MspInit+0x194>)
 800269a:	2240      	movs	r2, #64	@ 0x40
 800269c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800269e:	4b1d      	ldr	r3, [pc, #116]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026aa:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ac:	4b19      	ldr	r3, [pc, #100]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026b2:	4b18      	ldr	r3, [pc, #96]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80026b8:	4b16      	ldr	r3, [pc, #88]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80026be:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026c0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026c4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026c6:	4b13      	ldr	r3, [pc, #76]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80026cc:	4811      	ldr	r0, [pc, #68]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026ce:	f000 fa93 	bl	8002bf8 <HAL_DMA_Init>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_UART_MspInit+0x15c>
    {
      Error_Handler();
 80026d8:	f7ff fb74 	bl	8001dc4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4a0d      	ldr	r2, [pc, #52]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026e0:	671a      	str	r2, [r3, #112]	@ 0x70
 80026e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002714 <HAL_UART_MspInit+0x194>)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80026e8:	2200      	movs	r2, #0
 80026ea:	2105      	movs	r1, #5
 80026ec:	2027      	movs	r0, #39	@ 0x27
 80026ee:	f000 fa59 	bl	8002ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80026f2:	2027      	movs	r0, #39	@ 0x27
 80026f4:	f000 fa72 	bl	8002bdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80026f8:	bf00      	nop
 80026fa:	37b8      	adds	r7, #184	@ 0xb8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40004800 	.word	0x40004800
 8002704:	40023800 	.word	0x40023800
 8002708:	40020c00 	.word	0x40020c00
 800270c:	20003838 	.word	0x20003838
 8002710:	40026028 	.word	0x40026028
 8002714:	20003898 	.word	0x20003898
 8002718:	40026058 	.word	0x40026058

0800271c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800271c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002754 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002720:	f7ff fd1a 	bl	8002158 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002724:	480c      	ldr	r0, [pc, #48]	@ (8002758 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002726:	490d      	ldr	r1, [pc, #52]	@ (800275c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002728:	4a0d      	ldr	r2, [pc, #52]	@ (8002760 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800272a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800272c:	e002      	b.n	8002734 <LoopCopyDataInit>

0800272e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800272e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002730:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002732:	3304      	adds	r3, #4

08002734 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002734:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002736:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002738:	d3f9      	bcc.n	800272e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800273a:	4a0a      	ldr	r2, [pc, #40]	@ (8002764 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800273c:	4c0a      	ldr	r4, [pc, #40]	@ (8002768 <LoopFillZerobss+0x22>)
  movs r3, #0
 800273e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002740:	e001      	b.n	8002746 <LoopFillZerobss>

08002742 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002742:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002744:	3204      	adds	r2, #4

08002746 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002746:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002748:	d3fb      	bcc.n	8002742 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800274a:	f01b fec5 	bl	801e4d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800274e:	f7ff fa85 	bl	8001c5c <main>
  bx  lr    
 8002752:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002754:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800275c:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002760:	08025270 	.word	0x08025270
  ldr r2, =_sbss
 8002764:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 8002768:	2000f5ec 	.word	0x2000f5ec

0800276c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800276c:	e7fe      	b.n	800276c <ADC_IRQHandler>

0800276e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800276e:	b480      	push	{r7}
 8002770:	b083      	sub	sp, #12
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00b      	beq.n	8002796 <LAN8742_RegisterBusIO+0x28>
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d007      	beq.n	8002796 <LAN8742_RegisterBusIO+0x28>
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <LAN8742_RegisterBusIO+0x28>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d102      	bne.n	800279c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8002796:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800279a:	e014      	b.n	80027c6 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68da      	ldr	r2, [r3, #12]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	691a      	ldr	r2, [r3, #16]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr

080027d2 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b086      	sub	sp, #24
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d139      	bne.n	8002862 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d002      	beq.n	80027fc <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2220      	movs	r2, #32
 8002800:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	e01c      	b.n	8002842 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	f107 020c 	add.w	r2, r7, #12
 8002810:	2112      	movs	r1, #18
 8002812:	6978      	ldr	r0, [r7, #20]
 8002814:	4798      	blx	r3
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	da03      	bge.n	8002824 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 800281c:	f06f 0304 	mvn.w	r3, #4
 8002820:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8002822:	e00b      	b.n	800283c <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f003 031f 	and.w	r3, r3, #31
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	429a      	cmp	r2, r3
 800282e:	d105      	bne.n	800283c <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	697a      	ldr	r2, [r7, #20]
 8002834:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
         break;
 800283a:	e005      	b.n	8002848 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	3301      	adds	r3, #1
 8002840:	617b      	str	r3, [r7, #20]
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	2b1f      	cmp	r3, #31
 8002846:	d9df      	bls.n	8002808 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b1f      	cmp	r3, #31
 800284e:	d902      	bls.n	8002856 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002850:	f06f 0302 	mvn.w	r3, #2
 8002854:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d102      	bne.n	8002862 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002862:	693b      	ldr	r3, [r7, #16]
 }
 8002864:	4618      	mov	r0, r3
 8002866:	3718      	adds	r7, #24
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6810      	ldr	r0, [r2, #0]
 8002880:	f107 020c 	add.w	r2, r7, #12
 8002884:	2101      	movs	r1, #1
 8002886:	4798      	blx	r3
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	da02      	bge.n	8002894 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800288e:	f06f 0304 	mvn.w	r3, #4
 8002892:	e06e      	b.n	8002972 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6810      	ldr	r0, [r2, #0]
 800289c:	f107 020c 	add.w	r2, r7, #12
 80028a0:	2101      	movs	r1, #1
 80028a2:	4798      	blx	r3
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	da02      	bge.n	80028b0 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80028aa:	f06f 0304 	mvn.w	r3, #4
 80028ae:	e060      	b.n	8002972 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e059      	b.n	8002972 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	6810      	ldr	r0, [r2, #0]
 80028c6:	f107 020c 	add.w	r2, r7, #12
 80028ca:	2100      	movs	r1, #0
 80028cc:	4798      	blx	r3
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	da02      	bge.n	80028da <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80028d4:	f06f 0304 	mvn.w	r3, #4
 80028d8:	e04b      	b.n	8002972 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d11b      	bne.n	800291c <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d006      	beq.n	80028fc <LAN8742_GetLinkState+0x90>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80028f8:	2302      	movs	r3, #2
 80028fa:	e03a      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002906:	2303      	movs	r3, #3
 8002908:	e033      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002914:	2304      	movs	r3, #4
 8002916:	e02c      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002918:	2305      	movs	r3, #5
 800291a:	e02a      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6810      	ldr	r0, [r2, #0]
 8002924:	f107 020c 	add.w	r2, r7, #12
 8002928:	211f      	movs	r1, #31
 800292a:	4798      	blx	r3
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	da02      	bge.n	8002938 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002932:	f06f 0304 	mvn.w	r3, #4
 8002936:	e01c      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002942:	2306      	movs	r3, #6
 8002944:	e015      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f003 031c 	and.w	r3, r3, #28
 800294c:	2b18      	cmp	r3, #24
 800294e:	d101      	bne.n	8002954 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002950:	2302      	movs	r3, #2
 8002952:	e00e      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f003 031c 	and.w	r3, r3, #28
 800295a:	2b08      	cmp	r3, #8
 800295c:	d101      	bne.n	8002962 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800295e:	2303      	movs	r3, #3
 8002960:	e007      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f003 031c 	and.w	r3, r3, #28
 8002968:	2b14      	cmp	r3, #20
 800296a:	d101      	bne.n	8002970 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800296c:	2304      	movs	r3, #4
 800296e:	e000      	b.n	8002972 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002970:	2305      	movs	r3, #5
    }
  }
}
 8002972:	4618      	mov	r0, r3
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800297e:	2003      	movs	r0, #3
 8002980:	f000 f905 	bl	8002b8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002984:	200f      	movs	r0, #15
 8002986:	f7ff fa4b 	bl	8001e20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800298a:	f7ff fa21 	bl	8001dd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	bd80      	pop	{r7, pc}

08002994 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002998:	4b06      	ldr	r3, [pc, #24]	@ (80029b4 <HAL_IncTick+0x20>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	461a      	mov	r2, r3
 800299e:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <HAL_IncTick+0x24>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4413      	add	r3, r2
 80029a4:	4a04      	ldr	r2, [pc, #16]	@ (80029b8 <HAL_IncTick+0x24>)
 80029a6:	6013      	str	r3, [r2, #0]
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	20000018 	.word	0x20000018
 80029b8:	200038f8 	.word	0x200038f8

080029bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  return uwTick;
 80029c0:	4b03      	ldr	r3, [pc, #12]	@ (80029d0 <HAL_GetTick+0x14>)
 80029c2:	681b      	ldr	r3, [r3, #0]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	200038f8 	.word	0x200038f8

080029d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029dc:	f7ff ffee 	bl	80029bc <HAL_GetTick>
 80029e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029ec:	d005      	beq.n	80029fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002a18 <HAL_Delay+0x44>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	461a      	mov	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	4413      	add	r3, r2
 80029f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029fa:	bf00      	nop
 80029fc:	f7ff ffde 	bl	80029bc <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d8f7      	bhi.n	80029fc <HAL_Delay+0x28>
  {
  }
}
 8002a0c:	bf00      	nop
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20000018 	.word	0x20000018

08002a1c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002a20:	4b03      	ldr	r3, [pc, #12]	@ (8002a30 <HAL_GetREVID+0x14>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	0c1b      	lsrs	r3, r3, #16
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr
 8002a30:	e0042000 	.word	0xe0042000

08002a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a44:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <__NVIC_SetPriorityGrouping+0x40>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a4a:	68ba      	ldr	r2, [r7, #8]
 8002a4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a50:	4013      	ands	r3, r2
 8002a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a5c:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <__NVIC_SetPriorityGrouping+0x44>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a62:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <__NVIC_SetPriorityGrouping+0x40>)
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	60d3      	str	r3, [r2, #12]
}
 8002a68:	bf00      	nop
 8002a6a:	3714      	adds	r7, #20
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	e000ed00 	.word	0xe000ed00
 8002a78:	05fa0000 	.word	0x05fa0000

08002a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a80:	4b04      	ldr	r3, [pc, #16]	@ (8002a94 <__NVIC_GetPriorityGrouping+0x18>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	0a1b      	lsrs	r3, r3, #8
 8002a86:	f003 0307 	and.w	r3, r3, #7
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	db0b      	blt.n	8002ac2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	f003 021f 	and.w	r2, r3, #31
 8002ab0:	4907      	ldr	r1, [pc, #28]	@ (8002ad0 <__NVIC_EnableIRQ+0x38>)
 8002ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab6:	095b      	lsrs	r3, r3, #5
 8002ab8:	2001      	movs	r0, #1
 8002aba:	fa00 f202 	lsl.w	r2, r0, r2
 8002abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	e000e100 	.word	0xe000e100

08002ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	6039      	str	r1, [r7, #0]
 8002ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	db0a      	blt.n	8002afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	490c      	ldr	r1, [pc, #48]	@ (8002b20 <__NVIC_SetPriority+0x4c>)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	0112      	lsls	r2, r2, #4
 8002af4:	b2d2      	uxtb	r2, r2
 8002af6:	440b      	add	r3, r1
 8002af8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002afc:	e00a      	b.n	8002b14 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	b2da      	uxtb	r2, r3
 8002b02:	4908      	ldr	r1, [pc, #32]	@ (8002b24 <__NVIC_SetPriority+0x50>)
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	3b04      	subs	r3, #4
 8002b0c:	0112      	lsls	r2, r2, #4
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	440b      	add	r3, r1
 8002b12:	761a      	strb	r2, [r3, #24]
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr
 8002b20:	e000e100 	.word	0xe000e100
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b089      	sub	sp, #36	@ 0x24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f1c3 0307 	rsb	r3, r3, #7
 8002b42:	2b04      	cmp	r3, #4
 8002b44:	bf28      	it	cs
 8002b46:	2304      	movcs	r3, #4
 8002b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	2b06      	cmp	r3, #6
 8002b50:	d902      	bls.n	8002b58 <NVIC_EncodePriority+0x30>
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	3b03      	subs	r3, #3
 8002b56:	e000      	b.n	8002b5a <NVIC_EncodePriority+0x32>
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	43da      	mvns	r2, r3
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7a:	43d9      	mvns	r1, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b80:	4313      	orrs	r3, r2
         );
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3724      	adds	r7, #36	@ 0x24
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff ff4c 	bl	8002a34 <__NVIC_SetPriorityGrouping>
}
 8002b9c:	bf00      	nop
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
 8002bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bb6:	f7ff ff61 	bl	8002a7c <__NVIC_GetPriorityGrouping>
 8002bba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	68b9      	ldr	r1, [r7, #8]
 8002bc0:	6978      	ldr	r0, [r7, #20]
 8002bc2:	f7ff ffb1 	bl	8002b28 <NVIC_EncodePriority>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bcc:	4611      	mov	r1, r2
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ff80 	bl	8002ad4 <__NVIC_SetPriority>
}
 8002bd4:	bf00      	nop
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff ff54 	bl	8002a98 <__NVIC_EnableIRQ>
}
 8002bf0:	bf00      	nop
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c04:	f7ff feda 	bl	80029bc <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d101      	bne.n	8002c14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e099      	b.n	8002d48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2202      	movs	r2, #2
 8002c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f022 0201 	bic.w	r2, r2, #1
 8002c32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c34:	e00f      	b.n	8002c56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c36:	f7ff fec1 	bl	80029bc <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	2b05      	cmp	r3, #5
 8002c42:	d908      	bls.n	8002c56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2220      	movs	r2, #32
 8002c48:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e078      	b.n	8002d48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1e8      	bne.n	8002c36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	4b38      	ldr	r3, [pc, #224]	@ (8002d50 <HAL_DMA_Init+0x158>)
 8002c70:	4013      	ands	r3, r2
 8002c72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ca2:	697a      	ldr	r2, [r7, #20]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cac:	2b04      	cmp	r3, #4
 8002cae:	d107      	bne.n	8002cc0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	f023 0307 	bic.w	r3, r3, #7
 8002cd6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	697a      	ldr	r2, [r7, #20]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d117      	bne.n	8002d1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00e      	beq.n	8002d1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 fb09 	bl	8003314 <DMA_CheckFifoParam>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d008      	beq.n	8002d1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2240      	movs	r2, #64	@ 0x40
 8002d0c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002d16:	2301      	movs	r3, #1
 8002d18:	e016      	b.n	8002d48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 fac0 	bl	80032a8 <DMA_CalcBaseAndBitshift>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d30:	223f      	movs	r2, #63	@ 0x3f
 8002d32:	409a      	lsls	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3718      	adds	r7, #24
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	e010803f 	.word	0xe010803f

08002d54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d62:	2300      	movs	r3, #0
 8002d64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_DMA_Start_IT+0x26>
 8002d76:	2302      	movs	r3, #2
 8002d78:	e048      	b.n	8002e0c <HAL_DMA_Start_IT+0xb8>
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d137      	bne.n	8002dfe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2202      	movs	r2, #2
 8002d92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 fa52 	bl	800324c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dac:	223f      	movs	r2, #63	@ 0x3f
 8002dae:	409a      	lsls	r2, r3
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f042 0216 	orr.w	r2, r2, #22
 8002dc2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	695a      	ldr	r2, [r3, #20]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002dd2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d007      	beq.n	8002dec <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f042 0208 	orr.w	r2, r2, #8
 8002dea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 0201 	orr.w	r2, r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	e005      	b.n	8002e0a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e06:	2302      	movs	r3, #2
 8002e08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e20:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e22:	f7ff fdcb 	bl	80029bc <HAL_GetTick>
 8002e26:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d008      	beq.n	8002e46 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2280      	movs	r2, #128	@ 0x80
 8002e38:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e052      	b.n	8002eec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0216 	bic.w	r2, r2, #22
 8002e54:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	695a      	ldr	r2, [r3, #20]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e64:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d103      	bne.n	8002e76 <HAL_DMA_Abort+0x62>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d007      	beq.n	8002e86 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0208 	bic.w	r2, r2, #8
 8002e84:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e96:	e013      	b.n	8002ec0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e98:	f7ff fd90 	bl	80029bc <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b05      	cmp	r3, #5
 8002ea4:	d90c      	bls.n	8002ec0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2203      	movs	r2, #3
 8002eb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e015      	b.n	8002eec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1e4      	bne.n	8002e98 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed2:	223f      	movs	r2, #63	@ 0x3f
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3710      	adds	r7, #16
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d004      	beq.n	8002f12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2280      	movs	r2, #128	@ 0x80
 8002f0c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e00c      	b.n	8002f2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2205      	movs	r2, #5
 8002f16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0201 	bic.w	r2, r2, #1
 8002f28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002f44:	4b8e      	ldr	r3, [pc, #568]	@ (8003180 <HAL_DMA_IRQHandler+0x248>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a8e      	ldr	r2, [pc, #568]	@ (8003184 <HAL_DMA_IRQHandler+0x24c>)
 8002f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4e:	0a9b      	lsrs	r3, r3, #10
 8002f50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f62:	2208      	movs	r2, #8
 8002f64:	409a      	lsls	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d01a      	beq.n	8002fa4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d013      	beq.n	8002fa4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0204 	bic.w	r2, r2, #4
 8002f8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f90:	2208      	movs	r2, #8
 8002f92:	409a      	lsls	r2, r3
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f9c:	f043 0201 	orr.w	r2, r3, #1
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa8:	2201      	movs	r2, #1
 8002faa:	409a      	lsls	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4013      	ands	r3, r2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d012      	beq.n	8002fda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00b      	beq.n	8002fda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	409a      	lsls	r2, r3
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fd2:	f043 0202 	orr.w	r2, r3, #2
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fde:	2204      	movs	r2, #4
 8002fe0:	409a      	lsls	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d012      	beq.n	8003010 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d00b      	beq.n	8003010 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ffc:	2204      	movs	r2, #4
 8002ffe:	409a      	lsls	r2, r3
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003008:	f043 0204 	orr.w	r2, r3, #4
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003014:	2210      	movs	r2, #16
 8003016:	409a      	lsls	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4013      	ands	r3, r2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d043      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b00      	cmp	r3, #0
 800302c:	d03c      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003032:	2210      	movs	r2, #16
 8003034:	409a      	lsls	r2, r3
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d018      	beq.n	800307a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d108      	bne.n	8003068 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305a:	2b00      	cmp	r3, #0
 800305c:	d024      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	4798      	blx	r3
 8003066:	e01f      	b.n	80030a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800306c:	2b00      	cmp	r3, #0
 800306e:	d01b      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	4798      	blx	r3
 8003078:	e016      	b.n	80030a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003084:	2b00      	cmp	r3, #0
 8003086:	d107      	bne.n	8003098 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0208 	bic.w	r2, r2, #8
 8003096:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309c:	2b00      	cmp	r3, #0
 800309e:	d003      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ac:	2220      	movs	r2, #32
 80030ae:	409a      	lsls	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 808f 	beq.w	80031d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0310 	and.w	r3, r3, #16
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f000 8087 	beq.w	80031d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ce:	2220      	movs	r2, #32
 80030d0:	409a      	lsls	r2, r3
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b05      	cmp	r3, #5
 80030e0:	d136      	bne.n	8003150 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f022 0216 	bic.w	r2, r2, #22
 80030f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	695a      	ldr	r2, [r3, #20]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003100:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003106:	2b00      	cmp	r3, #0
 8003108:	d103      	bne.n	8003112 <HAL_DMA_IRQHandler+0x1da>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800310e:	2b00      	cmp	r3, #0
 8003110:	d007      	beq.n	8003122 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0208 	bic.w	r2, r2, #8
 8003120:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003126:	223f      	movs	r2, #63	@ 0x3f
 8003128:	409a      	lsls	r2, r3
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003142:	2b00      	cmp	r3, #0
 8003144:	d07e      	beq.n	8003244 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	4798      	blx	r3
        }
        return;
 800314e:	e079      	b.n	8003244 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d01d      	beq.n	800319a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d10d      	bne.n	8003188 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003170:	2b00      	cmp	r3, #0
 8003172:	d031      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	4798      	blx	r3
 800317c:	e02c      	b.n	80031d8 <HAL_DMA_IRQHandler+0x2a0>
 800317e:	bf00      	nop
 8003180:	20000010 	.word	0x20000010
 8003184:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800318c:	2b00      	cmp	r3, #0
 800318e:	d023      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	4798      	blx	r3
 8003198:	e01e      	b.n	80031d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d10f      	bne.n	80031c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f022 0210 	bic.w	r2, r2, #16
 80031b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d003      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d032      	beq.n	8003246 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d022      	beq.n	8003232 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2205      	movs	r2, #5
 80031f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 0201 	bic.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	3301      	adds	r3, #1
 8003208:	60bb      	str	r3, [r7, #8]
 800320a:	697a      	ldr	r2, [r7, #20]
 800320c:	429a      	cmp	r2, r3
 800320e:	d307      	bcc.n	8003220 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f2      	bne.n	8003204 <HAL_DMA_IRQHandler+0x2cc>
 800321e:	e000      	b.n	8003222 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003220:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2201      	movs	r2, #1
 8003226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003236:	2b00      	cmp	r3, #0
 8003238:	d005      	beq.n	8003246 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	4798      	blx	r3
 8003242:	e000      	b.n	8003246 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003244:	bf00      	nop
    }
  }
}
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
 8003258:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003268:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	683a      	ldr	r2, [r7, #0]
 8003270:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2b40      	cmp	r3, #64	@ 0x40
 8003278:	d108      	bne.n	800328c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800328a:	e007      	b.n	800329c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	60da      	str	r2, [r3, #12]
}
 800329c:	bf00      	nop
 800329e:	3714      	adds	r7, #20
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	3b10      	subs	r3, #16
 80032b8:	4a13      	ldr	r2, [pc, #76]	@ (8003308 <DMA_CalcBaseAndBitshift+0x60>)
 80032ba:	fba2 2303 	umull	r2, r3, r2, r3
 80032be:	091b      	lsrs	r3, r3, #4
 80032c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032c2:	4a12      	ldr	r2, [pc, #72]	@ (800330c <DMA_CalcBaseAndBitshift+0x64>)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	4413      	add	r3, r2
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	461a      	mov	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2b03      	cmp	r3, #3
 80032d4:	d908      	bls.n	80032e8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003310 <DMA_CalcBaseAndBitshift+0x68>)
 80032de:	4013      	ands	r3, r2
 80032e0:	1d1a      	adds	r2, r3, #4
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	659a      	str	r2, [r3, #88]	@ 0x58
 80032e6:	e006      	b.n	80032f6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	461a      	mov	r2, r3
 80032ee:	4b08      	ldr	r3, [pc, #32]	@ (8003310 <DMA_CalcBaseAndBitshift+0x68>)
 80032f0:	4013      	ands	r3, r2
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3714      	adds	r7, #20
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	aaaaaaab 	.word	0xaaaaaaab
 800330c:	08024c44 	.word	0x08024c44
 8003310:	fffffc00 	.word	0xfffffc00

08003314 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800331c:	2300      	movs	r3, #0
 800331e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003324:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d11f      	bne.n	800336e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	2b03      	cmp	r3, #3
 8003332:	d856      	bhi.n	80033e2 <DMA_CheckFifoParam+0xce>
 8003334:	a201      	add	r2, pc, #4	@ (adr r2, 800333c <DMA_CheckFifoParam+0x28>)
 8003336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800333a:	bf00      	nop
 800333c:	0800334d 	.word	0x0800334d
 8003340:	0800335f 	.word	0x0800335f
 8003344:	0800334d 	.word	0x0800334d
 8003348:	080033e3 	.word	0x080033e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003350:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d046      	beq.n	80033e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800335c:	e043      	b.n	80033e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003362:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003366:	d140      	bne.n	80033ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800336c:	e03d      	b.n	80033ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003376:	d121      	bne.n	80033bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	2b03      	cmp	r3, #3
 800337c:	d837      	bhi.n	80033ee <DMA_CheckFifoParam+0xda>
 800337e:	a201      	add	r2, pc, #4	@ (adr r2, 8003384 <DMA_CheckFifoParam+0x70>)
 8003380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003384:	08003395 	.word	0x08003395
 8003388:	0800339b 	.word	0x0800339b
 800338c:	08003395 	.word	0x08003395
 8003390:	080033ad 	.word	0x080033ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	73fb      	strb	r3, [r7, #15]
      break;
 8003398:	e030      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d025      	beq.n	80033f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033aa:	e022      	b.n	80033f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033b4:	d11f      	bne.n	80033f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033ba:	e01c      	b.n	80033f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d903      	bls.n	80033ca <DMA_CheckFifoParam+0xb6>
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	2b03      	cmp	r3, #3
 80033c6:	d003      	beq.n	80033d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033c8:	e018      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	73fb      	strb	r3, [r7, #15]
      break;
 80033ce:	e015      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00e      	beq.n	80033fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
      break;
 80033e0:	e00b      	b.n	80033fa <DMA_CheckFifoParam+0xe6>
      break;
 80033e2:	bf00      	nop
 80033e4:	e00a      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
      break;
 80033e6:	bf00      	nop
 80033e8:	e008      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
      break;
 80033ea:	bf00      	nop
 80033ec:	e006      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
      break;
 80033ee:	bf00      	nop
 80033f0:	e004      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
      break;
 80033f2:	bf00      	nop
 80033f4:	e002      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
      break;   
 80033f6:	bf00      	nop
 80033f8:	e000      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
      break;
 80033fa:	bf00      	nop
    }
  } 
  
  return status; 
 80033fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop

0800340c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e086      	b.n	800352c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003424:	2b00      	cmp	r3, #0
 8003426:	d106      	bne.n	8003436 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2220      	movs	r2, #32
 800342c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f005 ffcb 	bl	80093cc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003436:	4b3f      	ldr	r3, [pc, #252]	@ (8003534 <HAL_ETH_Init+0x128>)
 8003438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343a:	4a3e      	ldr	r2, [pc, #248]	@ (8003534 <HAL_ETH_Init+0x128>)
 800343c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003440:	6453      	str	r3, [r2, #68]	@ 0x44
 8003442:	4b3c      	ldr	r3, [pc, #240]	@ (8003534 <HAL_ETH_Init+0x128>)
 8003444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003446:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800344a:	60bb      	str	r3, [r7, #8]
 800344c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800344e:	4b3a      	ldr	r3, [pc, #232]	@ (8003538 <HAL_ETH_Init+0x12c>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	4a39      	ldr	r2, [pc, #228]	@ (8003538 <HAL_ETH_Init+0x12c>)
 8003454:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003458:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800345a:	4b37      	ldr	r3, [pc, #220]	@ (8003538 <HAL_ETH_Init+0x12c>)
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	4935      	ldr	r1, [pc, #212]	@ (8003538 <HAL_ETH_Init+0x12c>)
 8003464:	4313      	orrs	r3, r2
 8003466:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003468:	4b33      	ldr	r3, [pc, #204]	@ (8003538 <HAL_ETH_Init+0x12c>)
 800346a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6812      	ldr	r2, [r2, #0]
 800347a:	f043 0301 	orr.w	r3, r3, #1
 800347e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003482:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003484:	f7ff fa9a 	bl	80029bc <HAL_GetTick>
 8003488:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800348a:	e011      	b.n	80034b0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800348c:	f7ff fa96 	bl	80029bc <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800349a:	d909      	bls.n	80034b0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2204      	movs	r2, #4
 80034a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	22e0      	movs	r2, #224	@ 0xe0
 80034a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e03d      	b.n	800352c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1e4      	bne.n	800348c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 ff5c 	bl	8004380 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f001 f807 	bl	80044dc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f001 f85d 	bl	800458e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	461a      	mov	r2, r3
 80034da:	2100      	movs	r1, #0
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 ffc5 	bl	800446c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80034f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	4b0f      	ldr	r3, [pc, #60]	@ (800353c <HAL_ETH_Init+0x130>)
 8003500:	430b      	orrs	r3, r1
 8003502:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8003516:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2210      	movs	r2, #16
 8003526:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40023800 	.word	0x40023800
 8003538:	40013800 	.word	0x40013800
 800353c:	00020060 	.word	0x00020060

08003540 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800354e:	2b10      	cmp	r3, #16
 8003550:	d15f      	bne.n	8003612 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2220      	movs	r2, #32
 8003556:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2204      	movs	r2, #4
 8003564:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f9f6 	bl	8003958 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003574:	2001      	movs	r0, #1
 8003576:	f7ff fa2d 	bl	80029d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6812      	ldr	r2, [r2, #0]
 8003590:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003594:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003598:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	f043 0302 	orr.w	r3, r3, #2
 80035ac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035b0:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 fd80 	bl	80040b8 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0208 	orr.w	r2, r2, #8
 80035c6:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80035d0:	2001      	movs	r0, #1
 80035d2:	f7ff f9ff 	bl	80029d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f042 0204 	orr.w	r2, r2, #4
 80035ec:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035f6:	69d9      	ldr	r1, [r3, #28]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	4b07      	ldr	r3, [pc, #28]	@ (800361c <HAL_ETH_Start_IT+0xdc>)
 80035fe:	430b      	orrs	r3, r1
 8003600:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003604:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2240      	movs	r2, #64	@ 0x40
 800360a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800360e:	2300      	movs	r3, #0
 8003610:	e000      	b.n	8003614 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
  }
}
 8003614:	4618      	mov	r0, r3
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	0001a0c1 	.word	0x0001a0c1

08003620 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800362e:	2b40      	cmp	r3, #64	@ 0x40
 8003630:	d16e      	bne.n	8003710 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2220      	movs	r2, #32
 8003636:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003642:	69d9      	ldr	r1, [r3, #28]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	4b34      	ldr	r3, [pc, #208]	@ (800371c <HAL_ETH_Stop_IT+0xfc>)
 800364a:	400b      	ands	r3, r1
 800364c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003650:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6812      	ldr	r2, [r2, #0]
 8003660:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003664:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003668:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	f023 0302 	bic.w	r3, r3, #2
 800367c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003680:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 0204 	bic.w	r2, r2, #4
 8003690:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800369a:	2001      	movs	r0, #1
 800369c:	f7ff f99a 	bl	80029d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 fd05 	bl	80040b8 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f022 0208 	bic.w	r2, r2, #8
 80036bc:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80036c6:	2001      	movs	r0, #1
 80036c8:	f7ff f984 	bl	80029d4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
 80036d8:	e00e      	b.n	80036f8 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	3212      	adds	r2, #18
 80036e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036e4:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	3301      	adds	r3, #1
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d9ed      	bls.n	80036da <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2210      	movs	r2, #16
 8003708:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 800370c:	2300      	movs	r3, #0
 800370e:	e000      	b.n	8003712 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
  }
}
 8003712:	4618      	mov	r0, r3
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	fffe5f3e 	.word	0xfffe5f3e

08003720 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d109      	bne.n	8003744 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003736:	f043 0201 	orr.w	r2, r3, #1
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e045      	b.n	80037d0 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800374a:	2b40      	cmp	r3, #64	@ 0x40
 800374c:	d13f      	bne.n	80037ce <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8003756:	2201      	movs	r2, #1
 8003758:	6839      	ldr	r1, [r7, #0]
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 ff86 	bl	800466c <ETH_Prepare_Tx_Descriptors>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d009      	beq.n	800377a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376c:	f043 0202 	orr.w	r2, r3, #2
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e02a      	b.n	80037d0 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800377a:	f3bf 8f4f 	dsb	sy
}
 800377e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	629a      	str	r2, [r3, #40]	@ 0x28
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800378e:	2b03      	cmp	r3, #3
 8003790:	d904      	bls.n	800379c <HAL_ETH_Transmit_IT+0x7c>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003796:	1f1a      	subs	r2, r3, #4
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00d      	beq.n	80037ca <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037b6:	461a      	mov	r2, r3
 80037b8:	2304      	movs	r3, #4
 80037ba:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037c4:	461a      	mov	r2, r3
 80037c6:	2300      	movs	r3, #0
 80037c8:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	e000      	b.n	80037d0 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
  }
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3708      	adds	r7, #8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d109      	bne.n	8003804 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f6:	f043 0201 	orr.w	r2, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e0a4      	b.n	800394e <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800380a:	2b40      	cmp	r3, #64	@ 0x40
 800380c:	d001      	beq.n	8003812 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e09d      	b.n	800394e <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003816:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	69fa      	ldr	r2, [r7, #28]
 800381c:	3212      	adds	r2, #18
 800381e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003822:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003828:	f1c3 0304 	rsb	r3, r3, #4
 800382c:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800382e:	e066      	b.n	80038fe <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003838:	2b00      	cmp	r3, #0
 800383a:	d007      	beq.n	800384c <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	69da      	ldr	r2, [r3, #28]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	699a      	ldr	r2, [r3, #24]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003854:	2b00      	cmp	r3, #0
 8003856:	d103      	bne.n	8003860 <HAL_ETH_ReadData+0x88>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800385c:	2b00      	cmp	r3, #0
 800385e:	d03c      	beq.n	80038da <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003868:	2b00      	cmp	r3, #0
 800386a:	d005      	beq.n	8003878 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	0c1b      	lsrs	r3, r3, #16
 800387e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003882:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8003898:	2301      	movs	r3, #1
 800389a:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	689a      	ldr	r2, [r3, #8]
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80038b4:	461a      	mov	r2, r3
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	f005 ff53 	bl	8009764 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	441a      	add	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	2200      	movs	r2, #0
 80038d8:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	3301      	adds	r3, #1
 80038de:	61fb      	str	r3, [r7, #28]
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d902      	bls.n	80038ec <HAL_ETH_ReadData+0x114>
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	3b04      	subs	r3, #4
 80038ea:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	69fa      	ldr	r2, [r7, #28]
 80038f0:	3212      	adds	r2, #18
 80038f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038f6:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	3301      	adds	r3, #1
 80038fc:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8003902:	2b00      	cmp	r3, #0
 8003904:	db06      	blt.n	8003914 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003906:	697a      	ldr	r2, [r7, #20]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	429a      	cmp	r2, r3
 800390c:	d202      	bcs.n	8003914 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 800390e:	7cfb      	ldrb	r3, [r7, #19]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d08d      	beq.n	8003830 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	441a      	add	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f815 	bl	8003958 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	69fa      	ldr	r2, [r7, #28]
 8003932:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8003934:	7cfb      	ldrb	r3, [r7, #19]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d108      	bne.n	800394c <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003948:	2300      	movs	r3, #0
 800394a:	e000      	b.n	800394e <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
}
 800394e:	4618      	mov	r0, r3
 8003950:	3720      	adds	r7, #32
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
	...

08003958 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8003960:	2300      	movs	r3, #0
 8003962:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8003964:	2301      	movs	r3, #1
 8003966:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800396c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	69fa      	ldr	r2, [r7, #28]
 8003972:	3212      	adds	r2, #18
 8003974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003978:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800397e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8003980:	e042      	b.n	8003a08 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d112      	bne.n	80039b0 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800398a:	f107 0308 	add.w	r3, r7, #8
 800398e:	4618      	mov	r0, r3
 8003990:	f005 feb8 	bl	8009704 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d102      	bne.n	80039a0 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800399a:	2300      	movs	r3, #0
 800399c:	74fb      	strb	r3, [r7, #19]
 800399e:	e007      	b.n	80039b0 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	461a      	mov	r2, r3
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	461a      	mov	r2, r3
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 80039b0:	7cfb      	ldrb	r3, [r7, #19]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d028      	beq.n	8003a08 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d106      	bne.n	80039cc <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	4b26      	ldr	r3, [pc, #152]	@ (8003a5c <ETH_UpdateDescriptor+0x104>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	6053      	str	r3, [r2, #4]
 80039ca:	e005      	b.n	80039d8 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	3301      	adds	r3, #1
 80039e8:	61fb      	str	r3, [r7, #28]
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	2b03      	cmp	r3, #3
 80039ee:	d902      	bls.n	80039f6 <ETH_UpdateDescriptor+0x9e>
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	3b04      	subs	r3, #4
 80039f4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	69fa      	ldr	r2, [r7, #28]
 80039fa:	3212      	adds	r2, #18
 80039fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a00:	617b      	str	r3, [r7, #20]
      desccount--;
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d002      	beq.n	8003a14 <ETH_UpdateDescriptor+0xbc>
 8003a0e:	7cfb      	ldrb	r3, [r7, #19]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d1b6      	bne.n	8003982 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d01a      	beq.n	8003a54 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	3303      	adds	r3, #3
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003a28:	f3bf 8f5f 	dmb	sy
}
 8003a2c:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6919      	ldr	r1, [r3, #16]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	4613      	mov	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	18ca      	adds	r2, r1, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a46:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	69fa      	ldr	r2, [r7, #28]
 8003a4c:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003a54:	bf00      	nop
 8003a56:	3720      	adds	r7, #32
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	80004000 	.word	0x80004000

08003a60 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3318      	adds	r3, #24
 8003a6c:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a72:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a78:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003a7e:	e047      	b.n	8003b10 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8003a80:	2301      	movs	r3, #1
 8003a82:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	4413      	add	r3, r2
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10a      	bne.n	8003ab0 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	613b      	str	r3, [r7, #16]
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	d902      	bls.n	8003aac <HAL_ETH_ReleaseTxPacket+0x4c>
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	3b04      	subs	r3, #4
 8003aaa:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8003ab0:	7bbb      	ldrb	r3, [r7, #14]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d02c      	beq.n	8003b10 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	68d9      	ldr	r1, [r3, #12]
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4613      	mov	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	440b      	add	r3, r1
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	db1f      	blt.n	8003b0c <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8003acc:	68ba      	ldr	r2, [r7, #8]
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4413      	add	r3, r2
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f005 fe85 	bl	80097e8 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	3304      	adds	r3, #4
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	4413      	add	r3, r2
 8003ae8:	2200      	movs	r2, #0
 8003aea:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	3301      	adds	r3, #1
 8003af0:	613b      	str	r3, [r7, #16]
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	2b03      	cmp	r3, #3
 8003af6:	d902      	bls.n	8003afe <HAL_ETH_ReleaseTxPacket+0x9e>
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	3b04      	subs	r3, #4
 8003afc:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003b0a:	e001      	b.n	8003b10 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <HAL_ETH_ReleaseTxPacket+0xbc>
 8003b16:	7bfb      	ldrb	r3, [r7, #15]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1b1      	bne.n	8003a80 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3718      	adds	r7, #24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
	...

08003b28 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b36:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8003b50:	4b4b      	ldr	r3, [pc, #300]	@ (8003c80 <HAL_ETH_IRQHandler+0x158>)
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00e      	beq.n	8003b7e <HAL_ETH_IRQHandler+0x56>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d009      	beq.n	8003b7e <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b72:	461a      	mov	r2, r3
 8003b74:	4b43      	ldr	r3, [pc, #268]	@ (8003c84 <HAL_ETH_IRQHandler+0x15c>)
 8003b76:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f005 f93b 	bl	8008df4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00f      	beq.n	8003ba8 <HAL_ETH_IRQHandler+0x80>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00a      	beq.n	8003ba8 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003ba0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f005 f936 	bl	8008e14 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d042      	beq.n	8003c38 <HAL_ETH_IRQHandler+0x110>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d03d      	beq.n	8003c38 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc2:	f043 0208 	orr.w	r2, r3, #8
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d01a      	beq.n	8003c0c <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bde:	695a      	ldr	r2, [r3, #20]
 8003be0:	4b29      	ldr	r3, [pc, #164]	@ (8003c88 <HAL_ETH_IRQHandler+0x160>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	6812      	ldr	r2, [r2, #0]
 8003bf8:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8003bfc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003c00:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	22e0      	movs	r2, #224	@ 0xe0
 8003c06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8003c0a:	e012      	b.n	8003c32 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c14:	695a      	ldr	r2, [r3, #20]
 8003c16:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003c30:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f005 f8fe 	bl	8008e34 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	f003 0308 	and.w	r3, r3, #8
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00e      	beq.n	8003c60 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c48:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f81a 	bl	8003c8c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d006      	beq.n	8003c78 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003c6a:	4b05      	ldr	r3, [pc, #20]	@ (8003c80 <HAL_ETH_IRQHandler+0x158>)
 8003c6c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003c70:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 f814 	bl	8003ca0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8003c78:	bf00      	nop
 8003c7a:	3718      	adds	r7, #24
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40013c00 	.word	0x40013c00
 8003c84:	00010040 	.word	0x00010040
 8003c88:	007e2000 	.word	0x007e2000

08003c8c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]
 8003cc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f003 031c 	and.w	r3, r3, #28
 8003cd0:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	02db      	lsls	r3, r3, #11
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	019b      	lsls	r3, r3, #6
 8003ce2:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	f023 0302 	bic.w	r3, r3, #2
 8003cf2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f043 0301 	orr.w	r3, r3, #1
 8003cfa:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8003d04:	f7fe fe5a 	bl	80029bc <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003d0a:	e00d      	b.n	8003d28 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003d0c:	f7fe fe56 	bl	80029bc <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d1a:	d301      	bcc.n	8003d20 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e010      	b.n	8003d42 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1ec      	bne.n	8003d0c <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	695b      	ldr	r3, [r3, #20]
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3718      	adds	r7, #24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b086      	sub	sp, #24
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	60f8      	str	r0, [r7, #12]
 8003d52:	60b9      	str	r1, [r7, #8]
 8003d54:	607a      	str	r2, [r7, #4]
 8003d56:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	f003 031c 	and.w	r3, r3, #28
 8003d66:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	02db      	lsls	r3, r3, #11
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	019b      	lsls	r3, r3, #6
 8003d78:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003d7c:	697a      	ldr	r2, [r7, #20]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f043 0302 	orr.w	r3, r3, #2
 8003d88:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	f043 0301 	orr.w	r3, r3, #1
 8003d90:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003da4:	f7fe fe0a 	bl	80029bc <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003daa:	e00d      	b.n	8003dc8 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003dac:	f7fe fe06 	bl	80029bc <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dba:	d301      	bcc.n	8003dc0 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e009      	b.n	8003dd4 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1ec      	bne.n	8003dac <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3718      	adds	r7, #24
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d101      	bne.n	8003df0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e0e6      	b.n	8003fbe <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0310 	and.w	r3, r3, #16
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	bf14      	ite	ne
 8003dfe:	2301      	movne	r3, #1
 8003e00:	2300      	moveq	r3, #0
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	461a      	mov	r2, r3
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bf0c      	ite	eq
 8003e28:	2301      	moveq	r3, #1
 8003e2a:	2300      	movne	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	461a      	mov	r2, r3
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	bf14      	ite	ne
 8003e44:	2301      	movne	r3, #1
 8003e46:	2300      	moveq	r3, #0
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	bf0c      	ite	eq
 8003e5e:	2301      	moveq	r3, #1
 8003e60:	2300      	movne	r3, #0
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	461a      	mov	r2, r3
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	bf14      	ite	ne
 8003e78:	2301      	movne	r3, #1
 8003e7a:	2300      	moveq	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	461a      	mov	r2, r3
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	bf0c      	ite	eq
 8003eae:	2301      	moveq	r3, #1
 8003eb0:	2300      	movne	r3, #0
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	bf0c      	ite	eq
 8003ec8:	2301      	moveq	r3, #1
 8003eca:	2300      	movne	r3, #0
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	461a      	mov	r2, r3
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	bf14      	ite	ne
 8003ee2:	2301      	movne	r3, #1
 8003ee4:	2300      	moveq	r3, #0
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	461a      	mov	r2, r3
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	bf14      	ite	ne
 8003f0a:	2301      	movne	r3, #1
 8003f0c:	2300      	moveq	r3, #0
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	461a      	mov	r2, r3
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	bf14      	ite	ne
 8003f24:	2301      	movne	r3, #1
 8003f26:	2300      	moveq	r3, #0
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	bf14      	ite	ne
 8003f3e:	2301      	movne	r3, #1
 8003f40:	2300      	moveq	r3, #0
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	461a      	mov	r2, r3
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	bf0c      	ite	eq
 8003f5a:	2301      	moveq	r3, #1
 8003f5c:	2300      	movne	r3, #0
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	461a      	mov	r2, r3
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	699b      	ldr	r3, [r3, #24]
 8003f7c:	0c1b      	lsrs	r3, r3, #16
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	f003 0304 	and.w	r3, r3, #4
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	bf14      	ite	ne
 8003f92:	2301      	movne	r3, #1
 8003f94:	2300      	moveq	r3, #0
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	461a      	mov	r2, r3
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	bf14      	ite	ne
 8003fae:	2301      	movne	r3, #1
 8003fb0:	2300      	moveq	r3, #0
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr

08003fca <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
 8003fd2:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e00b      	b.n	8003ff6 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fe4:	2b10      	cmp	r3, #16
 8003fe6:	d105      	bne.n	8003ff4 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003fe8:	6839      	ldr	r1, [r7, #0]
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 f88a 	bl	8004104 <ETH_SetMACConfig>

    return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	e000      	b.n	8003ff6 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
  }
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f023 031c 	bic.w	r3, r3, #28
 8004016:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004018:	f001 fb22 	bl	8005660 <HAL_RCC_GetHCLKFreq>
 800401c:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	4a14      	ldr	r2, [pc, #80]	@ (8004074 <HAL_ETH_SetMDIOClockRange+0x74>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d804      	bhi.n	8004030 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f043 0308 	orr.w	r3, r3, #8
 800402c:	60fb      	str	r3, [r7, #12]
 800402e:	e019      	b.n	8004064 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	4a11      	ldr	r2, [pc, #68]	@ (8004078 <HAL_ETH_SetMDIOClockRange+0x78>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d204      	bcs.n	8004042 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f043 030c 	orr.w	r3, r3, #12
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	e010      	b.n	8004064 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	4a0d      	ldr	r2, [pc, #52]	@ (800407c <HAL_ETH_SetMDIOClockRange+0x7c>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d90c      	bls.n	8004064 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	4a0c      	ldr	r2, [pc, #48]	@ (8004080 <HAL_ETH_SetMDIOClockRange+0x80>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d804      	bhi.n	800405c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f043 0304 	orr.w	r3, r3, #4
 8004058:	60fb      	str	r3, [r7, #12]
 800405a:	e003      	b.n	8004064 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f043 0310 	orr.w	r3, r3, #16
 8004062:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	611a      	str	r2, [r3, #16]
}
 800406c:	bf00      	nop
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	02160ebf 	.word	0x02160ebf
 8004078:	03938700 	.word	0x03938700
 800407c:	05f5e0ff 	.word	0x05f5e0ff
 8004080:	08f0d17f 	.word	0x08f0d17f

08004084 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004092:	4618      	mov	r0, r3
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 800409e:	b480      	push	{r7}
 80040a0:	b083      	sub	sp, #12
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80040c0:	2300      	movs	r3, #0
 80040c2:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6812      	ldr	r2, [r2, #0]
 80040d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040d6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80040da:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80040e8:	2001      	movs	r0, #1
 80040ea:	f7fe fc73 	bl	80029d4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80040f8:	6193      	str	r3, [r2, #24]
}
 80040fa:	bf00      	nop
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
	...

08004104 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	4b53      	ldr	r3, [pc, #332]	@ (8004268 <ETH_SetMACConfig+0x164>)
 800411a:	4013      	ands	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	7b9b      	ldrb	r3, [r3, #14]
 8004122:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	7c12      	ldrb	r2, [r2, #16]
 8004128:	2a00      	cmp	r2, #0
 800412a:	d102      	bne.n	8004132 <ETH_SetMACConfig+0x2e>
 800412c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004130:	e000      	b.n	8004134 <ETH_SetMACConfig+0x30>
 8004132:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004134:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	7c52      	ldrb	r2, [r2, #17]
 800413a:	2a00      	cmp	r2, #0
 800413c:	d102      	bne.n	8004144 <ETH_SetMACConfig+0x40>
 800413e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004142:	e000      	b.n	8004146 <ETH_SetMACConfig+0x42>
 8004144:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004146:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800414c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	7fdb      	ldrb	r3, [r3, #31]
 8004152:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004154:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800415a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	7f92      	ldrb	r2, [r2, #30]
 8004160:	2a00      	cmp	r2, #0
 8004162:	d102      	bne.n	800416a <ETH_SetMACConfig+0x66>
 8004164:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004168:	e000      	b.n	800416c <ETH_SetMACConfig+0x68>
 800416a:	2200      	movs	r2, #0
                        macconf->Speed |
 800416c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	7f1b      	ldrb	r3, [r3, #28]
 8004172:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004174:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800417a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	791b      	ldrb	r3, [r3, #4]
 8004180:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004182:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	f892 2020 	ldrb.w	r2, [r2, #32]
 800418a:	2a00      	cmp	r2, #0
 800418c:	d102      	bne.n	8004194 <ETH_SetMACConfig+0x90>
 800418e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004192:	e000      	b.n	8004196 <ETH_SetMACConfig+0x92>
 8004194:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004196:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	7bdb      	ldrb	r3, [r3, #15]
 800419c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800419e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80041a4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80041ac:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80041ae:	4313      	orrs	r3, r2
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80041c6:	2001      	movs	r0, #1
 80041c8:	f7fe fc04 	bl	80029d4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80041e2:	4013      	ands	r3, r2
 80041e4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ea:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80041f2:	2a00      	cmp	r2, #0
 80041f4:	d101      	bne.n	80041fa <ETH_SetMACConfig+0xf6>
 80041f6:	2280      	movs	r2, #128	@ 0x80
 80041f8:	e000      	b.n	80041fc <ETH_SetMACConfig+0xf8>
 80041fa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80041fc:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004202:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800420a:	2a01      	cmp	r2, #1
 800420c:	d101      	bne.n	8004212 <ETH_SetMACConfig+0x10e>
 800420e:	2208      	movs	r2, #8
 8004210:	e000      	b.n	8004214 <ETH_SetMACConfig+0x110>
 8004212:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004214:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8004216:	683a      	ldr	r2, [r7, #0]
 8004218:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800421c:	2a01      	cmp	r2, #1
 800421e:	d101      	bne.n	8004224 <ETH_SetMACConfig+0x120>
 8004220:	2204      	movs	r2, #4
 8004222:	e000      	b.n	8004226 <ETH_SetMACConfig+0x122>
 8004224:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004226:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800422e:	2a01      	cmp	r2, #1
 8004230:	d101      	bne.n	8004236 <ETH_SetMACConfig+0x132>
 8004232:	2202      	movs	r2, #2
 8004234:	e000      	b.n	8004238 <ETH_SetMACConfig+0x134>
 8004236:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004238:	4313      	orrs	r3, r2
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	4313      	orrs	r3, r2
 800423e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	699b      	ldr	r3, [r3, #24]
 800424e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004250:	2001      	movs	r0, #1
 8004252:	f7fe fbbf 	bl	80029d4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	619a      	str	r2, [r3, #24]
}
 800425e:	bf00      	nop
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	fd20810f 	.word	0xfd20810f

0800426c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800427e:	699b      	ldr	r3, [r3, #24]
 8004280:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	4b3d      	ldr	r3, [pc, #244]	@ (800437c <ETH_SetDMAConfig+0x110>)
 8004286:	4013      	ands	r3, r2
 8004288:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	7b1b      	ldrb	r3, [r3, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d102      	bne.n	8004298 <ETH_SetDMAConfig+0x2c>
 8004292:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004296:	e000      	b.n	800429a <ETH_SetDMAConfig+0x2e>
 8004298:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	7b5b      	ldrb	r3, [r3, #13]
 800429e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80042a0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	7f52      	ldrb	r2, [r2, #29]
 80042a6:	2a00      	cmp	r2, #0
 80042a8:	d102      	bne.n	80042b0 <ETH_SetDMAConfig+0x44>
 80042aa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80042ae:	e000      	b.n	80042b2 <ETH_SetDMAConfig+0x46>
 80042b0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80042b2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	7b9b      	ldrb	r3, [r3, #14]
 80042b8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80042ba:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80042c0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	7f1b      	ldrb	r3, [r3, #28]
 80042c6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80042c8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	7f9b      	ldrb	r3, [r3, #30]
 80042ce:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80042d0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80042d6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042de:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80042e0:	4313      	orrs	r3, r2
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042f0:	461a      	mov	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004302:	2001      	movs	r0, #1
 8004304:	f7fe fb66 	bl	80029d4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004310:	461a      	mov	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	791b      	ldrb	r3, [r3, #4]
 800431a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004320:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8004326:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800432c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004334:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8004336:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800433c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800433e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004344:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	6812      	ldr	r2, [r2, #0]
 800434a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800434e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004352:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004360:	2001      	movs	r0, #1
 8004362:	f7fe fb37 	bl	80029d4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800436e:	461a      	mov	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6013      	str	r3, [r2, #0]
}
 8004374:	bf00      	nop
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	f8de3f23 	.word	0xf8de3f23

08004380 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b0a6      	sub	sp, #152	@ 0x98
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004388:	2301      	movs	r3, #1
 800438a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800438e:	2301      	movs	r3, #1
 8004390:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004394:	2300      	movs	r3, #0
 8004396:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004398:	2300      	movs	r3, #0
 800439a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800439e:	2301      	movs	r3, #1
 80043a0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80043a4:	2300      	movs	r3, #0
 80043a6:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80043aa:	2301      	movs	r3, #1
 80043ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80043b0:	2301      	movs	r3, #1
 80043b2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80043b6:	2300      	movs	r3, #0
 80043b8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80043bc:	2300      	movs	r3, #0
 80043be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80043c2:	2300      	movs	r3, #0
 80043c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80043c6:	2300      	movs	r3, #0
 80043c8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80043d0:	2300      	movs	r3, #0
 80043d2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80043d6:	2300      	movs	r3, #0
 80043d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80043dc:	2300      	movs	r3, #0
 80043de:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80043e2:	2300      	movs	r3, #0
 80043e4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80043e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80043ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80043ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80043f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80043f4:	2300      	movs	r3, #0
 80043f6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80043fa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80043fe:	4619      	mov	r1, r3
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7ff fe7f 	bl	8004104 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004406:	2301      	movs	r3, #1
 8004408:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800440a:	2301      	movs	r3, #1
 800440c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800440e:	2301      	movs	r3, #1
 8004410:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004414:	2301      	movs	r3, #1
 8004416:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004418:	2300      	movs	r3, #0
 800441a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800441c:	2300      	movs	r3, #0
 800441e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004422:	2300      	movs	r3, #0
 8004424:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004428:	2300      	movs	r3, #0
 800442a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800442c:	2301      	movs	r3, #1
 800442e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004432:	2301      	movs	r3, #1
 8004434:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004436:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800443a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800443c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004440:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004442:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004446:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004448:	2301      	movs	r3, #1
 800444a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800444e:	2300      	movs	r3, #0
 8004450:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004452:	2300      	movs	r3, #0
 8004454:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004456:	f107 0308 	add.w	r3, r7, #8
 800445a:	4619      	mov	r1, r3
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f7ff ff05 	bl	800426c <ETH_SetDMAConfig>
}
 8004462:	bf00      	nop
 8004464:	3798      	adds	r7, #152	@ 0x98
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
	...

0800446c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800446c:	b480      	push	{r7}
 800446e:	b087      	sub	sp, #28
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3305      	adds	r3, #5
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	021b      	lsls	r3, r3, #8
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	3204      	adds	r2, #4
 8004484:	7812      	ldrb	r2, [r2, #0]
 8004486:	4313      	orrs	r3, r2
 8004488:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	4b11      	ldr	r3, [pc, #68]	@ (80044d4 <ETH_MACAddressConfig+0x68>)
 800448e:	4413      	add	r3, r2
 8004490:	461a      	mov	r2, r3
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	3303      	adds	r3, #3
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	061a      	lsls	r2, r3, #24
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	3302      	adds	r3, #2
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	041b      	lsls	r3, r3, #16
 80044a6:	431a      	orrs	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3301      	adds	r3, #1
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	021b      	lsls	r3, r3, #8
 80044b0:	4313      	orrs	r3, r2
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	7812      	ldrb	r2, [r2, #0]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	4b06      	ldr	r3, [pc, #24]	@ (80044d8 <ETH_MACAddressConfig+0x6c>)
 80044be:	4413      	add	r3, r2
 80044c0:	461a      	mov	r2, r3
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	6013      	str	r3, [r2, #0]
}
 80044c6:	bf00      	nop
 80044c8:	371c      	adds	r7, #28
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	40028040 	.word	0x40028040
 80044d8:	40028044 	.word	0x40028044

080044dc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80044e4:	2300      	movs	r3, #0
 80044e6:	60fb      	str	r3, [r7, #12]
 80044e8:	e03e      	b.n	8004568 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	68d9      	ldr	r1, [r3, #12]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	4613      	mov	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4413      	add	r3, r2
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	440b      	add	r3, r1
 80044fa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	2200      	movs	r2, #0
 8004506:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2200      	movs	r2, #0
 800450c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2200      	movs	r2, #0
 8004512:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004514:	68b9      	ldr	r1, [r7, #8]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	3206      	adds	r2, #6
 800451c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2b02      	cmp	r3, #2
 8004530:	d80c      	bhi.n	800454c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68d9      	ldr	r1, [r3, #12]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	4613      	mov	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	4413      	add	r3, r2
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	440b      	add	r3, r1
 8004544:	461a      	mov	r2, r3
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	60da      	str	r2, [r3, #12]
 800454a:	e004      	b.n	8004556 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	461a      	mov	r2, r3
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	3301      	adds	r3, #1
 8004566:	60fb      	str	r3, [r7, #12]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2b03      	cmp	r3, #3
 800456c:	d9bd      	bls.n	80044ea <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004580:	611a      	str	r2, [r3, #16]
}
 8004582:	bf00      	nop
 8004584:	3714      	adds	r7, #20
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr

0800458e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800458e:	b480      	push	{r7}
 8004590:	b085      	sub	sp, #20
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004596:	2300      	movs	r3, #0
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	e048      	b.n	800462e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6919      	ldr	r1, [r3, #16]
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	4613      	mov	r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	4413      	add	r3, r2
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	440b      	add	r3, r1
 80045ac:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	2200      	movs	r2, #0
 80045b8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	2200      	movs	r2, #0
 80045be:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	2200      	movs	r2, #0
 80045c4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	2200      	movs	r2, #0
 80045ca:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2200      	movs	r2, #0
 80045d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80045d8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80045f2:	68b9      	ldr	r1, [r7, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	3212      	adds	r2, #18
 80045fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2b02      	cmp	r3, #2
 8004602:	d80c      	bhi.n	800461e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6919      	ldr	r1, [r3, #16]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	1c5a      	adds	r2, r3, #1
 800460c:	4613      	mov	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4413      	add	r3, r2
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	440b      	add	r3, r1
 8004616:	461a      	mov	r2, r3
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	60da      	str	r2, [r3, #12]
 800461c:	e004      	b.n	8004628 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	461a      	mov	r2, r3
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3301      	adds	r3, #1
 800462c:	60fb      	str	r3, [r7, #12]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2b03      	cmp	r3, #3
 8004632:	d9b3      	bls.n	800459c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691a      	ldr	r2, [r3, #16]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800465e:	60da      	str	r2, [r3, #12]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 800466c:	b480      	push	{r7}
 800466e:	b091      	sub	sp, #68	@ 0x44
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	3318      	adds	r3, #24
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8004684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800468a:	2300      	movs	r3, #0
 800468c:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800468e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004690:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004692:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004696:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800469e:	2300      	movs	r3, #0
 80046a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80046a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046ae:	d007      	beq.n	80046c0 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80046b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046b4:	3304      	adds	r3, #4
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4413      	add	r3, r2
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d001      	beq.n	80046c4 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80046c0:	2302      	movs	r3, #2
 80046c2:	e111      	b.n	80048e8 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 80046c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046c6:	3301      	adds	r3, #1
 80046c8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80046ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	461a      	mov	r2, r3
 80046d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d2:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80046d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	4b86      	ldr	r3, [pc, #536]	@ (80048f4 <ETH_Prepare_Tx_Descriptors+0x288>)
 80046da:	4013      	ands	r3, r2
 80046dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046de:	6852      	ldr	r2, [r2, #4]
 80046e0:	431a      	orrs	r2, r3
 80046e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e4:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d008      	beq.n	8004704 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 80046f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	431a      	orrs	r2, r3
 8004700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004702:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0320 	and.w	r3, r3, #32
 800470c:	2b00      	cmp	r3, #0
 800470e:	d008      	beq.n	8004722 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8004710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	431a      	orrs	r2, r3
 800471e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004720:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0304 	and.w	r3, r3, #4
 800472a:	2b00      	cmp	r3, #0
 800472c:	d005      	beq.n	800473a <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 800472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004738:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800473a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004744:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8004746:	e082      	b.n	800484e <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d006      	beq.n	8004768 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800475a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	e005      	b.n	8004774 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004772:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8004774:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004776:	3301      	adds	r3, #1
 8004778:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800477a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800477c:	2b03      	cmp	r3, #3
 800477e:	d902      	bls.n	8004786 <ETH_Prepare_Tx_Descriptors+0x11a>
 8004780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004782:	3b04      	subs	r3, #4
 8004784:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800478a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800478e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8004790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004798:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800479c:	d007      	beq.n	80047ae <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800479e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a2:	3304      	adds	r3, #4
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d029      	beq.n	8004802 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80047b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80047b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ba:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80047bc:	2300      	movs	r3, #0
 80047be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047c0:	e019      	b.n	80047f6 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 80047c2:	f3bf 8f5f 	dmb	sy
}
 80047c6:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80047c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80047d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d2:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80047d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047d6:	3301      	adds	r3, #1
 80047d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047dc:	2b03      	cmp	r3, #3
 80047de:	d902      	bls.n	80047e6 <ETH_Prepare_Tx_Descriptors+0x17a>
 80047e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047e2:	3b04      	subs	r3, #4
 80047e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80047e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80047ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ee:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80047f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047f2:	3301      	adds	r3, #1
 80047f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d3e1      	bcc.n	80047c2 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 80047fe:	2302      	movs	r3, #2
 8004800:	e072      	b.n	80048e8 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8004802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800480a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480c:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 800480e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004810:	3301      	adds	r3, #1
 8004812:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8004814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800481a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	461a      	mov	r2, r3
 8004820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004822:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	4b32      	ldr	r3, [pc, #200]	@ (80048f4 <ETH_Prepare_Tx_Descriptors+0x288>)
 800482a:	4013      	ands	r3, r2
 800482c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800482e:	6852      	ldr	r2, [r2, #4]
 8004830:	431a      	orrs	r2, r3
 8004832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004834:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8004836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004838:	3301      	adds	r3, #1
 800483a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800483c:	f3bf 8f5f 	dmb	sy
}
 8004840:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484c:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 800484e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	2b00      	cmp	r3, #0
 8004854:	f47f af78 	bne.w	8004748 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d006      	beq.n	800486c <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800485e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004868:	601a      	str	r2, [r3, #0]
 800486a:	e005      	b.n	8004878 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800486c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004876:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004882:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8004884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004886:	6a3a      	ldr	r2, [r7, #32]
 8004888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800488c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800488e:	f3bf 8f5f 	dmb	sy
}
 8004892:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800489c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489e:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80048a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a8:	3304      	adds	r3, #4
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	440b      	add	r3, r1
 80048ae:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80048b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80048b4:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b6:	f3ef 8310 	mrs	r3, PRIMASK
 80048ba:	613b      	str	r3, [r7, #16]
  return(result);
 80048bc:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80048be:	61fb      	str	r3, [r7, #28]
 80048c0:	2301      	movs	r3, #1
 80048c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f383 8810 	msr	PRIMASK, r3
}
 80048ca:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80048cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d2:	4413      	add	r3, r2
 80048d4:	1c5a      	adds	r2, r3, #1
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	f383 8810 	msr	PRIMASK, r3
}
 80048e4:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3744      	adds	r7, #68	@ 0x44
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr
 80048f4:	ffffe000 	.word	0xffffe000

080048f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b089      	sub	sp, #36	@ 0x24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004902:	2300      	movs	r3, #0
 8004904:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004906:	2300      	movs	r3, #0
 8004908:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800490a:	2300      	movs	r3, #0
 800490c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800490e:	2300      	movs	r3, #0
 8004910:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004912:	2300      	movs	r3, #0
 8004914:	61fb      	str	r3, [r7, #28]
 8004916:	e175      	b.n	8004c04 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004918:	2201      	movs	r2, #1
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	fa02 f303 	lsl.w	r3, r2, r3
 8004920:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	697a      	ldr	r2, [r7, #20]
 8004928:	4013      	ands	r3, r2
 800492a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	429a      	cmp	r2, r3
 8004932:	f040 8164 	bne.w	8004bfe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f003 0303 	and.w	r3, r3, #3
 800493e:	2b01      	cmp	r3, #1
 8004940:	d005      	beq.n	800494e <HAL_GPIO_Init+0x56>
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f003 0303 	and.w	r3, r3, #3
 800494a:	2b02      	cmp	r3, #2
 800494c:	d130      	bne.n	80049b0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	2203      	movs	r2, #3
 800495a:	fa02 f303 	lsl.w	r3, r2, r3
 800495e:	43db      	mvns	r3, r3
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	4013      	ands	r3, r2
 8004964:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	68da      	ldr	r2, [r3, #12]
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	005b      	lsls	r3, r3, #1
 800496e:	fa02 f303 	lsl.w	r3, r2, r3
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4313      	orrs	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	69ba      	ldr	r2, [r7, #24]
 800497c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004984:	2201      	movs	r2, #1
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	fa02 f303 	lsl.w	r3, r2, r3
 800498c:	43db      	mvns	r3, r3
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	4013      	ands	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	091b      	lsrs	r3, r3, #4
 800499a:	f003 0201 	and.w	r2, r3, #1
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	fa02 f303 	lsl.w	r3, r2, r3
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f003 0303 	and.w	r3, r3, #3
 80049b8:	2b03      	cmp	r3, #3
 80049ba:	d017      	beq.n	80049ec <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	005b      	lsls	r3, r3, #1
 80049c6:	2203      	movs	r2, #3
 80049c8:	fa02 f303 	lsl.w	r3, r2, r3
 80049cc:	43db      	mvns	r3, r3
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	4013      	ands	r3, r2
 80049d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f003 0303 	and.w	r3, r3, #3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d123      	bne.n	8004a40 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	08da      	lsrs	r2, r3, #3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	3208      	adds	r2, #8
 8004a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	f003 0307 	and.w	r3, r3, #7
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	220f      	movs	r2, #15
 8004a10:	fa02 f303 	lsl.w	r3, r2, r3
 8004a14:	43db      	mvns	r3, r3
 8004a16:	69ba      	ldr	r2, [r7, #24]
 8004a18:	4013      	ands	r3, r2
 8004a1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	691a      	ldr	r2, [r3, #16]
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f003 0307 	and.w	r3, r3, #7
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	08da      	lsrs	r2, r3, #3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	3208      	adds	r2, #8
 8004a3a:	69b9      	ldr	r1, [r7, #24]
 8004a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	43db      	mvns	r3, r3
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	4013      	ands	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f003 0203 	and.w	r2, r3, #3
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	fa02 f303 	lsl.w	r3, r2, r3
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f000 80be 	beq.w	8004bfe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a82:	4b66      	ldr	r3, [pc, #408]	@ (8004c1c <HAL_GPIO_Init+0x324>)
 8004a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a86:	4a65      	ldr	r2, [pc, #404]	@ (8004c1c <HAL_GPIO_Init+0x324>)
 8004a88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a8e:	4b63      	ldr	r3, [pc, #396]	@ (8004c1c <HAL_GPIO_Init+0x324>)
 8004a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a96:	60fb      	str	r3, [r7, #12]
 8004a98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004a9a:	4a61      	ldr	r2, [pc, #388]	@ (8004c20 <HAL_GPIO_Init+0x328>)
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	089b      	lsrs	r3, r3, #2
 8004aa0:	3302      	adds	r3, #2
 8004aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	f003 0303 	and.w	r3, r3, #3
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	220f      	movs	r2, #15
 8004ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab6:	43db      	mvns	r3, r3
 8004ab8:	69ba      	ldr	r2, [r7, #24]
 8004aba:	4013      	ands	r3, r2
 8004abc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a58      	ldr	r2, [pc, #352]	@ (8004c24 <HAL_GPIO_Init+0x32c>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d037      	beq.n	8004b36 <HAL_GPIO_Init+0x23e>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a57      	ldr	r2, [pc, #348]	@ (8004c28 <HAL_GPIO_Init+0x330>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d031      	beq.n	8004b32 <HAL_GPIO_Init+0x23a>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a56      	ldr	r2, [pc, #344]	@ (8004c2c <HAL_GPIO_Init+0x334>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d02b      	beq.n	8004b2e <HAL_GPIO_Init+0x236>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a55      	ldr	r2, [pc, #340]	@ (8004c30 <HAL_GPIO_Init+0x338>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d025      	beq.n	8004b2a <HAL_GPIO_Init+0x232>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a54      	ldr	r2, [pc, #336]	@ (8004c34 <HAL_GPIO_Init+0x33c>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d01f      	beq.n	8004b26 <HAL_GPIO_Init+0x22e>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a53      	ldr	r2, [pc, #332]	@ (8004c38 <HAL_GPIO_Init+0x340>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d019      	beq.n	8004b22 <HAL_GPIO_Init+0x22a>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a52      	ldr	r2, [pc, #328]	@ (8004c3c <HAL_GPIO_Init+0x344>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d013      	beq.n	8004b1e <HAL_GPIO_Init+0x226>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a51      	ldr	r2, [pc, #324]	@ (8004c40 <HAL_GPIO_Init+0x348>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d00d      	beq.n	8004b1a <HAL_GPIO_Init+0x222>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a50      	ldr	r2, [pc, #320]	@ (8004c44 <HAL_GPIO_Init+0x34c>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d007      	beq.n	8004b16 <HAL_GPIO_Init+0x21e>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a4f      	ldr	r2, [pc, #316]	@ (8004c48 <HAL_GPIO_Init+0x350>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d101      	bne.n	8004b12 <HAL_GPIO_Init+0x21a>
 8004b0e:	2309      	movs	r3, #9
 8004b10:	e012      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b12:	230a      	movs	r3, #10
 8004b14:	e010      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b16:	2308      	movs	r3, #8
 8004b18:	e00e      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b1a:	2307      	movs	r3, #7
 8004b1c:	e00c      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b1e:	2306      	movs	r3, #6
 8004b20:	e00a      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b22:	2305      	movs	r3, #5
 8004b24:	e008      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b26:	2304      	movs	r3, #4
 8004b28:	e006      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e004      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b2e:	2302      	movs	r3, #2
 8004b30:	e002      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b32:	2301      	movs	r3, #1
 8004b34:	e000      	b.n	8004b38 <HAL_GPIO_Init+0x240>
 8004b36:	2300      	movs	r3, #0
 8004b38:	69fa      	ldr	r2, [r7, #28]
 8004b3a:	f002 0203 	and.w	r2, r2, #3
 8004b3e:	0092      	lsls	r2, r2, #2
 8004b40:	4093      	lsls	r3, r2
 8004b42:	69ba      	ldr	r2, [r7, #24]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004b48:	4935      	ldr	r1, [pc, #212]	@ (8004c20 <HAL_GPIO_Init+0x328>)
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	089b      	lsrs	r3, r3, #2
 8004b4e:	3302      	adds	r3, #2
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b56:	4b3d      	ldr	r3, [pc, #244]	@ (8004c4c <HAL_GPIO_Init+0x354>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	43db      	mvns	r3, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	4013      	ands	r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b7a:	4a34      	ldr	r2, [pc, #208]	@ (8004c4c <HAL_GPIO_Init+0x354>)
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b80:	4b32      	ldr	r3, [pc, #200]	@ (8004c4c <HAL_GPIO_Init+0x354>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	43db      	mvns	r3, r3
 8004b8a:	69ba      	ldr	r2, [r7, #24]
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d003      	beq.n	8004ba4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ba4:	4a29      	ldr	r2, [pc, #164]	@ (8004c4c <HAL_GPIO_Init+0x354>)
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004baa:	4b28      	ldr	r3, [pc, #160]	@ (8004c4c <HAL_GPIO_Init+0x354>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	43db      	mvns	r3, r3
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d003      	beq.n	8004bce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004bce:	4a1f      	ldr	r2, [pc, #124]	@ (8004c4c <HAL_GPIO_Init+0x354>)
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004c4c <HAL_GPIO_Init+0x354>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	43db      	mvns	r3, r3
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	4013      	ands	r3, r2
 8004be2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d003      	beq.n	8004bf8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bf8:	4a14      	ldr	r2, [pc, #80]	@ (8004c4c <HAL_GPIO_Init+0x354>)
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	3301      	adds	r3, #1
 8004c02:	61fb      	str	r3, [r7, #28]
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b0f      	cmp	r3, #15
 8004c08:	f67f ae86 	bls.w	8004918 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004c0c:	bf00      	nop
 8004c0e:	bf00      	nop
 8004c10:	3724      	adds	r7, #36	@ 0x24
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	40013800 	.word	0x40013800
 8004c24:	40020000 	.word	0x40020000
 8004c28:	40020400 	.word	0x40020400
 8004c2c:	40020800 	.word	0x40020800
 8004c30:	40020c00 	.word	0x40020c00
 8004c34:	40021000 	.word	0x40021000
 8004c38:	40021400 	.word	0x40021400
 8004c3c:	40021800 	.word	0x40021800
 8004c40:	40021c00 	.word	0x40021c00
 8004c44:	40022000 	.word	0x40022000
 8004c48:	40022400 	.word	0x40022400
 8004c4c:	40013c00 	.word	0x40013c00

08004c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	807b      	strh	r3, [r7, #2]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c60:	787b      	ldrb	r3, [r7, #1]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d003      	beq.n	8004c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c66:	887a      	ldrh	r2, [r7, #2]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004c6c:	e003      	b.n	8004c76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004c6e:	887b      	ldrh	r3, [r7, #2]
 8004c70:	041a      	lsls	r2, r3, #16
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	619a      	str	r2, [r3, #24]
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
	...

08004c84 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004c8e:	4b23      	ldr	r3, [pc, #140]	@ (8004d1c <HAL_PWREx_EnableOverDrive+0x98>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	4a22      	ldr	r2, [pc, #136]	@ (8004d1c <HAL_PWREx_EnableOverDrive+0x98>)
 8004c94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c9a:	4b20      	ldr	r3, [pc, #128]	@ (8004d1c <HAL_PWREx_EnableOverDrive+0x98>)
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ca2:	603b      	str	r3, [r7, #0]
 8004ca4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8004d20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a1d      	ldr	r2, [pc, #116]	@ (8004d20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004cac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004cb2:	f7fd fe83 	bl	80029bc <HAL_GetTick>
 8004cb6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004cb8:	e009      	b.n	8004cce <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004cba:	f7fd fe7f 	bl	80029bc <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004cc8:	d901      	bls.n	8004cce <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e022      	b.n	8004d14 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004cce:	4b14      	ldr	r3, [pc, #80]	@ (8004d20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cda:	d1ee      	bne.n	8004cba <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004cdc:	4b10      	ldr	r3, [pc, #64]	@ (8004d20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a0f      	ldr	r2, [pc, #60]	@ (8004d20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ce6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ce8:	f7fd fe68 	bl	80029bc <HAL_GetTick>
 8004cec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004cee:	e009      	b.n	8004d04 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004cf0:	f7fd fe64 	bl	80029bc <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004cfe:	d901      	bls.n	8004d04 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e007      	b.n	8004d14 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004d04:	4b06      	ldr	r3, [pc, #24]	@ (8004d20 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d10:	d1ee      	bne.n	8004cf0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	40023800 	.word	0x40023800
 8004d20:	40007000 	.word	0x40007000

08004d24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e29b      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	f000 8087 	beq.w	8004e56 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d48:	4b96      	ldr	r3, [pc, #600]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f003 030c 	and.w	r3, r3, #12
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d00c      	beq.n	8004d6e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d54:	4b93      	ldr	r3, [pc, #588]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f003 030c 	and.w	r3, r3, #12
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d112      	bne.n	8004d86 <HAL_RCC_OscConfig+0x62>
 8004d60:	4b90      	ldr	r3, [pc, #576]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d6c:	d10b      	bne.n	8004d86 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d6e:	4b8d      	ldr	r3, [pc, #564]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d06c      	beq.n	8004e54 <HAL_RCC_OscConfig+0x130>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d168      	bne.n	8004e54 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e275      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d8e:	d106      	bne.n	8004d9e <HAL_RCC_OscConfig+0x7a>
 8004d90:	4b84      	ldr	r3, [pc, #528]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a83      	ldr	r2, [pc, #524]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004d96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d9a:	6013      	str	r3, [r2, #0]
 8004d9c:	e02e      	b.n	8004dfc <HAL_RCC_OscConfig+0xd8>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10c      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x9c>
 8004da6:	4b7f      	ldr	r3, [pc, #508]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a7e      	ldr	r2, [pc, #504]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004dac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004db0:	6013      	str	r3, [r2, #0]
 8004db2:	4b7c      	ldr	r3, [pc, #496]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a7b      	ldr	r2, [pc, #492]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004db8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	e01d      	b.n	8004dfc <HAL_RCC_OscConfig+0xd8>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dc8:	d10c      	bne.n	8004de4 <HAL_RCC_OscConfig+0xc0>
 8004dca:	4b76      	ldr	r3, [pc, #472]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a75      	ldr	r2, [pc, #468]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004dd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dd4:	6013      	str	r3, [r2, #0]
 8004dd6:	4b73      	ldr	r3, [pc, #460]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a72      	ldr	r2, [pc, #456]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	e00b      	b.n	8004dfc <HAL_RCC_OscConfig+0xd8>
 8004de4:	4b6f      	ldr	r3, [pc, #444]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a6e      	ldr	r2, [pc, #440]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004dea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dee:	6013      	str	r3, [r2, #0]
 8004df0:	4b6c      	ldr	r3, [pc, #432]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a6b      	ldr	r2, [pc, #428]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004df6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d013      	beq.n	8004e2c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e04:	f7fd fdda 	bl	80029bc <HAL_GetTick>
 8004e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e0a:	e008      	b.n	8004e1e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e0c:	f7fd fdd6 	bl	80029bc <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	2b64      	cmp	r3, #100	@ 0x64
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e229      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e1e:	4b61      	ldr	r3, [pc, #388]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d0f0      	beq.n	8004e0c <HAL_RCC_OscConfig+0xe8>
 8004e2a:	e014      	b.n	8004e56 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e2c:	f7fd fdc6 	bl	80029bc <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e34:	f7fd fdc2 	bl	80029bc <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b64      	cmp	r3, #100	@ 0x64
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e215      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e46:	4b57      	ldr	r3, [pc, #348]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1f0      	bne.n	8004e34 <HAL_RCC_OscConfig+0x110>
 8004e52:	e000      	b.n	8004e56 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d069      	beq.n	8004f36 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e62:	4b50      	ldr	r3, [pc, #320]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f003 030c 	and.w	r3, r3, #12
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00b      	beq.n	8004e86 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e6e:	4b4d      	ldr	r3, [pc, #308]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 030c 	and.w	r3, r3, #12
 8004e76:	2b08      	cmp	r3, #8
 8004e78:	d11c      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x190>
 8004e7a:	4b4a      	ldr	r3, [pc, #296]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d116      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e86:	4b47      	ldr	r3, [pc, #284]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d005      	beq.n	8004e9e <HAL_RCC_OscConfig+0x17a>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d001      	beq.n	8004e9e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e1e9      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e9e:	4b41      	ldr	r3, [pc, #260]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	00db      	lsls	r3, r3, #3
 8004eac:	493d      	ldr	r1, [pc, #244]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eb2:	e040      	b.n	8004f36 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d023      	beq.n	8004f04 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ebc:	4b39      	ldr	r3, [pc, #228]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a38      	ldr	r2, [pc, #224]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004ec2:	f043 0301 	orr.w	r3, r3, #1
 8004ec6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec8:	f7fd fd78 	bl	80029bc <HAL_GetTick>
 8004ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ece:	e008      	b.n	8004ee2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ed0:	f7fd fd74 	bl	80029bc <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d901      	bls.n	8004ee2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e1c7      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ee2:	4b30      	ldr	r3, [pc, #192]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d0f0      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eee:	4b2d      	ldr	r3, [pc, #180]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	00db      	lsls	r3, r3, #3
 8004efc:	4929      	ldr	r1, [pc, #164]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004efe:	4313      	orrs	r3, r2
 8004f00:	600b      	str	r3, [r1, #0]
 8004f02:	e018      	b.n	8004f36 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f04:	4b27      	ldr	r3, [pc, #156]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a26      	ldr	r2, [pc, #152]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004f0a:	f023 0301 	bic.w	r3, r3, #1
 8004f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f10:	f7fd fd54 	bl	80029bc <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f18:	f7fd fd50 	bl	80029bc <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e1a3      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1f0      	bne.n	8004f18 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d038      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d019      	beq.n	8004f7e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f4a:	4b16      	ldr	r3, [pc, #88]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004f4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f4e:	4a15      	ldr	r2, [pc, #84]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004f50:	f043 0301 	orr.w	r3, r3, #1
 8004f54:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f56:	f7fd fd31 	bl	80029bc <HAL_GetTick>
 8004f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f5c:	e008      	b.n	8004f70 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f5e:	f7fd fd2d 	bl	80029bc <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d901      	bls.n	8004f70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e180      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f70:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004f72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0f0      	beq.n	8004f5e <HAL_RCC_OscConfig+0x23a>
 8004f7c:	e01a      	b.n	8004fb4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f7e:	4b09      	ldr	r3, [pc, #36]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004f80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f82:	4a08      	ldr	r2, [pc, #32]	@ (8004fa4 <HAL_RCC_OscConfig+0x280>)
 8004f84:	f023 0301 	bic.w	r3, r3, #1
 8004f88:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f8a:	f7fd fd17 	bl	80029bc <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f90:	e00a      	b.n	8004fa8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f92:	f7fd fd13 	bl	80029bc <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d903      	bls.n	8004fa8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e166      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
 8004fa4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fa8:	4b92      	ldr	r3, [pc, #584]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8004faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1ee      	bne.n	8004f92 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 80a4 	beq.w	800510a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fc2:	4b8c      	ldr	r3, [pc, #560]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10d      	bne.n	8004fea <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fce:	4b89      	ldr	r3, [pc, #548]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	4a88      	ldr	r2, [pc, #544]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8004fd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fda:	4b86      	ldr	r3, [pc, #536]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe2:	60bb      	str	r3, [r7, #8]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fea:	4b83      	ldr	r3, [pc, #524]	@ (80051f8 <HAL_RCC_OscConfig+0x4d4>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d118      	bne.n	8005028 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004ff6:	4b80      	ldr	r3, [pc, #512]	@ (80051f8 <HAL_RCC_OscConfig+0x4d4>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a7f      	ldr	r2, [pc, #508]	@ (80051f8 <HAL_RCC_OscConfig+0x4d4>)
 8004ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005002:	f7fd fcdb 	bl	80029bc <HAL_GetTick>
 8005006:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005008:	e008      	b.n	800501c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800500a:	f7fd fcd7 	bl	80029bc <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	2b64      	cmp	r3, #100	@ 0x64
 8005016:	d901      	bls.n	800501c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e12a      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800501c:	4b76      	ldr	r3, [pc, #472]	@ (80051f8 <HAL_RCC_OscConfig+0x4d4>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005024:	2b00      	cmp	r3, #0
 8005026:	d0f0      	beq.n	800500a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d106      	bne.n	800503e <HAL_RCC_OscConfig+0x31a>
 8005030:	4b70      	ldr	r3, [pc, #448]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005034:	4a6f      	ldr	r2, [pc, #444]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005036:	f043 0301 	orr.w	r3, r3, #1
 800503a:	6713      	str	r3, [r2, #112]	@ 0x70
 800503c:	e02d      	b.n	800509a <HAL_RCC_OscConfig+0x376>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10c      	bne.n	8005060 <HAL_RCC_OscConfig+0x33c>
 8005046:	4b6b      	ldr	r3, [pc, #428]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504a:	4a6a      	ldr	r2, [pc, #424]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 800504c:	f023 0301 	bic.w	r3, r3, #1
 8005050:	6713      	str	r3, [r2, #112]	@ 0x70
 8005052:	4b68      	ldr	r3, [pc, #416]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005056:	4a67      	ldr	r2, [pc, #412]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005058:	f023 0304 	bic.w	r3, r3, #4
 800505c:	6713      	str	r3, [r2, #112]	@ 0x70
 800505e:	e01c      	b.n	800509a <HAL_RCC_OscConfig+0x376>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	2b05      	cmp	r3, #5
 8005066:	d10c      	bne.n	8005082 <HAL_RCC_OscConfig+0x35e>
 8005068:	4b62      	ldr	r3, [pc, #392]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 800506a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800506c:	4a61      	ldr	r2, [pc, #388]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 800506e:	f043 0304 	orr.w	r3, r3, #4
 8005072:	6713      	str	r3, [r2, #112]	@ 0x70
 8005074:	4b5f      	ldr	r3, [pc, #380]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005078:	4a5e      	ldr	r2, [pc, #376]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 800507a:	f043 0301 	orr.w	r3, r3, #1
 800507e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005080:	e00b      	b.n	800509a <HAL_RCC_OscConfig+0x376>
 8005082:	4b5c      	ldr	r3, [pc, #368]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005086:	4a5b      	ldr	r2, [pc, #364]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005088:	f023 0301 	bic.w	r3, r3, #1
 800508c:	6713      	str	r3, [r2, #112]	@ 0x70
 800508e:	4b59      	ldr	r3, [pc, #356]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005092:	4a58      	ldr	r2, [pc, #352]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005094:	f023 0304 	bic.w	r3, r3, #4
 8005098:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d015      	beq.n	80050ce <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a2:	f7fd fc8b 	bl	80029bc <HAL_GetTick>
 80050a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a8:	e00a      	b.n	80050c0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050aa:	f7fd fc87 	bl	80029bc <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d901      	bls.n	80050c0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e0d8      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050c0:	4b4c      	ldr	r3, [pc, #304]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 80050c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0ee      	beq.n	80050aa <HAL_RCC_OscConfig+0x386>
 80050cc:	e014      	b.n	80050f8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ce:	f7fd fc75 	bl	80029bc <HAL_GetTick>
 80050d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050d4:	e00a      	b.n	80050ec <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d6:	f7fd fc71 	bl	80029bc <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e0c2      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ec:	4b41      	ldr	r3, [pc, #260]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 80050ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f0:	f003 0302 	and.w	r3, r3, #2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d1ee      	bne.n	80050d6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050f8:	7dfb      	ldrb	r3, [r7, #23]
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d105      	bne.n	800510a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050fe:	4b3d      	ldr	r3, [pc, #244]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005102:	4a3c      	ldr	r2, [pc, #240]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005104:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005108:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	699b      	ldr	r3, [r3, #24]
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 80ae 	beq.w	8005270 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005114:	4b37      	ldr	r3, [pc, #220]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 030c 	and.w	r3, r3, #12
 800511c:	2b08      	cmp	r3, #8
 800511e:	d06d      	beq.n	80051fc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d14b      	bne.n	80051c0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005128:	4b32      	ldr	r3, [pc, #200]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a31      	ldr	r2, [pc, #196]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 800512e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005134:	f7fd fc42 	bl	80029bc <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800513c:	f7fd fc3e 	bl	80029bc <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e091      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800514e:	4b29      	ldr	r3, [pc, #164]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f0      	bne.n	800513c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	69da      	ldr	r2, [r3, #28]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	431a      	orrs	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005168:	019b      	lsls	r3, r3, #6
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005170:	085b      	lsrs	r3, r3, #1
 8005172:	3b01      	subs	r3, #1
 8005174:	041b      	lsls	r3, r3, #16
 8005176:	431a      	orrs	r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517c:	061b      	lsls	r3, r3, #24
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005184:	071b      	lsls	r3, r3, #28
 8005186:	491b      	ldr	r1, [pc, #108]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005188:	4313      	orrs	r3, r2
 800518a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800518c:	4b19      	ldr	r3, [pc, #100]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a18      	ldr	r2, [pc, #96]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 8005192:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005196:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005198:	f7fd fc10 	bl	80029bc <HAL_GetTick>
 800519c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800519e:	e008      	b.n	80051b2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a0:	f7fd fc0c 	bl	80029bc <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e05f      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051b2:	4b10      	ldr	r3, [pc, #64]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d0f0      	beq.n	80051a0 <HAL_RCC_OscConfig+0x47c>
 80051be:	e057      	b.n	8005270 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c0:	4b0c      	ldr	r3, [pc, #48]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a0b      	ldr	r2, [pc, #44]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 80051c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051cc:	f7fd fbf6 	bl	80029bc <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051d2:	e008      	b.n	80051e6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d4:	f7fd fbf2 	bl	80029bc <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e045      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051e6:	4b03      	ldr	r3, [pc, #12]	@ (80051f4 <HAL_RCC_OscConfig+0x4d0>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1f0      	bne.n	80051d4 <HAL_RCC_OscConfig+0x4b0>
 80051f2:	e03d      	b.n	8005270 <HAL_RCC_OscConfig+0x54c>
 80051f4:	40023800 	.word	0x40023800
 80051f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80051fc:	4b1f      	ldr	r3, [pc, #124]	@ (800527c <HAL_RCC_OscConfig+0x558>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d030      	beq.n	800526c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005214:	429a      	cmp	r2, r3
 8005216:	d129      	bne.n	800526c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005222:	429a      	cmp	r2, r3
 8005224:	d122      	bne.n	800526c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800522c:	4013      	ands	r3, r2
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005232:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005234:	4293      	cmp	r3, r2
 8005236:	d119      	bne.n	800526c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005242:	085b      	lsrs	r3, r3, #1
 8005244:	3b01      	subs	r3, #1
 8005246:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005248:	429a      	cmp	r2, r3
 800524a:	d10f      	bne.n	800526c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005256:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005258:	429a      	cmp	r2, r3
 800525a:	d107      	bne.n	800526c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005266:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005268:	429a      	cmp	r2, r3
 800526a:	d001      	beq.n	8005270 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e000      	b.n	8005272 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3718      	adds	r7, #24
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	40023800 	.word	0x40023800

08005280 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800528a:	2300      	movs	r3, #0
 800528c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e0d0      	b.n	800543a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005298:	4b6a      	ldr	r3, [pc, #424]	@ (8005444 <HAL_RCC_ClockConfig+0x1c4>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 030f 	and.w	r3, r3, #15
 80052a0:	683a      	ldr	r2, [r7, #0]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d910      	bls.n	80052c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052a6:	4b67      	ldr	r3, [pc, #412]	@ (8005444 <HAL_RCC_ClockConfig+0x1c4>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f023 020f 	bic.w	r2, r3, #15
 80052ae:	4965      	ldr	r1, [pc, #404]	@ (8005444 <HAL_RCC_ClockConfig+0x1c4>)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052b6:	4b63      	ldr	r3, [pc, #396]	@ (8005444 <HAL_RCC_ClockConfig+0x1c4>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 030f 	and.w	r3, r3, #15
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d001      	beq.n	80052c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e0b8      	b.n	800543a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d020      	beq.n	8005316 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d005      	beq.n	80052ec <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052e0:	4b59      	ldr	r3, [pc, #356]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	4a58      	ldr	r2, [pc, #352]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 80052e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0308 	and.w	r3, r3, #8
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d005      	beq.n	8005304 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052f8:	4b53      	ldr	r3, [pc, #332]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	4a52      	ldr	r2, [pc, #328]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 80052fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005302:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005304:	4b50      	ldr	r3, [pc, #320]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	494d      	ldr	r1, [pc, #308]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 8005312:	4313      	orrs	r3, r2
 8005314:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d040      	beq.n	80053a4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2b01      	cmp	r3, #1
 8005328:	d107      	bne.n	800533a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800532a:	4b47      	ldr	r3, [pc, #284]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d115      	bne.n	8005362 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e07f      	b.n	800543a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	2b02      	cmp	r3, #2
 8005340:	d107      	bne.n	8005352 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005342:	4b41      	ldr	r3, [pc, #260]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d109      	bne.n	8005362 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e073      	b.n	800543a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005352:	4b3d      	ldr	r3, [pc, #244]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d101      	bne.n	8005362 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e06b      	b.n	800543a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005362:	4b39      	ldr	r3, [pc, #228]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f023 0203 	bic.w	r2, r3, #3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	4936      	ldr	r1, [pc, #216]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 8005370:	4313      	orrs	r3, r2
 8005372:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005374:	f7fd fb22 	bl	80029bc <HAL_GetTick>
 8005378:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800537a:	e00a      	b.n	8005392 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800537c:	f7fd fb1e 	bl	80029bc <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800538a:	4293      	cmp	r3, r2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e053      	b.n	800543a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005392:	4b2d      	ldr	r3, [pc, #180]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f003 020c 	and.w	r2, r3, #12
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d1eb      	bne.n	800537c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053a4:	4b27      	ldr	r3, [pc, #156]	@ (8005444 <HAL_RCC_ClockConfig+0x1c4>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 030f 	and.w	r3, r3, #15
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d210      	bcs.n	80053d4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053b2:	4b24      	ldr	r3, [pc, #144]	@ (8005444 <HAL_RCC_ClockConfig+0x1c4>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f023 020f 	bic.w	r2, r3, #15
 80053ba:	4922      	ldr	r1, [pc, #136]	@ (8005444 <HAL_RCC_ClockConfig+0x1c4>)
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	4313      	orrs	r3, r2
 80053c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053c2:	4b20      	ldr	r3, [pc, #128]	@ (8005444 <HAL_RCC_ClockConfig+0x1c4>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 030f 	and.w	r3, r3, #15
 80053ca:	683a      	ldr	r2, [r7, #0]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d001      	beq.n	80053d4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e032      	b.n	800543a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0304 	and.w	r3, r3, #4
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d008      	beq.n	80053f2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053e0:	4b19      	ldr	r3, [pc, #100]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	4916      	ldr	r1, [pc, #88]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0308 	and.w	r3, r3, #8
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d009      	beq.n	8005412 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053fe:	4b12      	ldr	r3, [pc, #72]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	00db      	lsls	r3, r3, #3
 800540c:	490e      	ldr	r1, [pc, #56]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 800540e:	4313      	orrs	r3, r2
 8005410:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005412:	f000 f821 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 8005416:	4602      	mov	r2, r0
 8005418:	4b0b      	ldr	r3, [pc, #44]	@ (8005448 <HAL_RCC_ClockConfig+0x1c8>)
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	091b      	lsrs	r3, r3, #4
 800541e:	f003 030f 	and.w	r3, r3, #15
 8005422:	490a      	ldr	r1, [pc, #40]	@ (800544c <HAL_RCC_ClockConfig+0x1cc>)
 8005424:	5ccb      	ldrb	r3, [r1, r3]
 8005426:	fa22 f303 	lsr.w	r3, r2, r3
 800542a:	4a09      	ldr	r2, [pc, #36]	@ (8005450 <HAL_RCC_ClockConfig+0x1d0>)
 800542c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800542e:	4b09      	ldr	r3, [pc, #36]	@ (8005454 <HAL_RCC_ClockConfig+0x1d4>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4618      	mov	r0, r3
 8005434:	f7fc fcf4 	bl	8001e20 <HAL_InitTick>

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	40023c00 	.word	0x40023c00
 8005448:	40023800 	.word	0x40023800
 800544c:	08024c2c 	.word	0x08024c2c
 8005450:	20000010 	.word	0x20000010
 8005454:	20000014 	.word	0x20000014

08005458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800545c:	b094      	sub	sp, #80	@ 0x50
 800545e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005460:	2300      	movs	r3, #0
 8005462:	647b      	str	r3, [r7, #68]	@ 0x44
 8005464:	2300      	movs	r3, #0
 8005466:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005468:	2300      	movs	r3, #0
 800546a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800546c:	2300      	movs	r3, #0
 800546e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005470:	4b79      	ldr	r3, [pc, #484]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x200>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 030c 	and.w	r3, r3, #12
 8005478:	2b08      	cmp	r3, #8
 800547a:	d00d      	beq.n	8005498 <HAL_RCC_GetSysClockFreq+0x40>
 800547c:	2b08      	cmp	r3, #8
 800547e:	f200 80e1 	bhi.w	8005644 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005482:	2b00      	cmp	r3, #0
 8005484:	d002      	beq.n	800548c <HAL_RCC_GetSysClockFreq+0x34>
 8005486:	2b04      	cmp	r3, #4
 8005488:	d003      	beq.n	8005492 <HAL_RCC_GetSysClockFreq+0x3a>
 800548a:	e0db      	b.n	8005644 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800548c:	4b73      	ldr	r3, [pc, #460]	@ (800565c <HAL_RCC_GetSysClockFreq+0x204>)
 800548e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005490:	e0db      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005492:	4b72      	ldr	r3, [pc, #456]	@ (800565c <HAL_RCC_GetSysClockFreq+0x204>)
 8005494:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005496:	e0d8      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005498:	4b6f      	ldr	r3, [pc, #444]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x200>)
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80054a2:	4b6d      	ldr	r3, [pc, #436]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x200>)
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d063      	beq.n	8005576 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x200>)
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	099b      	lsrs	r3, r3, #6
 80054b4:	2200      	movs	r2, #0
 80054b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80054ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80054c2:	2300      	movs	r3, #0
 80054c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80054c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80054ca:	4622      	mov	r2, r4
 80054cc:	462b      	mov	r3, r5
 80054ce:	f04f 0000 	mov.w	r0, #0
 80054d2:	f04f 0100 	mov.w	r1, #0
 80054d6:	0159      	lsls	r1, r3, #5
 80054d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054dc:	0150      	lsls	r0, r2, #5
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	4621      	mov	r1, r4
 80054e4:	1a51      	subs	r1, r2, r1
 80054e6:	6139      	str	r1, [r7, #16]
 80054e8:	4629      	mov	r1, r5
 80054ea:	eb63 0301 	sbc.w	r3, r3, r1
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	f04f 0200 	mov.w	r2, #0
 80054f4:	f04f 0300 	mov.w	r3, #0
 80054f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054fc:	4659      	mov	r1, fp
 80054fe:	018b      	lsls	r3, r1, #6
 8005500:	4651      	mov	r1, sl
 8005502:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005506:	4651      	mov	r1, sl
 8005508:	018a      	lsls	r2, r1, #6
 800550a:	4651      	mov	r1, sl
 800550c:	ebb2 0801 	subs.w	r8, r2, r1
 8005510:	4659      	mov	r1, fp
 8005512:	eb63 0901 	sbc.w	r9, r3, r1
 8005516:	f04f 0200 	mov.w	r2, #0
 800551a:	f04f 0300 	mov.w	r3, #0
 800551e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005522:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005526:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800552a:	4690      	mov	r8, r2
 800552c:	4699      	mov	r9, r3
 800552e:	4623      	mov	r3, r4
 8005530:	eb18 0303 	adds.w	r3, r8, r3
 8005534:	60bb      	str	r3, [r7, #8]
 8005536:	462b      	mov	r3, r5
 8005538:	eb49 0303 	adc.w	r3, r9, r3
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	f04f 0200 	mov.w	r2, #0
 8005542:	f04f 0300 	mov.w	r3, #0
 8005546:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800554a:	4629      	mov	r1, r5
 800554c:	028b      	lsls	r3, r1, #10
 800554e:	4621      	mov	r1, r4
 8005550:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005554:	4621      	mov	r1, r4
 8005556:	028a      	lsls	r2, r1, #10
 8005558:	4610      	mov	r0, r2
 800555a:	4619      	mov	r1, r3
 800555c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800555e:	2200      	movs	r2, #0
 8005560:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005562:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005564:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005568:	f7fb f87e 	bl	8000668 <__aeabi_uldivmod>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	4613      	mov	r3, r2
 8005572:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005574:	e058      	b.n	8005628 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005576:	4b38      	ldr	r3, [pc, #224]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x200>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	099b      	lsrs	r3, r3, #6
 800557c:	2200      	movs	r2, #0
 800557e:	4618      	mov	r0, r3
 8005580:	4611      	mov	r1, r2
 8005582:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005586:	623b      	str	r3, [r7, #32]
 8005588:	2300      	movs	r3, #0
 800558a:	627b      	str	r3, [r7, #36]	@ 0x24
 800558c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005590:	4642      	mov	r2, r8
 8005592:	464b      	mov	r3, r9
 8005594:	f04f 0000 	mov.w	r0, #0
 8005598:	f04f 0100 	mov.w	r1, #0
 800559c:	0159      	lsls	r1, r3, #5
 800559e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055a2:	0150      	lsls	r0, r2, #5
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4641      	mov	r1, r8
 80055aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80055ae:	4649      	mov	r1, r9
 80055b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80055c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80055c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80055c8:	ebb2 040a 	subs.w	r4, r2, sl
 80055cc:	eb63 050b 	sbc.w	r5, r3, fp
 80055d0:	f04f 0200 	mov.w	r2, #0
 80055d4:	f04f 0300 	mov.w	r3, #0
 80055d8:	00eb      	lsls	r3, r5, #3
 80055da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055de:	00e2      	lsls	r2, r4, #3
 80055e0:	4614      	mov	r4, r2
 80055e2:	461d      	mov	r5, r3
 80055e4:	4643      	mov	r3, r8
 80055e6:	18e3      	adds	r3, r4, r3
 80055e8:	603b      	str	r3, [r7, #0]
 80055ea:	464b      	mov	r3, r9
 80055ec:	eb45 0303 	adc.w	r3, r5, r3
 80055f0:	607b      	str	r3, [r7, #4]
 80055f2:	f04f 0200 	mov.w	r2, #0
 80055f6:	f04f 0300 	mov.w	r3, #0
 80055fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055fe:	4629      	mov	r1, r5
 8005600:	028b      	lsls	r3, r1, #10
 8005602:	4621      	mov	r1, r4
 8005604:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005608:	4621      	mov	r1, r4
 800560a:	028a      	lsls	r2, r1, #10
 800560c:	4610      	mov	r0, r2
 800560e:	4619      	mov	r1, r3
 8005610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005612:	2200      	movs	r2, #0
 8005614:	61bb      	str	r3, [r7, #24]
 8005616:	61fa      	str	r2, [r7, #28]
 8005618:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800561c:	f7fb f824 	bl	8000668 <__aeabi_uldivmod>
 8005620:	4602      	mov	r2, r0
 8005622:	460b      	mov	r3, r1
 8005624:	4613      	mov	r3, r2
 8005626:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005628:	4b0b      	ldr	r3, [pc, #44]	@ (8005658 <HAL_RCC_GetSysClockFreq+0x200>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	f003 0303 	and.w	r3, r3, #3
 8005632:	3301      	adds	r3, #1
 8005634:	005b      	lsls	r3, r3, #1
 8005636:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005638:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800563a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800563c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005640:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005642:	e002      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005644:	4b05      	ldr	r3, [pc, #20]	@ (800565c <HAL_RCC_GetSysClockFreq+0x204>)
 8005646:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005648:	bf00      	nop
    }
  }
  return sysclockfreq;
 800564a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800564c:	4618      	mov	r0, r3
 800564e:	3750      	adds	r7, #80	@ 0x50
 8005650:	46bd      	mov	sp, r7
 8005652:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005656:	bf00      	nop
 8005658:	40023800 	.word	0x40023800
 800565c:	00f42400 	.word	0x00f42400

08005660 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005664:	4b03      	ldr	r3, [pc, #12]	@ (8005674 <HAL_RCC_GetHCLKFreq+0x14>)
 8005666:	681b      	ldr	r3, [r3, #0]
}
 8005668:	4618      	mov	r0, r3
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	20000010 	.word	0x20000010

08005678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800567c:	f7ff fff0 	bl	8005660 <HAL_RCC_GetHCLKFreq>
 8005680:	4602      	mov	r2, r0
 8005682:	4b05      	ldr	r3, [pc, #20]	@ (8005698 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	0a9b      	lsrs	r3, r3, #10
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	4903      	ldr	r1, [pc, #12]	@ (800569c <HAL_RCC_GetPCLK1Freq+0x24>)
 800568e:	5ccb      	ldrb	r3, [r1, r3]
 8005690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005694:	4618      	mov	r0, r3
 8005696:	bd80      	pop	{r7, pc}
 8005698:	40023800 	.word	0x40023800
 800569c:	08024c3c 	.word	0x08024c3c

080056a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056a4:	f7ff ffdc 	bl	8005660 <HAL_RCC_GetHCLKFreq>
 80056a8:	4602      	mov	r2, r0
 80056aa:	4b05      	ldr	r3, [pc, #20]	@ (80056c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	0b5b      	lsrs	r3, r3, #13
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	4903      	ldr	r1, [pc, #12]	@ (80056c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056b6:	5ccb      	ldrb	r3, [r1, r3]
 80056b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056bc:	4618      	mov	r0, r3
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	40023800 	.word	0x40023800
 80056c4:	08024c3c 	.word	0x08024c3c

080056c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	220f      	movs	r2, #15
 80056d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80056d8:	4b12      	ldr	r3, [pc, #72]	@ (8005724 <HAL_RCC_GetClockConfig+0x5c>)
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	f003 0203 	and.w	r2, r3, #3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80056e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005724 <HAL_RCC_GetClockConfig+0x5c>)
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80056f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005724 <HAL_RCC_GetClockConfig+0x5c>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80056fc:	4b09      	ldr	r3, [pc, #36]	@ (8005724 <HAL_RCC_GetClockConfig+0x5c>)
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	08db      	lsrs	r3, r3, #3
 8005702:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800570a:	4b07      	ldr	r3, [pc, #28]	@ (8005728 <HAL_RCC_GetClockConfig+0x60>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 020f 	and.w	r2, r3, #15
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	601a      	str	r2, [r3, #0]
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	40023800 	.word	0x40023800
 8005728:	40023c00 	.word	0x40023c00

0800572c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b088      	sub	sp, #32
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005734:	2300      	movs	r3, #0
 8005736:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005738:	2300      	movs	r3, #0
 800573a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800573c:	2300      	movs	r3, #0
 800573e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005740:	2300      	movs	r3, #0
 8005742:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005744:	2300      	movs	r3, #0
 8005746:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0301 	and.w	r3, r3, #1
 8005750:	2b00      	cmp	r3, #0
 8005752:	d012      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005754:	4b69      	ldr	r3, [pc, #420]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	4a68      	ldr	r2, [pc, #416]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800575a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800575e:	6093      	str	r3, [r2, #8]
 8005760:	4b66      	ldr	r3, [pc, #408]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005768:	4964      	ldr	r1, [pc, #400]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800576a:	4313      	orrs	r3, r2
 800576c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005776:	2301      	movs	r3, #1
 8005778:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d017      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005786:	4b5d      	ldr	r3, [pc, #372]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005788:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800578c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005794:	4959      	ldr	r1, [pc, #356]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005796:	4313      	orrs	r3, r2
 8005798:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057a4:	d101      	bne.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80057a6:	2301      	movs	r3, #1
 80057a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80057b2:	2301      	movs	r3, #1
 80057b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d017      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80057c2:	4b4e      	ldr	r3, [pc, #312]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057c8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d0:	494a      	ldr	r1, [pc, #296]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057e0:	d101      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80057e2:	2301      	movs	r3, #1
 80057e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80057ee:	2301      	movs	r3, #1
 80057f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d001      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80057fe:	2301      	movs	r3, #1
 8005800:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	2b00      	cmp	r3, #0
 800580c:	f000 808b 	beq.w	8005926 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005810:	4b3a      	ldr	r3, [pc, #232]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005814:	4a39      	ldr	r2, [pc, #228]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800581a:	6413      	str	r3, [r2, #64]	@ 0x40
 800581c:	4b37      	ldr	r3, [pc, #220]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800581e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005824:	60bb      	str	r3, [r7, #8]
 8005826:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005828:	4b35      	ldr	r3, [pc, #212]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a34      	ldr	r2, [pc, #208]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800582e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005832:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005834:	f7fd f8c2 	bl	80029bc <HAL_GetTick>
 8005838:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800583a:	e008      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800583c:	f7fd f8be 	bl	80029bc <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b64      	cmp	r3, #100	@ 0x64
 8005848:	d901      	bls.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e38f      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800584e:	4b2c      	ldr	r3, [pc, #176]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0f0      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800585a:	4b28      	ldr	r3, [pc, #160]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800585c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800585e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005862:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d035      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800586e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	429a      	cmp	r2, r3
 8005876:	d02e      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005878:	4b20      	ldr	r3, [pc, #128]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800587a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800587c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005880:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005882:	4b1e      	ldr	r3, [pc, #120]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005886:	4a1d      	ldr	r2, [pc, #116]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800588c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800588e:	4b1b      	ldr	r3, [pc, #108]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005892:	4a1a      	ldr	r2, [pc, #104]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005894:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005898:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800589a:	4a18      	ldr	r2, [pc, #96]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80058a0:	4b16      	ldr	r3, [pc, #88]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d114      	bne.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ac:	f7fd f886 	bl	80029bc <HAL_GetTick>
 80058b0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058b2:	e00a      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058b4:	f7fd f882 	bl	80029bc <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d901      	bls.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e351      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ca:	4b0c      	ldr	r3, [pc, #48]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d0ee      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058e2:	d111      	bne.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80058e4:	4b05      	ldr	r3, [pc, #20]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80058f0:	4b04      	ldr	r3, [pc, #16]	@ (8005904 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80058f2:	400b      	ands	r3, r1
 80058f4:	4901      	ldr	r1, [pc, #4]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	608b      	str	r3, [r1, #8]
 80058fa:	e00b      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80058fc:	40023800 	.word	0x40023800
 8005900:	40007000 	.word	0x40007000
 8005904:	0ffffcff 	.word	0x0ffffcff
 8005908:	4bac      	ldr	r3, [pc, #688]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	4aab      	ldr	r2, [pc, #684]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800590e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005912:	6093      	str	r3, [r2, #8]
 8005914:	4ba9      	ldr	r3, [pc, #676]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005916:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005920:	49a6      	ldr	r1, [pc, #664]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005922:	4313      	orrs	r3, r2
 8005924:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0310 	and.w	r3, r3, #16
 800592e:	2b00      	cmp	r3, #0
 8005930:	d010      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005932:	4ba2      	ldr	r3, [pc, #648]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005934:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005938:	4aa0      	ldr	r2, [pc, #640]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800593a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800593e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005942:	4b9e      	ldr	r3, [pc, #632]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005944:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800594c:	499b      	ldr	r1, [pc, #620]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800594e:	4313      	orrs	r3, r2
 8005950:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00a      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005960:	4b96      	ldr	r3, [pc, #600]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005966:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800596e:	4993      	ldr	r1, [pc, #588]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005970:	4313      	orrs	r3, r2
 8005972:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00a      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005982:	4b8e      	ldr	r3, [pc, #568]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005988:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005990:	498a      	ldr	r1, [pc, #552]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005992:	4313      	orrs	r3, r2
 8005994:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00a      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059a4:	4b85      	ldr	r3, [pc, #532]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059b2:	4982      	ldr	r1, [pc, #520]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80059c6:	4b7d      	ldr	r3, [pc, #500]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d4:	4979      	ldr	r1, [pc, #484]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00a      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059e8:	4b74      	ldr	r3, [pc, #464]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ee:	f023 0203 	bic.w	r2, r3, #3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059f6:	4971      	ldr	r1, [pc, #452]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00a      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a0a:	4b6c      	ldr	r3, [pc, #432]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a10:	f023 020c 	bic.w	r2, r3, #12
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a18:	4968      	ldr	r1, [pc, #416]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00a      	beq.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a2c:	4b63      	ldr	r3, [pc, #396]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a32:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a3a:	4960      	ldr	r1, [pc, #384]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00a      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a4e:	4b5b      	ldr	r3, [pc, #364]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a54:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a5c:	4957      	ldr	r1, [pc, #348]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00a      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005a70:	4b52      	ldr	r3, [pc, #328]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a76:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a7e:	494f      	ldr	r1, [pc, #316]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00a      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005a92:	4b4a      	ldr	r3, [pc, #296]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a98:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa0:	4946      	ldr	r1, [pc, #280]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00a      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005ab4:	4b41      	ldr	r3, [pc, #260]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac2:	493e      	ldr	r1, [pc, #248]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d00a      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005ad6:	4b39      	ldr	r3, [pc, #228]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005adc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ae4:	4935      	ldr	r1, [pc, #212]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00a      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005af8:	4b30      	ldr	r3, [pc, #192]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005afe:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b06:	492d      	ldr	r1, [pc, #180]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d011      	beq.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005b1a:	4b28      	ldr	r3, [pc, #160]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b20:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b28:	4924      	ldr	r1, [pc, #144]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b38:	d101      	bne.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0308 	and.w	r3, r3, #8
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00a      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b5a:	4b18      	ldr	r3, [pc, #96]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b60:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b68:	4914      	ldr	r1, [pc, #80]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00b      	beq.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b82:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b8c:	490b      	ldr	r1, [pc, #44]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00f      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005ba0:	4b06      	ldr	r3, [pc, #24]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bb0:	4902      	ldr	r1, [pc, #8]	@ (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005bb8:	e002      	b.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005bba:	bf00      	nop
 8005bbc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00b      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005bcc:	4b8a      	ldr	r3, [pc, #552]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bd2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bdc:	4986      	ldr	r1, [pc, #536]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bde:	4313      	orrs	r3, r2
 8005be0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00b      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005bf0:	4b81      	ldr	r3, [pc, #516]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bf6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c00:	497d      	ldr	r1, [pc, #500]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d006      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	f000 80d6 	beq.w	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005c1c:	4b76      	ldr	r3, [pc, #472]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a75      	ldr	r2, [pc, #468]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c28:	f7fc fec8 	bl	80029bc <HAL_GetTick>
 8005c2c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c2e:	e008      	b.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c30:	f7fc fec4 	bl	80029bc <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b64      	cmp	r3, #100	@ 0x64
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e195      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c42:	4b6d      	ldr	r3, [pc, #436]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1f0      	bne.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d021      	beq.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d11d      	bne.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005c62:	4b65      	ldr	r3, [pc, #404]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c68:	0c1b      	lsrs	r3, r3, #16
 8005c6a:	f003 0303 	and.w	r3, r3, #3
 8005c6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005c70:	4b61      	ldr	r3, [pc, #388]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c76:	0e1b      	lsrs	r3, r3, #24
 8005c78:	f003 030f 	and.w	r3, r3, #15
 8005c7c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	019a      	lsls	r2, r3, #6
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	041b      	lsls	r3, r3, #16
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	061b      	lsls	r3, r3, #24
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	071b      	lsls	r3, r3, #28
 8005c96:	4958      	ldr	r1, [pc, #352]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d004      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cb2:	d00a      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d02e      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005cc8:	d129      	bne.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005cca:	4b4b      	ldr	r3, [pc, #300]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ccc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cd0:	0c1b      	lsrs	r3, r3, #16
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005cd8:	4b47      	ldr	r3, [pc, #284]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005cda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cde:	0f1b      	lsrs	r3, r3, #28
 8005ce0:	f003 0307 	and.w	r3, r3, #7
 8005ce4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	019a      	lsls	r2, r3, #6
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	041b      	lsls	r3, r3, #16
 8005cf0:	431a      	orrs	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	061b      	lsls	r3, r3, #24
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	071b      	lsls	r3, r3, #28
 8005cfe:	493e      	ldr	r1, [pc, #248]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d00:	4313      	orrs	r3, r2
 8005d02:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005d06:	4b3c      	ldr	r3, [pc, #240]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d0c:	f023 021f 	bic.w	r2, r3, #31
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d14:	3b01      	subs	r3, #1
 8005d16:	4938      	ldr	r1, [pc, #224]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d01d      	beq.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005d2a:	4b33      	ldr	r3, [pc, #204]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d30:	0e1b      	lsrs	r3, r3, #24
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005d38:	4b2f      	ldr	r3, [pc, #188]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d3e:	0f1b      	lsrs	r3, r3, #28
 8005d40:	f003 0307 	and.w	r3, r3, #7
 8005d44:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	019a      	lsls	r2, r3, #6
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	041b      	lsls	r3, r3, #16
 8005d52:	431a      	orrs	r2, r3
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	061b      	lsls	r3, r3, #24
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	071b      	lsls	r3, r3, #28
 8005d5e:	4926      	ldr	r1, [pc, #152]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d60:	4313      	orrs	r3, r2
 8005d62:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d011      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	019a      	lsls	r2, r3, #6
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	041b      	lsls	r3, r3, #16
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	061b      	lsls	r3, r3, #24
 8005d86:	431a      	orrs	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	071b      	lsls	r3, r3, #28
 8005d8e:	491a      	ldr	r1, [pc, #104]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005d96:	4b18      	ldr	r3, [pc, #96]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a17      	ldr	r2, [pc, #92]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005d9c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005da0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005da2:	f7fc fe0b 	bl	80029bc <HAL_GetTick>
 8005da6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005da8:	e008      	b.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005daa:	f7fc fe07 	bl	80029bc <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b64      	cmp	r3, #100	@ 0x64
 8005db6:	d901      	bls.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e0d8      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d0f0      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	f040 80ce 	bne.w	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005dd0:	4b09      	ldr	r3, [pc, #36]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a08      	ldr	r2, [pc, #32]	@ (8005df8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ddc:	f7fc fdee 	bl	80029bc <HAL_GetTick>
 8005de0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005de2:	e00b      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005de4:	f7fc fdea 	bl	80029bc <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b64      	cmp	r3, #100	@ 0x64
 8005df0:	d904      	bls.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e0bb      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005df6:	bf00      	nop
 8005df8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005dfc:	4b5e      	ldr	r3, [pc, #376]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e08:	d0ec      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d003      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d009      	beq.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d02e      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d12a      	bne.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005e32:	4b51      	ldr	r3, [pc, #324]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e38:	0c1b      	lsrs	r3, r3, #16
 8005e3a:	f003 0303 	and.w	r3, r3, #3
 8005e3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005e40:	4b4d      	ldr	r3, [pc, #308]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e46:	0f1b      	lsrs	r3, r3, #28
 8005e48:	f003 0307 	and.w	r3, r3, #7
 8005e4c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	019a      	lsls	r2, r3, #6
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	041b      	lsls	r3, r3, #16
 8005e58:	431a      	orrs	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	061b      	lsls	r3, r3, #24
 8005e60:	431a      	orrs	r2, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	071b      	lsls	r3, r3, #28
 8005e66:	4944      	ldr	r1, [pc, #272]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005e6e:	4b42      	ldr	r3, [pc, #264]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e74:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	021b      	lsls	r3, r3, #8
 8005e80:	493d      	ldr	r1, [pc, #244]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d022      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e9c:	d11d      	bne.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e9e:	4b36      	ldr	r3, [pc, #216]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea4:	0e1b      	lsrs	r3, r3, #24
 8005ea6:	f003 030f 	and.w	r3, r3, #15
 8005eaa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005eac:	4b32      	ldr	r3, [pc, #200]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb2:	0f1b      	lsrs	r3, r3, #28
 8005eb4:	f003 0307 	and.w	r3, r3, #7
 8005eb8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	019a      	lsls	r2, r3, #6
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	041b      	lsls	r3, r3, #16
 8005ec6:	431a      	orrs	r2, r3
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	061b      	lsls	r3, r3, #24
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	071b      	lsls	r3, r3, #28
 8005ed2:	4929      	ldr	r1, [pc, #164]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0308 	and.w	r3, r3, #8
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d028      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005ee6:	4b24      	ldr	r3, [pc, #144]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eec:	0e1b      	lsrs	r3, r3, #24
 8005eee:	f003 030f 	and.w	r3, r3, #15
 8005ef2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005ef4:	4b20      	ldr	r3, [pc, #128]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005efa:	0c1b      	lsrs	r3, r3, #16
 8005efc:	f003 0303 	and.w	r3, r3, #3
 8005f00:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	019a      	lsls	r2, r3, #6
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	041b      	lsls	r3, r3, #16
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	061b      	lsls	r3, r3, #24
 8005f12:	431a      	orrs	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	071b      	lsls	r3, r3, #28
 8005f1a:	4917      	ldr	r1, [pc, #92]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005f22:	4b15      	ldr	r3, [pc, #84]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f30:	4911      	ldr	r1, [pc, #68]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005f38:	4b0f      	ldr	r3, [pc, #60]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f44:	f7fc fd3a 	bl	80029bc <HAL_GetTick>
 8005f48:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f4a:	e008      	b.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005f4c:	f7fc fd36 	bl	80029bc <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	2b64      	cmp	r3, #100	@ 0x64
 8005f58:	d901      	bls.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e007      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f5e:	4b06      	ldr	r3, [pc, #24]	@ (8005f78 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f6a:	d1ef      	bne.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3720      	adds	r7, #32
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	40023800 	.word	0x40023800

08005f7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e049      	b.n	8006022 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d106      	bne.n	8005fa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7fc fa26 	bl	80023f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2202      	movs	r2, #2
 8005fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	3304      	adds	r3, #4
 8005fb8:	4619      	mov	r1, r3
 8005fba:	4610      	mov	r0, r2
 8005fbc:	f000 fcf6 	bl	80069ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3708      	adds	r7, #8
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
	...

0800602c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800602c:	b480      	push	{r7}
 800602e:	b085      	sub	sp, #20
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b01      	cmp	r3, #1
 800603e:	d001      	beq.n	8006044 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e04c      	b.n	80060de <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a26      	ldr	r2, [pc, #152]	@ (80060ec <HAL_TIM_Base_Start+0xc0>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d022      	beq.n	800609c <HAL_TIM_Base_Start+0x70>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800605e:	d01d      	beq.n	800609c <HAL_TIM_Base_Start+0x70>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a22      	ldr	r2, [pc, #136]	@ (80060f0 <HAL_TIM_Base_Start+0xc4>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d018      	beq.n	800609c <HAL_TIM_Base_Start+0x70>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a21      	ldr	r2, [pc, #132]	@ (80060f4 <HAL_TIM_Base_Start+0xc8>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d013      	beq.n	800609c <HAL_TIM_Base_Start+0x70>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a1f      	ldr	r2, [pc, #124]	@ (80060f8 <HAL_TIM_Base_Start+0xcc>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d00e      	beq.n	800609c <HAL_TIM_Base_Start+0x70>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a1e      	ldr	r2, [pc, #120]	@ (80060fc <HAL_TIM_Base_Start+0xd0>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d009      	beq.n	800609c <HAL_TIM_Base_Start+0x70>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a1c      	ldr	r2, [pc, #112]	@ (8006100 <HAL_TIM_Base_Start+0xd4>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d004      	beq.n	800609c <HAL_TIM_Base_Start+0x70>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1b      	ldr	r2, [pc, #108]	@ (8006104 <HAL_TIM_Base_Start+0xd8>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d115      	bne.n	80060c8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	689a      	ldr	r2, [r3, #8]
 80060a2:	4b19      	ldr	r3, [pc, #100]	@ (8006108 <HAL_TIM_Base_Start+0xdc>)
 80060a4:	4013      	ands	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2b06      	cmp	r3, #6
 80060ac:	d015      	beq.n	80060da <HAL_TIM_Base_Start+0xae>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b4:	d011      	beq.n	80060da <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f042 0201 	orr.w	r2, r2, #1
 80060c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c6:	e008      	b.n	80060da <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0201 	orr.w	r2, r2, #1
 80060d6:	601a      	str	r2, [r3, #0]
 80060d8:	e000      	b.n	80060dc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3714      	adds	r7, #20
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	40010000 	.word	0x40010000
 80060f0:	40000400 	.word	0x40000400
 80060f4:	40000800 	.word	0x40000800
 80060f8:	40000c00 	.word	0x40000c00
 80060fc:	40010400 	.word	0x40010400
 8006100:	40014000 	.word	0x40014000
 8006104:	40001800 	.word	0x40001800
 8006108:	00010007 	.word	0x00010007

0800610c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b01      	cmp	r3, #1
 800611e:	d001      	beq.n	8006124 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e054      	b.n	80061ce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2202      	movs	r2, #2
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68da      	ldr	r2, [r3, #12]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f042 0201 	orr.w	r2, r2, #1
 800613a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a26      	ldr	r2, [pc, #152]	@ (80061dc <HAL_TIM_Base_Start_IT+0xd0>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d022      	beq.n	800618c <HAL_TIM_Base_Start_IT+0x80>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800614e:	d01d      	beq.n	800618c <HAL_TIM_Base_Start_IT+0x80>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a22      	ldr	r2, [pc, #136]	@ (80061e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d018      	beq.n	800618c <HAL_TIM_Base_Start_IT+0x80>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a21      	ldr	r2, [pc, #132]	@ (80061e4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d013      	beq.n	800618c <HAL_TIM_Base_Start_IT+0x80>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a1f      	ldr	r2, [pc, #124]	@ (80061e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d00e      	beq.n	800618c <HAL_TIM_Base_Start_IT+0x80>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a1e      	ldr	r2, [pc, #120]	@ (80061ec <HAL_TIM_Base_Start_IT+0xe0>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d009      	beq.n	800618c <HAL_TIM_Base_Start_IT+0x80>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a1c      	ldr	r2, [pc, #112]	@ (80061f0 <HAL_TIM_Base_Start_IT+0xe4>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d004      	beq.n	800618c <HAL_TIM_Base_Start_IT+0x80>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a1b      	ldr	r2, [pc, #108]	@ (80061f4 <HAL_TIM_Base_Start_IT+0xe8>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d115      	bne.n	80061b8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689a      	ldr	r2, [r3, #8]
 8006192:	4b19      	ldr	r3, [pc, #100]	@ (80061f8 <HAL_TIM_Base_Start_IT+0xec>)
 8006194:	4013      	ands	r3, r2
 8006196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2b06      	cmp	r3, #6
 800619c:	d015      	beq.n	80061ca <HAL_TIM_Base_Start_IT+0xbe>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061a4:	d011      	beq.n	80061ca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f042 0201 	orr.w	r2, r2, #1
 80061b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b6:	e008      	b.n	80061ca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f042 0201 	orr.w	r2, r2, #1
 80061c6:	601a      	str	r2, [r3, #0]
 80061c8:	e000      	b.n	80061cc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3714      	adds	r7, #20
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop
 80061dc:	40010000 	.word	0x40010000
 80061e0:	40000400 	.word	0x40000400
 80061e4:	40000800 	.word	0x40000800
 80061e8:	40000c00 	.word	0x40000c00
 80061ec:	40010400 	.word	0x40010400
 80061f0:	40014000 	.word	0x40014000
 80061f4:	40001800 	.word	0x40001800
 80061f8:	00010007 	.word	0x00010007

080061fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e049      	b.n	80062a2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b00      	cmp	r3, #0
 8006218:	d106      	bne.n	8006228 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7fc f8c6 	bl	80023b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2202      	movs	r2, #2
 800622c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	3304      	adds	r3, #4
 8006238:	4619      	mov	r1, r3
 800623a:	4610      	mov	r0, r2
 800623c:	f000 fbb6 	bl	80069ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3708      	adds	r7, #8
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
	...

080062ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d109      	bne.n	80062d0 <HAL_TIM_PWM_Start+0x24>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	bf14      	ite	ne
 80062c8:	2301      	movne	r3, #1
 80062ca:	2300      	moveq	r3, #0
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	e03c      	b.n	800634a <HAL_TIM_PWM_Start+0x9e>
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	2b04      	cmp	r3, #4
 80062d4:	d109      	bne.n	80062ea <HAL_TIM_PWM_Start+0x3e>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	2b01      	cmp	r3, #1
 80062e0:	bf14      	ite	ne
 80062e2:	2301      	movne	r3, #1
 80062e4:	2300      	moveq	r3, #0
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	e02f      	b.n	800634a <HAL_TIM_PWM_Start+0x9e>
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	2b08      	cmp	r3, #8
 80062ee:	d109      	bne.n	8006304 <HAL_TIM_PWM_Start+0x58>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	bf14      	ite	ne
 80062fc:	2301      	movne	r3, #1
 80062fe:	2300      	moveq	r3, #0
 8006300:	b2db      	uxtb	r3, r3
 8006302:	e022      	b.n	800634a <HAL_TIM_PWM_Start+0x9e>
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	2b0c      	cmp	r3, #12
 8006308:	d109      	bne.n	800631e <HAL_TIM_PWM_Start+0x72>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b01      	cmp	r3, #1
 8006314:	bf14      	ite	ne
 8006316:	2301      	movne	r3, #1
 8006318:	2300      	moveq	r3, #0
 800631a:	b2db      	uxtb	r3, r3
 800631c:	e015      	b.n	800634a <HAL_TIM_PWM_Start+0x9e>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	2b10      	cmp	r3, #16
 8006322:	d109      	bne.n	8006338 <HAL_TIM_PWM_Start+0x8c>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b01      	cmp	r3, #1
 800632e:	bf14      	ite	ne
 8006330:	2301      	movne	r3, #1
 8006332:	2300      	moveq	r3, #0
 8006334:	b2db      	uxtb	r3, r3
 8006336:	e008      	b.n	800634a <HAL_TIM_PWM_Start+0x9e>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800633e:	b2db      	uxtb	r3, r3
 8006340:	2b01      	cmp	r3, #1
 8006342:	bf14      	ite	ne
 8006344:	2301      	movne	r3, #1
 8006346:	2300      	moveq	r3, #0
 8006348:	b2db      	uxtb	r3, r3
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e092      	b.n	8006478 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d104      	bne.n	8006362 <HAL_TIM_PWM_Start+0xb6>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2202      	movs	r2, #2
 800635c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006360:	e023      	b.n	80063aa <HAL_TIM_PWM_Start+0xfe>
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	2b04      	cmp	r3, #4
 8006366:	d104      	bne.n	8006372 <HAL_TIM_PWM_Start+0xc6>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2202      	movs	r2, #2
 800636c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006370:	e01b      	b.n	80063aa <HAL_TIM_PWM_Start+0xfe>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	2b08      	cmp	r3, #8
 8006376:	d104      	bne.n	8006382 <HAL_TIM_PWM_Start+0xd6>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2202      	movs	r2, #2
 800637c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006380:	e013      	b.n	80063aa <HAL_TIM_PWM_Start+0xfe>
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b0c      	cmp	r3, #12
 8006386:	d104      	bne.n	8006392 <HAL_TIM_PWM_Start+0xe6>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2202      	movs	r2, #2
 800638c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006390:	e00b      	b.n	80063aa <HAL_TIM_PWM_Start+0xfe>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b10      	cmp	r3, #16
 8006396:	d104      	bne.n	80063a2 <HAL_TIM_PWM_Start+0xf6>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2202      	movs	r2, #2
 800639c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063a0:	e003      	b.n	80063aa <HAL_TIM_PWM_Start+0xfe>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2202      	movs	r2, #2
 80063a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	2201      	movs	r2, #1
 80063b0:	6839      	ldr	r1, [r7, #0]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 ff11 	bl	80071da <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a30      	ldr	r2, [pc, #192]	@ (8006480 <HAL_TIM_PWM_Start+0x1d4>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d004      	beq.n	80063cc <HAL_TIM_PWM_Start+0x120>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a2f      	ldr	r2, [pc, #188]	@ (8006484 <HAL_TIM_PWM_Start+0x1d8>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d101      	bne.n	80063d0 <HAL_TIM_PWM_Start+0x124>
 80063cc:	2301      	movs	r3, #1
 80063ce:	e000      	b.n	80063d2 <HAL_TIM_PWM_Start+0x126>
 80063d0:	2300      	movs	r3, #0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d007      	beq.n	80063e6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a25      	ldr	r2, [pc, #148]	@ (8006480 <HAL_TIM_PWM_Start+0x1d4>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d022      	beq.n	8006436 <HAL_TIM_PWM_Start+0x18a>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063f8:	d01d      	beq.n	8006436 <HAL_TIM_PWM_Start+0x18a>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a22      	ldr	r2, [pc, #136]	@ (8006488 <HAL_TIM_PWM_Start+0x1dc>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d018      	beq.n	8006436 <HAL_TIM_PWM_Start+0x18a>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a20      	ldr	r2, [pc, #128]	@ (800648c <HAL_TIM_PWM_Start+0x1e0>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d013      	beq.n	8006436 <HAL_TIM_PWM_Start+0x18a>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a1f      	ldr	r2, [pc, #124]	@ (8006490 <HAL_TIM_PWM_Start+0x1e4>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d00e      	beq.n	8006436 <HAL_TIM_PWM_Start+0x18a>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a19      	ldr	r2, [pc, #100]	@ (8006484 <HAL_TIM_PWM_Start+0x1d8>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d009      	beq.n	8006436 <HAL_TIM_PWM_Start+0x18a>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a1b      	ldr	r2, [pc, #108]	@ (8006494 <HAL_TIM_PWM_Start+0x1e8>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d004      	beq.n	8006436 <HAL_TIM_PWM_Start+0x18a>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a19      	ldr	r2, [pc, #100]	@ (8006498 <HAL_TIM_PWM_Start+0x1ec>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d115      	bne.n	8006462 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	4b17      	ldr	r3, [pc, #92]	@ (800649c <HAL_TIM_PWM_Start+0x1f0>)
 800643e:	4013      	ands	r3, r2
 8006440:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2b06      	cmp	r3, #6
 8006446:	d015      	beq.n	8006474 <HAL_TIM_PWM_Start+0x1c8>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800644e:	d011      	beq.n	8006474 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f042 0201 	orr.w	r2, r2, #1
 800645e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006460:	e008      	b.n	8006474 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f042 0201 	orr.w	r2, r2, #1
 8006470:	601a      	str	r2, [r3, #0]
 8006472:	e000      	b.n	8006476 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006474:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3710      	adds	r7, #16
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	40010000 	.word	0x40010000
 8006484:	40010400 	.word	0x40010400
 8006488:	40000400 	.word	0x40000400
 800648c:	40000800 	.word	0x40000800
 8006490:	40000c00 	.word	0x40000c00
 8006494:	40014000 	.word	0x40014000
 8006498:	40001800 	.word	0x40001800
 800649c:	00010007 	.word	0x00010007

080064a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	f003 0302 	and.w	r3, r3, #2
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d020      	beq.n	8006504 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f003 0302 	and.w	r3, r3, #2
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d01b      	beq.n	8006504 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f06f 0202 	mvn.w	r2, #2
 80064d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	f003 0303 	and.w	r3, r3, #3
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d003      	beq.n	80064f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 fa40 	bl	8006970 <HAL_TIM_IC_CaptureCallback>
 80064f0:	e005      	b.n	80064fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 fa32 	bl	800695c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f000 fa43 	bl	8006984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	f003 0304 	and.w	r3, r3, #4
 800650a:	2b00      	cmp	r3, #0
 800650c:	d020      	beq.n	8006550 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f003 0304 	and.w	r3, r3, #4
 8006514:	2b00      	cmp	r3, #0
 8006516:	d01b      	beq.n	8006550 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f06f 0204 	mvn.w	r2, #4
 8006520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2202      	movs	r2, #2
 8006526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006532:	2b00      	cmp	r3, #0
 8006534:	d003      	beq.n	800653e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 fa1a 	bl	8006970 <HAL_TIM_IC_CaptureCallback>
 800653c:	e005      	b.n	800654a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 fa0c 	bl	800695c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f000 fa1d 	bl	8006984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	f003 0308 	and.w	r3, r3, #8
 8006556:	2b00      	cmp	r3, #0
 8006558:	d020      	beq.n	800659c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f003 0308 	and.w	r3, r3, #8
 8006560:	2b00      	cmp	r3, #0
 8006562:	d01b      	beq.n	800659c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f06f 0208 	mvn.w	r2, #8
 800656c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2204      	movs	r2, #4
 8006572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	69db      	ldr	r3, [r3, #28]
 800657a:	f003 0303 	and.w	r3, r3, #3
 800657e:	2b00      	cmp	r3, #0
 8006580:	d003      	beq.n	800658a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 f9f4 	bl	8006970 <HAL_TIM_IC_CaptureCallback>
 8006588:	e005      	b.n	8006596 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f000 f9e6 	bl	800695c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 f9f7 	bl	8006984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f003 0310 	and.w	r3, r3, #16
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d020      	beq.n	80065e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f003 0310 	and.w	r3, r3, #16
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d01b      	beq.n	80065e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f06f 0210 	mvn.w	r2, #16
 80065b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2208      	movs	r2, #8
 80065be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	69db      	ldr	r3, [r3, #28]
 80065c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d003      	beq.n	80065d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 f9ce 	bl	8006970 <HAL_TIM_IC_CaptureCallback>
 80065d4:	e005      	b.n	80065e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 f9c0 	bl	800695c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 f9d1 	bl	8006984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	f003 0301 	and.w	r3, r3, #1
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00c      	beq.n	800660c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d007      	beq.n	800660c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f06f 0201 	mvn.w	r2, #1
 8006604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f7fb fbc2 	bl	8001d90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006612:	2b00      	cmp	r3, #0
 8006614:	d104      	bne.n	8006620 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00c      	beq.n	800663a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006626:	2b00      	cmp	r3, #0
 8006628:	d007      	beq.n	800663a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 ff0b 	bl	8007450 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00c      	beq.n	800665e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800664a:	2b00      	cmp	r3, #0
 800664c:	d007      	beq.n	800665e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 ff03 	bl	8007464 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00c      	beq.n	8006682 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666e:	2b00      	cmp	r3, #0
 8006670:	d007      	beq.n	8006682 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800667a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 f98b 	bl	8006998 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	f003 0320 	and.w	r3, r3, #32
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00c      	beq.n	80066a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f003 0320 	and.w	r3, r3, #32
 8006692:	2b00      	cmp	r3, #0
 8006694:	d007      	beq.n	80066a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f06f 0220 	mvn.w	r2, #32
 800669e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 fecb 	bl	800743c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066a6:	bf00      	nop
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b086      	sub	sp, #24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066bc:	2300      	movs	r3, #0
 80066be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d101      	bne.n	80066ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066ca:	2302      	movs	r3, #2
 80066cc:	e0ff      	b.n	80068ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2b14      	cmp	r3, #20
 80066da:	f200 80f0 	bhi.w	80068be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80066de:	a201      	add	r2, pc, #4	@ (adr r2, 80066e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80066e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e4:	08006739 	.word	0x08006739
 80066e8:	080068bf 	.word	0x080068bf
 80066ec:	080068bf 	.word	0x080068bf
 80066f0:	080068bf 	.word	0x080068bf
 80066f4:	08006779 	.word	0x08006779
 80066f8:	080068bf 	.word	0x080068bf
 80066fc:	080068bf 	.word	0x080068bf
 8006700:	080068bf 	.word	0x080068bf
 8006704:	080067bb 	.word	0x080067bb
 8006708:	080068bf 	.word	0x080068bf
 800670c:	080068bf 	.word	0x080068bf
 8006710:	080068bf 	.word	0x080068bf
 8006714:	080067fb 	.word	0x080067fb
 8006718:	080068bf 	.word	0x080068bf
 800671c:	080068bf 	.word	0x080068bf
 8006720:	080068bf 	.word	0x080068bf
 8006724:	0800683d 	.word	0x0800683d
 8006728:	080068bf 	.word	0x080068bf
 800672c:	080068bf 	.word	0x080068bf
 8006730:	080068bf 	.word	0x080068bf
 8006734:	0800687d 	.word	0x0800687d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68b9      	ldr	r1, [r7, #8]
 800673e:	4618      	mov	r0, r3
 8006740:	f000 f9da 	bl	8006af8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	699a      	ldr	r2, [r3, #24]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f042 0208 	orr.w	r2, r2, #8
 8006752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699a      	ldr	r2, [r3, #24]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 0204 	bic.w	r2, r2, #4
 8006762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	6999      	ldr	r1, [r3, #24]
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	691a      	ldr	r2, [r3, #16]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	619a      	str	r2, [r3, #24]
      break;
 8006776:	e0a5      	b.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	68b9      	ldr	r1, [r7, #8]
 800677e:	4618      	mov	r0, r3
 8006780:	f000 fa2c 	bl	8006bdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	699a      	ldr	r2, [r3, #24]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006792:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	699a      	ldr	r2, [r3, #24]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	6999      	ldr	r1, [r3, #24]
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	021a      	lsls	r2, r3, #8
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	619a      	str	r2, [r3, #24]
      break;
 80067b8:	e084      	b.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68b9      	ldr	r1, [r7, #8]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f000 fa83 	bl	8006ccc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	69da      	ldr	r2, [r3, #28]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f042 0208 	orr.w	r2, r2, #8
 80067d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	69da      	ldr	r2, [r3, #28]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 0204 	bic.w	r2, r2, #4
 80067e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	69d9      	ldr	r1, [r3, #28]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	691a      	ldr	r2, [r3, #16]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	430a      	orrs	r2, r1
 80067f6:	61da      	str	r2, [r3, #28]
      break;
 80067f8:	e064      	b.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68b9      	ldr	r1, [r7, #8]
 8006800:	4618      	mov	r0, r3
 8006802:	f000 fad9 	bl	8006db8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	69da      	ldr	r2, [r3, #28]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006814:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	69da      	ldr	r2, [r3, #28]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006824:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	69d9      	ldr	r1, [r3, #28]
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	021a      	lsls	r2, r3, #8
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	430a      	orrs	r2, r1
 8006838:	61da      	str	r2, [r3, #28]
      break;
 800683a:	e043      	b.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68b9      	ldr	r1, [r7, #8]
 8006842:	4618      	mov	r0, r3
 8006844:	f000 fb10 	bl	8006e68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f042 0208 	orr.w	r2, r2, #8
 8006856:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 0204 	bic.w	r2, r2, #4
 8006866:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	691a      	ldr	r2, [r3, #16]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	430a      	orrs	r2, r1
 8006878:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800687a:	e023      	b.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68b9      	ldr	r1, [r7, #8]
 8006882:	4618      	mov	r0, r3
 8006884:	f000 fb42 	bl	8006f0c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006896:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068a6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	021a      	lsls	r2, r3, #8
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	430a      	orrs	r2, r1
 80068ba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80068bc:	e002      	b.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	75fb      	strb	r3, [r7, #23]
      break;
 80068c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3718      	adds	r7, #24
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop

080068d8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d101      	bne.n	80068f0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80068ec:	2302      	movs	r3, #2
 80068ee:	e031      	b.n	8006954 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006900:	6839      	ldr	r1, [r7, #0]
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 fb56 	bl	8006fb4 <TIM_SlaveTimer_SetConfig>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d009      	beq.n	8006922 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e018      	b.n	8006954 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68da      	ldr	r2, [r3, #12]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006930:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68da      	ldr	r2, [r3, #12]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006940:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006952:	2300      	movs	r3, #0
}
 8006954:	4618      	mov	r0, r3
 8006956:	3708      	adds	r7, #8
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b085      	sub	sp, #20
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a43      	ldr	r2, [pc, #268]	@ (8006acc <TIM_Base_SetConfig+0x120>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d013      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ca:	d00f      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a40      	ldr	r2, [pc, #256]	@ (8006ad0 <TIM_Base_SetConfig+0x124>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d00b      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a3f      	ldr	r2, [pc, #252]	@ (8006ad4 <TIM_Base_SetConfig+0x128>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d007      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a3e      	ldr	r2, [pc, #248]	@ (8006ad8 <TIM_Base_SetConfig+0x12c>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d003      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a3d      	ldr	r2, [pc, #244]	@ (8006adc <TIM_Base_SetConfig+0x130>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d108      	bne.n	80069fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a32      	ldr	r2, [pc, #200]	@ (8006acc <TIM_Base_SetConfig+0x120>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d02b      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a0c:	d027      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a2f      	ldr	r2, [pc, #188]	@ (8006ad0 <TIM_Base_SetConfig+0x124>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d023      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a2e      	ldr	r2, [pc, #184]	@ (8006ad4 <TIM_Base_SetConfig+0x128>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d01f      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a2d      	ldr	r2, [pc, #180]	@ (8006ad8 <TIM_Base_SetConfig+0x12c>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d01b      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a2c      	ldr	r2, [pc, #176]	@ (8006adc <TIM_Base_SetConfig+0x130>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d017      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a2b      	ldr	r2, [pc, #172]	@ (8006ae0 <TIM_Base_SetConfig+0x134>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d013      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a2a      	ldr	r2, [pc, #168]	@ (8006ae4 <TIM_Base_SetConfig+0x138>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d00f      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a29      	ldr	r2, [pc, #164]	@ (8006ae8 <TIM_Base_SetConfig+0x13c>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d00b      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a28      	ldr	r2, [pc, #160]	@ (8006aec <TIM_Base_SetConfig+0x140>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d007      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a27      	ldr	r2, [pc, #156]	@ (8006af0 <TIM_Base_SetConfig+0x144>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d003      	beq.n	8006a5e <TIM_Base_SetConfig+0xb2>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a26      	ldr	r2, [pc, #152]	@ (8006af4 <TIM_Base_SetConfig+0x148>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d108      	bne.n	8006a70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	689a      	ldr	r2, [r3, #8]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a0e      	ldr	r2, [pc, #56]	@ (8006acc <TIM_Base_SetConfig+0x120>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d003      	beq.n	8006a9e <TIM_Base_SetConfig+0xf2>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a10      	ldr	r2, [pc, #64]	@ (8006adc <TIM_Base_SetConfig+0x130>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d103      	bne.n	8006aa6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	691a      	ldr	r2, [r3, #16]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f043 0204 	orr.w	r2, r3, #4
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	601a      	str	r2, [r3, #0]
}
 8006abe:	bf00      	nop
 8006ac0:	3714      	adds	r7, #20
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	40010000 	.word	0x40010000
 8006ad0:	40000400 	.word	0x40000400
 8006ad4:	40000800 	.word	0x40000800
 8006ad8:	40000c00 	.word	0x40000c00
 8006adc:	40010400 	.word	0x40010400
 8006ae0:	40014000 	.word	0x40014000
 8006ae4:	40014400 	.word	0x40014400
 8006ae8:	40014800 	.word	0x40014800
 8006aec:	40001800 	.word	0x40001800
 8006af0:	40001c00 	.word	0x40001c00
 8006af4:	40002000 	.word	0x40002000

08006af8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b087      	sub	sp, #28
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a1b      	ldr	r3, [r3, #32]
 8006b0c:	f023 0201 	bic.w	r2, r3, #1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	4b2b      	ldr	r3, [pc, #172]	@ (8006bd0 <TIM_OC1_SetConfig+0xd8>)
 8006b24:	4013      	ands	r3, r2
 8006b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f023 0303 	bic.w	r3, r3, #3
 8006b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	f023 0302 	bic.w	r3, r3, #2
 8006b40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	697a      	ldr	r2, [r7, #20]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a21      	ldr	r2, [pc, #132]	@ (8006bd4 <TIM_OC1_SetConfig+0xdc>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d003      	beq.n	8006b5c <TIM_OC1_SetConfig+0x64>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a20      	ldr	r2, [pc, #128]	@ (8006bd8 <TIM_OC1_SetConfig+0xe0>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d10c      	bne.n	8006b76 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	f023 0308 	bic.w	r3, r3, #8
 8006b62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	697a      	ldr	r2, [r7, #20]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f023 0304 	bic.w	r3, r3, #4
 8006b74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a16      	ldr	r2, [pc, #88]	@ (8006bd4 <TIM_OC1_SetConfig+0xdc>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d003      	beq.n	8006b86 <TIM_OC1_SetConfig+0x8e>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a15      	ldr	r2, [pc, #84]	@ (8006bd8 <TIM_OC1_SetConfig+0xe0>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d111      	bne.n	8006baa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	693a      	ldr	r2, [r7, #16]
 8006bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	685a      	ldr	r2, [r3, #4]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	621a      	str	r2, [r3, #32]
}
 8006bc4:	bf00      	nop
 8006bc6:	371c      	adds	r7, #28
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr
 8006bd0:	fffeff8f 	.word	0xfffeff8f
 8006bd4:	40010000 	.word	0x40010000
 8006bd8:	40010400 	.word	0x40010400

08006bdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b087      	sub	sp, #28
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	f023 0210 	bic.w	r2, r3, #16
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	4b2e      	ldr	r3, [pc, #184]	@ (8006cc0 <TIM_OC2_SetConfig+0xe4>)
 8006c08:	4013      	ands	r3, r2
 8006c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	021b      	lsls	r3, r3, #8
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	f023 0320 	bic.w	r3, r3, #32
 8006c26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	011b      	lsls	r3, r3, #4
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	4313      	orrs	r3, r2
 8006c32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a23      	ldr	r2, [pc, #140]	@ (8006cc4 <TIM_OC2_SetConfig+0xe8>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d003      	beq.n	8006c44 <TIM_OC2_SetConfig+0x68>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a22      	ldr	r2, [pc, #136]	@ (8006cc8 <TIM_OC2_SetConfig+0xec>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d10d      	bne.n	8006c60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	011b      	lsls	r3, r3, #4
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	4a18      	ldr	r2, [pc, #96]	@ (8006cc4 <TIM_OC2_SetConfig+0xe8>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d003      	beq.n	8006c70 <TIM_OC2_SetConfig+0x94>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a17      	ldr	r2, [pc, #92]	@ (8006cc8 <TIM_OC2_SetConfig+0xec>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d113      	bne.n	8006c98 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	695b      	ldr	r3, [r3, #20]
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	621a      	str	r2, [r3, #32]
}
 8006cb2:	bf00      	nop
 8006cb4:	371c      	adds	r7, #28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop
 8006cc0:	feff8fff 	.word	0xfeff8fff
 8006cc4:	40010000 	.word	0x40010000
 8006cc8:	40010400 	.word	0x40010400

08006ccc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a1b      	ldr	r3, [r3, #32]
 8006ce0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	69db      	ldr	r3, [r3, #28]
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	4b2d      	ldr	r3, [pc, #180]	@ (8006dac <TIM_OC3_SetConfig+0xe0>)
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f023 0303 	bic.w	r3, r3, #3
 8006d02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	021b      	lsls	r3, r3, #8
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a22      	ldr	r2, [pc, #136]	@ (8006db0 <TIM_OC3_SetConfig+0xe4>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d003      	beq.n	8006d32 <TIM_OC3_SetConfig+0x66>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a21      	ldr	r2, [pc, #132]	@ (8006db4 <TIM_OC3_SetConfig+0xe8>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d10d      	bne.n	8006d4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	021b      	lsls	r3, r3, #8
 8006d40:	697a      	ldr	r2, [r7, #20]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a17      	ldr	r2, [pc, #92]	@ (8006db0 <TIM_OC3_SetConfig+0xe4>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d003      	beq.n	8006d5e <TIM_OC3_SetConfig+0x92>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a16      	ldr	r2, [pc, #88]	@ (8006db4 <TIM_OC3_SetConfig+0xe8>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d113      	bne.n	8006d86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	011b      	lsls	r3, r3, #4
 8006d74:	693a      	ldr	r2, [r7, #16]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	011b      	lsls	r3, r3, #4
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	685a      	ldr	r2, [r3, #4]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	621a      	str	r2, [r3, #32]
}
 8006da0:	bf00      	nop
 8006da2:	371c      	adds	r7, #28
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr
 8006dac:	fffeff8f 	.word	0xfffeff8f
 8006db0:	40010000 	.word	0x40010000
 8006db4:	40010400 	.word	0x40010400

08006db8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	4b1e      	ldr	r3, [pc, #120]	@ (8006e5c <TIM_OC4_SetConfig+0xa4>)
 8006de4:	4013      	ands	r3, r2
 8006de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	021b      	lsls	r3, r3, #8
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	031b      	lsls	r3, r3, #12
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a13      	ldr	r2, [pc, #76]	@ (8006e60 <TIM_OC4_SetConfig+0xa8>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d003      	beq.n	8006e20 <TIM_OC4_SetConfig+0x68>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a12      	ldr	r2, [pc, #72]	@ (8006e64 <TIM_OC4_SetConfig+0xac>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d109      	bne.n	8006e34 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	019b      	lsls	r3, r3, #6
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	697a      	ldr	r2, [r7, #20]
 8006e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	621a      	str	r2, [r3, #32]
}
 8006e4e:	bf00      	nop
 8006e50:	371c      	adds	r7, #28
 8006e52:	46bd      	mov	sp, r7
 8006e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e58:	4770      	bx	lr
 8006e5a:	bf00      	nop
 8006e5c:	feff8fff 	.word	0xfeff8fff
 8006e60:	40010000 	.word	0x40010000
 8006e64:	40010400 	.word	0x40010400

08006e68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b087      	sub	sp, #28
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6a1b      	ldr	r3, [r3, #32]
 8006e76:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a1b      	ldr	r3, [r3, #32]
 8006e7c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e90:	68fa      	ldr	r2, [r7, #12]
 8006e92:	4b1b      	ldr	r3, [pc, #108]	@ (8006f00 <TIM_OC5_SetConfig+0x98>)
 8006e94:	4013      	ands	r3, r2
 8006e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006ea8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	041b      	lsls	r3, r3, #16
 8006eb0:	693a      	ldr	r2, [r7, #16]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a12      	ldr	r2, [pc, #72]	@ (8006f04 <TIM_OC5_SetConfig+0x9c>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d003      	beq.n	8006ec6 <TIM_OC5_SetConfig+0x5e>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a11      	ldr	r2, [pc, #68]	@ (8006f08 <TIM_OC5_SetConfig+0xa0>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d109      	bne.n	8006eda <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ecc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	021b      	lsls	r3, r3, #8
 8006ed4:	697a      	ldr	r2, [r7, #20]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	697a      	ldr	r2, [r7, #20]
 8006ede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	685a      	ldr	r2, [r3, #4]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	621a      	str	r2, [r3, #32]
}
 8006ef4:	bf00      	nop
 8006ef6:	371c      	adds	r7, #28
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr
 8006f00:	fffeff8f 	.word	0xfffeff8f
 8006f04:	40010000 	.word	0x40010000
 8006f08:	40010400 	.word	0x40010400

08006f0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b087      	sub	sp, #28
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a1b      	ldr	r3, [r3, #32]
 8006f1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	4b1c      	ldr	r3, [pc, #112]	@ (8006fa8 <TIM_OC6_SetConfig+0x9c>)
 8006f38:	4013      	ands	r3, r2
 8006f3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	021b      	lsls	r3, r3, #8
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	051b      	lsls	r3, r3, #20
 8006f56:	693a      	ldr	r2, [r7, #16]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a13      	ldr	r2, [pc, #76]	@ (8006fac <TIM_OC6_SetConfig+0xa0>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d003      	beq.n	8006f6c <TIM_OC6_SetConfig+0x60>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a12      	ldr	r2, [pc, #72]	@ (8006fb0 <TIM_OC6_SetConfig+0xa4>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d109      	bne.n	8006f80 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	695b      	ldr	r3, [r3, #20]
 8006f78:	029b      	lsls	r3, r3, #10
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	685a      	ldr	r2, [r3, #4]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	693a      	ldr	r2, [r7, #16]
 8006f98:	621a      	str	r2, [r3, #32]
}
 8006f9a:	bf00      	nop
 8006f9c:	371c      	adds	r7, #28
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	feff8fff 	.word	0xfeff8fff
 8006fac:	40010000 	.word	0x40010000
 8006fb0:	40010400 	.word	0x40010400

08006fb4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b086      	sub	sp, #24
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fd0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	693a      	ldr	r2, [r7, #16]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006fdc:	693a      	ldr	r2, [r7, #16]
 8006fde:	4b3e      	ldr	r3, [pc, #248]	@ (80070d8 <TIM_SlaveTimer_SetConfig+0x124>)
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	4313      	orrs	r3, r2
 8006fec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	693a      	ldr	r2, [r7, #16]
 8006ff4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	2b70      	cmp	r3, #112	@ 0x70
 8006ffc:	d01a      	beq.n	8007034 <TIM_SlaveTimer_SetConfig+0x80>
 8006ffe:	2b70      	cmp	r3, #112	@ 0x70
 8007000:	d860      	bhi.n	80070c4 <TIM_SlaveTimer_SetConfig+0x110>
 8007002:	2b60      	cmp	r3, #96	@ 0x60
 8007004:	d054      	beq.n	80070b0 <TIM_SlaveTimer_SetConfig+0xfc>
 8007006:	2b60      	cmp	r3, #96	@ 0x60
 8007008:	d85c      	bhi.n	80070c4 <TIM_SlaveTimer_SetConfig+0x110>
 800700a:	2b50      	cmp	r3, #80	@ 0x50
 800700c:	d046      	beq.n	800709c <TIM_SlaveTimer_SetConfig+0xe8>
 800700e:	2b50      	cmp	r3, #80	@ 0x50
 8007010:	d858      	bhi.n	80070c4 <TIM_SlaveTimer_SetConfig+0x110>
 8007012:	2b40      	cmp	r3, #64	@ 0x40
 8007014:	d019      	beq.n	800704a <TIM_SlaveTimer_SetConfig+0x96>
 8007016:	2b40      	cmp	r3, #64	@ 0x40
 8007018:	d854      	bhi.n	80070c4 <TIM_SlaveTimer_SetConfig+0x110>
 800701a:	2b30      	cmp	r3, #48	@ 0x30
 800701c:	d055      	beq.n	80070ca <TIM_SlaveTimer_SetConfig+0x116>
 800701e:	2b30      	cmp	r3, #48	@ 0x30
 8007020:	d850      	bhi.n	80070c4 <TIM_SlaveTimer_SetConfig+0x110>
 8007022:	2b20      	cmp	r3, #32
 8007024:	d051      	beq.n	80070ca <TIM_SlaveTimer_SetConfig+0x116>
 8007026:	2b20      	cmp	r3, #32
 8007028:	d84c      	bhi.n	80070c4 <TIM_SlaveTimer_SetConfig+0x110>
 800702a:	2b00      	cmp	r3, #0
 800702c:	d04d      	beq.n	80070ca <TIM_SlaveTimer_SetConfig+0x116>
 800702e:	2b10      	cmp	r3, #16
 8007030:	d04b      	beq.n	80070ca <TIM_SlaveTimer_SetConfig+0x116>
 8007032:	e047      	b.n	80070c4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007044:	f000 f8a9 	bl	800719a <TIM_ETR_SetConfig>
      break;
 8007048:	e040      	b.n	80070cc <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2b05      	cmp	r3, #5
 8007050:	d101      	bne.n	8007056 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e03b      	b.n	80070ce <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	6a1b      	ldr	r3, [r3, #32]
 800705c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6a1a      	ldr	r2, [r3, #32]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f022 0201 	bic.w	r2, r2, #1
 800706c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	699b      	ldr	r3, [r3, #24]
 8007074:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800707c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	011b      	lsls	r3, r3, #4
 8007084:	68ba      	ldr	r2, [r7, #8]
 8007086:	4313      	orrs	r3, r2
 8007088:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68fa      	ldr	r2, [r7, #12]
 8007098:	621a      	str	r2, [r3, #32]
      break;
 800709a:	e017      	b.n	80070cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070a8:	461a      	mov	r2, r3
 80070aa:	f000 f817 	bl	80070dc <TIM_TI1_ConfigInputStage>
      break;
 80070ae:	e00d      	b.n	80070cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070bc:	461a      	mov	r2, r3
 80070be:	f000 f83c 	bl	800713a <TIM_TI2_ConfigInputStage>
      break;
 80070c2:	e003      	b.n	80070cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	75fb      	strb	r3, [r7, #23]
      break;
 80070c8:	e000      	b.n	80070cc <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80070ca:	bf00      	nop
  }

  return status;
 80070cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	fffefff8 	.word	0xfffefff8

080070dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070dc:	b480      	push	{r7}
 80070de:	b087      	sub	sp, #28
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6a1b      	ldr	r3, [r3, #32]
 80070f2:	f023 0201 	bic.w	r2, r3, #1
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007106:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	011b      	lsls	r3, r3, #4
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	4313      	orrs	r3, r2
 8007110:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f023 030a 	bic.w	r3, r3, #10
 8007118:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800711a:	697a      	ldr	r2, [r7, #20]
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	4313      	orrs	r3, r2
 8007120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	693a      	ldr	r2, [r7, #16]
 8007126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	621a      	str	r2, [r3, #32]
}
 800712e:	bf00      	nop
 8007130:	371c      	adds	r7, #28
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr

0800713a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800713a:	b480      	push	{r7}
 800713c:	b087      	sub	sp, #28
 800713e:	af00      	add	r7, sp, #0
 8007140:	60f8      	str	r0, [r7, #12]
 8007142:	60b9      	str	r1, [r7, #8]
 8007144:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	6a1b      	ldr	r3, [r3, #32]
 800714a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	f023 0210 	bic.w	r2, r3, #16
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	699b      	ldr	r3, [r3, #24]
 800715c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007164:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	031b      	lsls	r3, r3, #12
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	4313      	orrs	r3, r2
 800716e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007176:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	011b      	lsls	r3, r3, #4
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	4313      	orrs	r3, r2
 8007180:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	697a      	ldr	r2, [r7, #20]
 800718c:	621a      	str	r2, [r3, #32]
}
 800718e:	bf00      	nop
 8007190:	371c      	adds	r7, #28
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr

0800719a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800719a:	b480      	push	{r7}
 800719c:	b087      	sub	sp, #28
 800719e:	af00      	add	r7, sp, #0
 80071a0:	60f8      	str	r0, [r7, #12]
 80071a2:	60b9      	str	r1, [r7, #8]
 80071a4:	607a      	str	r2, [r7, #4]
 80071a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	021a      	lsls	r2, r3, #8
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	431a      	orrs	r2, r3
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	697a      	ldr	r2, [r7, #20]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	609a      	str	r2, [r3, #8]
}
 80071ce:	bf00      	nop
 80071d0:	371c      	adds	r7, #28
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr

080071da <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071da:	b480      	push	{r7}
 80071dc:	b087      	sub	sp, #28
 80071de:	af00      	add	r7, sp, #0
 80071e0:	60f8      	str	r0, [r7, #12]
 80071e2:	60b9      	str	r1, [r7, #8]
 80071e4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	f003 031f 	and.w	r3, r3, #31
 80071ec:	2201      	movs	r2, #1
 80071ee:	fa02 f303 	lsl.w	r3, r2, r3
 80071f2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6a1a      	ldr	r2, [r3, #32]
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	43db      	mvns	r3, r3
 80071fc:	401a      	ands	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	6a1a      	ldr	r2, [r3, #32]
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	f003 031f 	and.w	r3, r3, #31
 800720c:	6879      	ldr	r1, [r7, #4]
 800720e:	fa01 f303 	lsl.w	r3, r1, r3
 8007212:	431a      	orrs	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	621a      	str	r2, [r3, #32]
}
 8007218:	bf00      	nop
 800721a:	371c      	adds	r7, #28
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007234:	2b01      	cmp	r3, #1
 8007236:	d101      	bne.n	800723c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007238:	2302      	movs	r3, #2
 800723a:	e06d      	b.n	8007318 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2202      	movs	r2, #2
 8007248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a30      	ldr	r2, [pc, #192]	@ (8007324 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d004      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a2f      	ldr	r2, [pc, #188]	@ (8007328 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d108      	bne.n	8007282 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007276:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	4313      	orrs	r3, r2
 8007280:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007288:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	4313      	orrs	r3, r2
 8007292:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68fa      	ldr	r2, [r7, #12]
 800729a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a20      	ldr	r2, [pc, #128]	@ (8007324 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d022      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072ae:	d01d      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a1d      	ldr	r2, [pc, #116]	@ (800732c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d018      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a1c      	ldr	r2, [pc, #112]	@ (8007330 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d013      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a1a      	ldr	r2, [pc, #104]	@ (8007334 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d00e      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a15      	ldr	r2, [pc, #84]	@ (8007328 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d009      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a16      	ldr	r2, [pc, #88]	@ (8007338 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d004      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a15      	ldr	r2, [pc, #84]	@ (800733c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d10c      	bne.n	8007306 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2201      	movs	r2, #1
 800730a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3714      	adds	r7, #20
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr
 8007324:	40010000 	.word	0x40010000
 8007328:	40010400 	.word	0x40010400
 800732c:	40000400 	.word	0x40000400
 8007330:	40000800 	.word	0x40000800
 8007334:	40000c00 	.word	0x40000c00
 8007338:	40014000 	.word	0x40014000
 800733c:	40001800 	.word	0x40001800

08007340 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800734a:	2300      	movs	r3, #0
 800734c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007354:	2b01      	cmp	r3, #1
 8007356:	d101      	bne.n	800735c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007358:	2302      	movs	r3, #2
 800735a:	e065      	b.n	8007428 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	4313      	orrs	r3, r2
 8007370:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	4313      	orrs	r3, r2
 800737e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	4313      	orrs	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4313      	orrs	r3, r2
 800739a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	695b      	ldr	r3, [r3, #20]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c2:	4313      	orrs	r3, r2
 80073c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	699b      	ldr	r3, [r3, #24]
 80073d0:	041b      	lsls	r3, r3, #16
 80073d2:	4313      	orrs	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a16      	ldr	r2, [pc, #88]	@ (8007434 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d004      	beq.n	80073ea <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a14      	ldr	r2, [pc, #80]	@ (8007438 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d115      	bne.n	8007416 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073f4:	051b      	lsls	r3, r3, #20
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	69db      	ldr	r3, [r3, #28]
 8007404:	4313      	orrs	r3, r2
 8007406:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	4313      	orrs	r3, r2
 8007414:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007426:	2300      	movs	r3, #0
}
 8007428:	4618      	mov	r0, r3
 800742a:	3714      	adds	r7, #20
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr
 8007434:	40010000 	.word	0x40010000
 8007438:	40010400 	.word	0x40010400

0800743c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007444:	bf00      	nop
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800746c:	bf00      	nop
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b082      	sub	sp, #8
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d101      	bne.n	800748a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	e040      	b.n	800750c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800748e:	2b00      	cmp	r3, #0
 8007490:	d106      	bne.n	80074a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f7fb f870 	bl	8002580 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2224      	movs	r2, #36	@ 0x24
 80074a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f022 0201 	bic.w	r2, r2, #1
 80074b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d002      	beq.n	80074c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 fe8c 	bl	80081dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 fc25 	bl	8007d14 <UART_SetConfig>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d101      	bne.n	80074d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e01b      	b.n	800750c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	685a      	ldr	r2, [r3, #4]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689a      	ldr	r2, [r3, #8]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f042 0201 	orr.w	r2, r2, #1
 8007502:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 ff0b 	bl	8008320 <UART_CheckIdleState>
 800750a:	4603      	mov	r3, r0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3708      	adds	r7, #8
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08a      	sub	sp, #40	@ 0x28
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	4613      	mov	r3, r2
 8007520:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007526:	2b20      	cmp	r3, #32
 8007528:	d165      	bne.n	80075f6 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d002      	beq.n	8007536 <HAL_UART_Transmit_DMA+0x22>
 8007530:	88fb      	ldrh	r3, [r7, #6]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e05e      	b.n	80075f8 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	68ba      	ldr	r2, [r7, #8]
 800753e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	88fa      	ldrh	r2, [r7, #6]
 8007544:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	88fa      	ldrh	r2, [r7, #6]
 800754c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2200      	movs	r2, #0
 8007554:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2221      	movs	r2, #33	@ 0x21
 800755c:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007562:	2b00      	cmp	r3, #0
 8007564:	d027      	beq.n	80075b6 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800756a:	4a25      	ldr	r2, [pc, #148]	@ (8007600 <HAL_UART_Transmit_DMA+0xec>)
 800756c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007572:	4a24      	ldr	r2, [pc, #144]	@ (8007604 <HAL_UART_Transmit_DMA+0xf0>)
 8007574:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800757a:	4a23      	ldr	r2, [pc, #140]	@ (8007608 <HAL_UART_Transmit_DMA+0xf4>)
 800757c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007582:	2200      	movs	r2, #0
 8007584:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800758e:	4619      	mov	r1, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	3328      	adds	r3, #40	@ 0x28
 8007596:	461a      	mov	r2, r3
 8007598:	88fb      	ldrh	r3, [r7, #6]
 800759a:	f7fb fbdb 	bl	8002d54 <HAL_DMA_Start_IT>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d008      	beq.n	80075b6 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2210      	movs	r2, #16
 80075a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2220      	movs	r2, #32
 80075b0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e020      	b.n	80075f8 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	2240      	movs	r2, #64	@ 0x40
 80075bc:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	3308      	adds	r3, #8
 80075c4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	e853 3f00 	ldrex	r3, [r3]
 80075cc:	613b      	str	r3, [r7, #16]
   return(result);
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	3308      	adds	r3, #8
 80075dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075de:	623a      	str	r2, [r7, #32]
 80075e0:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e2:	69f9      	ldr	r1, [r7, #28]
 80075e4:	6a3a      	ldr	r2, [r7, #32]
 80075e6:	e841 2300 	strex	r3, r2, [r1]
 80075ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1e5      	bne.n	80075be <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	e000      	b.n	80075f8 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80075f6:	2302      	movs	r3, #2
  }
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3728      	adds	r7, #40	@ 0x28
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	080087a1 	.word	0x080087a1
 8007604:	08008837 	.word	0x08008837
 8007608:	08008a23 	.word	0x08008a23

0800760c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b08a      	sub	sp, #40	@ 0x28
 8007610:	af00      	add	r7, sp, #0
 8007612:	60f8      	str	r0, [r7, #12]
 8007614:	60b9      	str	r1, [r7, #8]
 8007616:	4613      	mov	r3, r2
 8007618:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007620:	2b20      	cmp	r3, #32
 8007622:	d132      	bne.n	800768a <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d002      	beq.n	8007630 <HAL_UART_Receive_DMA+0x24>
 800762a:	88fb      	ldrh	r3, [r7, #6]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d101      	bne.n	8007634 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e02b      	b.n	800768c <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2200      	movs	r2, #0
 8007638:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d018      	beq.n	800767a <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	613b      	str	r3, [r7, #16]
   return(result);
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800765c:	627b      	str	r3, [r7, #36]	@ 0x24
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	461a      	mov	r2, r3
 8007664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007666:	623b      	str	r3, [r7, #32]
 8007668:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766a:	69f9      	ldr	r1, [r7, #28]
 800766c:	6a3a      	ldr	r2, [r7, #32]
 800766e:	e841 2300 	strex	r3, r2, [r1]
 8007672:	61bb      	str	r3, [r7, #24]
   return(result);
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1e6      	bne.n	8007648 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800767a:	88fb      	ldrh	r3, [r7, #6]
 800767c:	461a      	mov	r2, r3
 800767e:	68b9      	ldr	r1, [r7, #8]
 8007680:	68f8      	ldr	r0, [r7, #12]
 8007682:	f000 ff63 	bl	800854c <UART_Start_Receive_DMA>
 8007686:	4603      	mov	r3, r0
 8007688:	e000      	b.n	800768c <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800768a:	2302      	movs	r3, #2
  }
}
 800768c:	4618      	mov	r0, r3
 800768e:	3728      	adds	r7, #40	@ 0x28
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b0ba      	sub	sp, #232	@ 0xe8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80076ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80076be:	f640 030f 	movw	r3, #2063	@ 0x80f
 80076c2:	4013      	ands	r3, r2
 80076c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80076c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d115      	bne.n	80076fc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80076d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076d4:	f003 0320 	and.w	r3, r3, #32
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d00f      	beq.n	80076fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80076dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076e0:	f003 0320 	and.w	r3, r3, #32
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d009      	beq.n	80076fc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	f000 82c6 	beq.w	8007c7e <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	4798      	blx	r3
      }
      return;
 80076fa:	e2c0      	b.n	8007c7e <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80076fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007700:	2b00      	cmp	r3, #0
 8007702:	f000 8117 	beq.w	8007934 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007706:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800770a:	f003 0301 	and.w	r3, r3, #1
 800770e:	2b00      	cmp	r3, #0
 8007710:	d106      	bne.n	8007720 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007712:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007716:	4b85      	ldr	r3, [pc, #532]	@ (800792c <HAL_UART_IRQHandler+0x298>)
 8007718:	4013      	ands	r3, r2
 800771a:	2b00      	cmp	r3, #0
 800771c:	f000 810a 	beq.w	8007934 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	2b00      	cmp	r3, #0
 800772a:	d011      	beq.n	8007750 <HAL_UART_IRQHandler+0xbc>
 800772c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00b      	beq.n	8007750 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2201      	movs	r2, #1
 800773e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007746:	f043 0201 	orr.w	r2, r3, #1
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007754:	f003 0302 	and.w	r3, r3, #2
 8007758:	2b00      	cmp	r3, #0
 800775a:	d011      	beq.n	8007780 <HAL_UART_IRQHandler+0xec>
 800775c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007760:	f003 0301 	and.w	r3, r3, #1
 8007764:	2b00      	cmp	r3, #0
 8007766:	d00b      	beq.n	8007780 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2202      	movs	r2, #2
 800776e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007776:	f043 0204 	orr.w	r2, r3, #4
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007784:	f003 0304 	and.w	r3, r3, #4
 8007788:	2b00      	cmp	r3, #0
 800778a:	d011      	beq.n	80077b0 <HAL_UART_IRQHandler+0x11c>
 800778c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007790:	f003 0301 	and.w	r3, r3, #1
 8007794:	2b00      	cmp	r3, #0
 8007796:	d00b      	beq.n	80077b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2204      	movs	r2, #4
 800779e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077a6:	f043 0202 	orr.w	r2, r3, #2
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80077b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077b4:	f003 0308 	and.w	r3, r3, #8
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d017      	beq.n	80077ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077c0:	f003 0320 	and.w	r3, r3, #32
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d105      	bne.n	80077d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80077c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00b      	beq.n	80077ec <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2208      	movs	r2, #8
 80077da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077e2:	f043 0208 	orr.w	r2, r3, #8
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80077ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d012      	beq.n	800781e <HAL_UART_IRQHandler+0x18a>
 80077f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007800:	2b00      	cmp	r3, #0
 8007802:	d00c      	beq.n	800781e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800780c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007814:	f043 0220 	orr.w	r2, r3, #32
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 822c 	beq.w	8007c82 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800782a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800782e:	f003 0320 	and.w	r3, r3, #32
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00d      	beq.n	8007852 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800783a:	f003 0320 	and.w	r3, r3, #32
 800783e:	2b00      	cmp	r3, #0
 8007840:	d007      	beq.n	8007852 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007846:	2b00      	cmp	r3, #0
 8007848:	d003      	beq.n	8007852 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007858:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007866:	2b40      	cmp	r3, #64	@ 0x40
 8007868:	d005      	beq.n	8007876 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800786a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800786e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007872:	2b00      	cmp	r3, #0
 8007874:	d04f      	beq.n	8007916 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 ff2e 	bl	80086d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007886:	2b40      	cmp	r3, #64	@ 0x40
 8007888:	d141      	bne.n	800790e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	3308      	adds	r3, #8
 8007890:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007894:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007898:	e853 3f00 	ldrex	r3, [r3]
 800789c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80078a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80078a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3308      	adds	r3, #8
 80078b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80078b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80078ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80078c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80078c6:	e841 2300 	strex	r3, r2, [r1]
 80078ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80078ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1d9      	bne.n	800788a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d013      	beq.n	8007906 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078e2:	4a13      	ldr	r2, [pc, #76]	@ (8007930 <HAL_UART_IRQHandler+0x29c>)
 80078e4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078ea:	4618      	mov	r0, r3
 80078ec:	f7fb fb02 	bl	8002ef4 <HAL_DMA_Abort_IT>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d017      	beq.n	8007926 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007900:	4610      	mov	r0, r2
 8007902:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007904:	e00f      	b.n	8007926 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 f9e4 	bl	8007cd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800790c:	e00b      	b.n	8007926 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 f9e0 	bl	8007cd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007914:	e007      	b.n	8007926 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 f9dc 	bl	8007cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007924:	e1ad      	b.n	8007c82 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007926:	bf00      	nop
    return;
 8007928:	e1ab      	b.n	8007c82 <HAL_UART_IRQHandler+0x5ee>
 800792a:	bf00      	nop
 800792c:	04000120 	.word	0x04000120
 8007930:	08008aa1 	.word	0x08008aa1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007938:	2b01      	cmp	r3, #1
 800793a:	f040 8166 	bne.w	8007c0a <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800793e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007942:	f003 0310 	and.w	r3, r3, #16
 8007946:	2b00      	cmp	r3, #0
 8007948:	f000 815f 	beq.w	8007c0a <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800794c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007950:	f003 0310 	and.w	r3, r3, #16
 8007954:	2b00      	cmp	r3, #0
 8007956:	f000 8158 	beq.w	8007c0a <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	2210      	movs	r2, #16
 8007960:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800796c:	2b40      	cmp	r3, #64	@ 0x40
 800796e:	f040 80d0 	bne.w	8007b12 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800797e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007982:	2b00      	cmp	r3, #0
 8007984:	f000 80ab 	beq.w	8007ade <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800798e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007992:	429a      	cmp	r2, r3
 8007994:	f080 80a3 	bcs.w	8007ade <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800799e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079a6:	69db      	ldr	r3, [r3, #28]
 80079a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079ac:	f000 8086 	beq.w	8007abc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80079bc:	e853 3f00 	ldrex	r3, [r3]
 80079c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80079c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80079c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	461a      	mov	r2, r3
 80079d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80079da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80079e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80079ea:	e841 2300 	strex	r3, r2, [r1]
 80079ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80079f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d1da      	bne.n	80079b0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3308      	adds	r3, #8
 8007a00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a04:	e853 3f00 	ldrex	r3, [r3]
 8007a08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a0c:	f023 0301 	bic.w	r3, r3, #1
 8007a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	3308      	adds	r3, #8
 8007a1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a2a:	e841 2300 	strex	r3, r2, [r1]
 8007a2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1e1      	bne.n	80079fa <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	3308      	adds	r3, #8
 8007a3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a40:	e853 3f00 	ldrex	r3, [r3]
 8007a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	3308      	adds	r3, #8
 8007a56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007a5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a62:	e841 2300 	strex	r3, r2, [r1]
 8007a66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007a68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1e3      	bne.n	8007a36 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2220      	movs	r2, #32
 8007a72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a84:	e853 3f00 	ldrex	r3, [r3]
 8007a88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007a8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a8c:	f023 0310 	bic.w	r3, r3, #16
 8007a90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	461a      	mov	r2, r3
 8007a9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007aa0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007aa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007aa6:	e841 2300 	strex	r3, r2, [r1]
 8007aaa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007aac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1e4      	bne.n	8007a7c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7fb f9ac 	bl	8002e14 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2202      	movs	r2, #2
 8007ac0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	1ad3      	subs	r3, r2, r3
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 f906 	bl	8007ce8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007adc:	e0d3      	b.n	8007c86 <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007ae4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	f040 80cc 	bne.w	8007c86 <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007af2:	69db      	ldr	r3, [r3, #28]
 8007af4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007af8:	f040 80c5 	bne.w	8007c86 <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2202      	movs	r2, #2
 8007b00:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007b08:	4619      	mov	r1, r3
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 f8ec 	bl	8007ce8 <HAL_UARTEx_RxEventCallback>
      return;
 8007b10:	e0b9      	b.n	8007c86 <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f000 80ab 	beq.w	8007c8a <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8007b34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f000 80a6 	beq.w	8007c8a <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b46:	e853 3f00 	ldrex	r3, [r3]
 8007b4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b60:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b68:	e841 2300 	strex	r3, r2, [r1]
 8007b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1e4      	bne.n	8007b3e <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	3308      	adds	r3, #8
 8007b7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7e:	e853 3f00 	ldrex	r3, [r3]
 8007b82:	623b      	str	r3, [r7, #32]
   return(result);
 8007b84:	6a3b      	ldr	r3, [r7, #32]
 8007b86:	f023 0301 	bic.w	r3, r3, #1
 8007b8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	3308      	adds	r3, #8
 8007b94:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007b98:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ba0:	e841 2300 	strex	r3, r2, [r1]
 8007ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d1e3      	bne.n	8007b74 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	e853 3f00 	ldrex	r3, [r3]
 8007bcc:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f023 0310 	bic.w	r3, r3, #16
 8007bd4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	461a      	mov	r2, r3
 8007bde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007be2:	61fb      	str	r3, [r7, #28]
 8007be4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be6:	69b9      	ldr	r1, [r7, #24]
 8007be8:	69fa      	ldr	r2, [r7, #28]
 8007bea:	e841 2300 	strex	r3, r2, [r1]
 8007bee:	617b      	str	r3, [r7, #20]
   return(result);
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1e4      	bne.n	8007bc0 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2202      	movs	r2, #2
 8007bfa:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007bfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c00:	4619      	mov	r1, r3
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f870 	bl	8007ce8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c08:	e03f      	b.n	8007c8a <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00e      	beq.n	8007c34 <HAL_UART_IRQHandler+0x5a0>
 8007c16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d008      	beq.n	8007c34 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007c2a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 f867 	bl	8007d00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c32:	e02d      	b.n	8007c90 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007c34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00e      	beq.n	8007c5e <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d008      	beq.n	8007c5e <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d01c      	beq.n	8007c8e <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	4798      	blx	r3
    }
    return;
 8007c5c:	e017      	b.n	8007c8e <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d012      	beq.n	8007c90 <HAL_UART_IRQHandler+0x5fc>
 8007c6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00c      	beq.n	8007c90 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 ff24 	bl	8008ac4 <UART_EndTransmit_IT>
    return;
 8007c7c:	e008      	b.n	8007c90 <HAL_UART_IRQHandler+0x5fc>
      return;
 8007c7e:	bf00      	nop
 8007c80:	e006      	b.n	8007c90 <HAL_UART_IRQHandler+0x5fc>
    return;
 8007c82:	bf00      	nop
 8007c84:	e004      	b.n	8007c90 <HAL_UART_IRQHandler+0x5fc>
      return;
 8007c86:	bf00      	nop
 8007c88:	e002      	b.n	8007c90 <HAL_UART_IRQHandler+0x5fc>
      return;
 8007c8a:	bf00      	nop
 8007c8c:	e000      	b.n	8007c90 <HAL_UART_IRQHandler+0x5fc>
    return;
 8007c8e:	bf00      	nop
  }

}
 8007c90:	37e8      	adds	r7, #232	@ 0xe8
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop

08007c98 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007cb4:	bf00      	nop
 8007cb6:	370c      	adds	r7, #12
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007cc8:	bf00      	nop
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007cf4:	bf00      	nop
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d08:	bf00      	nop
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b088      	sub	sp, #32
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	689a      	ldr	r2, [r3, #8]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	691b      	ldr	r3, [r3, #16]
 8007d28:	431a      	orrs	r2, r3
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	695b      	ldr	r3, [r3, #20]
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	69db      	ldr	r3, [r3, #28]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	4ba6      	ldr	r3, [pc, #664]	@ (8007fd8 <UART_SetConfig+0x2c4>)
 8007d40:	4013      	ands	r3, r2
 8007d42:	687a      	ldr	r2, [r7, #4]
 8007d44:	6812      	ldr	r2, [r2, #0]
 8007d46:	6979      	ldr	r1, [r7, #20]
 8007d48:	430b      	orrs	r3, r1
 8007d4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	68da      	ldr	r2, [r3, #12]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a1b      	ldr	r3, [r3, #32]
 8007d6c:	697a      	ldr	r2, [r7, #20]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	697a      	ldr	r2, [r7, #20]
 8007d82:	430a      	orrs	r2, r1
 8007d84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a94      	ldr	r2, [pc, #592]	@ (8007fdc <UART_SetConfig+0x2c8>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d120      	bne.n	8007dd2 <UART_SetConfig+0xbe>
 8007d90:	4b93      	ldr	r3, [pc, #588]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d96:	f003 0303 	and.w	r3, r3, #3
 8007d9a:	2b03      	cmp	r3, #3
 8007d9c:	d816      	bhi.n	8007dcc <UART_SetConfig+0xb8>
 8007d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007da4 <UART_SetConfig+0x90>)
 8007da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da4:	08007db5 	.word	0x08007db5
 8007da8:	08007dc1 	.word	0x08007dc1
 8007dac:	08007dbb 	.word	0x08007dbb
 8007db0:	08007dc7 	.word	0x08007dc7
 8007db4:	2301      	movs	r3, #1
 8007db6:	77fb      	strb	r3, [r7, #31]
 8007db8:	e150      	b.n	800805c <UART_SetConfig+0x348>
 8007dba:	2302      	movs	r3, #2
 8007dbc:	77fb      	strb	r3, [r7, #31]
 8007dbe:	e14d      	b.n	800805c <UART_SetConfig+0x348>
 8007dc0:	2304      	movs	r3, #4
 8007dc2:	77fb      	strb	r3, [r7, #31]
 8007dc4:	e14a      	b.n	800805c <UART_SetConfig+0x348>
 8007dc6:	2308      	movs	r3, #8
 8007dc8:	77fb      	strb	r3, [r7, #31]
 8007dca:	e147      	b.n	800805c <UART_SetConfig+0x348>
 8007dcc:	2310      	movs	r3, #16
 8007dce:	77fb      	strb	r3, [r7, #31]
 8007dd0:	e144      	b.n	800805c <UART_SetConfig+0x348>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a83      	ldr	r2, [pc, #524]	@ (8007fe4 <UART_SetConfig+0x2d0>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d132      	bne.n	8007e42 <UART_SetConfig+0x12e>
 8007ddc:	4b80      	ldr	r3, [pc, #512]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007de2:	f003 030c 	and.w	r3, r3, #12
 8007de6:	2b0c      	cmp	r3, #12
 8007de8:	d828      	bhi.n	8007e3c <UART_SetConfig+0x128>
 8007dea:	a201      	add	r2, pc, #4	@ (adr r2, 8007df0 <UART_SetConfig+0xdc>)
 8007dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df0:	08007e25 	.word	0x08007e25
 8007df4:	08007e3d 	.word	0x08007e3d
 8007df8:	08007e3d 	.word	0x08007e3d
 8007dfc:	08007e3d 	.word	0x08007e3d
 8007e00:	08007e31 	.word	0x08007e31
 8007e04:	08007e3d 	.word	0x08007e3d
 8007e08:	08007e3d 	.word	0x08007e3d
 8007e0c:	08007e3d 	.word	0x08007e3d
 8007e10:	08007e2b 	.word	0x08007e2b
 8007e14:	08007e3d 	.word	0x08007e3d
 8007e18:	08007e3d 	.word	0x08007e3d
 8007e1c:	08007e3d 	.word	0x08007e3d
 8007e20:	08007e37 	.word	0x08007e37
 8007e24:	2300      	movs	r3, #0
 8007e26:	77fb      	strb	r3, [r7, #31]
 8007e28:	e118      	b.n	800805c <UART_SetConfig+0x348>
 8007e2a:	2302      	movs	r3, #2
 8007e2c:	77fb      	strb	r3, [r7, #31]
 8007e2e:	e115      	b.n	800805c <UART_SetConfig+0x348>
 8007e30:	2304      	movs	r3, #4
 8007e32:	77fb      	strb	r3, [r7, #31]
 8007e34:	e112      	b.n	800805c <UART_SetConfig+0x348>
 8007e36:	2308      	movs	r3, #8
 8007e38:	77fb      	strb	r3, [r7, #31]
 8007e3a:	e10f      	b.n	800805c <UART_SetConfig+0x348>
 8007e3c:	2310      	movs	r3, #16
 8007e3e:	77fb      	strb	r3, [r7, #31]
 8007e40:	e10c      	b.n	800805c <UART_SetConfig+0x348>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a68      	ldr	r2, [pc, #416]	@ (8007fe8 <UART_SetConfig+0x2d4>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d120      	bne.n	8007e8e <UART_SetConfig+0x17a>
 8007e4c:	4b64      	ldr	r3, [pc, #400]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e52:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007e56:	2b30      	cmp	r3, #48	@ 0x30
 8007e58:	d013      	beq.n	8007e82 <UART_SetConfig+0x16e>
 8007e5a:	2b30      	cmp	r3, #48	@ 0x30
 8007e5c:	d814      	bhi.n	8007e88 <UART_SetConfig+0x174>
 8007e5e:	2b20      	cmp	r3, #32
 8007e60:	d009      	beq.n	8007e76 <UART_SetConfig+0x162>
 8007e62:	2b20      	cmp	r3, #32
 8007e64:	d810      	bhi.n	8007e88 <UART_SetConfig+0x174>
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d002      	beq.n	8007e70 <UART_SetConfig+0x15c>
 8007e6a:	2b10      	cmp	r3, #16
 8007e6c:	d006      	beq.n	8007e7c <UART_SetConfig+0x168>
 8007e6e:	e00b      	b.n	8007e88 <UART_SetConfig+0x174>
 8007e70:	2300      	movs	r3, #0
 8007e72:	77fb      	strb	r3, [r7, #31]
 8007e74:	e0f2      	b.n	800805c <UART_SetConfig+0x348>
 8007e76:	2302      	movs	r3, #2
 8007e78:	77fb      	strb	r3, [r7, #31]
 8007e7a:	e0ef      	b.n	800805c <UART_SetConfig+0x348>
 8007e7c:	2304      	movs	r3, #4
 8007e7e:	77fb      	strb	r3, [r7, #31]
 8007e80:	e0ec      	b.n	800805c <UART_SetConfig+0x348>
 8007e82:	2308      	movs	r3, #8
 8007e84:	77fb      	strb	r3, [r7, #31]
 8007e86:	e0e9      	b.n	800805c <UART_SetConfig+0x348>
 8007e88:	2310      	movs	r3, #16
 8007e8a:	77fb      	strb	r3, [r7, #31]
 8007e8c:	e0e6      	b.n	800805c <UART_SetConfig+0x348>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a56      	ldr	r2, [pc, #344]	@ (8007fec <UART_SetConfig+0x2d8>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d120      	bne.n	8007eda <UART_SetConfig+0x1c6>
 8007e98:	4b51      	ldr	r3, [pc, #324]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e9e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007ea2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ea4:	d013      	beq.n	8007ece <UART_SetConfig+0x1ba>
 8007ea6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ea8:	d814      	bhi.n	8007ed4 <UART_SetConfig+0x1c0>
 8007eaa:	2b80      	cmp	r3, #128	@ 0x80
 8007eac:	d009      	beq.n	8007ec2 <UART_SetConfig+0x1ae>
 8007eae:	2b80      	cmp	r3, #128	@ 0x80
 8007eb0:	d810      	bhi.n	8007ed4 <UART_SetConfig+0x1c0>
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d002      	beq.n	8007ebc <UART_SetConfig+0x1a8>
 8007eb6:	2b40      	cmp	r3, #64	@ 0x40
 8007eb8:	d006      	beq.n	8007ec8 <UART_SetConfig+0x1b4>
 8007eba:	e00b      	b.n	8007ed4 <UART_SetConfig+0x1c0>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	77fb      	strb	r3, [r7, #31]
 8007ec0:	e0cc      	b.n	800805c <UART_SetConfig+0x348>
 8007ec2:	2302      	movs	r3, #2
 8007ec4:	77fb      	strb	r3, [r7, #31]
 8007ec6:	e0c9      	b.n	800805c <UART_SetConfig+0x348>
 8007ec8:	2304      	movs	r3, #4
 8007eca:	77fb      	strb	r3, [r7, #31]
 8007ecc:	e0c6      	b.n	800805c <UART_SetConfig+0x348>
 8007ece:	2308      	movs	r3, #8
 8007ed0:	77fb      	strb	r3, [r7, #31]
 8007ed2:	e0c3      	b.n	800805c <UART_SetConfig+0x348>
 8007ed4:	2310      	movs	r3, #16
 8007ed6:	77fb      	strb	r3, [r7, #31]
 8007ed8:	e0c0      	b.n	800805c <UART_SetConfig+0x348>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a44      	ldr	r2, [pc, #272]	@ (8007ff0 <UART_SetConfig+0x2dc>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d125      	bne.n	8007f30 <UART_SetConfig+0x21c>
 8007ee4:	4b3e      	ldr	r3, [pc, #248]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007eee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ef2:	d017      	beq.n	8007f24 <UART_SetConfig+0x210>
 8007ef4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ef8:	d817      	bhi.n	8007f2a <UART_SetConfig+0x216>
 8007efa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007efe:	d00b      	beq.n	8007f18 <UART_SetConfig+0x204>
 8007f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f04:	d811      	bhi.n	8007f2a <UART_SetConfig+0x216>
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d003      	beq.n	8007f12 <UART_SetConfig+0x1fe>
 8007f0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f0e:	d006      	beq.n	8007f1e <UART_SetConfig+0x20a>
 8007f10:	e00b      	b.n	8007f2a <UART_SetConfig+0x216>
 8007f12:	2300      	movs	r3, #0
 8007f14:	77fb      	strb	r3, [r7, #31]
 8007f16:	e0a1      	b.n	800805c <UART_SetConfig+0x348>
 8007f18:	2302      	movs	r3, #2
 8007f1a:	77fb      	strb	r3, [r7, #31]
 8007f1c:	e09e      	b.n	800805c <UART_SetConfig+0x348>
 8007f1e:	2304      	movs	r3, #4
 8007f20:	77fb      	strb	r3, [r7, #31]
 8007f22:	e09b      	b.n	800805c <UART_SetConfig+0x348>
 8007f24:	2308      	movs	r3, #8
 8007f26:	77fb      	strb	r3, [r7, #31]
 8007f28:	e098      	b.n	800805c <UART_SetConfig+0x348>
 8007f2a:	2310      	movs	r3, #16
 8007f2c:	77fb      	strb	r3, [r7, #31]
 8007f2e:	e095      	b.n	800805c <UART_SetConfig+0x348>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a2f      	ldr	r2, [pc, #188]	@ (8007ff4 <UART_SetConfig+0x2e0>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d125      	bne.n	8007f86 <UART_SetConfig+0x272>
 8007f3a:	4b29      	ldr	r3, [pc, #164]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f40:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007f44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f48:	d017      	beq.n	8007f7a <UART_SetConfig+0x266>
 8007f4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f4e:	d817      	bhi.n	8007f80 <UART_SetConfig+0x26c>
 8007f50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f54:	d00b      	beq.n	8007f6e <UART_SetConfig+0x25a>
 8007f56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f5a:	d811      	bhi.n	8007f80 <UART_SetConfig+0x26c>
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d003      	beq.n	8007f68 <UART_SetConfig+0x254>
 8007f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f64:	d006      	beq.n	8007f74 <UART_SetConfig+0x260>
 8007f66:	e00b      	b.n	8007f80 <UART_SetConfig+0x26c>
 8007f68:	2301      	movs	r3, #1
 8007f6a:	77fb      	strb	r3, [r7, #31]
 8007f6c:	e076      	b.n	800805c <UART_SetConfig+0x348>
 8007f6e:	2302      	movs	r3, #2
 8007f70:	77fb      	strb	r3, [r7, #31]
 8007f72:	e073      	b.n	800805c <UART_SetConfig+0x348>
 8007f74:	2304      	movs	r3, #4
 8007f76:	77fb      	strb	r3, [r7, #31]
 8007f78:	e070      	b.n	800805c <UART_SetConfig+0x348>
 8007f7a:	2308      	movs	r3, #8
 8007f7c:	77fb      	strb	r3, [r7, #31]
 8007f7e:	e06d      	b.n	800805c <UART_SetConfig+0x348>
 8007f80:	2310      	movs	r3, #16
 8007f82:	77fb      	strb	r3, [r7, #31]
 8007f84:	e06a      	b.n	800805c <UART_SetConfig+0x348>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8007ff8 <UART_SetConfig+0x2e4>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d138      	bne.n	8008002 <UART_SetConfig+0x2ee>
 8007f90:	4b13      	ldr	r3, [pc, #76]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f96:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007f9a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f9e:	d017      	beq.n	8007fd0 <UART_SetConfig+0x2bc>
 8007fa0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007fa4:	d82a      	bhi.n	8007ffc <UART_SetConfig+0x2e8>
 8007fa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007faa:	d00b      	beq.n	8007fc4 <UART_SetConfig+0x2b0>
 8007fac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fb0:	d824      	bhi.n	8007ffc <UART_SetConfig+0x2e8>
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d003      	beq.n	8007fbe <UART_SetConfig+0x2aa>
 8007fb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fba:	d006      	beq.n	8007fca <UART_SetConfig+0x2b6>
 8007fbc:	e01e      	b.n	8007ffc <UART_SetConfig+0x2e8>
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	77fb      	strb	r3, [r7, #31]
 8007fc2:	e04b      	b.n	800805c <UART_SetConfig+0x348>
 8007fc4:	2302      	movs	r3, #2
 8007fc6:	77fb      	strb	r3, [r7, #31]
 8007fc8:	e048      	b.n	800805c <UART_SetConfig+0x348>
 8007fca:	2304      	movs	r3, #4
 8007fcc:	77fb      	strb	r3, [r7, #31]
 8007fce:	e045      	b.n	800805c <UART_SetConfig+0x348>
 8007fd0:	2308      	movs	r3, #8
 8007fd2:	77fb      	strb	r3, [r7, #31]
 8007fd4:	e042      	b.n	800805c <UART_SetConfig+0x348>
 8007fd6:	bf00      	nop
 8007fd8:	efff69f3 	.word	0xefff69f3
 8007fdc:	40011000 	.word	0x40011000
 8007fe0:	40023800 	.word	0x40023800
 8007fe4:	40004400 	.word	0x40004400
 8007fe8:	40004800 	.word	0x40004800
 8007fec:	40004c00 	.word	0x40004c00
 8007ff0:	40005000 	.word	0x40005000
 8007ff4:	40011400 	.word	0x40011400
 8007ff8:	40007800 	.word	0x40007800
 8007ffc:	2310      	movs	r3, #16
 8007ffe:	77fb      	strb	r3, [r7, #31]
 8008000:	e02c      	b.n	800805c <UART_SetConfig+0x348>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a72      	ldr	r2, [pc, #456]	@ (80081d0 <UART_SetConfig+0x4bc>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d125      	bne.n	8008058 <UART_SetConfig+0x344>
 800800c:	4b71      	ldr	r3, [pc, #452]	@ (80081d4 <UART_SetConfig+0x4c0>)
 800800e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008012:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008016:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800801a:	d017      	beq.n	800804c <UART_SetConfig+0x338>
 800801c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008020:	d817      	bhi.n	8008052 <UART_SetConfig+0x33e>
 8008022:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008026:	d00b      	beq.n	8008040 <UART_SetConfig+0x32c>
 8008028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800802c:	d811      	bhi.n	8008052 <UART_SetConfig+0x33e>
 800802e:	2b00      	cmp	r3, #0
 8008030:	d003      	beq.n	800803a <UART_SetConfig+0x326>
 8008032:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008036:	d006      	beq.n	8008046 <UART_SetConfig+0x332>
 8008038:	e00b      	b.n	8008052 <UART_SetConfig+0x33e>
 800803a:	2300      	movs	r3, #0
 800803c:	77fb      	strb	r3, [r7, #31]
 800803e:	e00d      	b.n	800805c <UART_SetConfig+0x348>
 8008040:	2302      	movs	r3, #2
 8008042:	77fb      	strb	r3, [r7, #31]
 8008044:	e00a      	b.n	800805c <UART_SetConfig+0x348>
 8008046:	2304      	movs	r3, #4
 8008048:	77fb      	strb	r3, [r7, #31]
 800804a:	e007      	b.n	800805c <UART_SetConfig+0x348>
 800804c:	2308      	movs	r3, #8
 800804e:	77fb      	strb	r3, [r7, #31]
 8008050:	e004      	b.n	800805c <UART_SetConfig+0x348>
 8008052:	2310      	movs	r3, #16
 8008054:	77fb      	strb	r3, [r7, #31]
 8008056:	e001      	b.n	800805c <UART_SetConfig+0x348>
 8008058:	2310      	movs	r3, #16
 800805a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	69db      	ldr	r3, [r3, #28]
 8008060:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008064:	d15b      	bne.n	800811e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008066:	7ffb      	ldrb	r3, [r7, #31]
 8008068:	2b08      	cmp	r3, #8
 800806a:	d828      	bhi.n	80080be <UART_SetConfig+0x3aa>
 800806c:	a201      	add	r2, pc, #4	@ (adr r2, 8008074 <UART_SetConfig+0x360>)
 800806e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008072:	bf00      	nop
 8008074:	08008099 	.word	0x08008099
 8008078:	080080a1 	.word	0x080080a1
 800807c:	080080a9 	.word	0x080080a9
 8008080:	080080bf 	.word	0x080080bf
 8008084:	080080af 	.word	0x080080af
 8008088:	080080bf 	.word	0x080080bf
 800808c:	080080bf 	.word	0x080080bf
 8008090:	080080bf 	.word	0x080080bf
 8008094:	080080b7 	.word	0x080080b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008098:	f7fd faee 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 800809c:	61b8      	str	r0, [r7, #24]
        break;
 800809e:	e013      	b.n	80080c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080a0:	f7fd fafe 	bl	80056a0 <HAL_RCC_GetPCLK2Freq>
 80080a4:	61b8      	str	r0, [r7, #24]
        break;
 80080a6:	e00f      	b.n	80080c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080a8:	4b4b      	ldr	r3, [pc, #300]	@ (80081d8 <UART_SetConfig+0x4c4>)
 80080aa:	61bb      	str	r3, [r7, #24]
        break;
 80080ac:	e00c      	b.n	80080c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ae:	f7fd f9d3 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 80080b2:	61b8      	str	r0, [r7, #24]
        break;
 80080b4:	e008      	b.n	80080c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ba:	61bb      	str	r3, [r7, #24]
        break;
 80080bc:	e004      	b.n	80080c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80080be:	2300      	movs	r3, #0
 80080c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	77bb      	strb	r3, [r7, #30]
        break;
 80080c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080c8:	69bb      	ldr	r3, [r7, #24]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d074      	beq.n	80081b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	005a      	lsls	r2, r3, #1
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	085b      	lsrs	r3, r3, #1
 80080d8:	441a      	add	r2, r3
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	2b0f      	cmp	r3, #15
 80080e8:	d916      	bls.n	8008118 <UART_SetConfig+0x404>
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080f0:	d212      	bcs.n	8008118 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	f023 030f 	bic.w	r3, r3, #15
 80080fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	085b      	lsrs	r3, r3, #1
 8008100:	b29b      	uxth	r3, r3
 8008102:	f003 0307 	and.w	r3, r3, #7
 8008106:	b29a      	uxth	r2, r3
 8008108:	89fb      	ldrh	r3, [r7, #14]
 800810a:	4313      	orrs	r3, r2
 800810c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	89fa      	ldrh	r2, [r7, #14]
 8008114:	60da      	str	r2, [r3, #12]
 8008116:	e04f      	b.n	80081b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	77bb      	strb	r3, [r7, #30]
 800811c:	e04c      	b.n	80081b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800811e:	7ffb      	ldrb	r3, [r7, #31]
 8008120:	2b08      	cmp	r3, #8
 8008122:	d828      	bhi.n	8008176 <UART_SetConfig+0x462>
 8008124:	a201      	add	r2, pc, #4	@ (adr r2, 800812c <UART_SetConfig+0x418>)
 8008126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800812a:	bf00      	nop
 800812c:	08008151 	.word	0x08008151
 8008130:	08008159 	.word	0x08008159
 8008134:	08008161 	.word	0x08008161
 8008138:	08008177 	.word	0x08008177
 800813c:	08008167 	.word	0x08008167
 8008140:	08008177 	.word	0x08008177
 8008144:	08008177 	.word	0x08008177
 8008148:	08008177 	.word	0x08008177
 800814c:	0800816f 	.word	0x0800816f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008150:	f7fd fa92 	bl	8005678 <HAL_RCC_GetPCLK1Freq>
 8008154:	61b8      	str	r0, [r7, #24]
        break;
 8008156:	e013      	b.n	8008180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008158:	f7fd faa2 	bl	80056a0 <HAL_RCC_GetPCLK2Freq>
 800815c:	61b8      	str	r0, [r7, #24]
        break;
 800815e:	e00f      	b.n	8008180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008160:	4b1d      	ldr	r3, [pc, #116]	@ (80081d8 <UART_SetConfig+0x4c4>)
 8008162:	61bb      	str	r3, [r7, #24]
        break;
 8008164:	e00c      	b.n	8008180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008166:	f7fd f977 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 800816a:	61b8      	str	r0, [r7, #24]
        break;
 800816c:	e008      	b.n	8008180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800816e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008172:	61bb      	str	r3, [r7, #24]
        break;
 8008174:	e004      	b.n	8008180 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008176:	2300      	movs	r3, #0
 8008178:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800817a:	2301      	movs	r3, #1
 800817c:	77bb      	strb	r3, [r7, #30]
        break;
 800817e:	bf00      	nop
    }

    if (pclk != 0U)
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d018      	beq.n	80081b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	085a      	lsrs	r2, r3, #1
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	441a      	add	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	fbb2 f3f3 	udiv	r3, r2, r3
 8008198:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	2b0f      	cmp	r3, #15
 800819e:	d909      	bls.n	80081b4 <UART_SetConfig+0x4a0>
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081a6:	d205      	bcs.n	80081b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081a8:	693b      	ldr	r3, [r7, #16]
 80081aa:	b29a      	uxth	r2, r3
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	60da      	str	r2, [r3, #12]
 80081b2:	e001      	b.n	80081b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80081c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3720      	adds	r7, #32
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	40007c00 	.word	0x40007c00
 80081d4:	40023800 	.word	0x40023800
 80081d8:	00f42400 	.word	0x00f42400

080081dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e8:	f003 0308 	and.w	r3, r3, #8
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00a      	beq.n	8008206 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	430a      	orrs	r2, r1
 8008204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00a      	beq.n	8008228 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	430a      	orrs	r2, r1
 8008226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800822c:	f003 0302 	and.w	r3, r3, #2
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00a      	beq.n	800824a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	430a      	orrs	r2, r1
 8008248:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800824e:	f003 0304 	and.w	r3, r3, #4
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00a      	beq.n	800826c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	430a      	orrs	r2, r1
 800826a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008270:	f003 0310 	and.w	r3, r3, #16
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00a      	beq.n	800828e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	430a      	orrs	r2, r1
 800828c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008292:	f003 0320 	and.w	r3, r3, #32
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00a      	beq.n	80082b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	430a      	orrs	r2, r1
 80082ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d01a      	beq.n	80082f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	430a      	orrs	r2, r1
 80082d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082da:	d10a      	bne.n	80082f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00a      	beq.n	8008314 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	430a      	orrs	r2, r1
 8008312:	605a      	str	r2, [r3, #4]
  }
}
 8008314:	bf00      	nop
 8008316:	370c      	adds	r7, #12
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b098      	sub	sp, #96	@ 0x60
 8008324:	af02      	add	r7, sp, #8
 8008326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2200      	movs	r2, #0
 800832c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008330:	f7fa fb44 	bl	80029bc <HAL_GetTick>
 8008334:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f003 0308 	and.w	r3, r3, #8
 8008340:	2b08      	cmp	r3, #8
 8008342:	d12e      	bne.n	80083a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008344:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008348:	9300      	str	r3, [sp, #0]
 800834a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800834c:	2200      	movs	r2, #0
 800834e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 f88c 	bl	8008470 <UART_WaitOnFlagUntilTimeout>
 8008358:	4603      	mov	r3, r0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d021      	beq.n	80083a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008366:	e853 3f00 	ldrex	r3, [r3]
 800836a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800836c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008372:	653b      	str	r3, [r7, #80]	@ 0x50
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	461a      	mov	r2, r3
 800837a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800837c:	647b      	str	r3, [r7, #68]	@ 0x44
 800837e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008380:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008382:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008384:	e841 2300 	strex	r3, r2, [r1]
 8008388:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800838a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1e6      	bne.n	800835e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2220      	movs	r2, #32
 8008394:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800839e:	2303      	movs	r3, #3
 80083a0:	e062      	b.n	8008468 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 0304 	and.w	r3, r3, #4
 80083ac:	2b04      	cmp	r3, #4
 80083ae:	d149      	bne.n	8008444 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083b4:	9300      	str	r3, [sp, #0]
 80083b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083b8:	2200      	movs	r2, #0
 80083ba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f856 	bl	8008470 <UART_WaitOnFlagUntilTimeout>
 80083c4:	4603      	mov	r3, r0
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d03c      	beq.n	8008444 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d2:	e853 3f00 	ldrex	r3, [r3]
 80083d6:	623b      	str	r3, [r7, #32]
   return(result);
 80083d8:	6a3b      	ldr	r3, [r7, #32]
 80083da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	461a      	mov	r2, r3
 80083e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80083ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083f0:	e841 2300 	strex	r3, r2, [r1]
 80083f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d1e6      	bne.n	80083ca <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	3308      	adds	r3, #8
 8008402:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	e853 3f00 	ldrex	r3, [r3]
 800840a:	60fb      	str	r3, [r7, #12]
   return(result);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f023 0301 	bic.w	r3, r3, #1
 8008412:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	3308      	adds	r3, #8
 800841a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800841c:	61fa      	str	r2, [r7, #28]
 800841e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008420:	69b9      	ldr	r1, [r7, #24]
 8008422:	69fa      	ldr	r2, [r7, #28]
 8008424:	e841 2300 	strex	r3, r2, [r1]
 8008428:	617b      	str	r3, [r7, #20]
   return(result);
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e5      	bne.n	80083fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2220      	movs	r2, #32
 8008434:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008440:	2303      	movs	r3, #3
 8008442:	e011      	b.n	8008468 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2220      	movs	r2, #32
 8008448:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2220      	movs	r2, #32
 800844e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2200      	movs	r2, #0
 8008456:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2200      	movs	r2, #0
 800845c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3758      	adds	r7, #88	@ 0x58
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	603b      	str	r3, [r7, #0]
 800847c:	4613      	mov	r3, r2
 800847e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008480:	e04f      	b.n	8008522 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008482:	69bb      	ldr	r3, [r7, #24]
 8008484:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008488:	d04b      	beq.n	8008522 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800848a:	f7fa fa97 	bl	80029bc <HAL_GetTick>
 800848e:	4602      	mov	r2, r0
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	1ad3      	subs	r3, r2, r3
 8008494:	69ba      	ldr	r2, [r7, #24]
 8008496:	429a      	cmp	r2, r3
 8008498:	d302      	bcc.n	80084a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d101      	bne.n	80084a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80084a0:	2303      	movs	r3, #3
 80084a2:	e04e      	b.n	8008542 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 0304 	and.w	r3, r3, #4
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d037      	beq.n	8008522 <UART_WaitOnFlagUntilTimeout+0xb2>
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	2b80      	cmp	r3, #128	@ 0x80
 80084b6:	d034      	beq.n	8008522 <UART_WaitOnFlagUntilTimeout+0xb2>
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	2b40      	cmp	r3, #64	@ 0x40
 80084bc:	d031      	beq.n	8008522 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	69db      	ldr	r3, [r3, #28]
 80084c4:	f003 0308 	and.w	r3, r3, #8
 80084c8:	2b08      	cmp	r3, #8
 80084ca:	d110      	bne.n	80084ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2208      	movs	r2, #8
 80084d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	f000 f8ff 	bl	80086d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2208      	movs	r2, #8
 80084de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80084ea:	2301      	movs	r3, #1
 80084ec:	e029      	b.n	8008542 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	69db      	ldr	r3, [r3, #28]
 80084f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084fc:	d111      	bne.n	8008522 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008506:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008508:	68f8      	ldr	r0, [r7, #12]
 800850a:	f000 f8e5 	bl	80086d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2220      	movs	r2, #32
 8008512:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2200      	movs	r2, #0
 800851a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800851e:	2303      	movs	r3, #3
 8008520:	e00f      	b.n	8008542 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	69da      	ldr	r2, [r3, #28]
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	4013      	ands	r3, r2
 800852c:	68ba      	ldr	r2, [r7, #8]
 800852e:	429a      	cmp	r2, r3
 8008530:	bf0c      	ite	eq
 8008532:	2301      	moveq	r3, #1
 8008534:	2300      	movne	r3, #0
 8008536:	b2db      	uxtb	r3, r3
 8008538:	461a      	mov	r2, r3
 800853a:	79fb      	ldrb	r3, [r7, #7]
 800853c:	429a      	cmp	r2, r3
 800853e:	d0a0      	beq.n	8008482 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}
	...

0800854c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b096      	sub	sp, #88	@ 0x58
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	4613      	mov	r3, r2
 8008558:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	88fa      	ldrh	r2, [r7, #6]
 8008564:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2200      	movs	r2, #0
 800856c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2222      	movs	r2, #34	@ 0x22
 8008574:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800857c:	2b00      	cmp	r3, #0
 800857e:	d028      	beq.n	80085d2 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008584:	4a3e      	ldr	r2, [pc, #248]	@ (8008680 <UART_Start_Receive_DMA+0x134>)
 8008586:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800858c:	4a3d      	ldr	r2, [pc, #244]	@ (8008684 <UART_Start_Receive_DMA+0x138>)
 800858e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008594:	4a3c      	ldr	r2, [pc, #240]	@ (8008688 <UART_Start_Receive_DMA+0x13c>)
 8008596:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800859c:	2200      	movs	r2, #0
 800859e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	3324      	adds	r3, #36	@ 0x24
 80085aa:	4619      	mov	r1, r3
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085b0:	461a      	mov	r2, r3
 80085b2:	88fb      	ldrh	r3, [r7, #6]
 80085b4:	f7fa fbce 	bl	8002d54 <HAL_DMA_Start_IT>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d009      	beq.n	80085d2 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2210      	movs	r2, #16
 80085c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2220      	movs	r2, #32
 80085ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e051      	b.n	8008676 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d018      	beq.n	800860c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085e2:	e853 3f00 	ldrex	r3, [r3]
 80085e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	461a      	mov	r2, r3
 80085f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085fa:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80085fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008600:	e841 2300 	strex	r3, r2, [r1]
 8008604:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1e6      	bne.n	80085da <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	3308      	adds	r3, #8
 8008612:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008616:	e853 3f00 	ldrex	r3, [r3]
 800861a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800861c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861e:	f043 0301 	orr.w	r3, r3, #1
 8008622:	653b      	str	r3, [r7, #80]	@ 0x50
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3308      	adds	r3, #8
 800862a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800862c:	637a      	str	r2, [r7, #52]	@ 0x34
 800862e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008630:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008632:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008634:	e841 2300 	strex	r3, r2, [r1]
 8008638:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800863a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800863c:	2b00      	cmp	r3, #0
 800863e:	d1e5      	bne.n	800860c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	3308      	adds	r3, #8
 8008646:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	e853 3f00 	ldrex	r3, [r3]
 800864e:	613b      	str	r3, [r7, #16]
   return(result);
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008656:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	3308      	adds	r3, #8
 800865e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008660:	623a      	str	r2, [r7, #32]
 8008662:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008664:	69f9      	ldr	r1, [r7, #28]
 8008666:	6a3a      	ldr	r2, [r7, #32]
 8008668:	e841 2300 	strex	r3, r2, [r1]
 800866c:	61bb      	str	r3, [r7, #24]
   return(result);
 800866e:	69bb      	ldr	r3, [r7, #24]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d1e5      	bne.n	8008640 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8008674:	2300      	movs	r3, #0
}
 8008676:	4618      	mov	r0, r3
 8008678:	3758      	adds	r7, #88	@ 0x58
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	08008853 	.word	0x08008853
 8008684:	080089b1 	.word	0x080089b1
 8008688:	08008a23 	.word	0x08008a23

0800868c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800868c:	b480      	push	{r7}
 800868e:	b089      	sub	sp, #36	@ 0x24
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	e853 3f00 	ldrex	r3, [r3]
 80086a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80086a8:	61fb      	str	r3, [r7, #28]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	461a      	mov	r2, r3
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	61bb      	str	r3, [r7, #24]
 80086b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b6:	6979      	ldr	r1, [r7, #20]
 80086b8:	69ba      	ldr	r2, [r7, #24]
 80086ba:	e841 2300 	strex	r3, r2, [r1]
 80086be:	613b      	str	r3, [r7, #16]
   return(result);
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d1e6      	bne.n	8008694 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2220      	movs	r2, #32
 80086ca:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80086cc:	bf00      	nop
 80086ce:	3724      	adds	r7, #36	@ 0x24
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80086d8:	b480      	push	{r7}
 80086da:	b095      	sub	sp, #84	@ 0x54
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086e8:	e853 3f00 	ldrex	r3, [r3]
 80086ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	461a      	mov	r2, r3
 80086fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8008700:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008702:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008704:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008706:	e841 2300 	strex	r3, r2, [r1]
 800870a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800870c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1e6      	bne.n	80086e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3308      	adds	r3, #8
 8008718:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871a:	6a3b      	ldr	r3, [r7, #32]
 800871c:	e853 3f00 	ldrex	r3, [r3]
 8008720:	61fb      	str	r3, [r7, #28]
   return(result);
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	f023 0301 	bic.w	r3, r3, #1
 8008728:	64bb      	str	r3, [r7, #72]	@ 0x48
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3308      	adds	r3, #8
 8008730:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008732:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008734:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008736:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008738:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800873a:	e841 2300 	strex	r3, r2, [r1]
 800873e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1e5      	bne.n	8008712 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800874a:	2b01      	cmp	r3, #1
 800874c:	d118      	bne.n	8008780 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	e853 3f00 	ldrex	r3, [r3]
 800875a:	60bb      	str	r3, [r7, #8]
   return(result);
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	f023 0310 	bic.w	r3, r3, #16
 8008762:	647b      	str	r3, [r7, #68]	@ 0x44
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	461a      	mov	r2, r3
 800876a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800876c:	61bb      	str	r3, [r7, #24]
 800876e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008770:	6979      	ldr	r1, [r7, #20]
 8008772:	69ba      	ldr	r2, [r7, #24]
 8008774:	e841 2300 	strex	r3, r2, [r1]
 8008778:	613b      	str	r3, [r7, #16]
   return(result);
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d1e6      	bne.n	800874e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2220      	movs	r2, #32
 8008784:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2200      	movs	r2, #0
 800878c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2200      	movs	r2, #0
 8008792:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008794:	bf00      	nop
 8008796:	3754      	adds	r7, #84	@ 0x54
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr

080087a0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b090      	sub	sp, #64	@ 0x40
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087ac:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	69db      	ldr	r3, [r3, #28]
 80087b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087b6:	d037      	beq.n	8008828 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 80087b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ba:	2200      	movs	r2, #0
 80087bc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80087c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	3308      	adds	r3, #8
 80087c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ca:	e853 3f00 	ldrex	r3, [r3]
 80087ce:	623b      	str	r3, [r7, #32]
   return(result);
 80087d0:	6a3b      	ldr	r3, [r7, #32]
 80087d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80087d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	3308      	adds	r3, #8
 80087de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087e0:	633a      	str	r2, [r7, #48]	@ 0x30
 80087e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087e8:	e841 2300 	strex	r3, r2, [r1]
 80087ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d1e5      	bne.n	80087c0 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	e853 3f00 	ldrex	r3, [r3]
 8008800:	60fb      	str	r3, [r7, #12]
   return(result);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008808:	637b      	str	r3, [r7, #52]	@ 0x34
 800880a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	461a      	mov	r2, r3
 8008810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008812:	61fb      	str	r3, [r7, #28]
 8008814:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008816:	69b9      	ldr	r1, [r7, #24]
 8008818:	69fa      	ldr	r2, [r7, #28]
 800881a:	e841 2300 	strex	r3, r2, [r1]
 800881e:	617b      	str	r3, [r7, #20]
   return(result);
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1e6      	bne.n	80087f4 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008826:	e002      	b.n	800882e <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8008828:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800882a:	f7f8 ffc9 	bl	80017c0 <HAL_UART_TxCpltCallback>
}
 800882e:	bf00      	nop
 8008830:	3740      	adds	r7, #64	@ 0x40
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}

08008836 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008836:	b580      	push	{r7, lr}
 8008838:	b084      	sub	sp, #16
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008842:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008844:	68f8      	ldr	r0, [r7, #12]
 8008846:	f7ff fa27 	bl	8007c98 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800884a:	bf00      	nop
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b09c      	sub	sp, #112	@ 0x70
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800885e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	69db      	ldr	r3, [r3, #28]
 8008864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008868:	d071      	beq.n	800894e <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800886a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800886c:	2200      	movs	r2, #0
 800886e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008878:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800887a:	e853 3f00 	ldrex	r3, [r3]
 800887e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008880:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008882:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008886:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008888:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	461a      	mov	r2, r3
 800888e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008890:	657b      	str	r3, [r7, #84]	@ 0x54
 8008892:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008894:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008896:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008898:	e841 2300 	strex	r3, r2, [r1]
 800889c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800889e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d1e6      	bne.n	8008872 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	3308      	adds	r3, #8
 80088aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ae:	e853 3f00 	ldrex	r3, [r3]
 80088b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80088b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b6:	f023 0301 	bic.w	r3, r3, #1
 80088ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80088bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	3308      	adds	r3, #8
 80088c2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80088c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80088c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088cc:	e841 2300 	strex	r3, r2, [r1]
 80088d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d1e5      	bne.n	80088a4 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	3308      	adds	r3, #8
 80088de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e0:	6a3b      	ldr	r3, [r7, #32]
 80088e2:	e853 3f00 	ldrex	r3, [r3]
 80088e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80088e8:	69fb      	ldr	r3, [r7, #28]
 80088ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80088f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	3308      	adds	r3, #8
 80088f6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80088f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80088fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008900:	e841 2300 	strex	r3, r2, [r1]
 8008904:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1e5      	bne.n	80088d8 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800890c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800890e:	2220      	movs	r2, #32
 8008910:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008914:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008918:	2b01      	cmp	r3, #1
 800891a:	d118      	bne.n	800894e <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800891c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	e853 3f00 	ldrex	r3, [r3]
 8008928:	60bb      	str	r3, [r7, #8]
   return(result);
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	f023 0310 	bic.w	r3, r3, #16
 8008930:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	461a      	mov	r2, r3
 8008938:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800893a:	61bb      	str	r3, [r7, #24]
 800893c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893e:	6979      	ldr	r1, [r7, #20]
 8008940:	69ba      	ldr	r2, [r7, #24]
 8008942:	e841 2300 	strex	r3, r2, [r1]
 8008946:	613b      	str	r3, [r7, #16]
   return(result);
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1e6      	bne.n	800891c <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800894e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008950:	2200      	movs	r2, #0
 8008952:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008958:	2b01      	cmp	r3, #1
 800895a:	d122      	bne.n	80089a2 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800895c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800895e:	2200      	movs	r2, #0
 8008960:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800896e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008970:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008974:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8008978:	429a      	cmp	r2, r3
 800897a:	d204      	bcs.n	8008986 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800897c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800897e:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8008982:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008988:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800898c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800898e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008992:	b29b      	uxth	r3, r3
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	b29b      	uxth	r3, r3
 8008998:	4619      	mov	r1, r3
 800899a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800899c:	f7ff f9a4 	bl	8007ce8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80089a0:	e002      	b.n	80089a8 <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 80089a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80089a4:	f7ff f982 	bl	8007cac <HAL_UART_RxCpltCallback>
}
 80089a8:	bf00      	nop
 80089aa:	3770      	adds	r7, #112	@ 0x70
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b084      	sub	sp, #16
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089bc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2201      	movs	r2, #1
 80089c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d123      	bne.n	8008a14 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80089d2:	085b      	lsrs	r3, r3, #1
 80089d4:	b29a      	uxth	r2, r3
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80089ea:	897a      	ldrh	r2, [r7, #10]
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d803      	bhi.n	80089f8 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	897a      	ldrh	r2, [r7, #10]
 80089f4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	1ad3      	subs	r3, r2, r3
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	68f8      	ldr	r0, [r7, #12]
 8008a0e:	f7ff f96b 	bl	8007ce8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a12:	e002      	b.n	8008a1a <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f7ff f953 	bl	8007cc0 <HAL_UART_RxHalfCpltCallback>
}
 8008a1a:	bf00      	nop
 8008a1c:	3710      	adds	r7, #16
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}

08008a22 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a22:	b580      	push	{r7, lr}
 8008a24:	b086      	sub	sp, #24
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a2e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a34:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a3c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a48:	2b80      	cmp	r3, #128	@ 0x80
 8008a4a:	d109      	bne.n	8008a60 <UART_DMAError+0x3e>
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	2b21      	cmp	r3, #33	@ 0x21
 8008a50:	d106      	bne.n	8008a60 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	2200      	movs	r2, #0
 8008a56:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8008a5a:	6978      	ldr	r0, [r7, #20]
 8008a5c:	f7ff fe16 	bl	800868c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a6a:	2b40      	cmp	r3, #64	@ 0x40
 8008a6c:	d109      	bne.n	8008a82 <UART_DMAError+0x60>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2b22      	cmp	r3, #34	@ 0x22
 8008a72:	d106      	bne.n	8008a82 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8008a7c:	6978      	ldr	r0, [r7, #20]
 8008a7e:	f7ff fe2b 	bl	80086d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a88:	f043 0210 	orr.w	r2, r3, #16
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a92:	6978      	ldr	r0, [r7, #20]
 8008a94:	f7ff f91e 	bl	8007cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a98:	bf00      	nop
 8008a9a:	3718      	adds	r7, #24
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	f7ff f90c 	bl	8007cd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008abc:	bf00      	nop
 8008abe:	3710      	adds	r7, #16
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b088      	sub	sp, #32
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	e853 3f00 	ldrex	r3, [r3]
 8008ad8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ae0:	61fb      	str	r3, [r7, #28]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	61bb      	str	r3, [r7, #24]
 8008aec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aee:	6979      	ldr	r1, [r7, #20]
 8008af0:	69ba      	ldr	r2, [r7, #24]
 8008af2:	e841 2300 	strex	r3, r2, [r1]
 8008af6:	613b      	str	r3, [r7, #16]
   return(result);
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1e6      	bne.n	8008acc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2220      	movs	r2, #32
 8008b02:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f7f8 fe58 	bl	80017c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b10:	bf00      	nop
 8008b12:	3720      	adds	r7, #32
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}

08008b18 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8008b18:	b5b0      	push	{r4, r5, r7, lr}
 8008b1a:	b08c      	sub	sp, #48	@ 0x30
 8008b1c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8008b1e:	4b8f      	ldr	r3, [pc, #572]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b20:	22c0      	movs	r2, #192	@ 0xc0
 8008b22:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8008b24:	4b8d      	ldr	r3, [pc, #564]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b26:	22a8      	movs	r2, #168	@ 0xa8
 8008b28:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8008b2a:	4b8c      	ldr	r3, [pc, #560]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 2;
 8008b30:	4b8a      	ldr	r3, [pc, #552]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b32:	2202      	movs	r2, #2
 8008b34:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8008b36:	4b8a      	ldr	r3, [pc, #552]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008b38:	22ff      	movs	r2, #255	@ 0xff
 8008b3a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8008b3c:	4b88      	ldr	r3, [pc, #544]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008b3e:	22ff      	movs	r2, #255	@ 0xff
 8008b40:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8008b42:	4b87      	ldr	r3, [pc, #540]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008b44:	22ff      	movs	r2, #255	@ 0xff
 8008b46:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8008b48:	4b85      	ldr	r3, [pc, #532]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8008b4e:	4b85      	ldr	r3, [pc, #532]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008b50:	22c0      	movs	r2, #192	@ 0xc0
 8008b52:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8008b54:	4b83      	ldr	r3, [pc, #524]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008b56:	22a8      	movs	r2, #168	@ 0xa8
 8008b58:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8008b5a:	4b82      	ldr	r3, [pc, #520]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8008b60:	4b80      	ldr	r3, [pc, #512]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008b62:	2201      	movs	r2, #1
 8008b64:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8008b66:	2100      	movs	r1, #0
 8008b68:	2000      	movs	r0, #0
 8008b6a:	f008 f86b 	bl	8010c44 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8008b6e:	4b7b      	ldr	r3, [pc, #492]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	061a      	lsls	r2, r3, #24
 8008b74:	4b79      	ldr	r3, [pc, #484]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b76:	785b      	ldrb	r3, [r3, #1]
 8008b78:	041b      	lsls	r3, r3, #16
 8008b7a:	431a      	orrs	r2, r3
 8008b7c:	4b77      	ldr	r3, [pc, #476]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b7e:	789b      	ldrb	r3, [r3, #2]
 8008b80:	021b      	lsls	r3, r3, #8
 8008b82:	4313      	orrs	r3, r2
 8008b84:	4a75      	ldr	r2, [pc, #468]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b86:	78d2      	ldrb	r2, [r2, #3]
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	061a      	lsls	r2, r3, #24
 8008b8c:	4b73      	ldr	r3, [pc, #460]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	0619      	lsls	r1, r3, #24
 8008b92:	4b72      	ldr	r3, [pc, #456]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b94:	785b      	ldrb	r3, [r3, #1]
 8008b96:	041b      	lsls	r3, r3, #16
 8008b98:	4319      	orrs	r1, r3
 8008b9a:	4b70      	ldr	r3, [pc, #448]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008b9c:	789b      	ldrb	r3, [r3, #2]
 8008b9e:	021b      	lsls	r3, r3, #8
 8008ba0:	430b      	orrs	r3, r1
 8008ba2:	496e      	ldr	r1, [pc, #440]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008ba4:	78c9      	ldrb	r1, [r1, #3]
 8008ba6:	430b      	orrs	r3, r1
 8008ba8:	021b      	lsls	r3, r3, #8
 8008baa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008bae:	431a      	orrs	r2, r3
 8008bb0:	4b6a      	ldr	r3, [pc, #424]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	0619      	lsls	r1, r3, #24
 8008bb6:	4b69      	ldr	r3, [pc, #420]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008bb8:	785b      	ldrb	r3, [r3, #1]
 8008bba:	041b      	lsls	r3, r3, #16
 8008bbc:	4319      	orrs	r1, r3
 8008bbe:	4b67      	ldr	r3, [pc, #412]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008bc0:	789b      	ldrb	r3, [r3, #2]
 8008bc2:	021b      	lsls	r3, r3, #8
 8008bc4:	430b      	orrs	r3, r1
 8008bc6:	4965      	ldr	r1, [pc, #404]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008bc8:	78c9      	ldrb	r1, [r1, #3]
 8008bca:	430b      	orrs	r3, r1
 8008bcc:	0a1b      	lsrs	r3, r3, #8
 8008bce:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008bd2:	431a      	orrs	r2, r3
 8008bd4:	4b61      	ldr	r3, [pc, #388]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	0619      	lsls	r1, r3, #24
 8008bda:	4b60      	ldr	r3, [pc, #384]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008bdc:	785b      	ldrb	r3, [r3, #1]
 8008bde:	041b      	lsls	r3, r3, #16
 8008be0:	4319      	orrs	r1, r3
 8008be2:	4b5e      	ldr	r3, [pc, #376]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008be4:	789b      	ldrb	r3, [r3, #2]
 8008be6:	021b      	lsls	r3, r3, #8
 8008be8:	430b      	orrs	r3, r1
 8008bea:	495c      	ldr	r1, [pc, #368]	@ (8008d5c <MX_LWIP_Init+0x244>)
 8008bec:	78c9      	ldrb	r1, [r1, #3]
 8008bee:	430b      	orrs	r3, r1
 8008bf0:	0e1b      	lsrs	r3, r3, #24
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	4a5c      	ldr	r2, [pc, #368]	@ (8008d68 <MX_LWIP_Init+0x250>)
 8008bf6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8008bf8:	4b59      	ldr	r3, [pc, #356]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	061a      	lsls	r2, r3, #24
 8008bfe:	4b58      	ldr	r3, [pc, #352]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c00:	785b      	ldrb	r3, [r3, #1]
 8008c02:	041b      	lsls	r3, r3, #16
 8008c04:	431a      	orrs	r2, r3
 8008c06:	4b56      	ldr	r3, [pc, #344]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c08:	789b      	ldrb	r3, [r3, #2]
 8008c0a:	021b      	lsls	r3, r3, #8
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	4a54      	ldr	r2, [pc, #336]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c10:	78d2      	ldrb	r2, [r2, #3]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	061a      	lsls	r2, r3, #24
 8008c16:	4b52      	ldr	r3, [pc, #328]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	0619      	lsls	r1, r3, #24
 8008c1c:	4b50      	ldr	r3, [pc, #320]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c1e:	785b      	ldrb	r3, [r3, #1]
 8008c20:	041b      	lsls	r3, r3, #16
 8008c22:	4319      	orrs	r1, r3
 8008c24:	4b4e      	ldr	r3, [pc, #312]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c26:	789b      	ldrb	r3, [r3, #2]
 8008c28:	021b      	lsls	r3, r3, #8
 8008c2a:	430b      	orrs	r3, r1
 8008c2c:	494c      	ldr	r1, [pc, #304]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c2e:	78c9      	ldrb	r1, [r1, #3]
 8008c30:	430b      	orrs	r3, r1
 8008c32:	021b      	lsls	r3, r3, #8
 8008c34:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008c38:	431a      	orrs	r2, r3
 8008c3a:	4b49      	ldr	r3, [pc, #292]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c3c:	781b      	ldrb	r3, [r3, #0]
 8008c3e:	0619      	lsls	r1, r3, #24
 8008c40:	4b47      	ldr	r3, [pc, #284]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c42:	785b      	ldrb	r3, [r3, #1]
 8008c44:	041b      	lsls	r3, r3, #16
 8008c46:	4319      	orrs	r1, r3
 8008c48:	4b45      	ldr	r3, [pc, #276]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c4a:	789b      	ldrb	r3, [r3, #2]
 8008c4c:	021b      	lsls	r3, r3, #8
 8008c4e:	430b      	orrs	r3, r1
 8008c50:	4943      	ldr	r1, [pc, #268]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c52:	78c9      	ldrb	r1, [r1, #3]
 8008c54:	430b      	orrs	r3, r1
 8008c56:	0a1b      	lsrs	r3, r3, #8
 8008c58:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008c5c:	431a      	orrs	r2, r3
 8008c5e:	4b40      	ldr	r3, [pc, #256]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	0619      	lsls	r1, r3, #24
 8008c64:	4b3e      	ldr	r3, [pc, #248]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c66:	785b      	ldrb	r3, [r3, #1]
 8008c68:	041b      	lsls	r3, r3, #16
 8008c6a:	4319      	orrs	r1, r3
 8008c6c:	4b3c      	ldr	r3, [pc, #240]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c6e:	789b      	ldrb	r3, [r3, #2]
 8008c70:	021b      	lsls	r3, r3, #8
 8008c72:	430b      	orrs	r3, r1
 8008c74:	493a      	ldr	r1, [pc, #232]	@ (8008d60 <MX_LWIP_Init+0x248>)
 8008c76:	78c9      	ldrb	r1, [r1, #3]
 8008c78:	430b      	orrs	r3, r1
 8008c7a:	0e1b      	lsrs	r3, r3, #24
 8008c7c:	4313      	orrs	r3, r2
 8008c7e:	4a3b      	ldr	r2, [pc, #236]	@ (8008d6c <MX_LWIP_Init+0x254>)
 8008c80:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8008c82:	4b38      	ldr	r3, [pc, #224]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	061a      	lsls	r2, r3, #24
 8008c88:	4b36      	ldr	r3, [pc, #216]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008c8a:	785b      	ldrb	r3, [r3, #1]
 8008c8c:	041b      	lsls	r3, r3, #16
 8008c8e:	431a      	orrs	r2, r3
 8008c90:	4b34      	ldr	r3, [pc, #208]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008c92:	789b      	ldrb	r3, [r3, #2]
 8008c94:	021b      	lsls	r3, r3, #8
 8008c96:	4313      	orrs	r3, r2
 8008c98:	4a32      	ldr	r2, [pc, #200]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008c9a:	78d2      	ldrb	r2, [r2, #3]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	061a      	lsls	r2, r3, #24
 8008ca0:	4b30      	ldr	r3, [pc, #192]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	0619      	lsls	r1, r3, #24
 8008ca6:	4b2f      	ldr	r3, [pc, #188]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008ca8:	785b      	ldrb	r3, [r3, #1]
 8008caa:	041b      	lsls	r3, r3, #16
 8008cac:	4319      	orrs	r1, r3
 8008cae:	4b2d      	ldr	r3, [pc, #180]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008cb0:	789b      	ldrb	r3, [r3, #2]
 8008cb2:	021b      	lsls	r3, r3, #8
 8008cb4:	430b      	orrs	r3, r1
 8008cb6:	492b      	ldr	r1, [pc, #172]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008cb8:	78c9      	ldrb	r1, [r1, #3]
 8008cba:	430b      	orrs	r3, r1
 8008cbc:	021b      	lsls	r3, r3, #8
 8008cbe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008cc2:	431a      	orrs	r2, r3
 8008cc4:	4b27      	ldr	r3, [pc, #156]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	0619      	lsls	r1, r3, #24
 8008cca:	4b26      	ldr	r3, [pc, #152]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008ccc:	785b      	ldrb	r3, [r3, #1]
 8008cce:	041b      	lsls	r3, r3, #16
 8008cd0:	4319      	orrs	r1, r3
 8008cd2:	4b24      	ldr	r3, [pc, #144]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008cd4:	789b      	ldrb	r3, [r3, #2]
 8008cd6:	021b      	lsls	r3, r3, #8
 8008cd8:	430b      	orrs	r3, r1
 8008cda:	4922      	ldr	r1, [pc, #136]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008cdc:	78c9      	ldrb	r1, [r1, #3]
 8008cde:	430b      	orrs	r3, r1
 8008ce0:	0a1b      	lsrs	r3, r3, #8
 8008ce2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008ce6:	431a      	orrs	r2, r3
 8008ce8:	4b1e      	ldr	r3, [pc, #120]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	0619      	lsls	r1, r3, #24
 8008cee:	4b1d      	ldr	r3, [pc, #116]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008cf0:	785b      	ldrb	r3, [r3, #1]
 8008cf2:	041b      	lsls	r3, r3, #16
 8008cf4:	4319      	orrs	r1, r3
 8008cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008cf8:	789b      	ldrb	r3, [r3, #2]
 8008cfa:	021b      	lsls	r3, r3, #8
 8008cfc:	430b      	orrs	r3, r1
 8008cfe:	4919      	ldr	r1, [pc, #100]	@ (8008d64 <MX_LWIP_Init+0x24c>)
 8008d00:	78c9      	ldrb	r1, [r1, #3]
 8008d02:	430b      	orrs	r3, r1
 8008d04:	0e1b      	lsrs	r3, r3, #24
 8008d06:	4313      	orrs	r3, r2
 8008d08:	4a19      	ldr	r2, [pc, #100]	@ (8008d70 <MX_LWIP_Init+0x258>)
 8008d0a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8008d0c:	4b19      	ldr	r3, [pc, #100]	@ (8008d74 <MX_LWIP_Init+0x25c>)
 8008d0e:	9302      	str	r3, [sp, #8]
 8008d10:	4b19      	ldr	r3, [pc, #100]	@ (8008d78 <MX_LWIP_Init+0x260>)
 8008d12:	9301      	str	r3, [sp, #4]
 8008d14:	2300      	movs	r3, #0
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	4b15      	ldr	r3, [pc, #84]	@ (8008d70 <MX_LWIP_Init+0x258>)
 8008d1a:	4a14      	ldr	r2, [pc, #80]	@ (8008d6c <MX_LWIP_Init+0x254>)
 8008d1c:	4912      	ldr	r1, [pc, #72]	@ (8008d68 <MX_LWIP_Init+0x250>)
 8008d1e:	4817      	ldr	r0, [pc, #92]	@ (8008d7c <MX_LWIP_Init+0x264>)
 8008d20:	f008 fd56 	bl	80117d0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8008d24:	4815      	ldr	r0, [pc, #84]	@ (8008d7c <MX_LWIP_Init+0x264>)
 8008d26:	f008 ff09 	bl	8011b3c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8008d2a:	4814      	ldr	r0, [pc, #80]	@ (8008d7c <MX_LWIP_Init+0x264>)
 8008d2c:	f008 ff16 	bl	8011b5c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8008d30:	4913      	ldr	r1, [pc, #76]	@ (8008d80 <MX_LWIP_Init+0x268>)
 8008d32:	4812      	ldr	r0, [pc, #72]	@ (8008d7c <MX_LWIP_Init+0x264>)
 8008d34:	f009 f814 	bl	8011d60 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8008d38:	4b12      	ldr	r3, [pc, #72]	@ (8008d84 <MX_LWIP_Init+0x26c>)
 8008d3a:	1d3c      	adds	r4, r7, #4
 8008d3c:	461d      	mov	r5, r3
 8008d3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008d40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008d42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008d46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8008d4a:	1d3b      	adds	r3, r7, #4
 8008d4c:	490b      	ldr	r1, [pc, #44]	@ (8008d7c <MX_LWIP_Init+0x264>)
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f000 fdcb 	bl	80098ea <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8008d54:	bf00      	nop
 8008d56:	3720      	adds	r7, #32
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bdb0      	pop	{r4, r5, r7, pc}
 8008d5c:	2000393c 	.word	0x2000393c
 8008d60:	20003940 	.word	0x20003940
 8008d64:	20003944 	.word	0x20003944
 8008d68:	20003930 	.word	0x20003930
 8008d6c:	20003934 	.word	0x20003934
 8008d70:	20003938 	.word	0x20003938
 8008d74:	08010b55 	.word	0x08010b55
 8008d78:	08009321 	.word	0x08009321
 8008d7c:	200038fc 	.word	0x200038fc
 8008d80:	08008d89 	.word	0x08008d89
 8008d84:	080211f8 	.word	0x080211f8

08008d88 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8008d90:	bf00      	nop
 8008d92:	370c      	adds	r7, #12
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b087      	sub	sp, #28
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8008dae:	2320      	movs	r3, #32
 8008db0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8008db2:	f3bf 8f4f 	dsb	sy
}
 8008db6:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8008db8:	e00b      	b.n	8008dd2 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8008dba:	4a0d      	ldr	r2, [pc, #52]	@ (8008df0 <SCB_InvalidateDCache_by_Addr+0x54>)
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	693a      	ldr	r2, [r7, #16]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	dcf0      	bgt.n	8008dba <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8008dd8:	f3bf 8f4f 	dsb	sy
}
 8008ddc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008dde:	f3bf 8f6f 	isb	sy
}
 8008de2:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8008de4:	bf00      	nop
 8008de6:	371c      	adds	r7, #28
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr
 8008df0:	e000ed00 	.word	0xe000ed00

08008df4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8008dfc:	4b04      	ldr	r3, [pc, #16]	@ (8008e10 <HAL_ETH_RxCpltCallback+0x1c>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4618      	mov	r0, r3
 8008e02:	f000 fefb 	bl	8009bfc <osSemaphoreRelease>
}
 8008e06:	bf00      	nop
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	200082d4 	.word	0x200082d4

08008e14 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8008e1c:	4b04      	ldr	r3, [pc, #16]	@ (8008e30 <HAL_ETH_TxCpltCallback+0x1c>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4618      	mov	r0, r3
 8008e22:	f000 feeb 	bl	8009bfc <osSemaphoreRelease>
}
 8008e26:	bf00      	nop
 8008e28:	3708      	adds	r7, #8
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}
 8008e2e:	bf00      	nop
 8008e30:	200082d8 	.word	0x200082d8

08008e34 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b082      	sub	sp, #8
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f7fb f92e 	bl	800409e <HAL_ETH_GetDMAError>
 8008e42:	4603      	mov	r3, r0
 8008e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e48:	2b80      	cmp	r3, #128	@ 0x80
 8008e4a:	d104      	bne.n	8008e56 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8008e4c:	4b04      	ldr	r3, [pc, #16]	@ (8008e60 <HAL_ETH_ErrorCallback+0x2c>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4618      	mov	r0, r3
 8008e52:	f000 fed3 	bl	8009bfc <osSemaphoreRelease>
  }
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	200082d4 	.word	0x200082d4

08008e64 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8008e64:	b5b0      	push	{r4, r5, r7, lr}
 8008e66:	b0b4      	sub	sp, #208	@ 0xd0
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8008e72:	2300      	movs	r3, #0
 8008e74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 8008e7e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8008e82:	2264      	movs	r2, #100	@ 0x64
 8008e84:	2100      	movs	r1, #0
 8008e86:	4618      	mov	r0, r3
 8008e88:	f015 faf0 	bl	801e46c <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8008e8c:	4b9f      	ldr	r3, [pc, #636]	@ (800910c <low_level_init+0x2a8>)
 8008e8e:	4aa0      	ldr	r2, [pc, #640]	@ (8009110 <low_level_init+0x2ac>)
 8008e90:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8008e92:	2300      	movs	r3, #0
 8008e94:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8008e98:	2380      	movs	r3, #128	@ 0x80
 8008e9a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 8008e9e:	23e1      	movs	r3, #225	@ 0xe1
 8008ea0:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8008eb6:	4a95      	ldr	r2, [pc, #596]	@ (800910c <low_level_init+0x2a8>)
 8008eb8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008ebc:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8008ebe:	4b93      	ldr	r3, [pc, #588]	@ (800910c <low_level_init+0x2a8>)
 8008ec0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8008ec4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8008ec6:	4b91      	ldr	r3, [pc, #580]	@ (800910c <low_level_init+0x2a8>)
 8008ec8:	4a92      	ldr	r2, [pc, #584]	@ (8009114 <low_level_init+0x2b0>)
 8008eca:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8008ecc:	4b8f      	ldr	r3, [pc, #572]	@ (800910c <low_level_init+0x2a8>)
 8008ece:	4a92      	ldr	r2, [pc, #584]	@ (8009118 <low_level_init+0x2b4>)
 8008ed0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8008ed2:	4b8e      	ldr	r3, [pc, #568]	@ (800910c <low_level_init+0x2a8>)
 8008ed4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8008ed8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8008eda:	488c      	ldr	r0, [pc, #560]	@ (800910c <low_level_init+0x2a8>)
 8008edc:	f7fa fa96 	bl	800340c <HAL_ETH_Init>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8008ee6:	2238      	movs	r2, #56	@ 0x38
 8008ee8:	2100      	movs	r1, #0
 8008eea:	488c      	ldr	r0, [pc, #560]	@ (800911c <low_level_init+0x2b8>)
 8008eec:	f015 fabe 	bl	801e46c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8008ef0:	4b8a      	ldr	r3, [pc, #552]	@ (800911c <low_level_init+0x2b8>)
 8008ef2:	2221      	movs	r2, #33	@ 0x21
 8008ef4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8008ef6:	4b89      	ldr	r3, [pc, #548]	@ (800911c <low_level_init+0x2b8>)
 8008ef8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8008efc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8008efe:	4b87      	ldr	r3, [pc, #540]	@ (800911c <low_level_init+0x2b8>)
 8008f00:	2200      	movs	r2, #0
 8008f02:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8008f04:	4886      	ldr	r0, [pc, #536]	@ (8009120 <low_level_init+0x2bc>)
 8008f06:	f008 fb1d 	bl	8011544 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2206      	movs	r2, #6
 8008f0e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8008f12:	4b7e      	ldr	r3, [pc, #504]	@ (800910c <low_level_init+0x2a8>)
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	781a      	ldrb	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8008f1e:	4b7b      	ldr	r3, [pc, #492]	@ (800910c <low_level_init+0x2a8>)
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	785a      	ldrb	r2, [r3, #1]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008f2a:	4b78      	ldr	r3, [pc, #480]	@ (800910c <low_level_init+0x2a8>)
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	789a      	ldrb	r2, [r3, #2]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8008f36:	4b75      	ldr	r3, [pc, #468]	@ (800910c <low_level_init+0x2a8>)
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	78da      	ldrb	r2, [r3, #3]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8008f42:	4b72      	ldr	r3, [pc, #456]	@ (800910c <low_level_init+0x2a8>)
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	791a      	ldrb	r2, [r3, #4]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8008f4e:	4b6f      	ldr	r3, [pc, #444]	@ (800910c <low_level_init+0x2a8>)
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	795a      	ldrb	r2, [r3, #5]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8008f60:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8008f68:	f043 030a 	orr.w	r3, r3, #10
 8008f6c:	b2da      	uxtb	r2, r3
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8008f74:	2300      	movs	r3, #0
 8008f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f78:	2300      	movs	r3, #0
 8008f7a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 8008f7c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8008f80:	2101      	movs	r1, #1
 8008f82:	4618      	mov	r0, r3
 8008f84:	f000 fdba 	bl	8009afc <osSemaphoreCreate>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	4a66      	ldr	r2, [pc, #408]	@ (8009124 <low_level_init+0x2c0>)
 8008f8c:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 8008f8e:	2300      	movs	r3, #0
 8008f90:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f92:	2300      	movs	r3, #0
 8008f94:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8008f96:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8008f9a:	2101      	movs	r1, #1
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f000 fdad 	bl	8009afc <osSemaphoreCreate>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	4a60      	ldr	r2, [pc, #384]	@ (8009128 <low_level_init+0x2c4>)
 8008fa6:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 8008fa8:	4b5e      	ldr	r3, [pc, #376]	@ (8009124 <low_level_init+0x2c0>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2100      	movs	r1, #0
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f000 fdd6 	bl	8009b60 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 8008fb4:	4b5c      	ldr	r3, [pc, #368]	@ (8009128 <low_level_init+0x2c4>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	2100      	movs	r1, #0
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f000 fdd0 	bl	8009b60 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8008fc0:	4b5a      	ldr	r3, [pc, #360]	@ (800912c <low_level_init+0x2c8>)
 8008fc2:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8008fc6:	461d      	mov	r5, r3
 8008fc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008fca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008fcc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008fd0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8008fd4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008fd8:	6879      	ldr	r1, [r7, #4]
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f000 fc85 	bl	80098ea <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8008fe0:	4953      	ldr	r1, [pc, #332]	@ (8009130 <low_level_init+0x2cc>)
 8008fe2:	4854      	ldr	r0, [pc, #336]	@ (8009134 <low_level_init+0x2d0>)
 8008fe4:	f7f9 fbc3 	bl	800276e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8008fe8:	4852      	ldr	r0, [pc, #328]	@ (8009134 <low_level_init+0x2d0>)
 8008fea:	f7f9 fbf2 	bl	80027d2 <LAN8742_Init>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d006      	beq.n	8009002 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f008 fe83 	bl	8011d00 <netif_set_link_down>
    netif_set_down(netif);
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f008 fe1a 	bl	8011c34 <netif_set_down>
 8009000:	e081      	b.n	8009106 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8009002:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8009006:	2b00      	cmp	r3, #0
 8009008:	d165      	bne.n	80090d6 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800900a:	484a      	ldr	r0, [pc, #296]	@ (8009134 <low_level_init+0x2d0>)
 800900c:	f7f9 fc2e 	bl	800286c <LAN8742_GetLinkState>
 8009010:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8009014:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009018:	2b01      	cmp	r3, #1
 800901a:	dc06      	bgt.n	800902a <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f008 fe6f 	bl	8011d00 <netif_set_link_down>
      netif_set_down(netif);
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f008 fe06 	bl	8011c34 <netif_set_down>
 8009028:	e057      	b.n	80090da <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800902a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800902e:	3b02      	subs	r3, #2
 8009030:	2b03      	cmp	r3, #3
 8009032:	d82b      	bhi.n	800908c <low_level_init+0x228>
 8009034:	a201      	add	r2, pc, #4	@ (adr r2, 800903c <low_level_init+0x1d8>)
 8009036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800903a:	bf00      	nop
 800903c:	0800904d 	.word	0x0800904d
 8009040:	0800905f 	.word	0x0800905f
 8009044:	0800906f 	.word	0x0800906f
 8009048:	0800907f 	.word	0x0800907f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800904c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009050:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8009054:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009058:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800905c:	e01f      	b.n	800909e <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800905e:	2300      	movs	r3, #0
 8009060:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8009064:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009068:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800906c:	e017      	b.n	800909e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800906e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009072:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8009076:	2300      	movs	r3, #0
 8009078:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800907c:	e00f      	b.n	800909e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800907e:	2300      	movs	r3, #0
 8009080:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8009084:	2300      	movs	r3, #0
 8009086:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800908a:	e008      	b.n	800909e <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800908c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009090:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8009094:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009098:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800909c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800909e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80090a2:	4619      	mov	r1, r3
 80090a4:	4819      	ldr	r0, [pc, #100]	@ (800910c <low_level_init+0x2a8>)
 80090a6:	f7fa fe99 	bl	8003ddc <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 80090aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090ae:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 80090b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090b4:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80090b6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80090ba:	4619      	mov	r1, r3
 80090bc:	4813      	ldr	r0, [pc, #76]	@ (800910c <low_level_init+0x2a8>)
 80090be:	f7fa ff84 	bl	8003fca <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 80090c2:	4812      	ldr	r0, [pc, #72]	@ (800910c <low_level_init+0x2a8>)
 80090c4:	f7fa fa3c 	bl	8003540 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f008 fd47 	bl	8011b5c <netif_set_up>
    netif_set_link_up(netif);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f008 fde2 	bl	8011c98 <netif_set_link_up>
 80090d4:	e001      	b.n	80090da <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 80090d6:	f7f8 fe75 	bl	8001dc4 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 80090da:	f7f9 fc9f 	bl	8002a1c <HAL_GetREVID>
 80090de:	4603      	mov	r3, r0
 80090e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090e4:	d10f      	bne.n	8009106 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 80090e6:	4b14      	ldr	r3, [pc, #80]	@ (8009138 <low_level_init+0x2d4>)
 80090e8:	f107 040c 	add.w	r4, r7, #12
 80090ec:	461d      	mov	r5, r3
 80090ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80090f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80090f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80090f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 80090fa:	f107 030c 	add.w	r3, r7, #12
 80090fe:	2100      	movs	r1, #0
 8009100:	4618      	mov	r0, r3
 8009102:	f000 fbf2 	bl	80098ea <osThreadCreate>
  }
}
 8009106:	37d0      	adds	r7, #208	@ 0xd0
 8009108:	46bd      	mov	sp, r7
 800910a:	bdb0      	pop	{r4, r5, r7, pc}
 800910c:	200082dc 	.word	0x200082dc
 8009110:	40028000 	.word	0x40028000
 8009114:	200002a8 	.word	0x200002a8
 8009118:	20000208 	.word	0x20000208
 800911c:	2000838c 	.word	0x2000838c
 8009120:	08024c4c 	.word	0x08024c4c
 8009124:	200082d4 	.word	0x200082d4
 8009128:	200082d8 	.word	0x200082d8
 800912c:	0802121c 	.word	0x0802121c
 8009130:	2000001c 	.word	0x2000001c
 8009134:	200083c4 	.word	0x200083c4
 8009138:	08021248 	.word	0x08021248

0800913c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b092      	sub	sp, #72	@ 0x48
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8009146:	2300      	movs	r3, #0
 8009148:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800914a:	2300      	movs	r3, #0
 800914c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800914e:	2300      	movs	r3, #0
 8009150:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8009154:	f107 030c 	add.w	r3, r7, #12
 8009158:	2230      	movs	r2, #48	@ 0x30
 800915a:	2100      	movs	r1, #0
 800915c:	4618      	mov	r0, r3
 800915e:	f015 f985 	bl	801e46c <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8009162:	f107 030c 	add.w	r3, r7, #12
 8009166:	2230      	movs	r2, #48	@ 0x30
 8009168:	2100      	movs	r1, #0
 800916a:	4618      	mov	r0, r3
 800916c:	f015 f97e 	bl	801e46c <memset>

  for(q = p; q != NULL; q = q->next)
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	643b      	str	r3, [r7, #64]	@ 0x40
 8009174:	e045      	b.n	8009202 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8009176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009178:	2b03      	cmp	r3, #3
 800917a:	d902      	bls.n	8009182 <low_level_output+0x46>
      return ERR_IF;
 800917c:	f06f 030b 	mvn.w	r3, #11
 8009180:	e07f      	b.n	8009282 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 8009182:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009184:	6859      	ldr	r1, [r3, #4]
 8009186:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009188:	4613      	mov	r3, r2
 800918a:	005b      	lsls	r3, r3, #1
 800918c:	4413      	add	r3, r2
 800918e:	009b      	lsls	r3, r3, #2
 8009190:	3348      	adds	r3, #72	@ 0x48
 8009192:	443b      	add	r3, r7
 8009194:	3b3c      	subs	r3, #60	@ 0x3c
 8009196:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8009198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800919a:	895b      	ldrh	r3, [r3, #10]
 800919c:	4619      	mov	r1, r3
 800919e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091a0:	4613      	mov	r3, r2
 80091a2:	005b      	lsls	r3, r3, #1
 80091a4:	4413      	add	r3, r2
 80091a6:	009b      	lsls	r3, r3, #2
 80091a8:	3348      	adds	r3, #72	@ 0x48
 80091aa:	443b      	add	r3, r7
 80091ac:	3b38      	subs	r3, #56	@ 0x38
 80091ae:	6019      	str	r1, [r3, #0]

    if(i>0)
 80091b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d011      	beq.n	80091da <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 80091b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091b8:	1e5a      	subs	r2, r3, #1
 80091ba:	f107 000c 	add.w	r0, r7, #12
 80091be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80091c0:	460b      	mov	r3, r1
 80091c2:	005b      	lsls	r3, r3, #1
 80091c4:	440b      	add	r3, r1
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	18c1      	adds	r1, r0, r3
 80091ca:	4613      	mov	r3, r2
 80091cc:	005b      	lsls	r3, r3, #1
 80091ce:	4413      	add	r3, r2
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	3348      	adds	r3, #72	@ 0x48
 80091d4:	443b      	add	r3, r7
 80091d6:	3b34      	subs	r3, #52	@ 0x34
 80091d8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80091da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d109      	bne.n	80091f6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80091e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091e4:	4613      	mov	r3, r2
 80091e6:	005b      	lsls	r3, r3, #1
 80091e8:	4413      	add	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	3348      	adds	r3, #72	@ 0x48
 80091ee:	443b      	add	r3, r7
 80091f0:	3b34      	subs	r3, #52	@ 0x34
 80091f2:	2200      	movs	r2, #0
 80091f4:	601a      	str	r2, [r3, #0]
    }

    i++;
 80091f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091f8:	3301      	adds	r3, #1
 80091fa:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80091fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	643b      	str	r3, [r7, #64]	@ 0x40
 8009202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009204:	2b00      	cmp	r3, #0
 8009206:	d1b6      	bne.n	8009176 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	891b      	ldrh	r3, [r3, #8]
 800920c:	461a      	mov	r2, r3
 800920e:	4b1f      	ldr	r3, [pc, #124]	@ (800928c <low_level_output+0x150>)
 8009210:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8009212:	4a1e      	ldr	r2, [pc, #120]	@ (800928c <low_level_output+0x150>)
 8009214:	f107 030c 	add.w	r3, r7, #12
 8009218:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800921a:	4a1c      	ldr	r2, [pc, #112]	@ (800928c <low_level_output+0x150>)
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8009220:	6838      	ldr	r0, [r7, #0]
 8009222:	f009 fa5b 	bl	80126dc <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8009226:	4919      	ldr	r1, [pc, #100]	@ (800928c <low_level_output+0x150>)
 8009228:	4819      	ldr	r0, [pc, #100]	@ (8009290 <low_level_output+0x154>)
 800922a:	f7fa fa79 	bl	8003720 <HAL_ETH_Transmit_IT>
 800922e:	4603      	mov	r3, r0
 8009230:	2b00      	cmp	r3, #0
 8009232:	d103      	bne.n	800923c <low_level_output+0x100>
    {
      errval = ERR_OK;
 8009234:	2300      	movs	r3, #0
 8009236:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800923a:	e01b      	b.n	8009274 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800923c:	4814      	ldr	r0, [pc, #80]	@ (8009290 <low_level_output+0x154>)
 800923e:	f7fa ff21 	bl	8004084 <HAL_ETH_GetError>
 8009242:	4603      	mov	r3, r0
 8009244:	f003 0302 	and.w	r3, r3, #2
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00d      	beq.n	8009268 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800924c:	4b11      	ldr	r3, [pc, #68]	@ (8009294 <low_level_output+0x158>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8009254:	4618      	mov	r0, r3
 8009256:	f000 fc83 	bl	8009b60 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800925a:	480d      	ldr	r0, [pc, #52]	@ (8009290 <low_level_output+0x154>)
 800925c:	f7fa fc00 	bl	8003a60 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8009260:	23fe      	movs	r3, #254	@ 0xfe
 8009262:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009266:	e005      	b.n	8009274 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 8009268:	6838      	ldr	r0, [r7, #0]
 800926a:	f009 f991 	bl	8012590 <pbuf_free>
        errval =  ERR_IF;
 800926e:	23f4      	movs	r3, #244	@ 0xf4
 8009270:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8009274:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009278:	f113 0f02 	cmn.w	r3, #2
 800927c:	d0d3      	beq.n	8009226 <low_level_output+0xea>

  return errval;
 800927e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8009282:	4618      	mov	r0, r3
 8009284:	3748      	adds	r7, #72	@ 0x48
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	2000838c 	.word	0x2000838c
 8009290:	200082dc 	.word	0x200082dc
 8009294:	200082d8 	.word	0x200082d8

08009298 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b084      	sub	sp, #16
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80092a0:	2300      	movs	r3, #0
 80092a2:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 80092a4:	4b07      	ldr	r3, [pc, #28]	@ (80092c4 <low_level_input+0x2c>)
 80092a6:	781b      	ldrb	r3, [r3, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d105      	bne.n	80092b8 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 80092ac:	f107 030c 	add.w	r3, r7, #12
 80092b0:	4619      	mov	r1, r3
 80092b2:	4805      	ldr	r0, [pc, #20]	@ (80092c8 <low_level_input+0x30>)
 80092b4:	f7fa fa90 	bl	80037d8 <HAL_ETH_ReadData>
  }

  return p;
 80092b8:	68fb      	ldr	r3, [r7, #12]
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	200082d0 	.word	0x200082d0
 80092c8:	200082dc 	.word	0x200082dc

080092cc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b084      	sub	sp, #16
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80092d4:	2300      	movs	r3, #0
 80092d6:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80092dc:	4b0f      	ldr	r3, [pc, #60]	@ (800931c <ethernetif_input+0x50>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80092e4:	4618      	mov	r0, r3
 80092e6:	f000 fc3b 	bl	8009b60 <osSemaphoreWait>
 80092ea:	4603      	mov	r3, r0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d1f5      	bne.n	80092dc <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 80092f0:	68b8      	ldr	r0, [r7, #8]
 80092f2:	f7ff ffd1 	bl	8009298 <low_level_input>
 80092f6:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d00a      	beq.n	8009314 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	68b9      	ldr	r1, [r7, #8]
 8009304:	68f8      	ldr	r0, [r7, #12]
 8009306:	4798      	blx	r3
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d002      	beq.n	8009314 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800930e:	68f8      	ldr	r0, [r7, #12]
 8009310:	f009 f93e 	bl	8012590 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d1ea      	bne.n	80092f0 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800931a:	e7df      	b.n	80092dc <ethernetif_input+0x10>
 800931c:	200082d4 	.word	0x200082d4

08009320 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d106      	bne.n	800933c <ethernetif_init+0x1c>
 800932e:	4b0e      	ldr	r3, [pc, #56]	@ (8009368 <ethernetif_init+0x48>)
 8009330:	f240 2217 	movw	r2, #535	@ 0x217
 8009334:	490d      	ldr	r1, [pc, #52]	@ (800936c <ethernetif_init+0x4c>)
 8009336:	480e      	ldr	r0, [pc, #56]	@ (8009370 <ethernetif_init+0x50>)
 8009338:	f015 f85c 	bl	801e3f4 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2273      	movs	r2, #115	@ 0x73
 8009340:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2274      	movs	r2, #116	@ 0x74
 8009348:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	4a09      	ldr	r2, [pc, #36]	@ (8009374 <ethernetif_init+0x54>)
 8009350:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	4a08      	ldr	r2, [pc, #32]	@ (8009378 <ethernetif_init+0x58>)
 8009356:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f7ff fd83 	bl	8008e64 <low_level_init>

  return ERR_OK;
 800935e:	2300      	movs	r3, #0
}
 8009360:	4618      	mov	r0, r3
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}
 8009368:	08021264 	.word	0x08021264
 800936c:	08021280 	.word	0x08021280
 8009370:	08021290 	.word	0x08021290
 8009374:	0801a6dd 	.word	0x0801a6dd
 8009378:	0800913d 	.word	0x0800913d

0800937c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b084      	sub	sp, #16
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8009388:	68f9      	ldr	r1, [r7, #12]
 800938a:	4809      	ldr	r0, [pc, #36]	@ (80093b0 <pbuf_free_custom+0x34>)
 800938c:	f008 f9ca 	bl	8011724 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8009390:	4b08      	ldr	r3, [pc, #32]	@ (80093b4 <pbuf_free_custom+0x38>)
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	2b01      	cmp	r3, #1
 8009396:	d107      	bne.n	80093a8 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8009398:	4b06      	ldr	r3, [pc, #24]	@ (80093b4 <pbuf_free_custom+0x38>)
 800939a:	2200      	movs	r2, #0
 800939c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800939e:	4b06      	ldr	r3, [pc, #24]	@ (80093b8 <pbuf_free_custom+0x3c>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4618      	mov	r0, r3
 80093a4:	f000 fc2a 	bl	8009bfc <osSemaphoreRelease>
  }
}
 80093a8:	bf00      	nop
 80093aa:	3710      	adds	r7, #16
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}
 80093b0:	08024c4c 	.word	0x08024c4c
 80093b4:	200082d0 	.word	0x200082d0
 80093b8:	200082d4 	.word	0x200082d4

080093bc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80093c0:	f7f9 fafc 	bl	80029bc <HAL_GetTick>
 80093c4:	4603      	mov	r3, r0
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	bd80      	pop	{r7, pc}
	...

080093cc <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b08e      	sub	sp, #56	@ 0x38
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80093d8:	2200      	movs	r2, #0
 80093da:	601a      	str	r2, [r3, #0]
 80093dc:	605a      	str	r2, [r3, #4]
 80093de:	609a      	str	r2, [r3, #8]
 80093e0:	60da      	str	r2, [r3, #12]
 80093e2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a52      	ldr	r2, [pc, #328]	@ (8009534 <HAL_ETH_MspInit+0x168>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	f040 809e 	bne.w	800952c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 80093f0:	4b51      	ldr	r3, [pc, #324]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 80093f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093f4:	4a50      	ldr	r2, [pc, #320]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 80093f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80093fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80093fc:	4b4e      	ldr	r3, [pc, #312]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 80093fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009404:	623b      	str	r3, [r7, #32]
 8009406:	6a3b      	ldr	r3, [r7, #32]
 8009408:	4b4b      	ldr	r3, [pc, #300]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800940a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800940c:	4a4a      	ldr	r2, [pc, #296]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800940e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009412:	6313      	str	r3, [r2, #48]	@ 0x30
 8009414:	4b48      	ldr	r3, [pc, #288]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009418:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800941c:	61fb      	str	r3, [r7, #28]
 800941e:	69fb      	ldr	r3, [r7, #28]
 8009420:	4b45      	ldr	r3, [pc, #276]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009424:	4a44      	ldr	r2, [pc, #272]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009426:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800942a:	6313      	str	r3, [r2, #48]	@ 0x30
 800942c:	4b42      	ldr	r3, [pc, #264]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800942e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009430:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009434:	61bb      	str	r3, [r7, #24]
 8009436:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009438:	4b3f      	ldr	r3, [pc, #252]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800943a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800943c:	4a3e      	ldr	r2, [pc, #248]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800943e:	f043 0304 	orr.w	r3, r3, #4
 8009442:	6313      	str	r3, [r2, #48]	@ 0x30
 8009444:	4b3c      	ldr	r3, [pc, #240]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009448:	f003 0304 	and.w	r3, r3, #4
 800944c:	617b      	str	r3, [r7, #20]
 800944e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009450:	4b39      	ldr	r3, [pc, #228]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009454:	4a38      	ldr	r2, [pc, #224]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009456:	f043 0301 	orr.w	r3, r3, #1
 800945a:	6313      	str	r3, [r2, #48]	@ 0x30
 800945c:	4b36      	ldr	r3, [pc, #216]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800945e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009460:	f003 0301 	and.w	r3, r3, #1
 8009464:	613b      	str	r3, [r7, #16]
 8009466:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009468:	4b33      	ldr	r3, [pc, #204]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800946a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800946c:	4a32      	ldr	r2, [pc, #200]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800946e:	f043 0302 	orr.w	r3, r3, #2
 8009472:	6313      	str	r3, [r2, #48]	@ 0x30
 8009474:	4b30      	ldr	r3, [pc, #192]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009478:	f003 0302 	and.w	r3, r3, #2
 800947c:	60fb      	str	r3, [r7, #12]
 800947e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009480:	4b2d      	ldr	r3, [pc, #180]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009484:	4a2c      	ldr	r2, [pc, #176]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 8009486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800948a:	6313      	str	r3, [r2, #48]	@ 0x30
 800948c:	4b2a      	ldr	r3, [pc, #168]	@ (8009538 <HAL_ETH_MspInit+0x16c>)
 800948e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009494:	60bb      	str	r3, [r7, #8]
 8009496:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8009498:	2332      	movs	r3, #50	@ 0x32
 800949a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800949c:	2302      	movs	r3, #2
 800949e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094a0:	2300      	movs	r3, #0
 80094a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094a4:	2303      	movs	r3, #3
 80094a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80094a8:	230b      	movs	r3, #11
 80094aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80094ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094b0:	4619      	mov	r1, r3
 80094b2:	4822      	ldr	r0, [pc, #136]	@ (800953c <HAL_ETH_MspInit+0x170>)
 80094b4:	f7fb fa20 	bl	80048f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80094b8:	2386      	movs	r3, #134	@ 0x86
 80094ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094bc:	2302      	movs	r3, #2
 80094be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094c0:	2300      	movs	r3, #0
 80094c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094c4:	2303      	movs	r3, #3
 80094c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80094c8:	230b      	movs	r3, #11
 80094ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80094cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094d0:	4619      	mov	r1, r3
 80094d2:	481b      	ldr	r0, [pc, #108]	@ (8009540 <HAL_ETH_MspInit+0x174>)
 80094d4:	f7fb fa10 	bl	80048f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80094d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80094dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094de:	2302      	movs	r3, #2
 80094e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094e2:	2300      	movs	r3, #0
 80094e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094e6:	2303      	movs	r3, #3
 80094e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80094ea:	230b      	movs	r3, #11
 80094ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80094ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094f2:	4619      	mov	r1, r3
 80094f4:	4813      	ldr	r0, [pc, #76]	@ (8009544 <HAL_ETH_MspInit+0x178>)
 80094f6:	f7fb f9ff 	bl	80048f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80094fa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80094fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009500:	2302      	movs	r3, #2
 8009502:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009504:	2300      	movs	r3, #0
 8009506:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009508:	2303      	movs	r3, #3
 800950a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800950c:	230b      	movs	r3, #11
 800950e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009510:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009514:	4619      	mov	r1, r3
 8009516:	480c      	ldr	r0, [pc, #48]	@ (8009548 <HAL_ETH_MspInit+0x17c>)
 8009518:	f7fb f9ee 	bl	80048f8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800951c:	2200      	movs	r2, #0
 800951e:	2105      	movs	r1, #5
 8009520:	203d      	movs	r0, #61	@ 0x3d
 8009522:	f7f9 fb3f 	bl	8002ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8009526:	203d      	movs	r0, #61	@ 0x3d
 8009528:	f7f9 fb58 	bl	8002bdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800952c:	bf00      	nop
 800952e:	3738      	adds	r7, #56	@ 0x38
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}
 8009534:	40028000 	.word	0x40028000
 8009538:	40023800 	.word	0x40023800
 800953c:	40020800 	.word	0x40020800
 8009540:	40020000 	.word	0x40020000
 8009544:	40020400 	.word	0x40020400
 8009548:	40021800 	.word	0x40021800

0800954c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8009550:	4802      	ldr	r0, [pc, #8]	@ (800955c <ETH_PHY_IO_Init+0x10>)
 8009552:	f7fa fd55 	bl	8004000 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8009556:	2300      	movs	r3, #0
}
 8009558:	4618      	mov	r0, r3
 800955a:	bd80      	pop	{r7, pc}
 800955c:	200082dc 	.word	0x200082dc

08009560 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8009560:	b480      	push	{r7}
 8009562:	af00      	add	r7, sp, #0
  return 0;
 8009564:	2300      	movs	r3, #0
}
 8009566:	4618      	mov	r0, r3
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b084      	sub	sp, #16
 8009574:	af00      	add	r7, sp, #0
 8009576:	60f8      	str	r0, [r7, #12]
 8009578:	60b9      	str	r1, [r7, #8]
 800957a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68ba      	ldr	r2, [r7, #8]
 8009580:	68f9      	ldr	r1, [r7, #12]
 8009582:	4807      	ldr	r0, [pc, #28]	@ (80095a0 <ETH_PHY_IO_ReadReg+0x30>)
 8009584:	f7fa fb96 	bl	8003cb4 <HAL_ETH_ReadPHYRegister>
 8009588:	4603      	mov	r3, r0
 800958a:	2b00      	cmp	r3, #0
 800958c:	d002      	beq.n	8009594 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800958e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009592:	e000      	b.n	8009596 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	3710      	adds	r7, #16
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
 800959e:	bf00      	nop
 80095a0:	200082dc 	.word	0x200082dc

080095a4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	68ba      	ldr	r2, [r7, #8]
 80095b4:	68f9      	ldr	r1, [r7, #12]
 80095b6:	4807      	ldr	r0, [pc, #28]	@ (80095d4 <ETH_PHY_IO_WriteReg+0x30>)
 80095b8:	f7fa fbc7 	bl	8003d4a <HAL_ETH_WritePHYRegister>
 80095bc:	4603      	mov	r3, r0
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d002      	beq.n	80095c8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 80095c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80095c6:	e000      	b.n	80095ca <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3710      	adds	r7, #16
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	200082dc 	.word	0x200082dc

080095d8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80095dc:	f7f9 f9ee 	bl	80029bc <HAL_GetTick>
 80095e0:	4603      	mov	r3, r0
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	bd80      	pop	{r7, pc}
	...

080095e8 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b0a0      	sub	sp, #128	@ 0x80
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 80095f0:	f107 0308 	add.w	r3, r7, #8
 80095f4:	2264      	movs	r2, #100	@ 0x64
 80095f6:	2100      	movs	r1, #0
 80095f8:	4618      	mov	r0, r3
 80095fa:	f014 ff37 	bl	801e46c <memset>
  int32_t PHYLinkState = 0;
 80095fe:	2300      	movs	r3, #0
 8009600:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8009602:	2300      	movs	r3, #0
 8009604:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009606:	2300      	movs	r3, #0
 8009608:	67bb      	str	r3, [r7, #120]	@ 0x78
 800960a:	2300      	movs	r3, #0
 800960c:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8009612:	483a      	ldr	r0, [pc, #232]	@ (80096fc <ethernet_link_thread+0x114>)
 8009614:	f7f9 f92a 	bl	800286c <LAN8742_GetLinkState>
 8009618:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800961a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800961c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009620:	089b      	lsrs	r3, r3, #2
 8009622:	f003 0301 	and.w	r3, r3, #1
 8009626:	b2db      	uxtb	r3, r3
 8009628:	2b00      	cmp	r3, #0
 800962a:	d00c      	beq.n	8009646 <ethernet_link_thread+0x5e>
 800962c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800962e:	2b01      	cmp	r3, #1
 8009630:	dc09      	bgt.n	8009646 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8009632:	4833      	ldr	r0, [pc, #204]	@ (8009700 <ethernet_link_thread+0x118>)
 8009634:	f7f9 fff4 	bl	8003620 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8009638:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800963a:	f008 fafb 	bl	8011c34 <netif_set_down>
    netif_set_link_down(netif);
 800963e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009640:	f008 fb5e 	bl	8011d00 <netif_set_link_down>
 8009644:	e055      	b.n	80096f2 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8009646:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009648:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800964c:	f003 0304 	and.w	r3, r3, #4
 8009650:	2b00      	cmp	r3, #0
 8009652:	d14e      	bne.n	80096f2 <ethernet_link_thread+0x10a>
 8009654:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009656:	2b01      	cmp	r3, #1
 8009658:	dd4b      	ble.n	80096f2 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800965a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800965c:	3b02      	subs	r3, #2
 800965e:	2b03      	cmp	r3, #3
 8009660:	d82a      	bhi.n	80096b8 <ethernet_link_thread+0xd0>
 8009662:	a201      	add	r2, pc, #4	@ (adr r2, 8009668 <ethernet_link_thread+0x80>)
 8009664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009668:	08009679 	.word	0x08009679
 800966c:	0800968b 	.word	0x0800968b
 8009670:	0800969b 	.word	0x0800969b
 8009674:	080096ab 	.word	0x080096ab
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8009678:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800967c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800967e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009682:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009684:	2301      	movs	r3, #1
 8009686:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8009688:	e017      	b.n	80096ba <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800968a:	2300      	movs	r3, #0
 800968c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800968e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009692:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009694:	2301      	movs	r3, #1
 8009696:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8009698:	e00f      	b.n	80096ba <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800969a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800969e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80096a0:	2300      	movs	r3, #0
 80096a2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80096a4:	2301      	movs	r3, #1
 80096a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80096a8:	e007      	b.n	80096ba <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 80096aa:	2300      	movs	r3, #0
 80096ac:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80096ae:	2300      	movs	r3, #0
 80096b0:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80096b2:	2301      	movs	r3, #1
 80096b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80096b6:	e000      	b.n	80096ba <ethernet_link_thread+0xd2>
    default:
      break;
 80096b8:	bf00      	nop
    }

    if(linkchanged)
 80096ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d018      	beq.n	80096f2 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 80096c0:	f107 0308 	add.w	r3, r7, #8
 80096c4:	4619      	mov	r1, r3
 80096c6:	480e      	ldr	r0, [pc, #56]	@ (8009700 <ethernet_link_thread+0x118>)
 80096c8:	f7fa fb88 	bl	8003ddc <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 80096cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80096ce:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 80096d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096d2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 80096d4:	f107 0308 	add.w	r3, r7, #8
 80096d8:	4619      	mov	r1, r3
 80096da:	4809      	ldr	r0, [pc, #36]	@ (8009700 <ethernet_link_thread+0x118>)
 80096dc:	f7fa fc75 	bl	8003fca <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 80096e0:	4807      	ldr	r0, [pc, #28]	@ (8009700 <ethernet_link_thread+0x118>)
 80096e2:	f7f9 ff2d 	bl	8003540 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 80096e6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80096e8:	f008 fa38 	bl	8011b5c <netif_set_up>
      netif_set_link_up(netif);
 80096ec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80096ee:	f008 fad3 	bl	8011c98 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 80096f2:	2064      	movs	r0, #100	@ 0x64
 80096f4:	f000 f951 	bl	800999a <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80096f8:	e78b      	b.n	8009612 <ethernet_link_thread+0x2a>
 80096fa:	bf00      	nop
 80096fc:	200083c4 	.word	0x200083c4
 8009700:	200082dc 	.word	0x200082dc

08009704 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b086      	sub	sp, #24
 8009708:	af02      	add	r7, sp, #8
 800970a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800970c:	4812      	ldr	r0, [pc, #72]	@ (8009758 <HAL_ETH_RxAllocateCallback+0x54>)
 800970e:	f007 ff95 	bl	801163c <memp_malloc_pool>
 8009712:	60f8      	str	r0, [r7, #12]
  if (p)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d014      	beq.n	8009744 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f103 0220 	add.w	r2, r3, #32
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	4a0d      	ldr	r2, [pc, #52]	@ (800975c <HAL_ETH_RxAllocateCallback+0x58>)
 8009728:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8009732:	9201      	str	r2, [sp, #4]
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2241      	movs	r2, #65	@ 0x41
 800973a:	2100      	movs	r1, #0
 800973c:	2000      	movs	r0, #0
 800973e:	f008 fd3b 	bl	80121b8 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8009742:	e005      	b.n	8009750 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8009744:	4b06      	ldr	r3, [pc, #24]	@ (8009760 <HAL_ETH_RxAllocateCallback+0x5c>)
 8009746:	2201      	movs	r2, #1
 8009748:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2200      	movs	r2, #0
 800974e:	601a      	str	r2, [r3, #0]
}
 8009750:	bf00      	nop
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}
 8009758:	08024c4c 	.word	0x08024c4c
 800975c:	0800937d 	.word	0x0800937d
 8009760:	200082d0 	.word	0x200082d0

08009764 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b088      	sub	sp, #32
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
 8009770:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800977a:	2300      	movs	r3, #0
 800977c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	3b20      	subs	r3, #32
 8009782:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8009784:	69fb      	ldr	r3, [r7, #28]
 8009786:	2200      	movs	r2, #0
 8009788:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800978a:	69fb      	ldr	r3, [r7, #28]
 800978c:	2200      	movs	r2, #0
 800978e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8009790:	69fb      	ldr	r3, [r7, #28]
 8009792:	887a      	ldrh	r2, [r7, #2]
 8009794:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d103      	bne.n	80097a6 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	69fa      	ldr	r2, [r7, #28]
 80097a2:	601a      	str	r2, [r3, #0]
 80097a4:	e003      	b.n	80097ae <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	69fa      	ldr	r2, [r7, #28]
 80097ac:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	69fa      	ldr	r2, [r7, #28]
 80097b2:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 80097b4:	69bb      	ldr	r3, [r7, #24]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	61fb      	str	r3, [r7, #28]
 80097ba:	e009      	b.n	80097d0 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 80097bc:	69fb      	ldr	r3, [r7, #28]
 80097be:	891a      	ldrh	r2, [r3, #8]
 80097c0:	887b      	ldrh	r3, [r7, #2]
 80097c2:	4413      	add	r3, r2
 80097c4:	b29a      	uxth	r2, r3
 80097c6:	69fb      	ldr	r3, [r7, #28]
 80097c8:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 80097ca:	69fb      	ldr	r3, [r7, #28]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	61fb      	str	r3, [r7, #28]
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d1f2      	bne.n	80097bc <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 80097d6:	887b      	ldrh	r3, [r7, #2]
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f7ff fade 	bl	8008d9c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 80097e0:	bf00      	nop
 80097e2:	3720      	adds	r7, #32
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b082      	sub	sp, #8
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f008 fecd 	bl	8012590 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 80097f6:	bf00      	nop
 80097f8:	3708      	adds	r7, #8
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
	...

08009800 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 8009808:	4b15      	ldr	r3, [pc, #84]	@ (8009860 <RMII_Thread+0x60>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8009810:	2b00      	cmp	r3, #0
 8009812:	d003      	beq.n	800981c <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 8009814:	2000      	movs	r0, #0
 8009816:	f000 f8b4 	bl	8009982 <osThreadTerminate>
 800981a:	e7f5      	b.n	8009808 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 800981c:	4b10      	ldr	r3, [pc, #64]	@ (8009860 <RMII_Thread+0x60>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8009824:	2b0a      	cmp	r3, #10
 8009826:	d916      	bls.n	8009856 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 8009828:	4b0e      	ldr	r3, [pc, #56]	@ (8009864 <RMII_Thread+0x64>)
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	4a0d      	ldr	r2, [pc, #52]	@ (8009864 <RMII_Thread+0x64>)
 800982e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009832:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8009834:	4b0b      	ldr	r3, [pc, #44]	@ (8009864 <RMII_Thread+0x64>)
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	4a0a      	ldr	r2, [pc, #40]	@ (8009864 <RMII_Thread+0x64>)
 800983a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800983e:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 8009840:	4b07      	ldr	r3, [pc, #28]	@ (8009860 <RMII_Thread+0x60>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8009848:	4b05      	ldr	r3, [pc, #20]	@ (8009860 <RMII_Thread+0x60>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f042 0201 	orr.w	r2, r2, #1
 8009850:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8009854:	e7d8      	b.n	8009808 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 8009856:	20c8      	movs	r0, #200	@ 0xc8
 8009858:	f000 f89f 	bl	800999a <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 800985c:	e7d4      	b.n	8009808 <RMII_Thread+0x8>
 800985e:	bf00      	nop
 8009860:	200082dc 	.word	0x200082dc
 8009864:	40013800 	.word	0x40013800

08009868 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009868:	b480      	push	{r7}
 800986a:	b085      	sub	sp, #20
 800986c:	af00      	add	r7, sp, #0
 800986e:	4603      	mov	r3, r0
 8009870:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009872:	2300      	movs	r3, #0
 8009874:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800987a:	2b84      	cmp	r3, #132	@ 0x84
 800987c:	d005      	beq.n	800988a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800987e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	4413      	add	r3, r2
 8009886:	3303      	adds	r3, #3
 8009888:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800988a:	68fb      	ldr	r3, [r7, #12]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3714      	adds	r7, #20
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800989e:	f3ef 8305 	mrs	r3, IPSR
 80098a2:	607b      	str	r3, [r7, #4]
  return(result);
 80098a4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	bf14      	ite	ne
 80098aa:	2301      	movne	r3, #1
 80098ac:	2300      	moveq	r3, #0
 80098ae:	b2db      	uxtb	r3, r3
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	370c      	adds	r7, #12
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80098c0:	f001 fe4c 	bl	800b55c <vTaskStartScheduler>
  
  return osOK;
 80098c4:	2300      	movs	r3, #0
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	bd80      	pop	{r7, pc}

080098ca <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80098ce:	f7ff ffe3 	bl	8009898 <inHandlerMode>
 80098d2:	4603      	mov	r3, r0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d003      	beq.n	80098e0 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80098d8:	f001 ff6c 	bl	800b7b4 <xTaskGetTickCountFromISR>
 80098dc:	4603      	mov	r3, r0
 80098de:	e002      	b.n	80098e6 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80098e0:	f001 ff58 	bl	800b794 <xTaskGetTickCount>
 80098e4:	4603      	mov	r3, r0
  }
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	bd80      	pop	{r7, pc}

080098ea <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80098ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098ec:	b089      	sub	sp, #36	@ 0x24
 80098ee:	af04      	add	r7, sp, #16
 80098f0:	6078      	str	r0, [r7, #4]
 80098f2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	695b      	ldr	r3, [r3, #20]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d020      	beq.n	800993e <osThreadCreate+0x54>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	699b      	ldr	r3, [r3, #24]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d01c      	beq.n	800993e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	685c      	ldr	r4, [r3, #4]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	691e      	ldr	r6, [r3, #16]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009916:	4618      	mov	r0, r3
 8009918:	f7ff ffa6 	bl	8009868 <makeFreeRtosPriority>
 800991c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	695b      	ldr	r3, [r3, #20]
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009926:	9202      	str	r2, [sp, #8]
 8009928:	9301      	str	r3, [sp, #4]
 800992a:	9100      	str	r1, [sp, #0]
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	4632      	mov	r2, r6
 8009930:	4629      	mov	r1, r5
 8009932:	4620      	mov	r0, r4
 8009934:	f001 fb90 	bl	800b058 <xTaskCreateStatic>
 8009938:	4603      	mov	r3, r0
 800993a:	60fb      	str	r3, [r7, #12]
 800993c:	e01c      	b.n	8009978 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	685c      	ldr	r4, [r3, #4]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800994a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009952:	4618      	mov	r0, r3
 8009954:	f7ff ff88 	bl	8009868 <makeFreeRtosPriority>
 8009958:	4602      	mov	r2, r0
 800995a:	f107 030c 	add.w	r3, r7, #12
 800995e:	9301      	str	r3, [sp, #4]
 8009960:	9200      	str	r2, [sp, #0]
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	4632      	mov	r2, r6
 8009966:	4629      	mov	r1, r5
 8009968:	4620      	mov	r0, r4
 800996a:	f001 fbdb 	bl	800b124 <xTaskCreate>
 800996e:	4603      	mov	r3, r0
 8009970:	2b01      	cmp	r3, #1
 8009972:	d001      	beq.n	8009978 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009974:	2300      	movs	r3, #0
 8009976:	e000      	b.n	800997a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009978:	68fb      	ldr	r3, [r7, #12]
}
 800997a:	4618      	mov	r0, r3
 800997c:	3714      	adds	r7, #20
 800997e:	46bd      	mov	sp, r7
 8009980:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009982 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8009982:	b580      	push	{r7, lr}
 8009984:	b082      	sub	sp, #8
 8009986:	af00      	add	r7, sp, #0
 8009988:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f001 fd1c 	bl	800b3c8 <vTaskDelete>
  return osOK;
 8009990:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8009992:	4618      	mov	r0, r3
 8009994:	3708      	adds	r7, #8
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}

0800999a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800999a:	b580      	push	{r7, lr}
 800999c:	b084      	sub	sp, #16
 800999e:	af00      	add	r7, sp, #0
 80099a0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d001      	beq.n	80099b0 <osDelay+0x16>
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	e000      	b.n	80099b2 <osDelay+0x18>
 80099b0:	2301      	movs	r3, #1
 80099b2:	4618      	mov	r0, r3
 80099b4:	f001 fd9a 	bl	800b4ec <vTaskDelay>
  
  return osOK;
 80099b8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3710      	adds	r7, #16
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b082      	sub	sp, #8
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d007      	beq.n	80099e2 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	4619      	mov	r1, r3
 80099d8:	2001      	movs	r0, #1
 80099da:	f000 fc9a 	bl	800a312 <xQueueCreateMutexStatic>
 80099de:	4603      	mov	r3, r0
 80099e0:	e003      	b.n	80099ea <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80099e2:	2001      	movs	r0, #1
 80099e4:	f000 fc7d 	bl	800a2e2 <xQueueCreateMutex>
 80099e8:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
	...

080099f4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80099fe:	2300      	movs	r3, #0
 8009a00:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d101      	bne.n	8009a0c <osMutexWait+0x18>
    return osErrorParameter;
 8009a08:	2380      	movs	r3, #128	@ 0x80
 8009a0a:	e03a      	b.n	8009a82 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009a16:	d103      	bne.n	8009a20 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8009a18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009a1c:	60fb      	str	r3, [r7, #12]
 8009a1e:	e009      	b.n	8009a34 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d006      	beq.n	8009a34 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d101      	bne.n	8009a34 <osMutexWait+0x40>
      ticks = 1;
 8009a30:	2301      	movs	r3, #1
 8009a32:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009a34:	f7ff ff30 	bl	8009898 <inHandlerMode>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d017      	beq.n	8009a6e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009a3e:	f107 0308 	add.w	r3, r7, #8
 8009a42:	461a      	mov	r2, r3
 8009a44:	2100      	movs	r1, #0
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f001 f8c4 	bl	800abd4 <xQueueReceiveFromISR>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d001      	beq.n	8009a56 <osMutexWait+0x62>
      return osErrorOS;
 8009a52:	23ff      	movs	r3, #255	@ 0xff
 8009a54:	e015      	b.n	8009a82 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d011      	beq.n	8009a80 <osMutexWait+0x8c>
 8009a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8009a8c <osMutexWait+0x98>)
 8009a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a62:	601a      	str	r2, [r3, #0]
 8009a64:	f3bf 8f4f 	dsb	sy
 8009a68:	f3bf 8f6f 	isb	sy
 8009a6c:	e008      	b.n	8009a80 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8009a6e:	68f9      	ldr	r1, [r7, #12]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 ff97 	bl	800a9a4 <xQueueSemaphoreTake>
 8009a76:	4603      	mov	r3, r0
 8009a78:	2b01      	cmp	r3, #1
 8009a7a:	d001      	beq.n	8009a80 <osMutexWait+0x8c>
    return osErrorOS;
 8009a7c:	23ff      	movs	r3, #255	@ 0xff
 8009a7e:	e000      	b.n	8009a82 <osMutexWait+0x8e>
  }
  
  return osOK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3710      	adds	r7, #16
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
 8009a8a:	bf00      	nop
 8009a8c:	e000ed04 	.word	0xe000ed04

08009a90 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8009aa0:	f7ff fefa 	bl	8009898 <inHandlerMode>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d016      	beq.n	8009ad8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009aaa:	f107 0308 	add.w	r3, r7, #8
 8009aae:	4619      	mov	r1, r3
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 fdf6 	bl	800a6a2 <xQueueGiveFromISR>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d001      	beq.n	8009ac0 <osMutexRelease+0x30>
      return osErrorOS;
 8009abc:	23ff      	movs	r3, #255	@ 0xff
 8009abe:	e017      	b.n	8009af0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d013      	beq.n	8009aee <osMutexRelease+0x5e>
 8009ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8009af8 <osMutexRelease+0x68>)
 8009ac8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009acc:	601a      	str	r2, [r3, #0]
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	f3bf 8f6f 	isb	sy
 8009ad6:	e00a      	b.n	8009aee <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8009ad8:	2300      	movs	r3, #0
 8009ada:	2200      	movs	r2, #0
 8009adc:	2100      	movs	r1, #0
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 fc32 	bl	800a348 <xQueueGenericSend>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b01      	cmp	r3, #1
 8009ae8:	d001      	beq.n	8009aee <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8009aea:	23ff      	movs	r3, #255	@ 0xff
 8009aec:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8009aee:	68fb      	ldr	r3, [r7, #12]
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3710      	adds	r7, #16
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}
 8009af8:	e000ed04 	.word	0xe000ed04

08009afc <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b086      	sub	sp, #24
 8009b00:	af02      	add	r7, sp, #8
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	685b      	ldr	r3, [r3, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d00f      	beq.n	8009b2e <osSemaphoreCreate+0x32>
    if (count == 1) {
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	2b01      	cmp	r3, #1
 8009b12:	d10a      	bne.n	8009b2a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	2203      	movs	r2, #3
 8009b1a:	9200      	str	r2, [sp, #0]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	2100      	movs	r1, #0
 8009b20:	2001      	movs	r0, #1
 8009b22:	f000 fadb 	bl	800a0dc <xQueueGenericCreateStatic>
 8009b26:	4603      	mov	r3, r0
 8009b28:	e016      	b.n	8009b58 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	e014      	b.n	8009b58 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d110      	bne.n	8009b56 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8009b34:	2203      	movs	r2, #3
 8009b36:	2100      	movs	r1, #0
 8009b38:	2001      	movs	r0, #1
 8009b3a:	f000 fb56 	bl	800a1ea <xQueueGenericCreate>
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d005      	beq.n	8009b52 <osSemaphoreCreate+0x56>
 8009b46:	2300      	movs	r3, #0
 8009b48:	2200      	movs	r2, #0
 8009b4a:	2100      	movs	r1, #0
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f000 fbfb 	bl	800a348 <xQueueGenericSend>
      return sema;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	e000      	b.n	8009b58 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8009b56:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3710      	adds	r7, #16
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d101      	bne.n	8009b78 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8009b74:	2380      	movs	r3, #128	@ 0x80
 8009b76:	e03a      	b.n	8009bee <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b82:	d103      	bne.n	8009b8c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8009b84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009b88:	60fb      	str	r3, [r7, #12]
 8009b8a:	e009      	b.n	8009ba0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d006      	beq.n	8009ba0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d101      	bne.n	8009ba0 <osSemaphoreWait+0x40>
      ticks = 1;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009ba0:	f7ff fe7a 	bl	8009898 <inHandlerMode>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d017      	beq.n	8009bda <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009baa:	f107 0308 	add.w	r3, r7, #8
 8009bae:	461a      	mov	r2, r3
 8009bb0:	2100      	movs	r1, #0
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f001 f80e 	bl	800abd4 <xQueueReceiveFromISR>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d001      	beq.n	8009bc2 <osSemaphoreWait+0x62>
      return osErrorOS;
 8009bbe:	23ff      	movs	r3, #255	@ 0xff
 8009bc0:	e015      	b.n	8009bee <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d011      	beq.n	8009bec <osSemaphoreWait+0x8c>
 8009bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8009bf8 <osSemaphoreWait+0x98>)
 8009bca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bce:	601a      	str	r2, [r3, #0]
 8009bd0:	f3bf 8f4f 	dsb	sy
 8009bd4:	f3bf 8f6f 	isb	sy
 8009bd8:	e008      	b.n	8009bec <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8009bda:	68f9      	ldr	r1, [r7, #12]
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 fee1 	bl	800a9a4 <xQueueSemaphoreTake>
 8009be2:	4603      	mov	r3, r0
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d001      	beq.n	8009bec <osSemaphoreWait+0x8c>
    return osErrorOS;
 8009be8:	23ff      	movs	r3, #255	@ 0xff
 8009bea:	e000      	b.n	8009bee <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8009bec:	2300      	movs	r3, #0
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3710      	adds	r7, #16
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	e000ed04 	.word	0xe000ed04

08009bfc <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009c04:	2300      	movs	r3, #0
 8009c06:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8009c0c:	f7ff fe44 	bl	8009898 <inHandlerMode>
 8009c10:	4603      	mov	r3, r0
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d016      	beq.n	8009c44 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009c16:	f107 0308 	add.w	r3, r7, #8
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 fd40 	bl	800a6a2 <xQueueGiveFromISR>
 8009c22:	4603      	mov	r3, r0
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d001      	beq.n	8009c2c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8009c28:	23ff      	movs	r3, #255	@ 0xff
 8009c2a:	e017      	b.n	8009c5c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d013      	beq.n	8009c5a <osSemaphoreRelease+0x5e>
 8009c32:	4b0c      	ldr	r3, [pc, #48]	@ (8009c64 <osSemaphoreRelease+0x68>)
 8009c34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c38:	601a      	str	r2, [r3, #0]
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	f3bf 8f6f 	isb	sy
 8009c42:	e00a      	b.n	8009c5a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8009c44:	2300      	movs	r3, #0
 8009c46:	2200      	movs	r2, #0
 8009c48:	2100      	movs	r1, #0
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 fb7c 	bl	800a348 <xQueueGenericSend>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d001      	beq.n	8009c5a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8009c56:	23ff      	movs	r3, #255	@ 0xff
 8009c58:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3710      	adds	r7, #16
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	e000ed04 	.word	0xe000ed04

08009c68 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009c70:	f7ff fe12 	bl	8009898 <inHandlerMode>
 8009c74:	4603      	mov	r3, r0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d001      	beq.n	8009c7e <osSemaphoreDelete+0x16>
    return osErrorISR;
 8009c7a:	2382      	movs	r3, #130	@ 0x82
 8009c7c:	e003      	b.n	8009c86 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f001 f872 	bl	800ad68 <vQueueDelete>

  return osOK; 
 8009c84:	2300      	movs	r3, #0
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3708      	adds	r7, #8
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}

08009c8e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009c8e:	b590      	push	{r4, r7, lr}
 8009c90:	b085      	sub	sp, #20
 8009c92:	af02      	add	r7, sp, #8
 8009c94:	6078      	str	r0, [r7, #4]
 8009c96:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d011      	beq.n	8009cc4 <osMessageCreate+0x36>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	68db      	ldr	r3, [r3, #12]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00d      	beq.n	8009cc4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6818      	ldr	r0, [r3, #0]
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6859      	ldr	r1, [r3, #4]
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	689a      	ldr	r2, [r3, #8]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	68db      	ldr	r3, [r3, #12]
 8009cb8:	2400      	movs	r4, #0
 8009cba:	9400      	str	r4, [sp, #0]
 8009cbc:	f000 fa0e 	bl	800a0dc <xQueueGenericCreateStatic>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	e008      	b.n	8009cd6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6818      	ldr	r0, [r3, #0]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	4619      	mov	r1, r3
 8009cd0:	f000 fa8b 	bl	800a1ea <xQueueGenericCreate>
 8009cd4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	370c      	adds	r7, #12
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd90      	pop	{r4, r7, pc}
	...

08009ce0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b086      	sub	sp, #24
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	60b9      	str	r1, [r7, #8]
 8009cea:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8009cec:	2300      	movs	r3, #0
 8009cee:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d101      	bne.n	8009cfe <osMessagePut+0x1e>
    ticks = 1;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8009cfe:	f7ff fdcb 	bl	8009898 <inHandlerMode>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d018      	beq.n	8009d3a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009d08:	f107 0210 	add.w	r2, r7, #16
 8009d0c:	f107 0108 	add.w	r1, r7, #8
 8009d10:	2300      	movs	r3, #0
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f000 fc22 	bl	800a55c <xQueueGenericSendFromISR>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	d001      	beq.n	8009d22 <osMessagePut+0x42>
      return osErrorOS;
 8009d1e:	23ff      	movs	r3, #255	@ 0xff
 8009d20:	e018      	b.n	8009d54 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d014      	beq.n	8009d52 <osMessagePut+0x72>
 8009d28:	4b0c      	ldr	r3, [pc, #48]	@ (8009d5c <osMessagePut+0x7c>)
 8009d2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d2e:	601a      	str	r2, [r3, #0]
 8009d30:	f3bf 8f4f 	dsb	sy
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	e00b      	b.n	8009d52 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8009d3a:	f107 0108 	add.w	r1, r7, #8
 8009d3e:	2300      	movs	r3, #0
 8009d40:	697a      	ldr	r2, [r7, #20]
 8009d42:	68f8      	ldr	r0, [r7, #12]
 8009d44:	f000 fb00 	bl	800a348 <xQueueGenericSend>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d001      	beq.n	8009d52 <osMessagePut+0x72>
      return osErrorOS;
 8009d4e:	23ff      	movs	r3, #255	@ 0xff
 8009d50:	e000      	b.n	8009d54 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3718      	adds	r7, #24
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}
 8009d5c:	e000ed04 	.word	0xe000ed04

08009d60 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009d60:	b590      	push	{r4, r7, lr}
 8009d62:	b08b      	sub	sp, #44	@ 0x2c
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009d70:	2300      	movs	r3, #0
 8009d72:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d10a      	bne.n	8009d90 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8009d7a:	2380      	movs	r3, #128	@ 0x80
 8009d7c:	617b      	str	r3, [r7, #20]
    return event;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	461c      	mov	r4, r3
 8009d82:	f107 0314 	add.w	r3, r7, #20
 8009d86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009d8e:	e054      	b.n	8009e3a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009d90:	2300      	movs	r3, #0
 8009d92:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009d94:	2300      	movs	r3, #0
 8009d96:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d9e:	d103      	bne.n	8009da8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009da0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009da4:	627b      	str	r3, [r7, #36]	@ 0x24
 8009da6:	e009      	b.n	8009dbc <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d006      	beq.n	8009dbc <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8009db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d101      	bne.n	8009dbc <osMessageGet+0x5c>
      ticks = 1;
 8009db8:	2301      	movs	r3, #1
 8009dba:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8009dbc:	f7ff fd6c 	bl	8009898 <inHandlerMode>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d01c      	beq.n	8009e00 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8009dc6:	f107 0220 	add.w	r2, r7, #32
 8009dca:	f107 0314 	add.w	r3, r7, #20
 8009dce:	3304      	adds	r3, #4
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	68b8      	ldr	r0, [r7, #8]
 8009dd4:	f000 fefe 	bl	800abd4 <xQueueReceiveFromISR>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	2b01      	cmp	r3, #1
 8009ddc:	d102      	bne.n	8009de4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8009dde:	2310      	movs	r3, #16
 8009de0:	617b      	str	r3, [r7, #20]
 8009de2:	e001      	b.n	8009de8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009de4:	2300      	movs	r3, #0
 8009de6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009de8:	6a3b      	ldr	r3, [r7, #32]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d01d      	beq.n	8009e2a <osMessageGet+0xca>
 8009dee:	4b15      	ldr	r3, [pc, #84]	@ (8009e44 <osMessageGet+0xe4>)
 8009df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009df4:	601a      	str	r2, [r3, #0]
 8009df6:	f3bf 8f4f 	dsb	sy
 8009dfa:	f3bf 8f6f 	isb	sy
 8009dfe:	e014      	b.n	8009e2a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009e00:	f107 0314 	add.w	r3, r7, #20
 8009e04:	3304      	adds	r3, #4
 8009e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e08:	4619      	mov	r1, r3
 8009e0a:	68b8      	ldr	r0, [r7, #8]
 8009e0c:	f000 fce2 	bl	800a7d4 <xQueueReceive>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	d102      	bne.n	8009e1c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8009e16:	2310      	movs	r3, #16
 8009e18:	617b      	str	r3, [r7, #20]
 8009e1a:	e006      	b.n	8009e2a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d101      	bne.n	8009e26 <osMessageGet+0xc6>
 8009e22:	2300      	movs	r3, #0
 8009e24:	e000      	b.n	8009e28 <osMessageGet+0xc8>
 8009e26:	2340      	movs	r3, #64	@ 0x40
 8009e28:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	461c      	mov	r4, r3
 8009e2e:	f107 0314 	add.w	r3, r7, #20
 8009e32:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009e36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009e3a:	68f8      	ldr	r0, [r7, #12]
 8009e3c:	372c      	adds	r7, #44	@ 0x2c
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd90      	pop	{r4, r7, pc}
 8009e42:	bf00      	nop
 8009e44:	e000ed04 	.word	0xe000ed04

08009e48 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009e50:	f7ff fd22 	bl	8009898 <inHandlerMode>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d004      	beq.n	8009e64 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 ff63 	bl	800ad26 <uxQueueMessagesWaitingFromISR>
 8009e60:	4603      	mov	r3, r0
 8009e62:	e003      	b.n	8009e6c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f000 ff3d 	bl	800ace4 <uxQueueMessagesWaiting>
 8009e6a:	4603      	mov	r3, r0
  }
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	3708      	adds	r7, #8
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}

08009e74 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b082      	sub	sp, #8
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009e7c:	f7ff fd0c 	bl	8009898 <inHandlerMode>
 8009e80:	4603      	mov	r3, r0
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d001      	beq.n	8009e8a <osMessageDelete+0x16>
    return osErrorISR;
 8009e86:	2382      	movs	r3, #130	@ 0x82
 8009e88:	e003      	b.n	8009e92 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 ff6c 	bl	800ad68 <vQueueDelete>

  return osOK; 
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3708      	adds	r7, #8
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}

08009e9a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009e9a:	b480      	push	{r7}
 8009e9c:	b083      	sub	sp, #12
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f103 0208 	add.w	r2, r3, #8
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009eb2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f103 0208 	add.w	r2, r3, #8
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f103 0208 	add.w	r2, r3, #8
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009ece:	bf00      	nop
 8009ed0:	370c      	adds	r7, #12
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed8:	4770      	bx	lr

08009eda <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009eda:	b480      	push	{r7}
 8009edc:	b083      	sub	sp, #12
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009ee8:	bf00      	nop
 8009eea:	370c      	adds	r7, #12
 8009eec:	46bd      	mov	sp, r7
 8009eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef2:	4770      	bx	lr

08009ef4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b085      	sub	sp, #20
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	68fa      	ldr	r2, [r7, #12]
 8009f08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	689a      	ldr	r2, [r3, #8]
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	689b      	ldr	r3, [r3, #8]
 8009f16:	683a      	ldr	r2, [r7, #0]
 8009f18:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	683a      	ldr	r2, [r7, #0]
 8009f1e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	1c5a      	adds	r2, r3, #1
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	601a      	str	r2, [r3, #0]
}
 8009f30:	bf00      	nop
 8009f32:	3714      	adds	r7, #20
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b085      	sub	sp, #20
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f52:	d103      	bne.n	8009f5c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	60fb      	str	r3, [r7, #12]
 8009f5a:	e00c      	b.n	8009f76 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	3308      	adds	r3, #8
 8009f60:	60fb      	str	r3, [r7, #12]
 8009f62:	e002      	b.n	8009f6a <vListInsert+0x2e>
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	60fb      	str	r3, [r7, #12]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	68ba      	ldr	r2, [r7, #8]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d2f6      	bcs.n	8009f64 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	685a      	ldr	r2, [r3, #4]
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	683a      	ldr	r2, [r7, #0]
 8009f84:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	68fa      	ldr	r2, [r7, #12]
 8009f8a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	683a      	ldr	r2, [r7, #0]
 8009f90:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	687a      	ldr	r2, [r7, #4]
 8009f96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	1c5a      	adds	r2, r3, #1
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	601a      	str	r2, [r3, #0]
}
 8009fa2:	bf00      	nop
 8009fa4:	3714      	adds	r7, #20
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr

08009fae <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009fae:	b480      	push	{r7}
 8009fb0:	b085      	sub	sp, #20
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	691b      	ldr	r3, [r3, #16]
 8009fba:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	687a      	ldr	r2, [r7, #4]
 8009fc2:	6892      	ldr	r2, [r2, #8]
 8009fc4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	6852      	ldr	r2, [r2, #4]
 8009fce:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d103      	bne.n	8009fe2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	689a      	ldr	r2, [r3, #8]
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	1e5a      	subs	r2, r3, #1
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3714      	adds	r7, #20
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr
	...

0800a004 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10d      	bne.n	800a034 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01c:	b672      	cpsid	i
 800a01e:	f383 8811 	msr	BASEPRI, r3
 800a022:	f3bf 8f6f 	isb	sy
 800a026:	f3bf 8f4f 	dsb	sy
 800a02a:	b662      	cpsie	i
 800a02c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a02e:	bf00      	nop
 800a030:	bf00      	nop
 800a032:	e7fd      	b.n	800a030 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800a034:	f002 fa3a 	bl	800c4ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a040:	68f9      	ldr	r1, [r7, #12]
 800a042:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a044:	fb01 f303 	mul.w	r3, r1, r3
 800a048:	441a      	add	r2, r3
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	2200      	movs	r2, #0
 800a052:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681a      	ldr	r2, [r3, #0]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a064:	3b01      	subs	r3, #1
 800a066:	68f9      	ldr	r1, [r7, #12]
 800a068:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a06a:	fb01 f303 	mul.w	r3, r1, r3
 800a06e:	441a      	add	r2, r3
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	22ff      	movs	r2, #255	@ 0xff
 800a078:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	22ff      	movs	r2, #255	@ 0xff
 800a080:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d114      	bne.n	800a0b4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	691b      	ldr	r3, [r3, #16]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d01a      	beq.n	800a0c8 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	3310      	adds	r3, #16
 800a096:	4618      	mov	r0, r3
 800a098:	f001 fce8 	bl	800ba6c <xTaskRemoveFromEventList>
 800a09c:	4603      	mov	r3, r0
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d012      	beq.n	800a0c8 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a0a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a0d8 <xQueueGenericReset+0xd4>)
 800a0a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0a8:	601a      	str	r2, [r3, #0]
 800a0aa:	f3bf 8f4f 	dsb	sy
 800a0ae:	f3bf 8f6f 	isb	sy
 800a0b2:	e009      	b.n	800a0c8 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	3310      	adds	r3, #16
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f7ff feee 	bl	8009e9a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	3324      	adds	r3, #36	@ 0x24
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f7ff fee9 	bl	8009e9a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a0c8:	f002 fa26 	bl	800c518 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a0cc:	2301      	movs	r3, #1
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3710      	adds	r7, #16
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}
 800a0d6:	bf00      	nop
 800a0d8:	e000ed04 	.word	0xe000ed04

0800a0dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b08e      	sub	sp, #56	@ 0x38
 800a0e0:	af02      	add	r7, sp, #8
 800a0e2:	60f8      	str	r0, [r7, #12]
 800a0e4:	60b9      	str	r1, [r7, #8]
 800a0e6:	607a      	str	r2, [r7, #4]
 800a0e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d10d      	bne.n	800a10c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800a0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f4:	b672      	cpsid	i
 800a0f6:	f383 8811 	msr	BASEPRI, r3
 800a0fa:	f3bf 8f6f 	isb	sy
 800a0fe:	f3bf 8f4f 	dsb	sy
 800a102:	b662      	cpsie	i
 800a104:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a106:	bf00      	nop
 800a108:	bf00      	nop
 800a10a:	e7fd      	b.n	800a108 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d10d      	bne.n	800a12e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800a112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a116:	b672      	cpsid	i
 800a118:	f383 8811 	msr	BASEPRI, r3
 800a11c:	f3bf 8f6f 	isb	sy
 800a120:	f3bf 8f4f 	dsb	sy
 800a124:	b662      	cpsie	i
 800a126:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	e7fd      	b.n	800a12a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d002      	beq.n	800a13a <xQueueGenericCreateStatic+0x5e>
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d001      	beq.n	800a13e <xQueueGenericCreateStatic+0x62>
 800a13a:	2301      	movs	r3, #1
 800a13c:	e000      	b.n	800a140 <xQueueGenericCreateStatic+0x64>
 800a13e:	2300      	movs	r3, #0
 800a140:	2b00      	cmp	r3, #0
 800a142:	d10d      	bne.n	800a160 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800a144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a148:	b672      	cpsid	i
 800a14a:	f383 8811 	msr	BASEPRI, r3
 800a14e:	f3bf 8f6f 	isb	sy
 800a152:	f3bf 8f4f 	dsb	sy
 800a156:	b662      	cpsie	i
 800a158:	623b      	str	r3, [r7, #32]
}
 800a15a:	bf00      	nop
 800a15c:	bf00      	nop
 800a15e:	e7fd      	b.n	800a15c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d102      	bne.n	800a16c <xQueueGenericCreateStatic+0x90>
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d101      	bne.n	800a170 <xQueueGenericCreateStatic+0x94>
 800a16c:	2301      	movs	r3, #1
 800a16e:	e000      	b.n	800a172 <xQueueGenericCreateStatic+0x96>
 800a170:	2300      	movs	r3, #0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d10d      	bne.n	800a192 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800a176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a17a:	b672      	cpsid	i
 800a17c:	f383 8811 	msr	BASEPRI, r3
 800a180:	f3bf 8f6f 	isb	sy
 800a184:	f3bf 8f4f 	dsb	sy
 800a188:	b662      	cpsie	i
 800a18a:	61fb      	str	r3, [r7, #28]
}
 800a18c:	bf00      	nop
 800a18e:	bf00      	nop
 800a190:	e7fd      	b.n	800a18e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a192:	2348      	movs	r3, #72	@ 0x48
 800a194:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	2b48      	cmp	r3, #72	@ 0x48
 800a19a:	d00d      	beq.n	800a1b8 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800a19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a0:	b672      	cpsid	i
 800a1a2:	f383 8811 	msr	BASEPRI, r3
 800a1a6:	f3bf 8f6f 	isb	sy
 800a1aa:	f3bf 8f4f 	dsb	sy
 800a1ae:	b662      	cpsie	i
 800a1b0:	61bb      	str	r3, [r7, #24]
}
 800a1b2:	bf00      	nop
 800a1b4:	bf00      	nop
 800a1b6:	e7fd      	b.n	800a1b4 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a1b8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d00d      	beq.n	800a1e0 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a1cc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a1d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1d2:	9300      	str	r3, [sp, #0]
 800a1d4:	4613      	mov	r3, r2
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	68b9      	ldr	r1, [r7, #8]
 800a1da:	68f8      	ldr	r0, [r7, #12]
 800a1dc:	f000 f848 	bl	800a270 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a1e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3730      	adds	r7, #48	@ 0x30
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}

0800a1ea <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a1ea:	b580      	push	{r7, lr}
 800a1ec:	b08a      	sub	sp, #40	@ 0x28
 800a1ee:	af02      	add	r7, sp, #8
 800a1f0:	60f8      	str	r0, [r7, #12]
 800a1f2:	60b9      	str	r1, [r7, #8]
 800a1f4:	4613      	mov	r3, r2
 800a1f6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d10d      	bne.n	800a21a <xQueueGenericCreate+0x30>
	__asm volatile
 800a1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a202:	b672      	cpsid	i
 800a204:	f383 8811 	msr	BASEPRI, r3
 800a208:	f3bf 8f6f 	isb	sy
 800a20c:	f3bf 8f4f 	dsb	sy
 800a210:	b662      	cpsie	i
 800a212:	613b      	str	r3, [r7, #16]
}
 800a214:	bf00      	nop
 800a216:	bf00      	nop
 800a218:	e7fd      	b.n	800a216 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d102      	bne.n	800a226 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a220:	2300      	movs	r3, #0
 800a222:	61fb      	str	r3, [r7, #28]
 800a224:	e004      	b.n	800a230 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	68ba      	ldr	r2, [r7, #8]
 800a22a:	fb02 f303 	mul.w	r3, r2, r3
 800a22e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	3348      	adds	r3, #72	@ 0x48
 800a234:	4618      	mov	r0, r3
 800a236:	f002 fa67 	bl	800c708 <pvPortMalloc>
 800a23a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a23c:	69bb      	ldr	r3, [r7, #24]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d011      	beq.n	800a266 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a242:	69bb      	ldr	r3, [r7, #24]
 800a244:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	3348      	adds	r3, #72	@ 0x48
 800a24a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a24c:	69bb      	ldr	r3, [r7, #24]
 800a24e:	2200      	movs	r2, #0
 800a250:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a254:	79fa      	ldrb	r2, [r7, #7]
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	9300      	str	r3, [sp, #0]
 800a25a:	4613      	mov	r3, r2
 800a25c:	697a      	ldr	r2, [r7, #20]
 800a25e:	68b9      	ldr	r1, [r7, #8]
 800a260:	68f8      	ldr	r0, [r7, #12]
 800a262:	f000 f805 	bl	800a270 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a266:	69bb      	ldr	r3, [r7, #24]
	}
 800a268:	4618      	mov	r0, r3
 800a26a:	3720      	adds	r7, #32
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	607a      	str	r2, [r7, #4]
 800a27c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d103      	bne.n	800a28c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a284:	69bb      	ldr	r3, [r7, #24]
 800a286:	69ba      	ldr	r2, [r7, #24]
 800a288:	601a      	str	r2, [r3, #0]
 800a28a:	e002      	b.n	800a292 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a28c:	69bb      	ldr	r3, [r7, #24]
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a292:	69bb      	ldr	r3, [r7, #24]
 800a294:	68fa      	ldr	r2, [r7, #12]
 800a296:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a298:	69bb      	ldr	r3, [r7, #24]
 800a29a:	68ba      	ldr	r2, [r7, #8]
 800a29c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a29e:	2101      	movs	r1, #1
 800a2a0:	69b8      	ldr	r0, [r7, #24]
 800a2a2:	f7ff feaf 	bl	800a004 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a2a6:	bf00      	nop
 800a2a8:	3710      	adds	r7, #16
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}

0800a2ae <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a2ae:	b580      	push	{r7, lr}
 800a2b0:	b082      	sub	sp, #8
 800a2b2:	af00      	add	r7, sp, #0
 800a2b4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d00e      	beq.n	800a2da <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	2100      	movs	r1, #0
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f000 f837 	bl	800a348 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a2da:	bf00      	nop
 800a2dc:	3708      	adds	r7, #8
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b086      	sub	sp, #24
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	617b      	str	r3, [r7, #20]
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a2f4:	79fb      	ldrb	r3, [r7, #7]
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	6939      	ldr	r1, [r7, #16]
 800a2fa:	6978      	ldr	r0, [r7, #20]
 800a2fc:	f7ff ff75 	bl	800a1ea <xQueueGenericCreate>
 800a300:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a302:	68f8      	ldr	r0, [r7, #12]
 800a304:	f7ff ffd3 	bl	800a2ae <prvInitialiseMutex>

		return xNewQueue;
 800a308:	68fb      	ldr	r3, [r7, #12]
	}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3718      	adds	r7, #24
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}

0800a312 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a312:	b580      	push	{r7, lr}
 800a314:	b088      	sub	sp, #32
 800a316:	af02      	add	r7, sp, #8
 800a318:	4603      	mov	r3, r0
 800a31a:	6039      	str	r1, [r7, #0]
 800a31c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a31e:	2301      	movs	r3, #1
 800a320:	617b      	str	r3, [r7, #20]
 800a322:	2300      	movs	r3, #0
 800a324:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a326:	79fb      	ldrb	r3, [r7, #7]
 800a328:	9300      	str	r3, [sp, #0]
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	2200      	movs	r2, #0
 800a32e:	6939      	ldr	r1, [r7, #16]
 800a330:	6978      	ldr	r0, [r7, #20]
 800a332:	f7ff fed3 	bl	800a0dc <xQueueGenericCreateStatic>
 800a336:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a338:	68f8      	ldr	r0, [r7, #12]
 800a33a:	f7ff ffb8 	bl	800a2ae <prvInitialiseMutex>

		return xNewQueue;
 800a33e:	68fb      	ldr	r3, [r7, #12]
	}
 800a340:	4618      	mov	r0, r3
 800a342:	3718      	adds	r7, #24
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b08e      	sub	sp, #56	@ 0x38
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	60b9      	str	r1, [r7, #8]
 800a352:	607a      	str	r2, [r7, #4]
 800a354:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a356:	2300      	movs	r3, #0
 800a358:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a360:	2b00      	cmp	r3, #0
 800a362:	d10d      	bne.n	800a380 <xQueueGenericSend+0x38>
	__asm volatile
 800a364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a368:	b672      	cpsid	i
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	b662      	cpsie	i
 800a378:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a37a:	bf00      	nop
 800a37c:	bf00      	nop
 800a37e:	e7fd      	b.n	800a37c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d103      	bne.n	800a38e <xQueueGenericSend+0x46>
 800a386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d101      	bne.n	800a392 <xQueueGenericSend+0x4a>
 800a38e:	2301      	movs	r3, #1
 800a390:	e000      	b.n	800a394 <xQueueGenericSend+0x4c>
 800a392:	2300      	movs	r3, #0
 800a394:	2b00      	cmp	r3, #0
 800a396:	d10d      	bne.n	800a3b4 <xQueueGenericSend+0x6c>
	__asm volatile
 800a398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a39c:	b672      	cpsid	i
 800a39e:	f383 8811 	msr	BASEPRI, r3
 800a3a2:	f3bf 8f6f 	isb	sy
 800a3a6:	f3bf 8f4f 	dsb	sy
 800a3aa:	b662      	cpsie	i
 800a3ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a3ae:	bf00      	nop
 800a3b0:	bf00      	nop
 800a3b2:	e7fd      	b.n	800a3b0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	2b02      	cmp	r3, #2
 800a3b8:	d103      	bne.n	800a3c2 <xQueueGenericSend+0x7a>
 800a3ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d101      	bne.n	800a3c6 <xQueueGenericSend+0x7e>
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	e000      	b.n	800a3c8 <xQueueGenericSend+0x80>
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d10d      	bne.n	800a3e8 <xQueueGenericSend+0xa0>
	__asm volatile
 800a3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d0:	b672      	cpsid	i
 800a3d2:	f383 8811 	msr	BASEPRI, r3
 800a3d6:	f3bf 8f6f 	isb	sy
 800a3da:	f3bf 8f4f 	dsb	sy
 800a3de:	b662      	cpsie	i
 800a3e0:	623b      	str	r3, [r7, #32]
}
 800a3e2:	bf00      	nop
 800a3e4:	bf00      	nop
 800a3e6:	e7fd      	b.n	800a3e4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a3e8:	f001 fd0e 	bl	800be08 <xTaskGetSchedulerState>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d102      	bne.n	800a3f8 <xQueueGenericSend+0xb0>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d101      	bne.n	800a3fc <xQueueGenericSend+0xb4>
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e000      	b.n	800a3fe <xQueueGenericSend+0xb6>
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d10d      	bne.n	800a41e <xQueueGenericSend+0xd6>
	__asm volatile
 800a402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a406:	b672      	cpsid	i
 800a408:	f383 8811 	msr	BASEPRI, r3
 800a40c:	f3bf 8f6f 	isb	sy
 800a410:	f3bf 8f4f 	dsb	sy
 800a414:	b662      	cpsie	i
 800a416:	61fb      	str	r3, [r7, #28]
}
 800a418:	bf00      	nop
 800a41a:	bf00      	nop
 800a41c:	e7fd      	b.n	800a41a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a41e:	f002 f845 	bl	800c4ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a424:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d302      	bcc.n	800a434 <xQueueGenericSend+0xec>
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	2b02      	cmp	r3, #2
 800a432:	d129      	bne.n	800a488 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a434:	683a      	ldr	r2, [r7, #0]
 800a436:	68b9      	ldr	r1, [r7, #8]
 800a438:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a43a:	f000 fcd3 	bl	800ade4 <prvCopyDataToQueue>
 800a43e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a444:	2b00      	cmp	r3, #0
 800a446:	d010      	beq.n	800a46a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a44a:	3324      	adds	r3, #36	@ 0x24
 800a44c:	4618      	mov	r0, r3
 800a44e:	f001 fb0d 	bl	800ba6c <xTaskRemoveFromEventList>
 800a452:	4603      	mov	r3, r0
 800a454:	2b00      	cmp	r3, #0
 800a456:	d013      	beq.n	800a480 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a458:	4b3f      	ldr	r3, [pc, #252]	@ (800a558 <xQueueGenericSend+0x210>)
 800a45a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a45e:	601a      	str	r2, [r3, #0]
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	e00a      	b.n	800a480 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a46a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d007      	beq.n	800a480 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a470:	4b39      	ldr	r3, [pc, #228]	@ (800a558 <xQueueGenericSend+0x210>)
 800a472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a476:	601a      	str	r2, [r3, #0]
 800a478:	f3bf 8f4f 	dsb	sy
 800a47c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a480:	f002 f84a 	bl	800c518 <vPortExitCritical>
				return pdPASS;
 800a484:	2301      	movs	r3, #1
 800a486:	e063      	b.n	800a550 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d103      	bne.n	800a496 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a48e:	f002 f843 	bl	800c518 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a492:	2300      	movs	r3, #0
 800a494:	e05c      	b.n	800a550 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d106      	bne.n	800a4aa <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a49c:	f107 0314 	add.w	r3, r7, #20
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f001 fb49 	bl	800bb38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a4aa:	f002 f835 	bl	800c518 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a4ae:	f001 f8c3 	bl	800b638 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a4b2:	f001 fffb 	bl	800c4ac <vPortEnterCritical>
 800a4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a4bc:	b25b      	sxtb	r3, r3
 800a4be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4c2:	d103      	bne.n	800a4cc <xQueueGenericSend+0x184>
 800a4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4d2:	b25b      	sxtb	r3, r3
 800a4d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a4d8:	d103      	bne.n	800a4e2 <xQueueGenericSend+0x19a>
 800a4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4e2:	f002 f819 	bl	800c518 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a4e6:	1d3a      	adds	r2, r7, #4
 800a4e8:	f107 0314 	add.w	r3, r7, #20
 800a4ec:	4611      	mov	r1, r2
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f001 fb38 	bl	800bb64 <xTaskCheckForTimeOut>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d124      	bne.n	800a544 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a4fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a4fc:	f000 fd6a 	bl	800afd4 <prvIsQueueFull>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d018      	beq.n	800a538 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a508:	3310      	adds	r3, #16
 800a50a:	687a      	ldr	r2, [r7, #4]
 800a50c:	4611      	mov	r1, r2
 800a50e:	4618      	mov	r0, r3
 800a510:	f001 fa84 	bl	800ba1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a514:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a516:	f000 fcf5 	bl	800af04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a51a:	f001 f89b 	bl	800b654 <xTaskResumeAll>
 800a51e:	4603      	mov	r3, r0
 800a520:	2b00      	cmp	r3, #0
 800a522:	f47f af7c 	bne.w	800a41e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800a526:	4b0c      	ldr	r3, [pc, #48]	@ (800a558 <xQueueGenericSend+0x210>)
 800a528:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a52c:	601a      	str	r2, [r3, #0]
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	f3bf 8f6f 	isb	sy
 800a536:	e772      	b.n	800a41e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a538:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a53a:	f000 fce3 	bl	800af04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a53e:	f001 f889 	bl	800b654 <xTaskResumeAll>
 800a542:	e76c      	b.n	800a41e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a544:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a546:	f000 fcdd 	bl	800af04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a54a:	f001 f883 	bl	800b654 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a54e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a550:	4618      	mov	r0, r3
 800a552:	3738      	adds	r7, #56	@ 0x38
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}
 800a558:	e000ed04 	.word	0xe000ed04

0800a55c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b08e      	sub	sp, #56	@ 0x38
 800a560:	af00      	add	r7, sp, #0
 800a562:	60f8      	str	r0, [r7, #12]
 800a564:	60b9      	str	r1, [r7, #8]
 800a566:	607a      	str	r2, [r7, #4]
 800a568:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a570:	2b00      	cmp	r3, #0
 800a572:	d10d      	bne.n	800a590 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800a574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a578:	b672      	cpsid	i
 800a57a:	f383 8811 	msr	BASEPRI, r3
 800a57e:	f3bf 8f6f 	isb	sy
 800a582:	f3bf 8f4f 	dsb	sy
 800a586:	b662      	cpsie	i
 800a588:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a58a:	bf00      	nop
 800a58c:	bf00      	nop
 800a58e:	e7fd      	b.n	800a58c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d103      	bne.n	800a59e <xQueueGenericSendFromISR+0x42>
 800a596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d101      	bne.n	800a5a2 <xQueueGenericSendFromISR+0x46>
 800a59e:	2301      	movs	r3, #1
 800a5a0:	e000      	b.n	800a5a4 <xQueueGenericSendFromISR+0x48>
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10d      	bne.n	800a5c4 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800a5a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ac:	b672      	cpsid	i
 800a5ae:	f383 8811 	msr	BASEPRI, r3
 800a5b2:	f3bf 8f6f 	isb	sy
 800a5b6:	f3bf 8f4f 	dsb	sy
 800a5ba:	b662      	cpsie	i
 800a5bc:	623b      	str	r3, [r7, #32]
}
 800a5be:	bf00      	nop
 800a5c0:	bf00      	nop
 800a5c2:	e7fd      	b.n	800a5c0 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	2b02      	cmp	r3, #2
 800a5c8:	d103      	bne.n	800a5d2 <xQueueGenericSendFromISR+0x76>
 800a5ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5ce:	2b01      	cmp	r3, #1
 800a5d0:	d101      	bne.n	800a5d6 <xQueueGenericSendFromISR+0x7a>
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	e000      	b.n	800a5d8 <xQueueGenericSendFromISR+0x7c>
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d10d      	bne.n	800a5f8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800a5dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e0:	b672      	cpsid	i
 800a5e2:	f383 8811 	msr	BASEPRI, r3
 800a5e6:	f3bf 8f6f 	isb	sy
 800a5ea:	f3bf 8f4f 	dsb	sy
 800a5ee:	b662      	cpsie	i
 800a5f0:	61fb      	str	r3, [r7, #28]
}
 800a5f2:	bf00      	nop
 800a5f4:	bf00      	nop
 800a5f6:	e7fd      	b.n	800a5f4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a5f8:	f002 f840 	bl	800c67c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a5fc:	f3ef 8211 	mrs	r2, BASEPRI
 800a600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a604:	b672      	cpsid	i
 800a606:	f383 8811 	msr	BASEPRI, r3
 800a60a:	f3bf 8f6f 	isb	sy
 800a60e:	f3bf 8f4f 	dsb	sy
 800a612:	b662      	cpsie	i
 800a614:	61ba      	str	r2, [r7, #24]
 800a616:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a618:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a61a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a61c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a61e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a624:	429a      	cmp	r2, r3
 800a626:	d302      	bcc.n	800a62e <xQueueGenericSendFromISR+0xd2>
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	2b02      	cmp	r3, #2
 800a62c:	d12c      	bne.n	800a688 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a630:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a634:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a638:	683a      	ldr	r2, [r7, #0]
 800a63a:	68b9      	ldr	r1, [r7, #8]
 800a63c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a63e:	f000 fbd1 	bl	800ade4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a642:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800a646:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a64a:	d112      	bne.n	800a672 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a650:	2b00      	cmp	r3, #0
 800a652:	d016      	beq.n	800a682 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a656:	3324      	adds	r3, #36	@ 0x24
 800a658:	4618      	mov	r0, r3
 800a65a:	f001 fa07 	bl	800ba6c <xTaskRemoveFromEventList>
 800a65e:	4603      	mov	r3, r0
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00e      	beq.n	800a682 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00b      	beq.n	800a682 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2201      	movs	r2, #1
 800a66e:	601a      	str	r2, [r3, #0]
 800a670:	e007      	b.n	800a682 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a672:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a676:	3301      	adds	r3, #1
 800a678:	b2db      	uxtb	r3, r3
 800a67a:	b25a      	sxtb	r2, r3
 800a67c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a67e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a682:	2301      	movs	r3, #1
 800a684:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800a686:	e001      	b.n	800a68c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a688:	2300      	movs	r3, #0
 800a68a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a68e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a696:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3738      	adds	r7, #56	@ 0x38
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bd80      	pop	{r7, pc}

0800a6a2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a6a2:	b580      	push	{r7, lr}
 800a6a4:	b08e      	sub	sp, #56	@ 0x38
 800a6a6:	af00      	add	r7, sp, #0
 800a6a8:	6078      	str	r0, [r7, #4]
 800a6aa:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a6b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d10d      	bne.n	800a6d2 <xQueueGiveFromISR+0x30>
	__asm volatile
 800a6b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ba:	b672      	cpsid	i
 800a6bc:	f383 8811 	msr	BASEPRI, r3
 800a6c0:	f3bf 8f6f 	isb	sy
 800a6c4:	f3bf 8f4f 	dsb	sy
 800a6c8:	b662      	cpsie	i
 800a6ca:	623b      	str	r3, [r7, #32]
}
 800a6cc:	bf00      	nop
 800a6ce:	bf00      	nop
 800a6d0:	e7fd      	b.n	800a6ce <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d00d      	beq.n	800a6f6 <xQueueGiveFromISR+0x54>
	__asm volatile
 800a6da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6de:	b672      	cpsid	i
 800a6e0:	f383 8811 	msr	BASEPRI, r3
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	f3bf 8f4f 	dsb	sy
 800a6ec:	b662      	cpsie	i
 800a6ee:	61fb      	str	r3, [r7, #28]
}
 800a6f0:	bf00      	nop
 800a6f2:	bf00      	nop
 800a6f4:	e7fd      	b.n	800a6f2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d103      	bne.n	800a706 <xQueueGiveFromISR+0x64>
 800a6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d101      	bne.n	800a70a <xQueueGiveFromISR+0x68>
 800a706:	2301      	movs	r3, #1
 800a708:	e000      	b.n	800a70c <xQueueGiveFromISR+0x6a>
 800a70a:	2300      	movs	r3, #0
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d10d      	bne.n	800a72c <xQueueGiveFromISR+0x8a>
	__asm volatile
 800a710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a714:	b672      	cpsid	i
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	b662      	cpsie	i
 800a724:	61bb      	str	r3, [r7, #24]
}
 800a726:	bf00      	nop
 800a728:	bf00      	nop
 800a72a:	e7fd      	b.n	800a728 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a72c:	f001 ffa6 	bl	800c67c <vPortValidateInterruptPriority>
	__asm volatile
 800a730:	f3ef 8211 	mrs	r2, BASEPRI
 800a734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a738:	b672      	cpsid	i
 800a73a:	f383 8811 	msr	BASEPRI, r3
 800a73e:	f3bf 8f6f 	isb	sy
 800a742:	f3bf 8f4f 	dsb	sy
 800a746:	b662      	cpsie	i
 800a748:	617a      	str	r2, [r7, #20]
 800a74a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a74c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a74e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a754:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a75a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d22b      	bcs.n	800a7b8 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a762:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a766:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76c:	1c5a      	adds	r2, r3, #1
 800a76e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a770:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a772:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a776:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a77a:	d112      	bne.n	800a7a2 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a780:	2b00      	cmp	r3, #0
 800a782:	d016      	beq.n	800a7b2 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a786:	3324      	adds	r3, #36	@ 0x24
 800a788:	4618      	mov	r0, r3
 800a78a:	f001 f96f 	bl	800ba6c <xTaskRemoveFromEventList>
 800a78e:	4603      	mov	r3, r0
 800a790:	2b00      	cmp	r3, #0
 800a792:	d00e      	beq.n	800a7b2 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d00b      	beq.n	800a7b2 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	2201      	movs	r2, #1
 800a79e:	601a      	str	r2, [r3, #0]
 800a7a0:	e007      	b.n	800a7b2 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a7a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	b2db      	uxtb	r3, r3
 800a7aa:	b25a      	sxtb	r2, r3
 800a7ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7b6:	e001      	b.n	800a7bc <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7be:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f383 8811 	msr	BASEPRI, r3
}
 800a7c6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a7c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3738      	adds	r7, #56	@ 0x38
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}
	...

0800a7d4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b08c      	sub	sp, #48	@ 0x30
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	60f8      	str	r0, [r7, #12]
 800a7dc:	60b9      	str	r1, [r7, #8]
 800a7de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a7e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d10d      	bne.n	800a80a <xQueueReceive+0x36>
	__asm volatile
 800a7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f2:	b672      	cpsid	i
 800a7f4:	f383 8811 	msr	BASEPRI, r3
 800a7f8:	f3bf 8f6f 	isb	sy
 800a7fc:	f3bf 8f4f 	dsb	sy
 800a800:	b662      	cpsie	i
 800a802:	623b      	str	r3, [r7, #32]
}
 800a804:	bf00      	nop
 800a806:	bf00      	nop
 800a808:	e7fd      	b.n	800a806 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d103      	bne.n	800a818 <xQueueReceive+0x44>
 800a810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a814:	2b00      	cmp	r3, #0
 800a816:	d101      	bne.n	800a81c <xQueueReceive+0x48>
 800a818:	2301      	movs	r3, #1
 800a81a:	e000      	b.n	800a81e <xQueueReceive+0x4a>
 800a81c:	2300      	movs	r3, #0
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d10d      	bne.n	800a83e <xQueueReceive+0x6a>
	__asm volatile
 800a822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a826:	b672      	cpsid	i
 800a828:	f383 8811 	msr	BASEPRI, r3
 800a82c:	f3bf 8f6f 	isb	sy
 800a830:	f3bf 8f4f 	dsb	sy
 800a834:	b662      	cpsie	i
 800a836:	61fb      	str	r3, [r7, #28]
}
 800a838:	bf00      	nop
 800a83a:	bf00      	nop
 800a83c:	e7fd      	b.n	800a83a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a83e:	f001 fae3 	bl	800be08 <xTaskGetSchedulerState>
 800a842:	4603      	mov	r3, r0
 800a844:	2b00      	cmp	r3, #0
 800a846:	d102      	bne.n	800a84e <xQueueReceive+0x7a>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d101      	bne.n	800a852 <xQueueReceive+0x7e>
 800a84e:	2301      	movs	r3, #1
 800a850:	e000      	b.n	800a854 <xQueueReceive+0x80>
 800a852:	2300      	movs	r3, #0
 800a854:	2b00      	cmp	r3, #0
 800a856:	d10d      	bne.n	800a874 <xQueueReceive+0xa0>
	__asm volatile
 800a858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a85c:	b672      	cpsid	i
 800a85e:	f383 8811 	msr	BASEPRI, r3
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	f3bf 8f4f 	dsb	sy
 800a86a:	b662      	cpsie	i
 800a86c:	61bb      	str	r3, [r7, #24]
}
 800a86e:	bf00      	nop
 800a870:	bf00      	nop
 800a872:	e7fd      	b.n	800a870 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a874:	f001 fe1a 	bl	800c4ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a87a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a87c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a880:	2b00      	cmp	r3, #0
 800a882:	d01f      	beq.n	800a8c4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a884:	68b9      	ldr	r1, [r7, #8]
 800a886:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a888:	f000 fb16 	bl	800aeb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88e:	1e5a      	subs	r2, r3, #1
 800a890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a892:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a896:	691b      	ldr	r3, [r3, #16]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d00f      	beq.n	800a8bc <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89e:	3310      	adds	r3, #16
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f001 f8e3 	bl	800ba6c <xTaskRemoveFromEventList>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d007      	beq.n	800a8bc <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a8ac:	4b3c      	ldr	r3, [pc, #240]	@ (800a9a0 <xQueueReceive+0x1cc>)
 800a8ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8b2:	601a      	str	r2, [r3, #0]
 800a8b4:	f3bf 8f4f 	dsb	sy
 800a8b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a8bc:	f001 fe2c 	bl	800c518 <vPortExitCritical>
				return pdPASS;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	e069      	b.n	800a998 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d103      	bne.n	800a8d2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a8ca:	f001 fe25 	bl	800c518 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	e062      	b.n	800a998 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a8d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d106      	bne.n	800a8e6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a8d8:	f107 0310 	add.w	r3, r7, #16
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f001 f92b 	bl	800bb38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a8e6:	f001 fe17 	bl	800c518 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a8ea:	f000 fea5 	bl	800b638 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a8ee:	f001 fddd 	bl	800c4ac <vPortEnterCritical>
 800a8f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a8f8:	b25b      	sxtb	r3, r3
 800a8fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a8fe:	d103      	bne.n	800a908 <xQueueReceive+0x134>
 800a900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a902:	2200      	movs	r2, #0
 800a904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a90a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a90e:	b25b      	sxtb	r3, r3
 800a910:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a914:	d103      	bne.n	800a91e <xQueueReceive+0x14a>
 800a916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a918:	2200      	movs	r2, #0
 800a91a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a91e:	f001 fdfb 	bl	800c518 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a922:	1d3a      	adds	r2, r7, #4
 800a924:	f107 0310 	add.w	r3, r7, #16
 800a928:	4611      	mov	r1, r2
 800a92a:	4618      	mov	r0, r3
 800a92c:	f001 f91a 	bl	800bb64 <xTaskCheckForTimeOut>
 800a930:	4603      	mov	r3, r0
 800a932:	2b00      	cmp	r3, #0
 800a934:	d123      	bne.n	800a97e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a936:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a938:	f000 fb36 	bl	800afa8 <prvIsQueueEmpty>
 800a93c:	4603      	mov	r3, r0
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d017      	beq.n	800a972 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a944:	3324      	adds	r3, #36	@ 0x24
 800a946:	687a      	ldr	r2, [r7, #4]
 800a948:	4611      	mov	r1, r2
 800a94a:	4618      	mov	r0, r3
 800a94c:	f001 f866 	bl	800ba1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a950:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a952:	f000 fad7 	bl	800af04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a956:	f000 fe7d 	bl	800b654 <xTaskResumeAll>
 800a95a:	4603      	mov	r3, r0
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d189      	bne.n	800a874 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800a960:	4b0f      	ldr	r3, [pc, #60]	@ (800a9a0 <xQueueReceive+0x1cc>)
 800a962:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a966:	601a      	str	r2, [r3, #0]
 800a968:	f3bf 8f4f 	dsb	sy
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	e780      	b.n	800a874 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a972:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a974:	f000 fac6 	bl	800af04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a978:	f000 fe6c 	bl	800b654 <xTaskResumeAll>
 800a97c:	e77a      	b.n	800a874 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a97e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a980:	f000 fac0 	bl	800af04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a984:	f000 fe66 	bl	800b654 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a988:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a98a:	f000 fb0d 	bl	800afa8 <prvIsQueueEmpty>
 800a98e:	4603      	mov	r3, r0
 800a990:	2b00      	cmp	r3, #0
 800a992:	f43f af6f 	beq.w	800a874 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a996:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3730      	adds	r7, #48	@ 0x30
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}
 800a9a0:	e000ed04 	.word	0xe000ed04

0800a9a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b08e      	sub	sp, #56	@ 0x38
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d10d      	bne.n	800a9dc <xQueueSemaphoreTake+0x38>
	__asm volatile
 800a9c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c4:	b672      	cpsid	i
 800a9c6:	f383 8811 	msr	BASEPRI, r3
 800a9ca:	f3bf 8f6f 	isb	sy
 800a9ce:	f3bf 8f4f 	dsb	sy
 800a9d2:	b662      	cpsie	i
 800a9d4:	623b      	str	r3, [r7, #32]
}
 800a9d6:	bf00      	nop
 800a9d8:	bf00      	nop
 800a9da:	e7fd      	b.n	800a9d8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d00d      	beq.n	800aa00 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800a9e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e8:	b672      	cpsid	i
 800a9ea:	f383 8811 	msr	BASEPRI, r3
 800a9ee:	f3bf 8f6f 	isb	sy
 800a9f2:	f3bf 8f4f 	dsb	sy
 800a9f6:	b662      	cpsie	i
 800a9f8:	61fb      	str	r3, [r7, #28]
}
 800a9fa:	bf00      	nop
 800a9fc:	bf00      	nop
 800a9fe:	e7fd      	b.n	800a9fc <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa00:	f001 fa02 	bl	800be08 <xTaskGetSchedulerState>
 800aa04:	4603      	mov	r3, r0
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d102      	bne.n	800aa10 <xQueueSemaphoreTake+0x6c>
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d101      	bne.n	800aa14 <xQueueSemaphoreTake+0x70>
 800aa10:	2301      	movs	r3, #1
 800aa12:	e000      	b.n	800aa16 <xQueueSemaphoreTake+0x72>
 800aa14:	2300      	movs	r3, #0
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d10d      	bne.n	800aa36 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800aa1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa1e:	b672      	cpsid	i
 800aa20:	f383 8811 	msr	BASEPRI, r3
 800aa24:	f3bf 8f6f 	isb	sy
 800aa28:	f3bf 8f4f 	dsb	sy
 800aa2c:	b662      	cpsie	i
 800aa2e:	61bb      	str	r3, [r7, #24]
}
 800aa30:	bf00      	nop
 800aa32:	bf00      	nop
 800aa34:	e7fd      	b.n	800aa32 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aa36:	f001 fd39 	bl	800c4ac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800aa3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa3e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800aa40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d024      	beq.n	800aa90 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800aa46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa48:	1e5a      	subs	r2, r3, #1
 800aa4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa4c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d104      	bne.n	800aa60 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800aa56:	f001 fba1 	bl	800c19c <pvTaskIncrementMutexHeldCount>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa5e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa62:	691b      	ldr	r3, [r3, #16]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d00f      	beq.n	800aa88 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa6a:	3310      	adds	r3, #16
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	f000 fffd 	bl	800ba6c <xTaskRemoveFromEventList>
 800aa72:	4603      	mov	r3, r0
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d007      	beq.n	800aa88 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aa78:	4b55      	ldr	r3, [pc, #340]	@ (800abd0 <xQueueSemaphoreTake+0x22c>)
 800aa7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa7e:	601a      	str	r2, [r3, #0]
 800aa80:	f3bf 8f4f 	dsb	sy
 800aa84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aa88:	f001 fd46 	bl	800c518 <vPortExitCritical>
				return pdPASS;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e09a      	b.n	800abc6 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d114      	bne.n	800aac0 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800aa96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d00d      	beq.n	800aab8 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800aa9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa0:	b672      	cpsid	i
 800aaa2:	f383 8811 	msr	BASEPRI, r3
 800aaa6:	f3bf 8f6f 	isb	sy
 800aaaa:	f3bf 8f4f 	dsb	sy
 800aaae:	b662      	cpsie	i
 800aab0:	617b      	str	r3, [r7, #20]
}
 800aab2:	bf00      	nop
 800aab4:	bf00      	nop
 800aab6:	e7fd      	b.n	800aab4 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800aab8:	f001 fd2e 	bl	800c518 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aabc:	2300      	movs	r3, #0
 800aabe:	e082      	b.n	800abc6 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d106      	bne.n	800aad4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aac6:	f107 030c 	add.w	r3, r7, #12
 800aaca:	4618      	mov	r0, r3
 800aacc:	f001 f834 	bl	800bb38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aad0:	2301      	movs	r3, #1
 800aad2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aad4:	f001 fd20 	bl	800c518 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aad8:	f000 fdae 	bl	800b638 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aadc:	f001 fce6 	bl	800c4ac <vPortEnterCritical>
 800aae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aae6:	b25b      	sxtb	r3, r3
 800aae8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aaec:	d103      	bne.n	800aaf6 <xQueueSemaphoreTake+0x152>
 800aaee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aaf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaf8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aafc:	b25b      	sxtb	r3, r3
 800aafe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ab02:	d103      	bne.n	800ab0c <xQueueSemaphoreTake+0x168>
 800ab04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab06:	2200      	movs	r2, #0
 800ab08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ab0c:	f001 fd04 	bl	800c518 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab10:	463a      	mov	r2, r7
 800ab12:	f107 030c 	add.w	r3, r7, #12
 800ab16:	4611      	mov	r1, r2
 800ab18:	4618      	mov	r0, r3
 800ab1a:	f001 f823 	bl	800bb64 <xTaskCheckForTimeOut>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d132      	bne.n	800ab8a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab26:	f000 fa3f 	bl	800afa8 <prvIsQueueEmpty>
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d026      	beq.n	800ab7e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ab30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d109      	bne.n	800ab4c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800ab38:	f001 fcb8 	bl	800c4ac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ab3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	4618      	mov	r0, r3
 800ab42:	f001 f97f 	bl	800be44 <xTaskPriorityInherit>
 800ab46:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800ab48:	f001 fce6 	bl	800c518 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ab4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab4e:	3324      	adds	r3, #36	@ 0x24
 800ab50:	683a      	ldr	r2, [r7, #0]
 800ab52:	4611      	mov	r1, r2
 800ab54:	4618      	mov	r0, r3
 800ab56:	f000 ff61 	bl	800ba1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ab5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab5c:	f000 f9d2 	bl	800af04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab60:	f000 fd78 	bl	800b654 <xTaskResumeAll>
 800ab64:	4603      	mov	r3, r0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	f47f af65 	bne.w	800aa36 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800ab6c:	4b18      	ldr	r3, [pc, #96]	@ (800abd0 <xQueueSemaphoreTake+0x22c>)
 800ab6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab72:	601a      	str	r2, [r3, #0]
 800ab74:	f3bf 8f4f 	dsb	sy
 800ab78:	f3bf 8f6f 	isb	sy
 800ab7c:	e75b      	b.n	800aa36 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ab7e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab80:	f000 f9c0 	bl	800af04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab84:	f000 fd66 	bl	800b654 <xTaskResumeAll>
 800ab88:	e755      	b.n	800aa36 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ab8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab8c:	f000 f9ba 	bl	800af04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab90:	f000 fd60 	bl	800b654 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ab96:	f000 fa07 	bl	800afa8 <prvIsQueueEmpty>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f43f af4a 	beq.w	800aa36 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800aba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d00d      	beq.n	800abc4 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800aba8:	f001 fc80 	bl	800c4ac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800abac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800abae:	f000 f901 	bl	800adb4 <prvGetDisinheritPriorityAfterTimeout>
 800abb2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800abb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abb6:	689b      	ldr	r3, [r3, #8]
 800abb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800abba:	4618      	mov	r0, r3
 800abbc:	f001 fa4e 	bl	800c05c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800abc0:	f001 fcaa 	bl	800c518 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800abc4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3738      	adds	r7, #56	@ 0x38
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}
 800abce:	bf00      	nop
 800abd0:	e000ed04 	.word	0xe000ed04

0800abd4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b08e      	sub	sp, #56	@ 0x38
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800abe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d10d      	bne.n	800ac06 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800abea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abee:	b672      	cpsid	i
 800abf0:	f383 8811 	msr	BASEPRI, r3
 800abf4:	f3bf 8f6f 	isb	sy
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	b662      	cpsie	i
 800abfe:	623b      	str	r3, [r7, #32]
}
 800ac00:	bf00      	nop
 800ac02:	bf00      	nop
 800ac04:	e7fd      	b.n	800ac02 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d103      	bne.n	800ac14 <xQueueReceiveFromISR+0x40>
 800ac0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d101      	bne.n	800ac18 <xQueueReceiveFromISR+0x44>
 800ac14:	2301      	movs	r3, #1
 800ac16:	e000      	b.n	800ac1a <xQueueReceiveFromISR+0x46>
 800ac18:	2300      	movs	r3, #0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d10d      	bne.n	800ac3a <xQueueReceiveFromISR+0x66>
	__asm volatile
 800ac1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac22:	b672      	cpsid	i
 800ac24:	f383 8811 	msr	BASEPRI, r3
 800ac28:	f3bf 8f6f 	isb	sy
 800ac2c:	f3bf 8f4f 	dsb	sy
 800ac30:	b662      	cpsie	i
 800ac32:	61fb      	str	r3, [r7, #28]
}
 800ac34:	bf00      	nop
 800ac36:	bf00      	nop
 800ac38:	e7fd      	b.n	800ac36 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac3a:	f001 fd1f 	bl	800c67c <vPortValidateInterruptPriority>
	__asm volatile
 800ac3e:	f3ef 8211 	mrs	r2, BASEPRI
 800ac42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac46:	b672      	cpsid	i
 800ac48:	f383 8811 	msr	BASEPRI, r3
 800ac4c:	f3bf 8f6f 	isb	sy
 800ac50:	f3bf 8f4f 	dsb	sy
 800ac54:	b662      	cpsie	i
 800ac56:	61ba      	str	r2, [r7, #24]
 800ac58:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ac5a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac62:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d02f      	beq.n	800acca <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ac6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ac70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ac74:	68b9      	ldr	r1, [r7, #8]
 800ac76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ac78:	f000 f91e 	bl	800aeb8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ac7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac7e:	1e5a      	subs	r2, r3, #1
 800ac80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ac84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ac88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac8c:	d112      	bne.n	800acb4 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac90:	691b      	ldr	r3, [r3, #16]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d016      	beq.n	800acc4 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac98:	3310      	adds	r3, #16
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f000 fee6 	bl	800ba6c <xTaskRemoveFromEventList>
 800aca0:	4603      	mov	r3, r0
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d00e      	beq.n	800acc4 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d00b      	beq.n	800acc4 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2201      	movs	r2, #1
 800acb0:	601a      	str	r2, [r3, #0]
 800acb2:	e007      	b.n	800acc4 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800acb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800acb8:	3301      	adds	r3, #1
 800acba:	b2db      	uxtb	r3, r3
 800acbc:	b25a      	sxtb	r2, r3
 800acbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800acc4:	2301      	movs	r3, #1
 800acc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800acc8:	e001      	b.n	800acce <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800acca:	2300      	movs	r3, #0
 800accc:	637b      	str	r3, [r7, #52]	@ 0x34
 800acce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acd0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	f383 8811 	msr	BASEPRI, r3
}
 800acd8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800acdc:	4618      	mov	r0, r3
 800acde:	3738      	adds	r7, #56	@ 0x38
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd80      	pop	{r7, pc}

0800ace4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b084      	sub	sp, #16
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d10d      	bne.n	800ad0e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800acf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf6:	b672      	cpsid	i
 800acf8:	f383 8811 	msr	BASEPRI, r3
 800acfc:	f3bf 8f6f 	isb	sy
 800ad00:	f3bf 8f4f 	dsb	sy
 800ad04:	b662      	cpsie	i
 800ad06:	60bb      	str	r3, [r7, #8]
}
 800ad08:	bf00      	nop
 800ad0a:	bf00      	nop
 800ad0c:	e7fd      	b.n	800ad0a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800ad0e:	f001 fbcd 	bl	800c4ac <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad16:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ad18:	f001 fbfe 	bl	800c518 <vPortExitCritical>

	return uxReturn;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}

0800ad26 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ad26:	b480      	push	{r7}
 800ad28:	b087      	sub	sp, #28
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d10d      	bne.n	800ad54 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 800ad38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad3c:	b672      	cpsid	i
 800ad3e:	f383 8811 	msr	BASEPRI, r3
 800ad42:	f3bf 8f6f 	isb	sy
 800ad46:	f3bf 8f4f 	dsb	sy
 800ad4a:	b662      	cpsie	i
 800ad4c:	60fb      	str	r3, [r7, #12]
}
 800ad4e:	bf00      	nop
 800ad50:	bf00      	nop
 800ad52:	e7fd      	b.n	800ad50 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad58:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800ad5a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	371c      	adds	r7, #28
 800ad60:	46bd      	mov	sp, r7
 800ad62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad66:	4770      	bx	lr

0800ad68 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d10d      	bne.n	800ad96 <vQueueDelete+0x2e>
	__asm volatile
 800ad7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad7e:	b672      	cpsid	i
 800ad80:	f383 8811 	msr	BASEPRI, r3
 800ad84:	f3bf 8f6f 	isb	sy
 800ad88:	f3bf 8f4f 	dsb	sy
 800ad8c:	b662      	cpsie	i
 800ad8e:	60bb      	str	r3, [r7, #8]
}
 800ad90:	bf00      	nop
 800ad92:	bf00      	nop
 800ad94:	e7fd      	b.n	800ad92 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ad96:	68f8      	ldr	r0, [r7, #12]
 800ad98:	f000 f934 	bl	800b004 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d102      	bne.n	800adac <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800ada6:	68f8      	ldr	r0, [r7, #12]
 800ada8:	f001 fd7c 	bl	800c8a4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800adac:	bf00      	nop
 800adae:	3710      	adds	r7, #16
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}

0800adb4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800adb4:	b480      	push	{r7}
 800adb6:	b085      	sub	sp, #20
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d006      	beq.n	800add2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f1c3 0307 	rsb	r3, r3, #7
 800adce:	60fb      	str	r3, [r7, #12]
 800add0:	e001      	b.n	800add6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800add2:	2300      	movs	r3, #0
 800add4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800add6:	68fb      	ldr	r3, [r7, #12]
	}
 800add8:	4618      	mov	r0, r3
 800adda:	3714      	adds	r7, #20
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b086      	sub	sp, #24
 800ade8:	af00      	add	r7, sp, #0
 800adea:	60f8      	str	r0, [r7, #12]
 800adec:	60b9      	str	r1, [r7, #8]
 800adee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800adf0:	2300      	movs	r3, #0
 800adf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d10d      	bne.n	800ae1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d14d      	bne.n	800aea6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	689b      	ldr	r3, [r3, #8]
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f001 f898 	bl	800bf44 <xTaskPriorityDisinherit>
 800ae14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	609a      	str	r2, [r3, #8]
 800ae1c:	e043      	b.n	800aea6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d119      	bne.n	800ae58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	6858      	ldr	r0, [r3, #4]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	68b9      	ldr	r1, [r7, #8]
 800ae30:	f013 fbdc 	bl	801e5ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	685a      	ldr	r2, [r3, #4]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae3c:	441a      	add	r2, r3
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	685a      	ldr	r2, [r3, #4]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	689b      	ldr	r3, [r3, #8]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d32b      	bcc.n	800aea6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681a      	ldr	r2, [r3, #0]
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	605a      	str	r2, [r3, #4]
 800ae56:	e026      	b.n	800aea6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	68d8      	ldr	r0, [r3, #12]
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae60:	461a      	mov	r2, r3
 800ae62:	68b9      	ldr	r1, [r7, #8]
 800ae64:	f013 fbc2 	bl	801e5ec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	68da      	ldr	r2, [r3, #12]
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae70:	425b      	negs	r3, r3
 800ae72:	441a      	add	r2, r3
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	68da      	ldr	r2, [r3, #12]
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d207      	bcs.n	800ae94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	689a      	ldr	r2, [r3, #8]
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae8c:	425b      	negs	r3, r3
 800ae8e:	441a      	add	r2, r3
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2b02      	cmp	r3, #2
 800ae98:	d105      	bne.n	800aea6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d002      	beq.n	800aea6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	3b01      	subs	r3, #1
 800aea4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	1c5a      	adds	r2, r3, #1
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800aeae:	697b      	ldr	r3, [r7, #20]
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	3718      	adds	r7, #24
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	bd80      	pop	{r7, pc}

0800aeb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b082      	sub	sp, #8
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
 800aec0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d018      	beq.n	800aefc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	68da      	ldr	r2, [r3, #12]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aed2:	441a      	add	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	68da      	ldr	r2, [r3, #12]
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	689b      	ldr	r3, [r3, #8]
 800aee0:	429a      	cmp	r2, r3
 800aee2:	d303      	bcc.n	800aeec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681a      	ldr	r2, [r3, #0]
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	68d9      	ldr	r1, [r3, #12]
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aef4:	461a      	mov	r2, r3
 800aef6:	6838      	ldr	r0, [r7, #0]
 800aef8:	f013 fb78 	bl	801e5ec <memcpy>
	}
}
 800aefc:	bf00      	nop
 800aefe:	3708      	adds	r7, #8
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800af0c:	f001 face 	bl	800c4ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800af16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af18:	e011      	b.n	800af3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d012      	beq.n	800af48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	3324      	adds	r3, #36	@ 0x24
 800af26:	4618      	mov	r0, r3
 800af28:	f000 fda0 	bl	800ba6c <xTaskRemoveFromEventList>
 800af2c:	4603      	mov	r3, r0
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d001      	beq.n	800af36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800af32:	f000 fe7f 	bl	800bc34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800af36:	7bfb      	ldrb	r3, [r7, #15]
 800af38:	3b01      	subs	r3, #1
 800af3a:	b2db      	uxtb	r3, r3
 800af3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af42:	2b00      	cmp	r3, #0
 800af44:	dce9      	bgt.n	800af1a <prvUnlockQueue+0x16>
 800af46:	e000      	b.n	800af4a <prvUnlockQueue+0x46>
					break;
 800af48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	22ff      	movs	r2, #255	@ 0xff
 800af4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800af52:	f001 fae1 	bl	800c518 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800af56:	f001 faa9 	bl	800c4ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af62:	e011      	b.n	800af88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	691b      	ldr	r3, [r3, #16]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d012      	beq.n	800af92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	3310      	adds	r3, #16
 800af70:	4618      	mov	r0, r3
 800af72:	f000 fd7b 	bl	800ba6c <xTaskRemoveFromEventList>
 800af76:	4603      	mov	r3, r0
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d001      	beq.n	800af80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800af7c:	f000 fe5a 	bl	800bc34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800af80:	7bbb      	ldrb	r3, [r7, #14]
 800af82:	3b01      	subs	r3, #1
 800af84:	b2db      	uxtb	r3, r3
 800af86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	dce9      	bgt.n	800af64 <prvUnlockQueue+0x60>
 800af90:	e000      	b.n	800af94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800af92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	22ff      	movs	r2, #255	@ 0xff
 800af98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800af9c:	f001 fabc 	bl	800c518 <vPortExitCritical>
}
 800afa0:	bf00      	nop
 800afa2:	3710      	adds	r7, #16
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}

0800afa8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b084      	sub	sp, #16
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800afb0:	f001 fa7c 	bl	800c4ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d102      	bne.n	800afc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800afbc:	2301      	movs	r3, #1
 800afbe:	60fb      	str	r3, [r7, #12]
 800afc0:	e001      	b.n	800afc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800afc2:	2300      	movs	r3, #0
 800afc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800afc6:	f001 faa7 	bl	800c518 <vPortExitCritical>

	return xReturn;
 800afca:	68fb      	ldr	r3, [r7, #12]
}
 800afcc:	4618      	mov	r0, r3
 800afce:	3710      	adds	r7, #16
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}

0800afd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b084      	sub	sp, #16
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800afdc:	f001 fa66 	bl	800c4ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afe8:	429a      	cmp	r2, r3
 800afea:	d102      	bne.n	800aff2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800afec:	2301      	movs	r3, #1
 800afee:	60fb      	str	r3, [r7, #12]
 800aff0:	e001      	b.n	800aff6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800aff2:	2300      	movs	r3, #0
 800aff4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aff6:	f001 fa8f 	bl	800c518 <vPortExitCritical>

	return xReturn;
 800affa:	68fb      	ldr	r3, [r7, #12]
}
 800affc:	4618      	mov	r0, r3
 800affe:	3710      	adds	r7, #16
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}

0800b004 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b004:	b480      	push	{r7}
 800b006:	b085      	sub	sp, #20
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b00c:	2300      	movs	r3, #0
 800b00e:	60fb      	str	r3, [r7, #12]
 800b010:	e016      	b.n	800b040 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b012:	4a10      	ldr	r2, [pc, #64]	@ (800b054 <vQueueUnregisterQueue+0x50>)
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	00db      	lsls	r3, r3, #3
 800b018:	4413      	add	r3, r2
 800b01a:	685b      	ldr	r3, [r3, #4]
 800b01c:	687a      	ldr	r2, [r7, #4]
 800b01e:	429a      	cmp	r2, r3
 800b020:	d10b      	bne.n	800b03a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b022:	4a0c      	ldr	r2, [pc, #48]	@ (800b054 <vQueueUnregisterQueue+0x50>)
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	2100      	movs	r1, #0
 800b028:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b02c:	4a09      	ldr	r2, [pc, #36]	@ (800b054 <vQueueUnregisterQueue+0x50>)
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	00db      	lsls	r3, r3, #3
 800b032:	4413      	add	r3, r2
 800b034:	2200      	movs	r2, #0
 800b036:	605a      	str	r2, [r3, #4]
				break;
 800b038:	e006      	b.n	800b048 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	3301      	adds	r3, #1
 800b03e:	60fb      	str	r3, [r7, #12]
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	2b07      	cmp	r3, #7
 800b044:	d9e5      	bls.n	800b012 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b046:	bf00      	nop
 800b048:	bf00      	nop
 800b04a:	3714      	adds	r7, #20
 800b04c:	46bd      	mov	sp, r7
 800b04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b052:	4770      	bx	lr
 800b054:	200083e4 	.word	0x200083e4

0800b058 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b08e      	sub	sp, #56	@ 0x38
 800b05c:	af04      	add	r7, sp, #16
 800b05e:	60f8      	str	r0, [r7, #12]
 800b060:	60b9      	str	r1, [r7, #8]
 800b062:	607a      	str	r2, [r7, #4]
 800b064:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d10d      	bne.n	800b088 <xTaskCreateStatic+0x30>
	__asm volatile
 800b06c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b070:	b672      	cpsid	i
 800b072:	f383 8811 	msr	BASEPRI, r3
 800b076:	f3bf 8f6f 	isb	sy
 800b07a:	f3bf 8f4f 	dsb	sy
 800b07e:	b662      	cpsie	i
 800b080:	623b      	str	r3, [r7, #32]
}
 800b082:	bf00      	nop
 800b084:	bf00      	nop
 800b086:	e7fd      	b.n	800b084 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800b088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d10d      	bne.n	800b0aa <xTaskCreateStatic+0x52>
	__asm volatile
 800b08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b092:	b672      	cpsid	i
 800b094:	f383 8811 	msr	BASEPRI, r3
 800b098:	f3bf 8f6f 	isb	sy
 800b09c:	f3bf 8f4f 	dsb	sy
 800b0a0:	b662      	cpsie	i
 800b0a2:	61fb      	str	r3, [r7, #28]
}
 800b0a4:	bf00      	nop
 800b0a6:	bf00      	nop
 800b0a8:	e7fd      	b.n	800b0a6 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b0aa:	23a0      	movs	r3, #160	@ 0xa0
 800b0ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b0ae:	693b      	ldr	r3, [r7, #16]
 800b0b0:	2ba0      	cmp	r3, #160	@ 0xa0
 800b0b2:	d00d      	beq.n	800b0d0 <xTaskCreateStatic+0x78>
	__asm volatile
 800b0b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0b8:	b672      	cpsid	i
 800b0ba:	f383 8811 	msr	BASEPRI, r3
 800b0be:	f3bf 8f6f 	isb	sy
 800b0c2:	f3bf 8f4f 	dsb	sy
 800b0c6:	b662      	cpsie	i
 800b0c8:	61bb      	str	r3, [r7, #24]
}
 800b0ca:	bf00      	nop
 800b0cc:	bf00      	nop
 800b0ce:	e7fd      	b.n	800b0cc <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b0d0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b0d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d01e      	beq.n	800b116 <xTaskCreateStatic+0xbe>
 800b0d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d01b      	beq.n	800b116 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b0e6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ea:	2202      	movs	r2, #2
 800b0ec:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	9303      	str	r3, [sp, #12]
 800b0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f6:	9302      	str	r3, [sp, #8]
 800b0f8:	f107 0314 	add.w	r3, r7, #20
 800b0fc:	9301      	str	r3, [sp, #4]
 800b0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b100:	9300      	str	r3, [sp, #0]
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	687a      	ldr	r2, [r7, #4]
 800b106:	68b9      	ldr	r1, [r7, #8]
 800b108:	68f8      	ldr	r0, [r7, #12]
 800b10a:	f000 f851 	bl	800b1b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b10e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b110:	f000 f8f0 	bl	800b2f4 <prvAddNewTaskToReadyList>
 800b114:	e001      	b.n	800b11a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800b116:	2300      	movs	r3, #0
 800b118:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b11a:	697b      	ldr	r3, [r7, #20]
	}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3728      	adds	r7, #40	@ 0x28
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b124:	b580      	push	{r7, lr}
 800b126:	b08c      	sub	sp, #48	@ 0x30
 800b128:	af04      	add	r7, sp, #16
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	603b      	str	r3, [r7, #0]
 800b130:	4613      	mov	r3, r2
 800b132:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b134:	88fb      	ldrh	r3, [r7, #6]
 800b136:	009b      	lsls	r3, r3, #2
 800b138:	4618      	mov	r0, r3
 800b13a:	f001 fae5 	bl	800c708 <pvPortMalloc>
 800b13e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b140:	697b      	ldr	r3, [r7, #20]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d00e      	beq.n	800b164 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b146:	20a0      	movs	r0, #160	@ 0xa0
 800b148:	f001 fade 	bl	800c708 <pvPortMalloc>
 800b14c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b14e:	69fb      	ldr	r3, [r7, #28]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d003      	beq.n	800b15c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b154:	69fb      	ldr	r3, [r7, #28]
 800b156:	697a      	ldr	r2, [r7, #20]
 800b158:	631a      	str	r2, [r3, #48]	@ 0x30
 800b15a:	e005      	b.n	800b168 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b15c:	6978      	ldr	r0, [r7, #20]
 800b15e:	f001 fba1 	bl	800c8a4 <vPortFree>
 800b162:	e001      	b.n	800b168 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b164:	2300      	movs	r3, #0
 800b166:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b168:	69fb      	ldr	r3, [r7, #28]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d017      	beq.n	800b19e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b16e:	69fb      	ldr	r3, [r7, #28]
 800b170:	2200      	movs	r2, #0
 800b172:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b176:	88fa      	ldrh	r2, [r7, #6]
 800b178:	2300      	movs	r3, #0
 800b17a:	9303      	str	r3, [sp, #12]
 800b17c:	69fb      	ldr	r3, [r7, #28]
 800b17e:	9302      	str	r3, [sp, #8]
 800b180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b182:	9301      	str	r3, [sp, #4]
 800b184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b186:	9300      	str	r3, [sp, #0]
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	68b9      	ldr	r1, [r7, #8]
 800b18c:	68f8      	ldr	r0, [r7, #12]
 800b18e:	f000 f80f 	bl	800b1b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b192:	69f8      	ldr	r0, [r7, #28]
 800b194:	f000 f8ae 	bl	800b2f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b198:	2301      	movs	r3, #1
 800b19a:	61bb      	str	r3, [r7, #24]
 800b19c:	e002      	b.n	800b1a4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b19e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b1a2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b1a4:	69bb      	ldr	r3, [r7, #24]
	}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3720      	adds	r7, #32
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
	...

0800b1b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b088      	sub	sp, #32
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	60f8      	str	r0, [r7, #12]
 800b1b8:	60b9      	str	r1, [r7, #8]
 800b1ba:	607a      	str	r2, [r7, #4]
 800b1bc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1c2:	6879      	ldr	r1, [r7, #4]
 800b1c4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800b1c8:	440b      	add	r3, r1
 800b1ca:	009b      	lsls	r3, r3, #2
 800b1cc:	4413      	add	r3, r2
 800b1ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	f023 0307 	bic.w	r3, r3, #7
 800b1d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b1d8:	69bb      	ldr	r3, [r7, #24]
 800b1da:	f003 0307 	and.w	r3, r3, #7
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d00d      	beq.n	800b1fe <prvInitialiseNewTask+0x4e>
	__asm volatile
 800b1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e6:	b672      	cpsid	i
 800b1e8:	f383 8811 	msr	BASEPRI, r3
 800b1ec:	f3bf 8f6f 	isb	sy
 800b1f0:	f3bf 8f4f 	dsb	sy
 800b1f4:	b662      	cpsie	i
 800b1f6:	617b      	str	r3, [r7, #20]
}
 800b1f8:	bf00      	nop
 800b1fa:	bf00      	nop
 800b1fc:	e7fd      	b.n	800b1fa <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d01f      	beq.n	800b244 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b204:	2300      	movs	r3, #0
 800b206:	61fb      	str	r3, [r7, #28]
 800b208:	e012      	b.n	800b230 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b20a:	68ba      	ldr	r2, [r7, #8]
 800b20c:	69fb      	ldr	r3, [r7, #28]
 800b20e:	4413      	add	r3, r2
 800b210:	7819      	ldrb	r1, [r3, #0]
 800b212:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b214:	69fb      	ldr	r3, [r7, #28]
 800b216:	4413      	add	r3, r2
 800b218:	3334      	adds	r3, #52	@ 0x34
 800b21a:	460a      	mov	r2, r1
 800b21c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b21e:	68ba      	ldr	r2, [r7, #8]
 800b220:	69fb      	ldr	r3, [r7, #28]
 800b222:	4413      	add	r3, r2
 800b224:	781b      	ldrb	r3, [r3, #0]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d006      	beq.n	800b238 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b22a:	69fb      	ldr	r3, [r7, #28]
 800b22c:	3301      	adds	r3, #1
 800b22e:	61fb      	str	r3, [r7, #28]
 800b230:	69fb      	ldr	r3, [r7, #28]
 800b232:	2b0f      	cmp	r3, #15
 800b234:	d9e9      	bls.n	800b20a <prvInitialiseNewTask+0x5a>
 800b236:	e000      	b.n	800b23a <prvInitialiseNewTask+0x8a>
			{
				break;
 800b238:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b23c:	2200      	movs	r2, #0
 800b23e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b242:	e003      	b.n	800b24c <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b246:	2200      	movs	r2, #0
 800b248:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b24c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b24e:	2b06      	cmp	r3, #6
 800b250:	d901      	bls.n	800b256 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b252:	2306      	movs	r3, #6
 800b254:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b258:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b25a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b25e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b260:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b264:	2200      	movs	r2, #0
 800b266:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26a:	3304      	adds	r3, #4
 800b26c:	4618      	mov	r0, r3
 800b26e:	f7fe fe34 	bl	8009eda <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b274:	3318      	adds	r3, #24
 800b276:	4618      	mov	r0, r3
 800b278:	f7fe fe2f 	bl	8009eda <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b27c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b280:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b284:	f1c3 0207 	rsb	r2, r3, #7
 800b288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b28a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b28e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b290:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b294:	2200      	movs	r2, #0
 800b296:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29c:	2200      	movs	r2, #0
 800b29e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a4:	334c      	adds	r3, #76	@ 0x4c
 800b2a6:	224c      	movs	r2, #76	@ 0x4c
 800b2a8:	2100      	movs	r1, #0
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f013 f8de 	bl	801e46c <memset>
 800b2b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b2:	4a0d      	ldr	r2, [pc, #52]	@ (800b2e8 <prvInitialiseNewTask+0x138>)
 800b2b4:	651a      	str	r2, [r3, #80]	@ 0x50
 800b2b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b8:	4a0c      	ldr	r2, [pc, #48]	@ (800b2ec <prvInitialiseNewTask+0x13c>)
 800b2ba:	655a      	str	r2, [r3, #84]	@ 0x54
 800b2bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2be:	4a0c      	ldr	r2, [pc, #48]	@ (800b2f0 <prvInitialiseNewTask+0x140>)
 800b2c0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b2c2:	683a      	ldr	r2, [r7, #0]
 800b2c4:	68f9      	ldr	r1, [r7, #12]
 800b2c6:	69b8      	ldr	r0, [r7, #24]
 800b2c8:	f000 ffe2 	bl	800c290 <pxPortInitialiseStack>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d002      	beq.n	800b2de <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b2d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2de:	bf00      	nop
 800b2e0:	3720      	adds	r7, #32
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	2000f4a0 	.word	0x2000f4a0
 800b2ec:	2000f508 	.word	0x2000f508
 800b2f0:	2000f570 	.word	0x2000f570

0800b2f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b082      	sub	sp, #8
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b2fc:	f001 f8d6 	bl	800c4ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b300:	4b2a      	ldr	r3, [pc, #168]	@ (800b3ac <prvAddNewTaskToReadyList+0xb8>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	3301      	adds	r3, #1
 800b306:	4a29      	ldr	r2, [pc, #164]	@ (800b3ac <prvAddNewTaskToReadyList+0xb8>)
 800b308:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b30a:	4b29      	ldr	r3, [pc, #164]	@ (800b3b0 <prvAddNewTaskToReadyList+0xbc>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d109      	bne.n	800b326 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b312:	4a27      	ldr	r2, [pc, #156]	@ (800b3b0 <prvAddNewTaskToReadyList+0xbc>)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b318:	4b24      	ldr	r3, [pc, #144]	@ (800b3ac <prvAddNewTaskToReadyList+0xb8>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	2b01      	cmp	r3, #1
 800b31e:	d110      	bne.n	800b342 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b320:	f000 fcac 	bl	800bc7c <prvInitialiseTaskLists>
 800b324:	e00d      	b.n	800b342 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b326:	4b23      	ldr	r3, [pc, #140]	@ (800b3b4 <prvAddNewTaskToReadyList+0xc0>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d109      	bne.n	800b342 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b32e:	4b20      	ldr	r3, [pc, #128]	@ (800b3b0 <prvAddNewTaskToReadyList+0xbc>)
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b338:	429a      	cmp	r2, r3
 800b33a:	d802      	bhi.n	800b342 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b33c:	4a1c      	ldr	r2, [pc, #112]	@ (800b3b0 <prvAddNewTaskToReadyList+0xbc>)
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b342:	4b1d      	ldr	r3, [pc, #116]	@ (800b3b8 <prvAddNewTaskToReadyList+0xc4>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	3301      	adds	r3, #1
 800b348:	4a1b      	ldr	r2, [pc, #108]	@ (800b3b8 <prvAddNewTaskToReadyList+0xc4>)
 800b34a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b350:	2201      	movs	r2, #1
 800b352:	409a      	lsls	r2, r3
 800b354:	4b19      	ldr	r3, [pc, #100]	@ (800b3bc <prvAddNewTaskToReadyList+0xc8>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4313      	orrs	r3, r2
 800b35a:	4a18      	ldr	r2, [pc, #96]	@ (800b3bc <prvAddNewTaskToReadyList+0xc8>)
 800b35c:	6013      	str	r3, [r2, #0]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b362:	4613      	mov	r3, r2
 800b364:	009b      	lsls	r3, r3, #2
 800b366:	4413      	add	r3, r2
 800b368:	009b      	lsls	r3, r3, #2
 800b36a:	4a15      	ldr	r2, [pc, #84]	@ (800b3c0 <prvAddNewTaskToReadyList+0xcc>)
 800b36c:	441a      	add	r2, r3
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	3304      	adds	r3, #4
 800b372:	4619      	mov	r1, r3
 800b374:	4610      	mov	r0, r2
 800b376:	f7fe fdbd 	bl	8009ef4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b37a:	f001 f8cd 	bl	800c518 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b37e:	4b0d      	ldr	r3, [pc, #52]	@ (800b3b4 <prvAddNewTaskToReadyList+0xc0>)
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d00e      	beq.n	800b3a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b386:	4b0a      	ldr	r3, [pc, #40]	@ (800b3b0 <prvAddNewTaskToReadyList+0xbc>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b390:	429a      	cmp	r2, r3
 800b392:	d207      	bcs.n	800b3a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b394:	4b0b      	ldr	r3, [pc, #44]	@ (800b3c4 <prvAddNewTaskToReadyList+0xd0>)
 800b396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b39a:	601a      	str	r2, [r3, #0]
 800b39c:	f3bf 8f4f 	dsb	sy
 800b3a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3a4:	bf00      	nop
 800b3a6:	3708      	adds	r7, #8
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}
 800b3ac:	20008524 	.word	0x20008524
 800b3b0:	20008424 	.word	0x20008424
 800b3b4:	20008530 	.word	0x20008530
 800b3b8:	20008540 	.word	0x20008540
 800b3bc:	2000852c 	.word	0x2000852c
 800b3c0:	20008428 	.word	0x20008428
 800b3c4:	e000ed04 	.word	0xe000ed04

0800b3c8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b3d0:	f001 f86c 	bl	800c4ac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d102      	bne.n	800b3e0 <vTaskDelete+0x18>
 800b3da:	4b3a      	ldr	r3, [pc, #232]	@ (800b4c4 <vTaskDelete+0xfc>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	e000      	b.n	800b3e2 <vTaskDelete+0x1a>
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	3304      	adds	r3, #4
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f7fe fde0 	bl	8009fae <uxListRemove>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d115      	bne.n	800b420 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3f8:	4933      	ldr	r1, [pc, #204]	@ (800b4c8 <vTaskDelete+0x100>)
 800b3fa:	4613      	mov	r3, r2
 800b3fc:	009b      	lsls	r3, r3, #2
 800b3fe:	4413      	add	r3, r2
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	440b      	add	r3, r1
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d10a      	bne.n	800b420 <vTaskDelete+0x58>
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b40e:	2201      	movs	r2, #1
 800b410:	fa02 f303 	lsl.w	r3, r2, r3
 800b414:	43da      	mvns	r2, r3
 800b416:	4b2d      	ldr	r3, [pc, #180]	@ (800b4cc <vTaskDelete+0x104>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	4013      	ands	r3, r2
 800b41c:	4a2b      	ldr	r2, [pc, #172]	@ (800b4cc <vTaskDelete+0x104>)
 800b41e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b424:	2b00      	cmp	r3, #0
 800b426:	d004      	beq.n	800b432 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	3318      	adds	r3, #24
 800b42c:	4618      	mov	r0, r3
 800b42e:	f7fe fdbe 	bl	8009fae <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800b432:	4b27      	ldr	r3, [pc, #156]	@ (800b4d0 <vTaskDelete+0x108>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	3301      	adds	r3, #1
 800b438:	4a25      	ldr	r2, [pc, #148]	@ (800b4d0 <vTaskDelete+0x108>)
 800b43a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800b43c:	4b21      	ldr	r3, [pc, #132]	@ (800b4c4 <vTaskDelete+0xfc>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	68fa      	ldr	r2, [r7, #12]
 800b442:	429a      	cmp	r2, r3
 800b444:	d10b      	bne.n	800b45e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	3304      	adds	r3, #4
 800b44a:	4619      	mov	r1, r3
 800b44c:	4821      	ldr	r0, [pc, #132]	@ (800b4d4 <vTaskDelete+0x10c>)
 800b44e:	f7fe fd51 	bl	8009ef4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800b452:	4b21      	ldr	r3, [pc, #132]	@ (800b4d8 <vTaskDelete+0x110>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	3301      	adds	r3, #1
 800b458:	4a1f      	ldr	r2, [pc, #124]	@ (800b4d8 <vTaskDelete+0x110>)
 800b45a:	6013      	str	r3, [r2, #0]
 800b45c:	e009      	b.n	800b472 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800b45e:	4b1f      	ldr	r3, [pc, #124]	@ (800b4dc <vTaskDelete+0x114>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	3b01      	subs	r3, #1
 800b464:	4a1d      	ldr	r2, [pc, #116]	@ (800b4dc <vTaskDelete+0x114>)
 800b466:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800b468:	68f8      	ldr	r0, [r7, #12]
 800b46a:	f000 fc75 	bl	800bd58 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800b46e:	f000 fcab 	bl	800bdc8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800b472:	f001 f851 	bl	800c518 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800b476:	4b1a      	ldr	r3, [pc, #104]	@ (800b4e0 <vTaskDelete+0x118>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d01e      	beq.n	800b4bc <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800b47e:	4b11      	ldr	r3, [pc, #68]	@ (800b4c4 <vTaskDelete+0xfc>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	68fa      	ldr	r2, [r7, #12]
 800b484:	429a      	cmp	r2, r3
 800b486:	d119      	bne.n	800b4bc <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800b488:	4b16      	ldr	r3, [pc, #88]	@ (800b4e4 <vTaskDelete+0x11c>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d00d      	beq.n	800b4ac <vTaskDelete+0xe4>
	__asm volatile
 800b490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b494:	b672      	cpsid	i
 800b496:	f383 8811 	msr	BASEPRI, r3
 800b49a:	f3bf 8f6f 	isb	sy
 800b49e:	f3bf 8f4f 	dsb	sy
 800b4a2:	b662      	cpsie	i
 800b4a4:	60bb      	str	r3, [r7, #8]
}
 800b4a6:	bf00      	nop
 800b4a8:	bf00      	nop
 800b4aa:	e7fd      	b.n	800b4a8 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800b4ac:	4b0e      	ldr	r3, [pc, #56]	@ (800b4e8 <vTaskDelete+0x120>)
 800b4ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4b2:	601a      	str	r2, [r3, #0]
 800b4b4:	f3bf 8f4f 	dsb	sy
 800b4b8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b4bc:	bf00      	nop
 800b4be:	3710      	adds	r7, #16
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}
 800b4c4:	20008424 	.word	0x20008424
 800b4c8:	20008428 	.word	0x20008428
 800b4cc:	2000852c 	.word	0x2000852c
 800b4d0:	20008540 	.word	0x20008540
 800b4d4:	200084f8 	.word	0x200084f8
 800b4d8:	2000850c 	.word	0x2000850c
 800b4dc:	20008524 	.word	0x20008524
 800b4e0:	20008530 	.word	0x20008530
 800b4e4:	2000854c 	.word	0x2000854c
 800b4e8:	e000ed04 	.word	0xe000ed04

0800b4ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b084      	sub	sp, #16
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d01a      	beq.n	800b534 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b4fe:	4b15      	ldr	r3, [pc, #84]	@ (800b554 <vTaskDelay+0x68>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d00d      	beq.n	800b522 <vTaskDelay+0x36>
	__asm volatile
 800b506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b50a:	b672      	cpsid	i
 800b50c:	f383 8811 	msr	BASEPRI, r3
 800b510:	f3bf 8f6f 	isb	sy
 800b514:	f3bf 8f4f 	dsb	sy
 800b518:	b662      	cpsie	i
 800b51a:	60bb      	str	r3, [r7, #8]
}
 800b51c:	bf00      	nop
 800b51e:	bf00      	nop
 800b520:	e7fd      	b.n	800b51e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800b522:	f000 f889 	bl	800b638 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b526:	2100      	movs	r1, #0
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	f000 fe4b 	bl	800c1c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b52e:	f000 f891 	bl	800b654 <xTaskResumeAll>
 800b532:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d107      	bne.n	800b54a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800b53a:	4b07      	ldr	r3, [pc, #28]	@ (800b558 <vTaskDelay+0x6c>)
 800b53c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b540:	601a      	str	r2, [r3, #0]
 800b542:	f3bf 8f4f 	dsb	sy
 800b546:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b54a:	bf00      	nop
 800b54c:	3710      	adds	r7, #16
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}
 800b552:	bf00      	nop
 800b554:	2000854c 	.word	0x2000854c
 800b558:	e000ed04 	.word	0xe000ed04

0800b55c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b08a      	sub	sp, #40	@ 0x28
 800b560:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b562:	2300      	movs	r3, #0
 800b564:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b566:	2300      	movs	r3, #0
 800b568:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b56a:	463a      	mov	r2, r7
 800b56c:	1d39      	adds	r1, r7, #4
 800b56e:	f107 0308 	add.w	r3, r7, #8
 800b572:	4618      	mov	r0, r3
 800b574:	f7f6 f998 	bl	80018a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b578:	6839      	ldr	r1, [r7, #0]
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	68ba      	ldr	r2, [r7, #8]
 800b57e:	9202      	str	r2, [sp, #8]
 800b580:	9301      	str	r3, [sp, #4]
 800b582:	2300      	movs	r3, #0
 800b584:	9300      	str	r3, [sp, #0]
 800b586:	2300      	movs	r3, #0
 800b588:	460a      	mov	r2, r1
 800b58a:	4923      	ldr	r1, [pc, #140]	@ (800b618 <vTaskStartScheduler+0xbc>)
 800b58c:	4823      	ldr	r0, [pc, #140]	@ (800b61c <vTaskStartScheduler+0xc0>)
 800b58e:	f7ff fd63 	bl	800b058 <xTaskCreateStatic>
 800b592:	4603      	mov	r3, r0
 800b594:	4a22      	ldr	r2, [pc, #136]	@ (800b620 <vTaskStartScheduler+0xc4>)
 800b596:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b598:	4b21      	ldr	r3, [pc, #132]	@ (800b620 <vTaskStartScheduler+0xc4>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d002      	beq.n	800b5a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	617b      	str	r3, [r7, #20]
 800b5a4:	e001      	b.n	800b5aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	2b01      	cmp	r3, #1
 800b5ae:	d11d      	bne.n	800b5ec <vTaskStartScheduler+0x90>
	__asm volatile
 800b5b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5b4:	b672      	cpsid	i
 800b5b6:	f383 8811 	msr	BASEPRI, r3
 800b5ba:	f3bf 8f6f 	isb	sy
 800b5be:	f3bf 8f4f 	dsb	sy
 800b5c2:	b662      	cpsie	i
 800b5c4:	613b      	str	r3, [r7, #16]
}
 800b5c6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b5c8:	4b16      	ldr	r3, [pc, #88]	@ (800b624 <vTaskStartScheduler+0xc8>)
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	334c      	adds	r3, #76	@ 0x4c
 800b5ce:	4a16      	ldr	r2, [pc, #88]	@ (800b628 <vTaskStartScheduler+0xcc>)
 800b5d0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b5d2:	4b16      	ldr	r3, [pc, #88]	@ (800b62c <vTaskStartScheduler+0xd0>)
 800b5d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b5d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b5da:	4b15      	ldr	r3, [pc, #84]	@ (800b630 <vTaskStartScheduler+0xd4>)
 800b5dc:	2201      	movs	r2, #1
 800b5de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b5e0:	4b14      	ldr	r3, [pc, #80]	@ (800b634 <vTaskStartScheduler+0xd8>)
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b5e6:	f000 fee3 	bl	800c3b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b5ea:	e011      	b.n	800b610 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b5f2:	d10d      	bne.n	800b610 <vTaskStartScheduler+0xb4>
	__asm volatile
 800b5f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f8:	b672      	cpsid	i
 800b5fa:	f383 8811 	msr	BASEPRI, r3
 800b5fe:	f3bf 8f6f 	isb	sy
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	b662      	cpsie	i
 800b608:	60fb      	str	r3, [r7, #12]
}
 800b60a:	bf00      	nop
 800b60c:	bf00      	nop
 800b60e:	e7fd      	b.n	800b60c <vTaskStartScheduler+0xb0>
}
 800b610:	bf00      	nop
 800b612:	3718      	adds	r7, #24
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}
 800b618:	080212b8 	.word	0x080212b8
 800b61c:	0800bc4d 	.word	0x0800bc4d
 800b620:	20008548 	.word	0x20008548
 800b624:	20008424 	.word	0x20008424
 800b628:	200001b8 	.word	0x200001b8
 800b62c:	20008544 	.word	0x20008544
 800b630:	20008530 	.word	0x20008530
 800b634:	20008528 	.word	0x20008528

0800b638 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b638:	b480      	push	{r7}
 800b63a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b63c:	4b04      	ldr	r3, [pc, #16]	@ (800b650 <vTaskSuspendAll+0x18>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	3301      	adds	r3, #1
 800b642:	4a03      	ldr	r2, [pc, #12]	@ (800b650 <vTaskSuspendAll+0x18>)
 800b644:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b646:	bf00      	nop
 800b648:	46bd      	mov	sp, r7
 800b64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64e:	4770      	bx	lr
 800b650:	2000854c 	.word	0x2000854c

0800b654 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b084      	sub	sp, #16
 800b658:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b65a:	2300      	movs	r3, #0
 800b65c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b65e:	2300      	movs	r3, #0
 800b660:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b662:	4b43      	ldr	r3, [pc, #268]	@ (800b770 <xTaskResumeAll+0x11c>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d10d      	bne.n	800b686 <xTaskResumeAll+0x32>
	__asm volatile
 800b66a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b66e:	b672      	cpsid	i
 800b670:	f383 8811 	msr	BASEPRI, r3
 800b674:	f3bf 8f6f 	isb	sy
 800b678:	f3bf 8f4f 	dsb	sy
 800b67c:	b662      	cpsie	i
 800b67e:	603b      	str	r3, [r7, #0]
}
 800b680:	bf00      	nop
 800b682:	bf00      	nop
 800b684:	e7fd      	b.n	800b682 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b686:	f000 ff11 	bl	800c4ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b68a:	4b39      	ldr	r3, [pc, #228]	@ (800b770 <xTaskResumeAll+0x11c>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	3b01      	subs	r3, #1
 800b690:	4a37      	ldr	r2, [pc, #220]	@ (800b770 <xTaskResumeAll+0x11c>)
 800b692:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b694:	4b36      	ldr	r3, [pc, #216]	@ (800b770 <xTaskResumeAll+0x11c>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d161      	bne.n	800b760 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b69c:	4b35      	ldr	r3, [pc, #212]	@ (800b774 <xTaskResumeAll+0x120>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d05d      	beq.n	800b760 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b6a4:	e02e      	b.n	800b704 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6a6:	4b34      	ldr	r3, [pc, #208]	@ (800b778 <xTaskResumeAll+0x124>)
 800b6a8:	68db      	ldr	r3, [r3, #12]
 800b6aa:	68db      	ldr	r3, [r3, #12]
 800b6ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	3318      	adds	r3, #24
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f7fe fc7b 	bl	8009fae <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	3304      	adds	r3, #4
 800b6bc:	4618      	mov	r0, r3
 800b6be:	f7fe fc76 	bl	8009fae <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	409a      	lsls	r2, r3
 800b6ca:	4b2c      	ldr	r3, [pc, #176]	@ (800b77c <xTaskResumeAll+0x128>)
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	4a2a      	ldr	r2, [pc, #168]	@ (800b77c <xTaskResumeAll+0x128>)
 800b6d2:	6013      	str	r3, [r2, #0]
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6d8:	4613      	mov	r3, r2
 800b6da:	009b      	lsls	r3, r3, #2
 800b6dc:	4413      	add	r3, r2
 800b6de:	009b      	lsls	r3, r3, #2
 800b6e0:	4a27      	ldr	r2, [pc, #156]	@ (800b780 <xTaskResumeAll+0x12c>)
 800b6e2:	441a      	add	r2, r3
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	3304      	adds	r3, #4
 800b6e8:	4619      	mov	r1, r3
 800b6ea:	4610      	mov	r0, r2
 800b6ec:	f7fe fc02 	bl	8009ef4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6f4:	4b23      	ldr	r3, [pc, #140]	@ (800b784 <xTaskResumeAll+0x130>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d302      	bcc.n	800b704 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800b6fe:	4b22      	ldr	r3, [pc, #136]	@ (800b788 <xTaskResumeAll+0x134>)
 800b700:	2201      	movs	r2, #1
 800b702:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b704:	4b1c      	ldr	r3, [pc, #112]	@ (800b778 <xTaskResumeAll+0x124>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d1cc      	bne.n	800b6a6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d001      	beq.n	800b716 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b712:	f000 fb59 	bl	800bdc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b716:	4b1d      	ldr	r3, [pc, #116]	@ (800b78c <xTaskResumeAll+0x138>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d010      	beq.n	800b744 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b722:	f000 f859 	bl	800b7d8 <xTaskIncrementTick>
 800b726:	4603      	mov	r3, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d002      	beq.n	800b732 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800b72c:	4b16      	ldr	r3, [pc, #88]	@ (800b788 <xTaskResumeAll+0x134>)
 800b72e:	2201      	movs	r2, #1
 800b730:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	3b01      	subs	r3, #1
 800b736:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d1f1      	bne.n	800b722 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800b73e:	4b13      	ldr	r3, [pc, #76]	@ (800b78c <xTaskResumeAll+0x138>)
 800b740:	2200      	movs	r2, #0
 800b742:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b744:	4b10      	ldr	r3, [pc, #64]	@ (800b788 <xTaskResumeAll+0x134>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d009      	beq.n	800b760 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b74c:	2301      	movs	r3, #1
 800b74e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b750:	4b0f      	ldr	r3, [pc, #60]	@ (800b790 <xTaskResumeAll+0x13c>)
 800b752:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b756:	601a      	str	r2, [r3, #0]
 800b758:	f3bf 8f4f 	dsb	sy
 800b75c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b760:	f000 feda 	bl	800c518 <vPortExitCritical>

	return xAlreadyYielded;
 800b764:	68bb      	ldr	r3, [r7, #8]
}
 800b766:	4618      	mov	r0, r3
 800b768:	3710      	adds	r7, #16
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
 800b76e:	bf00      	nop
 800b770:	2000854c 	.word	0x2000854c
 800b774:	20008524 	.word	0x20008524
 800b778:	200084e4 	.word	0x200084e4
 800b77c:	2000852c 	.word	0x2000852c
 800b780:	20008428 	.word	0x20008428
 800b784:	20008424 	.word	0x20008424
 800b788:	20008538 	.word	0x20008538
 800b78c:	20008534 	.word	0x20008534
 800b790:	e000ed04 	.word	0xe000ed04

0800b794 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b794:	b480      	push	{r7}
 800b796:	b083      	sub	sp, #12
 800b798:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b79a:	4b05      	ldr	r3, [pc, #20]	@ (800b7b0 <xTaskGetTickCount+0x1c>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b7a0:	687b      	ldr	r3, [r7, #4]
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	370c      	adds	r7, #12
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop
 800b7b0:	20008528 	.word	0x20008528

0800b7b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b082      	sub	sp, #8
 800b7b8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b7ba:	f000 ff5f 	bl	800c67c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b7be:	2300      	movs	r3, #0
 800b7c0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b7c2:	4b04      	ldr	r3, [pc, #16]	@ (800b7d4 <xTaskGetTickCountFromISR+0x20>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b7c8:	683b      	ldr	r3, [r7, #0]
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3708      	adds	r7, #8
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}
 800b7d2:	bf00      	nop
 800b7d4:	20008528 	.word	0x20008528

0800b7d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b086      	sub	sp, #24
 800b7dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7e2:	4b50      	ldr	r3, [pc, #320]	@ (800b924 <xTaskIncrementTick+0x14c>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	f040 808b 	bne.w	800b902 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b7ec:	4b4e      	ldr	r3, [pc, #312]	@ (800b928 <xTaskIncrementTick+0x150>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b7f4:	4a4c      	ldr	r2, [pc, #304]	@ (800b928 <xTaskIncrementTick+0x150>)
 800b7f6:	693b      	ldr	r3, [r7, #16]
 800b7f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b7fa:	693b      	ldr	r3, [r7, #16]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d123      	bne.n	800b848 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800b800:	4b4a      	ldr	r3, [pc, #296]	@ (800b92c <xTaskIncrementTick+0x154>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d00d      	beq.n	800b826 <xTaskIncrementTick+0x4e>
	__asm volatile
 800b80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b80e:	b672      	cpsid	i
 800b810:	f383 8811 	msr	BASEPRI, r3
 800b814:	f3bf 8f6f 	isb	sy
 800b818:	f3bf 8f4f 	dsb	sy
 800b81c:	b662      	cpsie	i
 800b81e:	603b      	str	r3, [r7, #0]
}
 800b820:	bf00      	nop
 800b822:	bf00      	nop
 800b824:	e7fd      	b.n	800b822 <xTaskIncrementTick+0x4a>
 800b826:	4b41      	ldr	r3, [pc, #260]	@ (800b92c <xTaskIncrementTick+0x154>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	60fb      	str	r3, [r7, #12]
 800b82c:	4b40      	ldr	r3, [pc, #256]	@ (800b930 <xTaskIncrementTick+0x158>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a3e      	ldr	r2, [pc, #248]	@ (800b92c <xTaskIncrementTick+0x154>)
 800b832:	6013      	str	r3, [r2, #0]
 800b834:	4a3e      	ldr	r2, [pc, #248]	@ (800b930 <xTaskIncrementTick+0x158>)
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	6013      	str	r3, [r2, #0]
 800b83a:	4b3e      	ldr	r3, [pc, #248]	@ (800b934 <xTaskIncrementTick+0x15c>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	3301      	adds	r3, #1
 800b840:	4a3c      	ldr	r2, [pc, #240]	@ (800b934 <xTaskIncrementTick+0x15c>)
 800b842:	6013      	str	r3, [r2, #0]
 800b844:	f000 fac0 	bl	800bdc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b848:	4b3b      	ldr	r3, [pc, #236]	@ (800b938 <xTaskIncrementTick+0x160>)
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	693a      	ldr	r2, [r7, #16]
 800b84e:	429a      	cmp	r2, r3
 800b850:	d348      	bcc.n	800b8e4 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b852:	4b36      	ldr	r3, [pc, #216]	@ (800b92c <xTaskIncrementTick+0x154>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d104      	bne.n	800b866 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b85c:	4b36      	ldr	r3, [pc, #216]	@ (800b938 <xTaskIncrementTick+0x160>)
 800b85e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b862:	601a      	str	r2, [r3, #0]
					break;
 800b864:	e03e      	b.n	800b8e4 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b866:	4b31      	ldr	r3, [pc, #196]	@ (800b92c <xTaskIncrementTick+0x154>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	68db      	ldr	r3, [r3, #12]
 800b86c:	68db      	ldr	r3, [r3, #12]
 800b86e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b876:	693a      	ldr	r2, [r7, #16]
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d203      	bcs.n	800b886 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b87e:	4a2e      	ldr	r2, [pc, #184]	@ (800b938 <xTaskIncrementTick+0x160>)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b884:	e02e      	b.n	800b8e4 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	3304      	adds	r3, #4
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7fe fb8f 	bl	8009fae <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b890:	68bb      	ldr	r3, [r7, #8]
 800b892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b894:	2b00      	cmp	r3, #0
 800b896:	d004      	beq.n	800b8a2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	3318      	adds	r3, #24
 800b89c:	4618      	mov	r0, r3
 800b89e:	f7fe fb86 	bl	8009fae <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	409a      	lsls	r2, r3
 800b8aa:	4b24      	ldr	r3, [pc, #144]	@ (800b93c <xTaskIncrementTick+0x164>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	4313      	orrs	r3, r2
 800b8b0:	4a22      	ldr	r2, [pc, #136]	@ (800b93c <xTaskIncrementTick+0x164>)
 800b8b2:	6013      	str	r3, [r2, #0]
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8b8:	4613      	mov	r3, r2
 800b8ba:	009b      	lsls	r3, r3, #2
 800b8bc:	4413      	add	r3, r2
 800b8be:	009b      	lsls	r3, r3, #2
 800b8c0:	4a1f      	ldr	r2, [pc, #124]	@ (800b940 <xTaskIncrementTick+0x168>)
 800b8c2:	441a      	add	r2, r3
 800b8c4:	68bb      	ldr	r3, [r7, #8]
 800b8c6:	3304      	adds	r3, #4
 800b8c8:	4619      	mov	r1, r3
 800b8ca:	4610      	mov	r0, r2
 800b8cc:	f7fe fb12 	bl	8009ef4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8d4:	4b1b      	ldr	r3, [pc, #108]	@ (800b944 <xTaskIncrementTick+0x16c>)
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8da:	429a      	cmp	r2, r3
 800b8dc:	d3b9      	bcc.n	800b852 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800b8de:	2301      	movs	r3, #1
 800b8e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b8e2:	e7b6      	b.n	800b852 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b8e4:	4b17      	ldr	r3, [pc, #92]	@ (800b944 <xTaskIncrementTick+0x16c>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8ea:	4915      	ldr	r1, [pc, #84]	@ (800b940 <xTaskIncrementTick+0x168>)
 800b8ec:	4613      	mov	r3, r2
 800b8ee:	009b      	lsls	r3, r3, #2
 800b8f0:	4413      	add	r3, r2
 800b8f2:	009b      	lsls	r3, r3, #2
 800b8f4:	440b      	add	r3, r1
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	2b01      	cmp	r3, #1
 800b8fa:	d907      	bls.n	800b90c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	617b      	str	r3, [r7, #20]
 800b900:	e004      	b.n	800b90c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b902:	4b11      	ldr	r3, [pc, #68]	@ (800b948 <xTaskIncrementTick+0x170>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	3301      	adds	r3, #1
 800b908:	4a0f      	ldr	r2, [pc, #60]	@ (800b948 <xTaskIncrementTick+0x170>)
 800b90a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b90c:	4b0f      	ldr	r3, [pc, #60]	@ (800b94c <xTaskIncrementTick+0x174>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d001      	beq.n	800b918 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800b914:	2301      	movs	r3, #1
 800b916:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b918:	697b      	ldr	r3, [r7, #20]
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3718      	adds	r7, #24
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}
 800b922:	bf00      	nop
 800b924:	2000854c 	.word	0x2000854c
 800b928:	20008528 	.word	0x20008528
 800b92c:	200084dc 	.word	0x200084dc
 800b930:	200084e0 	.word	0x200084e0
 800b934:	2000853c 	.word	0x2000853c
 800b938:	20008544 	.word	0x20008544
 800b93c:	2000852c 	.word	0x2000852c
 800b940:	20008428 	.word	0x20008428
 800b944:	20008424 	.word	0x20008424
 800b948:	20008534 	.word	0x20008534
 800b94c:	20008538 	.word	0x20008538

0800b950 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b950:	b480      	push	{r7}
 800b952:	b087      	sub	sp, #28
 800b954:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b956:	4b2b      	ldr	r3, [pc, #172]	@ (800ba04 <vTaskSwitchContext+0xb4>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d003      	beq.n	800b966 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b95e:	4b2a      	ldr	r3, [pc, #168]	@ (800ba08 <vTaskSwitchContext+0xb8>)
 800b960:	2201      	movs	r2, #1
 800b962:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b964:	e047      	b.n	800b9f6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b966:	4b28      	ldr	r3, [pc, #160]	@ (800ba08 <vTaskSwitchContext+0xb8>)
 800b968:	2200      	movs	r2, #0
 800b96a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b96c:	4b27      	ldr	r3, [pc, #156]	@ (800ba0c <vTaskSwitchContext+0xbc>)
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	fab3 f383 	clz	r3, r3
 800b978:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b97a:	7afb      	ldrb	r3, [r7, #11]
 800b97c:	f1c3 031f 	rsb	r3, r3, #31
 800b980:	617b      	str	r3, [r7, #20]
 800b982:	4923      	ldr	r1, [pc, #140]	@ (800ba10 <vTaskSwitchContext+0xc0>)
 800b984:	697a      	ldr	r2, [r7, #20]
 800b986:	4613      	mov	r3, r2
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	4413      	add	r3, r2
 800b98c:	009b      	lsls	r3, r3, #2
 800b98e:	440b      	add	r3, r1
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	2b00      	cmp	r3, #0
 800b994:	d10d      	bne.n	800b9b2 <vTaskSwitchContext+0x62>
	__asm volatile
 800b996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b99a:	b672      	cpsid	i
 800b99c:	f383 8811 	msr	BASEPRI, r3
 800b9a0:	f3bf 8f6f 	isb	sy
 800b9a4:	f3bf 8f4f 	dsb	sy
 800b9a8:	b662      	cpsie	i
 800b9aa:	607b      	str	r3, [r7, #4]
}
 800b9ac:	bf00      	nop
 800b9ae:	bf00      	nop
 800b9b0:	e7fd      	b.n	800b9ae <vTaskSwitchContext+0x5e>
 800b9b2:	697a      	ldr	r2, [r7, #20]
 800b9b4:	4613      	mov	r3, r2
 800b9b6:	009b      	lsls	r3, r3, #2
 800b9b8:	4413      	add	r3, r2
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	4a14      	ldr	r2, [pc, #80]	@ (800ba10 <vTaskSwitchContext+0xc0>)
 800b9be:	4413      	add	r3, r2
 800b9c0:	613b      	str	r3, [r7, #16]
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	685a      	ldr	r2, [r3, #4]
 800b9c8:	693b      	ldr	r3, [r7, #16]
 800b9ca:	605a      	str	r2, [r3, #4]
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	685a      	ldr	r2, [r3, #4]
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	3308      	adds	r3, #8
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	d104      	bne.n	800b9e2 <vTaskSwitchContext+0x92>
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	685b      	ldr	r3, [r3, #4]
 800b9dc:	685a      	ldr	r2, [r3, #4]
 800b9de:	693b      	ldr	r3, [r7, #16]
 800b9e0:	605a      	str	r2, [r3, #4]
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	685b      	ldr	r3, [r3, #4]
 800b9e6:	68db      	ldr	r3, [r3, #12]
 800b9e8:	4a0a      	ldr	r2, [pc, #40]	@ (800ba14 <vTaskSwitchContext+0xc4>)
 800b9ea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b9ec:	4b09      	ldr	r3, [pc, #36]	@ (800ba14 <vTaskSwitchContext+0xc4>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	334c      	adds	r3, #76	@ 0x4c
 800b9f2:	4a09      	ldr	r2, [pc, #36]	@ (800ba18 <vTaskSwitchContext+0xc8>)
 800b9f4:	6013      	str	r3, [r2, #0]
}
 800b9f6:	bf00      	nop
 800b9f8:	371c      	adds	r7, #28
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba00:	4770      	bx	lr
 800ba02:	bf00      	nop
 800ba04:	2000854c 	.word	0x2000854c
 800ba08:	20008538 	.word	0x20008538
 800ba0c:	2000852c 	.word	0x2000852c
 800ba10:	20008428 	.word	0x20008428
 800ba14:	20008424 	.word	0x20008424
 800ba18:	200001b8 	.word	0x200001b8

0800ba1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b084      	sub	sp, #16
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
 800ba24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d10d      	bne.n	800ba48 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800ba2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba30:	b672      	cpsid	i
 800ba32:	f383 8811 	msr	BASEPRI, r3
 800ba36:	f3bf 8f6f 	isb	sy
 800ba3a:	f3bf 8f4f 	dsb	sy
 800ba3e:	b662      	cpsie	i
 800ba40:	60fb      	str	r3, [r7, #12]
}
 800ba42:	bf00      	nop
 800ba44:	bf00      	nop
 800ba46:	e7fd      	b.n	800ba44 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ba48:	4b07      	ldr	r3, [pc, #28]	@ (800ba68 <vTaskPlaceOnEventList+0x4c>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	3318      	adds	r3, #24
 800ba4e:	4619      	mov	r1, r3
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f7fe fa73 	bl	8009f3c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba56:	2101      	movs	r1, #1
 800ba58:	6838      	ldr	r0, [r7, #0]
 800ba5a:	f000 fbb3 	bl	800c1c4 <prvAddCurrentTaskToDelayedList>
}
 800ba5e:	bf00      	nop
 800ba60:	3710      	adds	r7, #16
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
 800ba66:	bf00      	nop
 800ba68:	20008424 	.word	0x20008424

0800ba6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b086      	sub	sp, #24
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	68db      	ldr	r3, [r3, #12]
 800ba78:	68db      	ldr	r3, [r3, #12]
 800ba7a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ba7c:	693b      	ldr	r3, [r7, #16]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d10d      	bne.n	800ba9e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800ba82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba86:	b672      	cpsid	i
 800ba88:	f383 8811 	msr	BASEPRI, r3
 800ba8c:	f3bf 8f6f 	isb	sy
 800ba90:	f3bf 8f4f 	dsb	sy
 800ba94:	b662      	cpsie	i
 800ba96:	60fb      	str	r3, [r7, #12]
}
 800ba98:	bf00      	nop
 800ba9a:	bf00      	nop
 800ba9c:	e7fd      	b.n	800ba9a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	3318      	adds	r3, #24
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7fe fa83 	bl	8009fae <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800baa8:	4b1d      	ldr	r3, [pc, #116]	@ (800bb20 <xTaskRemoveFromEventList+0xb4>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d11c      	bne.n	800baea <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	3304      	adds	r3, #4
 800bab4:	4618      	mov	r0, r3
 800bab6:	f7fe fa7a 	bl	8009fae <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800babe:	2201      	movs	r2, #1
 800bac0:	409a      	lsls	r2, r3
 800bac2:	4b18      	ldr	r3, [pc, #96]	@ (800bb24 <xTaskRemoveFromEventList+0xb8>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	4313      	orrs	r3, r2
 800bac8:	4a16      	ldr	r2, [pc, #88]	@ (800bb24 <xTaskRemoveFromEventList+0xb8>)
 800baca:	6013      	str	r3, [r2, #0]
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bad0:	4613      	mov	r3, r2
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	4413      	add	r3, r2
 800bad6:	009b      	lsls	r3, r3, #2
 800bad8:	4a13      	ldr	r2, [pc, #76]	@ (800bb28 <xTaskRemoveFromEventList+0xbc>)
 800bada:	441a      	add	r2, r3
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	3304      	adds	r3, #4
 800bae0:	4619      	mov	r1, r3
 800bae2:	4610      	mov	r0, r2
 800bae4:	f7fe fa06 	bl	8009ef4 <vListInsertEnd>
 800bae8:	e005      	b.n	800baf6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800baea:	693b      	ldr	r3, [r7, #16]
 800baec:	3318      	adds	r3, #24
 800baee:	4619      	mov	r1, r3
 800baf0:	480e      	ldr	r0, [pc, #56]	@ (800bb2c <xTaskRemoveFromEventList+0xc0>)
 800baf2:	f7fe f9ff 	bl	8009ef4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800baf6:	693b      	ldr	r3, [r7, #16]
 800baf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bafa:	4b0d      	ldr	r3, [pc, #52]	@ (800bb30 <xTaskRemoveFromEventList+0xc4>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb00:	429a      	cmp	r2, r3
 800bb02:	d905      	bls.n	800bb10 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bb04:	2301      	movs	r3, #1
 800bb06:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bb08:	4b0a      	ldr	r3, [pc, #40]	@ (800bb34 <xTaskRemoveFromEventList+0xc8>)
 800bb0a:	2201      	movs	r2, #1
 800bb0c:	601a      	str	r2, [r3, #0]
 800bb0e:	e001      	b.n	800bb14 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800bb10:	2300      	movs	r3, #0
 800bb12:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bb14:	697b      	ldr	r3, [r7, #20]
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3718      	adds	r7, #24
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}
 800bb1e:	bf00      	nop
 800bb20:	2000854c 	.word	0x2000854c
 800bb24:	2000852c 	.word	0x2000852c
 800bb28:	20008428 	.word	0x20008428
 800bb2c:	200084e4 	.word	0x200084e4
 800bb30:	20008424 	.word	0x20008424
 800bb34:	20008538 	.word	0x20008538

0800bb38 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b083      	sub	sp, #12
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bb40:	4b06      	ldr	r3, [pc, #24]	@ (800bb5c <vTaskInternalSetTimeOutState+0x24>)
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bb48:	4b05      	ldr	r3, [pc, #20]	@ (800bb60 <vTaskInternalSetTimeOutState+0x28>)
 800bb4a:	681a      	ldr	r2, [r3, #0]
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	605a      	str	r2, [r3, #4]
}
 800bb50:	bf00      	nop
 800bb52:	370c      	adds	r7, #12
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr
 800bb5c:	2000853c 	.word	0x2000853c
 800bb60:	20008528 	.word	0x20008528

0800bb64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b088      	sub	sp, #32
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
 800bb6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d10d      	bne.n	800bb90 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800bb74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb78:	b672      	cpsid	i
 800bb7a:	f383 8811 	msr	BASEPRI, r3
 800bb7e:	f3bf 8f6f 	isb	sy
 800bb82:	f3bf 8f4f 	dsb	sy
 800bb86:	b662      	cpsie	i
 800bb88:	613b      	str	r3, [r7, #16]
}
 800bb8a:	bf00      	nop
 800bb8c:	bf00      	nop
 800bb8e:	e7fd      	b.n	800bb8c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d10d      	bne.n	800bbb2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800bb96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb9a:	b672      	cpsid	i
 800bb9c:	f383 8811 	msr	BASEPRI, r3
 800bba0:	f3bf 8f6f 	isb	sy
 800bba4:	f3bf 8f4f 	dsb	sy
 800bba8:	b662      	cpsie	i
 800bbaa:	60fb      	str	r3, [r7, #12]
}
 800bbac:	bf00      	nop
 800bbae:	bf00      	nop
 800bbb0:	e7fd      	b.n	800bbae <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800bbb2:	f000 fc7b 	bl	800c4ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bbb6:	4b1d      	ldr	r3, [pc, #116]	@ (800bc2c <xTaskCheckForTimeOut+0xc8>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	685b      	ldr	r3, [r3, #4]
 800bbc0:	69ba      	ldr	r2, [r7, #24]
 800bbc2:	1ad3      	subs	r3, r2, r3
 800bbc4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bbce:	d102      	bne.n	800bbd6 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	61fb      	str	r3, [r7, #28]
 800bbd4:	e023      	b.n	800bc1e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681a      	ldr	r2, [r3, #0]
 800bbda:	4b15      	ldr	r3, [pc, #84]	@ (800bc30 <xTaskCheckForTimeOut+0xcc>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d007      	beq.n	800bbf2 <xTaskCheckForTimeOut+0x8e>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	685b      	ldr	r3, [r3, #4]
 800bbe6:	69ba      	ldr	r2, [r7, #24]
 800bbe8:	429a      	cmp	r2, r3
 800bbea:	d302      	bcc.n	800bbf2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bbec:	2301      	movs	r3, #1
 800bbee:	61fb      	str	r3, [r7, #28]
 800bbf0:	e015      	b.n	800bc1e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	697a      	ldr	r2, [r7, #20]
 800bbf8:	429a      	cmp	r2, r3
 800bbfa:	d20b      	bcs.n	800bc14 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	681a      	ldr	r2, [r3, #0]
 800bc00:	697b      	ldr	r3, [r7, #20]
 800bc02:	1ad2      	subs	r2, r2, r3
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f7ff ff95 	bl	800bb38 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	61fb      	str	r3, [r7, #28]
 800bc12:	e004      	b.n	800bc1e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800bc14:	683b      	ldr	r3, [r7, #0]
 800bc16:	2200      	movs	r2, #0
 800bc18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bc1e:	f000 fc7b 	bl	800c518 <vPortExitCritical>

	return xReturn;
 800bc22:	69fb      	ldr	r3, [r7, #28]
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3720      	adds	r7, #32
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}
 800bc2c:	20008528 	.word	0x20008528
 800bc30:	2000853c 	.word	0x2000853c

0800bc34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bc34:	b480      	push	{r7}
 800bc36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bc38:	4b03      	ldr	r3, [pc, #12]	@ (800bc48 <vTaskMissedYield+0x14>)
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	601a      	str	r2, [r3, #0]
}
 800bc3e:	bf00      	nop
 800bc40:	46bd      	mov	sp, r7
 800bc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc46:	4770      	bx	lr
 800bc48:	20008538 	.word	0x20008538

0800bc4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b082      	sub	sp, #8
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bc54:	f000 f852 	bl	800bcfc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bc58:	4b06      	ldr	r3, [pc, #24]	@ (800bc74 <prvIdleTask+0x28>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	2b01      	cmp	r3, #1
 800bc5e:	d9f9      	bls.n	800bc54 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bc60:	4b05      	ldr	r3, [pc, #20]	@ (800bc78 <prvIdleTask+0x2c>)
 800bc62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc66:	601a      	str	r2, [r3, #0]
 800bc68:	f3bf 8f4f 	dsb	sy
 800bc6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bc70:	e7f0      	b.n	800bc54 <prvIdleTask+0x8>
 800bc72:	bf00      	nop
 800bc74:	20008428 	.word	0x20008428
 800bc78:	e000ed04 	.word	0xe000ed04

0800bc7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc82:	2300      	movs	r3, #0
 800bc84:	607b      	str	r3, [r7, #4]
 800bc86:	e00c      	b.n	800bca2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bc88:	687a      	ldr	r2, [r7, #4]
 800bc8a:	4613      	mov	r3, r2
 800bc8c:	009b      	lsls	r3, r3, #2
 800bc8e:	4413      	add	r3, r2
 800bc90:	009b      	lsls	r3, r3, #2
 800bc92:	4a12      	ldr	r2, [pc, #72]	@ (800bcdc <prvInitialiseTaskLists+0x60>)
 800bc94:	4413      	add	r3, r2
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7fe f8ff 	bl	8009e9a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	3301      	adds	r3, #1
 800bca0:	607b      	str	r3, [r7, #4]
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2b06      	cmp	r3, #6
 800bca6:	d9ef      	bls.n	800bc88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bca8:	480d      	ldr	r0, [pc, #52]	@ (800bce0 <prvInitialiseTaskLists+0x64>)
 800bcaa:	f7fe f8f6 	bl	8009e9a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bcae:	480d      	ldr	r0, [pc, #52]	@ (800bce4 <prvInitialiseTaskLists+0x68>)
 800bcb0:	f7fe f8f3 	bl	8009e9a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bcb4:	480c      	ldr	r0, [pc, #48]	@ (800bce8 <prvInitialiseTaskLists+0x6c>)
 800bcb6:	f7fe f8f0 	bl	8009e9a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bcba:	480c      	ldr	r0, [pc, #48]	@ (800bcec <prvInitialiseTaskLists+0x70>)
 800bcbc:	f7fe f8ed 	bl	8009e9a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bcc0:	480b      	ldr	r0, [pc, #44]	@ (800bcf0 <prvInitialiseTaskLists+0x74>)
 800bcc2:	f7fe f8ea 	bl	8009e9a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bcc6:	4b0b      	ldr	r3, [pc, #44]	@ (800bcf4 <prvInitialiseTaskLists+0x78>)
 800bcc8:	4a05      	ldr	r2, [pc, #20]	@ (800bce0 <prvInitialiseTaskLists+0x64>)
 800bcca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bccc:	4b0a      	ldr	r3, [pc, #40]	@ (800bcf8 <prvInitialiseTaskLists+0x7c>)
 800bcce:	4a05      	ldr	r2, [pc, #20]	@ (800bce4 <prvInitialiseTaskLists+0x68>)
 800bcd0:	601a      	str	r2, [r3, #0]
}
 800bcd2:	bf00      	nop
 800bcd4:	3708      	adds	r7, #8
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}
 800bcda:	bf00      	nop
 800bcdc:	20008428 	.word	0x20008428
 800bce0:	200084b4 	.word	0x200084b4
 800bce4:	200084c8 	.word	0x200084c8
 800bce8:	200084e4 	.word	0x200084e4
 800bcec:	200084f8 	.word	0x200084f8
 800bcf0:	20008510 	.word	0x20008510
 800bcf4:	200084dc 	.word	0x200084dc
 800bcf8:	200084e0 	.word	0x200084e0

0800bcfc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b082      	sub	sp, #8
 800bd00:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd02:	e019      	b.n	800bd38 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bd04:	f000 fbd2 	bl	800c4ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd08:	4b10      	ldr	r3, [pc, #64]	@ (800bd4c <prvCheckTasksWaitingTermination+0x50>)
 800bd0a:	68db      	ldr	r3, [r3, #12]
 800bd0c:	68db      	ldr	r3, [r3, #12]
 800bd0e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	3304      	adds	r3, #4
 800bd14:	4618      	mov	r0, r3
 800bd16:	f7fe f94a 	bl	8009fae <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bd1a:	4b0d      	ldr	r3, [pc, #52]	@ (800bd50 <prvCheckTasksWaitingTermination+0x54>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	3b01      	subs	r3, #1
 800bd20:	4a0b      	ldr	r2, [pc, #44]	@ (800bd50 <prvCheckTasksWaitingTermination+0x54>)
 800bd22:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bd24:	4b0b      	ldr	r3, [pc, #44]	@ (800bd54 <prvCheckTasksWaitingTermination+0x58>)
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	3b01      	subs	r3, #1
 800bd2a:	4a0a      	ldr	r2, [pc, #40]	@ (800bd54 <prvCheckTasksWaitingTermination+0x58>)
 800bd2c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bd2e:	f000 fbf3 	bl	800c518 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bd32:	6878      	ldr	r0, [r7, #4]
 800bd34:	f000 f810 	bl	800bd58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bd38:	4b06      	ldr	r3, [pc, #24]	@ (800bd54 <prvCheckTasksWaitingTermination+0x58>)
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d1e1      	bne.n	800bd04 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bd40:	bf00      	nop
 800bd42:	bf00      	nop
 800bd44:	3708      	adds	r7, #8
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	200084f8 	.word	0x200084f8
 800bd50:	20008524 	.word	0x20008524
 800bd54:	2000850c 	.word	0x2000850c

0800bd58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b084      	sub	sp, #16
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	334c      	adds	r3, #76	@ 0x4c
 800bd64:	4618      	mov	r0, r3
 800bd66:	f012 fbe3 	bl	801e530 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d108      	bne.n	800bd86 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f000 fd93 	bl	800c8a4 <vPortFree>
				vPortFree( pxTCB );
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f000 fd90 	bl	800c8a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bd84:	e01b      	b.n	800bdbe <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	d103      	bne.n	800bd98 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bd90:	6878      	ldr	r0, [r7, #4]
 800bd92:	f000 fd87 	bl	800c8a4 <vPortFree>
	}
 800bd96:	e012      	b.n	800bdbe <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800bd9e:	2b02      	cmp	r3, #2
 800bda0:	d00d      	beq.n	800bdbe <prvDeleteTCB+0x66>
	__asm volatile
 800bda2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bda6:	b672      	cpsid	i
 800bda8:	f383 8811 	msr	BASEPRI, r3
 800bdac:	f3bf 8f6f 	isb	sy
 800bdb0:	f3bf 8f4f 	dsb	sy
 800bdb4:	b662      	cpsie	i
 800bdb6:	60fb      	str	r3, [r7, #12]
}
 800bdb8:	bf00      	nop
 800bdba:	bf00      	nop
 800bdbc:	e7fd      	b.n	800bdba <prvDeleteTCB+0x62>
	}
 800bdbe:	bf00      	nop
 800bdc0:	3710      	adds	r7, #16
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}
	...

0800bdc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b083      	sub	sp, #12
 800bdcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bdce:	4b0c      	ldr	r3, [pc, #48]	@ (800be00 <prvResetNextTaskUnblockTime+0x38>)
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d104      	bne.n	800bde2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bdd8:	4b0a      	ldr	r3, [pc, #40]	@ (800be04 <prvResetNextTaskUnblockTime+0x3c>)
 800bdda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bdde:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bde0:	e008      	b.n	800bdf4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bde2:	4b07      	ldr	r3, [pc, #28]	@ (800be00 <prvResetNextTaskUnblockTime+0x38>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	68db      	ldr	r3, [r3, #12]
 800bde8:	68db      	ldr	r3, [r3, #12]
 800bdea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	685b      	ldr	r3, [r3, #4]
 800bdf0:	4a04      	ldr	r2, [pc, #16]	@ (800be04 <prvResetNextTaskUnblockTime+0x3c>)
 800bdf2:	6013      	str	r3, [r2, #0]
}
 800bdf4:	bf00      	nop
 800bdf6:	370c      	adds	r7, #12
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfe:	4770      	bx	lr
 800be00:	200084dc 	.word	0x200084dc
 800be04:	20008544 	.word	0x20008544

0800be08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800be08:	b480      	push	{r7}
 800be0a:	b083      	sub	sp, #12
 800be0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800be0e:	4b0b      	ldr	r3, [pc, #44]	@ (800be3c <xTaskGetSchedulerState+0x34>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d102      	bne.n	800be1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800be16:	2301      	movs	r3, #1
 800be18:	607b      	str	r3, [r7, #4]
 800be1a:	e008      	b.n	800be2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be1c:	4b08      	ldr	r3, [pc, #32]	@ (800be40 <xTaskGetSchedulerState+0x38>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d102      	bne.n	800be2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800be24:	2302      	movs	r3, #2
 800be26:	607b      	str	r3, [r7, #4]
 800be28:	e001      	b.n	800be2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800be2a:	2300      	movs	r3, #0
 800be2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800be2e:	687b      	ldr	r3, [r7, #4]
	}
 800be30:	4618      	mov	r0, r3
 800be32:	370c      	adds	r7, #12
 800be34:	46bd      	mov	sp, r7
 800be36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3a:	4770      	bx	lr
 800be3c:	20008530 	.word	0x20008530
 800be40:	2000854c 	.word	0x2000854c

0800be44 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800be44:	b580      	push	{r7, lr}
 800be46:	b084      	sub	sp, #16
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800be50:	2300      	movs	r3, #0
 800be52:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d069      	beq.n	800bf2e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be5e:	4b36      	ldr	r3, [pc, #216]	@ (800bf38 <xTaskPriorityInherit+0xf4>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be64:	429a      	cmp	r2, r3
 800be66:	d259      	bcs.n	800bf1c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	699b      	ldr	r3, [r3, #24]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	db06      	blt.n	800be7e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be70:	4b31      	ldr	r3, [pc, #196]	@ (800bf38 <xTaskPriorityInherit+0xf4>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be76:	f1c3 0207 	rsb	r2, r3, #7
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	6959      	ldr	r1, [r3, #20]
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be86:	4613      	mov	r3, r2
 800be88:	009b      	lsls	r3, r3, #2
 800be8a:	4413      	add	r3, r2
 800be8c:	009b      	lsls	r3, r3, #2
 800be8e:	4a2b      	ldr	r2, [pc, #172]	@ (800bf3c <xTaskPriorityInherit+0xf8>)
 800be90:	4413      	add	r3, r2
 800be92:	4299      	cmp	r1, r3
 800be94:	d13a      	bne.n	800bf0c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	3304      	adds	r3, #4
 800be9a:	4618      	mov	r0, r3
 800be9c:	f7fe f887 	bl	8009fae <uxListRemove>
 800bea0:	4603      	mov	r3, r0
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d115      	bne.n	800bed2 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800beaa:	4924      	ldr	r1, [pc, #144]	@ (800bf3c <xTaskPriorityInherit+0xf8>)
 800beac:	4613      	mov	r3, r2
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	4413      	add	r3, r2
 800beb2:	009b      	lsls	r3, r3, #2
 800beb4:	440b      	add	r3, r1
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d10a      	bne.n	800bed2 <xTaskPriorityInherit+0x8e>
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bec0:	2201      	movs	r2, #1
 800bec2:	fa02 f303 	lsl.w	r3, r2, r3
 800bec6:	43da      	mvns	r2, r3
 800bec8:	4b1d      	ldr	r3, [pc, #116]	@ (800bf40 <xTaskPriorityInherit+0xfc>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	4013      	ands	r3, r2
 800bece:	4a1c      	ldr	r2, [pc, #112]	@ (800bf40 <xTaskPriorityInherit+0xfc>)
 800bed0:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bed2:	4b19      	ldr	r3, [pc, #100]	@ (800bf38 <xTaskPriorityInherit+0xf4>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bee0:	2201      	movs	r2, #1
 800bee2:	409a      	lsls	r2, r3
 800bee4:	4b16      	ldr	r3, [pc, #88]	@ (800bf40 <xTaskPriorityInherit+0xfc>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	4313      	orrs	r3, r2
 800beea:	4a15      	ldr	r2, [pc, #84]	@ (800bf40 <xTaskPriorityInherit+0xfc>)
 800beec:	6013      	str	r3, [r2, #0]
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bef2:	4613      	mov	r3, r2
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	4413      	add	r3, r2
 800bef8:	009b      	lsls	r3, r3, #2
 800befa:	4a10      	ldr	r2, [pc, #64]	@ (800bf3c <xTaskPriorityInherit+0xf8>)
 800befc:	441a      	add	r2, r3
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	3304      	adds	r3, #4
 800bf02:	4619      	mov	r1, r3
 800bf04:	4610      	mov	r0, r2
 800bf06:	f7fd fff5 	bl	8009ef4 <vListInsertEnd>
 800bf0a:	e004      	b.n	800bf16 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bf0c:	4b0a      	ldr	r3, [pc, #40]	@ (800bf38 <xTaskPriorityInherit+0xf4>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf12:	68bb      	ldr	r3, [r7, #8]
 800bf14:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bf16:	2301      	movs	r3, #1
 800bf18:	60fb      	str	r3, [r7, #12]
 800bf1a:	e008      	b.n	800bf2e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf20:	4b05      	ldr	r3, [pc, #20]	@ (800bf38 <xTaskPriorityInherit+0xf4>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf26:	429a      	cmp	r2, r3
 800bf28:	d201      	bcs.n	800bf2e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bf2e:	68fb      	ldr	r3, [r7, #12]
	}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3710      	adds	r7, #16
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}
 800bf38:	20008424 	.word	0x20008424
 800bf3c:	20008428 	.word	0x20008428
 800bf40:	2000852c 	.word	0x2000852c

0800bf44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b086      	sub	sp, #24
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bf50:	2300      	movs	r3, #0
 800bf52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d074      	beq.n	800c044 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bf5a:	4b3d      	ldr	r3, [pc, #244]	@ (800c050 <xTaskPriorityDisinherit+0x10c>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	693a      	ldr	r2, [r7, #16]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d00d      	beq.n	800bf80 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800bf64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf68:	b672      	cpsid	i
 800bf6a:	f383 8811 	msr	BASEPRI, r3
 800bf6e:	f3bf 8f6f 	isb	sy
 800bf72:	f3bf 8f4f 	dsb	sy
 800bf76:	b662      	cpsie	i
 800bf78:	60fb      	str	r3, [r7, #12]
}
 800bf7a:	bf00      	nop
 800bf7c:	bf00      	nop
 800bf7e:	e7fd      	b.n	800bf7c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d10d      	bne.n	800bfa4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800bf88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf8c:	b672      	cpsid	i
 800bf8e:	f383 8811 	msr	BASEPRI, r3
 800bf92:	f3bf 8f6f 	isb	sy
 800bf96:	f3bf 8f4f 	dsb	sy
 800bf9a:	b662      	cpsie	i
 800bf9c:	60bb      	str	r3, [r7, #8]
}
 800bf9e:	bf00      	nop
 800bfa0:	bf00      	nop
 800bfa2:	e7fd      	b.n	800bfa0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfa8:	1e5a      	subs	r2, r3, #1
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bfae:	693b      	ldr	r3, [r7, #16]
 800bfb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfb2:	693b      	ldr	r3, [r7, #16]
 800bfb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfb6:	429a      	cmp	r2, r3
 800bfb8:	d044      	beq.n	800c044 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d140      	bne.n	800c044 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	3304      	adds	r3, #4
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f7fd fff1 	bl	8009fae <uxListRemove>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d115      	bne.n	800bffe <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfd6:	491f      	ldr	r1, [pc, #124]	@ (800c054 <xTaskPriorityDisinherit+0x110>)
 800bfd8:	4613      	mov	r3, r2
 800bfda:	009b      	lsls	r3, r3, #2
 800bfdc:	4413      	add	r3, r2
 800bfde:	009b      	lsls	r3, r3, #2
 800bfe0:	440b      	add	r3, r1
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d10a      	bne.n	800bffe <xTaskPriorityDisinherit+0xba>
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfec:	2201      	movs	r2, #1
 800bfee:	fa02 f303 	lsl.w	r3, r2, r3
 800bff2:	43da      	mvns	r2, r3
 800bff4:	4b18      	ldr	r3, [pc, #96]	@ (800c058 <xTaskPriorityDisinherit+0x114>)
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	4013      	ands	r3, r2
 800bffa:	4a17      	ldr	r2, [pc, #92]	@ (800c058 <xTaskPriorityDisinherit+0x114>)
 800bffc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c002:	693b      	ldr	r3, [r7, #16]
 800c004:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c00a:	f1c3 0207 	rsb	r2, r3, #7
 800c00e:	693b      	ldr	r3, [r7, #16]
 800c010:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c016:	2201      	movs	r2, #1
 800c018:	409a      	lsls	r2, r3
 800c01a:	4b0f      	ldr	r3, [pc, #60]	@ (800c058 <xTaskPriorityDisinherit+0x114>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	4313      	orrs	r3, r2
 800c020:	4a0d      	ldr	r2, [pc, #52]	@ (800c058 <xTaskPriorityDisinherit+0x114>)
 800c022:	6013      	str	r3, [r2, #0]
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c028:	4613      	mov	r3, r2
 800c02a:	009b      	lsls	r3, r3, #2
 800c02c:	4413      	add	r3, r2
 800c02e:	009b      	lsls	r3, r3, #2
 800c030:	4a08      	ldr	r2, [pc, #32]	@ (800c054 <xTaskPriorityDisinherit+0x110>)
 800c032:	441a      	add	r2, r3
 800c034:	693b      	ldr	r3, [r7, #16]
 800c036:	3304      	adds	r3, #4
 800c038:	4619      	mov	r1, r3
 800c03a:	4610      	mov	r0, r2
 800c03c:	f7fd ff5a 	bl	8009ef4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c040:	2301      	movs	r3, #1
 800c042:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c044:	697b      	ldr	r3, [r7, #20]
	}
 800c046:	4618      	mov	r0, r3
 800c048:	3718      	adds	r7, #24
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	20008424 	.word	0x20008424
 800c054:	20008428 	.word	0x20008428
 800c058:	2000852c 	.word	0x2000852c

0800c05c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b088      	sub	sp, #32
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c06a:	2301      	movs	r3, #1
 800c06c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2b00      	cmp	r3, #0
 800c072:	f000 8089 	beq.w	800c188 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c076:	69bb      	ldr	r3, [r7, #24]
 800c078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d10d      	bne.n	800c09a <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800c07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c082:	b672      	cpsid	i
 800c084:	f383 8811 	msr	BASEPRI, r3
 800c088:	f3bf 8f6f 	isb	sy
 800c08c:	f3bf 8f4f 	dsb	sy
 800c090:	b662      	cpsie	i
 800c092:	60fb      	str	r3, [r7, #12]
}
 800c094:	bf00      	nop
 800c096:	bf00      	nop
 800c098:	e7fd      	b.n	800c096 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c09a:	69bb      	ldr	r3, [r7, #24]
 800c09c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c09e:	683a      	ldr	r2, [r7, #0]
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d902      	bls.n	800c0aa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	61fb      	str	r3, [r7, #28]
 800c0a8:	e002      	b.n	800c0b0 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c0aa:	69bb      	ldr	r3, [r7, #24]
 800c0ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0ae:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c0b0:	69bb      	ldr	r3, [r7, #24]
 800c0b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0b4:	69fa      	ldr	r2, [r7, #28]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d066      	beq.n	800c188 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c0ba:	69bb      	ldr	r3, [r7, #24]
 800c0bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0be:	697a      	ldr	r2, [r7, #20]
 800c0c0:	429a      	cmp	r2, r3
 800c0c2:	d161      	bne.n	800c188 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c0c4:	4b32      	ldr	r3, [pc, #200]	@ (800c190 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	69ba      	ldr	r2, [r7, #24]
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d10d      	bne.n	800c0ea <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800c0ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d2:	b672      	cpsid	i
 800c0d4:	f383 8811 	msr	BASEPRI, r3
 800c0d8:	f3bf 8f6f 	isb	sy
 800c0dc:	f3bf 8f4f 	dsb	sy
 800c0e0:	b662      	cpsie	i
 800c0e2:	60bb      	str	r3, [r7, #8]
}
 800c0e4:	bf00      	nop
 800c0e6:	bf00      	nop
 800c0e8:	e7fd      	b.n	800c0e6 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c0ea:	69bb      	ldr	r3, [r7, #24]
 800c0ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ee:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c0f0:	69bb      	ldr	r3, [r7, #24]
 800c0f2:	69fa      	ldr	r2, [r7, #28]
 800c0f4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c0f6:	69bb      	ldr	r3, [r7, #24]
 800c0f8:	699b      	ldr	r3, [r3, #24]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	db04      	blt.n	800c108 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0fe:	69fb      	ldr	r3, [r7, #28]
 800c100:	f1c3 0207 	rsb	r2, r3, #7
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	6959      	ldr	r1, [r3, #20]
 800c10c:	693a      	ldr	r2, [r7, #16]
 800c10e:	4613      	mov	r3, r2
 800c110:	009b      	lsls	r3, r3, #2
 800c112:	4413      	add	r3, r2
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	4a1f      	ldr	r2, [pc, #124]	@ (800c194 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c118:	4413      	add	r3, r2
 800c11a:	4299      	cmp	r1, r3
 800c11c:	d134      	bne.n	800c188 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c11e:	69bb      	ldr	r3, [r7, #24]
 800c120:	3304      	adds	r3, #4
 800c122:	4618      	mov	r0, r3
 800c124:	f7fd ff43 	bl	8009fae <uxListRemove>
 800c128:	4603      	mov	r3, r0
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d115      	bne.n	800c15a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c12e:	69bb      	ldr	r3, [r7, #24]
 800c130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c132:	4918      	ldr	r1, [pc, #96]	@ (800c194 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c134:	4613      	mov	r3, r2
 800c136:	009b      	lsls	r3, r3, #2
 800c138:	4413      	add	r3, r2
 800c13a:	009b      	lsls	r3, r3, #2
 800c13c:	440b      	add	r3, r1
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d10a      	bne.n	800c15a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800c144:	69bb      	ldr	r3, [r7, #24]
 800c146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c148:	2201      	movs	r2, #1
 800c14a:	fa02 f303 	lsl.w	r3, r2, r3
 800c14e:	43da      	mvns	r2, r3
 800c150:	4b11      	ldr	r3, [pc, #68]	@ (800c198 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	4013      	ands	r3, r2
 800c156:	4a10      	ldr	r2, [pc, #64]	@ (800c198 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c158:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c15a:	69bb      	ldr	r3, [r7, #24]
 800c15c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c15e:	2201      	movs	r2, #1
 800c160:	409a      	lsls	r2, r3
 800c162:	4b0d      	ldr	r3, [pc, #52]	@ (800c198 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	4313      	orrs	r3, r2
 800c168:	4a0b      	ldr	r2, [pc, #44]	@ (800c198 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c16a:	6013      	str	r3, [r2, #0]
 800c16c:	69bb      	ldr	r3, [r7, #24]
 800c16e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c170:	4613      	mov	r3, r2
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	4413      	add	r3, r2
 800c176:	009b      	lsls	r3, r3, #2
 800c178:	4a06      	ldr	r2, [pc, #24]	@ (800c194 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c17a:	441a      	add	r2, r3
 800c17c:	69bb      	ldr	r3, [r7, #24]
 800c17e:	3304      	adds	r3, #4
 800c180:	4619      	mov	r1, r3
 800c182:	4610      	mov	r0, r2
 800c184:	f7fd feb6 	bl	8009ef4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c188:	bf00      	nop
 800c18a:	3720      	adds	r7, #32
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}
 800c190:	20008424 	.word	0x20008424
 800c194:	20008428 	.word	0x20008428
 800c198:	2000852c 	.word	0x2000852c

0800c19c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c19c:	b480      	push	{r7}
 800c19e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c1a0:	4b07      	ldr	r3, [pc, #28]	@ (800c1c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d004      	beq.n	800c1b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c1a8:	4b05      	ldr	r3, [pc, #20]	@ (800c1c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c1ae:	3201      	adds	r2, #1
 800c1b0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800c1b2:	4b03      	ldr	r3, [pc, #12]	@ (800c1c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
	}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1be:	4770      	bx	lr
 800c1c0:	20008424 	.word	0x20008424

0800c1c4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c1ce:	4b29      	ldr	r3, [pc, #164]	@ (800c274 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c1d4:	4b28      	ldr	r3, [pc, #160]	@ (800c278 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	3304      	adds	r3, #4
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f7fd fee7 	bl	8009fae <uxListRemove>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d10b      	bne.n	800c1fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c1e6:	4b24      	ldr	r3, [pc, #144]	@ (800c278 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1ec:	2201      	movs	r2, #1
 800c1ee:	fa02 f303 	lsl.w	r3, r2, r3
 800c1f2:	43da      	mvns	r2, r3
 800c1f4:	4b21      	ldr	r3, [pc, #132]	@ (800c27c <prvAddCurrentTaskToDelayedList+0xb8>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	4013      	ands	r3, r2
 800c1fa:	4a20      	ldr	r2, [pc, #128]	@ (800c27c <prvAddCurrentTaskToDelayedList+0xb8>)
 800c1fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c204:	d10a      	bne.n	800c21c <prvAddCurrentTaskToDelayedList+0x58>
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d007      	beq.n	800c21c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c20c:	4b1a      	ldr	r3, [pc, #104]	@ (800c278 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	3304      	adds	r3, #4
 800c212:	4619      	mov	r1, r3
 800c214:	481a      	ldr	r0, [pc, #104]	@ (800c280 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c216:	f7fd fe6d 	bl	8009ef4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c21a:	e026      	b.n	800c26a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c21c:	68fa      	ldr	r2, [r7, #12]
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	4413      	add	r3, r2
 800c222:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c224:	4b14      	ldr	r3, [pc, #80]	@ (800c278 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	68ba      	ldr	r2, [r7, #8]
 800c22a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c22c:	68ba      	ldr	r2, [r7, #8]
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	429a      	cmp	r2, r3
 800c232:	d209      	bcs.n	800c248 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c234:	4b13      	ldr	r3, [pc, #76]	@ (800c284 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c236:	681a      	ldr	r2, [r3, #0]
 800c238:	4b0f      	ldr	r3, [pc, #60]	@ (800c278 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	3304      	adds	r3, #4
 800c23e:	4619      	mov	r1, r3
 800c240:	4610      	mov	r0, r2
 800c242:	f7fd fe7b 	bl	8009f3c <vListInsert>
}
 800c246:	e010      	b.n	800c26a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c248:	4b0f      	ldr	r3, [pc, #60]	@ (800c288 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c24a:	681a      	ldr	r2, [r3, #0]
 800c24c:	4b0a      	ldr	r3, [pc, #40]	@ (800c278 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	3304      	adds	r3, #4
 800c252:	4619      	mov	r1, r3
 800c254:	4610      	mov	r0, r2
 800c256:	f7fd fe71 	bl	8009f3c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c25a:	4b0c      	ldr	r3, [pc, #48]	@ (800c28c <prvAddCurrentTaskToDelayedList+0xc8>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	68ba      	ldr	r2, [r7, #8]
 800c260:	429a      	cmp	r2, r3
 800c262:	d202      	bcs.n	800c26a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c264:	4a09      	ldr	r2, [pc, #36]	@ (800c28c <prvAddCurrentTaskToDelayedList+0xc8>)
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	6013      	str	r3, [r2, #0]
}
 800c26a:	bf00      	nop
 800c26c:	3710      	adds	r7, #16
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}
 800c272:	bf00      	nop
 800c274:	20008528 	.word	0x20008528
 800c278:	20008424 	.word	0x20008424
 800c27c:	2000852c 	.word	0x2000852c
 800c280:	20008510 	.word	0x20008510
 800c284:	200084e0 	.word	0x200084e0
 800c288:	200084dc 	.word	0x200084dc
 800c28c:	20008544 	.word	0x20008544

0800c290 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c290:	b480      	push	{r7}
 800c292:	b085      	sub	sp, #20
 800c294:	af00      	add	r7, sp, #0
 800c296:	60f8      	str	r0, [r7, #12]
 800c298:	60b9      	str	r1, [r7, #8]
 800c29a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	3b04      	subs	r3, #4
 800c2a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c2a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	3b04      	subs	r3, #4
 800c2ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	f023 0201 	bic.w	r2, r3, #1
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	3b04      	subs	r3, #4
 800c2be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c2c0:	4a0c      	ldr	r2, [pc, #48]	@ (800c2f4 <pxPortInitialiseStack+0x64>)
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	3b14      	subs	r3, #20
 800c2ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c2cc:	687a      	ldr	r2, [r7, #4]
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	3b04      	subs	r3, #4
 800c2d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f06f 0202 	mvn.w	r2, #2
 800c2de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	3b20      	subs	r3, #32
 800c2e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c2e6:	68fb      	ldr	r3, [r7, #12]
}
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	3714      	adds	r7, #20
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f2:	4770      	bx	lr
 800c2f4:	0800c2f9 	.word	0x0800c2f9

0800c2f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c2f8:	b480      	push	{r7}
 800c2fa:	b085      	sub	sp, #20
 800c2fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c2fe:	2300      	movs	r3, #0
 800c300:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c302:	4b15      	ldr	r3, [pc, #84]	@ (800c358 <prvTaskExitError+0x60>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c30a:	d00d      	beq.n	800c328 <prvTaskExitError+0x30>
	__asm volatile
 800c30c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c310:	b672      	cpsid	i
 800c312:	f383 8811 	msr	BASEPRI, r3
 800c316:	f3bf 8f6f 	isb	sy
 800c31a:	f3bf 8f4f 	dsb	sy
 800c31e:	b662      	cpsie	i
 800c320:	60fb      	str	r3, [r7, #12]
}
 800c322:	bf00      	nop
 800c324:	bf00      	nop
 800c326:	e7fd      	b.n	800c324 <prvTaskExitError+0x2c>
	__asm volatile
 800c328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c32c:	b672      	cpsid	i
 800c32e:	f383 8811 	msr	BASEPRI, r3
 800c332:	f3bf 8f6f 	isb	sy
 800c336:	f3bf 8f4f 	dsb	sy
 800c33a:	b662      	cpsie	i
 800c33c:	60bb      	str	r3, [r7, #8]
}
 800c33e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c340:	bf00      	nop
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d0fc      	beq.n	800c342 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c348:	bf00      	nop
 800c34a:	bf00      	nop
 800c34c:	3714      	adds	r7, #20
 800c34e:	46bd      	mov	sp, r7
 800c350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c354:	4770      	bx	lr
 800c356:	bf00      	nop
 800c358:	20000030 	.word	0x20000030
 800c35c:	00000000 	.word	0x00000000

0800c360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c360:	4b07      	ldr	r3, [pc, #28]	@ (800c380 <pxCurrentTCBConst2>)
 800c362:	6819      	ldr	r1, [r3, #0]
 800c364:	6808      	ldr	r0, [r1, #0]
 800c366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c36a:	f380 8809 	msr	PSP, r0
 800c36e:	f3bf 8f6f 	isb	sy
 800c372:	f04f 0000 	mov.w	r0, #0
 800c376:	f380 8811 	msr	BASEPRI, r0
 800c37a:	4770      	bx	lr
 800c37c:	f3af 8000 	nop.w

0800c380 <pxCurrentTCBConst2>:
 800c380:	20008424 	.word	0x20008424
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c384:	bf00      	nop
 800c386:	bf00      	nop

0800c388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c388:	4808      	ldr	r0, [pc, #32]	@ (800c3ac <prvPortStartFirstTask+0x24>)
 800c38a:	6800      	ldr	r0, [r0, #0]
 800c38c:	6800      	ldr	r0, [r0, #0]
 800c38e:	f380 8808 	msr	MSP, r0
 800c392:	f04f 0000 	mov.w	r0, #0
 800c396:	f380 8814 	msr	CONTROL, r0
 800c39a:	b662      	cpsie	i
 800c39c:	b661      	cpsie	f
 800c39e:	f3bf 8f4f 	dsb	sy
 800c3a2:	f3bf 8f6f 	isb	sy
 800c3a6:	df00      	svc	0
 800c3a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c3aa:	bf00      	nop
 800c3ac:	e000ed08 	.word	0xe000ed08

0800c3b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b084      	sub	sp, #16
 800c3b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c3b6:	4b37      	ldr	r3, [pc, #220]	@ (800c494 <xPortStartScheduler+0xe4>)
 800c3b8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	b2db      	uxtb	r3, r3
 800c3c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	22ff      	movs	r2, #255	@ 0xff
 800c3c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	781b      	ldrb	r3, [r3, #0]
 800c3cc:	b2db      	uxtb	r3, r3
 800c3ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c3d0:	78fb      	ldrb	r3, [r7, #3]
 800c3d2:	b2db      	uxtb	r3, r3
 800c3d4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c3d8:	b2da      	uxtb	r2, r3
 800c3da:	4b2f      	ldr	r3, [pc, #188]	@ (800c498 <xPortStartScheduler+0xe8>)
 800c3dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c3de:	4b2f      	ldr	r3, [pc, #188]	@ (800c49c <xPortStartScheduler+0xec>)
 800c3e0:	2207      	movs	r2, #7
 800c3e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3e4:	e009      	b.n	800c3fa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c3e6:	4b2d      	ldr	r3, [pc, #180]	@ (800c49c <xPortStartScheduler+0xec>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	3b01      	subs	r3, #1
 800c3ec:	4a2b      	ldr	r2, [pc, #172]	@ (800c49c <xPortStartScheduler+0xec>)
 800c3ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c3f0:	78fb      	ldrb	r3, [r7, #3]
 800c3f2:	b2db      	uxtb	r3, r3
 800c3f4:	005b      	lsls	r3, r3, #1
 800c3f6:	b2db      	uxtb	r3, r3
 800c3f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c3fa:	78fb      	ldrb	r3, [r7, #3]
 800c3fc:	b2db      	uxtb	r3, r3
 800c3fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c402:	2b80      	cmp	r3, #128	@ 0x80
 800c404:	d0ef      	beq.n	800c3e6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c406:	4b25      	ldr	r3, [pc, #148]	@ (800c49c <xPortStartScheduler+0xec>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f1c3 0307 	rsb	r3, r3, #7
 800c40e:	2b04      	cmp	r3, #4
 800c410:	d00d      	beq.n	800c42e <xPortStartScheduler+0x7e>
	__asm volatile
 800c412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c416:	b672      	cpsid	i
 800c418:	f383 8811 	msr	BASEPRI, r3
 800c41c:	f3bf 8f6f 	isb	sy
 800c420:	f3bf 8f4f 	dsb	sy
 800c424:	b662      	cpsie	i
 800c426:	60bb      	str	r3, [r7, #8]
}
 800c428:	bf00      	nop
 800c42a:	bf00      	nop
 800c42c:	e7fd      	b.n	800c42a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c42e:	4b1b      	ldr	r3, [pc, #108]	@ (800c49c <xPortStartScheduler+0xec>)
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	021b      	lsls	r3, r3, #8
 800c434:	4a19      	ldr	r2, [pc, #100]	@ (800c49c <xPortStartScheduler+0xec>)
 800c436:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c438:	4b18      	ldr	r3, [pc, #96]	@ (800c49c <xPortStartScheduler+0xec>)
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c440:	4a16      	ldr	r2, [pc, #88]	@ (800c49c <xPortStartScheduler+0xec>)
 800c442:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	b2da      	uxtb	r2, r3
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c44c:	4b14      	ldr	r3, [pc, #80]	@ (800c4a0 <xPortStartScheduler+0xf0>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	4a13      	ldr	r2, [pc, #76]	@ (800c4a0 <xPortStartScheduler+0xf0>)
 800c452:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c456:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c458:	4b11      	ldr	r3, [pc, #68]	@ (800c4a0 <xPortStartScheduler+0xf0>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4a10      	ldr	r2, [pc, #64]	@ (800c4a0 <xPortStartScheduler+0xf0>)
 800c45e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c462:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c464:	f000 f8dc 	bl	800c620 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c468:	4b0e      	ldr	r3, [pc, #56]	@ (800c4a4 <xPortStartScheduler+0xf4>)
 800c46a:	2200      	movs	r2, #0
 800c46c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c46e:	f000 f8fb 	bl	800c668 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c472:	4b0d      	ldr	r3, [pc, #52]	@ (800c4a8 <xPortStartScheduler+0xf8>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	4a0c      	ldr	r2, [pc, #48]	@ (800c4a8 <xPortStartScheduler+0xf8>)
 800c478:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c47c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c47e:	f7ff ff83 	bl	800c388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c482:	f7ff fa65 	bl	800b950 <vTaskSwitchContext>
	prvTaskExitError();
 800c486:	f7ff ff37 	bl	800c2f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c48a:	2300      	movs	r3, #0
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3710      	adds	r7, #16
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}
 800c494:	e000e400 	.word	0xe000e400
 800c498:	20008550 	.word	0x20008550
 800c49c:	20008554 	.word	0x20008554
 800c4a0:	e000ed20 	.word	0xe000ed20
 800c4a4:	20000030 	.word	0x20000030
 800c4a8:	e000ef34 	.word	0xe000ef34

0800c4ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c4ac:	b480      	push	{r7}
 800c4ae:	b083      	sub	sp, #12
 800c4b0:	af00      	add	r7, sp, #0
	__asm volatile
 800c4b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4b6:	b672      	cpsid	i
 800c4b8:	f383 8811 	msr	BASEPRI, r3
 800c4bc:	f3bf 8f6f 	isb	sy
 800c4c0:	f3bf 8f4f 	dsb	sy
 800c4c4:	b662      	cpsie	i
 800c4c6:	607b      	str	r3, [r7, #4]
}
 800c4c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c4ca:	4b11      	ldr	r3, [pc, #68]	@ (800c510 <vPortEnterCritical+0x64>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	3301      	adds	r3, #1
 800c4d0:	4a0f      	ldr	r2, [pc, #60]	@ (800c510 <vPortEnterCritical+0x64>)
 800c4d2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c4d4:	4b0e      	ldr	r3, [pc, #56]	@ (800c510 <vPortEnterCritical+0x64>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d112      	bne.n	800c502 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c4dc:	4b0d      	ldr	r3, [pc, #52]	@ (800c514 <vPortEnterCritical+0x68>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d00d      	beq.n	800c502 <vPortEnterCritical+0x56>
	__asm volatile
 800c4e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ea:	b672      	cpsid	i
 800c4ec:	f383 8811 	msr	BASEPRI, r3
 800c4f0:	f3bf 8f6f 	isb	sy
 800c4f4:	f3bf 8f4f 	dsb	sy
 800c4f8:	b662      	cpsie	i
 800c4fa:	603b      	str	r3, [r7, #0]
}
 800c4fc:	bf00      	nop
 800c4fe:	bf00      	nop
 800c500:	e7fd      	b.n	800c4fe <vPortEnterCritical+0x52>
	}
}
 800c502:	bf00      	nop
 800c504:	370c      	adds	r7, #12
 800c506:	46bd      	mov	sp, r7
 800c508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c50c:	4770      	bx	lr
 800c50e:	bf00      	nop
 800c510:	20000030 	.word	0x20000030
 800c514:	e000ed04 	.word	0xe000ed04

0800c518 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c518:	b480      	push	{r7}
 800c51a:	b083      	sub	sp, #12
 800c51c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c51e:	4b13      	ldr	r3, [pc, #76]	@ (800c56c <vPortExitCritical+0x54>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d10d      	bne.n	800c542 <vPortExitCritical+0x2a>
	__asm volatile
 800c526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c52a:	b672      	cpsid	i
 800c52c:	f383 8811 	msr	BASEPRI, r3
 800c530:	f3bf 8f6f 	isb	sy
 800c534:	f3bf 8f4f 	dsb	sy
 800c538:	b662      	cpsie	i
 800c53a:	607b      	str	r3, [r7, #4]
}
 800c53c:	bf00      	nop
 800c53e:	bf00      	nop
 800c540:	e7fd      	b.n	800c53e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800c542:	4b0a      	ldr	r3, [pc, #40]	@ (800c56c <vPortExitCritical+0x54>)
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	3b01      	subs	r3, #1
 800c548:	4a08      	ldr	r2, [pc, #32]	@ (800c56c <vPortExitCritical+0x54>)
 800c54a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c54c:	4b07      	ldr	r3, [pc, #28]	@ (800c56c <vPortExitCritical+0x54>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d105      	bne.n	800c560 <vPortExitCritical+0x48>
 800c554:	2300      	movs	r3, #0
 800c556:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	f383 8811 	msr	BASEPRI, r3
}
 800c55e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c560:	bf00      	nop
 800c562:	370c      	adds	r7, #12
 800c564:	46bd      	mov	sp, r7
 800c566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56a:	4770      	bx	lr
 800c56c:	20000030 	.word	0x20000030

0800c570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c570:	f3ef 8009 	mrs	r0, PSP
 800c574:	f3bf 8f6f 	isb	sy
 800c578:	4b15      	ldr	r3, [pc, #84]	@ (800c5d0 <pxCurrentTCBConst>)
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	f01e 0f10 	tst.w	lr, #16
 800c580:	bf08      	it	eq
 800c582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c58a:	6010      	str	r0, [r2, #0]
 800c58c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c590:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c594:	b672      	cpsid	i
 800c596:	f380 8811 	msr	BASEPRI, r0
 800c59a:	f3bf 8f4f 	dsb	sy
 800c59e:	f3bf 8f6f 	isb	sy
 800c5a2:	b662      	cpsie	i
 800c5a4:	f7ff f9d4 	bl	800b950 <vTaskSwitchContext>
 800c5a8:	f04f 0000 	mov.w	r0, #0
 800c5ac:	f380 8811 	msr	BASEPRI, r0
 800c5b0:	bc09      	pop	{r0, r3}
 800c5b2:	6819      	ldr	r1, [r3, #0]
 800c5b4:	6808      	ldr	r0, [r1, #0]
 800c5b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5ba:	f01e 0f10 	tst.w	lr, #16
 800c5be:	bf08      	it	eq
 800c5c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c5c4:	f380 8809 	msr	PSP, r0
 800c5c8:	f3bf 8f6f 	isb	sy
 800c5cc:	4770      	bx	lr
 800c5ce:	bf00      	nop

0800c5d0 <pxCurrentTCBConst>:
 800c5d0:	20008424 	.word	0x20008424
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c5d4:	bf00      	nop
 800c5d6:	bf00      	nop

0800c5d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b082      	sub	sp, #8
 800c5dc:	af00      	add	r7, sp, #0
	__asm volatile
 800c5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5e2:	b672      	cpsid	i
 800c5e4:	f383 8811 	msr	BASEPRI, r3
 800c5e8:	f3bf 8f6f 	isb	sy
 800c5ec:	f3bf 8f4f 	dsb	sy
 800c5f0:	b662      	cpsie	i
 800c5f2:	607b      	str	r3, [r7, #4]
}
 800c5f4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c5f6:	f7ff f8ef 	bl	800b7d8 <xTaskIncrementTick>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d003      	beq.n	800c608 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c600:	4b06      	ldr	r3, [pc, #24]	@ (800c61c <SysTick_Handler+0x44>)
 800c602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c606:	601a      	str	r2, [r3, #0]
 800c608:	2300      	movs	r3, #0
 800c60a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	f383 8811 	msr	BASEPRI, r3
}
 800c612:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c614:	bf00      	nop
 800c616:	3708      	adds	r7, #8
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}
 800c61c:	e000ed04 	.word	0xe000ed04

0800c620 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c620:	b480      	push	{r7}
 800c622:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c624:	4b0b      	ldr	r3, [pc, #44]	@ (800c654 <vPortSetupTimerInterrupt+0x34>)
 800c626:	2200      	movs	r2, #0
 800c628:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c62a:	4b0b      	ldr	r3, [pc, #44]	@ (800c658 <vPortSetupTimerInterrupt+0x38>)
 800c62c:	2200      	movs	r2, #0
 800c62e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c630:	4b0a      	ldr	r3, [pc, #40]	@ (800c65c <vPortSetupTimerInterrupt+0x3c>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	4a0a      	ldr	r2, [pc, #40]	@ (800c660 <vPortSetupTimerInterrupt+0x40>)
 800c636:	fba2 2303 	umull	r2, r3, r2, r3
 800c63a:	099b      	lsrs	r3, r3, #6
 800c63c:	4a09      	ldr	r2, [pc, #36]	@ (800c664 <vPortSetupTimerInterrupt+0x44>)
 800c63e:	3b01      	subs	r3, #1
 800c640:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c642:	4b04      	ldr	r3, [pc, #16]	@ (800c654 <vPortSetupTimerInterrupt+0x34>)
 800c644:	2207      	movs	r2, #7
 800c646:	601a      	str	r2, [r3, #0]
}
 800c648:	bf00      	nop
 800c64a:	46bd      	mov	sp, r7
 800c64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c650:	4770      	bx	lr
 800c652:	bf00      	nop
 800c654:	e000e010 	.word	0xe000e010
 800c658:	e000e018 	.word	0xe000e018
 800c65c:	20000010 	.word	0x20000010
 800c660:	10624dd3 	.word	0x10624dd3
 800c664:	e000e014 	.word	0xe000e014

0800c668 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c668:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c678 <vPortEnableVFP+0x10>
 800c66c:	6801      	ldr	r1, [r0, #0]
 800c66e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c672:	6001      	str	r1, [r0, #0]
 800c674:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c676:	bf00      	nop
 800c678:	e000ed88 	.word	0xe000ed88

0800c67c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c67c:	b480      	push	{r7}
 800c67e:	b085      	sub	sp, #20
 800c680:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c682:	f3ef 8305 	mrs	r3, IPSR
 800c686:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	2b0f      	cmp	r3, #15
 800c68c:	d917      	bls.n	800c6be <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c68e:	4a1a      	ldr	r2, [pc, #104]	@ (800c6f8 <vPortValidateInterruptPriority+0x7c>)
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	4413      	add	r3, r2
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c698:	4b18      	ldr	r3, [pc, #96]	@ (800c6fc <vPortValidateInterruptPriority+0x80>)
 800c69a:	781b      	ldrb	r3, [r3, #0]
 800c69c:	7afa      	ldrb	r2, [r7, #11]
 800c69e:	429a      	cmp	r2, r3
 800c6a0:	d20d      	bcs.n	800c6be <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800c6a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6a6:	b672      	cpsid	i
 800c6a8:	f383 8811 	msr	BASEPRI, r3
 800c6ac:	f3bf 8f6f 	isb	sy
 800c6b0:	f3bf 8f4f 	dsb	sy
 800c6b4:	b662      	cpsie	i
 800c6b6:	607b      	str	r3, [r7, #4]
}
 800c6b8:	bf00      	nop
 800c6ba:	bf00      	nop
 800c6bc:	e7fd      	b.n	800c6ba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c6be:	4b10      	ldr	r3, [pc, #64]	@ (800c700 <vPortValidateInterruptPriority+0x84>)
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c6c6:	4b0f      	ldr	r3, [pc, #60]	@ (800c704 <vPortValidateInterruptPriority+0x88>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	429a      	cmp	r2, r3
 800c6cc:	d90d      	bls.n	800c6ea <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800c6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6d2:	b672      	cpsid	i
 800c6d4:	f383 8811 	msr	BASEPRI, r3
 800c6d8:	f3bf 8f6f 	isb	sy
 800c6dc:	f3bf 8f4f 	dsb	sy
 800c6e0:	b662      	cpsie	i
 800c6e2:	603b      	str	r3, [r7, #0]
}
 800c6e4:	bf00      	nop
 800c6e6:	bf00      	nop
 800c6e8:	e7fd      	b.n	800c6e6 <vPortValidateInterruptPriority+0x6a>
	}
 800c6ea:	bf00      	nop
 800c6ec:	3714      	adds	r7, #20
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f4:	4770      	bx	lr
 800c6f6:	bf00      	nop
 800c6f8:	e000e3f0 	.word	0xe000e3f0
 800c6fc:	20008550 	.word	0x20008550
 800c700:	e000ed0c 	.word	0xe000ed0c
 800c704:	20008554 	.word	0x20008554

0800c708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b08a      	sub	sp, #40	@ 0x28
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c710:	2300      	movs	r3, #0
 800c712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c714:	f7fe ff90 	bl	800b638 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c718:	4b5d      	ldr	r3, [pc, #372]	@ (800c890 <pvPortMalloc+0x188>)
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d101      	bne.n	800c724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c720:	f000 f920 	bl	800c964 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c724:	4b5b      	ldr	r3, [pc, #364]	@ (800c894 <pvPortMalloc+0x18c>)
 800c726:	681a      	ldr	r2, [r3, #0]
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	4013      	ands	r3, r2
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	f040 8094 	bne.w	800c85a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d020      	beq.n	800c77a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800c738:	2208      	movs	r2, #8
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	4413      	add	r3, r2
 800c73e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f003 0307 	and.w	r3, r3, #7
 800c746:	2b00      	cmp	r3, #0
 800c748:	d017      	beq.n	800c77a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f023 0307 	bic.w	r3, r3, #7
 800c750:	3308      	adds	r3, #8
 800c752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	f003 0307 	and.w	r3, r3, #7
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d00d      	beq.n	800c77a <pvPortMalloc+0x72>
	__asm volatile
 800c75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c762:	b672      	cpsid	i
 800c764:	f383 8811 	msr	BASEPRI, r3
 800c768:	f3bf 8f6f 	isb	sy
 800c76c:	f3bf 8f4f 	dsb	sy
 800c770:	b662      	cpsie	i
 800c772:	617b      	str	r3, [r7, #20]
}
 800c774:	bf00      	nop
 800c776:	bf00      	nop
 800c778:	e7fd      	b.n	800c776 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d06c      	beq.n	800c85a <pvPortMalloc+0x152>
 800c780:	4b45      	ldr	r3, [pc, #276]	@ (800c898 <pvPortMalloc+0x190>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	429a      	cmp	r2, r3
 800c788:	d867      	bhi.n	800c85a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c78a:	4b44      	ldr	r3, [pc, #272]	@ (800c89c <pvPortMalloc+0x194>)
 800c78c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c78e:	4b43      	ldr	r3, [pc, #268]	@ (800c89c <pvPortMalloc+0x194>)
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c794:	e004      	b.n	800c7a0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800c796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c798:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a2:	685b      	ldr	r3, [r3, #4]
 800c7a4:	687a      	ldr	r2, [r7, #4]
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	d903      	bls.n	800c7b2 <pvPortMalloc+0xaa>
 800c7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d1f1      	bne.n	800c796 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c7b2:	4b37      	ldr	r3, [pc, #220]	@ (800c890 <pvPortMalloc+0x188>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d04e      	beq.n	800c85a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c7bc:	6a3b      	ldr	r3, [r7, #32]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	2208      	movs	r2, #8
 800c7c2:	4413      	add	r3, r2
 800c7c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c8:	681a      	ldr	r2, [r3, #0]
 800c7ca:	6a3b      	ldr	r3, [r7, #32]
 800c7cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d0:	685a      	ldr	r2, [r3, #4]
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	1ad2      	subs	r2, r2, r3
 800c7d6:	2308      	movs	r3, #8
 800c7d8:	005b      	lsls	r3, r3, #1
 800c7da:	429a      	cmp	r2, r3
 800c7dc:	d922      	bls.n	800c824 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c7de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	4413      	add	r3, r2
 800c7e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7e6:	69bb      	ldr	r3, [r7, #24]
 800c7e8:	f003 0307 	and.w	r3, r3, #7
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d00d      	beq.n	800c80c <pvPortMalloc+0x104>
	__asm volatile
 800c7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7f4:	b672      	cpsid	i
 800c7f6:	f383 8811 	msr	BASEPRI, r3
 800c7fa:	f3bf 8f6f 	isb	sy
 800c7fe:	f3bf 8f4f 	dsb	sy
 800c802:	b662      	cpsie	i
 800c804:	613b      	str	r3, [r7, #16]
}
 800c806:	bf00      	nop
 800c808:	bf00      	nop
 800c80a:	e7fd      	b.n	800c808 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80e:	685a      	ldr	r2, [r3, #4]
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	1ad2      	subs	r2, r2, r3
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c81e:	69b8      	ldr	r0, [r7, #24]
 800c820:	f000 f902 	bl	800ca28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c824:	4b1c      	ldr	r3, [pc, #112]	@ (800c898 <pvPortMalloc+0x190>)
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c82a:	685b      	ldr	r3, [r3, #4]
 800c82c:	1ad3      	subs	r3, r2, r3
 800c82e:	4a1a      	ldr	r2, [pc, #104]	@ (800c898 <pvPortMalloc+0x190>)
 800c830:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c832:	4b19      	ldr	r3, [pc, #100]	@ (800c898 <pvPortMalloc+0x190>)
 800c834:	681a      	ldr	r2, [r3, #0]
 800c836:	4b1a      	ldr	r3, [pc, #104]	@ (800c8a0 <pvPortMalloc+0x198>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d203      	bcs.n	800c846 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c83e:	4b16      	ldr	r3, [pc, #88]	@ (800c898 <pvPortMalloc+0x190>)
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	4a17      	ldr	r2, [pc, #92]	@ (800c8a0 <pvPortMalloc+0x198>)
 800c844:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c848:	685a      	ldr	r2, [r3, #4]
 800c84a:	4b12      	ldr	r3, [pc, #72]	@ (800c894 <pvPortMalloc+0x18c>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	431a      	orrs	r2, r3
 800c850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c852:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c856:	2200      	movs	r2, #0
 800c858:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c85a:	f7fe fefb 	bl	800b654 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c85e:	69fb      	ldr	r3, [r7, #28]
 800c860:	f003 0307 	and.w	r3, r3, #7
 800c864:	2b00      	cmp	r3, #0
 800c866:	d00d      	beq.n	800c884 <pvPortMalloc+0x17c>
	__asm volatile
 800c868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c86c:	b672      	cpsid	i
 800c86e:	f383 8811 	msr	BASEPRI, r3
 800c872:	f3bf 8f6f 	isb	sy
 800c876:	f3bf 8f4f 	dsb	sy
 800c87a:	b662      	cpsie	i
 800c87c:	60fb      	str	r3, [r7, #12]
}
 800c87e:	bf00      	nop
 800c880:	bf00      	nop
 800c882:	e7fd      	b.n	800c880 <pvPortMalloc+0x178>
	return pvReturn;
 800c884:	69fb      	ldr	r3, [r7, #28]
}
 800c886:	4618      	mov	r0, r3
 800c888:	3728      	adds	r7, #40	@ 0x28
 800c88a:	46bd      	mov	sp, r7
 800c88c:	bd80      	pop	{r7, pc}
 800c88e:	bf00      	nop
 800c890:	2000c160 	.word	0x2000c160
 800c894:	2000c16c 	.word	0x2000c16c
 800c898:	2000c164 	.word	0x2000c164
 800c89c:	2000c158 	.word	0x2000c158
 800c8a0:	2000c168 	.word	0x2000c168

0800c8a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b086      	sub	sp, #24
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d04e      	beq.n	800c954 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c8b6:	2308      	movs	r3, #8
 800c8b8:	425b      	negs	r3, r3
 800c8ba:	697a      	ldr	r2, [r7, #20]
 800c8bc:	4413      	add	r3, r2
 800c8be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	685a      	ldr	r2, [r3, #4]
 800c8c8:	4b24      	ldr	r3, [pc, #144]	@ (800c95c <vPortFree+0xb8>)
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	4013      	ands	r3, r2
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d10d      	bne.n	800c8ee <vPortFree+0x4a>
	__asm volatile
 800c8d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8d6:	b672      	cpsid	i
 800c8d8:	f383 8811 	msr	BASEPRI, r3
 800c8dc:	f3bf 8f6f 	isb	sy
 800c8e0:	f3bf 8f4f 	dsb	sy
 800c8e4:	b662      	cpsie	i
 800c8e6:	60fb      	str	r3, [r7, #12]
}
 800c8e8:	bf00      	nop
 800c8ea:	bf00      	nop
 800c8ec:	e7fd      	b.n	800c8ea <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c8ee:	693b      	ldr	r3, [r7, #16]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d00d      	beq.n	800c912 <vPortFree+0x6e>
	__asm volatile
 800c8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fa:	b672      	cpsid	i
 800c8fc:	f383 8811 	msr	BASEPRI, r3
 800c900:	f3bf 8f6f 	isb	sy
 800c904:	f3bf 8f4f 	dsb	sy
 800c908:	b662      	cpsie	i
 800c90a:	60bb      	str	r3, [r7, #8]
}
 800c90c:	bf00      	nop
 800c90e:	bf00      	nop
 800c910:	e7fd      	b.n	800c90e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	685a      	ldr	r2, [r3, #4]
 800c916:	4b11      	ldr	r3, [pc, #68]	@ (800c95c <vPortFree+0xb8>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	4013      	ands	r3, r2
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d019      	beq.n	800c954 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c920:	693b      	ldr	r3, [r7, #16]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d115      	bne.n	800c954 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	685a      	ldr	r2, [r3, #4]
 800c92c:	4b0b      	ldr	r3, [pc, #44]	@ (800c95c <vPortFree+0xb8>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	43db      	mvns	r3, r3
 800c932:	401a      	ands	r2, r3
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c938:	f7fe fe7e 	bl	800b638 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c93c:	693b      	ldr	r3, [r7, #16]
 800c93e:	685a      	ldr	r2, [r3, #4]
 800c940:	4b07      	ldr	r3, [pc, #28]	@ (800c960 <vPortFree+0xbc>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4413      	add	r3, r2
 800c946:	4a06      	ldr	r2, [pc, #24]	@ (800c960 <vPortFree+0xbc>)
 800c948:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c94a:	6938      	ldr	r0, [r7, #16]
 800c94c:	f000 f86c 	bl	800ca28 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c950:	f7fe fe80 	bl	800b654 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c954:	bf00      	nop
 800c956:	3718      	adds	r7, #24
 800c958:	46bd      	mov	sp, r7
 800c95a:	bd80      	pop	{r7, pc}
 800c95c:	2000c16c 	.word	0x2000c16c
 800c960:	2000c164 	.word	0x2000c164

0800c964 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c964:	b480      	push	{r7}
 800c966:	b085      	sub	sp, #20
 800c968:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c96a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c96e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c970:	4b27      	ldr	r3, [pc, #156]	@ (800ca10 <prvHeapInit+0xac>)
 800c972:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	f003 0307 	and.w	r3, r3, #7
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d00c      	beq.n	800c998 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	3307      	adds	r3, #7
 800c982:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	f023 0307 	bic.w	r3, r3, #7
 800c98a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c98c:	68ba      	ldr	r2, [r7, #8]
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	1ad3      	subs	r3, r2, r3
 800c992:	4a1f      	ldr	r2, [pc, #124]	@ (800ca10 <prvHeapInit+0xac>)
 800c994:	4413      	add	r3, r2
 800c996:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c99c:	4a1d      	ldr	r2, [pc, #116]	@ (800ca14 <prvHeapInit+0xb0>)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c9a2:	4b1c      	ldr	r3, [pc, #112]	@ (800ca14 <prvHeapInit+0xb0>)
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	68ba      	ldr	r2, [r7, #8]
 800c9ac:	4413      	add	r3, r2
 800c9ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c9b0:	2208      	movs	r2, #8
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	1a9b      	subs	r3, r3, r2
 800c9b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f023 0307 	bic.w	r3, r3, #7
 800c9be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	4a15      	ldr	r2, [pc, #84]	@ (800ca18 <prvHeapInit+0xb4>)
 800c9c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c9c6:	4b14      	ldr	r3, [pc, #80]	@ (800ca18 <prvHeapInit+0xb4>)
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c9ce:	4b12      	ldr	r3, [pc, #72]	@ (800ca18 <prvHeapInit+0xb4>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	68fa      	ldr	r2, [r7, #12]
 800c9de:	1ad2      	subs	r2, r2, r3
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c9e4:	4b0c      	ldr	r3, [pc, #48]	@ (800ca18 <prvHeapInit+0xb4>)
 800c9e6:	681a      	ldr	r2, [r3, #0]
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	685b      	ldr	r3, [r3, #4]
 800c9f0:	4a0a      	ldr	r2, [pc, #40]	@ (800ca1c <prvHeapInit+0xb8>)
 800c9f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	4a09      	ldr	r2, [pc, #36]	@ (800ca20 <prvHeapInit+0xbc>)
 800c9fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c9fc:	4b09      	ldr	r3, [pc, #36]	@ (800ca24 <prvHeapInit+0xc0>)
 800c9fe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ca02:	601a      	str	r2, [r3, #0]
}
 800ca04:	bf00      	nop
 800ca06:	3714      	adds	r7, #20
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0e:	4770      	bx	lr
 800ca10:	20008558 	.word	0x20008558
 800ca14:	2000c158 	.word	0x2000c158
 800ca18:	2000c160 	.word	0x2000c160
 800ca1c:	2000c168 	.word	0x2000c168
 800ca20:	2000c164 	.word	0x2000c164
 800ca24:	2000c16c 	.word	0x2000c16c

0800ca28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ca28:	b480      	push	{r7}
 800ca2a:	b085      	sub	sp, #20
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ca30:	4b28      	ldr	r3, [pc, #160]	@ (800cad4 <prvInsertBlockIntoFreeList+0xac>)
 800ca32:	60fb      	str	r3, [r7, #12]
 800ca34:	e002      	b.n	800ca3c <prvInsertBlockIntoFreeList+0x14>
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	60fb      	str	r3, [r7, #12]
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	687a      	ldr	r2, [r7, #4]
 800ca42:	429a      	cmp	r2, r3
 800ca44:	d8f7      	bhi.n	800ca36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	685b      	ldr	r3, [r3, #4]
 800ca4e:	68ba      	ldr	r2, [r7, #8]
 800ca50:	4413      	add	r3, r2
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	429a      	cmp	r2, r3
 800ca56:	d108      	bne.n	800ca6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	685a      	ldr	r2, [r3, #4]
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	685b      	ldr	r3, [r3, #4]
 800ca60:	441a      	add	r2, r3
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	685b      	ldr	r3, [r3, #4]
 800ca72:	68ba      	ldr	r2, [r7, #8]
 800ca74:	441a      	add	r2, r3
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	429a      	cmp	r2, r3
 800ca7c:	d118      	bne.n	800cab0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681a      	ldr	r2, [r3, #0]
 800ca82:	4b15      	ldr	r3, [pc, #84]	@ (800cad8 <prvInsertBlockIntoFreeList+0xb0>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	429a      	cmp	r2, r3
 800ca88:	d00d      	beq.n	800caa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	685a      	ldr	r2, [r3, #4]
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	685b      	ldr	r3, [r3, #4]
 800ca94:	441a      	add	r2, r3
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	681a      	ldr	r2, [r3, #0]
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	601a      	str	r2, [r3, #0]
 800caa4:	e008      	b.n	800cab8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800caa6:	4b0c      	ldr	r3, [pc, #48]	@ (800cad8 <prvInsertBlockIntoFreeList+0xb0>)
 800caa8:	681a      	ldr	r2, [r3, #0]
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	601a      	str	r2, [r3, #0]
 800caae:	e003      	b.n	800cab8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	681a      	ldr	r2, [r3, #0]
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cab8:	68fa      	ldr	r2, [r7, #12]
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	429a      	cmp	r2, r3
 800cabe:	d002      	beq.n	800cac6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	687a      	ldr	r2, [r7, #4]
 800cac4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cac6:	bf00      	nop
 800cac8:	3714      	adds	r7, #20
 800caca:	46bd      	mov	sp, r7
 800cacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad0:	4770      	bx	lr
 800cad2:	bf00      	nop
 800cad4:	2000c158 	.word	0x2000c158
 800cad8:	2000c160 	.word	0x2000c160

0800cadc <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b084      	sub	sp, #16
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	330c      	adds	r3, #12
 800caec:	461a      	mov	r2, r3
 800caee:	6839      	ldr	r1, [r7, #0]
 800caf0:	6878      	ldr	r0, [r7, #4]
 800caf2:	f004 f891 	bl	8010c18 <tcpip_send_msg_wait_sem>
 800caf6:	4603      	mov	r3, r0
 800caf8:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800cafa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d103      	bne.n	800cb0a <netconn_apimsg+0x2e>
    return apimsg->err;
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cb08:	e001      	b.n	800cb0e <netconn_apimsg+0x32>
  }
  return err;
 800cb0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3710      	adds	r7, #16
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}
	...

0800cb18 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b08c      	sub	sp, #48	@ 0x30
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	4603      	mov	r3, r0
 800cb20:	603a      	str	r2, [r7, #0]
 800cb22:	71fb      	strb	r3, [r7, #7]
 800cb24:	460b      	mov	r3, r1
 800cb26:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800cb28:	79fb      	ldrb	r3, [r7, #7]
 800cb2a:	6839      	ldr	r1, [r7, #0]
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	f001 fa21 	bl	800df74 <netconn_alloc>
 800cb32:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800cb34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d054      	beq.n	800cbe4 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800cb3a:	79bb      	ldrb	r3, [r7, #6]
 800cb3c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800cb3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb40:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800cb42:	f107 0308 	add.w	r3, r7, #8
 800cb46:	4619      	mov	r1, r3
 800cb48:	4829      	ldr	r0, [pc, #164]	@ (800cbf0 <netconn_new_with_proto_and_callback+0xd8>)
 800cb4a:	f7ff ffc7 	bl	800cadc <netconn_apimsg>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800cb54:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d043      	beq.n	800cbe4 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800cb5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb5e:	685b      	ldr	r3, [r3, #4]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d005      	beq.n	800cb70 <netconn_new_with_proto_and_callback+0x58>
 800cb64:	4b23      	ldr	r3, [pc, #140]	@ (800cbf4 <netconn_new_with_proto_and_callback+0xdc>)
 800cb66:	22a3      	movs	r2, #163	@ 0xa3
 800cb68:	4923      	ldr	r1, [pc, #140]	@ (800cbf8 <netconn_new_with_proto_and_callback+0xe0>)
 800cb6a:	4824      	ldr	r0, [pc, #144]	@ (800cbfc <netconn_new_with_proto_and_callback+0xe4>)
 800cb6c:	f011 fc42 	bl	801e3f4 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800cb70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb72:	3310      	adds	r3, #16
 800cb74:	4618      	mov	r0, r3
 800cb76:	f00f fce0 	bl	801c53a <sys_mbox_valid>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d105      	bne.n	800cb8c <netconn_new_with_proto_and_callback+0x74>
 800cb80:	4b1c      	ldr	r3, [pc, #112]	@ (800cbf4 <netconn_new_with_proto_and_callback+0xdc>)
 800cb82:	22a4      	movs	r2, #164	@ 0xa4
 800cb84:	491e      	ldr	r1, [pc, #120]	@ (800cc00 <netconn_new_with_proto_and_callback+0xe8>)
 800cb86:	481d      	ldr	r0, [pc, #116]	@ (800cbfc <netconn_new_with_proto_and_callback+0xe4>)
 800cb88:	f011 fc34 	bl	801e3f4 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800cb8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb8e:	3314      	adds	r3, #20
 800cb90:	4618      	mov	r0, r3
 800cb92:	f00f fcd2 	bl	801c53a <sys_mbox_valid>
 800cb96:	4603      	mov	r3, r0
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d005      	beq.n	800cba8 <netconn_new_with_proto_and_callback+0x90>
 800cb9c:	4b15      	ldr	r3, [pc, #84]	@ (800cbf4 <netconn_new_with_proto_and_callback+0xdc>)
 800cb9e:	22a6      	movs	r2, #166	@ 0xa6
 800cba0:	4918      	ldr	r1, [pc, #96]	@ (800cc04 <netconn_new_with_proto_and_callback+0xec>)
 800cba2:	4816      	ldr	r0, [pc, #88]	@ (800cbfc <netconn_new_with_proto_and_callback+0xe4>)
 800cba4:	f011 fc26 	bl	801e3f4 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800cba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbaa:	330c      	adds	r3, #12
 800cbac:	4618      	mov	r0, r3
 800cbae:	f00f fd55 	bl	801c65c <sys_sem_valid>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d105      	bne.n	800cbc4 <netconn_new_with_proto_and_callback+0xac>
 800cbb8:	4b0e      	ldr	r3, [pc, #56]	@ (800cbf4 <netconn_new_with_proto_and_callback+0xdc>)
 800cbba:	22a9      	movs	r2, #169	@ 0xa9
 800cbbc:	4912      	ldr	r1, [pc, #72]	@ (800cc08 <netconn_new_with_proto_and_callback+0xf0>)
 800cbbe:	480f      	ldr	r0, [pc, #60]	@ (800cbfc <netconn_new_with_proto_and_callback+0xe4>)
 800cbc0:	f011 fc18 	bl	801e3f4 <iprintf>
      sys_sem_free(&conn->op_completed);
 800cbc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbc6:	330c      	adds	r3, #12
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f00f fd3a 	bl	801c642 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800cbce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbd0:	3310      	adds	r3, #16
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	f00f fc2a 	bl	801c42c <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800cbd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cbda:	2008      	movs	r0, #8
 800cbdc:	f004 fdc6 	bl	801176c <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	e000      	b.n	800cbe6 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800cbe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3730      	adds	r7, #48	@ 0x30
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
 800cbee:	bf00      	nop
 800cbf0:	0800df49 	.word	0x0800df49
 800cbf4:	080212c0 	.word	0x080212c0
 800cbf8:	080212f4 	.word	0x080212f4
 800cbfc:	08021318 	.word	0x08021318
 800cc00:	08021340 	.word	0x08021340
 800cc04:	08021358 	.word	0x08021358
 800cc08:	0802137c 	.word	0x0802137c

0800cc0c <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b08c      	sub	sp, #48	@ 0x30
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d101      	bne.n	800cc1e <netconn_prepare_delete+0x12>
    return ERR_OK;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	e014      	b.n	800cc48 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800cc22:	2329      	movs	r3, #41	@ 0x29
 800cc24:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800cc26:	f107 030c 	add.w	r3, r7, #12
 800cc2a:	4619      	mov	r1, r3
 800cc2c:	4808      	ldr	r0, [pc, #32]	@ (800cc50 <netconn_prepare_delete+0x44>)
 800cc2e:	f7ff ff55 	bl	800cadc <netconn_apimsg>
 800cc32:	4603      	mov	r3, r0
 800cc34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800cc38:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d002      	beq.n	800cc46 <netconn_prepare_delete+0x3a>
    return err;
 800cc40:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800cc44:	e000      	b.n	800cc48 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800cc46:	2300      	movs	r3, #0
}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	3730      	adds	r7, #48	@ 0x30
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}
 800cc50:	0800e4c5 	.word	0x0800e4c5

0800cc54 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b084      	sub	sp, #16
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d101      	bne.n	800cc66 <netconn_delete+0x12>
    return ERR_OK;
 800cc62:	2300      	movs	r3, #0
 800cc64:	e00d      	b.n	800cc82 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	f7ff ffd0 	bl	800cc0c <netconn_prepare_delete>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800cc70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d102      	bne.n	800cc7e <netconn_delete+0x2a>
    netconn_free(conn);
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f001 f9f1 	bl	800e060 <netconn_free>
  }
  return err;
 800cc7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3710      	adds	r7, #16
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}
	...

0800cc8c <netconn_getaddr>:
 * @return ERR_CONN for invalid connections
 *         ERR_OK if the information was retrieved
 */
err_t
netconn_getaddr(struct netconn *conn, ip_addr_t *addr, u16_t *port, u8_t local)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b08e      	sub	sp, #56	@ 0x38
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	60f8      	str	r0, [r7, #12]
 800cc94:	60b9      	str	r1, [r7, #8]
 800cc96:	607a      	str	r2, [r7, #4]
 800cc98:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_getaddr: invalid conn", (conn != NULL), return ERR_ARG;);
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d109      	bne.n	800ccb4 <netconn_getaddr+0x28>
 800cca0:	4b1d      	ldr	r3, [pc, #116]	@ (800cd18 <netconn_getaddr+0x8c>)
 800cca2:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800cca6:	491d      	ldr	r1, [pc, #116]	@ (800cd1c <netconn_getaddr+0x90>)
 800cca8:	481d      	ldr	r0, [pc, #116]	@ (800cd20 <netconn_getaddr+0x94>)
 800ccaa:	f011 fba3 	bl	801e3f4 <iprintf>
 800ccae:	f06f 030f 	mvn.w	r3, #15
 800ccb2:	e02d      	b.n	800cd10 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid addr", (addr != NULL), return ERR_ARG;);
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d109      	bne.n	800ccce <netconn_getaddr+0x42>
 800ccba:	4b17      	ldr	r3, [pc, #92]	@ (800cd18 <netconn_getaddr+0x8c>)
 800ccbc:	f240 1213 	movw	r2, #275	@ 0x113
 800ccc0:	4918      	ldr	r1, [pc, #96]	@ (800cd24 <netconn_getaddr+0x98>)
 800ccc2:	4817      	ldr	r0, [pc, #92]	@ (800cd20 <netconn_getaddr+0x94>)
 800ccc4:	f011 fb96 	bl	801e3f4 <iprintf>
 800ccc8:	f06f 030f 	mvn.w	r3, #15
 800cccc:	e020      	b.n	800cd10 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid port", (port != NULL), return ERR_ARG;);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d109      	bne.n	800cce8 <netconn_getaddr+0x5c>
 800ccd4:	4b10      	ldr	r3, [pc, #64]	@ (800cd18 <netconn_getaddr+0x8c>)
 800ccd6:	f44f 728a 	mov.w	r2, #276	@ 0x114
 800ccda:	4913      	ldr	r1, [pc, #76]	@ (800cd28 <netconn_getaddr+0x9c>)
 800ccdc:	4810      	ldr	r0, [pc, #64]	@ (800cd20 <netconn_getaddr+0x94>)
 800ccde:	f011 fb89 	bl	801e3f4 <iprintf>
 800cce2:	f06f 030f 	mvn.w	r3, #15
 800cce6:	e013      	b.n	800cd10 <netconn_getaddr+0x84>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.ad.local = local;
 800ccec:	78fb      	ldrb	r3, [r7, #3]
 800ccee:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if LWIP_MPU_COMPATIBLE
  err = netconn_apimsg(lwip_netconn_do_getaddr, &API_MSG_VAR_REF(msg));
  *addr = msg->msg.ad.ipaddr;
  *port = msg->msg.ad.port;
#else /* LWIP_MPU_COMPATIBLE */
  msg.msg.ad.ipaddr = addr;
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	61fb      	str	r3, [r7, #28]
  msg.msg.ad.port = port;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	623b      	str	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_getaddr, &msg);
 800ccfa:	f107 0314 	add.w	r3, r7, #20
 800ccfe:	4619      	mov	r1, r3
 800cd00:	480a      	ldr	r0, [pc, #40]	@ (800cd2c <netconn_getaddr+0xa0>)
 800cd02:	f7ff feeb 	bl	800cadc <netconn_apimsg>
 800cd06:	4603      	mov	r3, r0
 800cd08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#endif /* LWIP_MPU_COMPATIBLE */
  API_MSG_VAR_FREE(msg);

  return err;
 800cd0c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3738      	adds	r7, #56	@ 0x38
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}
 800cd18:	080212c0 	.word	0x080212c0
 800cd1c:	08021398 	.word	0x08021398
 800cd20:	08021318 	.word	0x08021318
 800cd24:	080213b8 	.word	0x080213b8
 800cd28:	080213d8 	.word	0x080213d8
 800cd2c:	0800ee75 	.word	0x0800ee75

0800cd30 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b08e      	sub	sp, #56	@ 0x38
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	60f8      	str	r0, [r7, #12]
 800cd38:	60b9      	str	r1, [r7, #8]
 800cd3a:	4613      	mov	r3, r2
 800cd3c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d109      	bne.n	800cd58 <netconn_bind+0x28>
 800cd44:	4b11      	ldr	r3, [pc, #68]	@ (800cd8c <netconn_bind+0x5c>)
 800cd46:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800cd4a:	4911      	ldr	r1, [pc, #68]	@ (800cd90 <netconn_bind+0x60>)
 800cd4c:	4811      	ldr	r0, [pc, #68]	@ (800cd94 <netconn_bind+0x64>)
 800cd4e:	f011 fb51 	bl	801e3f4 <iprintf>
 800cd52:	f06f 030f 	mvn.w	r3, #15
 800cd56:	e015      	b.n	800cd84 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d101      	bne.n	800cd62 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800cd5e:	4b0e      	ldr	r3, [pc, #56]	@ (800cd98 <netconn_bind+0x68>)
 800cd60:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800cd6a:	88fb      	ldrh	r3, [r7, #6]
 800cd6c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800cd6e:	f107 0314 	add.w	r3, r7, #20
 800cd72:	4619      	mov	r1, r3
 800cd74:	4809      	ldr	r0, [pc, #36]	@ (800cd9c <netconn_bind+0x6c>)
 800cd76:	f7ff feb1 	bl	800cadc <netconn_apimsg>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800cd80:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800cd84:	4618      	mov	r0, r3
 800cd86:	3738      	adds	r7, #56	@ 0x38
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}
 800cd8c:	080212c0 	.word	0x080212c0
 800cd90:	080213f8 	.word	0x080213f8
 800cd94:	08021318 	.word	0x08021318
 800cd98:	08024dc0 	.word	0x08024dc0
 800cd9c:	0800e6a5 	.word	0x0800e6a5

0800cda0 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b08c      	sub	sp, #48	@ 0x30
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
 800cda8:	460b      	mov	r3, r1
 800cdaa:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d109      	bne.n	800cdc6 <netconn_listen_with_backlog+0x26>
 800cdb2:	4b0d      	ldr	r3, [pc, #52]	@ (800cde8 <netconn_listen_with_backlog+0x48>)
 800cdb4:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800cdb8:	490c      	ldr	r1, [pc, #48]	@ (800cdec <netconn_listen_with_backlog+0x4c>)
 800cdba:	480d      	ldr	r0, [pc, #52]	@ (800cdf0 <netconn_listen_with_backlog+0x50>)
 800cdbc:	f011 fb1a 	bl	801e3f4 <iprintf>
 800cdc0:	f06f 030f 	mvn.w	r3, #15
 800cdc4:	e00c      	b.n	800cde0 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800cdca:	f107 030c 	add.w	r3, r7, #12
 800cdce:	4619      	mov	r1, r3
 800cdd0:	4808      	ldr	r0, [pc, #32]	@ (800cdf4 <netconn_listen_with_backlog+0x54>)
 800cdd2:	f7ff fe83 	bl	800cadc <netconn_apimsg>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cddc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3730      	adds	r7, #48	@ 0x30
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}
 800cde8:	080212c0 	.word	0x080212c0
 800cdec:	08021478 	.word	0x08021478
 800cdf0:	08021318 	.word	0x08021318
 800cdf4:	0800e73d 	.word	0x0800e73d

0800cdf8 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b086      	sub	sp, #24
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d109      	bne.n	800ce1c <netconn_accept+0x24>
 800ce08:	4b3d      	ldr	r3, [pc, #244]	@ (800cf00 <netconn_accept+0x108>)
 800ce0a:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800ce0e:	493d      	ldr	r1, [pc, #244]	@ (800cf04 <netconn_accept+0x10c>)
 800ce10:	483d      	ldr	r0, [pc, #244]	@ (800cf08 <netconn_accept+0x110>)
 800ce12:	f011 faef 	bl	801e3f4 <iprintf>
 800ce16:	f06f 030f 	mvn.w	r3, #15
 800ce1a:	e06c      	b.n	800cef6 <netconn_accept+0xfe>
  *new_conn = NULL;
 800ce1c:	683b      	ldr	r3, [r7, #0]
 800ce1e:	2200      	movs	r2, #0
 800ce20:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d109      	bne.n	800ce3c <netconn_accept+0x44>
 800ce28:	4b35      	ldr	r3, [pc, #212]	@ (800cf00 <netconn_accept+0x108>)
 800ce2a:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800ce2e:	4937      	ldr	r1, [pc, #220]	@ (800cf0c <netconn_accept+0x114>)
 800ce30:	4835      	ldr	r0, [pc, #212]	@ (800cf08 <netconn_accept+0x110>)
 800ce32:	f011 fadf 	bl	801e3f4 <iprintf>
 800ce36:	f06f 030f 	mvn.w	r3, #15
 800ce3a:	e05c      	b.n	800cef6 <netconn_accept+0xfe>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f000 fb99 	bl	800d574 <netconn_err>
 800ce42:	4603      	mov	r3, r0
 800ce44:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800ce46:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d002      	beq.n	800ce54 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800ce4e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ce52:	e050      	b.n	800cef6 <netconn_accept+0xfe>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	3314      	adds	r3, #20
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f00f fb6e 	bl	801c53a <sys_mbox_valid>
 800ce5e:	4603      	mov	r3, r0
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d005      	beq.n	800ce70 <netconn_accept+0x78>
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	7f1b      	ldrb	r3, [r3, #28]
 800ce68:	f003 0301 	and.w	r3, r3, #1
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d002      	beq.n	800ce76 <netconn_accept+0x7e>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800ce70:	f06f 030e 	mvn.w	r3, #14
 800ce74:	e03f      	b.n	800cef6 <netconn_accept+0xfe>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	7f1b      	ldrb	r3, [r3, #28]
 800ce7a:	f003 0302 	and.w	r3, r3, #2
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d00e      	beq.n	800cea0 <netconn_accept+0xa8>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	3314      	adds	r3, #20
 800ce86:	f107 020c 	add.w	r2, r7, #12
 800ce8a:	4611      	mov	r1, r2
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	f00f fb38 	bl	801c502 <sys_arch_mbox_tryfetch>
 800ce92:	4603      	mov	r3, r0
 800ce94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ce98:	d10a      	bne.n	800ceb0 <netconn_accept+0xb8>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800ce9a:	f06f 0306 	mvn.w	r3, #6
 800ce9e:	e02a      	b.n	800cef6 <netconn_accept+0xfe>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	3314      	adds	r3, #20
 800cea4:	f107 010c 	add.w	r1, r7, #12
 800cea8:	2200      	movs	r2, #0
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f00f faea 	bl	801c484 <sys_arch_mbox_fetch>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d005      	beq.n	800cec4 <netconn_accept+0xcc>
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cebc:	2200      	movs	r2, #0
 800cebe:	2101      	movs	r1, #1
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	f107 0213 	add.w	r2, r7, #19
 800ceca:	4611      	mov	r1, r2
 800cecc:	4618      	mov	r0, r3
 800cece:	f000 fba3 	bl	800d618 <lwip_netconn_is_err_msg>
 800ced2:	4603      	mov	r3, r0
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d002      	beq.n	800cede <netconn_accept+0xe6>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800ced8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cedc:	e00b      	b.n	800cef6 <netconn_accept+0xfe>
  }
  if (accept_ptr == NULL) {
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d102      	bne.n	800ceea <netconn_accept+0xf2>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800cee4:	f06f 030e 	mvn.w	r3, #14
 800cee8:	e005      	b.n	800cef6 <netconn_accept+0xfe>
  }
  newconn = (struct netconn *)accept_ptr;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	697a      	ldr	r2, [r7, #20]
 800cef2:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800cef4:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	3718      	adds	r7, #24
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}
 800cefe:	bf00      	nop
 800cf00:	080212c0 	.word	0x080212c0
 800cf04:	08021498 	.word	0x08021498
 800cf08:	08021318 	.word	0x08021318
 800cf0c:	080214b8 	.word	0x080214b8

0800cf10 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b088      	sub	sp, #32
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	60f8      	str	r0, [r7, #12]
 800cf18:	60b9      	str	r1, [r7, #8]
 800cf1a:	4613      	mov	r3, r2
 800cf1c:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800cf22:	68bb      	ldr	r3, [r7, #8]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d109      	bne.n	800cf3c <netconn_recv_data+0x2c>
 800cf28:	4b58      	ldr	r3, [pc, #352]	@ (800d08c <netconn_recv_data+0x17c>)
 800cf2a:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800cf2e:	4958      	ldr	r1, [pc, #352]	@ (800d090 <netconn_recv_data+0x180>)
 800cf30:	4858      	ldr	r0, [pc, #352]	@ (800d094 <netconn_recv_data+0x184>)
 800cf32:	f011 fa5f 	bl	801e3f4 <iprintf>
 800cf36:	f06f 030f 	mvn.w	r3, #15
 800cf3a:	e0a2      	b.n	800d082 <netconn_recv_data+0x172>
  *new_buf = NULL;
 800cf3c:	68bb      	ldr	r3, [r7, #8]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d109      	bne.n	800cf5c <netconn_recv_data+0x4c>
 800cf48:	4b50      	ldr	r3, [pc, #320]	@ (800d08c <netconn_recv_data+0x17c>)
 800cf4a:	f240 224a 	movw	r2, #586	@ 0x24a
 800cf4e:	4952      	ldr	r1, [pc, #328]	@ (800d098 <netconn_recv_data+0x188>)
 800cf50:	4850      	ldr	r0, [pc, #320]	@ (800d094 <netconn_recv_data+0x184>)
 800cf52:	f011 fa4f 	bl	801e3f4 <iprintf>
 800cf56:	f06f 030f 	mvn.w	r3, #15
 800cf5a:	e092      	b.n	800d082 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	3310      	adds	r3, #16
 800cf60:	4618      	mov	r0, r3
 800cf62:	f00f faea 	bl	801c53a <sys_mbox_valid>
 800cf66:	4603      	mov	r3, r0
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d10e      	bne.n	800cf8a <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800cf6c:	68f8      	ldr	r0, [r7, #12]
 800cf6e:	f000 fb01 	bl	800d574 <netconn_err>
 800cf72:	4603      	mov	r3, r0
 800cf74:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800cf76:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d002      	beq.n	800cf84 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800cf7e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800cf82:	e07e      	b.n	800d082 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800cf84:	f06f 030a 	mvn.w	r3, #10
 800cf88:	e07b      	b.n	800d082 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	7f1b      	ldrb	r3, [r3, #28]
 800cf8e:	f003 0302 	and.w	r3, r3, #2
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d10f      	bne.n	800cfb6 <netconn_recv_data+0xa6>
 800cf96:	79fb      	ldrb	r3, [r7, #7]
 800cf98:	f003 0304 	and.w	r3, r3, #4
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d10a      	bne.n	800cfb6 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	7f1b      	ldrb	r3, [r3, #28]
 800cfa4:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d104      	bne.n	800cfb6 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d023      	beq.n	800cffe <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	3310      	adds	r3, #16
 800cfba:	f107 0218 	add.w	r2, r7, #24
 800cfbe:	4611      	mov	r1, r2
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	f00f fa9e 	bl	801c502 <sys_arch_mbox_tryfetch>
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cfcc:	d11f      	bne.n	800d00e <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800cfce:	68f8      	ldr	r0, [r7, #12]
 800cfd0:	f000 fad0 	bl	800d574 <netconn_err>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800cfd8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d002      	beq.n	800cfe6 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800cfe0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800cfe4:	e04d      	b.n	800d082 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	7f1b      	ldrb	r3, [r3, #28]
 800cfea:	f003 0301 	and.w	r3, r3, #1
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d002      	beq.n	800cff8 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800cff2:	f06f 030a 	mvn.w	r3, #10
 800cff6:	e044      	b.n	800d082 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800cff8:	f06f 0306 	mvn.w	r3, #6
 800cffc:	e041      	b.n	800d082 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	3310      	adds	r3, #16
 800d002:	f107 0118 	add.w	r1, r7, #24
 800d006:	2200      	movs	r2, #0
 800d008:	4618      	mov	r0, r3
 800d00a:	f00f fa3b 	bl	801c484 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	781b      	ldrb	r3, [r3, #0]
 800d012:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d016:	2b10      	cmp	r3, #16
 800d018:	d117      	bne.n	800d04a <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800d01a:	69bb      	ldr	r3, [r7, #24]
 800d01c:	f107 0217 	add.w	r2, r7, #23
 800d020:	4611      	mov	r1, r2
 800d022:	4618      	mov	r0, r3
 800d024:	f000 faf8 	bl	800d618 <lwip_netconn_is_err_msg>
 800d028:	4603      	mov	r3, r0
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d009      	beq.n	800d042 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800d02e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d032:	f113 0f0f 	cmn.w	r3, #15
 800d036:	d101      	bne.n	800d03c <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800d038:	2300      	movs	r3, #0
 800d03a:	e022      	b.n	800d082 <netconn_recv_data+0x172>
      }
      return err;
 800d03c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d040:	e01f      	b.n	800d082 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800d042:	69bb      	ldr	r3, [r7, #24]
 800d044:	891b      	ldrh	r3, [r3, #8]
 800d046:	83fb      	strh	r3, [r7, #30]
 800d048:	e00d      	b.n	800d066 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800d04a:	69bb      	ldr	r3, [r7, #24]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d106      	bne.n	800d05e <netconn_recv_data+0x14e>
 800d050:	4b0e      	ldr	r3, [pc, #56]	@ (800d08c <netconn_recv_data+0x17c>)
 800d052:	f240 2291 	movw	r2, #657	@ 0x291
 800d056:	4911      	ldr	r1, [pc, #68]	@ (800d09c <netconn_recv_data+0x18c>)
 800d058:	480e      	ldr	r0, [pc, #56]	@ (800d094 <netconn_recv_data+0x184>)
 800d05a:	f011 f9cb 	bl	801e3f4 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800d05e:	69bb      	ldr	r3, [r7, #24]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	891b      	ldrh	r3, [r3, #8]
 800d064:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d005      	beq.n	800d07a <netconn_recv_data+0x16a>
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d072:	8bfa      	ldrh	r2, [r7, #30]
 800d074:	2101      	movs	r1, #1
 800d076:	68f8      	ldr	r0, [r7, #12]
 800d078:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800d07a:	69ba      	ldr	r2, [r7, #24]
 800d07c:	68bb      	ldr	r3, [r7, #8]
 800d07e:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800d080:	2300      	movs	r3, #0
}
 800d082:	4618      	mov	r0, r3
 800d084:	3720      	adds	r7, #32
 800d086:	46bd      	mov	sp, r7
 800d088:	bd80      	pop	{r7, pc}
 800d08a:	bf00      	nop
 800d08c:	080212c0 	.word	0x080212c0
 800d090:	080214d8 	.word	0x080214d8
 800d094:	08021318 	.word	0x08021318
 800d098:	080214f8 	.word	0x080214f8
 800d09c:	08021514 	.word	0x08021514

0800d0a0 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b084      	sub	sp, #16
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	60f8      	str	r0, [r7, #12]
 800d0a8:	60b9      	str	r1, [r7, #8]
 800d0aa:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d005      	beq.n	800d0be <netconn_tcp_recvd_msg+0x1e>
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	781b      	ldrb	r3, [r3, #0]
 800d0b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d0ba:	2b10      	cmp	r3, #16
 800d0bc:	d009      	beq.n	800d0d2 <netconn_tcp_recvd_msg+0x32>
 800d0be:	4b0c      	ldr	r3, [pc, #48]	@ (800d0f0 <netconn_tcp_recvd_msg+0x50>)
 800d0c0:	f240 22a7 	movw	r2, #679	@ 0x2a7
 800d0c4:	490b      	ldr	r1, [pc, #44]	@ (800d0f4 <netconn_tcp_recvd_msg+0x54>)
 800d0c6:	480c      	ldr	r0, [pc, #48]	@ (800d0f8 <netconn_tcp_recvd_msg+0x58>)
 800d0c8:	f011 f994 	bl	801e3f4 <iprintf>
 800d0cc:	f06f 030f 	mvn.w	r3, #15
 800d0d0:	e00a      	b.n	800d0e8 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	68fa      	ldr	r2, [r7, #12]
 800d0d6:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	68ba      	ldr	r2, [r7, #8]
 800d0dc:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800d0de:	6879      	ldr	r1, [r7, #4]
 800d0e0:	4806      	ldr	r0, [pc, #24]	@ (800d0fc <netconn_tcp_recvd_msg+0x5c>)
 800d0e2:	f7ff fcfb 	bl	800cadc <netconn_apimsg>
 800d0e6:	4603      	mov	r3, r0
}
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	3710      	adds	r7, #16
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	bd80      	pop	{r7, pc}
 800d0f0:	080212c0 	.word	0x080212c0
 800d0f4:	08021520 	.word	0x08021520
 800d0f8:	08021318 	.word	0x08021318
 800d0fc:	0800e959 	.word	0x0800e959

0800d100 <netconn_tcp_recvd>:

err_t
netconn_tcp_recvd(struct netconn *conn, size_t len)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b08c      	sub	sp, #48	@ 0x30
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
 800d108:	6039      	str	r1, [r7, #0]
  err_t err;
  API_MSG_VAR_DECLARE(msg);
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d005      	beq.n	800d11c <netconn_tcp_recvd+0x1c>
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	781b      	ldrb	r3, [r3, #0]
 800d114:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d118:	2b10      	cmp	r3, #16
 800d11a:	d009      	beq.n	800d130 <netconn_tcp_recvd+0x30>
 800d11c:	4b0c      	ldr	r3, [pc, #48]	@ (800d150 <netconn_tcp_recvd+0x50>)
 800d11e:	f240 22b5 	movw	r2, #693	@ 0x2b5
 800d122:	490c      	ldr	r1, [pc, #48]	@ (800d154 <netconn_tcp_recvd+0x54>)
 800d124:	480c      	ldr	r0, [pc, #48]	@ (800d158 <netconn_tcp_recvd+0x58>)
 800d126:	f011 f965 	bl	801e3f4 <iprintf>
 800d12a:	f06f 030f 	mvn.w	r3, #15
 800d12e:	e00b      	b.n	800d148 <netconn_tcp_recvd+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  API_MSG_VAR_ALLOC(msg);
  err = netconn_tcp_recvd_msg(conn, len, &API_VAR_REF(msg));
 800d130:	f107 030c 	add.w	r3, r7, #12
 800d134:	461a      	mov	r2, r3
 800d136:	6839      	ldr	r1, [r7, #0]
 800d138:	6878      	ldr	r0, [r7, #4]
 800d13a:	f7ff ffb1 	bl	800d0a0 <netconn_tcp_recvd_msg>
 800d13e:	4603      	mov	r3, r0
 800d140:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);
  return err;
 800d144:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800d148:	4618      	mov	r0, r3
 800d14a:	3730      	adds	r7, #48	@ 0x30
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}
 800d150:	080212c0 	.word	0x080212c0
 800d154:	08021520 	.word	0x08021520
 800d158:	08021318 	.word	0x08021318

0800d15c <netconn_recv_data_tcp>:

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b090      	sub	sp, #64	@ 0x40
 800d160:	af00      	add	r7, sp, #0
 800d162:	60f8      	str	r0, [r7, #12]
 800d164:	60b9      	str	r1, [r7, #8]
 800d166:	4613      	mov	r3, r2
 800d168:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	3310      	adds	r3, #16
 800d16e:	4618      	mov	r0, r3
 800d170:	f00f f9e3 	bl	801c53a <sys_mbox_valid>
 800d174:	4603      	mov	r3, r0
 800d176:	2b00      	cmp	r3, #0
 800d178:	d102      	bne.n	800d180 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800d17a:	f06f 030a 	mvn.w	r3, #10
 800d17e:	e06d      	b.n	800d25c <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	7f1b      	ldrb	r3, [r3, #28]
 800d184:	b25b      	sxtb	r3, r3
 800d186:	2b00      	cmp	r3, #0
 800d188:	da07      	bge.n	800d19a <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	7f1b      	ldrb	r3, [r3, #28]
 800d18e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d192:	b2da      	uxtb	r2, r3
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800d198:	e039      	b.n	800d20e <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800d19a:	79fb      	ldrb	r3, [r7, #7]
 800d19c:	461a      	mov	r2, r3
 800d19e:	68b9      	ldr	r1, [r7, #8]
 800d1a0:	68f8      	ldr	r0, [r7, #12]
 800d1a2:	f7ff feb5 	bl	800cf10 <netconn_recv_data>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 800d1ac:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d002      	beq.n	800d1ba <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800d1b4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d1b8:	e050      	b.n	800d25c <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800d1ba:	68bb      	ldr	r3, [r7, #8]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800d1c0:	79fb      	ldrb	r3, [r7, #7]
 800d1c2:	f003 0308 	and.w	r3, r3, #8
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d10e      	bne.n	800d1e8 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800d1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d002      	beq.n	800d1d6 <netconn_recv_data_tcp+0x7a>
 800d1d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1d2:	891b      	ldrh	r3, [r3, #8]
 800d1d4:	e000      	b.n	800d1d8 <netconn_recv_data_tcp+0x7c>
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800d1da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d1dc:	f107 0214 	add.w	r2, r7, #20
 800d1e0:	4619      	mov	r1, r3
 800d1e2:	68f8      	ldr	r0, [r7, #12]
 800d1e4:	f7ff ff5c 	bl	800d0a0 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800d1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d134      	bne.n	800d258 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800d1ee:	79fb      	ldrb	r3, [r7, #7]
 800d1f0:	f003 0310 	and.w	r3, r3, #16
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d009      	beq.n	800d20c <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	7f1b      	ldrb	r3, [r3, #28]
 800d1fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d200:	b2da      	uxtb	r2, r3
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800d206:	f06f 0306 	mvn.w	r3, #6
 800d20a:	e027      	b.n	800d25c <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800d20c:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d212:	2b00      	cmp	r3, #0
 800d214:	d005      	beq.n	800d222 <netconn_recv_data_tcp+0xc6>
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d21a:	2200      	movs	r2, #0
 800d21c:	2101      	movs	r1, #1
 800d21e:	68f8      	ldr	r0, [r7, #12]
 800d220:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d10f      	bne.n	800d24a <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800d22a:	68f8      	ldr	r0, [r7, #12]
 800d22c:	f000 f9a2 	bl	800d574 <netconn_err>
 800d230:	4603      	mov	r3, r0
 800d232:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 800d236:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d002      	beq.n	800d244 <netconn_recv_data_tcp+0xe8>
          return err;
 800d23e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800d242:	e00b      	b.n	800d25c <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800d244:	f06f 030d 	mvn.w	r3, #13
 800d248:	e008      	b.n	800d25c <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800d24a:	2101      	movs	r1, #1
 800d24c:	68f8      	ldr	r0, [r7, #12]
 800d24e:	f000 f961 	bl	800d514 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800d252:	f06f 030e 	mvn.w	r3, #14
 800d256:	e001      	b.n	800d25c <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800d258:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800d25c:	4618      	mov	r0, r3
 800d25e:	3740      	adds	r7, #64	@ 0x40
 800d260:	46bd      	mov	sp, r7
 800d262:	bd80      	pop	{r7, pc}

0800d264 <netconn_recv_tcp_pbuf_flags>:
 *                memory error or another error, @see netconn_recv_data)
 *         ERR_ARG if conn is not a TCP netconn
 */
err_t
netconn_recv_tcp_pbuf_flags(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b084      	sub	sp, #16
 800d268:	af00      	add	r7, sp, #0
 800d26a:	60f8      	str	r0, [r7, #12]
 800d26c:	60b9      	str	r1, [r7, #8]
 800d26e:	4613      	mov	r3, r2
 800d270:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d005      	beq.n	800d284 <netconn_recv_tcp_pbuf_flags+0x20>
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	781b      	ldrb	r3, [r3, #0]
 800d27c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d280:	2b10      	cmp	r3, #16
 800d282:	d009      	beq.n	800d298 <netconn_recv_tcp_pbuf_flags+0x34>
 800d284:	4b0a      	ldr	r3, [pc, #40]	@ (800d2b0 <netconn_recv_tcp_pbuf_flags+0x4c>)
 800d286:	f240 3225 	movw	r2, #805	@ 0x325
 800d28a:	490a      	ldr	r1, [pc, #40]	@ (800d2b4 <netconn_recv_tcp_pbuf_flags+0x50>)
 800d28c:	480a      	ldr	r0, [pc, #40]	@ (800d2b8 <netconn_recv_tcp_pbuf_flags+0x54>)
 800d28e:	f011 f8b1 	bl	801e3f4 <iprintf>
 800d292:	f06f 030f 	mvn.w	r3, #15
 800d296:	e006      	b.n	800d2a6 <netconn_recv_tcp_pbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data_tcp(conn, new_buf, apiflags);
 800d298:	79fb      	ldrb	r3, [r7, #7]
 800d29a:	461a      	mov	r2, r3
 800d29c:	68b9      	ldr	r1, [r7, #8]
 800d29e:	68f8      	ldr	r0, [r7, #12]
 800d2a0:	f7ff ff5c 	bl	800d15c <netconn_recv_data_tcp>
 800d2a4:	4603      	mov	r3, r0
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3710      	adds	r7, #16
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
 800d2ae:	bf00      	nop
 800d2b0:	080212c0 	.word	0x080212c0
 800d2b4:	08021520 	.word	0x08021520
 800d2b8:	08021318 	.word	0x08021318

0800d2bc <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b084      	sub	sp, #16
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	60f8      	str	r0, [r7, #12]
 800d2c4:	60b9      	str	r1, [r7, #8]
 800d2c6:	4613      	mov	r3, r2
 800d2c8:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d005      	beq.n	800d2dc <netconn_recv_udp_raw_netbuf_flags+0x20>
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	781b      	ldrb	r3, [r3, #0]
 800d2d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d2d8:	2b10      	cmp	r3, #16
 800d2da:	d109      	bne.n	800d2f0 <netconn_recv_udp_raw_netbuf_flags+0x34>
 800d2dc:	4b0a      	ldr	r3, [pc, #40]	@ (800d308 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 800d2de:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 800d2e2:	490a      	ldr	r1, [pc, #40]	@ (800d30c <netconn_recv_udp_raw_netbuf_flags+0x50>)
 800d2e4:	480a      	ldr	r0, [pc, #40]	@ (800d310 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 800d2e6:	f011 f885 	bl	801e3f4 <iprintf>
 800d2ea:	f06f 030f 	mvn.w	r3, #15
 800d2ee:	e006      	b.n	800d2fe <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 800d2f0:	79fb      	ldrb	r3, [r7, #7]
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	68b9      	ldr	r1, [r7, #8]
 800d2f6:	68f8      	ldr	r0, [r7, #12]
 800d2f8:	f7ff fe0a 	bl	800cf10 <netconn_recv_data>
 800d2fc:	4603      	mov	r3, r0
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	3710      	adds	r7, #16
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}
 800d306:	bf00      	nop
 800d308:	080212c0 	.word	0x080212c0
 800d30c:	08021544 	.word	0x08021544
 800d310:	08021318 	.word	0x08021318

0800d314 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800d314:	b580      	push	{r7, lr}
 800d316:	b08c      	sub	sp, #48	@ 0x30
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
 800d31c:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d109      	bne.n	800d338 <netconn_send+0x24>
 800d324:	4b0e      	ldr	r3, [pc, #56]	@ (800d360 <netconn_send+0x4c>)
 800d326:	f240 32b2 	movw	r2, #946	@ 0x3b2
 800d32a:	490e      	ldr	r1, [pc, #56]	@ (800d364 <netconn_send+0x50>)
 800d32c:	480e      	ldr	r0, [pc, #56]	@ (800d368 <netconn_send+0x54>)
 800d32e:	f011 f861 	bl	801e3f4 <iprintf>
 800d332:	f06f 030f 	mvn.w	r3, #15
 800d336:	e00e      	b.n	800d356 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800d340:	f107 030c 	add.w	r3, r7, #12
 800d344:	4619      	mov	r1, r3
 800d346:	4809      	ldr	r0, [pc, #36]	@ (800d36c <netconn_send+0x58>)
 800d348:	f7ff fbc8 	bl	800cadc <netconn_apimsg>
 800d34c:	4603      	mov	r3, r0
 800d34e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800d352:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800d356:	4618      	mov	r0, r3
 800d358:	3730      	adds	r7, #48	@ 0x30
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}
 800d35e:	bf00      	nop
 800d360:	080212c0 	.word	0x080212c0
 800d364:	0802157c 	.word	0x0802157c
 800d368:	08021318 	.word	0x08021318
 800d36c:	0800e86d 	.word	0x0800e86d

0800d370 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b088      	sub	sp, #32
 800d374:	af02      	add	r7, sp, #8
 800d376:	60f8      	str	r0, [r7, #12]
 800d378:	60b9      	str	r1, [r7, #8]
 800d37a:	607a      	str	r2, [r7, #4]
 800d37c:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800d37e:	68bb      	ldr	r3, [r7, #8]
 800d380:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800d386:	78fa      	ldrb	r2, [r7, #3]
 800d388:	f107 0110 	add.w	r1, r7, #16
 800d38c:	6a3b      	ldr	r3, [r7, #32]
 800d38e:	9300      	str	r3, [sp, #0]
 800d390:	4613      	mov	r3, r2
 800d392:	2201      	movs	r2, #1
 800d394:	68f8      	ldr	r0, [r7, #12]
 800d396:	f000 f805 	bl	800d3a4 <netconn_write_vectors_partly>
 800d39a:	4603      	mov	r3, r0
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	3718      	adds	r7, #24
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}

0800d3a4 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b092      	sub	sp, #72	@ 0x48
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	60f8      	str	r0, [r7, #12]
 800d3ac:	60b9      	str	r1, [r7, #8]
 800d3ae:	4611      	mov	r1, r2
 800d3b0:	461a      	mov	r2, r3
 800d3b2:	460b      	mov	r3, r1
 800d3b4:	80fb      	strh	r3, [r7, #6]
 800d3b6:	4613      	mov	r3, r2
 800d3b8:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d109      	bne.n	800d3d4 <netconn_write_vectors_partly+0x30>
 800d3c0:	4b4e      	ldr	r3, [pc, #312]	@ (800d4fc <netconn_write_vectors_partly+0x158>)
 800d3c2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800d3c6:	494e      	ldr	r1, [pc, #312]	@ (800d500 <netconn_write_vectors_partly+0x15c>)
 800d3c8:	484e      	ldr	r0, [pc, #312]	@ (800d504 <netconn_write_vectors_partly+0x160>)
 800d3ca:	f011 f813 	bl	801e3f4 <iprintf>
 800d3ce:	f06f 030f 	mvn.w	r3, #15
 800d3d2:	e08e      	b.n	800d4f2 <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	781b      	ldrb	r3, [r3, #0]
 800d3d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d3dc:	2b10      	cmp	r3, #16
 800d3de:	d009      	beq.n	800d3f4 <netconn_write_vectors_partly+0x50>
 800d3e0:	4b46      	ldr	r3, [pc, #280]	@ (800d4fc <netconn_write_vectors_partly+0x158>)
 800d3e2:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 800d3e6:	4948      	ldr	r1, [pc, #288]	@ (800d508 <netconn_write_vectors_partly+0x164>)
 800d3e8:	4846      	ldr	r0, [pc, #280]	@ (800d504 <netconn_write_vectors_partly+0x160>)
 800d3ea:	f011 f803 	bl	801e3f4 <iprintf>
 800d3ee:	f06f 0305 	mvn.w	r3, #5
 800d3f2:	e07e      	b.n	800d4f2 <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	7f1b      	ldrb	r3, [r3, #28]
 800d3f8:	f003 0302 	and.w	r3, r3, #2
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d104      	bne.n	800d40a <netconn_write_vectors_partly+0x66>
 800d400:	797b      	ldrb	r3, [r7, #5]
 800d402:	f003 0304 	and.w	r3, r3, #4
 800d406:	2b00      	cmp	r3, #0
 800d408:	d001      	beq.n	800d40e <netconn_write_vectors_partly+0x6a>
 800d40a:	2301      	movs	r3, #1
 800d40c:	e000      	b.n	800d410 <netconn_write_vectors_partly+0x6c>
 800d40e:	2300      	movs	r3, #0
 800d410:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800d414:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d005      	beq.n	800d428 <netconn_write_vectors_partly+0x84>
 800d41c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d102      	bne.n	800d428 <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800d422:	f06f 0305 	mvn.w	r3, #5
 800d426:	e064      	b.n	800d4f2 <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 800d428:	2300      	movs	r3, #0
 800d42a:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 800d42c:	2300      	movs	r3, #0
 800d42e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d430:	e015      	b.n	800d45e <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 800d432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d434:	00db      	lsls	r3, r3, #3
 800d436:	68ba      	ldr	r2, [r7, #8]
 800d438:	4413      	add	r3, r2
 800d43a:	685b      	ldr	r3, [r3, #4]
 800d43c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d43e:	4413      	add	r3, r2
 800d440:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 800d442:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d444:	00db      	lsls	r3, r3, #3
 800d446:	68ba      	ldr	r2, [r7, #8]
 800d448:	4413      	add	r3, r2
 800d44a:	685b      	ldr	r3, [r3, #4]
 800d44c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d44e:	429a      	cmp	r2, r3
 800d450:	d202      	bcs.n	800d458 <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 800d452:	f06f 0305 	mvn.w	r3, #5
 800d456:	e04c      	b.n	800d4f2 <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 800d458:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d45a:	3301      	adds	r3, #1
 800d45c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d45e:	88fb      	ldrh	r3, [r7, #6]
 800d460:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d462:	429a      	cmp	r2, r3
 800d464:	dbe5      	blt.n	800d432 <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 800d466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d101      	bne.n	800d470 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 800d46c:	2300      	movs	r3, #0
 800d46e:	e040      	b.n	800d4f2 <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 800d470:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d472:	2b00      	cmp	r3, #0
 800d474:	da0a      	bge.n	800d48c <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800d476:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d102      	bne.n	800d482 <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 800d47c:	f06f 0305 	mvn.w	r3, #5
 800d480:	e037      	b.n	800d4f2 <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800d482:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800d486:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 800d488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d48a:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800d494:	88fb      	ldrh	r3, [r7, #6]
 800d496:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800d498:	2300      	movs	r3, #0
 800d49a:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800d49c:	797b      	ldrb	r3, [r7, #5]
 800d49e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800d4a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d4a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800d4aa:	f107 0314 	add.w	r3, r7, #20
 800d4ae:	4619      	mov	r1, r3
 800d4b0:	4816      	ldr	r0, [pc, #88]	@ (800d50c <netconn_write_vectors_partly+0x168>)
 800d4b2:	f7ff fb13 	bl	800cadc <netconn_apimsg>
 800d4b6:	4603      	mov	r3, r0
 800d4b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 800d4bc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d114      	bne.n	800d4ee <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 800d4c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d002      	beq.n	800d4d0 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800d4ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d4cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4ce:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800d4d0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d10a      	bne.n	800d4ee <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800d4d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	d006      	beq.n	800d4ee <netconn_write_vectors_partly+0x14a>
 800d4e0:	4b06      	ldr	r3, [pc, #24]	@ (800d4fc <netconn_write_vectors_partly+0x158>)
 800d4e2:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800d4e6:	490a      	ldr	r1, [pc, #40]	@ (800d510 <netconn_write_vectors_partly+0x16c>)
 800d4e8:	4806      	ldr	r0, [pc, #24]	@ (800d504 <netconn_write_vectors_partly+0x160>)
 800d4ea:	f010 ff83 	bl	801e3f4 <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800d4ee:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	3748      	adds	r7, #72	@ 0x48
 800d4f6:	46bd      	mov	sp, r7
 800d4f8:	bd80      	pop	{r7, pc}
 800d4fa:	bf00      	nop
 800d4fc:	080212c0 	.word	0x080212c0
 800d500:	08021598 	.word	0x08021598
 800d504:	08021318 	.word	0x08021318
 800d508:	080215b4 	.word	0x080215b4
 800d50c:	0800ed5d 	.word	0x0800ed5d
 800d510:	080215d8 	.word	0x080215d8

0800d514 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b08c      	sub	sp, #48	@ 0x30
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
 800d51c:	460b      	mov	r3, r1
 800d51e:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d109      	bne.n	800d53a <netconn_close_shutdown+0x26>
 800d526:	4b0f      	ldr	r3, [pc, #60]	@ (800d564 <netconn_close_shutdown+0x50>)
 800d528:	f240 4247 	movw	r2, #1095	@ 0x447
 800d52c:	490e      	ldr	r1, [pc, #56]	@ (800d568 <netconn_close_shutdown+0x54>)
 800d52e:	480f      	ldr	r0, [pc, #60]	@ (800d56c <netconn_close_shutdown+0x58>)
 800d530:	f010 ff60 	bl	801e3f4 <iprintf>
 800d534:	f06f 030f 	mvn.w	r3, #15
 800d538:	e010      	b.n	800d55c <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800d53e:	78fb      	ldrb	r3, [r7, #3]
 800d540:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d542:	2329      	movs	r3, #41	@ 0x29
 800d544:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800d546:	f107 030c 	add.w	r3, r7, #12
 800d54a:	4619      	mov	r1, r3
 800d54c:	4808      	ldr	r0, [pc, #32]	@ (800d570 <netconn_close_shutdown+0x5c>)
 800d54e:	f7ff fac5 	bl	800cadc <netconn_apimsg>
 800d552:	4603      	mov	r3, r0
 800d554:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800d558:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800d55c:	4618      	mov	r0, r3
 800d55e:	3730      	adds	r7, #48	@ 0x30
 800d560:	46bd      	mov	sp, r7
 800d562:	bd80      	pop	{r7, pc}
 800d564:	080212c0 	.word	0x080212c0
 800d568:	080215fc 	.word	0x080215fc
 800d56c:	08021318 	.word	0x08021318
 800d570:	0800efad 	.word	0x0800efad

0800d574 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b084      	sub	sp, #16
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d101      	bne.n	800d586 <netconn_err+0x12>
    return ERR_OK;
 800d582:	2300      	movs	r3, #0
 800d584:	e00d      	b.n	800d5a2 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800d586:	f00f f8f3 	bl	801c770 <sys_arch_protect>
 800d58a:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	7a1b      	ldrb	r3, [r3, #8]
 800d590:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	2200      	movs	r2, #0
 800d596:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800d598:	68f8      	ldr	r0, [r7, #12]
 800d59a:	f00f f8f7 	bl	801c78c <sys_arch_unprotect>
  return err;
 800d59e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	3710      	adds	r7, #16
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bd80      	pop	{r7, pc}
	...

0800d5ac <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b082      	sub	sp, #8
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800d5b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d5ba:	f113 0f0d 	cmn.w	r3, #13
 800d5be:	d009      	beq.n	800d5d4 <lwip_netconn_err_to_msg+0x28>
 800d5c0:	f113 0f0d 	cmn.w	r3, #13
 800d5c4:	dc0c      	bgt.n	800d5e0 <lwip_netconn_err_to_msg+0x34>
 800d5c6:	f113 0f0f 	cmn.w	r3, #15
 800d5ca:	d007      	beq.n	800d5dc <lwip_netconn_err_to_msg+0x30>
 800d5cc:	f113 0f0e 	cmn.w	r3, #14
 800d5d0:	d002      	beq.n	800d5d8 <lwip_netconn_err_to_msg+0x2c>
 800d5d2:	e005      	b.n	800d5e0 <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800d5d4:	4b0a      	ldr	r3, [pc, #40]	@ (800d600 <lwip_netconn_err_to_msg+0x54>)
 800d5d6:	e00e      	b.n	800d5f6 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800d5d8:	4b0a      	ldr	r3, [pc, #40]	@ (800d604 <lwip_netconn_err_to_msg+0x58>)
 800d5da:	e00c      	b.n	800d5f6 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800d5dc:	4b0a      	ldr	r3, [pc, #40]	@ (800d608 <lwip_netconn_err_to_msg+0x5c>)
 800d5de:	e00a      	b.n	800d5f6 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800d5e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d005      	beq.n	800d5f4 <lwip_netconn_err_to_msg+0x48>
 800d5e8:	4b08      	ldr	r3, [pc, #32]	@ (800d60c <lwip_netconn_err_to_msg+0x60>)
 800d5ea:	227d      	movs	r2, #125	@ 0x7d
 800d5ec:	4908      	ldr	r1, [pc, #32]	@ (800d610 <lwip_netconn_err_to_msg+0x64>)
 800d5ee:	4809      	ldr	r0, [pc, #36]	@ (800d614 <lwip_netconn_err_to_msg+0x68>)
 800d5f0:	f010 ff00 	bl	801e3f4 <iprintf>
      return NULL;
 800d5f4:	2300      	movs	r3, #0
  }
}
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	3708      	adds	r7, #8
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}
 800d5fe:	bf00      	nop
 800d600:	08024c58 	.word	0x08024c58
 800d604:	08024c59 	.word	0x08024c59
 800d608:	08024c5a 	.word	0x08024c5a
 800d60c:	08021618 	.word	0x08021618
 800d610:	0802164c 	.word	0x0802164c
 800d614:	0802165c 	.word	0x0802165c

0800d618 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
 800d620:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d105      	bne.n	800d634 <lwip_netconn_is_err_msg+0x1c>
 800d628:	4b12      	ldr	r3, [pc, #72]	@ (800d674 <lwip_netconn_is_err_msg+0x5c>)
 800d62a:	2285      	movs	r2, #133	@ 0x85
 800d62c:	4912      	ldr	r1, [pc, #72]	@ (800d678 <lwip_netconn_is_err_msg+0x60>)
 800d62e:	4813      	ldr	r0, [pc, #76]	@ (800d67c <lwip_netconn_is_err_msg+0x64>)
 800d630:	f010 fee0 	bl	801e3f4 <iprintf>

  if (msg == &netconn_aborted) {
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	4a12      	ldr	r2, [pc, #72]	@ (800d680 <lwip_netconn_is_err_msg+0x68>)
 800d638:	4293      	cmp	r3, r2
 800d63a:	d104      	bne.n	800d646 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	22f3      	movs	r2, #243	@ 0xf3
 800d640:	701a      	strb	r2, [r3, #0]
    return 1;
 800d642:	2301      	movs	r3, #1
 800d644:	e012      	b.n	800d66c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	4a0e      	ldr	r2, [pc, #56]	@ (800d684 <lwip_netconn_is_err_msg+0x6c>)
 800d64a:	4293      	cmp	r3, r2
 800d64c:	d104      	bne.n	800d658 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	22f2      	movs	r2, #242	@ 0xf2
 800d652:	701a      	strb	r2, [r3, #0]
    return 1;
 800d654:	2301      	movs	r3, #1
 800d656:	e009      	b.n	800d66c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	4a0b      	ldr	r2, [pc, #44]	@ (800d688 <lwip_netconn_is_err_msg+0x70>)
 800d65c:	4293      	cmp	r3, r2
 800d65e:	d104      	bne.n	800d66a <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	22f1      	movs	r2, #241	@ 0xf1
 800d664:	701a      	strb	r2, [r3, #0]
    return 1;
 800d666:	2301      	movs	r3, #1
 800d668:	e000      	b.n	800d66c <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800d66a:	2300      	movs	r3, #0
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3708      	adds	r7, #8
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}
 800d674:	08021618 	.word	0x08021618
 800d678:	08021684 	.word	0x08021684
 800d67c:	0802165c 	.word	0x0802165c
 800d680:	08024c58 	.word	0x08024c58
 800d684:	08024c59 	.word	0x08024c59
 800d688:	08024c5a 	.word	0x08024c5a

0800d68c <recv_raw>:
 * @see raw.h (struct raw_pcb.recv) for parameters and return value
 */
static u8_t
recv_raw(void *arg, struct raw_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b088      	sub	sp, #32
 800d690:	af00      	add	r7, sp, #0
 800d692:	60f8      	str	r0, [r7, #12]
 800d694:	60b9      	str	r1, [r7, #8]
 800d696:	607a      	str	r2, [r7, #4]
 800d698:	603b      	str	r3, [r7, #0]
  struct pbuf *q;
  struct netbuf *buf;
  struct netconn *conn;

  LWIP_UNUSED_ARG(addr);
  conn = (struct netconn *)arg;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	61fb      	str	r3, [r7, #28]

  if ((conn != NULL) && NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d69e:	69fb      	ldr	r3, [r7, #28]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d047      	beq.n	800d734 <recv_raw+0xa8>
 800d6a4:	69fb      	ldr	r3, [r7, #28]
 800d6a6:	3310      	adds	r3, #16
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	f00e ff46 	bl	801c53a <sys_mbox_valid>
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d03f      	beq.n	800d734 <recv_raw+0xa8>
    if ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize) {
      return 0;
    }
#endif /* LWIP_SO_RCVBUF */
    /* copy the whole packet into new pbufs */
    q = pbuf_clone(PBUF_RAW, PBUF_RAM, p);
 800d6b4:	687a      	ldr	r2, [r7, #4]
 800d6b6:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800d6ba:	2000      	movs	r0, #0
 800d6bc:	f005 f9e0 	bl	8012a80 <pbuf_clone>
 800d6c0:	61b8      	str	r0, [r7, #24]
    if (q != NULL) {
 800d6c2:	69bb      	ldr	r3, [r7, #24]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d035      	beq.n	800d734 <recv_raw+0xa8>
      u16_t len;
      buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d6c8:	2007      	movs	r0, #7
 800d6ca:	f003 ffd9 	bl	8011680 <memp_malloc>
 800d6ce:	6178      	str	r0, [r7, #20]
      if (buf == NULL) {
 800d6d0:	697b      	ldr	r3, [r7, #20]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d104      	bne.n	800d6e0 <recv_raw+0x54>
        pbuf_free(q);
 800d6d6:	69b8      	ldr	r0, [r7, #24]
 800d6d8:	f004 ff5a 	bl	8012590 <pbuf_free>
        return 0;
 800d6dc:	2300      	movs	r3, #0
 800d6de:	e02a      	b.n	800d736 <recv_raw+0xaa>
      }

      buf->p = q;
 800d6e0:	697b      	ldr	r3, [r7, #20]
 800d6e2:	69ba      	ldr	r2, [r7, #24]
 800d6e4:	601a      	str	r2, [r3, #0]
      buf->ptr = q;
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	69ba      	ldr	r2, [r7, #24]
 800d6ea:	605a      	str	r2, [r3, #4]
      ip_addr_copy(buf->addr, *ip_current_src_addr());
 800d6ec:	4b14      	ldr	r3, [pc, #80]	@ (800d740 <recv_raw+0xb4>)
 800d6ee:	691a      	ldr	r2, [r3, #16]
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	609a      	str	r2, [r3, #8]
      buf->port = pcb->protocol;
 800d6f4:	68bb      	ldr	r3, [r7, #8]
 800d6f6:	7c1b      	ldrb	r3, [r3, #16]
 800d6f8:	461a      	mov	r2, r3
 800d6fa:	697b      	ldr	r3, [r7, #20]
 800d6fc:	819a      	strh	r2, [r3, #12]

      len = q->tot_len;
 800d6fe:	69bb      	ldr	r3, [r7, #24]
 800d700:	891b      	ldrh	r3, [r3, #8]
 800d702:	827b      	strh	r3, [r7, #18]
      if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800d704:	69fb      	ldr	r3, [r7, #28]
 800d706:	3310      	adds	r3, #16
 800d708:	6979      	ldr	r1, [r7, #20]
 800d70a:	4618      	mov	r0, r3
 800d70c:	f00e fea0 	bl	801c450 <sys_mbox_trypost>
 800d710:	4603      	mov	r3, r0
 800d712:	2b00      	cmp	r3, #0
 800d714:	d004      	beq.n	800d720 <recv_raw+0x94>
        netbuf_delete(buf);
 800d716:	6978      	ldr	r0, [r7, #20]
 800d718:	f001 fcf2 	bl	800f100 <netbuf_delete>
        return 0;
 800d71c:	2300      	movs	r3, #0
 800d71e:	e00a      	b.n	800d736 <recv_raw+0xaa>
      } else {
#if LWIP_SO_RCVBUF
        SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
        /* Register event with callback */
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d720:	69fb      	ldr	r3, [r7, #28]
 800d722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d724:	2b00      	cmp	r3, #0
 800d726:	d005      	beq.n	800d734 <recv_raw+0xa8>
 800d728:	69fb      	ldr	r3, [r7, #28]
 800d72a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d72c:	8a7a      	ldrh	r2, [r7, #18]
 800d72e:	2100      	movs	r1, #0
 800d730:	69f8      	ldr	r0, [r7, #28]
 800d732:	4798      	blx	r3
      }
    }
  }

  return 0; /* do not eat the packet */
 800d734:	2300      	movs	r3, #0
}
 800d736:	4618      	mov	r0, r3
 800d738:	3720      	adds	r7, #32
 800d73a:	46bd      	mov	sp, r7
 800d73c:	bd80      	pop	{r7, pc}
 800d73e:	bf00      	nop
 800d740:	2000c1c4 	.word	0x2000c1c4

0800d744 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b088      	sub	sp, #32
 800d748:	af00      	add	r7, sp, #0
 800d74a:	60f8      	str	r0, [r7, #12]
 800d74c:	60b9      	str	r1, [r7, #8]
 800d74e:	607a      	str	r2, [r7, #4]
 800d750:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800d752:	68bb      	ldr	r3, [r7, #8]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d105      	bne.n	800d764 <recv_udp+0x20>
 800d758:	4b34      	ldr	r3, [pc, #208]	@ (800d82c <recv_udp+0xe8>)
 800d75a:	22e5      	movs	r2, #229	@ 0xe5
 800d75c:	4934      	ldr	r1, [pc, #208]	@ (800d830 <recv_udp+0xec>)
 800d75e:	4835      	ldr	r0, [pc, #212]	@ (800d834 <recv_udp+0xf0>)
 800d760:	f010 fe48 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d105      	bne.n	800d776 <recv_udp+0x32>
 800d76a:	4b30      	ldr	r3, [pc, #192]	@ (800d82c <recv_udp+0xe8>)
 800d76c:	22e6      	movs	r2, #230	@ 0xe6
 800d76e:	4932      	ldr	r1, [pc, #200]	@ (800d838 <recv_udp+0xf4>)
 800d770:	4830      	ldr	r0, [pc, #192]	@ (800d834 <recv_udp+0xf0>)
 800d772:	f010 fe3f 	bl	801e3f4 <iprintf>
  conn = (struct netconn *)arg;
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800d77a:	69fb      	ldr	r3, [r7, #28]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d103      	bne.n	800d788 <recv_udp+0x44>
    pbuf_free(p);
 800d780:	6878      	ldr	r0, [r7, #4]
 800d782:	f004 ff05 	bl	8012590 <pbuf_free>
    return;
 800d786:	e04d      	b.n	800d824 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800d788:	69fb      	ldr	r3, [r7, #28]
 800d78a:	685b      	ldr	r3, [r3, #4]
 800d78c:	68ba      	ldr	r2, [r7, #8]
 800d78e:	429a      	cmp	r2, r3
 800d790:	d005      	beq.n	800d79e <recv_udp+0x5a>
 800d792:	4b26      	ldr	r3, [pc, #152]	@ (800d82c <recv_udp+0xe8>)
 800d794:	22ee      	movs	r2, #238	@ 0xee
 800d796:	4929      	ldr	r1, [pc, #164]	@ (800d83c <recv_udp+0xf8>)
 800d798:	4826      	ldr	r0, [pc, #152]	@ (800d834 <recv_udp+0xf0>)
 800d79a:	f010 fe2b 	bl	801e3f4 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d79e:	69fb      	ldr	r3, [r7, #28]
 800d7a0:	3310      	adds	r3, #16
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	f00e fec9 	bl	801c53a <sys_mbox_valid>
 800d7a8:	4603      	mov	r3, r0
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d103      	bne.n	800d7b6 <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800d7ae:	6878      	ldr	r0, [r7, #4]
 800d7b0:	f004 feee 	bl	8012590 <pbuf_free>
    return;
 800d7b4:	e036      	b.n	800d824 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d7b6:	2007      	movs	r0, #7
 800d7b8:	f003 ff62 	bl	8011680 <memp_malloc>
 800d7bc:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800d7be:	69bb      	ldr	r3, [r7, #24]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d103      	bne.n	800d7cc <recv_udp+0x88>
    pbuf_free(p);
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f004 fee3 	bl	8012590 <pbuf_free>
    return;
 800d7ca:	e02b      	b.n	800d824 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800d7cc:	69bb      	ldr	r3, [r7, #24]
 800d7ce:	687a      	ldr	r2, [r7, #4]
 800d7d0:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800d7d2:	69bb      	ldr	r3, [r7, #24]
 800d7d4:	687a      	ldr	r2, [r7, #4]
 800d7d6:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d002      	beq.n	800d7e4 <recv_udp+0xa0>
 800d7de:	683b      	ldr	r3, [r7, #0]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	e000      	b.n	800d7e6 <recv_udp+0xa2>
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	69ba      	ldr	r2, [r7, #24]
 800d7e8:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800d7ea:	69bb      	ldr	r3, [r7, #24]
 800d7ec:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d7ee:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	891b      	ldrh	r3, [r3, #8]
 800d7f4:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800d7f6:	69fb      	ldr	r3, [r7, #28]
 800d7f8:	3310      	adds	r3, #16
 800d7fa:	69b9      	ldr	r1, [r7, #24]
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f00e fe27 	bl	801c450 <sys_mbox_trypost>
 800d802:	4603      	mov	r3, r0
 800d804:	2b00      	cmp	r3, #0
 800d806:	d003      	beq.n	800d810 <recv_udp+0xcc>
    netbuf_delete(buf);
 800d808:	69b8      	ldr	r0, [r7, #24]
 800d80a:	f001 fc79 	bl	800f100 <netbuf_delete>
    return;
 800d80e:	e009      	b.n	800d824 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d810:	69fb      	ldr	r3, [r7, #28]
 800d812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d814:	2b00      	cmp	r3, #0
 800d816:	d005      	beq.n	800d824 <recv_udp+0xe0>
 800d818:	69fb      	ldr	r3, [r7, #28]
 800d81a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d81c:	8afa      	ldrh	r2, [r7, #22]
 800d81e:	2100      	movs	r1, #0
 800d820:	69f8      	ldr	r0, [r7, #28]
 800d822:	4798      	blx	r3
  }
}
 800d824:	3720      	adds	r7, #32
 800d826:	46bd      	mov	sp, r7
 800d828:	bd80      	pop	{r7, pc}
 800d82a:	bf00      	nop
 800d82c:	08021618 	.word	0x08021618
 800d830:	08021690 	.word	0x08021690
 800d834:	0802165c 	.word	0x0802165c
 800d838:	080216b4 	.word	0x080216b4
 800d83c:	080216d4 	.word	0x080216d4

0800d840 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b088      	sub	sp, #32
 800d844:	af00      	add	r7, sp, #0
 800d846:	60f8      	str	r0, [r7, #12]
 800d848:	60b9      	str	r1, [r7, #8]
 800d84a:	607a      	str	r2, [r7, #4]
 800d84c:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800d84e:	68bb      	ldr	r3, [r7, #8]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d106      	bne.n	800d862 <recv_tcp+0x22>
 800d854:	4b36      	ldr	r3, [pc, #216]	@ (800d930 <recv_tcp+0xf0>)
 800d856:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800d85a:	4936      	ldr	r1, [pc, #216]	@ (800d934 <recv_tcp+0xf4>)
 800d85c:	4836      	ldr	r0, [pc, #216]	@ (800d938 <recv_tcp+0xf8>)
 800d85e:	f010 fdc9 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d106      	bne.n	800d876 <recv_tcp+0x36>
 800d868:	4b31      	ldr	r3, [pc, #196]	@ (800d930 <recv_tcp+0xf0>)
 800d86a:	f240 122d 	movw	r2, #301	@ 0x12d
 800d86e:	4933      	ldr	r1, [pc, #204]	@ (800d93c <recv_tcp+0xfc>)
 800d870:	4831      	ldr	r0, [pc, #196]	@ (800d938 <recv_tcp+0xf8>)
 800d872:	f010 fdbf 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800d876:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d006      	beq.n	800d88c <recv_tcp+0x4c>
 800d87e:	4b2c      	ldr	r3, [pc, #176]	@ (800d930 <recv_tcp+0xf0>)
 800d880:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 800d884:	492e      	ldr	r1, [pc, #184]	@ (800d940 <recv_tcp+0x100>)
 800d886:	482c      	ldr	r0, [pc, #176]	@ (800d938 <recv_tcp+0xf8>)
 800d888:	f010 fdb4 	bl	801e3f4 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d102      	bne.n	800d89c <recv_tcp+0x5c>
    return ERR_VAL;
 800d896:	f06f 0305 	mvn.w	r3, #5
 800d89a:	e045      	b.n	800d928 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800d89c:	697b      	ldr	r3, [r7, #20]
 800d89e:	685b      	ldr	r3, [r3, #4]
 800d8a0:	68ba      	ldr	r2, [r7, #8]
 800d8a2:	429a      	cmp	r2, r3
 800d8a4:	d006      	beq.n	800d8b4 <recv_tcp+0x74>
 800d8a6:	4b22      	ldr	r3, [pc, #136]	@ (800d930 <recv_tcp+0xf0>)
 800d8a8:	f240 1235 	movw	r2, #309	@ 0x135
 800d8ac:	4925      	ldr	r1, [pc, #148]	@ (800d944 <recv_tcp+0x104>)
 800d8ae:	4822      	ldr	r0, [pc, #136]	@ (800d938 <recv_tcp+0xf8>)
 800d8b0:	f010 fda0 	bl	801e3f4 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	3310      	adds	r3, #16
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	f00e fe3e 	bl	801c53a <sys_mbox_valid>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d10d      	bne.n	800d8e0 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d008      	beq.n	800d8dc <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	891b      	ldrh	r3, [r3, #8]
 800d8ce:	4619      	mov	r1, r3
 800d8d0:	68b8      	ldr	r0, [r7, #8]
 800d8d2:	f006 f8d5 	bl	8013a80 <tcp_recved>
      pbuf_free(p);
 800d8d6:	6878      	ldr	r0, [r7, #4]
 800d8d8:	f004 fe5a 	bl	8012590 <pbuf_free>
    }
    return ERR_OK;
 800d8dc:	2300      	movs	r3, #0
 800d8de:	e023      	b.n	800d928 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d005      	beq.n	800d8f2 <recv_tcp+0xb2>
    msg = p;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	891b      	ldrh	r3, [r3, #8]
 800d8ee:	83fb      	strh	r3, [r7, #30]
 800d8f0:	e003      	b.n	800d8fa <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800d8f2:	4b15      	ldr	r3, [pc, #84]	@ (800d948 <recv_tcp+0x108>)
 800d8f4:	61bb      	str	r3, [r7, #24]
    len = 0;
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800d8fa:	697b      	ldr	r3, [r7, #20]
 800d8fc:	3310      	adds	r3, #16
 800d8fe:	69b9      	ldr	r1, [r7, #24]
 800d900:	4618      	mov	r0, r3
 800d902:	f00e fda5 	bl	801c450 <sys_mbox_trypost>
 800d906:	4603      	mov	r3, r0
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d002      	beq.n	800d912 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800d90c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d910:	e00a      	b.n	800d928 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d912:	697b      	ldr	r3, [r7, #20]
 800d914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d916:	2b00      	cmp	r3, #0
 800d918:	d005      	beq.n	800d926 <recv_tcp+0xe6>
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d91e:	8bfa      	ldrh	r2, [r7, #30]
 800d920:	2100      	movs	r1, #0
 800d922:	6978      	ldr	r0, [r7, #20]
 800d924:	4798      	blx	r3
  }

  return ERR_OK;
 800d926:	2300      	movs	r3, #0
}
 800d928:	4618      	mov	r0, r3
 800d92a:	3720      	adds	r7, #32
 800d92c:	46bd      	mov	sp, r7
 800d92e:	bd80      	pop	{r7, pc}
 800d930:	08021618 	.word	0x08021618
 800d934:	080216f4 	.word	0x080216f4
 800d938:	0802165c 	.word	0x0802165c
 800d93c:	08021718 	.word	0x08021718
 800d940:	08021738 	.word	0x08021738
 800d944:	08021750 	.word	0x08021750
 800d948:	08024c5a 	.word	0x08024c5a

0800d94c <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b084      	sub	sp, #16
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
 800d954:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d106      	bne.n	800d96e <poll_tcp+0x22>
 800d960:	4b29      	ldr	r3, [pc, #164]	@ (800da08 <poll_tcp+0xbc>)
 800d962:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 800d966:	4929      	ldr	r1, [pc, #164]	@ (800da0c <poll_tcp+0xc0>)
 800d968:	4829      	ldr	r0, [pc, #164]	@ (800da10 <poll_tcp+0xc4>)
 800d96a:	f010 fd43 	bl	801e3f4 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	785b      	ldrb	r3, [r3, #1]
 800d972:	2b01      	cmp	r3, #1
 800d974:	d104      	bne.n	800d980 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d976:	2101      	movs	r1, #1
 800d978:	68f8      	ldr	r0, [r7, #12]
 800d97a:	f001 f823 	bl	800e9c4 <lwip_netconn_do_writemore>
 800d97e:	e016      	b.n	800d9ae <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	785b      	ldrb	r3, [r3, #1]
 800d984:	2b04      	cmp	r3, #4
 800d986:	d112      	bne.n	800d9ae <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	6a1b      	ldr	r3, [r3, #32]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d00a      	beq.n	800d9a6 <poll_tcp+0x5a>
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	6a1b      	ldr	r3, [r3, #32]
 800d994:	7a5b      	ldrb	r3, [r3, #9]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d005      	beq.n	800d9a6 <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	6a1b      	ldr	r3, [r3, #32]
 800d99e:	7a5a      	ldrb	r2, [r3, #9]
 800d9a0:	3a01      	subs	r2, #1
 800d9a2:	b2d2      	uxtb	r2, r2
 800d9a4:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d9a6:	2101      	movs	r1, #1
 800d9a8:	68f8      	ldr	r0, [r7, #12]
 800d9aa:	f000 fc21 	bl	800e1f0 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	7f1b      	ldrb	r3, [r3, #28]
 800d9b2:	f003 0310 	and.w	r3, r3, #16
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d021      	beq.n	800d9fe <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	685b      	ldr	r3, [r3, #4]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d01d      	beq.n	800d9fe <poll_tcp+0xb2>
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	685b      	ldr	r3, [r3, #4]
 800d9c6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800d9ca:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800d9ce:	d316      	bcc.n	800d9fe <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	685b      	ldr	r3, [r3, #4]
 800d9d4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d9d8:	2b04      	cmp	r3, #4
 800d9da:	d810      	bhi.n	800d9fe <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	7f1b      	ldrb	r3, [r3, #28]
 800d9e0:	f023 0310 	bic.w	r3, r3, #16
 800d9e4:	b2da      	uxtb	r2, r3
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d005      	beq.n	800d9fe <poll_tcp+0xb2>
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	2102      	movs	r1, #2
 800d9fa:	68f8      	ldr	r0, [r7, #12]
 800d9fc:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d9fe:	2300      	movs	r3, #0
}
 800da00:	4618      	mov	r0, r3
 800da02:	3710      	adds	r7, #16
 800da04:	46bd      	mov	sp, r7
 800da06:	bd80      	pop	{r7, pc}
 800da08:	08021618 	.word	0x08021618
 800da0c:	08021770 	.word	0x08021770
 800da10:	0802165c 	.word	0x0802165c

0800da14 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b086      	sub	sp, #24
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	60b9      	str	r1, [r7, #8]
 800da1e:	4613      	mov	r3, r2
 800da20:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800da26:	697b      	ldr	r3, [r7, #20]
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d106      	bne.n	800da3a <sent_tcp+0x26>
 800da2c:	4b20      	ldr	r3, [pc, #128]	@ (800dab0 <sent_tcp+0x9c>)
 800da2e:	f240 1293 	movw	r2, #403	@ 0x193
 800da32:	4920      	ldr	r1, [pc, #128]	@ (800dab4 <sent_tcp+0xa0>)
 800da34:	4820      	ldr	r0, [pc, #128]	@ (800dab8 <sent_tcp+0xa4>)
 800da36:	f010 fcdd 	bl	801e3f4 <iprintf>

  if (conn) {
 800da3a:	697b      	ldr	r3, [r7, #20]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d032      	beq.n	800daa6 <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800da40:	697b      	ldr	r3, [r7, #20]
 800da42:	785b      	ldrb	r3, [r3, #1]
 800da44:	2b01      	cmp	r3, #1
 800da46:	d104      	bne.n	800da52 <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800da48:	2101      	movs	r1, #1
 800da4a:	6978      	ldr	r0, [r7, #20]
 800da4c:	f000 ffba 	bl	800e9c4 <lwip_netconn_do_writemore>
 800da50:	e007      	b.n	800da62 <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	785b      	ldrb	r3, [r3, #1]
 800da56:	2b04      	cmp	r3, #4
 800da58:	d103      	bne.n	800da62 <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800da5a:	2101      	movs	r1, #1
 800da5c:	6978      	ldr	r0, [r7, #20]
 800da5e:	f000 fbc7 	bl	800e1f0 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	685b      	ldr	r3, [r3, #4]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d01d      	beq.n	800daa6 <sent_tcp+0x92>
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	685b      	ldr	r3, [r3, #4]
 800da6e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800da72:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800da76:	d316      	bcc.n	800daa6 <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800da78:	697b      	ldr	r3, [r7, #20]
 800da7a:	685b      	ldr	r3, [r3, #4]
 800da7c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800da80:	2b04      	cmp	r3, #4
 800da82:	d810      	bhi.n	800daa6 <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800da84:	697b      	ldr	r3, [r7, #20]
 800da86:	7f1b      	ldrb	r3, [r3, #28]
 800da88:	f023 0310 	bic.w	r3, r3, #16
 800da8c:	b2da      	uxtb	r2, r3
 800da8e:	697b      	ldr	r3, [r7, #20]
 800da90:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800da92:	697b      	ldr	r3, [r7, #20]
 800da94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da96:	2b00      	cmp	r3, #0
 800da98:	d005      	beq.n	800daa6 <sent_tcp+0x92>
 800da9a:	697b      	ldr	r3, [r7, #20]
 800da9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da9e:	88fa      	ldrh	r2, [r7, #6]
 800daa0:	2102      	movs	r1, #2
 800daa2:	6978      	ldr	r0, [r7, #20]
 800daa4:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800daa6:	2300      	movs	r3, #0
}
 800daa8:	4618      	mov	r0, r3
 800daaa:	3718      	adds	r7, #24
 800daac:	46bd      	mov	sp, r7
 800daae:	bd80      	pop	{r7, pc}
 800dab0:	08021618 	.word	0x08021618
 800dab4:	08021770 	.word	0x08021770
 800dab8:	0802165c 	.word	0x0802165c

0800dabc <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b088      	sub	sp, #32
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
 800dac4:	460b      	mov	r3, r1
 800dac6:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800dacc:	69fb      	ldr	r3, [r7, #28]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d106      	bne.n	800dae0 <err_tcp+0x24>
 800dad2:	4b5f      	ldr	r3, [pc, #380]	@ (800dc50 <err_tcp+0x194>)
 800dad4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800dad8:	495e      	ldr	r1, [pc, #376]	@ (800dc54 <err_tcp+0x198>)
 800dada:	485f      	ldr	r0, [pc, #380]	@ (800dc58 <err_tcp+0x19c>)
 800dadc:	f010 fc8a 	bl	801e3f4 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800dae0:	f00e fe46 	bl	801c770 <sys_arch_protect>
 800dae4:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800dae6:	69fb      	ldr	r3, [r7, #28]
 800dae8:	2200      	movs	r2, #0
 800daea:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800daec:	69fb      	ldr	r3, [r7, #28]
 800daee:	78fa      	ldrb	r2, [r7, #3]
 800daf0:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800daf2:	69fb      	ldr	r3, [r7, #28]
 800daf4:	7f1b      	ldrb	r3, [r3, #28]
 800daf6:	f043 0301 	orr.w	r3, r3, #1
 800dafa:	b2da      	uxtb	r2, r3
 800dafc:	69fb      	ldr	r3, [r7, #28]
 800dafe:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800db00:	69fb      	ldr	r3, [r7, #28]
 800db02:	785b      	ldrb	r3, [r3, #1]
 800db04:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800db06:	69fb      	ldr	r3, [r7, #28]
 800db08:	2200      	movs	r2, #0
 800db0a:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800db0c:	69b8      	ldr	r0, [r7, #24]
 800db0e:	f00e fe3d 	bl	801c78c <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800db12:	69fb      	ldr	r3, [r7, #28]
 800db14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db16:	2b00      	cmp	r3, #0
 800db18:	d005      	beq.n	800db26 <err_tcp+0x6a>
 800db1a:	69fb      	ldr	r3, [r7, #28]
 800db1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db1e:	2200      	movs	r2, #0
 800db20:	2104      	movs	r1, #4
 800db22:	69f8      	ldr	r0, [r7, #28]
 800db24:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800db26:	69fb      	ldr	r3, [r7, #28]
 800db28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d005      	beq.n	800db3a <err_tcp+0x7e>
 800db2e:	69fb      	ldr	r3, [r7, #28]
 800db30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db32:	2200      	movs	r2, #0
 800db34:	2100      	movs	r1, #0
 800db36:	69f8      	ldr	r0, [r7, #28]
 800db38:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800db3a:	69fb      	ldr	r3, [r7, #28]
 800db3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d005      	beq.n	800db4e <err_tcp+0x92>
 800db42:	69fb      	ldr	r3, [r7, #28]
 800db44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db46:	2200      	movs	r2, #0
 800db48:	2102      	movs	r1, #2
 800db4a:	69f8      	ldr	r0, [r7, #28]
 800db4c:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800db4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800db52:	4618      	mov	r0, r3
 800db54:	f7ff fd2a 	bl	800d5ac <lwip_netconn_err_to_msg>
 800db58:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800db5a:	69fb      	ldr	r3, [r7, #28]
 800db5c:	3310      	adds	r3, #16
 800db5e:	4618      	mov	r0, r3
 800db60:	f00e fceb 	bl	801c53a <sys_mbox_valid>
 800db64:	4603      	mov	r3, r0
 800db66:	2b00      	cmp	r3, #0
 800db68:	d005      	beq.n	800db76 <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800db6a:	69fb      	ldr	r3, [r7, #28]
 800db6c:	3310      	adds	r3, #16
 800db6e:	6939      	ldr	r1, [r7, #16]
 800db70:	4618      	mov	r0, r3
 800db72:	f00e fc6d 	bl	801c450 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800db76:	69fb      	ldr	r3, [r7, #28]
 800db78:	3314      	adds	r3, #20
 800db7a:	4618      	mov	r0, r3
 800db7c:	f00e fcdd 	bl	801c53a <sys_mbox_valid>
 800db80:	4603      	mov	r3, r0
 800db82:	2b00      	cmp	r3, #0
 800db84:	d005      	beq.n	800db92 <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800db86:	69fb      	ldr	r3, [r7, #28]
 800db88:	3314      	adds	r3, #20
 800db8a:	6939      	ldr	r1, [r7, #16]
 800db8c:	4618      	mov	r0, r3
 800db8e:	f00e fc5f 	bl	801c450 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800db92:	7dfb      	ldrb	r3, [r7, #23]
 800db94:	2b01      	cmp	r3, #1
 800db96:	d005      	beq.n	800dba4 <err_tcp+0xe8>
 800db98:	7dfb      	ldrb	r3, [r7, #23]
 800db9a:	2b04      	cmp	r3, #4
 800db9c:	d002      	beq.n	800dba4 <err_tcp+0xe8>
 800db9e:	7dfb      	ldrb	r3, [r7, #23]
 800dba0:	2b03      	cmp	r3, #3
 800dba2:	d143      	bne.n	800dc2c <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800dba4:	69fb      	ldr	r3, [r7, #28]
 800dba6:	7f1b      	ldrb	r3, [r3, #28]
 800dba8:	f003 0304 	and.w	r3, r3, #4
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	bf14      	ite	ne
 800dbb0:	2301      	movne	r3, #1
 800dbb2:	2300      	moveq	r3, #0
 800dbb4:	b2db      	uxtb	r3, r3
 800dbb6:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800dbb8:	69fb      	ldr	r3, [r7, #28]
 800dbba:	7f1b      	ldrb	r3, [r3, #28]
 800dbbc:	f023 0304 	bic.w	r3, r3, #4
 800dbc0:	b2da      	uxtb	r2, r3
 800dbc2:	69fb      	ldr	r3, [r7, #28]
 800dbc4:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d13b      	bne.n	800dc44 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800dbcc:	69fb      	ldr	r3, [r7, #28]
 800dbce:	6a1b      	ldr	r3, [r3, #32]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d106      	bne.n	800dbe2 <err_tcp+0x126>
 800dbd4:	4b1e      	ldr	r3, [pc, #120]	@ (800dc50 <err_tcp+0x194>)
 800dbd6:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800dbda:	4920      	ldr	r1, [pc, #128]	@ (800dc5c <err_tcp+0x1a0>)
 800dbdc:	481e      	ldr	r0, [pc, #120]	@ (800dc58 <err_tcp+0x19c>)
 800dbde:	f010 fc09 	bl	801e3f4 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800dbe2:	7dfb      	ldrb	r3, [r7, #23]
 800dbe4:	2b04      	cmp	r3, #4
 800dbe6:	d104      	bne.n	800dbf2 <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800dbe8:	69fb      	ldr	r3, [r7, #28]
 800dbea:	6a1b      	ldr	r3, [r3, #32]
 800dbec:	2200      	movs	r2, #0
 800dbee:	711a      	strb	r2, [r3, #4]
 800dbf0:	e003      	b.n	800dbfa <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800dbf2:	69fb      	ldr	r3, [r7, #28]
 800dbf4:	6a1b      	ldr	r3, [r3, #32]
 800dbf6:	78fa      	ldrb	r2, [r7, #3]
 800dbf8:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800dbfa:	69fb      	ldr	r3, [r7, #28]
 800dbfc:	6a1b      	ldr	r3, [r3, #32]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	330c      	adds	r3, #12
 800dc02:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800dc04:	68b8      	ldr	r0, [r7, #8]
 800dc06:	f00e fd29 	bl	801c65c <sys_sem_valid>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d106      	bne.n	800dc1e <err_tcp+0x162>
 800dc10:	4b0f      	ldr	r3, [pc, #60]	@ (800dc50 <err_tcp+0x194>)
 800dc12:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800dc16:	4912      	ldr	r1, [pc, #72]	@ (800dc60 <err_tcp+0x1a4>)
 800dc18:	480f      	ldr	r0, [pc, #60]	@ (800dc58 <err_tcp+0x19c>)
 800dc1a:	f010 fbeb 	bl	801e3f4 <iprintf>
      conn->current_msg = NULL;
 800dc1e:	69fb      	ldr	r3, [r7, #28]
 800dc20:	2200      	movs	r2, #0
 800dc22:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800dc24:	68b8      	ldr	r0, [r7, #8]
 800dc26:	f00e fcff 	bl	801c628 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800dc2a:	e00b      	b.n	800dc44 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800dc2c:	69fb      	ldr	r3, [r7, #28]
 800dc2e:	6a1b      	ldr	r3, [r3, #32]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d008      	beq.n	800dc46 <err_tcp+0x18a>
 800dc34:	4b06      	ldr	r3, [pc, #24]	@ (800dc50 <err_tcp+0x194>)
 800dc36:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800dc3a:	490a      	ldr	r1, [pc, #40]	@ (800dc64 <err_tcp+0x1a8>)
 800dc3c:	4806      	ldr	r0, [pc, #24]	@ (800dc58 <err_tcp+0x19c>)
 800dc3e:	f010 fbd9 	bl	801e3f4 <iprintf>
  }
}
 800dc42:	e000      	b.n	800dc46 <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800dc44:	bf00      	nop
}
 800dc46:	bf00      	nop
 800dc48:	3720      	adds	r7, #32
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}
 800dc4e:	bf00      	nop
 800dc50:	08021618 	.word	0x08021618
 800dc54:	08021770 	.word	0x08021770
 800dc58:	0802165c 	.word	0x0802165c
 800dc5c:	08021780 	.word	0x08021780
 800dc60:	0802179c 	.word	0x0802179c
 800dc64:	080217b8 	.word	0x080217b8

0800dc68 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b084      	sub	sp, #16
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	685b      	ldr	r3, [r3, #4]
 800dc74:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800dc76:	6879      	ldr	r1, [r7, #4]
 800dc78:	68f8      	ldr	r0, [r7, #12]
 800dc7a:	f006 fdc9 	bl	8014810 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800dc7e:	490a      	ldr	r1, [pc, #40]	@ (800dca8 <setup_tcp+0x40>)
 800dc80:	68f8      	ldr	r0, [r7, #12]
 800dc82:	f006 fdd7 	bl	8014834 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800dc86:	4909      	ldr	r1, [pc, #36]	@ (800dcac <setup_tcp+0x44>)
 800dc88:	68f8      	ldr	r0, [r7, #12]
 800dc8a:	f006 fdf5 	bl	8014878 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800dc8e:	2202      	movs	r2, #2
 800dc90:	4907      	ldr	r1, [pc, #28]	@ (800dcb0 <setup_tcp+0x48>)
 800dc92:	68f8      	ldr	r0, [r7, #12]
 800dc94:	f006 fe4c 	bl	8014930 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800dc98:	4906      	ldr	r1, [pc, #24]	@ (800dcb4 <setup_tcp+0x4c>)
 800dc9a:	68f8      	ldr	r0, [r7, #12]
 800dc9c:	f006 fe0e 	bl	80148bc <tcp_err>
}
 800dca0:	bf00      	nop
 800dca2:	3710      	adds	r7, #16
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}
 800dca8:	0800d841 	.word	0x0800d841
 800dcac:	0800da15 	.word	0x0800da15
 800dcb0:	0800d94d 	.word	0x0800d94d
 800dcb4:	0800dabd 	.word	0x0800dabd

0800dcb8 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800dcb8:	b590      	push	{r4, r7, lr}
 800dcba:	b089      	sub	sp, #36	@ 0x24
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	60f8      	str	r0, [r7, #12]
 800dcc0:	60b9      	str	r1, [r7, #8]
 800dcc2:	4613      	mov	r3, r2
 800dcc4:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800dcca:	69fb      	ldr	r3, [r7, #28]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d102      	bne.n	800dcd6 <accept_function+0x1e>
    return ERR_VAL;
 800dcd0:	f06f 0305 	mvn.w	r3, #5
 800dcd4:	e0a1      	b.n	800de1a <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800dcd6:	69fb      	ldr	r3, [r7, #28]
 800dcd8:	3314      	adds	r3, #20
 800dcda:	4618      	mov	r0, r3
 800dcdc:	f00e fc2d 	bl	801c53a <sys_mbox_valid>
 800dce0:	4603      	mov	r3, r0
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d102      	bne.n	800dcec <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800dce6:	f06f 0305 	mvn.w	r3, #5
 800dcea:	e096      	b.n	800de1a <accept_function+0x162>
  }

  if (newpcb == NULL) {
 800dcec:	68bb      	ldr	r3, [r7, #8]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d11b      	bne.n	800dd2a <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800dcf2:	69fb      	ldr	r3, [r7, #28]
 800dcf4:	f103 0414 	add.w	r4, r3, #20
 800dcf8:	f06f 000c 	mvn.w	r0, #12
 800dcfc:	f7ff fc56 	bl	800d5ac <lwip_netconn_err_to_msg>
 800dd00:	4603      	mov	r3, r0
 800dd02:	4619      	mov	r1, r3
 800dd04:	4620      	mov	r0, r4
 800dd06:	f00e fba3 	bl	801c450 <sys_mbox_trypost>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d109      	bne.n	800dd24 <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dd10:	69fb      	ldr	r3, [r7, #28]
 800dd12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d005      	beq.n	800dd24 <accept_function+0x6c>
 800dd18:	69fb      	ldr	r3, [r7, #28]
 800dd1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	2100      	movs	r1, #0
 800dd20:	69f8      	ldr	r0, [r7, #28]
 800dd22:	4798      	blx	r3
    }
    return ERR_VAL;
 800dd24:	f06f 0305 	mvn.w	r3, #5
 800dd28:	e077      	b.n	800de1a <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800dd2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d006      	beq.n	800dd40 <accept_function+0x88>
 800dd32:	4b3c      	ldr	r3, [pc, #240]	@ (800de24 <accept_function+0x16c>)
 800dd34:	f240 222a 	movw	r2, #554	@ 0x22a
 800dd38:	493b      	ldr	r1, [pc, #236]	@ (800de28 <accept_function+0x170>)
 800dd3a:	483c      	ldr	r0, [pc, #240]	@ (800de2c <accept_function+0x174>)
 800dd3c:	f010 fb5a 	bl	801e3f4 <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800dd40:	69fb      	ldr	r3, [r7, #28]
 800dd42:	781a      	ldrb	r2, [r3, #0]
 800dd44:	69fb      	ldr	r3, [r7, #28]
 800dd46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd48:	4619      	mov	r1, r3
 800dd4a:	4610      	mov	r0, r2
 800dd4c:	f000 f912 	bl	800df74 <netconn_alloc>
 800dd50:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800dd52:	69bb      	ldr	r3, [r7, #24]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d11b      	bne.n	800dd90 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800dd58:	69fb      	ldr	r3, [r7, #28]
 800dd5a:	f103 0414 	add.w	r4, r3, #20
 800dd5e:	f06f 000c 	mvn.w	r0, #12
 800dd62:	f7ff fc23 	bl	800d5ac <lwip_netconn_err_to_msg>
 800dd66:	4603      	mov	r3, r0
 800dd68:	4619      	mov	r1, r3
 800dd6a:	4620      	mov	r0, r4
 800dd6c:	f00e fb70 	bl	801c450 <sys_mbox_trypost>
 800dd70:	4603      	mov	r3, r0
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d109      	bne.n	800dd8a <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dd76:	69fb      	ldr	r3, [r7, #28]
 800dd78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d005      	beq.n	800dd8a <accept_function+0xd2>
 800dd7e:	69fb      	ldr	r3, [r7, #28]
 800dd80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd82:	2200      	movs	r2, #0
 800dd84:	2100      	movs	r1, #0
 800dd86:	69f8      	ldr	r0, [r7, #28]
 800dd88:	4798      	blx	r3
    }
    return ERR_MEM;
 800dd8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dd8e:	e044      	b.n	800de1a <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 800dd90:	69bb      	ldr	r3, [r7, #24]
 800dd92:	68ba      	ldr	r2, [r7, #8]
 800dd94:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800dd96:	69b8      	ldr	r0, [r7, #24]
 800dd98:	f7ff ff66 	bl	800dc68 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800dd9c:	69fb      	ldr	r3, [r7, #28]
 800dd9e:	3314      	adds	r3, #20
 800dda0:	69b9      	ldr	r1, [r7, #24]
 800dda2:	4618      	mov	r0, r3
 800dda4:	f00e fb54 	bl	801c450 <sys_mbox_trypost>
 800dda8:	4603      	mov	r3, r0
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d02a      	beq.n	800de04 <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800ddae:	69bb      	ldr	r3, [r7, #24]
 800ddb0:	685b      	ldr	r3, [r3, #4]
 800ddb2:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800ddb4:	2100      	movs	r1, #0
 800ddb6:	6978      	ldr	r0, [r7, #20]
 800ddb8:	f006 fd2a 	bl	8014810 <tcp_arg>
    tcp_recv(pcb, NULL);
 800ddbc:	2100      	movs	r1, #0
 800ddbe:	6978      	ldr	r0, [r7, #20]
 800ddc0:	f006 fd38 	bl	8014834 <tcp_recv>
    tcp_sent(pcb, NULL);
 800ddc4:	2100      	movs	r1, #0
 800ddc6:	6978      	ldr	r0, [r7, #20]
 800ddc8:	f006 fd56 	bl	8014878 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800ddcc:	2200      	movs	r2, #0
 800ddce:	2100      	movs	r1, #0
 800ddd0:	6978      	ldr	r0, [r7, #20]
 800ddd2:	f006 fdad 	bl	8014930 <tcp_poll>
    tcp_err(pcb, NULL);
 800ddd6:	2100      	movs	r1, #0
 800ddd8:	6978      	ldr	r0, [r7, #20]
 800ddda:	f006 fd6f 	bl	80148bc <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800ddde:	69bb      	ldr	r3, [r7, #24]
 800dde0:	2200      	movs	r2, #0
 800dde2:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800dde4:	69bb      	ldr	r3, [r7, #24]
 800dde6:	3310      	adds	r3, #16
 800dde8:	4618      	mov	r0, r3
 800ddea:	f00e fb1f 	bl	801c42c <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800ddee:	69bb      	ldr	r3, [r7, #24]
 800ddf0:	3310      	adds	r3, #16
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f00e fbb2 	bl	801c55c <sys_mbox_set_invalid>
    netconn_free(newconn);
 800ddf8:	69b8      	ldr	r0, [r7, #24]
 800ddfa:	f000 f931 	bl	800e060 <netconn_free>
    return ERR_MEM;
 800ddfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800de02:	e00a      	b.n	800de1a <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800de04:	69fb      	ldr	r3, [r7, #28]
 800de06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d005      	beq.n	800de18 <accept_function+0x160>
 800de0c:	69fb      	ldr	r3, [r7, #28]
 800de0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de10:	2200      	movs	r2, #0
 800de12:	2100      	movs	r1, #0
 800de14:	69f8      	ldr	r0, [r7, #28]
 800de16:	4798      	blx	r3
  }

  return ERR_OK;
 800de18:	2300      	movs	r3, #0
}
 800de1a:	4618      	mov	r0, r3
 800de1c:	3724      	adds	r7, #36	@ 0x24
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd90      	pop	{r4, r7, pc}
 800de22:	bf00      	nop
 800de24:	08021618 	.word	0x08021618
 800de28:	080217d4 	.word	0x080217d4
 800de2c:	0802165c 	.word	0x0802165c

0800de30 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800de30:	b590      	push	{r4, r7, lr}
 800de32:	b085      	sub	sp, #20
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800de38:	2300      	movs	r3, #0
 800de3a:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	685b      	ldr	r3, [r3, #4]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d006      	beq.n	800de54 <pcb_new+0x24>
 800de46:	4b3b      	ldr	r3, [pc, #236]	@ (800df34 <pcb_new+0x104>)
 800de48:	f240 2265 	movw	r2, #613	@ 0x265
 800de4c:	493a      	ldr	r1, [pc, #232]	@ (800df38 <pcb_new+0x108>)
 800de4e:	483b      	ldr	r0, [pc, #236]	@ (800df3c <pcb_new+0x10c>)
 800de50:	f010 fad0 	bl	801e3f4 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de5e:	2b40      	cmp	r3, #64	@ 0x40
 800de60:	d006      	beq.n	800de70 <pcb_new+0x40>
 800de62:	2b40      	cmp	r3, #64	@ 0x40
 800de64:	dc52      	bgt.n	800df0c <pcb_new+0xdc>
 800de66:	2b10      	cmp	r3, #16
 800de68:	d03d      	beq.n	800dee6 <pcb_new+0xb6>
 800de6a:	2b20      	cmp	r3, #32
 800de6c:	d01a      	beq.n	800dea4 <pcb_new+0x74>
 800de6e:	e04d      	b.n	800df0c <pcb_new+0xdc>
#if LWIP_RAW
    case NETCONN_RAW:
      msg->conn->pcb.raw = raw_new_ip_type(iptype, msg->msg.n.proto);
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	7a1a      	ldrb	r2, [r3, #8]
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681c      	ldr	r4, [r3, #0]
 800de78:	7bfb      	ldrb	r3, [r7, #15]
 800de7a:	4611      	mov	r1, r2
 800de7c:	4618      	mov	r0, r3
 800de7e:	f005 f885 	bl	8012f8c <raw_new_ip_type>
 800de82:	4603      	mov	r3, r0
 800de84:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.raw != NULL) {
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	685b      	ldr	r3, [r3, #4]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d041      	beq.n	800df14 <pcb_new+0xe4>
        if (NETCONNTYPE_ISIPV6(msg->conn->type) && msg->conn->pcb.raw->protocol == IP6_NEXTH_ICMP6) {
          msg->conn->pcb.raw->chksum_reqd = 1;
          msg->conn->pcb.raw->chksum_offset = 2;
        }
#endif /* LWIP_IPV6 */
        raw_recv(msg->conn->pcb.raw, recv_raw, msg->conn);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	6858      	ldr	r0, [r3, #4]
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	461a      	mov	r2, r3
 800de9c:	4928      	ldr	r1, [pc, #160]	@ (800df40 <pcb_new+0x110>)
 800de9e:	f004 ff14 	bl	8012cca <raw_recv>
      }
      break;
 800dea2:	e037      	b.n	800df14 <pcb_new+0xe4>
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681c      	ldr	r4, [r3, #0]
 800dea8:	7bfb      	ldrb	r3, [r7, #15]
 800deaa:	4618      	mov	r0, r3
 800deac:	f00b ff8d 	bl	8019dca <udp_new_ip_type>
 800deb0:	4603      	mov	r3, r0
 800deb2:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	685b      	ldr	r3, [r3, #4]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d02c      	beq.n	800df18 <pcb_new+0xe8>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	781b      	ldrb	r3, [r3, #0]
 800dec4:	2b22      	cmp	r3, #34	@ 0x22
 800dec6:	d104      	bne.n	800ded2 <pcb_new+0xa2>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	685b      	ldr	r3, [r3, #4]
 800dece:	2201      	movs	r2, #1
 800ded0:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	6858      	ldr	r0, [r3, #4]
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	461a      	mov	r2, r3
 800dede:	4919      	ldr	r1, [pc, #100]	@ (800df44 <pcb_new+0x114>)
 800dee0:	f00b fefa 	bl	8019cd8 <udp_recv>
      }
      break;
 800dee4:	e018      	b.n	800df18 <pcb_new+0xe8>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681c      	ldr	r4, [r3, #0]
 800deea:	7bfb      	ldrb	r3, [r7, #15]
 800deec:	4618      	mov	r0, r3
 800deee:	f006 fc81 	bl	80147f4 <tcp_new_ip_type>
 800def2:	4603      	mov	r3, r0
 800def4:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d00d      	beq.n	800df1c <pcb_new+0xec>
        setup_tcp(msg->conn);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	4618      	mov	r0, r3
 800df06:	f7ff feaf 	bl	800dc68 <setup_tcp>
      }
      break;
 800df0a:	e007      	b.n	800df1c <pcb_new+0xec>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	22fa      	movs	r2, #250	@ 0xfa
 800df10:	711a      	strb	r2, [r3, #4]
      return;
 800df12:	e00c      	b.n	800df2e <pcb_new+0xfe>
      break;
 800df14:	bf00      	nop
 800df16:	e002      	b.n	800df1e <pcb_new+0xee>
      break;
 800df18:	bf00      	nop
 800df1a:	e000      	b.n	800df1e <pcb_new+0xee>
      break;
 800df1c:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	685b      	ldr	r3, [r3, #4]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d102      	bne.n	800df2e <pcb_new+0xfe>
    msg->err = ERR_MEM;
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	22ff      	movs	r2, #255	@ 0xff
 800df2c:	711a      	strb	r2, [r3, #4]
  }
}
 800df2e:	3714      	adds	r7, #20
 800df30:	46bd      	mov	sp, r7
 800df32:	bd90      	pop	{r4, r7, pc}
 800df34:	08021618 	.word	0x08021618
 800df38:	080217fc 	.word	0x080217fc
 800df3c:	0802165c 	.word	0x0802165c
 800df40:	0800d68d 	.word	0x0800d68d
 800df44:	0800d745 	.word	0x0800d745

0800df48 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b084      	sub	sp, #16
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	2200      	movs	r2, #0
 800df58:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	685b      	ldr	r3, [r3, #4]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d102      	bne.n	800df6a <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800df64:	68f8      	ldr	r0, [r7, #12]
 800df66:	f7ff ff63 	bl	800de30 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800df6a:	bf00      	nop
 800df6c:	3710      	adds	r7, #16
 800df6e:	46bd      	mov	sp, r7
 800df70:	bd80      	pop	{r7, pc}
	...

0800df74 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b086      	sub	sp, #24
 800df78:	af00      	add	r7, sp, #0
 800df7a:	4603      	mov	r3, r0
 800df7c:	6039      	str	r1, [r7, #0]
 800df7e:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800df80:	2300      	movs	r3, #0
 800df82:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800df84:	2008      	movs	r0, #8
 800df86:	f003 fb7b 	bl	8011680 <memp_malloc>
 800df8a:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d101      	bne.n	800df96 <netconn_alloc+0x22>
    return NULL;
 800df92:	2300      	movs	r3, #0
 800df94:	e05a      	b.n	800e04c <netconn_alloc+0xd8>
  }

  conn->pending_err = ERR_OK;
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	2200      	movs	r2, #0
 800df9a:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	79fa      	ldrb	r2, [r7, #7]
 800dfa0:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800dfa8:	79fb      	ldrb	r3, [r7, #7]
 800dfaa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dfae:	2b40      	cmp	r3, #64	@ 0x40
 800dfb0:	d006      	beq.n	800dfc0 <netconn_alloc+0x4c>
 800dfb2:	2b40      	cmp	r3, #64	@ 0x40
 800dfb4:	dc0d      	bgt.n	800dfd2 <netconn_alloc+0x5e>
 800dfb6:	2b10      	cmp	r3, #16
 800dfb8:	d008      	beq.n	800dfcc <netconn_alloc+0x58>
 800dfba:	2b20      	cmp	r3, #32
 800dfbc:	d003      	beq.n	800dfc6 <netconn_alloc+0x52>
 800dfbe:	e008      	b.n	800dfd2 <netconn_alloc+0x5e>
#if LWIP_RAW
    case NETCONN_RAW:
      size = DEFAULT_RAW_RECVMBOX_SIZE;
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	617b      	str	r3, [r7, #20]
      break;
 800dfc4:	e00d      	b.n	800dfe2 <netconn_alloc+0x6e>
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800dfc6:	2306      	movs	r3, #6
 800dfc8:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800dfca:	e00a      	b.n	800dfe2 <netconn_alloc+0x6e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800dfcc:	2306      	movs	r3, #6
 800dfce:	617b      	str	r3, [r7, #20]
      break;
 800dfd0:	e007      	b.n	800dfe2 <netconn_alloc+0x6e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800dfd2:	4b20      	ldr	r3, [pc, #128]	@ (800e054 <netconn_alloc+0xe0>)
 800dfd4:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800dfd8:	491f      	ldr	r1, [pc, #124]	@ (800e058 <netconn_alloc+0xe4>)
 800dfda:	4820      	ldr	r0, [pc, #128]	@ (800e05c <netconn_alloc+0xe8>)
 800dfdc:	f010 fa0a 	bl	801e3f4 <iprintf>
      goto free_and_return;
 800dfe0:	e02f      	b.n	800e042 <netconn_alloc+0xce>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	3310      	adds	r3, #16
 800dfe6:	6979      	ldr	r1, [r7, #20]
 800dfe8:	4618      	mov	r0, r3
 800dfea:	f00e f9fd 	bl	801c3e8 <sys_mbox_new>
 800dfee:	4603      	mov	r3, r0
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d125      	bne.n	800e040 <netconn_alloc+0xcc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	330c      	adds	r3, #12
 800dff8:	2100      	movs	r1, #0
 800dffa:	4618      	mov	r0, r3
 800dffc:	f00e fabb 	bl	801c576 <sys_sem_new>
 800e000:	4603      	mov	r3, r0
 800e002:	2b00      	cmp	r3, #0
 800e004:	d005      	beq.n	800e012 <netconn_alloc+0x9e>
    sys_mbox_free(&conn->recvmbox);
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	3310      	adds	r3, #16
 800e00a:	4618      	mov	r0, r3
 800e00c:	f00e fa0e 	bl	801c42c <sys_mbox_free>
    goto free_and_return;
 800e010:	e017      	b.n	800e042 <netconn_alloc+0xce>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	3314      	adds	r3, #20
 800e016:	4618      	mov	r0, r3
 800e018:	f00e faa0 	bl	801c55c <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	2200      	movs	r2, #0
 800e020:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e028:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	683a      	ldr	r2, [r7, #0]
 800e02e:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	2200      	movs	r2, #0
 800e034:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	7cfa      	ldrb	r2, [r7, #19]
 800e03a:	771a      	strb	r2, [r3, #28]
  return conn;
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	e005      	b.n	800e04c <netconn_alloc+0xd8>
    goto free_and_return;
 800e040:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800e042:	68f9      	ldr	r1, [r7, #12]
 800e044:	2008      	movs	r0, #8
 800e046:	f003 fb91 	bl	801176c <memp_free>
  return NULL;
 800e04a:	2300      	movs	r3, #0
}
 800e04c:	4618      	mov	r0, r3
 800e04e:	3718      	adds	r7, #24
 800e050:	46bd      	mov	sp, r7
 800e052:	bd80      	pop	{r7, pc}
 800e054:	08021618 	.word	0x08021618
 800e058:	0802181c 	.word	0x0802181c
 800e05c:	0802165c 	.word	0x0802165c

0800e060 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b082      	sub	sp, #8
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	685b      	ldr	r3, [r3, #4]
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d006      	beq.n	800e07e <netconn_free+0x1e>
 800e070:	4b1b      	ldr	r3, [pc, #108]	@ (800e0e0 <netconn_free+0x80>)
 800e072:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800e076:	491b      	ldr	r1, [pc, #108]	@ (800e0e4 <netconn_free+0x84>)
 800e078:	481b      	ldr	r0, [pc, #108]	@ (800e0e8 <netconn_free+0x88>)
 800e07a:	f010 f9bb 	bl	801e3f4 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	3310      	adds	r3, #16
 800e082:	4618      	mov	r0, r3
 800e084:	f00e fa59 	bl	801c53a <sys_mbox_valid>
 800e088:	4603      	mov	r3, r0
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d006      	beq.n	800e09c <netconn_free+0x3c>
 800e08e:	4b14      	ldr	r3, [pc, #80]	@ (800e0e0 <netconn_free+0x80>)
 800e090:	f240 3223 	movw	r2, #803	@ 0x323
 800e094:	4915      	ldr	r1, [pc, #84]	@ (800e0ec <netconn_free+0x8c>)
 800e096:	4814      	ldr	r0, [pc, #80]	@ (800e0e8 <netconn_free+0x88>)
 800e098:	f010 f9ac 	bl	801e3f4 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	3314      	adds	r3, #20
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f00e fa4a 	bl	801c53a <sys_mbox_valid>
 800e0a6:	4603      	mov	r3, r0
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d006      	beq.n	800e0ba <netconn_free+0x5a>
 800e0ac:	4b0c      	ldr	r3, [pc, #48]	@ (800e0e0 <netconn_free+0x80>)
 800e0ae:	f240 3226 	movw	r2, #806	@ 0x326
 800e0b2:	490f      	ldr	r1, [pc, #60]	@ (800e0f0 <netconn_free+0x90>)
 800e0b4:	480c      	ldr	r0, [pc, #48]	@ (800e0e8 <netconn_free+0x88>)
 800e0b6:	f010 f99d 	bl	801e3f4 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	330c      	adds	r3, #12
 800e0be:	4618      	mov	r0, r3
 800e0c0:	f00e fabf 	bl	801c642 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	330c      	adds	r3, #12
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	f00e fad8 	bl	801c67e <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800e0ce:	6879      	ldr	r1, [r7, #4]
 800e0d0:	2008      	movs	r0, #8
 800e0d2:	f003 fb4b 	bl	801176c <memp_free>
}
 800e0d6:	bf00      	nop
 800e0d8:	3708      	adds	r7, #8
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}
 800e0de:	bf00      	nop
 800e0e0:	08021618 	.word	0x08021618
 800e0e4:	08021844 	.word	0x08021844
 800e0e8:	0802165c 	.word	0x0802165c
 800e0ec:	08021874 	.word	0x08021874
 800e0f0:	080218b0 	.word	0x080218b0

0800e0f4 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b086      	sub	sp, #24
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	3310      	adds	r3, #16
 800e100:	4618      	mov	r0, r3
 800e102:	f00e fa1a 	bl	801c53a <sys_mbox_valid>
 800e106:	4603      	mov	r3, r0
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d02f      	beq.n	800e16c <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e10c:	e018      	b.n	800e140 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	781b      	ldrb	r3, [r3, #0]
 800e112:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e116:	2b10      	cmp	r3, #16
 800e118:	d10e      	bne.n	800e138 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800e11a:	693b      	ldr	r3, [r7, #16]
 800e11c:	f107 020f 	add.w	r2, r7, #15
 800e120:	4611      	mov	r1, r2
 800e122:	4618      	mov	r0, r3
 800e124:	f7ff fa78 	bl	800d618 <lwip_netconn_is_err_msg>
 800e128:	4603      	mov	r3, r0
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d108      	bne.n	800e140 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800e12e:	693b      	ldr	r3, [r7, #16]
 800e130:	4618      	mov	r0, r3
 800e132:	f004 fa2d 	bl	8012590 <pbuf_free>
 800e136:	e003      	b.n	800e140 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800e138:	693b      	ldr	r3, [r7, #16]
 800e13a:	4618      	mov	r0, r3
 800e13c:	f000 ffe0 	bl	800f100 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	3310      	adds	r3, #16
 800e144:	f107 0210 	add.w	r2, r7, #16
 800e148:	4611      	mov	r1, r2
 800e14a:	4618      	mov	r0, r3
 800e14c:	f00e f9d9 	bl	801c502 <sys_arch_mbox_tryfetch>
 800e150:	4603      	mov	r3, r0
 800e152:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e156:	d1da      	bne.n	800e10e <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	3310      	adds	r3, #16
 800e15c:	4618      	mov	r0, r3
 800e15e:	f00e f965 	bl	801c42c <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	3310      	adds	r3, #16
 800e166:	4618      	mov	r0, r3
 800e168:	f00e f9f8 	bl	801c55c <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	3314      	adds	r3, #20
 800e170:	4618      	mov	r0, r3
 800e172:	f00e f9e2 	bl	801c53a <sys_mbox_valid>
 800e176:	4603      	mov	r3, r0
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d034      	beq.n	800e1e6 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e17c:	e01d      	b.n	800e1ba <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800e17e:	693b      	ldr	r3, [r7, #16]
 800e180:	f107 020e 	add.w	r2, r7, #14
 800e184:	4611      	mov	r1, r2
 800e186:	4618      	mov	r0, r3
 800e188:	f7ff fa46 	bl	800d618 <lwip_netconn_is_err_msg>
 800e18c:	4603      	mov	r3, r0
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d113      	bne.n	800e1ba <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800e192:	693b      	ldr	r3, [r7, #16]
 800e194:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800e196:	6978      	ldr	r0, [r7, #20]
 800e198:	f7ff ffac 	bl	800e0f4 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800e19c:	697b      	ldr	r3, [r7, #20]
 800e19e:	685b      	ldr	r3, [r3, #4]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d007      	beq.n	800e1b4 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800e1a4:	697b      	ldr	r3, [r7, #20]
 800e1a6:	685b      	ldr	r3, [r3, #4]
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	f005 fa87 	bl	80136bc <tcp_abort>
            newconn->pcb.tcp = NULL;
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800e1b4:	6978      	ldr	r0, [r7, #20]
 800e1b6:	f7ff ff53 	bl	800e060 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	3314      	adds	r3, #20
 800e1be:	f107 0210 	add.w	r2, r7, #16
 800e1c2:	4611      	mov	r1, r2
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	f00e f99c 	bl	801c502 <sys_arch_mbox_tryfetch>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e1d0:	d1d5      	bne.n	800e17e <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	3314      	adds	r3, #20
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f00e f928 	bl	801c42c <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	3314      	adds	r3, #20
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	f00e f9bb 	bl	801c55c <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800e1e6:	bf00      	nop
 800e1e8:	3718      	adds	r7, #24
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}
	...

0800e1f0 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b086      	sub	sp, #24
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	460b      	mov	r3, r1
 800e1fa:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d106      	bne.n	800e214 <lwip_netconn_do_close_internal+0x24>
 800e206:	4b87      	ldr	r3, [pc, #540]	@ (800e424 <lwip_netconn_do_close_internal+0x234>)
 800e208:	f240 32a2 	movw	r2, #930	@ 0x3a2
 800e20c:	4986      	ldr	r1, [pc, #536]	@ (800e428 <lwip_netconn_do_close_internal+0x238>)
 800e20e:	4887      	ldr	r0, [pc, #540]	@ (800e42c <lwip_netconn_do_close_internal+0x23c>)
 800e210:	f010 f8f0 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	781b      	ldrb	r3, [r3, #0]
 800e218:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e21c:	2b10      	cmp	r3, #16
 800e21e:	d006      	beq.n	800e22e <lwip_netconn_do_close_internal+0x3e>
 800e220:	4b80      	ldr	r3, [pc, #512]	@ (800e424 <lwip_netconn_do_close_internal+0x234>)
 800e222:	f240 32a3 	movw	r2, #931	@ 0x3a3
 800e226:	4982      	ldr	r1, [pc, #520]	@ (800e430 <lwip_netconn_do_close_internal+0x240>)
 800e228:	4880      	ldr	r0, [pc, #512]	@ (800e42c <lwip_netconn_do_close_internal+0x23c>)
 800e22a:	f010 f8e3 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	785b      	ldrb	r3, [r3, #1]
 800e232:	2b04      	cmp	r3, #4
 800e234:	d006      	beq.n	800e244 <lwip_netconn_do_close_internal+0x54>
 800e236:	4b7b      	ldr	r3, [pc, #492]	@ (800e424 <lwip_netconn_do_close_internal+0x234>)
 800e238:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 800e23c:	497d      	ldr	r1, [pc, #500]	@ (800e434 <lwip_netconn_do_close_internal+0x244>)
 800e23e:	487b      	ldr	r0, [pc, #492]	@ (800e42c <lwip_netconn_do_close_internal+0x23c>)
 800e240:	f010 f8d8 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	685b      	ldr	r3, [r3, #4]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d106      	bne.n	800e25a <lwip_netconn_do_close_internal+0x6a>
 800e24c:	4b75      	ldr	r3, [pc, #468]	@ (800e424 <lwip_netconn_do_close_internal+0x234>)
 800e24e:	f240 32a5 	movw	r2, #933	@ 0x3a5
 800e252:	4979      	ldr	r1, [pc, #484]	@ (800e438 <lwip_netconn_do_close_internal+0x248>)
 800e254:	4875      	ldr	r0, [pc, #468]	@ (800e42c <lwip_netconn_do_close_internal+0x23c>)
 800e256:	f010 f8cd 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	6a1b      	ldr	r3, [r3, #32]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d106      	bne.n	800e270 <lwip_netconn_do_close_internal+0x80>
 800e262:	4b70      	ldr	r3, [pc, #448]	@ (800e424 <lwip_netconn_do_close_internal+0x234>)
 800e264:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800e268:	4974      	ldr	r1, [pc, #464]	@ (800e43c <lwip_netconn_do_close_internal+0x24c>)
 800e26a:	4870      	ldr	r0, [pc, #448]	@ (800e42c <lwip_netconn_do_close_internal+0x23c>)
 800e26c:	f010 f8c2 	bl	801e3f4 <iprintf>

  tpcb = conn->pcb.tcp;
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	685b      	ldr	r3, [r3, #4]
 800e274:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	6a1b      	ldr	r3, [r3, #32]
 800e27a:	7a1b      	ldrb	r3, [r3, #8]
 800e27c:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800e27e:	7bfb      	ldrb	r3, [r7, #15]
 800e280:	f003 0301 	and.w	r3, r3, #1
 800e284:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800e286:	7bfb      	ldrb	r3, [r7, #15]
 800e288:	f003 0302 	and.w	r3, r3, #2
 800e28c:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800e28e:	7bfb      	ldrb	r3, [r7, #15]
 800e290:	2b03      	cmp	r3, #3
 800e292:	d102      	bne.n	800e29a <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800e294:	2301      	movs	r3, #1
 800e296:	75bb      	strb	r3, [r7, #22]
 800e298:	e01f      	b.n	800e2da <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800e29a:	7bbb      	ldrb	r3, [r7, #14]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d00e      	beq.n	800e2be <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800e2a0:	693b      	ldr	r3, [r7, #16]
 800e2a2:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800e2a4:	2b05      	cmp	r3, #5
 800e2a6:	d007      	beq.n	800e2b8 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800e2a8:	693b      	ldr	r3, [r7, #16]
 800e2aa:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800e2ac:	2b06      	cmp	r3, #6
 800e2ae:	d003      	beq.n	800e2b8 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800e2b0:	693b      	ldr	r3, [r7, #16]
 800e2b2:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800e2b4:	2b08      	cmp	r3, #8
 800e2b6:	d102      	bne.n	800e2be <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800e2b8:	2301      	movs	r3, #1
 800e2ba:	75bb      	strb	r3, [r7, #22]
 800e2bc:	e00d      	b.n	800e2da <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800e2be:	7b7b      	ldrb	r3, [r7, #13]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d008      	beq.n	800e2d6 <lwip_netconn_do_close_internal+0xe6>
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	8b5b      	ldrh	r3, [r3, #26]
 800e2c8:	f003 0310 	and.w	r3, r3, #16
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d002      	beq.n	800e2d6 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	75bb      	strb	r3, [r7, #22]
 800e2d4:	e001      	b.n	800e2da <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800e2da:	7dbb      	ldrb	r3, [r7, #22]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d003      	beq.n	800e2e8 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800e2e0:	2100      	movs	r1, #0
 800e2e2:	6938      	ldr	r0, [r7, #16]
 800e2e4:	f006 fa94 	bl	8014810 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800e2e8:	693b      	ldr	r3, [r7, #16]
 800e2ea:	7d1b      	ldrb	r3, [r3, #20]
 800e2ec:	2b01      	cmp	r3, #1
 800e2ee:	d104      	bne.n	800e2fa <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800e2f0:	2100      	movs	r1, #0
 800e2f2:	6938      	ldr	r0, [r7, #16]
 800e2f4:	f006 fb04 	bl	8014900 <tcp_accept>
 800e2f8:	e01d      	b.n	800e336 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800e2fa:	7bbb      	ldrb	r3, [r7, #14]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d007      	beq.n	800e310 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800e300:	2100      	movs	r1, #0
 800e302:	6938      	ldr	r0, [r7, #16]
 800e304:	f006 fa96 	bl	8014834 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800e308:	2100      	movs	r1, #0
 800e30a:	6938      	ldr	r0, [r7, #16]
 800e30c:	f006 faf8 	bl	8014900 <tcp_accept>
    }
    if (shut_tx) {
 800e310:	7b7b      	ldrb	r3, [r7, #13]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d003      	beq.n	800e31e <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800e316:	2100      	movs	r1, #0
 800e318:	6938      	ldr	r0, [r7, #16]
 800e31a:	f006 faad 	bl	8014878 <tcp_sent>
    }
    if (shut_close) {
 800e31e:	7dbb      	ldrb	r3, [r7, #22]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d008      	beq.n	800e336 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800e324:	2200      	movs	r2, #0
 800e326:	2100      	movs	r1, #0
 800e328:	6938      	ldr	r0, [r7, #16]
 800e32a:	f006 fb01 	bl	8014930 <tcp_poll>
      tcp_err(tpcb, NULL);
 800e32e:	2100      	movs	r1, #0
 800e330:	6938      	ldr	r0, [r7, #16]
 800e332:	f006 fac3 	bl	80148bc <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800e336:	7dbb      	ldrb	r3, [r7, #22]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d005      	beq.n	800e348 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800e33c:	6938      	ldr	r0, [r7, #16]
 800e33e:	f005 f877 	bl	8013430 <tcp_close>
 800e342:	4603      	mov	r3, r0
 800e344:	75fb      	strb	r3, [r7, #23]
 800e346:	e007      	b.n	800e358 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800e348:	7bbb      	ldrb	r3, [r7, #14]
 800e34a:	7b7a      	ldrb	r2, [r7, #13]
 800e34c:	4619      	mov	r1, r3
 800e34e:	6938      	ldr	r0, [r7, #16]
 800e350:	f005 f89a 	bl	8013488 <tcp_shutdown>
 800e354:	4603      	mov	r3, r0
 800e356:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800e358:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d102      	bne.n	800e366 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800e360:	2301      	movs	r3, #1
 800e362:	757b      	strb	r3, [r7, #21]
 800e364:	e016      	b.n	800e394 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800e366:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e36a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e36e:	d10f      	bne.n	800e390 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	6a1b      	ldr	r3, [r3, #32]
 800e374:	7a5b      	ldrb	r3, [r3, #9]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d10c      	bne.n	800e394 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800e37a:	2301      	movs	r3, #1
 800e37c:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800e37e:	7dbb      	ldrb	r3, [r7, #22]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d007      	beq.n	800e394 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800e384:	6938      	ldr	r0, [r7, #16]
 800e386:	f005 f999 	bl	80136bc <tcp_abort>
          err = ERR_OK;
 800e38a:	2300      	movs	r3, #0
 800e38c:	75fb      	strb	r3, [r7, #23]
 800e38e:	e001      	b.n	800e394 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800e390:	2301      	movs	r3, #1
 800e392:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800e394:	7d7b      	ldrb	r3, [r7, #21]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d052      	beq.n	800e440 <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	6a1b      	ldr	r3, [r3, #32]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	330c      	adds	r3, #12
 800e3a2:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	6a1b      	ldr	r3, [r3, #32]
 800e3a8:	7dfa      	ldrb	r2, [r7, #23]
 800e3aa:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800e3b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d129      	bne.n	800e414 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800e3c0:	7dbb      	ldrb	r3, [r7, #22]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d00c      	beq.n	800e3e0 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	2200      	movs	r2, #0
 800e3ca:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d005      	beq.n	800e3e0 <lwip_netconn_do_close_internal+0x1f0>
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3d8:	2200      	movs	r2, #0
 800e3da:	2104      	movs	r1, #4
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	4798      	blx	r3
      }
      if (shut_rx) {
 800e3e0:	7bbb      	ldrb	r3, [r7, #14]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d009      	beq.n	800e3fa <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d005      	beq.n	800e3fa <lwip_netconn_do_close_internal+0x20a>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	2100      	movs	r1, #0
 800e3f6:	6878      	ldr	r0, [r7, #4]
 800e3f8:	4798      	blx	r3
      }
      if (shut_tx) {
 800e3fa:	7b7b      	ldrb	r3, [r7, #13]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d009      	beq.n	800e414 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e404:	2b00      	cmp	r3, #0
 800e406:	d005      	beq.n	800e414 <lwip_netconn_do_close_internal+0x224>
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e40c:	2200      	movs	r2, #0
 800e40e:	2102      	movs	r1, #2
 800e410:	6878      	ldr	r0, [r7, #4]
 800e412:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e414:	78fb      	ldrb	r3, [r7, #3]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d002      	beq.n	800e420 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800e41a:	68b8      	ldr	r0, [r7, #8]
 800e41c:	f00e f904 	bl	801c628 <sys_sem_signal>
    }
    return ERR_OK;
 800e420:	2300      	movs	r3, #0
 800e422:	e03c      	b.n	800e49e <lwip_netconn_do_close_internal+0x2ae>
 800e424:	08021618 	.word	0x08021618
 800e428:	080218ec 	.word	0x080218ec
 800e42c:	0802165c 	.word	0x0802165c
 800e430:	080218fc 	.word	0x080218fc
 800e434:	0802191c 	.word	0x0802191c
 800e438:	08021940 	.word	0x08021940
 800e43c:	08021780 	.word	0x08021780
  }
  if (!close_finished) {
 800e440:	7d7b      	ldrb	r3, [r7, #21]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d11e      	bne.n	800e484 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800e446:	693b      	ldr	r3, [r7, #16]
 800e448:	7d1b      	ldrb	r3, [r3, #20]
 800e44a:	2b01      	cmp	r3, #1
 800e44c:	d106      	bne.n	800e45c <lwip_netconn_do_close_internal+0x26c>
 800e44e:	4b16      	ldr	r3, [pc, #88]	@ (800e4a8 <lwip_netconn_do_close_internal+0x2b8>)
 800e450:	f240 4241 	movw	r2, #1089	@ 0x441
 800e454:	4915      	ldr	r1, [pc, #84]	@ (800e4ac <lwip_netconn_do_close_internal+0x2bc>)
 800e456:	4816      	ldr	r0, [pc, #88]	@ (800e4b0 <lwip_netconn_do_close_internal+0x2c0>)
 800e458:	f00f ffcc 	bl	801e3f4 <iprintf>
    if (shut_tx) {
 800e45c:	7b7b      	ldrb	r3, [r7, #13]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d003      	beq.n	800e46a <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 800e462:	4914      	ldr	r1, [pc, #80]	@ (800e4b4 <lwip_netconn_do_close_internal+0x2c4>)
 800e464:	6938      	ldr	r0, [r7, #16]
 800e466:	f006 fa07 	bl	8014878 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800e46a:	2201      	movs	r2, #1
 800e46c:	4912      	ldr	r1, [pc, #72]	@ (800e4b8 <lwip_netconn_do_close_internal+0x2c8>)
 800e46e:	6938      	ldr	r0, [r7, #16]
 800e470:	f006 fa5e 	bl	8014930 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800e474:	4911      	ldr	r1, [pc, #68]	@ (800e4bc <lwip_netconn_do_close_internal+0x2cc>)
 800e476:	6938      	ldr	r0, [r7, #16]
 800e478:	f006 fa20 	bl	80148bc <tcp_err>
    tcp_arg(tpcb, conn);
 800e47c:	6879      	ldr	r1, [r7, #4]
 800e47e:	6938      	ldr	r0, [r7, #16]
 800e480:	f006 f9c6 	bl	8014810 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800e484:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d106      	bne.n	800e49a <lwip_netconn_do_close_internal+0x2aa>
 800e48c:	4b06      	ldr	r3, [pc, #24]	@ (800e4a8 <lwip_netconn_do_close_internal+0x2b8>)
 800e48e:	f240 424d 	movw	r2, #1101	@ 0x44d
 800e492:	490b      	ldr	r1, [pc, #44]	@ (800e4c0 <lwip_netconn_do_close_internal+0x2d0>)
 800e494:	4806      	ldr	r0, [pc, #24]	@ (800e4b0 <lwip_netconn_do_close_internal+0x2c0>)
 800e496:	f00f ffad 	bl	801e3f4 <iprintf>
  return err;
 800e49a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e49e:	4618      	mov	r0, r3
 800e4a0:	3718      	adds	r7, #24
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	bd80      	pop	{r7, pc}
 800e4a6:	bf00      	nop
 800e4a8:	08021618 	.word	0x08021618
 800e4ac:	08021954 	.word	0x08021954
 800e4b0:	0802165c 	.word	0x0802165c
 800e4b4:	0800da15 	.word	0x0800da15
 800e4b8:	0800d94d 	.word	0x0800d94d
 800e4bc:	0800dabd 	.word	0x0800dabd
 800e4c0:	08021978 	.word	0x08021978

0800e4c4 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b084      	sub	sp, #16
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	785b      	ldrb	r3, [r3, #1]
 800e4d6:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800e4d8:	7afb      	ldrb	r3, [r7, #11]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d00d      	beq.n	800e4fa <lwip_netconn_do_delconn+0x36>
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	781b      	ldrb	r3, [r3, #0]
 800e4e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e4e8:	2b10      	cmp	r3, #16
 800e4ea:	d006      	beq.n	800e4fa <lwip_netconn_do_delconn+0x36>
 800e4ec:	4b66      	ldr	r3, [pc, #408]	@ (800e688 <lwip_netconn_do_delconn+0x1c4>)
 800e4ee:	f240 425e 	movw	r2, #1118	@ 0x45e
 800e4f2:	4966      	ldr	r1, [pc, #408]	@ (800e68c <lwip_netconn_do_delconn+0x1c8>)
 800e4f4:	4866      	ldr	r0, [pc, #408]	@ (800e690 <lwip_netconn_do_delconn+0x1cc>)
 800e4f6:	f00f ff7d 	bl	801e3f4 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800e4fa:	7afb      	ldrb	r3, [r7, #11]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d005      	beq.n	800e50c <lwip_netconn_do_delconn+0x48>
 800e500:	7afb      	ldrb	r3, [r7, #11]
 800e502:	2b02      	cmp	r3, #2
 800e504:	d002      	beq.n	800e50c <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800e506:	7afb      	ldrb	r3, [r7, #11]
 800e508:	2b03      	cmp	r3, #3
 800e50a:	d109      	bne.n	800e520 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800e50c:	7afb      	ldrb	r3, [r7, #11]
 800e50e:	2b03      	cmp	r3, #3
 800e510:	d10a      	bne.n	800e528 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	7f1b      	ldrb	r3, [r3, #28]
 800e518:	f003 0304 	and.w	r3, r3, #4
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d103      	bne.n	800e528 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	22fb      	movs	r2, #251	@ 0xfb
 800e524:	711a      	strb	r2, [r3, #4]
 800e526:	e0a3      	b.n	800e670 <lwip_netconn_do_delconn+0x1ac>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800e528:	7afb      	ldrb	r3, [r7, #11]
 800e52a:	2b03      	cmp	r3, #3
 800e52c:	d10d      	bne.n	800e54a <lwip_netconn_do_delconn+0x86>
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	7f1b      	ldrb	r3, [r3, #28]
 800e534:	f003 0304 	and.w	r3, r3, #4
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d106      	bne.n	800e54a <lwip_netconn_do_delconn+0x86>
 800e53c:	4b52      	ldr	r3, [pc, #328]	@ (800e688 <lwip_netconn_do_delconn+0x1c4>)
 800e53e:	f240 427a 	movw	r2, #1146	@ 0x47a
 800e542:	4954      	ldr	r1, [pc, #336]	@ (800e694 <lwip_netconn_do_delconn+0x1d0>)
 800e544:	4852      	ldr	r0, [pc, #328]	@ (800e690 <lwip_netconn_do_delconn+0x1cc>)
 800e546:	f00f ff55 	bl	801e3f4 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	2200      	movs	r2, #0
 800e54e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	4618      	mov	r0, r3
 800e556:	f7ff fdcd 	bl	800e0f4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	685b      	ldr	r3, [r3, #4]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d06b      	beq.n	800e63c <lwip_netconn_do_delconn+0x178>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	781b      	ldrb	r3, [r3, #0]
 800e56a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e56e:	2b40      	cmp	r3, #64	@ 0x40
 800e570:	d006      	beq.n	800e580 <lwip_netconn_do_delconn+0xbc>
 800e572:	2b40      	cmp	r3, #64	@ 0x40
 800e574:	dc5d      	bgt.n	800e632 <lwip_netconn_do_delconn+0x16e>
 800e576:	2b10      	cmp	r3, #16
 800e578:	d015      	beq.n	800e5a6 <lwip_netconn_do_delconn+0xe2>
 800e57a:	2b20      	cmp	r3, #32
 800e57c:	d007      	beq.n	800e58e <lwip_netconn_do_delconn+0xca>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 800e57e:	e058      	b.n	800e632 <lwip_netconn_do_delconn+0x16e>
          raw_remove(msg->conn->pcb.raw);
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	685b      	ldr	r3, [r3, #4]
 800e586:	4618      	mov	r0, r3
 800e588:	f004 fca8 	bl	8012edc <raw_remove>
          break;
 800e58c:	e052      	b.n	800e634 <lwip_netconn_do_delconn+0x170>
          msg->conn->pcb.udp->recv_arg = NULL;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	685b      	ldr	r3, [r3, #4]
 800e594:	2200      	movs	r2, #0
 800e596:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	685b      	ldr	r3, [r3, #4]
 800e59e:	4618      	mov	r0, r3
 800e5a0:	f00b fbba 	bl	8019d18 <udp_remove>
          break;
 800e5a4:	e046      	b.n	800e634 <lwip_netconn_do_delconn+0x170>
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	6a1b      	ldr	r3, [r3, #32]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d006      	beq.n	800e5be <lwip_netconn_do_delconn+0xfa>
 800e5b0:	4b35      	ldr	r3, [pc, #212]	@ (800e688 <lwip_netconn_do_delconn+0x1c4>)
 800e5b2:	f240 4294 	movw	r2, #1172	@ 0x494
 800e5b6:	4938      	ldr	r1, [pc, #224]	@ (800e698 <lwip_netconn_do_delconn+0x1d4>)
 800e5b8:	4835      	ldr	r0, [pc, #212]	@ (800e690 <lwip_netconn_do_delconn+0x1cc>)
 800e5ba:	f00f ff1b 	bl	801e3f4 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	2204      	movs	r2, #4
 800e5c4:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	2203      	movs	r2, #3
 800e5ca:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	68fa      	ldr	r2, [r7, #12]
 800e5d2:	621a      	str	r2, [r3, #32]
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	2100      	movs	r1, #0
 800e5da:	4618      	mov	r0, r3
 800e5dc:	f7ff fe08 	bl	800e1f0 <lwip_netconn_do_close_internal>
 800e5e0:	4603      	mov	r3, r0
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d04b      	beq.n	800e67e <lwip_netconn_do_delconn+0x1ba>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	785b      	ldrb	r3, [r3, #1]
 800e5ec:	2b04      	cmp	r3, #4
 800e5ee:	d006      	beq.n	800e5fe <lwip_netconn_do_delconn+0x13a>
 800e5f0:	4b25      	ldr	r3, [pc, #148]	@ (800e688 <lwip_netconn_do_delconn+0x1c4>)
 800e5f2:	f240 429a 	movw	r2, #1178	@ 0x49a
 800e5f6:	4929      	ldr	r1, [pc, #164]	@ (800e69c <lwip_netconn_do_delconn+0x1d8>)
 800e5f8:	4825      	ldr	r0, [pc, #148]	@ (800e690 <lwip_netconn_do_delconn+0x1cc>)
 800e5fa:	f00f fefb 	bl	801e3f4 <iprintf>
            UNLOCK_TCPIP_CORE();
 800e5fe:	4828      	ldr	r0, [pc, #160]	@ (800e6a0 <lwip_netconn_do_delconn+0x1dc>)
 800e600:	f00e f883 	bl	801c70a <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	330c      	adds	r3, #12
 800e60a:	2100      	movs	r1, #0
 800e60c:	4618      	mov	r0, r3
 800e60e:	f00d ffda 	bl	801c5c6 <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800e612:	4823      	ldr	r0, [pc, #140]	@ (800e6a0 <lwip_netconn_do_delconn+0x1dc>)
 800e614:	f00e f86a 	bl	801c6ec <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	785b      	ldrb	r3, [r3, #1]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d02d      	beq.n	800e67e <lwip_netconn_do_delconn+0x1ba>
 800e622:	4b19      	ldr	r3, [pc, #100]	@ (800e688 <lwip_netconn_do_delconn+0x1c4>)
 800e624:	f240 429e 	movw	r2, #1182	@ 0x49e
 800e628:	491c      	ldr	r1, [pc, #112]	@ (800e69c <lwip_netconn_do_delconn+0x1d8>)
 800e62a:	4819      	ldr	r0, [pc, #100]	@ (800e690 <lwip_netconn_do_delconn+0x1cc>)
 800e62c:	f00f fee2 	bl	801e3f4 <iprintf>
          return;
 800e630:	e025      	b.n	800e67e <lwip_netconn_do_delconn+0x1ba>
          break;
 800e632:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	2200      	movs	r2, #0
 800e63a:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e642:	2b00      	cmp	r3, #0
 800e644:	d007      	beq.n	800e656 <lwip_netconn_do_delconn+0x192>
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e64c:	68fa      	ldr	r2, [r7, #12]
 800e64e:	6810      	ldr	r0, [r2, #0]
 800e650:	2200      	movs	r2, #0
 800e652:	2100      	movs	r1, #0
 800e654:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d007      	beq.n	800e670 <lwip_netconn_do_delconn+0x1ac>
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e666:	68fa      	ldr	r2, [r7, #12]
 800e668:	6810      	ldr	r0, [r2, #0]
 800e66a:	2200      	movs	r2, #0
 800e66c:	2102      	movs	r1, #2
 800e66e:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	330c      	adds	r3, #12
 800e676:	4618      	mov	r0, r3
 800e678:	f00d fff0 	bl	801c65c <sys_sem_valid>
 800e67c:	e000      	b.n	800e680 <lwip_netconn_do_delconn+0x1bc>
          return;
 800e67e:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800e680:	3710      	adds	r7, #16
 800e682:	46bd      	mov	sp, r7
 800e684:	bd80      	pop	{r7, pc}
 800e686:	bf00      	nop
 800e688:	08021618 	.word	0x08021618
 800e68c:	08021988 	.word	0x08021988
 800e690:	0802165c 	.word	0x0802165c
 800e694:	0802199c 	.word	0x0802199c
 800e698:	080219bc 	.word	0x080219bc
 800e69c:	080219d8 	.word	0x080219d8
 800e6a0:	2000c1c0 	.word	0x2000c1c0

0800e6a4 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b084      	sub	sp, #16
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	685b      	ldr	r3, [r3, #4]
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d036      	beq.n	800e728 <lwip_netconn_do_bind+0x84>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e6ba:	68bb      	ldr	r3, [r7, #8]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	781b      	ldrb	r3, [r3, #0]
 800e6c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e6c4:	2b40      	cmp	r3, #64	@ 0x40
 800e6c6:	d006      	beq.n	800e6d6 <lwip_netconn_do_bind+0x32>
 800e6c8:	2b40      	cmp	r3, #64	@ 0x40
 800e6ca:	dc2a      	bgt.n	800e722 <lwip_netconn_do_bind+0x7e>
 800e6cc:	2b10      	cmp	r3, #16
 800e6ce:	d01b      	beq.n	800e708 <lwip_netconn_do_bind+0x64>
 800e6d0:	2b20      	cmp	r3, #32
 800e6d2:	d00c      	beq.n	800e6ee <lwip_netconn_do_bind+0x4a>
 800e6d4:	e025      	b.n	800e722 <lwip_netconn_do_bind+0x7e>
#if LWIP_RAW
      case NETCONN_RAW:
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	685a      	ldr	r2, [r3, #4]
 800e6dc:	68bb      	ldr	r3, [r7, #8]
 800e6de:	689b      	ldr	r3, [r3, #8]
 800e6e0:	4619      	mov	r1, r3
 800e6e2:	4610      	mov	r0, r2
 800e6e4:	f004 faba 	bl	8012c5c <raw_bind>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	73fb      	strb	r3, [r7, #15]
        break;
 800e6ec:	e01e      	b.n	800e72c <lwip_netconn_do_bind+0x88>
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	6858      	ldr	r0, [r3, #4]
 800e6f4:	68bb      	ldr	r3, [r7, #8]
 800e6f6:	6899      	ldr	r1, [r3, #8]
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	899b      	ldrh	r3, [r3, #12]
 800e6fc:	461a      	mov	r2, r3
 800e6fe:	f00b fa49 	bl	8019b94 <udp_bind>
 800e702:	4603      	mov	r3, r0
 800e704:	73fb      	strb	r3, [r7, #15]
        break;
 800e706:	e011      	b.n	800e72c <lwip_netconn_do_bind+0x88>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e708:	68bb      	ldr	r3, [r7, #8]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	6858      	ldr	r0, [r3, #4]
 800e70e:	68bb      	ldr	r3, [r7, #8]
 800e710:	6899      	ldr	r1, [r3, #8]
 800e712:	68bb      	ldr	r3, [r7, #8]
 800e714:	899b      	ldrh	r3, [r3, #12]
 800e716:	461a      	mov	r2, r3
 800e718:	f004 ffdc 	bl	80136d4 <tcp_bind>
 800e71c:	4603      	mov	r3, r0
 800e71e:	73fb      	strb	r3, [r7, #15]
        break;
 800e720:	e004      	b.n	800e72c <lwip_netconn_do_bind+0x88>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800e722:	23fa      	movs	r3, #250	@ 0xfa
 800e724:	73fb      	strb	r3, [r7, #15]
        break;
 800e726:	e001      	b.n	800e72c <lwip_netconn_do_bind+0x88>
    }
  } else {
    err = ERR_VAL;
 800e728:	23fa      	movs	r3, #250	@ 0xfa
 800e72a:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800e72c:	68bb      	ldr	r3, [r7, #8]
 800e72e:	7bfa      	ldrb	r2, [r7, #15]
 800e730:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e732:	bf00      	nop
 800e734:	3710      	adds	r7, #16
 800e736:	46bd      	mov	sp, r7
 800e738:	bd80      	pop	{r7, pc}
	...

0800e73c <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b086      	sub	sp, #24
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800e748:	697b      	ldr	r3, [r7, #20]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	685b      	ldr	r3, [r3, #4]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d07f      	beq.n	800e852 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e752:	697b      	ldr	r3, [r7, #20]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	781b      	ldrb	r3, [r3, #0]
 800e758:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e75c:	2b10      	cmp	r3, #16
 800e75e:	d175      	bne.n	800e84c <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 800e760:	697b      	ldr	r3, [r7, #20]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	785b      	ldrb	r3, [r3, #1]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d165      	bne.n	800e836 <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 800e76a:	697b      	ldr	r3, [r7, #20]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	685b      	ldr	r3, [r3, #4]
 800e770:	7d1b      	ldrb	r3, [r3, #20]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d002      	beq.n	800e77c <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 800e776:	23fa      	movs	r3, #250	@ 0xfa
 800e778:	72fb      	strb	r3, [r7, #11]
 800e77a:	e06c      	b.n	800e856 <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 800e77c:	23ff      	movs	r3, #255	@ 0xff
 800e77e:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800e780:	697b      	ldr	r3, [r7, #20]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	685b      	ldr	r3, [r3, #4]
 800e786:	f107 020b 	add.w	r2, r7, #11
 800e78a:	7cf9      	ldrb	r1, [r7, #19]
 800e78c:	4618      	mov	r0, r3
 800e78e:	f005 f873 	bl	8013878 <tcp_listen_with_backlog_and_err>
 800e792:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d05d      	beq.n	800e856 <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800e79a:	697b      	ldr	r3, [r7, #20]
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	3310      	adds	r3, #16
 800e7a0:	4618      	mov	r0, r3
 800e7a2:	f00d feca 	bl	801c53a <sys_mbox_valid>
 800e7a6:	4603      	mov	r3, r0
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d00b      	beq.n	800e7c4 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 800e7ac:	697b      	ldr	r3, [r7, #20]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	3310      	adds	r3, #16
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	f00d fe3a 	bl	801c42c <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 800e7b8:	697b      	ldr	r3, [r7, #20]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	3310      	adds	r3, #16
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f00d fecc 	bl	801c55c <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800e7c8:	697b      	ldr	r3, [r7, #20]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	3314      	adds	r3, #20
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	f00d feb3 	bl	801c53a <sys_mbox_valid>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d108      	bne.n	800e7ec <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800e7da:	697b      	ldr	r3, [r7, #20]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	3314      	adds	r3, #20
 800e7e0:	2106      	movs	r1, #6
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	f00d fe00 	bl	801c3e8 <sys_mbox_new>
 800e7e8:	4603      	mov	r3, r0
 800e7ea:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 800e7ec:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d118      	bne.n	800e826 <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 800e7f4:	697b      	ldr	r3, [r7, #20]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	2202      	movs	r2, #2
 800e7fa:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 800e7fc:	697b      	ldr	r3, [r7, #20]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	68fa      	ldr	r2, [r7, #12]
 800e802:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	685a      	ldr	r2, [r3, #4]
 800e80a:	697b      	ldr	r3, [r7, #20]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	4619      	mov	r1, r3
 800e810:	4610      	mov	r0, r2
 800e812:	f005 fffd 	bl	8014810 <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 800e816:	697b      	ldr	r3, [r7, #20]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	685b      	ldr	r3, [r3, #4]
 800e81c:	4912      	ldr	r1, [pc, #72]	@ (800e868 <lwip_netconn_do_listen+0x12c>)
 800e81e:	4618      	mov	r0, r3
 800e820:	f006 f86e 	bl	8014900 <tcp_accept>
 800e824:	e017      	b.n	800e856 <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 800e826:	68f8      	ldr	r0, [r7, #12]
 800e828:	f004 fe02 	bl	8013430 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	2200      	movs	r2, #0
 800e832:	605a      	str	r2, [r3, #4]
 800e834:	e00f      	b.n	800e856 <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 800e836:	697b      	ldr	r3, [r7, #20]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	785b      	ldrb	r3, [r3, #1]
 800e83c:	2b02      	cmp	r3, #2
 800e83e:	d102      	bne.n	800e846 <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 800e840:	2300      	movs	r3, #0
 800e842:	72fb      	strb	r3, [r7, #11]
 800e844:	e007      	b.n	800e856 <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 800e846:	23f5      	movs	r3, #245	@ 0xf5
 800e848:	72fb      	strb	r3, [r7, #11]
 800e84a:	e004      	b.n	800e856 <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 800e84c:	23f0      	movs	r3, #240	@ 0xf0
 800e84e:	72fb      	strb	r3, [r7, #11]
 800e850:	e001      	b.n	800e856 <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 800e852:	23f5      	movs	r3, #245	@ 0xf5
 800e854:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 800e856:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800e85a:	697b      	ldr	r3, [r7, #20]
 800e85c:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e85e:	bf00      	nop
 800e860:	3718      	adds	r7, #24
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}
 800e866:	bf00      	nop
 800e868:	0800dcb9 	.word	0x0800dcb9

0800e86c <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b084      	sub	sp, #16
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	4618      	mov	r0, r3
 800e87e:	f7fe fe79 	bl	800d574 <netconn_err>
 800e882:	4603      	mov	r3, r0
 800e884:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d15d      	bne.n	800e94a <lwip_netconn_do_send+0xde>
    if (msg->conn->pcb.tcp != NULL) {
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	685b      	ldr	r3, [r3, #4]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d056      	beq.n	800e946 <lwip_netconn_do_send+0xda>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	781b      	ldrb	r3, [r3, #0]
 800e89e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e8a2:	2b20      	cmp	r3, #32
 800e8a4:	d028      	beq.n	800e8f8 <lwip_netconn_do_send+0x8c>
 800e8a6:	2b40      	cmp	r3, #64	@ 0x40
 800e8a8:	d14a      	bne.n	800e940 <lwip_netconn_do_send+0xd4>
#if LWIP_RAW
        case NETCONN_RAW:
          if (ip_addr_isany(&msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800e8aa:	68bb      	ldr	r3, [r7, #8]
 800e8ac:	689b      	ldr	r3, [r3, #8]
 800e8ae:	3308      	adds	r3, #8
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d004      	beq.n	800e8be <lwip_netconn_do_send+0x52>
 800e8b4:	68bb      	ldr	r3, [r7, #8]
 800e8b6:	689b      	ldr	r3, [r3, #8]
 800e8b8:	689b      	ldr	r3, [r3, #8]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d10d      	bne.n	800e8da <lwip_netconn_do_send+0x6e>
            err = raw_send(msg->conn->pcb.raw, msg->msg.b->p);
 800e8be:	68bb      	ldr	r3, [r7, #8]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	685a      	ldr	r2, [r3, #4]
 800e8c4:	68bb      	ldr	r3, [r7, #8]
 800e8c6:	689b      	ldr	r3, [r3, #8]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	4619      	mov	r1, r3
 800e8cc:	4610      	mov	r0, r2
 800e8ce:	f004 faf3 	bl	8012eb8 <raw_send>
 800e8d2:	4603      	mov	r3, r0
 800e8d4:	73fb      	strb	r3, [r7, #15]
 800e8d6:	bf00      	nop
          } else {
            err = raw_sendto(msg->conn->pcb.raw, msg->msg.b->p, &msg->msg.b->addr);
          }
          break;
 800e8d8:	e037      	b.n	800e94a <lwip_netconn_do_send+0xde>
            err = raw_sendto(msg->conn->pcb.raw, msg->msg.b->p, &msg->msg.b->addr);
 800e8da:	68bb      	ldr	r3, [r7, #8]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	6858      	ldr	r0, [r3, #4]
 800e8e0:	68bb      	ldr	r3, [r7, #8]
 800e8e2:	689b      	ldr	r3, [r3, #8]
 800e8e4:	6819      	ldr	r1, [r3, #0]
 800e8e6:	68bb      	ldr	r3, [r7, #8]
 800e8e8:	689b      	ldr	r3, [r3, #8]
 800e8ea:	3308      	adds	r3, #8
 800e8ec:	461a      	mov	r2, r3
 800e8ee:	f004 f9fe 	bl	8012cee <raw_sendto>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	73fb      	strb	r3, [r7, #15]
          break;
 800e8f6:	e028      	b.n	800e94a <lwip_netconn_do_send+0xde>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	689b      	ldr	r3, [r3, #8]
 800e8fc:	689b      	ldr	r3, [r3, #8]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d10c      	bne.n	800e91c <lwip_netconn_do_send+0xb0>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800e902:	68bb      	ldr	r3, [r7, #8]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	685a      	ldr	r2, [r3, #4]
 800e908:	68bb      	ldr	r3, [r7, #8]
 800e90a:	689b      	ldr	r3, [r3, #8]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	4619      	mov	r1, r3
 800e910:	4610      	mov	r0, r2
 800e912:	f00a ff55 	bl	80197c0 <udp_send>
 800e916:	4603      	mov	r3, r0
 800e918:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800e91a:	e016      	b.n	800e94a <lwip_netconn_do_send+0xde>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800e91c:	68bb      	ldr	r3, [r7, #8]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	6858      	ldr	r0, [r3, #4]
 800e922:	68bb      	ldr	r3, [r7, #8]
 800e924:	689b      	ldr	r3, [r3, #8]
 800e926:	6819      	ldr	r1, [r3, #0]
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	689b      	ldr	r3, [r3, #8]
 800e92c:	f103 0208 	add.w	r2, r3, #8
 800e930:	68bb      	ldr	r3, [r7, #8]
 800e932:	689b      	ldr	r3, [r3, #8]
 800e934:	899b      	ldrh	r3, [r3, #12]
 800e936:	f00a ff77 	bl	8019828 <udp_sendto>
 800e93a:	4603      	mov	r3, r0
 800e93c:	73fb      	strb	r3, [r7, #15]
          break;
 800e93e:	e004      	b.n	800e94a <lwip_netconn_do_send+0xde>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800e940:	23f5      	movs	r3, #245	@ 0xf5
 800e942:	73fb      	strb	r3, [r7, #15]
          break;
 800e944:	e001      	b.n	800e94a <lwip_netconn_do_send+0xde>
      }
    } else {
      err = ERR_CONN;
 800e946:	23f5      	movs	r3, #245	@ 0xf5
 800e948:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800e94a:	68bb      	ldr	r3, [r7, #8]
 800e94c:	7bfa      	ldrb	r2, [r7, #15]
 800e94e:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e950:	bf00      	nop
 800e952:	3710      	adds	r7, #16
 800e954:	46bd      	mov	sp, r7
 800e956:	bd80      	pop	{r7, pc}

0800e958 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800e958:	b580      	push	{r7, lr}
 800e95a:	b086      	sub	sp, #24
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800e964:	693b      	ldr	r3, [r7, #16]
 800e966:	2200      	movs	r2, #0
 800e968:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800e96a:	693b      	ldr	r3, [r7, #16]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	685b      	ldr	r3, [r3, #4]
 800e970:	2b00      	cmp	r3, #0
 800e972:	d022      	beq.n	800e9ba <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e974:	693b      	ldr	r3, [r7, #16]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	781b      	ldrb	r3, [r3, #0]
 800e97a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e97e:	2b10      	cmp	r3, #16
 800e980:	d11b      	bne.n	800e9ba <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800e982:	693b      	ldr	r3, [r7, #16]
 800e984:	689b      	ldr	r3, [r3, #8]
 800e986:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800e988:	697b      	ldr	r3, [r7, #20]
 800e98a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e98e:	d202      	bcs.n	800e996 <lwip_netconn_do_recv+0x3e>
 800e990:	697b      	ldr	r3, [r7, #20]
 800e992:	b29b      	uxth	r3, r3
 800e994:	e001      	b.n	800e99a <lwip_netconn_do_recv+0x42>
 800e996:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e99a:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800e99c:	693b      	ldr	r3, [r7, #16]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	685b      	ldr	r3, [r3, #4]
 800e9a2:	89fa      	ldrh	r2, [r7, #14]
 800e9a4:	4611      	mov	r1, r2
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	f005 f86a 	bl	8013a80 <tcp_recved>
        remaining -= recved;
 800e9ac:	89fb      	ldrh	r3, [r7, #14]
 800e9ae:	697a      	ldr	r2, [r7, #20]
 800e9b0:	1ad3      	subs	r3, r2, r3
 800e9b2:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d1e6      	bne.n	800e988 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e9ba:	bf00      	nop
 800e9bc:	3718      	adds	r7, #24
 800e9be:	46bd      	mov	sp, r7
 800e9c0:	bd80      	pop	{r7, pc}
	...

0800e9c4 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b088      	sub	sp, #32
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
 800e9cc:	460b      	mov	r3, r1
 800e9ce:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d106      	bne.n	800e9e8 <lwip_netconn_do_writemore+0x24>
 800e9da:	4b96      	ldr	r3, [pc, #600]	@ (800ec34 <lwip_netconn_do_writemore+0x270>)
 800e9dc:	f240 6273 	movw	r2, #1651	@ 0x673
 800e9e0:	4995      	ldr	r1, [pc, #596]	@ (800ec38 <lwip_netconn_do_writemore+0x274>)
 800e9e2:	4896      	ldr	r0, [pc, #600]	@ (800ec3c <lwip_netconn_do_writemore+0x278>)
 800e9e4:	f00f fd06 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	785b      	ldrb	r3, [r3, #1]
 800e9ec:	2b01      	cmp	r3, #1
 800e9ee:	d006      	beq.n	800e9fe <lwip_netconn_do_writemore+0x3a>
 800e9f0:	4b90      	ldr	r3, [pc, #576]	@ (800ec34 <lwip_netconn_do_writemore+0x270>)
 800e9f2:	f240 6274 	movw	r2, #1652	@ 0x674
 800e9f6:	4992      	ldr	r1, [pc, #584]	@ (800ec40 <lwip_netconn_do_writemore+0x27c>)
 800e9f8:	4890      	ldr	r0, [pc, #576]	@ (800ec3c <lwip_netconn_do_writemore+0x278>)
 800e9fa:	f00f fcfb 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	6a1b      	ldr	r3, [r3, #32]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d106      	bne.n	800ea14 <lwip_netconn_do_writemore+0x50>
 800ea06:	4b8b      	ldr	r3, [pc, #556]	@ (800ec34 <lwip_netconn_do_writemore+0x270>)
 800ea08:	f240 6275 	movw	r2, #1653	@ 0x675
 800ea0c:	498d      	ldr	r1, [pc, #564]	@ (800ec44 <lwip_netconn_do_writemore+0x280>)
 800ea0e:	488b      	ldr	r0, [pc, #556]	@ (800ec3c <lwip_netconn_do_writemore+0x278>)
 800ea10:	f00f fcf0 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	685b      	ldr	r3, [r3, #4]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d106      	bne.n	800ea2a <lwip_netconn_do_writemore+0x66>
 800ea1c:	4b85      	ldr	r3, [pc, #532]	@ (800ec34 <lwip_netconn_do_writemore+0x270>)
 800ea1e:	f240 6276 	movw	r2, #1654	@ 0x676
 800ea22:	4989      	ldr	r1, [pc, #548]	@ (800ec48 <lwip_netconn_do_writemore+0x284>)
 800ea24:	4885      	ldr	r0, [pc, #532]	@ (800ec3c <lwip_netconn_do_writemore+0x278>)
 800ea26:	f00f fce5 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	6a1b      	ldr	r3, [r3, #32]
 800ea2e:	699a      	ldr	r2, [r3, #24]
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	6a1b      	ldr	r3, [r3, #32]
 800ea34:	695b      	ldr	r3, [r3, #20]
 800ea36:	429a      	cmp	r2, r3
 800ea38:	d306      	bcc.n	800ea48 <lwip_netconn_do_writemore+0x84>
 800ea3a:	4b7e      	ldr	r3, [pc, #504]	@ (800ec34 <lwip_netconn_do_writemore+0x270>)
 800ea3c:	f240 6277 	movw	r2, #1655	@ 0x677
 800ea40:	4982      	ldr	r1, [pc, #520]	@ (800ec4c <lwip_netconn_do_writemore+0x288>)
 800ea42:	487e      	ldr	r0, [pc, #504]	@ (800ec3c <lwip_netconn_do_writemore+0x278>)
 800ea44:	f00f fcd6 	bl	801e3f4 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	6a1b      	ldr	r3, [r3, #32]
 800ea4c:	899b      	ldrh	r3, [r3, #12]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d106      	bne.n	800ea60 <lwip_netconn_do_writemore+0x9c>
 800ea52:	4b78      	ldr	r3, [pc, #480]	@ (800ec34 <lwip_netconn_do_writemore+0x270>)
 800ea54:	f240 6279 	movw	r2, #1657	@ 0x679
 800ea58:	497d      	ldr	r1, [pc, #500]	@ (800ec50 <lwip_netconn_do_writemore+0x28c>)
 800ea5a:	4878      	ldr	r0, [pc, #480]	@ (800ec3c <lwip_netconn_do_writemore+0x278>)
 800ea5c:	f00f fcca 	bl	801e3f4 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	6a1b      	ldr	r3, [r3, #32]
 800ea64:	7f1b      	ldrb	r3, [r3, #28]
 800ea66:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	7f1b      	ldrb	r3, [r3, #28]
 800ea6c:	f003 0302 	and.w	r3, r3, #2
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d104      	bne.n	800ea7e <lwip_netconn_do_writemore+0xba>
 800ea74:	7ebb      	ldrb	r3, [r7, #26]
 800ea76:	f003 0304 	and.w	r3, r3, #4
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d001      	beq.n	800ea82 <lwip_netconn_do_writemore+0xbe>
 800ea7e:	2301      	movs	r3, #1
 800ea80:	e000      	b.n	800ea84 <lwip_netconn_do_writemore+0xc0>
 800ea82:	2300      	movs	r3, #0
 800ea84:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6a1b      	ldr	r3, [r3, #32]
 800ea8a:	689b      	ldr	r3, [r3, #8]
 800ea8c:	681a      	ldr	r2, [r3, #0]
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	6a1b      	ldr	r3, [r3, #32]
 800ea92:	691b      	ldr	r3, [r3, #16]
 800ea94:	4413      	add	r3, r2
 800ea96:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	6a1b      	ldr	r3, [r3, #32]
 800ea9c:	689b      	ldr	r3, [r3, #8]
 800ea9e:	685a      	ldr	r2, [r3, #4]
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	6a1b      	ldr	r3, [r3, #32]
 800eaa4:	691b      	ldr	r3, [r3, #16]
 800eaa6:	1ad3      	subs	r3, r2, r3
 800eaa8:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800eaaa:	693b      	ldr	r3, [r7, #16]
 800eaac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eab0:	d307      	bcc.n	800eac2 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800eab2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800eab6:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800eab8:	7ebb      	ldrb	r3, [r7, #26]
 800eaba:	f043 0302 	orr.w	r3, r3, #2
 800eabe:	76bb      	strb	r3, [r7, #26]
 800eac0:	e001      	b.n	800eac6 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800eac2:	693b      	ldr	r3, [r7, #16]
 800eac4:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	685b      	ldr	r3, [r3, #4]
 800eaca:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800eace:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800ead0:	89fa      	ldrh	r2, [r7, #14]
 800ead2:	8bbb      	ldrh	r3, [r7, #28]
 800ead4:	429a      	cmp	r2, r3
 800ead6:	d216      	bcs.n	800eb06 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800ead8:	89fb      	ldrh	r3, [r7, #14]
 800eada:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800eadc:	7e3b      	ldrb	r3, [r7, #24]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d00d      	beq.n	800eafe <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800eae2:	8bbb      	ldrh	r3, [r7, #28]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d10e      	bne.n	800eb06 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	6a1b      	ldr	r3, [r3, #32]
 800eaec:	699b      	ldr	r3, [r3, #24]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d102      	bne.n	800eaf8 <lwip_netconn_do_writemore+0x134>
 800eaf2:	f06f 0306 	mvn.w	r3, #6
 800eaf6:	e000      	b.n	800eafa <lwip_netconn_do_writemore+0x136>
 800eaf8:	2300      	movs	r3, #0
 800eafa:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800eafc:	e07d      	b.n	800ebfa <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800eafe:	7ebb      	ldrb	r3, [r7, #26]
 800eb00:	f043 0302 	orr.w	r3, r3, #2
 800eb04:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	6a1b      	ldr	r3, [r3, #32]
 800eb0a:	691a      	ldr	r2, [r3, #16]
 800eb0c:	8bbb      	ldrh	r3, [r7, #28]
 800eb0e:	441a      	add	r2, r3
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	6a1b      	ldr	r3, [r3, #32]
 800eb14:	689b      	ldr	r3, [r3, #8]
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	429a      	cmp	r2, r3
 800eb1a:	d906      	bls.n	800eb2a <lwip_netconn_do_writemore+0x166>
 800eb1c:	4b45      	ldr	r3, [pc, #276]	@ (800ec34 <lwip_netconn_do_writemore+0x270>)
 800eb1e:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 800eb22:	494c      	ldr	r1, [pc, #304]	@ (800ec54 <lwip_netconn_do_writemore+0x290>)
 800eb24:	4845      	ldr	r0, [pc, #276]	@ (800ec3c <lwip_netconn_do_writemore+0x278>)
 800eb26:	f00f fc65 	bl	801e3f4 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800eb2a:	8bbb      	ldrh	r3, [r7, #28]
 800eb2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eb30:	4293      	cmp	r3, r2
 800eb32:	d103      	bne.n	800eb3c <lwip_netconn_do_writemore+0x178>
 800eb34:	693b      	ldr	r3, [r7, #16]
 800eb36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb3a:	d209      	bcs.n	800eb50 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800eb40:	8bba      	ldrh	r2, [r7, #28]
 800eb42:	429a      	cmp	r2, r3
 800eb44:	d10b      	bne.n	800eb5e <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	6a1b      	ldr	r3, [r3, #32]
 800eb4a:	899b      	ldrh	r3, [r3, #12]
 800eb4c:	2b01      	cmp	r3, #1
 800eb4e:	d906      	bls.n	800eb5e <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800eb50:	2301      	movs	r3, #1
 800eb52:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800eb54:	7ebb      	ldrb	r3, [r7, #26]
 800eb56:	f043 0302 	orr.w	r3, r3, #2
 800eb5a:	76bb      	strb	r3, [r7, #26]
 800eb5c:	e001      	b.n	800eb62 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800eb5e:	2300      	movs	r3, #0
 800eb60:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	6858      	ldr	r0, [r3, #4]
 800eb66:	7ebb      	ldrb	r3, [r7, #26]
 800eb68:	8bba      	ldrh	r2, [r7, #28]
 800eb6a:	6979      	ldr	r1, [r7, #20]
 800eb6c:	f008 fd8c 	bl	8017688 <tcp_write>
 800eb70:	4603      	mov	r3, r0
 800eb72:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800eb74:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d12c      	bne.n	800ebd6 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	6a1b      	ldr	r3, [r3, #32]
 800eb80:	6999      	ldr	r1, [r3, #24]
 800eb82:	8bba      	ldrh	r2, [r7, #28]
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	6a1b      	ldr	r3, [r3, #32]
 800eb88:	440a      	add	r2, r1
 800eb8a:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	6a1b      	ldr	r3, [r3, #32]
 800eb90:	6919      	ldr	r1, [r3, #16]
 800eb92:	8bba      	ldrh	r2, [r7, #28]
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	6a1b      	ldr	r3, [r3, #32]
 800eb98:	440a      	add	r2, r1
 800eb9a:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	6a1b      	ldr	r3, [r3, #32]
 800eba0:	691a      	ldr	r2, [r3, #16]
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	6a1b      	ldr	r3, [r3, #32]
 800eba6:	689b      	ldr	r3, [r3, #8]
 800eba8:	685b      	ldr	r3, [r3, #4]
 800ebaa:	429a      	cmp	r2, r3
 800ebac:	d113      	bne.n	800ebd6 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6a1b      	ldr	r3, [r3, #32]
 800ebb2:	899a      	ldrh	r2, [r3, #12]
 800ebb4:	3a01      	subs	r2, #1
 800ebb6:	b292      	uxth	r2, r2
 800ebb8:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	6a1b      	ldr	r3, [r3, #32]
 800ebbe:	899b      	ldrh	r3, [r3, #12]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d008      	beq.n	800ebd6 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	6a1b      	ldr	r3, [r3, #32]
 800ebc8:	689a      	ldr	r2, [r3, #8]
 800ebca:	3208      	adds	r2, #8
 800ebcc:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6a1b      	ldr	r3, [r3, #32]
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800ebd6:	7e7b      	ldrb	r3, [r7, #25]
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d004      	beq.n	800ebe6 <lwip_netconn_do_writemore+0x222>
 800ebdc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	f43f af50 	beq.w	800ea86 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800ebe6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d004      	beq.n	800ebf8 <lwip_netconn_do_writemore+0x234>
 800ebee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ebf2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ebf6:	d146      	bne.n	800ec86 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800ebf8:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800ebfa:	7e3b      	ldrb	r3, [r7, #24]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d02b      	beq.n	800ec58 <lwip_netconn_do_writemore+0x294>
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	6a1b      	ldr	r3, [r3, #32]
 800ec04:	699a      	ldr	r2, [r3, #24]
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	6a1b      	ldr	r3, [r3, #32]
 800ec0a:	695b      	ldr	r3, [r3, #20]
 800ec0c:	429a      	cmp	r2, r3
 800ec0e:	d223      	bcs.n	800ec58 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d005      	beq.n	800ec24 <lwip_netconn_do_writemore+0x260>
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec1c:	2200      	movs	r2, #0
 800ec1e:	2103      	movs	r1, #3
 800ec20:	6878      	ldr	r0, [r7, #4]
 800ec22:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	7f1b      	ldrb	r3, [r3, #28]
 800ec28:	f043 0310 	orr.w	r3, r3, #16
 800ec2c:	b2da      	uxtb	r2, r3
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	771a      	strb	r2, [r3, #28]
 800ec32:	e028      	b.n	800ec86 <lwip_netconn_do_writemore+0x2c2>
 800ec34:	08021618 	.word	0x08021618
 800ec38:	08021770 	.word	0x08021770
 800ec3c:	0802165c 	.word	0x0802165c
 800ec40:	08021a78 	.word	0x08021a78
 800ec44:	08021780 	.word	0x08021780
 800ec48:	08021a98 	.word	0x08021a98
 800ec4c:	08021ab0 	.word	0x08021ab0
 800ec50:	08021af0 	.word	0x08021af0
 800ec54:	08021b18 	.word	0x08021b18
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	685b      	ldr	r3, [r3, #4]
 800ec5c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ec60:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800ec64:	d305      	bcc.n	800ec72 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	685b      	ldr	r3, [r3, #4]
 800ec6a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ec6e:	2b04      	cmp	r3, #4
 800ec70:	d909      	bls.n	800ec86 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d005      	beq.n	800ec86 <lwip_netconn_do_writemore+0x2c2>
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec7e:	2200      	movs	r2, #0
 800ec80:	2103      	movs	r1, #3
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800ec86:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d11d      	bne.n	800ecca <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6a1b      	ldr	r3, [r3, #32]
 800ec92:	699a      	ldr	r2, [r3, #24]
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	6a1b      	ldr	r3, [r3, #32]
 800ec98:	695b      	ldr	r3, [r3, #20]
 800ec9a:	429a      	cmp	r2, r3
 800ec9c:	d002      	beq.n	800eca4 <lwip_netconn_do_writemore+0x2e0>
 800ec9e:	7e3b      	ldrb	r3, [r7, #24]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d001      	beq.n	800eca8 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800eca4:	2301      	movs	r3, #1
 800eca6:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	685b      	ldr	r3, [r3, #4]
 800ecac:	4618      	mov	r0, r3
 800ecae:	f009 fad5 	bl	801825c <tcp_output>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800ecb6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800ecba:	f113 0f04 	cmn.w	r3, #4
 800ecbe:	d12c      	bne.n	800ed1a <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800ecc0:	7b3b      	ldrb	r3, [r7, #12]
 800ecc2:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800ecc4:	2301      	movs	r3, #1
 800ecc6:	76fb      	strb	r3, [r7, #27]
 800ecc8:	e027      	b.n	800ed1a <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800ecca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ecce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ecd2:	d120      	bne.n	800ed16 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	685b      	ldr	r3, [r3, #4]
 800ecd8:	4618      	mov	r0, r3
 800ecda:	f009 fabf 	bl	801825c <tcp_output>
 800ecde:	4603      	mov	r3, r0
 800ece0:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800ece2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ece6:	f113 0f04 	cmn.w	r3, #4
 800ecea:	d104      	bne.n	800ecf6 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800ecec:	7b7b      	ldrb	r3, [r7, #13]
 800ecee:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	76fb      	strb	r3, [r7, #27]
 800ecf4:	e011      	b.n	800ed1a <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800ecf6:	7e3b      	ldrb	r3, [r7, #24]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d00e      	beq.n	800ed1a <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	6a1b      	ldr	r3, [r3, #32]
 800ed00:	699b      	ldr	r3, [r3, #24]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d102      	bne.n	800ed0c <lwip_netconn_do_writemore+0x348>
 800ed06:	f06f 0306 	mvn.w	r3, #6
 800ed0a:	e000      	b.n	800ed0e <lwip_netconn_do_writemore+0x34a>
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800ed10:	2301      	movs	r3, #1
 800ed12:	76fb      	strb	r3, [r7, #27]
 800ed14:	e001      	b.n	800ed1a <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800ed16:	2301      	movs	r3, #1
 800ed18:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800ed1a:	7efb      	ldrb	r3, [r7, #27]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d015      	beq.n	800ed4c <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	6a1b      	ldr	r3, [r3, #32]
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	330c      	adds	r3, #12
 800ed28:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	6a1b      	ldr	r3, [r3, #32]
 800ed2e:	7ffa      	ldrb	r2, [r7, #31]
 800ed30:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	2200      	movs	r2, #0
 800ed36:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2200      	movs	r2, #0
 800ed3c:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800ed3e:	78fb      	ldrb	r3, [r7, #3]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d006      	beq.n	800ed52 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800ed44:	68b8      	ldr	r0, [r7, #8]
 800ed46:	f00d fc6f 	bl	801c628 <sys_sem_signal>
 800ed4a:	e002      	b.n	800ed52 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800ed4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ed50:	e000      	b.n	800ed54 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800ed52:	2300      	movs	r3, #0
}
 800ed54:	4618      	mov	r0, r3
 800ed56:	3720      	adds	r7, #32
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	bd80      	pop	{r7, pc}

0800ed5c <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b084      	sub	sp, #16
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800ed68:	68bb      	ldr	r3, [r7, #8]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	f7fe fc01 	bl	800d574 <netconn_err>
 800ed72:	4603      	mov	r3, r0
 800ed74:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800ed76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d166      	bne.n	800ee4c <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ed7e:	68bb      	ldr	r3, [r7, #8]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	781b      	ldrb	r3, [r3, #0]
 800ed84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ed88:	2b10      	cmp	r3, #16
 800ed8a:	d15d      	bne.n	800ee48 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 800ed8c:	68bb      	ldr	r3, [r7, #8]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	785b      	ldrb	r3, [r3, #1]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d002      	beq.n	800ed9c <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 800ed96:	23fb      	movs	r3, #251	@ 0xfb
 800ed98:	73fb      	strb	r3, [r7, #15]
 800ed9a:	e057      	b.n	800ee4c <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 800ed9c:	68bb      	ldr	r3, [r7, #8]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	685b      	ldr	r3, [r3, #4]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d04d      	beq.n	800ee42 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	2201      	movs	r2, #1
 800edac:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800edae:	68bb      	ldr	r3, [r7, #8]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	6a1b      	ldr	r3, [r3, #32]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d006      	beq.n	800edc6 <lwip_netconn_do_write+0x6a>
 800edb8:	4b28      	ldr	r3, [pc, #160]	@ (800ee5c <lwip_netconn_do_write+0x100>)
 800edba:	f240 7223 	movw	r2, #1827	@ 0x723
 800edbe:	4928      	ldr	r1, [pc, #160]	@ (800ee60 <lwip_netconn_do_write+0x104>)
 800edc0:	4828      	ldr	r0, [pc, #160]	@ (800ee64 <lwip_netconn_do_write+0x108>)
 800edc2:	f00f fb17 	bl	801e3f4 <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800edc6:	68bb      	ldr	r3, [r7, #8]
 800edc8:	695b      	ldr	r3, [r3, #20]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d106      	bne.n	800eddc <lwip_netconn_do_write+0x80>
 800edce:	4b23      	ldr	r3, [pc, #140]	@ (800ee5c <lwip_netconn_do_write+0x100>)
 800edd0:	f240 7224 	movw	r2, #1828	@ 0x724
 800edd4:	4924      	ldr	r1, [pc, #144]	@ (800ee68 <lwip_netconn_do_write+0x10c>)
 800edd6:	4823      	ldr	r0, [pc, #140]	@ (800ee64 <lwip_netconn_do_write+0x108>)
 800edd8:	f00f fb0c 	bl	801e3f4 <iprintf>
        msg->conn->current_msg = msg;
 800eddc:	68bb      	ldr	r3, [r7, #8]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	68ba      	ldr	r2, [r7, #8]
 800ede2:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	2100      	movs	r1, #0
 800edea:	4618      	mov	r0, r3
 800edec:	f7ff fdea 	bl	800e9c4 <lwip_netconn_do_writemore>
 800edf0:	4603      	mov	r3, r0
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d02e      	beq.n	800ee54 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800edf6:	68bb      	ldr	r3, [r7, #8]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	785b      	ldrb	r3, [r3, #1]
 800edfc:	2b01      	cmp	r3, #1
 800edfe:	d006      	beq.n	800ee0e <lwip_netconn_do_write+0xb2>
 800ee00:	4b16      	ldr	r3, [pc, #88]	@ (800ee5c <lwip_netconn_do_write+0x100>)
 800ee02:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 800ee06:	4919      	ldr	r1, [pc, #100]	@ (800ee6c <lwip_netconn_do_write+0x110>)
 800ee08:	4816      	ldr	r0, [pc, #88]	@ (800ee64 <lwip_netconn_do_write+0x108>)
 800ee0a:	f00f faf3 	bl	801e3f4 <iprintf>
          UNLOCK_TCPIP_CORE();
 800ee0e:	4818      	ldr	r0, [pc, #96]	@ (800ee70 <lwip_netconn_do_write+0x114>)
 800ee10:	f00d fc7b 	bl	801c70a <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800ee14:	68bb      	ldr	r3, [r7, #8]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	330c      	adds	r3, #12
 800ee1a:	2100      	movs	r1, #0
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f00d fbd2 	bl	801c5c6 <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800ee22:	4813      	ldr	r0, [pc, #76]	@ (800ee70 <lwip_netconn_do_write+0x114>)
 800ee24:	f00d fc62 	bl	801c6ec <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	785b      	ldrb	r3, [r3, #1]
 800ee2e:	2b01      	cmp	r3, #1
 800ee30:	d110      	bne.n	800ee54 <lwip_netconn_do_write+0xf8>
 800ee32:	4b0a      	ldr	r3, [pc, #40]	@ (800ee5c <lwip_netconn_do_write+0x100>)
 800ee34:	f240 722c 	movw	r2, #1836	@ 0x72c
 800ee38:	490c      	ldr	r1, [pc, #48]	@ (800ee6c <lwip_netconn_do_write+0x110>)
 800ee3a:	480a      	ldr	r0, [pc, #40]	@ (800ee64 <lwip_netconn_do_write+0x108>)
 800ee3c:	f00f fada 	bl	801e3f4 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 800ee40:	e008      	b.n	800ee54 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 800ee42:	23f5      	movs	r3, #245	@ 0xf5
 800ee44:	73fb      	strb	r3, [r7, #15]
 800ee46:	e001      	b.n	800ee4c <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 800ee48:	23fa      	movs	r3, #250	@ 0xfa
 800ee4a:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 800ee4c:	68bb      	ldr	r3, [r7, #8]
 800ee4e:	7bfa      	ldrb	r2, [r7, #15]
 800ee50:	711a      	strb	r2, [r3, #4]
 800ee52:	e000      	b.n	800ee56 <lwip_netconn_do_write+0xfa>
        return;
 800ee54:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 800ee56:	3710      	adds	r7, #16
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	bd80      	pop	{r7, pc}
 800ee5c:	08021618 	.word	0x08021618
 800ee60:	080219bc 	.word	0x080219bc
 800ee64:	0802165c 	.word	0x0802165c
 800ee68:	08021b44 	.word	0x08021b44
 800ee6c:	080219d8 	.word	0x080219d8
 800ee70:	2000c1c0 	.word	0x2000c1c0

0800ee74 <lwip_netconn_do_getaddr>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_getaddr(void *m)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b084      	sub	sp, #16
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	60fb      	str	r3, [r7, #12]

  if (msg->conn->pcb.ip != NULL) {
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	685b      	ldr	r3, [r3, #4]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	f000 8081 	beq.w	800ef8e <lwip_netconn_do_getaddr+0x11a>
    if (msg->msg.ad.local) {
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	7c1b      	ldrb	r3, [r3, #16]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d007      	beq.n	800eea4 <lwip_netconn_do_getaddr+0x30>
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	685a      	ldr	r2, [r3, #4]
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	689b      	ldr	r3, [r3, #8]
 800ee9e:	6812      	ldr	r2, [r2, #0]
 800eea0:	601a      	str	r2, [r3, #0]
 800eea2:	e006      	b.n	800eeb2 <lwip_netconn_do_getaddr+0x3e>
                   msg->conn->pcb.ip->local_ip);
    } else {
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	685a      	ldr	r2, [r3, #4]
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	689b      	ldr	r3, [r3, #8]
 800eeae:	6852      	ldr	r2, [r2, #4]
 800eeb0:	601a      	str	r2, [r3, #0]
                   msg->conn->pcb.ip->remote_ip);
    }

    msg->err = ERR_OK;
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	711a      	strb	r2, [r3, #4]
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	781b      	ldrb	r3, [r3, #0]
 800eebe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800eec2:	2b40      	cmp	r3, #64	@ 0x40
 800eec4:	d006      	beq.n	800eed4 <lwip_netconn_do_getaddr+0x60>
 800eec6:	2b40      	cmp	r3, #64	@ 0x40
 800eec8:	dc59      	bgt.n	800ef7e <lwip_netconn_do_getaddr+0x10a>
 800eeca:	2b10      	cmp	r3, #16
 800eecc:	d032      	beq.n	800ef34 <lwip_netconn_do_getaddr+0xc0>
 800eece:	2b20      	cmp	r3, #32
 800eed0:	d010      	beq.n	800eef4 <lwip_netconn_do_getaddr+0x80>
 800eed2:	e054      	b.n	800ef7e <lwip_netconn_do_getaddr+0x10a>
#if LWIP_RAW
      case NETCONN_RAW:
        if (msg->msg.ad.local) {
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	7c1b      	ldrb	r3, [r3, #16]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d007      	beq.n	800eeec <lwip_netconn_do_getaddr+0x78>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.raw->protocol;
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	685b      	ldr	r3, [r3, #4]
 800eee2:	7c1a      	ldrb	r2, [r3, #16]
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	68db      	ldr	r3, [r3, #12]
 800eee8:	801a      	strh	r2, [r3, #0]
        } else {
          /* return an error as connecting is only a helper for upper layers */
          msg->err = ERR_CONN;
        }
        break;
 800eeea:	e054      	b.n	800ef96 <lwip_netconn_do_getaddr+0x122>
          msg->err = ERR_CONN;
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	22f5      	movs	r2, #245	@ 0xf5
 800eef0:	711a      	strb	r2, [r3, #4]
        break;
 800eef2:	e050      	b.n	800ef96 <lwip_netconn_do_getaddr+0x122>
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        if (msg->msg.ad.local) {
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	7c1b      	ldrb	r3, [r3, #16]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d007      	beq.n	800ef0c <lwip_netconn_do_getaddr+0x98>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->local_port;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	685a      	ldr	r2, [r3, #4]
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	68db      	ldr	r3, [r3, #12]
 800ef06:	8a52      	ldrh	r2, [r2, #18]
 800ef08:	801a      	strh	r2, [r3, #0]
            msg->err = ERR_CONN;
          } else {
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
          }
        }
        break;
 800ef0a:	e044      	b.n	800ef96 <lwip_netconn_do_getaddr+0x122>
          if ((msg->conn->pcb.udp->flags & UDP_FLAGS_CONNECTED) == 0) {
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	685b      	ldr	r3, [r3, #4]
 800ef12:	7c1b      	ldrb	r3, [r3, #16]
 800ef14:	f003 0304 	and.w	r3, r3, #4
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d103      	bne.n	800ef24 <lwip_netconn_do_getaddr+0xb0>
            msg->err = ERR_CONN;
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	22f5      	movs	r2, #245	@ 0xf5
 800ef20:	711a      	strb	r2, [r3, #4]
        break;
 800ef22:	e038      	b.n	800ef96 <lwip_netconn_do_getaddr+0x122>
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	685a      	ldr	r2, [r3, #4]
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	68db      	ldr	r3, [r3, #12]
 800ef2e:	8a92      	ldrh	r2, [r2, #20]
 800ef30:	801a      	strh	r2, [r3, #0]
        break;
 800ef32:	e030      	b.n	800ef96 <lwip_netconn_do_getaddr+0x122>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        if ((msg->msg.ad.local == 0) &&
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	7c1b      	ldrb	r3, [r3, #16]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d10f      	bne.n	800ef5c <lwip_netconn_do_getaddr+0xe8>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	685b      	ldr	r3, [r3, #4]
 800ef42:	7d1b      	ldrb	r3, [r3, #20]
        if ((msg->msg.ad.local == 0) &&
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d005      	beq.n	800ef54 <lwip_netconn_do_getaddr+0xe0>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	685b      	ldr	r3, [r3, #4]
 800ef4e:	7d1b      	ldrb	r3, [r3, #20]
 800ef50:	2b01      	cmp	r3, #1
 800ef52:	d103      	bne.n	800ef5c <lwip_netconn_do_getaddr+0xe8>
          /* pcb is not connected and remote name is requested */
          msg->err = ERR_CONN;
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	22f5      	movs	r2, #245	@ 0xf5
 800ef58:	711a      	strb	r2, [r3, #4]
        } else {
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
        }
        break;
 800ef5a:	e01c      	b.n	800ef96 <lwip_netconn_do_getaddr+0x122>
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	7c1b      	ldrb	r3, [r3, #16]
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d004      	beq.n	800ef6e <lwip_netconn_do_getaddr+0xfa>
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	685b      	ldr	r3, [r3, #4]
 800ef6a:	8adb      	ldrh	r3, [r3, #22]
 800ef6c:	e003      	b.n	800ef76 <lwip_netconn_do_getaddr+0x102>
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	685b      	ldr	r3, [r3, #4]
 800ef74:	8b1b      	ldrh	r3, [r3, #24]
 800ef76:	68fa      	ldr	r2, [r7, #12]
 800ef78:	68d2      	ldr	r2, [r2, #12]
 800ef7a:	8013      	strh	r3, [r2, #0]
        break;
 800ef7c:	e00b      	b.n	800ef96 <lwip_netconn_do_getaddr+0x122>
#endif /* LWIP_TCP */
      default:
        LWIP_ASSERT("invalid netconn_type", 0);
 800ef7e:	4b08      	ldr	r3, [pc, #32]	@ (800efa0 <lwip_netconn_do_getaddr+0x12c>)
 800ef80:	f240 727d 	movw	r2, #1917	@ 0x77d
 800ef84:	4907      	ldr	r1, [pc, #28]	@ (800efa4 <lwip_netconn_do_getaddr+0x130>)
 800ef86:	4808      	ldr	r0, [pc, #32]	@ (800efa8 <lwip_netconn_do_getaddr+0x134>)
 800ef88:	f00f fa34 	bl	801e3f4 <iprintf>
        break;
 800ef8c:	e003      	b.n	800ef96 <lwip_netconn_do_getaddr+0x122>
    }
  } else {
    msg->err = ERR_CONN;
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	22f5      	movs	r2, #245	@ 0xf5
 800ef92:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ef94:	bf00      	nop
 800ef96:	bf00      	nop
 800ef98:	3710      	adds	r7, #16
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}
 800ef9e:	bf00      	nop
 800efa0:	08021618 	.word	0x08021618
 800efa4:	08021b58 	.word	0x08021b58
 800efa8:	0802165c 	.word	0x0802165c

0800efac <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800efac:	b580      	push	{r7, lr}
 800efae:	b084      	sub	sp, #16
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	785b      	ldrb	r3, [r3, #1]
 800efbe:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	685b      	ldr	r3, [r3, #4]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d069      	beq.n	800f09e <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	781b      	ldrb	r3, [r3, #0]
 800efd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800efd4:	2b10      	cmp	r3, #16
 800efd6:	d162      	bne.n	800f09e <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800efdc:	2b03      	cmp	r3, #3
 800efde:	d002      	beq.n	800efe6 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800efe0:	7afb      	ldrb	r3, [r7, #11]
 800efe2:	2b02      	cmp	r3, #2
 800efe4:	d05b      	beq.n	800f09e <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800efe6:	7afb      	ldrb	r3, [r7, #11]
 800efe8:	2b03      	cmp	r3, #3
 800efea:	d103      	bne.n	800eff4 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	22f5      	movs	r2, #245	@ 0xf5
 800eff0:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800eff2:	e059      	b.n	800f0a8 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800eff4:	7afb      	ldrb	r3, [r7, #11]
 800eff6:	2b01      	cmp	r3, #1
 800eff8:	d103      	bne.n	800f002 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	22fb      	movs	r2, #251	@ 0xfb
 800effe:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800f000:	e052      	b.n	800f0a8 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	7a1b      	ldrb	r3, [r3, #8]
 800f006:	f003 0301 	and.w	r3, r3, #1
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d004      	beq.n	800f018 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	4618      	mov	r0, r3
 800f014:	f7ff f86e 	bl	800e0f4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	6a1b      	ldr	r3, [r3, #32]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d006      	beq.n	800f030 <lwip_netconn_do_close+0x84>
 800f022:	4b23      	ldr	r3, [pc, #140]	@ (800f0b0 <lwip_netconn_do_close+0x104>)
 800f024:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 800f028:	4922      	ldr	r1, [pc, #136]	@ (800f0b4 <lwip_netconn_do_close+0x108>)
 800f02a:	4823      	ldr	r0, [pc, #140]	@ (800f0b8 <lwip_netconn_do_close+0x10c>)
 800f02c:	f00f f9e2 	bl	801e3f4 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	2204      	movs	r2, #4
 800f036:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	68fa      	ldr	r2, [r7, #12]
 800f03e:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	2100      	movs	r1, #0
 800f046:	4618      	mov	r0, r3
 800f048:	f7ff f8d2 	bl	800e1f0 <lwip_netconn_do_close_internal>
 800f04c:	4603      	mov	r3, r0
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d029      	beq.n	800f0a6 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	785b      	ldrb	r3, [r3, #1]
 800f058:	2b04      	cmp	r3, #4
 800f05a:	d006      	beq.n	800f06a <lwip_netconn_do_close+0xbe>
 800f05c:	4b14      	ldr	r3, [pc, #80]	@ (800f0b0 <lwip_netconn_do_close+0x104>)
 800f05e:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 800f062:	4916      	ldr	r1, [pc, #88]	@ (800f0bc <lwip_netconn_do_close+0x110>)
 800f064:	4814      	ldr	r0, [pc, #80]	@ (800f0b8 <lwip_netconn_do_close+0x10c>)
 800f066:	f00f f9c5 	bl	801e3f4 <iprintf>
        UNLOCK_TCPIP_CORE();
 800f06a:	4815      	ldr	r0, [pc, #84]	@ (800f0c0 <lwip_netconn_do_close+0x114>)
 800f06c:	f00d fb4d 	bl	801c70a <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	330c      	adds	r3, #12
 800f076:	2100      	movs	r1, #0
 800f078:	4618      	mov	r0, r3
 800f07a:	f00d faa4 	bl	801c5c6 <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800f07e:	4810      	ldr	r0, [pc, #64]	@ (800f0c0 <lwip_netconn_do_close+0x114>)
 800f080:	f00d fb34 	bl	801c6ec <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	785b      	ldrb	r3, [r3, #1]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d00b      	beq.n	800f0a6 <lwip_netconn_do_close+0xfa>
 800f08e:	4b08      	ldr	r3, [pc, #32]	@ (800f0b0 <lwip_netconn_do_close+0x104>)
 800f090:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 800f094:	4909      	ldr	r1, [pc, #36]	@ (800f0bc <lwip_netconn_do_close+0x110>)
 800f096:	4808      	ldr	r0, [pc, #32]	@ (800f0b8 <lwip_netconn_do_close+0x10c>)
 800f098:	f00f f9ac 	bl	801e3f4 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800f09c:	e003      	b.n	800f0a6 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	22f5      	movs	r2, #245	@ 0xf5
 800f0a2:	711a      	strb	r2, [r3, #4]
 800f0a4:	e000      	b.n	800f0a8 <lwip_netconn_do_close+0xfc>
      return;
 800f0a6:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800f0a8:	3710      	adds	r7, #16
 800f0aa:	46bd      	mov	sp, r7
 800f0ac:	bd80      	pop	{r7, pc}
 800f0ae:	bf00      	nop
 800f0b0:	08021618 	.word	0x08021618
 800f0b4:	080219bc 	.word	0x080219bc
 800f0b8:	0802165c 	.word	0x0802165c
 800f0bc:	080219d8 	.word	0x080219d8
 800f0c0:	2000c1c0 	.word	0x2000c1c0

0800f0c4 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 800f0c4:	b480      	push	{r7}
 800f0c6:	b083      	sub	sp, #12
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	4603      	mov	r3, r0
 800f0cc:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 800f0ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	dc04      	bgt.n	800f0e0 <err_to_errno+0x1c>
 800f0d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0da:	f113 0f10 	cmn.w	r3, #16
 800f0de:	da01      	bge.n	800f0e4 <err_to_errno+0x20>
    return EIO;
 800f0e0:	2305      	movs	r3, #5
 800f0e2:	e005      	b.n	800f0f0 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 800f0e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0e8:	425b      	negs	r3, r3
 800f0ea:	4a04      	ldr	r2, [pc, #16]	@ (800f0fc <err_to_errno+0x38>)
 800f0ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800f0f0:	4618      	mov	r0, r3
 800f0f2:	370c      	adds	r7, #12
 800f0f4:	46bd      	mov	sp, r7
 800f0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fa:	4770      	bx	lr
 800f0fc:	08024c5c 	.word	0x08024c5c

0800f100 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b082      	sub	sp, #8
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d013      	beq.n	800f136 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d00b      	beq.n	800f12e <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	4618      	mov	r0, r3
 800f11c:	f003 fa38 	bl	8012590 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2200      	movs	r2, #0
 800f124:	605a      	str	r2, [r3, #4]
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	685a      	ldr	r2, [r3, #4]
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800f12e:	6879      	ldr	r1, [r7, #4]
 800f130:	2007      	movs	r0, #7
 800f132:	f002 fb1b 	bl	801176c <memp_free>
  }
}
 800f136:	bf00      	nop
 800f138:	3708      	adds	r7, #8
 800f13a:	46bd      	mov	sp, r7
 800f13c:	bd80      	pop	{r7, pc}
	...

0800f140 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 800f140:	b580      	push	{r7, lr}
 800f142:	b082      	sub	sp, #8
 800f144:	af00      	add	r7, sp, #0
 800f146:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d106      	bne.n	800f15c <netbuf_free+0x1c>
 800f14e:	4b0d      	ldr	r3, [pc, #52]	@ (800f184 <netbuf_free+0x44>)
 800f150:	2281      	movs	r2, #129	@ 0x81
 800f152:	490d      	ldr	r1, [pc, #52]	@ (800f188 <netbuf_free+0x48>)
 800f154:	480d      	ldr	r0, [pc, #52]	@ (800f18c <netbuf_free+0x4c>)
 800f156:	f00f f94d 	bl	801e3f4 <iprintf>
 800f15a:	e00f      	b.n	800f17c <netbuf_free+0x3c>
  if (buf->p != NULL) {
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d004      	beq.n	800f16e <netbuf_free+0x2e>
    pbuf_free(buf->p);
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	4618      	mov	r0, r3
 800f16a:	f003 fa11 	bl	8012590 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	2200      	movs	r2, #0
 800f172:	605a      	str	r2, [r3, #4]
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	685a      	ldr	r2, [r3, #4]
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 800f17c:	3708      	adds	r7, #8
 800f17e:	46bd      	mov	sp, r7
 800f180:	bd80      	pop	{r7, pc}
 800f182:	bf00      	nop
 800f184:	08021b70 	.word	0x08021b70
 800f188:	08021c0c 	.word	0x08021c0c
 800f18c:	08021bc0 	.word	0x08021bc0

0800f190 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b084      	sub	sp, #16
 800f194:	af00      	add	r7, sp, #0
 800f196:	60f8      	str	r0, [r7, #12]
 800f198:	60b9      	str	r1, [r7, #8]
 800f19a:	4613      	mov	r3, r2
 800f19c:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d108      	bne.n	800f1b6 <netbuf_ref+0x26>
 800f1a4:	4b1c      	ldr	r3, [pc, #112]	@ (800f218 <netbuf_ref+0x88>)
 800f1a6:	2299      	movs	r2, #153	@ 0x99
 800f1a8:	491c      	ldr	r1, [pc, #112]	@ (800f21c <netbuf_ref+0x8c>)
 800f1aa:	481d      	ldr	r0, [pc, #116]	@ (800f220 <netbuf_ref+0x90>)
 800f1ac:	f00f f922 	bl	801e3f4 <iprintf>
 800f1b0:	f06f 030f 	mvn.w	r3, #15
 800f1b4:	e02b      	b.n	800f20e <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d004      	beq.n	800f1c8 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	f003 f9e4 	bl	8012590 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800f1c8:	2241      	movs	r2, #65	@ 0x41
 800f1ca:	2100      	movs	r1, #0
 800f1cc:	2036      	movs	r0, #54	@ 0x36
 800f1ce:	f002 fec9 	bl	8011f64 <pbuf_alloc>
 800f1d2:	4602      	mov	r2, r0
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d105      	bne.n	800f1ec <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	2200      	movs	r2, #0
 800f1e4:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800f1e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f1ea:	e010      	b.n	800f20e <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	68ba      	ldr	r2, [r7, #8]
 800f1f2:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	88fa      	ldrh	r2, [r7, #6]
 800f1fa:	811a      	strh	r2, [r3, #8]
 800f1fc:	68fa      	ldr	r2, [r7, #12]
 800f1fe:	6812      	ldr	r2, [r2, #0]
 800f200:	891b      	ldrh	r3, [r3, #8]
 800f202:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	681a      	ldr	r2, [r3, #0]
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800f20c:	2300      	movs	r3, #0
}
 800f20e:	4618      	mov	r0, r3
 800f210:	3710      	adds	r7, #16
 800f212:	46bd      	mov	sp, r7
 800f214:	bd80      	pop	{r7, pc}
 800f216:	bf00      	nop
 800f218:	08021b70 	.word	0x08021b70
 800f21c:	08021c28 	.word	0x08021c28
 800f220:	08021bc0 	.word	0x08021bc0

0800f224 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 800f224:	b480      	push	{r7}
 800f226:	b085      	sub	sp, #20
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	2b00      	cmp	r3, #0
 800f234:	db02      	blt.n	800f23c <tryget_socket_unconn_nouse+0x18>
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	2b03      	cmp	r3, #3
 800f23a:	dd01      	ble.n	800f240 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 800f23c:	2300      	movs	r3, #0
 800f23e:	e003      	b.n	800f248 <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	011b      	lsls	r3, r3, #4
 800f244:	4a03      	ldr	r2, [pc, #12]	@ (800f254 <tryget_socket_unconn_nouse+0x30>)
 800f246:	4413      	add	r3, r2
}
 800f248:	4618      	mov	r0, r3
 800f24a:	3714      	adds	r7, #20
 800f24c:	46bd      	mov	sp, r7
 800f24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f252:	4770      	bx	lr
 800f254:	2000c170 	.word	0x2000c170

0800f258 <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 800f258:	b580      	push	{r7, lr}
 800f25a:	b084      	sub	sp, #16
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 800f260:	6878      	ldr	r0, [r7, #4]
 800f262:	f7ff ffdf 	bl	800f224 <tryget_socket_unconn_nouse>
 800f266:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 800f268:	68fb      	ldr	r3, [r7, #12]
}
 800f26a:	4618      	mov	r0, r3
 800f26c:	3710      	adds	r7, #16
 800f26e:	46bd      	mov	sp, r7
 800f270:	bd80      	pop	{r7, pc}

0800f272 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 800f272:	b580      	push	{r7, lr}
 800f274:	b084      	sub	sp, #16
 800f276:	af00      	add	r7, sp, #0
 800f278:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 800f27a:	6878      	ldr	r0, [r7, #4]
 800f27c:	f7ff ffec 	bl	800f258 <tryget_socket_unconn>
 800f280:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d005      	beq.n	800f294 <tryget_socket+0x22>
    if (sock->conn) {
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d001      	beq.n	800f294 <tryget_socket+0x22>
      return sock;
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	e000      	b.n	800f296 <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 800f294:	2300      	movs	r3, #0
}
 800f296:	4618      	mov	r0, r3
 800f298:	3710      	adds	r7, #16
 800f29a:	46bd      	mov	sp, r7
 800f29c:	bd80      	pop	{r7, pc}
	...

0800f2a0 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b084      	sub	sp, #16
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 800f2a8:	6878      	ldr	r0, [r7, #4]
 800f2aa:	f7ff ffe2 	bl	800f272 <tryget_socket>
 800f2ae:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d104      	bne.n	800f2c0 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 800f2b6:	4b05      	ldr	r3, [pc, #20]	@ (800f2cc <get_socket+0x2c>)
 800f2b8:	2209      	movs	r2, #9
 800f2ba:	601a      	str	r2, [r3, #0]
    return NULL;
 800f2bc:	2300      	movs	r3, #0
 800f2be:	e000      	b.n	800f2c2 <get_socket+0x22>
  }
  return sock;
 800f2c0:	68fb      	ldr	r3, [r7, #12]
}
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	3710      	adds	r7, #16
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	bd80      	pop	{r7, pc}
 800f2ca:	bf00      	nop
 800f2cc:	2000f5e0 	.word	0x2000f5e0

0800f2d0 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 800f2d0:	b580      	push	{r7, lr}
 800f2d2:	b084      	sub	sp, #16
 800f2d4:	af00      	add	r7, sp, #0
 800f2d6:	6078      	str	r0, [r7, #4]
 800f2d8:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800f2da:	2300      	movs	r3, #0
 800f2dc:	60fb      	str	r3, [r7, #12]
 800f2de:	e052      	b.n	800f386 <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 800f2e0:	f00d fa46 	bl	801c770 <sys_arch_protect>
 800f2e4:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 800f2e6:	4a2c      	ldr	r2, [pc, #176]	@ (800f398 <alloc_socket+0xc8>)
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	011b      	lsls	r3, r3, #4
 800f2ec:	4413      	add	r3, r2
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d142      	bne.n	800f37a <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 800f2f4:	4a28      	ldr	r2, [pc, #160]	@ (800f398 <alloc_socket+0xc8>)
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	011b      	lsls	r3, r3, #4
 800f2fa:	4413      	add	r3, r2
 800f2fc:	687a      	ldr	r2, [r7, #4]
 800f2fe:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 800f300:	68b8      	ldr	r0, [r7, #8]
 800f302:	f00d fa43 	bl	801c78c <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 800f306:	4a24      	ldr	r2, [pc, #144]	@ (800f398 <alloc_socket+0xc8>)
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	011b      	lsls	r3, r3, #4
 800f30c:	4413      	add	r3, r2
 800f30e:	3304      	adds	r3, #4
 800f310:	2200      	movs	r2, #0
 800f312:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 800f314:	4a20      	ldr	r2, [pc, #128]	@ (800f398 <alloc_socket+0xc8>)
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	011b      	lsls	r3, r3, #4
 800f31a:	4413      	add	r3, r2
 800f31c:	330e      	adds	r3, #14
 800f31e:	781b      	ldrb	r3, [r3, #0]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d006      	beq.n	800f332 <alloc_socket+0x62>
 800f324:	4b1d      	ldr	r3, [pc, #116]	@ (800f39c <alloc_socket+0xcc>)
 800f326:	f240 220e 	movw	r2, #526	@ 0x20e
 800f32a:	491d      	ldr	r1, [pc, #116]	@ (800f3a0 <alloc_socket+0xd0>)
 800f32c:	481d      	ldr	r0, [pc, #116]	@ (800f3a4 <alloc_socket+0xd4>)
 800f32e:	f00f f861 	bl	801e3f4 <iprintf>
      sockets[i].rcvevent   = 0;
 800f332:	4a19      	ldr	r2, [pc, #100]	@ (800f398 <alloc_socket+0xc8>)
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	011b      	lsls	r3, r3, #4
 800f338:	4413      	add	r3, r2
 800f33a:	3308      	adds	r3, #8
 800f33c:	2200      	movs	r2, #0
 800f33e:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	781b      	ldrb	r3, [r3, #0]
 800f344:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f348:	2b10      	cmp	r3, #16
 800f34a:	d102      	bne.n	800f352 <alloc_socket+0x82>
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d001      	beq.n	800f356 <alloc_socket+0x86>
 800f352:	2301      	movs	r3, #1
 800f354:	e000      	b.n	800f358 <alloc_socket+0x88>
 800f356:	2300      	movs	r3, #0
 800f358:	b299      	uxth	r1, r3
 800f35a:	4a0f      	ldr	r2, [pc, #60]	@ (800f398 <alloc_socket+0xc8>)
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	011b      	lsls	r3, r3, #4
 800f360:	4413      	add	r3, r2
 800f362:	330a      	adds	r3, #10
 800f364:	460a      	mov	r2, r1
 800f366:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 800f368:	4a0b      	ldr	r2, [pc, #44]	@ (800f398 <alloc_socket+0xc8>)
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	011b      	lsls	r3, r3, #4
 800f36e:	4413      	add	r3, r2
 800f370:	330c      	adds	r3, #12
 800f372:	2200      	movs	r2, #0
 800f374:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	e00a      	b.n	800f390 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 800f37a:	68b8      	ldr	r0, [r7, #8]
 800f37c:	f00d fa06 	bl	801c78c <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	3301      	adds	r3, #1
 800f384:	60fb      	str	r3, [r7, #12]
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	2b03      	cmp	r3, #3
 800f38a:	dda9      	ble.n	800f2e0 <alloc_socket+0x10>
  }
  return -1;
 800f38c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800f390:	4618      	mov	r0, r3
 800f392:	3710      	adds	r7, #16
 800f394:	46bd      	mov	sp, r7
 800f396:	bd80      	pop	{r7, pc}
 800f398:	2000c170 	.word	0x2000c170
 800f39c:	08021d08 	.word	0x08021d08
 800f3a0:	08021d3c 	.word	0x08021d3c
 800f3a4:	08021d5c 	.word	0x08021d5c

0800f3a8 <free_socket_locked>:
 * @param lastdata lastdata is stored here, must be freed externally
 */
static int
free_socket_locked(struct lwip_sock *sock, int is_tcp, struct netconn **conn,
                   union lwip_sock_lastdata *lastdata)
{
 800f3a8:	b480      	push	{r7}
 800f3aa:	b085      	sub	sp, #20
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	60f8      	str	r0, [r7, #12]
 800f3b0:	60b9      	str	r1, [r7, #8]
 800f3b2:	607a      	str	r2, [r7, #4]
 800f3b4:	603b      	str	r3, [r7, #0]
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  LWIP_UNUSED_ARG(is_tcp);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  *lastdata = sock->lastdata;
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	68fa      	ldr	r2, [r7, #12]
 800f3ba:	6852      	ldr	r2, [r2, #4]
 800f3bc:	601a      	str	r2, [r3, #0]
  sock->lastdata.pbuf = NULL;
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	605a      	str	r2, [r3, #4]
  *conn = sock->conn;
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	681a      	ldr	r2, [r3, #0]
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	601a      	str	r2, [r3, #0]
  sock->conn = NULL;
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	601a      	str	r2, [r3, #0]
  return 1;
 800f3d2:	2301      	movs	r3, #1
}
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	3714      	adds	r7, #20
 800f3d8:	46bd      	mov	sp, r7
 800f3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3de:	4770      	bx	lr

0800f3e0 <free_socket_free_elements>:

/** Free a socket's leftover members.
 */
static void
free_socket_free_elements(int is_tcp, struct netconn *conn, union lwip_sock_lastdata *lastdata)
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b084      	sub	sp, #16
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	60f8      	str	r0, [r7, #12]
 800f3e8:	60b9      	str	r1, [r7, #8]
 800f3ea:	607a      	str	r2, [r7, #4]
  if (lastdata->pbuf != NULL) {
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d00d      	beq.n	800f410 <free_socket_free_elements+0x30>
    if (is_tcp) {
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d005      	beq.n	800f406 <free_socket_free_elements+0x26>
      pbuf_free(lastdata->pbuf);
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	4618      	mov	r0, r3
 800f400:	f003 f8c6 	bl	8012590 <pbuf_free>
 800f404:	e004      	b.n	800f410 <free_socket_free_elements+0x30>
    } else {
      netbuf_delete(lastdata->netbuf);
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	4618      	mov	r0, r3
 800f40c:	f7ff fe78 	bl	800f100 <netbuf_delete>
    }
  }
  if (conn != NULL) {
 800f410:	68bb      	ldr	r3, [r7, #8]
 800f412:	2b00      	cmp	r3, #0
 800f414:	d002      	beq.n	800f41c <free_socket_free_elements+0x3c>
    /* netconn_prepare_delete() has already been called, here we only free the conn */
    netconn_delete(conn);
 800f416:	68b8      	ldr	r0, [r7, #8]
 800f418:	f7fd fc1c 	bl	800cc54 <netconn_delete>
  }
}
 800f41c:	bf00      	nop
 800f41e:	3710      	adds	r7, #16
 800f420:	46bd      	mov	sp, r7
 800f422:	bd80      	pop	{r7, pc}

0800f424 <free_socket>:
 * @param sock the socket to free
 * @param is_tcp != 0 for TCP sockets, used to free lastdata
 */
static void
free_socket(struct lwip_sock *sock, int is_tcp)
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b086      	sub	sp, #24
 800f428:	af00      	add	r7, sp, #0
 800f42a:	6078      	str	r0, [r7, #4]
 800f42c:	6039      	str	r1, [r7, #0]
  struct netconn *conn;
  union lwip_sock_lastdata lastdata;
  SYS_ARCH_DECL_PROTECT(lev);

  /* Protect socket array */
  SYS_ARCH_PROTECT(lev);
 800f42e:	f00d f99f 	bl	801c770 <sys_arch_protect>
 800f432:	6178      	str	r0, [r7, #20]

  freed = free_socket_locked(sock, is_tcp, &conn, &lastdata);
 800f434:	f107 0308 	add.w	r3, r7, #8
 800f438:	f107 020c 	add.w	r2, r7, #12
 800f43c:	6839      	ldr	r1, [r7, #0]
 800f43e:	6878      	ldr	r0, [r7, #4]
 800f440:	f7ff ffb2 	bl	800f3a8 <free_socket_locked>
 800f444:	6138      	str	r0, [r7, #16]
  SYS_ARCH_UNPROTECT(lev);
 800f446:	6978      	ldr	r0, [r7, #20]
 800f448:	f00d f9a0 	bl	801c78c <sys_arch_unprotect>
  /* don't use 'sock' after this line, as another task might have allocated it */

  if (freed) {
 800f44c:	693b      	ldr	r3, [r7, #16]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d006      	beq.n	800f460 <free_socket+0x3c>
    free_socket_free_elements(is_tcp, conn, &lastdata);
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	f107 0208 	add.w	r2, r7, #8
 800f458:	4619      	mov	r1, r3
 800f45a:	6838      	ldr	r0, [r7, #0]
 800f45c:	f7ff ffc0 	bl	800f3e0 <free_socket_free_elements>
  }
}
 800f460:	bf00      	nop
 800f462:	3718      	adds	r7, #24
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}

0800f468 <lwip_accept>:
 * Exceptions are documented!
 */

int
lwip_accept(int s, struct sockaddr *addr, socklen_t *addrlen)
{
 800f468:	b590      	push	{r4, r7, lr}
 800f46a:	b099      	sub	sp, #100	@ 0x64
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	60f8      	str	r0, [r7, #12]
 800f470:	60b9      	str	r1, [r7, #8]
 800f472:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock, *nsock;
  struct netconn *newconn;
  ip_addr_t naddr;
  u16_t port = 0;
 800f474:	2300      	movs	r3, #0
 800f476:	84fb      	strh	r3, [r7, #38]	@ 0x26
  err_t err;
  int recvevent;
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d)...\n", s));
  sock = get_socket(s);
 800f478:	68f8      	ldr	r0, [r7, #12]
 800f47a:	f7ff ff11 	bl	800f2a0 <get_socket>
 800f47e:	65b8      	str	r0, [r7, #88]	@ 0x58
  if (!sock) {
 800f480:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f482:	2b00      	cmp	r3, #0
 800f484:	d102      	bne.n	800f48c <lwip_accept+0x24>
    return -1;
 800f486:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f48a:	e0f8      	b.n	800f67e <lwip_accept+0x216>
  }

  /* wait for a new connection */
  err = netconn_accept(sock->conn, &newconn);
 800f48c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800f494:	4611      	mov	r1, r2
 800f496:	4618      	mov	r0, r3
 800f498:	f7fd fcae 	bl	800cdf8 <netconn_accept>
 800f49c:	4603      	mov	r3, r0
 800f49e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  if (err != ERR_OK) {
 800f4a2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d02c      	beq.n	800f504 <lwip_accept+0x9c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d): netconn_acept failed, err=%d\n", s, err));
    if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800f4aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	781b      	ldrb	r3, [r3, #0]
 800f4b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f4b4:	2b10      	cmp	r3, #16
 800f4b6:	d008      	beq.n	800f4ca <lwip_accept+0x62>
      sock_set_errno(sock, EOPNOTSUPP);
 800f4b8:	235f      	movs	r3, #95	@ 0x5f
 800f4ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800f4bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d01d      	beq.n	800f4fe <lwip_accept+0x96>
 800f4c2:	4a71      	ldr	r2, [pc, #452]	@ (800f688 <lwip_accept+0x220>)
 800f4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4c6:	6013      	str	r3, [r2, #0]
 800f4c8:	e019      	b.n	800f4fe <lwip_accept+0x96>
    } else if (err == ERR_CLSD) {
 800f4ca:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f4ce:	f113 0f0f 	cmn.w	r3, #15
 800f4d2:	d108      	bne.n	800f4e6 <lwip_accept+0x7e>
      sock_set_errno(sock, EINVAL);
 800f4d4:	2316      	movs	r3, #22
 800f4d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800f4d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d00f      	beq.n	800f4fe <lwip_accept+0x96>
 800f4de:	4a6a      	ldr	r2, [pc, #424]	@ (800f688 <lwip_accept+0x220>)
 800f4e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4e2:	6013      	str	r3, [r2, #0]
 800f4e4:	e00b      	b.n	800f4fe <lwip_accept+0x96>
    } else {
      sock_set_errno(sock, err_to_errno(err));
 800f4e6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f7ff fdea 	bl	800f0c4 <err_to_errno>
 800f4f0:	63b8      	str	r0, [r7, #56]	@ 0x38
 800f4f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d002      	beq.n	800f4fe <lwip_accept+0x96>
 800f4f8:	4a63      	ldr	r2, [pc, #396]	@ (800f688 <lwip_accept+0x220>)
 800f4fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4fc:	6013      	str	r3, [r2, #0]
    }
    done_socket(sock);
    return -1;
 800f4fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f502:	e0bc      	b.n	800f67e <lwip_accept+0x216>
  }
  LWIP_ASSERT("newconn != NULL", newconn != NULL);
 800f504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f506:	2b00      	cmp	r3, #0
 800f508:	d106      	bne.n	800f518 <lwip_accept+0xb0>
 800f50a:	4b60      	ldr	r3, [pc, #384]	@ (800f68c <lwip_accept+0x224>)
 800f50c:	f240 228b 	movw	r2, #651	@ 0x28b
 800f510:	495f      	ldr	r1, [pc, #380]	@ (800f690 <lwip_accept+0x228>)
 800f512:	4860      	ldr	r0, [pc, #384]	@ (800f694 <lwip_accept+0x22c>)
 800f514:	f00e ff6e 	bl	801e3f4 <iprintf>

  newsock = alloc_socket(newconn, 1);
 800f518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f51a:	2101      	movs	r1, #1
 800f51c:	4618      	mov	r0, r3
 800f51e:	f7ff fed7 	bl	800f2d0 <alloc_socket>
 800f522:	6538      	str	r0, [r7, #80]	@ 0x50
  if (newsock == -1) {
 800f524:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f526:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f52a:	d10e      	bne.n	800f54a <lwip_accept+0xe2>
    netconn_delete(newconn);
 800f52c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f52e:	4618      	mov	r0, r3
 800f530:	f7fd fb90 	bl	800cc54 <netconn_delete>
    sock_set_errno(sock, ENFILE);
 800f534:	2317      	movs	r3, #23
 800f536:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d002      	beq.n	800f544 <lwip_accept+0xdc>
 800f53e:	4a52      	ldr	r2, [pc, #328]	@ (800f688 <lwip_accept+0x220>)
 800f540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f542:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800f544:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f548:	e099      	b.n	800f67e <lwip_accept+0x216>
  }
  LWIP_ASSERT("invalid socket index", (newsock >= LWIP_SOCKET_OFFSET) && (newsock < NUM_SOCKETS + LWIP_SOCKET_OFFSET));
 800f54a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	db02      	blt.n	800f556 <lwip_accept+0xee>
 800f550:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f552:	2b03      	cmp	r3, #3
 800f554:	dd06      	ble.n	800f564 <lwip_accept+0xfc>
 800f556:	4b4d      	ldr	r3, [pc, #308]	@ (800f68c <lwip_accept+0x224>)
 800f558:	f44f 7225 	mov.w	r2, #660	@ 0x294
 800f55c:	494e      	ldr	r1, [pc, #312]	@ (800f698 <lwip_accept+0x230>)
 800f55e:	484d      	ldr	r0, [pc, #308]	@ (800f694 <lwip_accept+0x22c>)
 800f560:	f00e ff48 	bl	801e3f4 <iprintf>
  nsock = &sockets[newsock - LWIP_SOCKET_OFFSET];
 800f564:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f566:	011b      	lsls	r3, r3, #4
 800f568:	4a4c      	ldr	r2, [pc, #304]	@ (800f69c <lwip_accept+0x234>)
 800f56a:	4413      	add	r3, r2
 800f56c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* See event_callback: If data comes in right away after an accept, even
   * though the server task might not have created a new socket yet.
   * In that case, newconn->socket is counted down (newconn->socket--),
   * so nsock->rcvevent is >= 1 here!
   */
  SYS_ARCH_PROTECT(lev);
 800f56e:	f00d f8ff 	bl	801c770 <sys_arch_protect>
 800f572:	64b8      	str	r0, [r7, #72]	@ 0x48
  recvevent = (s16_t)(-1 - newconn->socket);
 800f574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f576:	699b      	ldr	r3, [r3, #24]
 800f578:	b21b      	sxth	r3, r3
 800f57a:	43db      	mvns	r3, r3
 800f57c:	b21b      	sxth	r3, r3
 800f57e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  newconn->socket = newsock;
 800f580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f582:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f584:	619a      	str	r2, [r3, #24]
  SYS_ARCH_UNPROTECT(lev);
 800f586:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800f588:	f00d f900 	bl	801c78c <sys_arch_unprotect>

  if (newconn->callback) {
 800f58c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f58e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f590:	2b00      	cmp	r3, #0
 800f592:	d012      	beq.n	800f5ba <lwip_accept+0x152>
    LOCK_TCPIP_CORE();
 800f594:	4842      	ldr	r0, [pc, #264]	@ (800f6a0 <lwip_accept+0x238>)
 800f596:	f00d f8a9 	bl	801c6ec <sys_mutex_lock>
    while (recvevent > 0) {
 800f59a:	e008      	b.n	800f5ae <lwip_accept+0x146>
      recvevent--;
 800f59c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f59e:	3b01      	subs	r3, #1
 800f5a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
      newconn->callback(newconn, NETCONN_EVT_RCVPLUS, 0);
 800f5a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	2100      	movs	r1, #0
 800f5ac:	4798      	blx	r3
    while (recvevent > 0) {
 800f5ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	dcf3      	bgt.n	800f59c <lwip_accept+0x134>
    }
    UNLOCK_TCPIP_CORE();
 800f5b4:	483a      	ldr	r0, [pc, #232]	@ (800f6a0 <lwip_accept+0x238>)
 800f5b6:	f00d f8a8 	bl	801c70a <sys_mutex_unlock>
  }

  /* Note that POSIX only requires us to check addr is non-NULL. addrlen must
   * not be NULL if addr is valid.
   */
  if ((addr != NULL) && (addrlen != NULL)) {
 800f5ba:	68bb      	ldr	r3, [r7, #8]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d055      	beq.n	800f66c <lwip_accept+0x204>
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d052      	beq.n	800f66c <lwip_accept+0x204>
    union sockaddr_aligned tempaddr;
    /* get the IP address and port of the remote host */
    err = netconn_peer(newconn, &naddr, &port);
 800f5c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f5c8:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 800f5cc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	f7fd fb5b 	bl	800cc8c <netconn_getaddr>
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if (err != ERR_OK) {
 800f5dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d016      	beq.n	800f612 <lwip_accept+0x1aa>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d): netconn_peer failed, err=%d\n", s, err));
      netconn_delete(newconn);
 800f5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f7fd fb34 	bl	800cc54 <netconn_delete>
      free_socket(nsock, 1);
 800f5ec:	2101      	movs	r1, #1
 800f5ee:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800f5f0:	f7ff ff18 	bl	800f424 <free_socket>
      sock_set_errno(sock, err_to_errno(err));
 800f5f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f7ff fd63 	bl	800f0c4 <err_to_errno>
 800f5fe:	6478      	str	r0, [r7, #68]	@ 0x44
 800f600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f602:	2b00      	cmp	r3, #0
 800f604:	d002      	beq.n	800f60c <lwip_accept+0x1a4>
 800f606:	4a20      	ldr	r2, [pc, #128]	@ (800f688 <lwip_accept+0x220>)
 800f608:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f60a:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800f60c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f610:	e035      	b.n	800f67e <lwip_accept+0x216>
    }

    IPADDR_PORT_TO_SOCKADDR(&tempaddr, &naddr, port);
 800f612:	f107 0314 	add.w	r3, r7, #20
 800f616:	2210      	movs	r2, #16
 800f618:	701a      	strb	r2, [r3, #0]
 800f61a:	f107 0314 	add.w	r3, r7, #20
 800f61e:	2202      	movs	r2, #2
 800f620:	705a      	strb	r2, [r3, #1]
 800f622:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f624:	f107 0414 	add.w	r4, r7, #20
 800f628:	4618      	mov	r0, r3
 800f62a:	f001 fb55 	bl	8010cd8 <lwip_htons>
 800f62e:	4603      	mov	r3, r0
 800f630:	8063      	strh	r3, [r4, #2]
 800f632:	f107 0314 	add.w	r3, r7, #20
 800f636:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f638:	605a      	str	r2, [r3, #4]
 800f63a:	f107 0314 	add.w	r3, r7, #20
 800f63e:	3308      	adds	r3, #8
 800f640:	2208      	movs	r2, #8
 800f642:	2100      	movs	r1, #0
 800f644:	4618      	mov	r0, r3
 800f646:	f00e ff11 	bl	801e46c <memset>
    if (*addrlen > tempaddr.sa.sa_len) {
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	7d3a      	ldrb	r2, [r7, #20]
 800f650:	4293      	cmp	r3, r2
 800f652:	d903      	bls.n	800f65c <lwip_accept+0x1f4>
      *addrlen = tempaddr.sa.sa_len;
 800f654:	7d3b      	ldrb	r3, [r7, #20]
 800f656:	461a      	mov	r2, r3
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	601a      	str	r2, [r3, #0]
    }
    MEMCPY(addr, &tempaddr, *addrlen);
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	681a      	ldr	r2, [r3, #0]
 800f660:	f107 0314 	add.w	r3, r7, #20
 800f664:	4619      	mov	r1, r3
 800f666:	68b8      	ldr	r0, [r7, #8]
 800f668:	f00e ffc0 	bl	801e5ec <memcpy>
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F"\n", port));
  } else {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d) returning new sock=%d", s, newsock));
  }

  sock_set_errno(sock, 0);
 800f66c:	2300      	movs	r3, #0
 800f66e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f672:	2b00      	cmp	r3, #0
 800f674:	d002      	beq.n	800f67c <lwip_accept+0x214>
 800f676:	4a04      	ldr	r2, [pc, #16]	@ (800f688 <lwip_accept+0x220>)
 800f678:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f67a:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  done_socket(nsock);
  return newsock;
 800f67c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800f67e:	4618      	mov	r0, r3
 800f680:	3764      	adds	r7, #100	@ 0x64
 800f682:	46bd      	mov	sp, r7
 800f684:	bd90      	pop	{r4, r7, pc}
 800f686:	bf00      	nop
 800f688:	2000f5e0 	.word	0x2000f5e0
 800f68c:	08021d08 	.word	0x08021d08
 800f690:	08021d84 	.word	0x08021d84
 800f694:	08021d5c 	.word	0x08021d5c
 800f698:	08021d94 	.word	0x08021d94
 800f69c:	2000c170 	.word	0x2000c170
 800f6a0:	2000c1c0 	.word	0x2000c1c0

0800f6a4 <lwip_bind>:

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b08a      	sub	sp, #40	@ 0x28
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	60f8      	str	r0, [r7, #12]
 800f6ac:	60b9      	str	r1, [r7, #8]
 800f6ae:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 800f6b0:	68f8      	ldr	r0, [r7, #12]
 800f6b2:	f7ff fdf5 	bl	800f2a0 <get_socket>
 800f6b6:	6278      	str	r0, [r7, #36]	@ 0x24
  if (!sock) {
 800f6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d102      	bne.n	800f6c4 <lwip_bind+0x20>
    return -1;
 800f6be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f6c2:	e051      	b.n	800f768 <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	2b10      	cmp	r3, #16
 800f6c8:	d108      	bne.n	800f6dc <lwip_bind+0x38>
 800f6ca:	68bb      	ldr	r3, [r7, #8]
 800f6cc:	785b      	ldrb	r3, [r3, #1]
 800f6ce:	2b02      	cmp	r3, #2
 800f6d0:	d104      	bne.n	800f6dc <lwip_bind+0x38>
 800f6d2:	68bb      	ldr	r3, [r7, #8]
 800f6d4:	f003 0303 	and.w	r3, r3, #3
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d014      	beq.n	800f706 <lwip_bind+0x62>
 800f6dc:	4b24      	ldr	r3, [pc, #144]	@ (800f770 <lwip_bind+0xcc>)
 800f6de:	f240 22e2 	movw	r2, #738	@ 0x2e2
 800f6e2:	4924      	ldr	r1, [pc, #144]	@ (800f774 <lwip_bind+0xd0>)
 800f6e4:	4824      	ldr	r0, [pc, #144]	@ (800f778 <lwip_bind+0xd4>)
 800f6e6:	f00e fe85 	bl	801e3f4 <iprintf>
 800f6ea:	f06f 000f 	mvn.w	r0, #15
 800f6ee:	f7ff fce9 	bl	800f0c4 <err_to_errno>
 800f6f2:	6178      	str	r0, [r7, #20]
 800f6f4:	697b      	ldr	r3, [r7, #20]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d002      	beq.n	800f700 <lwip_bind+0x5c>
 800f6fa:	4a20      	ldr	r2, [pc, #128]	@ (800f77c <lwip_bind+0xd8>)
 800f6fc:	697b      	ldr	r3, [r7, #20]
 800f6fe:	6013      	str	r3, [r2, #0]
 800f700:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f704:	e030      	b.n	800f768 <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 800f706:	68bb      	ldr	r3, [r7, #8]
 800f708:	685b      	ldr	r3, [r3, #4]
 800f70a:	613b      	str	r3, [r7, #16]
 800f70c:	68bb      	ldr	r3, [r7, #8]
 800f70e:	885b      	ldrh	r3, [r3, #2]
 800f710:	4618      	mov	r0, r3
 800f712:	f001 fae1 	bl	8010cd8 <lwip_htons>
 800f716:	4603      	mov	r3, r0
 800f718:	847b      	strh	r3, [r7, #34]	@ 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 800f71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f720:	f107 0110 	add.w	r1, r7, #16
 800f724:	4618      	mov	r0, r3
 800f726:	f7fd fb03 	bl	800cd30 <netconn_bind>
 800f72a:	4603      	mov	r3, r0
 800f72c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  if (err != ERR_OK) {
 800f730:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f734:	2b00      	cmp	r3, #0
 800f736:	d00e      	beq.n	800f756 <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 800f738:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f73c:	4618      	mov	r0, r3
 800f73e:	f7ff fcc1 	bl	800f0c4 <err_to_errno>
 800f742:	61b8      	str	r0, [r7, #24]
 800f744:	69bb      	ldr	r3, [r7, #24]
 800f746:	2b00      	cmp	r3, #0
 800f748:	d002      	beq.n	800f750 <lwip_bind+0xac>
 800f74a:	4a0c      	ldr	r2, [pc, #48]	@ (800f77c <lwip_bind+0xd8>)
 800f74c:	69bb      	ldr	r3, [r7, #24]
 800f74e:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800f750:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f754:	e008      	b.n	800f768 <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 800f756:	2300      	movs	r3, #0
 800f758:	61fb      	str	r3, [r7, #28]
 800f75a:	69fb      	ldr	r3, [r7, #28]
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d002      	beq.n	800f766 <lwip_bind+0xc2>
 800f760:	4a06      	ldr	r2, [pc, #24]	@ (800f77c <lwip_bind+0xd8>)
 800f762:	69fb      	ldr	r3, [r7, #28]
 800f764:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800f766:	2300      	movs	r3, #0
}
 800f768:	4618      	mov	r0, r3
 800f76a:	3728      	adds	r7, #40	@ 0x28
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}
 800f770:	08021d08 	.word	0x08021d08
 800f774:	08021dac 	.word	0x08021dac
 800f778:	08021d5c 	.word	0x08021d5c
 800f77c:	2000f5e0 	.word	0x2000f5e0

0800f780 <lwip_close>:

int
lwip_close(int s)
{
 800f780:	b580      	push	{r7, lr}
 800f782:	b086      	sub	sp, #24
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock;
  int is_tcp = 0;
 800f788:	2300      	movs	r3, #0
 800f78a:	617b      	str	r3, [r7, #20]
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_close(%d)\n", s));

  sock = get_socket(s);
 800f78c:	6878      	ldr	r0, [r7, #4]
 800f78e:	f7ff fd87 	bl	800f2a0 <get_socket>
 800f792:	6138      	str	r0, [r7, #16]
  if (!sock) {
 800f794:	693b      	ldr	r3, [r7, #16]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d102      	bne.n	800f7a0 <lwip_close+0x20>
    return -1;
 800f79a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f79e:	e039      	b.n	800f814 <lwip_close+0x94>
  }

  if (sock->conn != NULL) {
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d00b      	beq.n	800f7c0 <lwip_close+0x40>
    is_tcp = NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP;
 800f7a8:	693b      	ldr	r3, [r7, #16]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	781b      	ldrb	r3, [r3, #0]
 800f7ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f7b2:	2b10      	cmp	r3, #16
 800f7b4:	bf0c      	ite	eq
 800f7b6:	2301      	moveq	r3, #1
 800f7b8:	2300      	movne	r3, #0
 800f7ba:	b2db      	uxtb	r3, r3
 800f7bc:	617b      	str	r3, [r7, #20]
 800f7be:	e00a      	b.n	800f7d6 <lwip_close+0x56>
  } else {
    LWIP_ASSERT("sock->lastdata == NULL", sock->lastdata.pbuf == NULL);
 800f7c0:	693b      	ldr	r3, [r7, #16]
 800f7c2:	685b      	ldr	r3, [r3, #4]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d006      	beq.n	800f7d6 <lwip_close+0x56>
 800f7c8:	4b14      	ldr	r3, [pc, #80]	@ (800f81c <lwip_close+0x9c>)
 800f7ca:	f44f 7245 	mov.w	r2, #788	@ 0x314
 800f7ce:	4914      	ldr	r1, [pc, #80]	@ (800f820 <lwip_close+0xa0>)
 800f7d0:	4814      	ldr	r0, [pc, #80]	@ (800f824 <lwip_close+0xa4>)
 800f7d2:	f00e fe0f 	bl	801e3f4 <iprintf>
#if LWIP_IPV6_MLD
  /* drop all possibly joined MLD6 memberships */
  lwip_socket_drop_registered_mld6_memberships(s);
#endif /* LWIP_IPV6_MLD */

  err = netconn_prepare_delete(sock->conn);
 800f7d6:	693b      	ldr	r3, [r7, #16]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	4618      	mov	r0, r3
 800f7dc:	f7fd fa16 	bl	800cc0c <netconn_prepare_delete>
 800f7e0:	4603      	mov	r3, r0
 800f7e2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800f7e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d00e      	beq.n	800f80a <lwip_close+0x8a>
    sock_set_errno(sock, err_to_errno(err));
 800f7ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	f7ff fc67 	bl	800f0c4 <err_to_errno>
 800f7f6:	60b8      	str	r0, [r7, #8]
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d002      	beq.n	800f804 <lwip_close+0x84>
 800f7fe:	4a0a      	ldr	r2, [pc, #40]	@ (800f828 <lwip_close+0xa8>)
 800f800:	68bb      	ldr	r3, [r7, #8]
 800f802:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800f804:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f808:	e004      	b.n	800f814 <lwip_close+0x94>
  }

  free_socket(sock, is_tcp);
 800f80a:	6979      	ldr	r1, [r7, #20]
 800f80c:	6938      	ldr	r0, [r7, #16]
 800f80e:	f7ff fe09 	bl	800f424 <free_socket>
  set_errno(0);
  return 0;
 800f812:	2300      	movs	r3, #0
}
 800f814:	4618      	mov	r0, r3
 800f816:	3718      	adds	r7, #24
 800f818:	46bd      	mov	sp, r7
 800f81a:	bd80      	pop	{r7, pc}
 800f81c:	08021d08 	.word	0x08021d08
 800f820:	08021dc8 	.word	0x08021dc8
 800f824:	08021d5c 	.word	0x08021d5c
 800f828:	2000f5e0 	.word	0x2000f5e0

0800f82c <lwip_listen>:
 * @param backlog (ATTENTION: needs TCP_LISTEN_BACKLOG=1)
 * @return 0 on success, non-zero on failure
 */
int
lwip_listen(int s, int backlog)
{
 800f82c:	b580      	push	{r7, lr}
 800f82e:	b088      	sub	sp, #32
 800f830:	af00      	add	r7, sp, #0
 800f832:	6078      	str	r0, [r7, #4]
 800f834:	6039      	str	r1, [r7, #0]
  struct lwip_sock *sock;
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_listen(%d, backlog=%d)\n", s, backlog));

  sock = get_socket(s);
 800f836:	6878      	ldr	r0, [r7, #4]
 800f838:	f7ff fd32 	bl	800f2a0 <get_socket>
 800f83c:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 800f83e:	69fb      	ldr	r3, [r7, #28]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d102      	bne.n	800f84a <lwip_listen+0x1e>
    return -1;
 800f844:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f848:	e03e      	b.n	800f8c8 <lwip_listen+0x9c>
  }

  /* limit the "backlog" parameter to fit in an u8_t */
  backlog = LWIP_MIN(LWIP_MAX(backlog, 0), 0xff);
 800f84a:	683b      	ldr	r3, [r7, #0]
 800f84c:	2bfe      	cmp	r3, #254	@ 0xfe
 800f84e:	dc03      	bgt.n	800f858 <lwip_listen+0x2c>
 800f850:	683b      	ldr	r3, [r7, #0]
 800f852:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f856:	e000      	b.n	800f85a <lwip_listen+0x2e>
 800f858:	23ff      	movs	r3, #255	@ 0xff
 800f85a:	603b      	str	r3, [r7, #0]

  err = netconn_listen_with_backlog(sock->conn, (u8_t)backlog);
 800f85c:	69fb      	ldr	r3, [r7, #28]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	683a      	ldr	r2, [r7, #0]
 800f862:	b2d2      	uxtb	r2, r2
 800f864:	4611      	mov	r1, r2
 800f866:	4618      	mov	r0, r3
 800f868:	f7fd fa9a 	bl	800cda0 <netconn_listen_with_backlog>
 800f86c:	4603      	mov	r3, r0
 800f86e:	76fb      	strb	r3, [r7, #27]

  if (err != ERR_OK) {
 800f870:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d01e      	beq.n	800f8b6 <lwip_listen+0x8a>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_listen(%d) failed, err=%d\n", s, err));
    if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800f878:	69fb      	ldr	r3, [r7, #28]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	781b      	ldrb	r3, [r3, #0]
 800f87e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f882:	2b10      	cmp	r3, #16
 800f884:	d008      	beq.n	800f898 <lwip_listen+0x6c>
      sock_set_errno(sock, EOPNOTSUPP);
 800f886:	235f      	movs	r3, #95	@ 0x5f
 800f888:	60fb      	str	r3, [r7, #12]
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d00f      	beq.n	800f8b0 <lwip_listen+0x84>
 800f890:	4a0f      	ldr	r2, [pc, #60]	@ (800f8d0 <lwip_listen+0xa4>)
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	6013      	str	r3, [r2, #0]
 800f896:	e00b      	b.n	800f8b0 <lwip_listen+0x84>
    } else {
      sock_set_errno(sock, err_to_errno(err));
 800f898:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f89c:	4618      	mov	r0, r3
 800f89e:	f7ff fc11 	bl	800f0c4 <err_to_errno>
 800f8a2:	6138      	str	r0, [r7, #16]
 800f8a4:	693b      	ldr	r3, [r7, #16]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d002      	beq.n	800f8b0 <lwip_listen+0x84>
 800f8aa:	4a09      	ldr	r2, [pc, #36]	@ (800f8d0 <lwip_listen+0xa4>)
 800f8ac:	693b      	ldr	r3, [r7, #16]
 800f8ae:	6013      	str	r3, [r2, #0]
    }
    done_socket(sock);
    return -1;
 800f8b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f8b4:	e008      	b.n	800f8c8 <lwip_listen+0x9c>
  }

  sock_set_errno(sock, 0);
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	617b      	str	r3, [r7, #20]
 800f8ba:	697b      	ldr	r3, [r7, #20]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d002      	beq.n	800f8c6 <lwip_listen+0x9a>
 800f8c0:	4a03      	ldr	r2, [pc, #12]	@ (800f8d0 <lwip_listen+0xa4>)
 800f8c2:	697b      	ldr	r3, [r7, #20]
 800f8c4:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800f8c6:	2300      	movs	r3, #0
}
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	3720      	adds	r7, #32
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	bd80      	pop	{r7, pc}
 800f8d0:	2000f5e0 	.word	0x2000f5e0

0800f8d4 <lwip_recv_tcp>:
 * until "len" bytes are received or we're otherwise done.
 * Keeps sock->lastdata for peeking or partly copying.
 */
static ssize_t
lwip_recv_tcp(struct lwip_sock *sock, void *mem, size_t len, int flags)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b08c      	sub	sp, #48	@ 0x30
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	60f8      	str	r0, [r7, #12]
 800f8dc:	60b9      	str	r1, [r7, #8]
 800f8de:	607a      	str	r2, [r7, #4]
 800f8e0:	603b      	str	r3, [r7, #0]
  u8_t apiflags = NETCONN_NOAUTORCVD;
 800f8e2:	2308      	movs	r3, #8
 800f8e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  ssize_t recvd = 0;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  ssize_t recv_left = (len <= SSIZE_MAX) ? (ssize_t)len : SSIZE_MAX;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	db01      	blt.n	800f8f6 <lwip_recv_tcp+0x22>
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	e001      	b.n	800f8fa <lwip_recv_tcp+0x26>
 800f8f6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f8fa:	627b      	str	r3, [r7, #36]	@ 0x24

  LWIP_ASSERT("no socket given", sock != NULL);
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d106      	bne.n	800f910 <lwip_recv_tcp+0x3c>
 800f902:	4b74      	ldr	r3, [pc, #464]	@ (800fad4 <lwip_recv_tcp+0x200>)
 800f904:	f240 329e 	movw	r2, #926	@ 0x39e
 800f908:	4973      	ldr	r1, [pc, #460]	@ (800fad8 <lwip_recv_tcp+0x204>)
 800f90a:	4874      	ldr	r0, [pc, #464]	@ (800fadc <lwip_recv_tcp+0x208>)
 800f90c:	f00e fd72 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("this should be checked internally", NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP);
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	781b      	ldrb	r3, [r3, #0]
 800f916:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f91a:	2b10      	cmp	r3, #16
 800f91c:	d006      	beq.n	800f92c <lwip_recv_tcp+0x58>
 800f91e:	4b6d      	ldr	r3, [pc, #436]	@ (800fad4 <lwip_recv_tcp+0x200>)
 800f920:	f240 329f 	movw	r2, #927	@ 0x39f
 800f924:	496e      	ldr	r1, [pc, #440]	@ (800fae0 <lwip_recv_tcp+0x20c>)
 800f926:	486d      	ldr	r0, [pc, #436]	@ (800fadc <lwip_recv_tcp+0x208>)
 800f928:	f00e fd64 	bl	801e3f4 <iprintf>

  if (flags & MSG_DONTWAIT) {
 800f92c:	683b      	ldr	r3, [r7, #0]
 800f92e:	f003 0308 	and.w	r3, r3, #8
 800f932:	2b00      	cmp	r3, #0
 800f934:	d005      	beq.n	800f942 <lwip_recv_tcp+0x6e>
    apiflags |= NETCONN_DONTBLOCK;
 800f936:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f93a:	f043 0304 	orr.w	r3, r3, #4
 800f93e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    err_t err;
    u16_t copylen;

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: top while sock->lastdata=%p\n", (void *)sock->lastdata.pbuf));
    /* Check if there is data left from the last recv operation. */
    if (sock->lastdata.pbuf) {
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	685b      	ldr	r3, [r3, #4]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d003      	beq.n	800f952 <lwip_recv_tcp+0x7e>
      p = sock->lastdata.pbuf;
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	685b      	ldr	r3, [r3, #4]
 800f94e:	617b      	str	r3, [r7, #20]
 800f950:	e036      	b.n	800f9c0 <lwip_recv_tcp+0xec>
    } else {
      /* No data was left from the previous operation, so we try to get
         some from the network. */
      err = netconn_recv_tcp_pbuf_flags(sock->conn, &p, apiflags);
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f95a:	f107 0114 	add.w	r1, r7, #20
 800f95e:	4618      	mov	r0, r3
 800f960:	f7fd fc80 	bl	800d264 <netconn_recv_tcp_pbuf_flags>
 800f964:	4603      	mov	r3, r0
 800f966:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: netconn_recv err=%d, pbuf=%p\n",
                                  err, (void *)p));

      if (err != ERR_OK) {
 800f96a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d019      	beq.n	800f9a6 <lwip_recv_tcp+0xd2>
        if (recvd > 0) {
 800f972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f974:	2b00      	cmp	r3, #0
 800f976:	f300 808d 	bgt.w	800fa94 <lwip_recv_tcp+0x1c0>
          goto lwip_recv_tcp_done;
        }
        /* We should really do some error checking here. */
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: p == NULL, error is \"%s\"!\n",
                                    lwip_strerr(err)));
        sock_set_errno(sock, err_to_errno(err));
 800f97a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f97e:	4618      	mov	r0, r3
 800f980:	f7ff fba0 	bl	800f0c4 <err_to_errno>
 800f984:	61f8      	str	r0, [r7, #28]
 800f986:	69fb      	ldr	r3, [r7, #28]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d002      	beq.n	800f992 <lwip_recv_tcp+0xbe>
 800f98c:	4a55      	ldr	r2, [pc, #340]	@ (800fae4 <lwip_recv_tcp+0x210>)
 800f98e:	69fb      	ldr	r3, [r7, #28]
 800f990:	6013      	str	r3, [r2, #0]
        if (err == ERR_CLSD) {
 800f992:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800f996:	f113 0f0f 	cmn.w	r3, #15
 800f99a:	d101      	bne.n	800f9a0 <lwip_recv_tcp+0xcc>
          return 0;
 800f99c:	2300      	movs	r3, #0
 800f99e:	e094      	b.n	800faca <lwip_recv_tcp+0x1f6>
        } else {
          return -1;
 800f9a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f9a4:	e091      	b.n	800faca <lwip_recv_tcp+0x1f6>
        }
      }
      LWIP_ASSERT("p != NULL", p != NULL);
 800f9a6:	697b      	ldr	r3, [r7, #20]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d106      	bne.n	800f9ba <lwip_recv_tcp+0xe6>
 800f9ac:	4b49      	ldr	r3, [pc, #292]	@ (800fad4 <lwip_recv_tcp+0x200>)
 800f9ae:	f240 32c5 	movw	r2, #965	@ 0x3c5
 800f9b2:	494d      	ldr	r1, [pc, #308]	@ (800fae8 <lwip_recv_tcp+0x214>)
 800f9b4:	4849      	ldr	r0, [pc, #292]	@ (800fadc <lwip_recv_tcp+0x208>)
 800f9b6:	f00e fd1d 	bl	801e3f4 <iprintf>
      sock->lastdata.pbuf = p;
 800f9ba:	697a      	ldr	r2, [r7, #20]
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	605a      	str	r2, [r3, #4]
    }

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: buflen=%"U16_F" recv_left=%d off=%d\n",
                                p->tot_len, (int)recv_left, (int)recvd));

    if (recv_left > p->tot_len) {
 800f9c0:	697b      	ldr	r3, [r7, #20]
 800f9c2:	891b      	ldrh	r3, [r3, #8]
 800f9c4:	461a      	mov	r2, r3
 800f9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	dd03      	ble.n	800f9d4 <lwip_recv_tcp+0x100>
      copylen = p->tot_len;
 800f9cc:	697b      	ldr	r3, [r7, #20]
 800f9ce:	891b      	ldrh	r3, [r3, #8]
 800f9d0:	847b      	strh	r3, [r7, #34]	@ 0x22
 800f9d2:	e001      	b.n	800f9d8 <lwip_recv_tcp+0x104>
    } else {
      copylen = (u16_t)recv_left;
 800f9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9d6:	847b      	strh	r3, [r7, #34]	@ 0x22
    }
    if (recvd + copylen < recvd) {
 800f9d8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f9da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9dc:	4413      	add	r3, r2
 800f9de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f9e0:	429a      	cmp	r2, r3
 800f9e2:	dd03      	ble.n	800f9ec <lwip_recv_tcp+0x118>
      /* overflow */
      copylen = (u16_t)(SSIZE_MAX - recvd);
 800f9e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9e6:	b29b      	uxth	r3, r3
 800f9e8:	43db      	mvns	r3, r3
 800f9ea:	847b      	strh	r3, [r7, #34]	@ 0x22
    }

    /* copy the contents of the received buffer into
    the supplied memory pointer mem */
    pbuf_copy_partial(p, (u8_t *)mem + recvd, copylen, 0);
 800f9ec:	6978      	ldr	r0, [r7, #20]
 800f9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9f0:	68ba      	ldr	r2, [r7, #8]
 800f9f2:	18d1      	adds	r1, r2, r3
 800f9f4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	f002 ffd0 	bl	801299c <pbuf_copy_partial>

    recvd += copylen;
 800f9fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f9fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa00:	4413      	add	r3, r2
 800fa02:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* TCP combines multiple pbufs for one recv */
    LWIP_ASSERT("invalid copylen, len would underflow", recv_left >= copylen);
 800fa04:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa08:	429a      	cmp	r2, r3
 800fa0a:	da06      	bge.n	800fa1a <lwip_recv_tcp+0x146>
 800fa0c:	4b31      	ldr	r3, [pc, #196]	@ (800fad4 <lwip_recv_tcp+0x200>)
 800fa0e:	f240 32dd 	movw	r2, #989	@ 0x3dd
 800fa12:	4936      	ldr	r1, [pc, #216]	@ (800faec <lwip_recv_tcp+0x218>)
 800fa14:	4831      	ldr	r0, [pc, #196]	@ (800fadc <lwip_recv_tcp+0x208>)
 800fa16:	f00e fced 	bl	801e3f4 <iprintf>
    recv_left -= copylen;
 800fa1a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa1e:	1ad3      	subs	r3, r2, r3
 800fa20:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Unless we peek the incoming message... */
    if ((flags & MSG_PEEK) == 0) {
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	f003 0301 	and.w	r3, r3, #1
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d123      	bne.n	800fa74 <lwip_recv_tcp+0x1a0>
      /* ... check if there is data left in the pbuf */
      LWIP_ASSERT("invalid copylen", p->tot_len >= copylen);
 800fa2c:	697b      	ldr	r3, [r7, #20]
 800fa2e:	891b      	ldrh	r3, [r3, #8]
 800fa30:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fa32:	429a      	cmp	r2, r3
 800fa34:	d906      	bls.n	800fa44 <lwip_recv_tcp+0x170>
 800fa36:	4b27      	ldr	r3, [pc, #156]	@ (800fad4 <lwip_recv_tcp+0x200>)
 800fa38:	f240 32e3 	movw	r2, #995	@ 0x3e3
 800fa3c:	492c      	ldr	r1, [pc, #176]	@ (800faf0 <lwip_recv_tcp+0x21c>)
 800fa3e:	4827      	ldr	r0, [pc, #156]	@ (800fadc <lwip_recv_tcp+0x208>)
 800fa40:	f00e fcd8 	bl	801e3f4 <iprintf>
      if (p->tot_len - copylen > 0) {
 800fa44:	697b      	ldr	r3, [r7, #20]
 800fa46:	891b      	ldrh	r3, [r3, #8]
 800fa48:	461a      	mov	r2, r3
 800fa4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa4c:	1ad3      	subs	r3, r2, r3
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	dd09      	ble.n	800fa66 <lwip_recv_tcp+0x192>
        /* If so, it should be saved in the sock structure for the next recv call.
           We store the pbuf but hide/free the consumed data: */
        sock->lastdata.pbuf = pbuf_free_header(p, copylen);
 800fa52:	697b      	ldr	r3, [r7, #20]
 800fa54:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fa56:	4611      	mov	r1, r2
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f002 fd66 	bl	801252a <pbuf_free_header>
 800fa5e:	4602      	mov	r2, r0
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	605a      	str	r2, [r3, #4]
 800fa64:	e006      	b.n	800fa74 <lwip_recv_tcp+0x1a0>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: lastdata now pbuf=%p\n", (void *)sock->lastdata.pbuf));
      } else {
        sock->lastdata.pbuf = NULL;
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	2200      	movs	r2, #0
 800fa6a:	605a      	str	r2, [r3, #4]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: deleting pbuf=%p\n", (void *)p));
        pbuf_free(p);
 800fa6c:	697b      	ldr	r3, [r7, #20]
 800fa6e:	4618      	mov	r0, r3
 800fa70:	f002 fd8e 	bl	8012590 <pbuf_free>
      }
    }
    /* once we have some data to return, only add more if we don't need to wait */
    apiflags |= NETCONN_DONTBLOCK | NETCONN_NOFIN;
 800fa74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fa78:	f043 0314 	orr.w	r3, r3, #20
 800fa7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* @todo: do we need to support peeking more than one pbuf? */
  } while ((recv_left > 0) && !(flags & MSG_PEEK));
 800fa80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	dd08      	ble.n	800fa98 <lwip_recv_tcp+0x1c4>
 800fa86:	683b      	ldr	r3, [r7, #0]
 800fa88:	f003 0301 	and.w	r3, r3, #1
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	f43f af58 	beq.w	800f942 <lwip_recv_tcp+0x6e>
lwip_recv_tcp_done:
 800fa92:	e001      	b.n	800fa98 <lwip_recv_tcp+0x1c4>
          goto lwip_recv_tcp_done;
 800fa94:	bf00      	nop
 800fa96:	e000      	b.n	800fa9a <lwip_recv_tcp+0x1c6>
lwip_recv_tcp_done:
 800fa98:	bf00      	nop
  if ((recvd > 0) && !(flags & MSG_PEEK)) {
 800fa9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	dd0b      	ble.n	800fab8 <lwip_recv_tcp+0x1e4>
 800faa0:	683b      	ldr	r3, [r7, #0]
 800faa2:	f003 0301 	and.w	r3, r3, #1
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d106      	bne.n	800fab8 <lwip_recv_tcp+0x1e4>
    /* ensure window update after copying all data */
    netconn_tcp_recvd(sock->conn, (size_t)recvd);
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fab0:	4611      	mov	r1, r2
 800fab2:	4618      	mov	r0, r3
 800fab4:	f7fd fb24 	bl	800d100 <netconn_tcp_recvd>
  }
  sock_set_errno(sock, 0);
 800fab8:	2300      	movs	r3, #0
 800faba:	61bb      	str	r3, [r7, #24]
 800fabc:	69bb      	ldr	r3, [r7, #24]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d002      	beq.n	800fac8 <lwip_recv_tcp+0x1f4>
 800fac2:	4a08      	ldr	r2, [pc, #32]	@ (800fae4 <lwip_recv_tcp+0x210>)
 800fac4:	69bb      	ldr	r3, [r7, #24]
 800fac6:	6013      	str	r3, [r2, #0]
  return recvd;
 800fac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800faca:	4618      	mov	r0, r3
 800facc:	3730      	adds	r7, #48	@ 0x30
 800face:	46bd      	mov	sp, r7
 800fad0:	bd80      	pop	{r7, pc}
 800fad2:	bf00      	nop
 800fad4:	08021d08 	.word	0x08021d08
 800fad8:	08021e00 	.word	0x08021e00
 800fadc:	08021d5c 	.word	0x08021d5c
 800fae0:	08021e10 	.word	0x08021e10
 800fae4:	2000f5e0 	.word	0x2000f5e0
 800fae8:	08021e34 	.word	0x08021e34
 800faec:	08021e40 	.word	0x08021e40
 800faf0:	08021e68 	.word	0x08021e68

0800faf4 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 800faf4:	b590      	push	{r4, r7, lr}
 800faf6:	b08b      	sub	sp, #44	@ 0x2c
 800faf8:	af00      	add	r7, sp, #0
 800fafa:	60f8      	str	r0, [r7, #12]
 800fafc:	60b9      	str	r1, [r7, #8]
 800fafe:	603b      	str	r3, [r7, #0]
 800fb00:	4613      	mov	r3, r2
 800fb02:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 800fb04:	2300      	movs	r3, #0
 800fb06:	627b      	str	r3, [r7, #36]	@ 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d106      	bne.n	800fb1c <lwip_sock_make_addr+0x28>
 800fb0e:	4b2b      	ldr	r3, [pc, #172]	@ (800fbbc <lwip_sock_make_addr+0xc8>)
 800fb10:	f240 4207 	movw	r2, #1031	@ 0x407
 800fb14:	492a      	ldr	r1, [pc, #168]	@ (800fbc0 <lwip_sock_make_addr+0xcc>)
 800fb16:	482b      	ldr	r0, [pc, #172]	@ (800fbc4 <lwip_sock_make_addr+0xd0>)
 800fb18:	f00e fc6c 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 800fb1c:	683b      	ldr	r3, [r7, #0]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d106      	bne.n	800fb30 <lwip_sock_make_addr+0x3c>
 800fb22:	4b26      	ldr	r3, [pc, #152]	@ (800fbbc <lwip_sock_make_addr+0xc8>)
 800fb24:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 800fb28:	4927      	ldr	r1, [pc, #156]	@ (800fbc8 <lwip_sock_make_addr+0xd4>)
 800fb2a:	4826      	ldr	r0, [pc, #152]	@ (800fbc4 <lwip_sock_make_addr+0xd0>)
 800fb2c:	f00e fc62 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 800fb30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d106      	bne.n	800fb44 <lwip_sock_make_addr+0x50>
 800fb36:	4b21      	ldr	r3, [pc, #132]	@ (800fbbc <lwip_sock_make_addr+0xc8>)
 800fb38:	f240 4209 	movw	r2, #1033	@ 0x409
 800fb3c:	4923      	ldr	r1, [pc, #140]	@ (800fbcc <lwip_sock_make_addr+0xd8>)
 800fb3e:	4821      	ldr	r0, [pc, #132]	@ (800fbc4 <lwip_sock_make_addr+0xd0>)
 800fb40:	f00e fc58 	bl	801e3f4 <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 800fb44:	f107 0314 	add.w	r3, r7, #20
 800fb48:	2210      	movs	r2, #16
 800fb4a:	701a      	strb	r2, [r3, #0]
 800fb4c:	f107 0314 	add.w	r3, r7, #20
 800fb50:	2202      	movs	r2, #2
 800fb52:	705a      	strb	r2, [r3, #1]
 800fb54:	f107 0414 	add.w	r4, r7, #20
 800fb58:	88fb      	ldrh	r3, [r7, #6]
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	f001 f8bc 	bl	8010cd8 <lwip_htons>
 800fb60:	4603      	mov	r3, r0
 800fb62:	8063      	strh	r3, [r4, #2]
 800fb64:	f107 0314 	add.w	r3, r7, #20
 800fb68:	68ba      	ldr	r2, [r7, #8]
 800fb6a:	6812      	ldr	r2, [r2, #0]
 800fb6c:	605a      	str	r2, [r3, #4]
 800fb6e:	f107 0314 	add.w	r3, r7, #20
 800fb72:	3308      	adds	r3, #8
 800fb74:	2208      	movs	r2, #8
 800fb76:	2100      	movs	r1, #0
 800fb78:	4618      	mov	r0, r3
 800fb7a:	f00e fc77 	bl	801e46c <memset>
  if (*fromlen < saddr.sa.sa_len) {
 800fb7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	7d3a      	ldrb	r2, [r7, #20]
 800fb84:	4293      	cmp	r3, r2
 800fb86:	d202      	bcs.n	800fb8e <lwip_sock_make_addr+0x9a>
    truncated = 1;
 800fb88:	2301      	movs	r3, #1
 800fb8a:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb8c:	e008      	b.n	800fba0 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 800fb8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	7d3a      	ldrb	r2, [r7, #20]
 800fb94:	4293      	cmp	r3, r2
 800fb96:	d903      	bls.n	800fba0 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 800fb98:	7d3b      	ldrb	r3, [r7, #20]
 800fb9a:	461a      	mov	r2, r3
 800fb9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb9e:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 800fba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fba2:	681a      	ldr	r2, [r3, #0]
 800fba4:	f107 0314 	add.w	r3, r7, #20
 800fba8:	4619      	mov	r1, r3
 800fbaa:	6838      	ldr	r0, [r7, #0]
 800fbac:	f00e fd1e 	bl	801e5ec <memcpy>
  return truncated;
 800fbb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	372c      	adds	r7, #44	@ 0x2c
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd90      	pop	{r4, r7, pc}
 800fbba:	bf00      	nop
 800fbbc:	08021d08 	.word	0x08021d08
 800fbc0:	08021e78 	.word	0x08021e78
 800fbc4:	08021d5c 	.word	0x08021d5c
 800fbc8:	08021e8c 	.word	0x08021e8c
 800fbcc:	08021e9c 	.word	0x08021e9c

0800fbd0 <lwip_recv_tcp_from>:

#if LWIP_TCP
/* Helper function to get a tcp socket's remote address info */
static int
lwip_recv_tcp_from(struct lwip_sock *sock, struct sockaddr *from, socklen_t *fromlen, const char *dbg_fn, int dbg_s, ssize_t dbg_ret)
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b088      	sub	sp, #32
 800fbd4:	af02      	add	r7, sp, #8
 800fbd6:	60f8      	str	r0, [r7, #12]
 800fbd8:	60b9      	str	r1, [r7, #8]
 800fbda:	607a      	str	r2, [r7, #4]
 800fbdc:	603b      	str	r3, [r7, #0]
  if (sock == NULL) {
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d101      	bne.n	800fbe8 <lwip_recv_tcp_from+0x18>
    return 0;
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	e021      	b.n	800fc2c <lwip_recv_tcp_from+0x5c>
  LWIP_UNUSED_ARG(dbg_fn);
  LWIP_UNUSED_ARG(dbg_s);
  LWIP_UNUSED_ARG(dbg_ret);

#if !SOCKETS_DEBUG
  if (from && fromlen)
 800fbe8:	68bb      	ldr	r3, [r7, #8]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d01d      	beq.n	800fc2a <lwip_recv_tcp_from+0x5a>
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d01a      	beq.n	800fc2a <lwip_recv_tcp_from+0x5a>
#endif /* !SOCKETS_DEBUG */
  {
    /* get remote addr/port from tcp_pcb */
    u16_t port;
    ip_addr_t tmpaddr;
    netconn_getaddr(sock->conn, &tmpaddr, &port, 0);
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	6818      	ldr	r0, [r3, #0]
 800fbf8:	f107 0216 	add.w	r2, r7, #22
 800fbfc:	f107 0110 	add.w	r1, r7, #16
 800fc00:	2300      	movs	r3, #0
 800fc02:	f7fd f843 	bl	800cc8c <netconn_getaddr>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("%s(%d):  addr=", dbg_fn, dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, tmpaddr);
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", port, (int)dbg_ret));
    if (from && fromlen) {
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d00e      	beq.n	800fc2a <lwip_recv_tcp_from+0x5a>
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d00b      	beq.n	800fc2a <lwip_recv_tcp_from+0x5a>
      return lwip_sock_make_addr(sock->conn, &tmpaddr, port, from, fromlen);
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	6818      	ldr	r0, [r3, #0]
 800fc16:	8afa      	ldrh	r2, [r7, #22]
 800fc18:	f107 0110 	add.w	r1, r7, #16
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	9300      	str	r3, [sp, #0]
 800fc20:	68bb      	ldr	r3, [r7, #8]
 800fc22:	f7ff ff67 	bl	800faf4 <lwip_sock_make_addr>
 800fc26:	4603      	mov	r3, r0
 800fc28:	e000      	b.n	800fc2c <lwip_recv_tcp_from+0x5c>
    }
  }
  return 0;
 800fc2a:	2300      	movs	r3, #0
}
 800fc2c:	4618      	mov	r0, r3
 800fc2e:	3718      	adds	r7, #24
 800fc30:	46bd      	mov	sp, r7
 800fc32:	bd80      	pop	{r7, pc}

0800fc34 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 800fc34:	b590      	push	{r4, r7, lr}
 800fc36:	b08d      	sub	sp, #52	@ 0x34
 800fc38:	af02      	add	r7, sp, #8
 800fc3a:	60f8      	str	r0, [r7, #12]
 800fc3c:	60b9      	str	r1, [r7, #8]
 800fc3e:	607a      	str	r2, [r7, #4]
 800fc40:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	689b      	ldr	r3, [r3, #8]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d10d      	bne.n	800fc66 <lwip_recvfrom_udp_raw+0x32>
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	68db      	ldr	r3, [r3, #12]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	dd09      	ble.n	800fc66 <lwip_recvfrom_udp_raw+0x32>
 800fc52:	4b5e      	ldr	r3, [pc, #376]	@ (800fdcc <lwip_recvfrom_udp_raw+0x198>)
 800fc54:	f240 4249 	movw	r2, #1097	@ 0x449
 800fc58:	495d      	ldr	r1, [pc, #372]	@ (800fdd0 <lwip_recvfrom_udp_raw+0x19c>)
 800fc5a:	485e      	ldr	r0, [pc, #376]	@ (800fdd4 <lwip_recvfrom_udp_raw+0x1a0>)
 800fc5c:	f00e fbca 	bl	801e3f4 <iprintf>
 800fc60:	f06f 030f 	mvn.w	r3, #15
 800fc64:	e0ad      	b.n	800fdc2 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	f003 0308 	and.w	r3, r3, #8
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d003      	beq.n	800fc78 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 800fc70:	2304      	movs	r3, #4
 800fc72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fc76:	e002      	b.n	800fc7e <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 800fc78:	2300      	movs	r3, #0
 800fc7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	685b      	ldr	r3, [r3, #4]
 800fc82:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 800fc84:	693b      	ldr	r3, [r7, #16]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d11e      	bne.n	800fcc8 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800fc92:	f107 0110 	add.w	r1, r7, #16
 800fc96:	4618      	mov	r0, r3
 800fc98:	f7fd fb10 	bl	800d2bc <netconn_recv_udp_raw_netbuf_flags>
 800fc9c:	4603      	mov	r3, r0
 800fc9e:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 800fca0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d002      	beq.n	800fcae <lwip_recvfrom_udp_raw+0x7a>
      return err;
 800fca8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800fcac:	e089      	b.n	800fdc2 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800fcae:	693b      	ldr	r3, [r7, #16]
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d106      	bne.n	800fcc2 <lwip_recvfrom_udp_raw+0x8e>
 800fcb4:	4b45      	ldr	r3, [pc, #276]	@ (800fdcc <lwip_recvfrom_udp_raw+0x198>)
 800fcb6:	f240 425e 	movw	r2, #1118	@ 0x45e
 800fcba:	4947      	ldr	r1, [pc, #284]	@ (800fdd8 <lwip_recvfrom_udp_raw+0x1a4>)
 800fcbc:	4845      	ldr	r0, [pc, #276]	@ (800fdd4 <lwip_recvfrom_udp_raw+0x1a0>)
 800fcbe:	f00e fb99 	bl	801e3f4 <iprintf>
    sock->lastdata.netbuf = buf;
 800fcc2:	693a      	ldr	r2, [r7, #16]
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 800fcc8:	693b      	ldr	r3, [r7, #16]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	891b      	ldrh	r3, [r3, #8]
 800fcce:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	61fb      	str	r3, [r7, #28]
 800fcd8:	e029      	b.n	800fd2e <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 800fcda:	8b3a      	ldrh	r2, [r7, #24]
 800fcdc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fcde:	1ad3      	subs	r3, r2, r3
 800fce0:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	689a      	ldr	r2, [r3, #8]
 800fce6:	69fb      	ldr	r3, [r7, #28]
 800fce8:	00db      	lsls	r3, r3, #3
 800fcea:	4413      	add	r3, r2
 800fcec:	685a      	ldr	r2, [r3, #4]
 800fcee:	8afb      	ldrh	r3, [r7, #22]
 800fcf0:	429a      	cmp	r2, r3
 800fcf2:	d902      	bls.n	800fcfa <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 800fcf4:	8afb      	ldrh	r3, [r7, #22]
 800fcf6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800fcf8:	e006      	b.n	800fd08 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	689a      	ldr	r2, [r3, #8]
 800fcfe:	69fb      	ldr	r3, [r7, #28]
 800fd00:	00db      	lsls	r3, r3, #3
 800fd02:	4413      	add	r3, r2
 800fd04:	685b      	ldr	r3, [r3, #4]
 800fd06:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 800fd08:	693b      	ldr	r3, [r7, #16]
 800fd0a:	6818      	ldr	r0, [r3, #0]
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	689a      	ldr	r2, [r3, #8]
 800fd10:	69fb      	ldr	r3, [r7, #28]
 800fd12:	00db      	lsls	r3, r3, #3
 800fd14:	4413      	add	r3, r2
 800fd16:	6819      	ldr	r1, [r3, #0]
 800fd18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fd1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800fd1c:	f002 fe3e 	bl	801299c <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 800fd20:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fd22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd24:	4413      	add	r3, r2
 800fd26:	847b      	strh	r3, [r7, #34]	@ 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800fd28:	69fb      	ldr	r3, [r7, #28]
 800fd2a:	3301      	adds	r3, #1
 800fd2c:	61fb      	str	r3, [r7, #28]
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	68db      	ldr	r3, [r3, #12]
 800fd32:	69fa      	ldr	r2, [r7, #28]
 800fd34:	429a      	cmp	r2, r3
 800fd36:	da03      	bge.n	800fd40 <lwip_recvfrom_udp_raw+0x10c>
 800fd38:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fd3a:	8b3b      	ldrh	r3, [r7, #24]
 800fd3c:	429a      	cmp	r2, r3
 800fd3e:	d3cc      	bcc.n	800fcda <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d01a      	beq.n	800fd7e <lwip_recvfrom_udp_raw+0x14a>
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	685b      	ldr	r3, [r3, #4]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d016      	beq.n	800fd7e <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d012      	beq.n	800fd7e <lwip_recvfrom_udp_raw+0x14a>
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	685b      	ldr	r3, [r3, #4]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d00e      	beq.n	800fd7e <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	6818      	ldr	r0, [r3, #0]
 800fd64:	693b      	ldr	r3, [r7, #16]
 800fd66:	f103 0108 	add.w	r1, r3, #8
 800fd6a:	693b      	ldr	r3, [r7, #16]
 800fd6c:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	3304      	adds	r3, #4
 800fd76:	9300      	str	r3, [sp, #0]
 800fd78:	4623      	mov	r3, r4
 800fd7a:	f7ff febb 	bl	800faf4 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	2200      	movs	r2, #0
 800fd82:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	691b      	ldr	r3, [r3, #16]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d007      	beq.n	800fd9c <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 800fd90:	7d7b      	ldrb	r3, [r7, #21]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d102      	bne.n	800fd9c <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	2200      	movs	r2, #0
 800fd9a:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 800fd9c:	68bb      	ldr	r3, [r7, #8]
 800fd9e:	f003 0301 	and.w	r3, r3, #1
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d106      	bne.n	800fdb4 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	2200      	movs	r2, #0
 800fdaa:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 800fdac:	693b      	ldr	r3, [r7, #16]
 800fdae:	4618      	mov	r0, r3
 800fdb0:	f7ff f9a6 	bl	800f100 <netbuf_delete>
  }
  if (datagram_len) {
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d002      	beq.n	800fdc0 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 800fdba:	683b      	ldr	r3, [r7, #0]
 800fdbc:	8b3a      	ldrh	r2, [r7, #24]
 800fdbe:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 800fdc0:	2300      	movs	r3, #0
}
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	372c      	adds	r7, #44	@ 0x2c
 800fdc6:	46bd      	mov	sp, r7
 800fdc8:	bd90      	pop	{r4, r7, pc}
 800fdca:	bf00      	nop
 800fdcc:	08021d08 	.word	0x08021d08
 800fdd0:	08021eac 	.word	0x08021eac
 800fdd4:	08021d5c 	.word	0x08021d5c
 800fdd8:	08021ed8 	.word	0x08021ed8

0800fddc <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b096      	sub	sp, #88	@ 0x58
 800fde0:	af02      	add	r7, sp, #8
 800fde2:	60f8      	str	r0, [r7, #12]
 800fde4:	60b9      	str	r1, [r7, #8]
 800fde6:	607a      	str	r2, [r7, #4]
 800fde8:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 800fdea:	68f8      	ldr	r0, [r7, #12]
 800fdec:	f7ff fa58 	bl	800f2a0 <get_socket>
 800fdf0:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (!sock) {
 800fdf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d102      	bne.n	800fdfe <lwip_recvfrom+0x22>
    return -1;
 800fdf8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fdfc:	e078      	b.n	800fef0 <lwip_recvfrom+0x114>
  }
#if LWIP_TCP
  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800fdfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	781b      	ldrb	r3, [r3, #0]
 800fe04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fe08:	2b10      	cmp	r3, #16
 800fe0a:	d112      	bne.n	800fe32 <lwip_recvfrom+0x56>
    ret = lwip_recv_tcp(sock, mem, len, flags);
 800fe0c:	683b      	ldr	r3, [r7, #0]
 800fe0e:	687a      	ldr	r2, [r7, #4]
 800fe10:	68b9      	ldr	r1, [r7, #8]
 800fe12:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800fe14:	f7ff fd5e 	bl	800f8d4 <lwip_recv_tcp>
 800fe18:	6478      	str	r0, [r7, #68]	@ 0x44
    lwip_recv_tcp_from(sock, from, fromlen, "lwip_recvfrom", s, ret);
 800fe1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe1c:	9301      	str	r3, [sp, #4]
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	9300      	str	r3, [sp, #0]
 800fe22:	4b35      	ldr	r3, [pc, #212]	@ (800fef8 <lwip_recvfrom+0x11c>)
 800fe24:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fe26:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fe28:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800fe2a:	f7ff fed1 	bl	800fbd0 <lwip_recv_tcp_from>
    done_socket(sock);
    return ret;
 800fe2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe30:	e05e      	b.n	800fef0 <lwip_recvfrom+0x114>
  } else
#endif
  {
    u16_t datagram_len = 0;
 800fe32:	2300      	movs	r3, #0
 800fe34:	877b      	strh	r3, [r7, #58]	@ 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 800fe36:	68bb      	ldr	r3, [r7, #8]
 800fe38:	633b      	str	r3, [r7, #48]	@ 0x30
    vec.iov_len = len;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.msg_control = NULL;
 800fe3e:	2300      	movs	r3, #0
 800fe40:	627b      	str	r3, [r7, #36]	@ 0x24
    msg.msg_controllen = 0;
 800fe42:	2300      	movs	r3, #0
 800fe44:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.msg_flags = 0;
 800fe46:	2300      	movs	r3, #0
 800fe48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.msg_iov = &vec;
 800fe4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800fe4e:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 800fe50:	2301      	movs	r3, #1
 800fe52:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 800fe54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fe56:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 800fe58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d002      	beq.n	800fe64 <lwip_recvfrom+0x88>
 800fe5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	e000      	b.n	800fe66 <lwip_recvfrom+0x8a>
 800fe64:	2300      	movs	r3, #0
 800fe66:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 800fe68:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 800fe6c:	f107 0214 	add.w	r2, r7, #20
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	9300      	str	r3, [sp, #0]
 800fe74:	460b      	mov	r3, r1
 800fe76:	6839      	ldr	r1, [r7, #0]
 800fe78:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800fe7a:	f7ff fedb 	bl	800fc34 <lwip_recvfrom_udp_raw>
 800fe7e:	4603      	mov	r3, r0
 800fe80:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (err != ERR_OK) {
 800fe84:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d00e      	beq.n	800feaa <lwip_recvfrom+0xce>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 800fe8c:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 800fe90:	4618      	mov	r0, r3
 800fe92:	f7ff f917 	bl	800f0c4 <err_to_errno>
 800fe96:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800fe98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d002      	beq.n	800fea4 <lwip_recvfrom+0xc8>
 800fe9e:	4a17      	ldr	r2, [pc, #92]	@ (800fefc <lwip_recvfrom+0x120>)
 800fea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fea2:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800fea4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fea8:	e022      	b.n	800fef0 <lwip_recvfrom+0x114>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 800feaa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800feac:	461a      	mov	r2, r3
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	4293      	cmp	r3, r2
 800feb2:	bf28      	it	cs
 800feb4:	4613      	movcs	r3, r2
 800feb6:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800feba:	4293      	cmp	r3, r2
 800febc:	d206      	bcs.n	800fecc <lwip_recvfrom+0xf0>
 800febe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800fec0:	461a      	mov	r2, r3
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	4293      	cmp	r3, r2
 800fec6:	bf28      	it	cs
 800fec8:	4613      	movcs	r3, r2
 800feca:	e001      	b.n	800fed0 <lwip_recvfrom+0xf4>
 800fecc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800fed0:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fromlen) {
 800fed2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d002      	beq.n	800fede <lwip_recvfrom+0x102>
      *fromlen = msg.msg_namelen;
 800fed8:	69ba      	ldr	r2, [r7, #24]
 800feda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fedc:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 800fede:	2300      	movs	r3, #0
 800fee0:	643b      	str	r3, [r7, #64]	@ 0x40
 800fee2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d002      	beq.n	800feee <lwip_recvfrom+0x112>
 800fee8:	4a04      	ldr	r2, [pc, #16]	@ (800fefc <lwip_recvfrom+0x120>)
 800feea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800feec:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 800feee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800fef0:	4618      	mov	r0, r3
 800fef2:	3750      	adds	r7, #80	@ 0x50
 800fef4:	46bd      	mov	sp, r7
 800fef6:	bd80      	pop	{r7, pc}
 800fef8:	08021ee4 	.word	0x08021ee4
 800fefc:	2000f5e0 	.word	0x2000f5e0

0800ff00 <lwip_recv>:
  return lwip_recvmsg(s, &msg, 0);
}

ssize_t
lwip_recv(int s, void *mem, size_t len, int flags)
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	b086      	sub	sp, #24
 800ff04:	af02      	add	r7, sp, #8
 800ff06:	60f8      	str	r0, [r7, #12]
 800ff08:	60b9      	str	r1, [r7, #8]
 800ff0a:	607a      	str	r2, [r7, #4]
 800ff0c:	603b      	str	r3, [r7, #0]
  return lwip_recvfrom(s, mem, len, flags, NULL, NULL);
 800ff0e:	2300      	movs	r3, #0
 800ff10:	9301      	str	r3, [sp, #4]
 800ff12:	2300      	movs	r3, #0
 800ff14:	9300      	str	r3, [sp, #0]
 800ff16:	683b      	ldr	r3, [r7, #0]
 800ff18:	687a      	ldr	r2, [r7, #4]
 800ff1a:	68b9      	ldr	r1, [r7, #8]
 800ff1c:	68f8      	ldr	r0, [r7, #12]
 800ff1e:	f7ff ff5d 	bl	800fddc <lwip_recvfrom>
 800ff22:	4603      	mov	r3, r0
}
 800ff24:	4618      	mov	r0, r3
 800ff26:	3710      	adds	r7, #16
 800ff28:	46bd      	mov	sp, r7
 800ff2a:	bd80      	pop	{r7, pc}

0800ff2c <lwip_send>:
#endif /* LWIP_UDP || LWIP_RAW */
}

ssize_t
lwip_send(int s, const void *data, size_t size, int flags)
{
 800ff2c:	b580      	push	{r7, lr}
 800ff2e:	b08a      	sub	sp, #40	@ 0x28
 800ff30:	af02      	add	r7, sp, #8
 800ff32:	60f8      	str	r0, [r7, #12]
 800ff34:	60b9      	str	r1, [r7, #8]
 800ff36:	607a      	str	r2, [r7, #4]
 800ff38:	603b      	str	r3, [r7, #0]
  size_t written;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d, data=%p, size=%"SZT_F", flags=0x%x)\n",
                              s, data, size, flags));

  sock = get_socket(s);
 800ff3a:	68f8      	ldr	r0, [r7, #12]
 800ff3c:	f7ff f9b0 	bl	800f2a0 <get_socket>
 800ff40:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 800ff42:	69fb      	ldr	r3, [r7, #28]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d102      	bne.n	800ff4e <lwip_send+0x22>
    return -1;
 800ff48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ff4c:	e046      	b.n	800ffdc <lwip_send+0xb0>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800ff4e:	69fb      	ldr	r3, [r7, #28]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	781b      	ldrb	r3, [r3, #0]
 800ff54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ff58:	2b10      	cmp	r3, #16
 800ff5a:	d00b      	beq.n	800ff74 <lwip_send+0x48>
#if (LWIP_UDP || LWIP_RAW)
    done_socket(sock);
    return lwip_sendto(s, data, size, flags, NULL, 0);
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	9301      	str	r3, [sp, #4]
 800ff60:	2300      	movs	r3, #0
 800ff62:	9300      	str	r3, [sp, #0]
 800ff64:	683b      	ldr	r3, [r7, #0]
 800ff66:	687a      	ldr	r2, [r7, #4]
 800ff68:	68b9      	ldr	r1, [r7, #8]
 800ff6a:	68f8      	ldr	r0, [r7, #12]
 800ff6c:	f000 f83c 	bl	800ffe8 <lwip_sendto>
 800ff70:	4603      	mov	r3, r0
 800ff72:	e033      	b.n	800ffdc <lwip_send+0xb0>
    return -1;
#endif /* (LWIP_UDP || LWIP_RAW) */
  }

  write_flags = (u8_t)(NETCONN_COPY |
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 800ff74:	683b      	ldr	r3, [r7, #0]
 800ff76:	f003 0310 	and.w	r3, r3, #16
  write_flags = (u8_t)(NETCONN_COPY |
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d001      	beq.n	800ff82 <lwip_send+0x56>
 800ff7e:	2203      	movs	r2, #3
 800ff80:	e000      	b.n	800ff84 <lwip_send+0x58>
 800ff82:	2201      	movs	r2, #1
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	105b      	asrs	r3, r3, #1
 800ff88:	b25b      	sxtb	r3, r3
 800ff8a:	f003 0304 	and.w	r3, r3, #4
 800ff8e:	b25b      	sxtb	r3, r3
 800ff90:	4313      	orrs	r3, r2
 800ff92:	b25b      	sxtb	r3, r3
  write_flags = (u8_t)(NETCONN_COPY |
 800ff94:	76fb      	strb	r3, [r7, #27]
                       ((flags & MSG_DONTWAIT) ? NETCONN_DONTBLOCK : 0));
  written = 0;
 800ff96:	2300      	movs	r3, #0
 800ff98:	613b      	str	r3, [r7, #16]
  err = netconn_write_partly(sock->conn, data, size, write_flags, &written);
 800ff9a:	69fb      	ldr	r3, [r7, #28]
 800ff9c:	6818      	ldr	r0, [r3, #0]
 800ff9e:	7efa      	ldrb	r2, [r7, #27]
 800ffa0:	f107 0310 	add.w	r3, r7, #16
 800ffa4:	9300      	str	r3, [sp, #0]
 800ffa6:	4613      	mov	r3, r2
 800ffa8:	687a      	ldr	r2, [r7, #4]
 800ffaa:	68b9      	ldr	r1, [r7, #8]
 800ffac:	f7fd f9e0 	bl	800d370 <netconn_write_partly>
 800ffb0:	4603      	mov	r3, r0
 800ffb2:	76bb      	strb	r3, [r7, #26]

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d) err=%d written=%"SZT_F"\n", s, err, written));
  sock_set_errno(sock, err_to_errno(err));
 800ffb4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ffb8:	4618      	mov	r0, r3
 800ffba:	f7ff f883 	bl	800f0c4 <err_to_errno>
 800ffbe:	6178      	str	r0, [r7, #20]
 800ffc0:	697b      	ldr	r3, [r7, #20]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d002      	beq.n	800ffcc <lwip_send+0xa0>
 800ffc6:	4a07      	ldr	r2, [pc, #28]	@ (800ffe4 <lwip_send+0xb8>)
 800ffc8:	697b      	ldr	r3, [r7, #20]
 800ffca:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  /* casting 'written' to ssize_t is OK here since the netconn API limits it to SSIZE_MAX */
  return (err == ERR_OK ? (ssize_t)written : -1);
 800ffcc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d101      	bne.n	800ffd8 <lwip_send+0xac>
 800ffd4:	693b      	ldr	r3, [r7, #16]
 800ffd6:	e001      	b.n	800ffdc <lwip_send+0xb0>
 800ffd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3720      	adds	r7, #32
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}
 800ffe4:	2000f5e0 	.word	0x2000f5e0

0800ffe8 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b08e      	sub	sp, #56	@ 0x38
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	60f8      	str	r0, [r7, #12]
 800fff0:	60b9      	str	r1, [r7, #8]
 800fff2:	607a      	str	r2, [r7, #4]
 800fff4:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 800fff6:	68f8      	ldr	r0, [r7, #12]
 800fff8:	f7ff f952 	bl	800f2a0 <get_socket>
 800fffc:	6338      	str	r0, [r7, #48]	@ 0x30
  if (!sock) {
 800fffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010000:	2b00      	cmp	r3, #0
 8010002:	d102      	bne.n	801000a <lwip_sendto+0x22>
    return -1;
 8010004:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010008:	e093      	b.n	8010132 <lwip_sendto+0x14a>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 801000a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	781b      	ldrb	r3, [r3, #0]
 8010010:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010014:	2b10      	cmp	r3, #16
 8010016:	d107      	bne.n	8010028 <lwip_sendto+0x40>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	687a      	ldr	r2, [r7, #4]
 801001c:	68b9      	ldr	r1, [r7, #8]
 801001e:	68f8      	ldr	r0, [r7, #12]
 8010020:	f7ff ff84 	bl	800ff2c <lwip_send>
 8010024:	4603      	mov	r3, r0
 8010026:	e084      	b.n	8010132 <lwip_sendto+0x14a>
    done_socket(sock);
    return -1;
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801002e:	d30a      	bcc.n	8010046 <lwip_sendto+0x5e>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 8010030:	235a      	movs	r3, #90	@ 0x5a
 8010032:	623b      	str	r3, [r7, #32]
 8010034:	6a3b      	ldr	r3, [r7, #32]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d002      	beq.n	8010040 <lwip_sendto+0x58>
 801003a:	4a40      	ldr	r2, [pc, #256]	@ (801013c <lwip_sendto+0x154>)
 801003c:	6a3b      	ldr	r3, [r7, #32]
 801003e:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8010040:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010044:	e075      	b.n	8010132 <lwip_sendto+0x14a>
  }
  short_size = (u16_t)size;
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 801004a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801004c:	2b00      	cmp	r3, #0
 801004e:	d102      	bne.n	8010056 <lwip_sendto+0x6e>
 8010050:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010052:	2b00      	cmp	r3, #0
 8010054:	d023      	beq.n	801009e <lwip_sendto+0xb6>
 8010056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010058:	2b10      	cmp	r3, #16
 801005a:	d10b      	bne.n	8010074 <lwip_sendto+0x8c>
 801005c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801005e:	2b00      	cmp	r3, #0
 8010060:	d008      	beq.n	8010074 <lwip_sendto+0x8c>
 8010062:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010064:	785b      	ldrb	r3, [r3, #1]
 8010066:	2b02      	cmp	r3, #2
 8010068:	d104      	bne.n	8010074 <lwip_sendto+0x8c>
 801006a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801006c:	f003 0303 	and.w	r3, r3, #3
 8010070:	2b00      	cmp	r3, #0
 8010072:	d014      	beq.n	801009e <lwip_sendto+0xb6>
 8010074:	4b32      	ldr	r3, [pc, #200]	@ (8010140 <lwip_sendto+0x158>)
 8010076:	f240 6252 	movw	r2, #1618	@ 0x652
 801007a:	4932      	ldr	r1, [pc, #200]	@ (8010144 <lwip_sendto+0x15c>)
 801007c:	4832      	ldr	r0, [pc, #200]	@ (8010148 <lwip_sendto+0x160>)
 801007e:	f00e f9b9 	bl	801e3f4 <iprintf>
 8010082:	f06f 000f 	mvn.w	r0, #15
 8010086:	f7ff f81d 	bl	800f0c4 <err_to_errno>
 801008a:	62b8      	str	r0, [r7, #40]	@ 0x28
 801008c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801008e:	2b00      	cmp	r3, #0
 8010090:	d002      	beq.n	8010098 <lwip_sendto+0xb0>
 8010092:	4a2a      	ldr	r2, [pc, #168]	@ (801013c <lwip_sendto+0x154>)
 8010094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010096:	6013      	str	r3, [r2, #0]
 8010098:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801009c:	e049      	b.n	8010132 <lwip_sendto+0x14a>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 801009e:	2300      	movs	r3, #0
 80100a0:	617b      	str	r3, [r7, #20]
 80100a2:	697b      	ldr	r3, [r7, #20]
 80100a4:	613b      	str	r3, [r7, #16]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 80100a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d00a      	beq.n	80100c2 <lwip_sendto+0xda>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 80100ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80100ae:	685b      	ldr	r3, [r3, #4]
 80100b0:	61bb      	str	r3, [r7, #24]
 80100b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80100b4:	885b      	ldrh	r3, [r3, #2]
 80100b6:	4618      	mov	r0, r3
 80100b8:	f000 fe0e 	bl	8010cd8 <lwip_htons>
 80100bc:	4603      	mov	r3, r0
 80100be:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80100c0:	e003      	b.n	80100ca <lwip_sendto+0xe2>
  } else {
    remote_port = 0;
 80100c2:	2300      	movs	r3, #0
 80100c4:	86bb      	strh	r3, [r7, #52]	@ 0x34
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 80100c6:	2300      	movs	r3, #0
 80100c8:	61bb      	str	r3, [r7, #24]
  }
  netbuf_fromport(&buf) = remote_port;
 80100ca:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80100cc:	83bb      	strh	r3, [r7, #28]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 80100ce:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80100d0:	f107 0310 	add.w	r3, r7, #16
 80100d4:	68b9      	ldr	r1, [r7, #8]
 80100d6:	4618      	mov	r0, r3
 80100d8:	f7ff f85a 	bl	800f190 <netbuf_ref>
 80100dc:	4603      	mov	r3, r0
 80100de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 80100e2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d10a      	bne.n	8010100 <lwip_sendto+0x118>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 80100ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	f107 0210 	add.w	r2, r7, #16
 80100f2:	4611      	mov	r1, r2
 80100f4:	4618      	mov	r0, r3
 80100f6:	f7fd f90d 	bl	800d314 <netconn_send>
 80100fa:	4603      	mov	r3, r0
 80100fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 8010100:	f107 0310 	add.w	r3, r7, #16
 8010104:	4618      	mov	r0, r3
 8010106:	f7ff f81b 	bl	800f140 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 801010a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 801010e:	4618      	mov	r0, r3
 8010110:	f7fe ffd8 	bl	800f0c4 <err_to_errno>
 8010114:	6278      	str	r0, [r7, #36]	@ 0x24
 8010116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010118:	2b00      	cmp	r3, #0
 801011a:	d002      	beq.n	8010122 <lwip_sendto+0x13a>
 801011c:	4a07      	ldr	r2, [pc, #28]	@ (801013c <lwip_sendto+0x154>)
 801011e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010120:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 8010122:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8010126:	2b00      	cmp	r3, #0
 8010128:	d101      	bne.n	801012e <lwip_sendto+0x146>
 801012a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801012c:	e001      	b.n	8010132 <lwip_sendto+0x14a>
 801012e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8010132:	4618      	mov	r0, r3
 8010134:	3738      	adds	r7, #56	@ 0x38
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}
 801013a:	bf00      	nop
 801013c:	2000f5e0 	.word	0x2000f5e0
 8010140:	08021d08 	.word	0x08021d08
 8010144:	08021fe8 	.word	0x08021fe8
 8010148:	08021d5c 	.word	0x08021d5c

0801014c <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 801014c:	b580      	push	{r7, lr}
 801014e:	b086      	sub	sp, #24
 8010150:	af00      	add	r7, sp, #0
 8010152:	60f8      	str	r0, [r7, #12]
 8010154:	60b9      	str	r1, [r7, #8]
 8010156:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 8010158:	68bb      	ldr	r3, [r7, #8]
 801015a:	2b03      	cmp	r3, #3
 801015c:	d009      	beq.n	8010172 <lwip_socket+0x26>
 801015e:	68bb      	ldr	r3, [r7, #8]
 8010160:	2b03      	cmp	r3, #3
 8010162:	dc23      	bgt.n	80101ac <lwip_socket+0x60>
 8010164:	68bb      	ldr	r3, [r7, #8]
 8010166:	2b01      	cmp	r3, #1
 8010168:	d019      	beq.n	801019e <lwip_socket+0x52>
 801016a:	68bb      	ldr	r3, [r7, #8]
 801016c:	2b02      	cmp	r3, #2
 801016e:	d009      	beq.n	8010184 <lwip_socket+0x38>
 8010170:	e01c      	b.n	80101ac <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	b2db      	uxtb	r3, r3
 8010176:	4a22      	ldr	r2, [pc, #136]	@ (8010200 <lwip_socket+0xb4>)
 8010178:	4619      	mov	r1, r3
 801017a:	2040      	movs	r0, #64	@ 0x40
 801017c:	f7fc fccc 	bl	800cb18 <netconn_new_with_proto_and_callback>
 8010180:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8010182:	e019      	b.n	80101b8 <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2b88      	cmp	r3, #136	@ 0x88
 8010188:	d101      	bne.n	801018e <lwip_socket+0x42>
 801018a:	2321      	movs	r3, #33	@ 0x21
 801018c:	e000      	b.n	8010190 <lwip_socket+0x44>
 801018e:	2320      	movs	r3, #32
 8010190:	4a1b      	ldr	r2, [pc, #108]	@ (8010200 <lwip_socket+0xb4>)
 8010192:	2100      	movs	r1, #0
 8010194:	4618      	mov	r0, r3
 8010196:	f7fc fcbf 	bl	800cb18 <netconn_new_with_proto_and_callback>
 801019a:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 801019c:	e00c      	b.n	80101b8 <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 801019e:	4a18      	ldr	r2, [pc, #96]	@ (8010200 <lwip_socket+0xb4>)
 80101a0:	2100      	movs	r1, #0
 80101a2:	2010      	movs	r0, #16
 80101a4:	f7fc fcb8 	bl	800cb18 <netconn_new_with_proto_and_callback>
 80101a8:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 80101aa:	e005      	b.n	80101b8 <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 80101ac:	4b15      	ldr	r3, [pc, #84]	@ (8010204 <lwip_socket+0xb8>)
 80101ae:	2216      	movs	r2, #22
 80101b0:	601a      	str	r2, [r3, #0]
      return -1;
 80101b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80101b6:	e01e      	b.n	80101f6 <lwip_socket+0xaa>
  }

  if (!conn) {
 80101b8:	697b      	ldr	r3, [r7, #20]
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d105      	bne.n	80101ca <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 80101be:	4b11      	ldr	r3, [pc, #68]	@ (8010204 <lwip_socket+0xb8>)
 80101c0:	2269      	movs	r2, #105	@ 0x69
 80101c2:	601a      	str	r2, [r3, #0]
    return -1;
 80101c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80101c8:	e015      	b.n	80101f6 <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 80101ca:	2100      	movs	r1, #0
 80101cc:	6978      	ldr	r0, [r7, #20]
 80101ce:	f7ff f87f 	bl	800f2d0 <alloc_socket>
 80101d2:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 80101d4:	693b      	ldr	r3, [r7, #16]
 80101d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80101da:	d108      	bne.n	80101ee <lwip_socket+0xa2>
    netconn_delete(conn);
 80101dc:	6978      	ldr	r0, [r7, #20]
 80101de:	f7fc fd39 	bl	800cc54 <netconn_delete>
    set_errno(ENFILE);
 80101e2:	4b08      	ldr	r3, [pc, #32]	@ (8010204 <lwip_socket+0xb8>)
 80101e4:	2217      	movs	r2, #23
 80101e6:	601a      	str	r2, [r3, #0]
    return -1;
 80101e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80101ec:	e003      	b.n	80101f6 <lwip_socket+0xaa>
  }
  conn->socket = i;
 80101ee:	697b      	ldr	r3, [r7, #20]
 80101f0:	693a      	ldr	r2, [r7, #16]
 80101f2:	619a      	str	r2, [r3, #24]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 80101f4:	693b      	ldr	r3, [r7, #16]
}
 80101f6:	4618      	mov	r0, r3
 80101f8:	3718      	adds	r7, #24
 80101fa:	46bd      	mov	sp, r7
 80101fc:	bd80      	pop	{r7, pc}
 80101fe:	bf00      	nop
 8010200:	08010291 	.word	0x08010291
 8010204:	2000f5e0 	.word	0x2000f5e0

08010208 <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 8010208:	b480      	push	{r7}
 801020a:	b087      	sub	sp, #28
 801020c:	af00      	add	r7, sp, #0
 801020e:	60f8      	str	r0, [r7, #12]
 8010210:	60b9      	str	r1, [r7, #8]
 8010212:	607a      	str	r2, [r7, #4]
 8010214:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8010216:	2300      	movs	r3, #0
 8010218:	617b      	str	r3, [r7, #20]
 801021a:	e02c      	b.n	8010276 <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	695a      	ldr	r2, [r3, #20]
 8010220:	697b      	ldr	r3, [r7, #20]
 8010222:	00db      	lsls	r3, r3, #3
 8010224:	4413      	add	r3, r2
 8010226:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 8010228:	693b      	ldr	r3, [r7, #16]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	68ba      	ldr	r2, [r7, #8]
 801022e:	429a      	cmp	r2, r3
 8010230:	d11e      	bne.n	8010270 <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	2b00      	cmp	r3, #0
 8010236:	d009      	beq.n	801024c <lwip_poll_should_wake+0x44>
 8010238:	693b      	ldr	r3, [r7, #16]
 801023a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801023e:	b29b      	uxth	r3, r3
 8010240:	f003 0301 	and.w	r3, r3, #1
 8010244:	2b00      	cmp	r3, #0
 8010246:	d001      	beq.n	801024c <lwip_poll_should_wake+0x44>
        return 1;
 8010248:	2301      	movs	r3, #1
 801024a:	e01a      	b.n	8010282 <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 801024c:	683b      	ldr	r3, [r7, #0]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d009      	beq.n	8010266 <lwip_poll_should_wake+0x5e>
 8010252:	693b      	ldr	r3, [r7, #16]
 8010254:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8010258:	b29b      	uxth	r3, r3
 801025a:	f003 0302 	and.w	r3, r3, #2
 801025e:	2b00      	cmp	r3, #0
 8010260:	d001      	beq.n	8010266 <lwip_poll_should_wake+0x5e>
        return 1;
 8010262:	2301      	movs	r3, #1
 8010264:	e00d      	b.n	8010282 <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 8010266:	6a3b      	ldr	r3, [r7, #32]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d001      	beq.n	8010270 <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 801026c:	2301      	movs	r3, #1
 801026e:	e008      	b.n	8010282 <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8010270:	697b      	ldr	r3, [r7, #20]
 8010272:	3301      	adds	r3, #1
 8010274:	617b      	str	r3, [r7, #20]
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	699b      	ldr	r3, [r3, #24]
 801027a:	697a      	ldr	r2, [r7, #20]
 801027c:	429a      	cmp	r2, r3
 801027e:	d3cd      	bcc.n	801021c <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 8010280:	2300      	movs	r3, #0
}
 8010282:	4618      	mov	r0, r3
 8010284:	371c      	adds	r7, #28
 8010286:	46bd      	mov	sp, r7
 8010288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028c:	4770      	bx	lr
	...

08010290 <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b08a      	sub	sp, #40	@ 0x28
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]
 8010298:	460b      	mov	r3, r1
 801029a:	70fb      	strb	r3, [r7, #3]
 801029c:	4613      	mov	r3, r2
 801029e:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	f000 80a4 	beq.w	80103f0 <event_callback+0x160>
    s = conn->socket;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	699b      	ldr	r3, [r3, #24]
 80102ac:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s < 0) {
 80102ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	da18      	bge.n	80102e6 <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 80102b4:	f00c fa5c 	bl	801c770 <sys_arch_protect>
 80102b8:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	699b      	ldr	r3, [r3, #24]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	da0b      	bge.n	80102da <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 80102c2:	78fb      	ldrb	r3, [r7, #3]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d104      	bne.n	80102d2 <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	699b      	ldr	r3, [r3, #24]
 80102cc:	1e5a      	subs	r2, r3, #1
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	619a      	str	r2, [r3, #24]
        }
        SYS_ARCH_UNPROTECT(lev);
 80102d2:	69f8      	ldr	r0, [r7, #28]
 80102d4:	f00c fa5a 	bl	801c78c <sys_arch_unprotect>
        return;
 80102d8:	e08d      	b.n	80103f6 <event_callback+0x166>
      }
      s = conn->socket;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	699b      	ldr	r3, [r3, #24]
 80102de:	627b      	str	r3, [r7, #36]	@ 0x24
      SYS_ARCH_UNPROTECT(lev);
 80102e0:	69f8      	ldr	r0, [r7, #28]
 80102e2:	f00c fa53 	bl	801c78c <sys_arch_unprotect>
    }

    sock = get_socket(s);
 80102e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80102e8:	f7fe ffda 	bl	800f2a0 <get_socket>
 80102ec:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 80102ee:	69bb      	ldr	r3, [r7, #24]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d07f      	beq.n	80103f4 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 80102f4:	2301      	movs	r3, #1
 80102f6:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 80102f8:	f00c fa3a 	bl	801c770 <sys_arch_protect>
 80102fc:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 80102fe:	78fb      	ldrb	r3, [r7, #3]
 8010300:	2b04      	cmp	r3, #4
 8010302:	d83e      	bhi.n	8010382 <event_callback+0xf2>
 8010304:	a201      	add	r2, pc, #4	@ (adr r2, 801030c <event_callback+0x7c>)
 8010306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801030a:	bf00      	nop
 801030c:	08010321 	.word	0x08010321
 8010310:	08010343 	.word	0x08010343
 8010314:	0801035b 	.word	0x0801035b
 8010318:	0801036f 	.word	0x0801036f
 801031c:	0801037b 	.word	0x0801037b
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 8010320:	69bb      	ldr	r3, [r7, #24]
 8010322:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010326:	b29b      	uxth	r3, r3
 8010328:	3301      	adds	r3, #1
 801032a:	b29b      	uxth	r3, r3
 801032c:	b21a      	sxth	r2, r3
 801032e:	69bb      	ldr	r3, [r7, #24]
 8010330:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 8010332:	69bb      	ldr	r3, [r7, #24]
 8010334:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010338:	2b01      	cmp	r3, #1
 801033a:	dd2a      	ble.n	8010392 <event_callback+0x102>
        check_waiters = 0;
 801033c:	2300      	movs	r3, #0
 801033e:	623b      	str	r3, [r7, #32]
      }
      break;
 8010340:	e027      	b.n	8010392 <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 8010342:	69bb      	ldr	r3, [r7, #24]
 8010344:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010348:	b29b      	uxth	r3, r3
 801034a:	3b01      	subs	r3, #1
 801034c:	b29b      	uxth	r3, r3
 801034e:	b21a      	sxth	r2, r3
 8010350:	69bb      	ldr	r3, [r7, #24]
 8010352:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 8010354:	2300      	movs	r3, #0
 8010356:	623b      	str	r3, [r7, #32]
      break;
 8010358:	e01c      	b.n	8010394 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 801035a:	69bb      	ldr	r3, [r7, #24]
 801035c:	895b      	ldrh	r3, [r3, #10]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d001      	beq.n	8010366 <event_callback+0xd6>
        check_waiters = 0;
 8010362:	2300      	movs	r3, #0
 8010364:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 8010366:	69bb      	ldr	r3, [r7, #24]
 8010368:	2201      	movs	r2, #1
 801036a:	815a      	strh	r2, [r3, #10]
      break;
 801036c:	e012      	b.n	8010394 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 801036e:	69bb      	ldr	r3, [r7, #24]
 8010370:	2200      	movs	r2, #0
 8010372:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 8010374:	2300      	movs	r3, #0
 8010376:	623b      	str	r3, [r7, #32]
      break;
 8010378:	e00c      	b.n	8010394 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 801037a:	69bb      	ldr	r3, [r7, #24]
 801037c:	2201      	movs	r2, #1
 801037e:	819a      	strh	r2, [r3, #12]
      break;
 8010380:	e008      	b.n	8010394 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 8010382:	4b1e      	ldr	r3, [pc, #120]	@ (80103fc <event_callback+0x16c>)
 8010384:	f44f 621f 	mov.w	r2, #2544	@ 0x9f0
 8010388:	491d      	ldr	r1, [pc, #116]	@ (8010400 <event_callback+0x170>)
 801038a:	481e      	ldr	r0, [pc, #120]	@ (8010404 <event_callback+0x174>)
 801038c:	f00e f832 	bl	801e3f4 <iprintf>
      break;
 8010390:	e000      	b.n	8010394 <event_callback+0x104>
      break;
 8010392:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 8010394:	69bb      	ldr	r3, [r7, #24]
 8010396:	7b9b      	ldrb	r3, [r3, #14]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d025      	beq.n	80103e8 <event_callback+0x158>
 801039c:	6a3b      	ldr	r3, [r7, #32]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d022      	beq.n	80103e8 <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 80103a2:	69bb      	ldr	r3, [r7, #24]
 80103a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	bfcc      	ite	gt
 80103ac:	2301      	movgt	r3, #1
 80103ae:	2300      	movle	r3, #0
 80103b0:	b2db      	uxtb	r3, r3
 80103b2:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 80103b4:	69bb      	ldr	r3, [r7, #24]
 80103b6:	895b      	ldrh	r3, [r3, #10]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	bf14      	ite	ne
 80103bc:	2301      	movne	r3, #1
 80103be:	2300      	moveq	r3, #0
 80103c0:	b2db      	uxtb	r3, r3
 80103c2:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 80103c4:	69bb      	ldr	r3, [r7, #24]
 80103c6:	899b      	ldrh	r3, [r3, #12]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	bf14      	ite	ne
 80103cc:	2301      	movne	r3, #1
 80103ce:	2300      	moveq	r3, #0
 80103d0:	b2db      	uxtb	r3, r3
 80103d2:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 80103d4:	69f8      	ldr	r0, [r7, #28]
 80103d6:	f00c f9d9 	bl	801c78c <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	693a      	ldr	r2, [r7, #16]
 80103de:	6979      	ldr	r1, [r7, #20]
 80103e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80103e2:	f000 f811 	bl	8010408 <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 80103e6:	e006      	b.n	80103f6 <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 80103e8:	69f8      	ldr	r0, [r7, #28]
 80103ea:	f00c f9cf 	bl	801c78c <sys_arch_unprotect>
 80103ee:	e002      	b.n	80103f6 <event_callback+0x166>
    return;
 80103f0:	bf00      	nop
 80103f2:	e000      	b.n	80103f6 <event_callback+0x166>
      return;
 80103f4:	bf00      	nop
  }
  done_socket(sock);
}
 80103f6:	3728      	adds	r7, #40	@ 0x28
 80103f8:	46bd      	mov	sp, r7
 80103fa:	bd80      	pop	{r7, pc}
 80103fc:	08021d08 	.word	0x08021d08
 8010400:	08022084 	.word	0x08022084
 8010404:	08021d5c 	.word	0x08021d5c

08010408 <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 8010408:	b580      	push	{r7, lr}
 801040a:	b088      	sub	sp, #32
 801040c:	af02      	add	r7, sp, #8
 801040e:	60f8      	str	r0, [r7, #12]
 8010410:	60b9      	str	r1, [r7, #8]
 8010412:	607a      	str	r2, [r7, #4]
 8010414:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 8010416:	4b42      	ldr	r3, [pc, #264]	@ (8010520 <select_check_waiters+0x118>)
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	617b      	str	r3, [r7, #20]
 801041c:	e078      	b.n	8010510 <select_check_waiters+0x108>
    if (scb->sem_signalled == 0) {
 801041e:	697b      	ldr	r3, [r7, #20]
 8010420:	69db      	ldr	r3, [r3, #28]
 8010422:	2b00      	cmp	r3, #0
 8010424:	d171      	bne.n	801050a <select_check_waiters+0x102>
      /* semaphore not signalled yet */
      int do_signal = 0;
 8010426:	2300      	movs	r3, #0
 8010428:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 801042a:	697b      	ldr	r3, [r7, #20]
 801042c:	695b      	ldr	r3, [r3, #20]
 801042e:	2b00      	cmp	r3, #0
 8010430:	d009      	beq.n	8010446 <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 8010432:	683b      	ldr	r3, [r7, #0]
 8010434:	9300      	str	r3, [sp, #0]
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	68ba      	ldr	r2, [r7, #8]
 801043a:	68f9      	ldr	r1, [r7, #12]
 801043c:	6978      	ldr	r0, [r7, #20]
 801043e:	f7ff fee3 	bl	8010208 <lwip_poll_should_wake>
 8010442:	6138      	str	r0, [r7, #16]
 8010444:	e056      	b.n	80104f4 <select_check_waiters+0xec>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 8010446:	68bb      	ldr	r3, [r7, #8]
 8010448:	2b00      	cmp	r3, #0
 801044a:	d017      	beq.n	801047c <select_check_waiters+0x74>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 801044c:	697b      	ldr	r3, [r7, #20]
 801044e:	689b      	ldr	r3, [r3, #8]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d013      	beq.n	801047c <select_check_waiters+0x74>
 8010454:	697b      	ldr	r3, [r7, #20]
 8010456:	689a      	ldr	r2, [r3, #8]
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	2b00      	cmp	r3, #0
 801045c:	da00      	bge.n	8010460 <select_check_waiters+0x58>
 801045e:	331f      	adds	r3, #31
 8010460:	115b      	asrs	r3, r3, #5
 8010462:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	f003 031f 	and.w	r3, r3, #31
 801046c:	fa22 f303 	lsr.w	r3, r2, r3
 8010470:	f003 0301 	and.w	r3, r3, #1
 8010474:	2b00      	cmp	r3, #0
 8010476:	d001      	beq.n	801047c <select_check_waiters+0x74>
            do_signal = 1;
 8010478:	2301      	movs	r3, #1
 801047a:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	2b00      	cmp	r3, #0
 8010480:	d01a      	beq.n	80104b8 <select_check_waiters+0xb0>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	2b00      	cmp	r3, #0
 8010486:	d117      	bne.n	80104b8 <select_check_waiters+0xb0>
 8010488:	697b      	ldr	r3, [r7, #20]
 801048a:	68db      	ldr	r3, [r3, #12]
 801048c:	2b00      	cmp	r3, #0
 801048e:	d013      	beq.n	80104b8 <select_check_waiters+0xb0>
 8010490:	697b      	ldr	r3, [r7, #20]
 8010492:	68da      	ldr	r2, [r3, #12]
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	2b00      	cmp	r3, #0
 8010498:	da00      	bge.n	801049c <select_check_waiters+0x94>
 801049a:	331f      	adds	r3, #31
 801049c:	115b      	asrs	r3, r3, #5
 801049e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	f003 031f 	and.w	r3, r3, #31
 80104a8:	fa22 f303 	lsr.w	r3, r2, r3
 80104ac:	f003 0301 	and.w	r3, r3, #1
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d001      	beq.n	80104b8 <select_check_waiters+0xb0>
            do_signal = 1;
 80104b4:	2301      	movs	r3, #1
 80104b6:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d01a      	beq.n	80104f4 <select_check_waiters+0xec>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 80104be:	693b      	ldr	r3, [r7, #16]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d117      	bne.n	80104f4 <select_check_waiters+0xec>
 80104c4:	697b      	ldr	r3, [r7, #20]
 80104c6:	691b      	ldr	r3, [r3, #16]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d013      	beq.n	80104f4 <select_check_waiters+0xec>
 80104cc:	697b      	ldr	r3, [r7, #20]
 80104ce:	691a      	ldr	r2, [r3, #16]
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	da00      	bge.n	80104d8 <select_check_waiters+0xd0>
 80104d6:	331f      	adds	r3, #31
 80104d8:	115b      	asrs	r3, r3, #5
 80104da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	f003 031f 	and.w	r3, r3, #31
 80104e4:	fa22 f303 	lsr.w	r3, r2, r3
 80104e8:	f003 0301 	and.w	r3, r3, #1
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d001      	beq.n	80104f4 <select_check_waiters+0xec>
            do_signal = 1;
 80104f0:	2301      	movs	r3, #1
 80104f2:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 80104f4:	693b      	ldr	r3, [r7, #16]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d007      	beq.n	801050a <select_check_waiters+0x102>
        scb->sem_signalled = 1;
 80104fa:	697b      	ldr	r3, [r7, #20]
 80104fc:	2201      	movs	r2, #1
 80104fe:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 8010500:	697b      	ldr	r3, [r7, #20]
 8010502:	3320      	adds	r3, #32
 8010504:	4618      	mov	r0, r3
 8010506:	f00c f88f 	bl	801c628 <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 801050a:	697b      	ldr	r3, [r7, #20]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	617b      	str	r3, [r7, #20]
 8010510:	697b      	ldr	r3, [r7, #20]
 8010512:	2b00      	cmp	r3, #0
 8010514:	d183      	bne.n	801041e <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 8010516:	bf00      	nop
 8010518:	bf00      	nop
 801051a:	3718      	adds	r7, #24
 801051c:	46bd      	mov	sp, r7
 801051e:	bd80      	pop	{r7, pc}
 8010520:	2000c1b0 	.word	0x2000c1b0

08010524 <lwip_sockopt_to_ipopt>:
}
#endif  /* LWIP_TCPIP_CORE_LOCKING */

static int
lwip_sockopt_to_ipopt(int optname)
{
 8010524:	b580      	push	{r7, lr}
 8010526:	b082      	sub	sp, #8
 8010528:	af00      	add	r7, sp, #0
 801052a:	6078      	str	r0, [r7, #4]
  /* Map SO_* values to our internal SOF_* values
   * We should not rely on #defines in socket.h
   * being in sync with ip.h.
   */
  switch (optname) {
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2b20      	cmp	r3, #32
 8010530:	d009      	beq.n	8010546 <lwip_sockopt_to_ipopt+0x22>
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	2b20      	cmp	r3, #32
 8010536:	dc0c      	bgt.n	8010552 <lwip_sockopt_to_ipopt+0x2e>
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	2b04      	cmp	r3, #4
 801053c:	d007      	beq.n	801054e <lwip_sockopt_to_ipopt+0x2a>
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	2b08      	cmp	r3, #8
 8010542:	d002      	beq.n	801054a <lwip_sockopt_to_ipopt+0x26>
 8010544:	e005      	b.n	8010552 <lwip_sockopt_to_ipopt+0x2e>
  case SO_BROADCAST:
    return SOF_BROADCAST;
 8010546:	2320      	movs	r3, #32
 8010548:	e00b      	b.n	8010562 <lwip_sockopt_to_ipopt+0x3e>
  case SO_KEEPALIVE:
    return SOF_KEEPALIVE;
 801054a:	2308      	movs	r3, #8
 801054c:	e009      	b.n	8010562 <lwip_sockopt_to_ipopt+0x3e>
  case SO_REUSEADDR:
    return SOF_REUSEADDR;
 801054e:	2304      	movs	r3, #4
 8010550:	e007      	b.n	8010562 <lwip_sockopt_to_ipopt+0x3e>
  default:
    LWIP_ASSERT("Unknown socket option", 0);
 8010552:	4b06      	ldr	r3, [pc, #24]	@ (801056c <lwip_sockopt_to_ipopt+0x48>)
 8010554:	f640 3239 	movw	r2, #2873	@ 0xb39
 8010558:	4905      	ldr	r1, [pc, #20]	@ (8010570 <lwip_sockopt_to_ipopt+0x4c>)
 801055a:	4806      	ldr	r0, [pc, #24]	@ (8010574 <lwip_sockopt_to_ipopt+0x50>)
 801055c:	f00d ff4a 	bl	801e3f4 <iprintf>
    return 0;
 8010560:	2300      	movs	r3, #0
  }
}
 8010562:	4618      	mov	r0, r3
 8010564:	3708      	adds	r7, #8
 8010566:	46bd      	mov	sp, r7
 8010568:	bd80      	pop	{r7, pc}
 801056a:	bf00      	nop
 801056c:	08021d08 	.word	0x08021d08
 8010570:	08022094 	.word	0x08022094
 8010574:	08021d5c 	.word	0x08021d5c

08010578 <lwip_setsockopt>:
  return err;
}

int
lwip_setsockopt(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b08a      	sub	sp, #40	@ 0x28
 801057c:	af02      	add	r7, sp, #8
 801057e:	60f8      	str	r0, [r7, #12]
 8010580:	60b9      	str	r1, [r7, #8]
 8010582:	607a      	str	r2, [r7, #4]
 8010584:	603b      	str	r3, [r7, #0]
  int err = 0;
 8010586:	2300      	movs	r3, #0
 8010588:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = get_socket(s);
 801058a:	68f8      	ldr	r0, [r7, #12]
 801058c:	f7fe fe88 	bl	800f2a0 <get_socket>
 8010590:	61b8      	str	r0, [r7, #24]
#if !LWIP_TCPIP_CORE_LOCKING
  err_t cberr;
  LWIP_SETGETSOCKOPT_DATA_VAR_DECLARE(data);
#endif /* !LWIP_TCPIP_CORE_LOCKING */

  if (!sock) {
 8010592:	69bb      	ldr	r3, [r7, #24]
 8010594:	2b00      	cmp	r3, #0
 8010596:	d102      	bne.n	801059e <lwip_setsockopt+0x26>
    return -1;
 8010598:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801059c:	e02b      	b.n	80105f6 <lwip_setsockopt+0x7e>
  }

  if (NULL == optval) {
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d10a      	bne.n	80105ba <lwip_setsockopt+0x42>
    sock_set_errno(sock, EFAULT);
 80105a4:	230e      	movs	r3, #14
 80105a6:	613b      	str	r3, [r7, #16]
 80105a8:	693b      	ldr	r3, [r7, #16]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d002      	beq.n	80105b4 <lwip_setsockopt+0x3c>
 80105ae:	4a14      	ldr	r2, [pc, #80]	@ (8010600 <lwip_setsockopt+0x88>)
 80105b0:	693b      	ldr	r3, [r7, #16]
 80105b2:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 80105b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80105b8:	e01d      	b.n	80105f6 <lwip_setsockopt+0x7e>
  }

#if LWIP_TCPIP_CORE_LOCKING
  /* core-locking can just call the -impl function */
  LOCK_TCPIP_CORE();
 80105ba:	4812      	ldr	r0, [pc, #72]	@ (8010604 <lwip_setsockopt+0x8c>)
 80105bc:	f00c f896 	bl	801c6ec <sys_mutex_lock>
  err = lwip_setsockopt_impl(s, level, optname, optval, optlen);
 80105c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105c2:	9300      	str	r3, [sp, #0]
 80105c4:	683b      	ldr	r3, [r7, #0]
 80105c6:	687a      	ldr	r2, [r7, #4]
 80105c8:	68b9      	ldr	r1, [r7, #8]
 80105ca:	68f8      	ldr	r0, [r7, #12]
 80105cc:	f000 f81c 	bl	8010608 <lwip_setsockopt_impl>
 80105d0:	61f8      	str	r0, [r7, #28]
  UNLOCK_TCPIP_CORE();
 80105d2:	480c      	ldr	r0, [pc, #48]	@ (8010604 <lwip_setsockopt+0x8c>)
 80105d4:	f00c f899 	bl	801c70a <sys_mutex_unlock>
  /* maybe lwip_getsockopt_internal has changed err */
  err = LWIP_SETGETSOCKOPT_DATA_VAR_REF(data).err;
  LWIP_SETGETSOCKOPT_DATA_VAR_FREE(data);
#endif  /* LWIP_TCPIP_CORE_LOCKING */

  sock_set_errno(sock, err);
 80105d8:	69fb      	ldr	r3, [r7, #28]
 80105da:	617b      	str	r3, [r7, #20]
 80105dc:	697b      	ldr	r3, [r7, #20]
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d002      	beq.n	80105e8 <lwip_setsockopt+0x70>
 80105e2:	4a07      	ldr	r2, [pc, #28]	@ (8010600 <lwip_setsockopt+0x88>)
 80105e4:	697b      	ldr	r3, [r7, #20]
 80105e6:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return err ? -1 : 0;
 80105e8:	69fb      	ldr	r3, [r7, #28]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d002      	beq.n	80105f4 <lwip_setsockopt+0x7c>
 80105ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80105f2:	e000      	b.n	80105f6 <lwip_setsockopt+0x7e>
 80105f4:	2300      	movs	r3, #0
}
 80105f6:	4618      	mov	r0, r3
 80105f8:	3720      	adds	r7, #32
 80105fa:	46bd      	mov	sp, r7
 80105fc:	bd80      	pop	{r7, pc}
 80105fe:	bf00      	nop
 8010600:	2000f5e0 	.word	0x2000f5e0
 8010604:	2000c1c0 	.word	0x2000c1c0

08010608 <lwip_setsockopt_impl>:
/** lwip_setsockopt_impl: the actual implementation of setsockopt:
 * same argument as lwip_setsockopt, either called directly or through callback
 */
static int
lwip_setsockopt_impl(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 8010608:	b580      	push	{r7, lr}
 801060a:	b088      	sub	sp, #32
 801060c:	af00      	add	r7, sp, #0
 801060e:	60f8      	str	r0, [r7, #12]
 8010610:	60b9      	str	r1, [r7, #8]
 8010612:	607a      	str	r2, [r7, #4]
 8010614:	603b      	str	r3, [r7, #0]
  int err = 0;
 8010616:	2300      	movs	r3, #0
 8010618:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = tryget_socket(s);
 801061a:	68f8      	ldr	r0, [r7, #12]
 801061c:	f7fe fe29 	bl	800f272 <tryget_socket>
 8010620:	6178      	str	r0, [r7, #20]
  if (!sock) {
 8010622:	697b      	ldr	r3, [r7, #20]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d101      	bne.n	801062c <lwip_setsockopt_impl+0x24>
    return EBADF;
 8010628:	2309      	movs	r3, #9
 801062a:	e193      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
  if (LWIP_HOOK_SOCKETS_SETSOCKOPT(s, sock, level, optname, optval, optlen, &err)) {
    return err;
  }
#endif

  switch (level) {
 801062c:	68bb      	ldr	r3, [r7, #8]
 801062e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8010632:	4293      	cmp	r3, r2
 8010634:	d015      	beq.n	8010662 <lwip_setsockopt_impl+0x5a>
 8010636:	68bb      	ldr	r3, [r7, #8]
 8010638:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801063c:	f280 8186 	bge.w	801094c <lwip_setsockopt_impl+0x344>
 8010640:	68bb      	ldr	r3, [r7, #8]
 8010642:	2bff      	cmp	r3, #255	@ 0xff
 8010644:	f000 817e 	beq.w	8010944 <lwip_setsockopt_impl+0x33c>
 8010648:	68bb      	ldr	r3, [r7, #8]
 801064a:	2bff      	cmp	r3, #255	@ 0xff
 801064c:	f300 817e 	bgt.w	801094c <lwip_setsockopt_impl+0x344>
 8010650:	68bb      	ldr	r3, [r7, #8]
 8010652:	2b00      	cmp	r3, #0
 8010654:	f000 80ec 	beq.w	8010830 <lwip_setsockopt_impl+0x228>
 8010658:	68bb      	ldr	r3, [r7, #8]
 801065a:	2b06      	cmp	r3, #6
 801065c:	f000 8122 	beq.w	80108a4 <lwip_setsockopt_impl+0x29c>
 8010660:	e174      	b.n	801094c <lwip_setsockopt_impl+0x344>

    /* Level: SOL_SOCKET */
    case SOL_SOCKET:
      switch (optname) {
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	f241 020b 	movw	r2, #4107	@ 0x100b
 8010668:	4293      	cmp	r3, r2
 801066a:	f000 8091 	beq.w	8010790 <lwip_setsockopt_impl+0x188>
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	f241 020b 	movw	r2, #4107	@ 0x100b
 8010674:	4293      	cmp	r3, r2
 8010676:	f300 80d7 	bgt.w	8010828 <lwip_setsockopt_impl+0x220>
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	f241 020a 	movw	r2, #4106	@ 0x100a
 8010680:	4293      	cmp	r3, r2
 8010682:	d050      	beq.n	8010726 <lwip_setsockopt_impl+0x11e>
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	f241 020a 	movw	r2, #4106	@ 0x100a
 801068a:	4293      	cmp	r3, r2
 801068c:	f300 80cc 	bgt.w	8010828 <lwip_setsockopt_impl+0x220>
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	2b08      	cmp	r3, #8
 8010694:	d003      	beq.n	801069e <lwip_setsockopt_impl+0x96>
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	2b20      	cmp	r3, #32
 801069a:	f040 80c5 	bne.w	8010828 <lwip_setsockopt_impl+0x220>
        case SO_BROADCAST:
        case SO_KEEPALIVE:
#if SO_REUSE
        case SO_REUSEADDR:
#endif /* SO_REUSE */
          if ((optname == SO_BROADCAST) &&
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	2b20      	cmp	r3, #32
 80106a2:	d108      	bne.n	80106b6 <lwip_setsockopt_impl+0xae>
              (NETCONNTYPE_GROUP(sock->conn->type) != NETCONN_UDP)) {
 80106a4:	697b      	ldr	r3, [r7, #20]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if ((optname == SO_BROADCAST) &&
 80106ae:	2b20      	cmp	r3, #32
 80106b0:	d001      	beq.n	80106b6 <lwip_setsockopt_impl+0xae>
            done_socket(sock);
            return ENOPROTOOPT;
 80106b2:	235c      	movs	r3, #92	@ 0x5c
 80106b4:	e14e      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
          }

          optname = lwip_sockopt_to_ipopt(optname);
 80106b6:	6878      	ldr	r0, [r7, #4]
 80106b8:	f7ff ff34 	bl	8010524 <lwip_sockopt_to_ipopt>
 80106bc:	6078      	str	r0, [r7, #4]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 80106be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106c0:	2b03      	cmp	r3, #3
 80106c2:	d801      	bhi.n	80106c8 <lwip_setsockopt_impl+0xc0>
 80106c4:	2316      	movs	r3, #22
 80106c6:	e145      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d004      	beq.n	80106da <lwip_setsockopt_impl+0xd2>
 80106d0:	697b      	ldr	r3, [r7, #20]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	685b      	ldr	r3, [r3, #4]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d101      	bne.n	80106de <lwip_setsockopt_impl+0xd6>
 80106da:	2316      	movs	r3, #22
 80106dc:	e13a      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
          if (*(const int *)optval) {
 80106de:	683b      	ldr	r3, [r7, #0]
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d00e      	beq.n	8010704 <lwip_setsockopt_impl+0xfc>
            ip_set_option(sock->conn->pcb.ip, optname);
 80106e6:	697b      	ldr	r3, [r7, #20]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	685b      	ldr	r3, [r3, #4]
 80106ec:	7a5b      	ldrb	r3, [r3, #9]
 80106ee:	b25a      	sxtb	r2, r3
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	b25b      	sxtb	r3, r3
 80106f4:	4313      	orrs	r3, r2
 80106f6:	b25a      	sxtb	r2, r3
 80106f8:	697b      	ldr	r3, [r7, #20]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	685b      	ldr	r3, [r3, #4]
 80106fe:	b2d2      	uxtb	r2, r2
 8010700:	725a      	strb	r2, [r3, #9]
          } else {
            ip_reset_option(sock->conn->pcb.ip, optname);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, optname=0x%x, ..) -> %s\n",
                                      s, optname, (*(const int *)optval ? "on" : "off")));
          break;
 8010702:	e094      	b.n	801082e <lwip_setsockopt_impl+0x226>
            ip_reset_option(sock->conn->pcb.ip, optname);
 8010704:	697b      	ldr	r3, [r7, #20]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	685b      	ldr	r3, [r3, #4]
 801070a:	7a5b      	ldrb	r3, [r3, #9]
 801070c:	b25a      	sxtb	r2, r3
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	b25b      	sxtb	r3, r3
 8010712:	43db      	mvns	r3, r3
 8010714:	b25b      	sxtb	r3, r3
 8010716:	4013      	ands	r3, r2
 8010718:	b25a      	sxtb	r2, r3
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	685b      	ldr	r3, [r3, #4]
 8010720:	b2d2      	uxtb	r2, r2
 8010722:	725a      	strb	r2, [r3, #9]
          break;
 8010724:	e083      	b.n	801082e <lwip_setsockopt_impl+0x226>
        }
        break;
#endif /* LWIP_SO_LINGER */
#if LWIP_UDP
        case SO_NO_CHECK:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_UDP);
 8010726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010728:	2b03      	cmp	r3, #3
 801072a:	d801      	bhi.n	8010730 <lwip_setsockopt_impl+0x128>
 801072c:	2316      	movs	r3, #22
 801072e:	e111      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
 8010730:	697b      	ldr	r3, [r7, #20]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	2b00      	cmp	r3, #0
 8010736:	d004      	beq.n	8010742 <lwip_setsockopt_impl+0x13a>
 8010738:	697b      	ldr	r3, [r7, #20]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	685b      	ldr	r3, [r3, #4]
 801073e:	2b00      	cmp	r3, #0
 8010740:	d101      	bne.n	8010746 <lwip_setsockopt_impl+0x13e>
 8010742:	2316      	movs	r3, #22
 8010744:	e106      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
 8010746:	697b      	ldr	r3, [r7, #20]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	781b      	ldrb	r3, [r3, #0]
 801074c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010750:	2b20      	cmp	r3, #32
 8010752:	d001      	beq.n	8010758 <lwip_setsockopt_impl+0x150>
 8010754:	235c      	movs	r3, #92	@ 0x5c
 8010756:	e0fd      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
            /* this flag is only available for UDP, not for UDP lite */
            done_socket(sock);
            return EAFNOSUPPORT;
          }
#endif /* LWIP_UDPLITE */
          if (*(const int *)optval) {
 8010758:	683b      	ldr	r3, [r7, #0]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	2b00      	cmp	r3, #0
 801075e:	d00b      	beq.n	8010778 <lwip_setsockopt_impl+0x170>
            udp_set_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	685b      	ldr	r3, [r3, #4]
 8010766:	7c1a      	ldrb	r2, [r3, #16]
 8010768:	697b      	ldr	r3, [r7, #20]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	685b      	ldr	r3, [r3, #4]
 801076e:	f042 0201 	orr.w	r2, r2, #1
 8010772:	b2d2      	uxtb	r2, r2
 8010774:	741a      	strb	r2, [r3, #16]
          } else {
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
          }
          break;
 8010776:	e05a      	b.n	801082e <lwip_setsockopt_impl+0x226>
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8010778:	697b      	ldr	r3, [r7, #20]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	685b      	ldr	r3, [r3, #4]
 801077e:	7c1a      	ldrb	r2, [r3, #16]
 8010780:	697b      	ldr	r3, [r7, #20]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	685b      	ldr	r3, [r3, #4]
 8010786:	f022 0201 	bic.w	r2, r2, #1
 801078a:	b2d2      	uxtb	r2, r2
 801078c:	741a      	strb	r2, [r3, #16]
          break;
 801078e:	e04e      	b.n	801082e <lwip_setsockopt_impl+0x226>
#endif /* LWIP_UDP */
        case SO_BINDTODEVICE: {
          const struct ifreq *iface;
          struct netif *n = NULL;
 8010790:	2300      	movs	r3, #0
 8010792:	61bb      	str	r3, [r7, #24]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN(sock, optlen, struct ifreq);
 8010794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010796:	2b05      	cmp	r3, #5
 8010798:	d801      	bhi.n	801079e <lwip_setsockopt_impl+0x196>
 801079a:	2316      	movs	r3, #22
 801079c:	e0da      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
 801079e:	697b      	ldr	r3, [r7, #20]
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d101      	bne.n	80107aa <lwip_setsockopt_impl+0x1a2>
 80107a6:	2316      	movs	r3, #22
 80107a8:	e0d4      	b.n	8010954 <lwip_setsockopt_impl+0x34c>

          iface = (const struct ifreq *)optval;
 80107aa:	683b      	ldr	r3, [r7, #0]
 80107ac:	613b      	str	r3, [r7, #16]
          if (iface->ifr_name[0] != 0) {
 80107ae:	693b      	ldr	r3, [r7, #16]
 80107b0:	781b      	ldrb	r3, [r3, #0]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d009      	beq.n	80107ca <lwip_setsockopt_impl+0x1c2>
            n = netif_find(iface->ifr_name);
 80107b6:	693b      	ldr	r3, [r7, #16]
 80107b8:	4618      	mov	r0, r3
 80107ba:	f001 fb17 	bl	8011dec <netif_find>
 80107be:	61b8      	str	r0, [r7, #24]
            if (n == NULL) {
 80107c0:	69bb      	ldr	r3, [r7, #24]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d101      	bne.n	80107ca <lwip_setsockopt_impl+0x1c2>
              done_socket(sock);
              return ENODEV;
 80107c6:	2313      	movs	r3, #19
 80107c8:	e0c4      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
            }
          }

          switch (NETCONNTYPE_GROUP(netconn_type(sock->conn))) {
 80107ca:	697b      	ldr	r3, [r7, #20]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	781b      	ldrb	r3, [r3, #0]
 80107d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80107d4:	2b40      	cmp	r3, #64	@ 0x40
 80107d6:	d016      	beq.n	8010806 <lwip_setsockopt_impl+0x1fe>
 80107d8:	2b40      	cmp	r3, #64	@ 0x40
 80107da:	dc1c      	bgt.n	8010816 <lwip_setsockopt_impl+0x20e>
 80107dc:	2b10      	cmp	r3, #16
 80107de:	d002      	beq.n	80107e6 <lwip_setsockopt_impl+0x1de>
 80107e0:	2b20      	cmp	r3, #32
 80107e2:	d008      	beq.n	80107f6 <lwip_setsockopt_impl+0x1ee>
 80107e4:	e017      	b.n	8010816 <lwip_setsockopt_impl+0x20e>
#if LWIP_TCP
            case NETCONN_TCP:
              tcp_bind_netif(sock->conn->pcb.tcp, n);
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	685b      	ldr	r3, [r3, #4]
 80107ec:	69b9      	ldr	r1, [r7, #24]
 80107ee:	4618      	mov	r0, r3
 80107f0:	f003 f808 	bl	8013804 <tcp_bind_netif>
              break;
 80107f4:	e017      	b.n	8010826 <lwip_setsockopt_impl+0x21e>
#endif
#if LWIP_UDP
            case NETCONN_UDP:
              udp_bind_netif(sock->conn->pcb.udp, n);
 80107f6:	697b      	ldr	r3, [r7, #20]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	685b      	ldr	r3, [r3, #4]
 80107fc:	69b9      	ldr	r1, [r7, #24]
 80107fe:	4618      	mov	r0, r3
 8010800:	f009 fa50 	bl	8019ca4 <udp_bind_netif>
              break;
 8010804:	e00f      	b.n	8010826 <lwip_setsockopt_impl+0x21e>
#endif
#if LWIP_RAW
            case NETCONN_RAW:
              raw_bind_netif(sock->conn->pcb.raw, n);
 8010806:	697b      	ldr	r3, [r7, #20]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	685b      	ldr	r3, [r3, #4]
 801080c:	69b9      	ldr	r1, [r7, #24]
 801080e:	4618      	mov	r0, r3
 8010810:	f002 fa42 	bl	8012c98 <raw_bind_netif>
              break;
 8010814:	e007      	b.n	8010826 <lwip_setsockopt_impl+0x21e>
#endif
            default:
              LWIP_ASSERT("Unhandled netconn type in SO_BINDTODEVICE", 0);
 8010816:	4b51      	ldr	r3, [pc, #324]	@ (801095c <lwip_setsockopt_impl+0x354>)
 8010818:	f640 527d 	movw	r2, #3453	@ 0xd7d
 801081c:	4950      	ldr	r1, [pc, #320]	@ (8010960 <lwip_setsockopt_impl+0x358>)
 801081e:	4851      	ldr	r0, [pc, #324]	@ (8010964 <lwip_setsockopt_impl+0x35c>)
 8010820:	f00d fde8 	bl	801e3f4 <iprintf>
              break;
 8010824:	bf00      	nop
          }
        }
        break;
 8010826:	e002      	b.n	801082e <lwip_setsockopt_impl+0x226>
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8010828:	235c      	movs	r3, #92	@ 0x5c
 801082a:	61fb      	str	r3, [r7, #28]
          break;
 801082c:	bf00      	nop
      }  /* switch (optname) */
      break;
 801082e:	e090      	b.n	8010952 <lwip_setsockopt_impl+0x34a>

    /* Level: IPPROTO_IP */
    case IPPROTO_IP:
      switch (optname) {
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	2b01      	cmp	r3, #1
 8010834:	d01a      	beq.n	801086c <lwip_setsockopt_impl+0x264>
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	2b02      	cmp	r3, #2
 801083a:	d12f      	bne.n	801089c <lwip_setsockopt_impl+0x294>
        case IP_TTL:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 801083c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801083e:	2b03      	cmp	r3, #3
 8010840:	d801      	bhi.n	8010846 <lwip_setsockopt_impl+0x23e>
 8010842:	2316      	movs	r3, #22
 8010844:	e086      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
 8010846:	697b      	ldr	r3, [r7, #20]
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d004      	beq.n	8010858 <lwip_setsockopt_impl+0x250>
 801084e:	697b      	ldr	r3, [r7, #20]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	685b      	ldr	r3, [r3, #4]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d101      	bne.n	801085c <lwip_setsockopt_impl+0x254>
 8010858:	2316      	movs	r3, #22
 801085a:	e07b      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
          sock->conn->pcb.ip->ttl = (u8_t)(*(const int *)optval);
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	681a      	ldr	r2, [r3, #0]
 8010860:	697b      	ldr	r3, [r7, #20]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	685b      	ldr	r3, [r3, #4]
 8010866:	b2d2      	uxtb	r2, r2
 8010868:	72da      	strb	r2, [r3, #11]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TTL, ..) -> %d\n",
                                      s, sock->conn->pcb.ip->ttl));
          break;
 801086a:	e01a      	b.n	80108a2 <lwip_setsockopt_impl+0x29a>
        case IP_TOS:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 801086c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801086e:	2b03      	cmp	r3, #3
 8010870:	d801      	bhi.n	8010876 <lwip_setsockopt_impl+0x26e>
 8010872:	2316      	movs	r3, #22
 8010874:	e06e      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
 8010876:	697b      	ldr	r3, [r7, #20]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	2b00      	cmp	r3, #0
 801087c:	d004      	beq.n	8010888 <lwip_setsockopt_impl+0x280>
 801087e:	697b      	ldr	r3, [r7, #20]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	685b      	ldr	r3, [r3, #4]
 8010884:	2b00      	cmp	r3, #0
 8010886:	d101      	bne.n	801088c <lwip_setsockopt_impl+0x284>
 8010888:	2316      	movs	r3, #22
 801088a:	e063      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
          sock->conn->pcb.ip->tos = (u8_t)(*(const int *)optval);
 801088c:	683b      	ldr	r3, [r7, #0]
 801088e:	681a      	ldr	r2, [r3, #0]
 8010890:	697b      	ldr	r3, [r7, #20]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	685b      	ldr	r3, [r3, #4]
 8010896:	b2d2      	uxtb	r2, r2
 8010898:	729a      	strb	r2, [r3, #10]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TOS, ..)-> %d\n",
                                      s, sock->conn->pcb.ip->tos));
          break;
 801089a:	e002      	b.n	80108a2 <lwip_setsockopt_impl+0x29a>
        break;
#endif /* LWIP_IGMP */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 801089c:	235c      	movs	r3, #92	@ 0x5c
 801089e:	61fb      	str	r3, [r7, #28]
          break;
 80108a0:	bf00      	nop
      }  /* switch (optname) */
      break;
 80108a2:	e056      	b.n	8010952 <lwip_setsockopt_impl+0x34a>

#if LWIP_TCP
    /* Level: IPPROTO_TCP */
    case IPPROTO_TCP:
      /* Special case: all IPPROTO_TCP option take an int */
      LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_TCP);
 80108a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108a6:	2b03      	cmp	r3, #3
 80108a8:	d801      	bhi.n	80108ae <lwip_setsockopt_impl+0x2a6>
 80108aa:	2316      	movs	r3, #22
 80108ac:	e052      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
 80108ae:	697b      	ldr	r3, [r7, #20]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d004      	beq.n	80108c0 <lwip_setsockopt_impl+0x2b8>
 80108b6:	697b      	ldr	r3, [r7, #20]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	685b      	ldr	r3, [r3, #4]
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d101      	bne.n	80108c4 <lwip_setsockopt_impl+0x2bc>
 80108c0:	2316      	movs	r3, #22
 80108c2:	e047      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
 80108c4:	697b      	ldr	r3, [r7, #20]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	781b      	ldrb	r3, [r3, #0]
 80108ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80108ce:	2b10      	cmp	r3, #16
 80108d0:	d001      	beq.n	80108d6 <lwip_setsockopt_impl+0x2ce>
 80108d2:	235c      	movs	r3, #92	@ 0x5c
 80108d4:	e03e      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
      if (sock->conn->pcb.tcp->state == LISTEN) {
 80108d6:	697b      	ldr	r3, [r7, #20]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	685b      	ldr	r3, [r3, #4]
 80108dc:	7d1b      	ldrb	r3, [r3, #20]
 80108de:	2b01      	cmp	r3, #1
 80108e0:	d101      	bne.n	80108e6 <lwip_setsockopt_impl+0x2de>
        done_socket(sock);
        return EINVAL;
 80108e2:	2316      	movs	r3, #22
 80108e4:	e036      	b.n	8010954 <lwip_setsockopt_impl+0x34c>
      }
      switch (optname) {
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	2b01      	cmp	r3, #1
 80108ea:	d003      	beq.n	80108f4 <lwip_setsockopt_impl+0x2ec>
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	2b02      	cmp	r3, #2
 80108f0:	d01c      	beq.n	801092c <lwip_setsockopt_impl+0x324>
 80108f2:	e023      	b.n	801093c <lwip_setsockopt_impl+0x334>
        case TCP_NODELAY:
          if (*(const int *)optval) {
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d00b      	beq.n	8010914 <lwip_setsockopt_impl+0x30c>
            tcp_nagle_disable(sock->conn->pcb.tcp);
 80108fc:	697b      	ldr	r3, [r7, #20]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	685b      	ldr	r3, [r3, #4]
 8010902:	8b5a      	ldrh	r2, [r3, #26]
 8010904:	697b      	ldr	r3, [r7, #20]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	685b      	ldr	r3, [r3, #4]
 801090a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801090e:	b292      	uxth	r2, r2
 8010910:	835a      	strh	r2, [r3, #26]
          } else {
            tcp_nagle_enable(sock->conn->pcb.tcp);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, TCP_NODELAY) -> %s\n",
                                      s, (*(const int *)optval) ? "on" : "off") );
          break;
 8010912:	e016      	b.n	8010942 <lwip_setsockopt_impl+0x33a>
            tcp_nagle_enable(sock->conn->pcb.tcp);
 8010914:	697b      	ldr	r3, [r7, #20]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	685b      	ldr	r3, [r3, #4]
 801091a:	8b5a      	ldrh	r2, [r3, #26]
 801091c:	697b      	ldr	r3, [r7, #20]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	685b      	ldr	r3, [r3, #4]
 8010922:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010926:	b292      	uxth	r2, r2
 8010928:	835a      	strh	r2, [r3, #26]
          break;
 801092a:	e00a      	b.n	8010942 <lwip_setsockopt_impl+0x33a>
        case TCP_KEEPALIVE:
          sock->conn->pcb.tcp->keep_idle = (u32_t)(*(const int *)optval);
 801092c:	683b      	ldr	r3, [r7, #0]
 801092e:	681a      	ldr	r2, [r3, #0]
 8010930:	697b      	ldr	r3, [r7, #20]
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	685b      	ldr	r3, [r3, #4]
 8010936:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, TCP_KEEPALIVE) -> %"U32_F"\n",
                                      s, sock->conn->pcb.tcp->keep_idle));
          break;
 801093a:	e002      	b.n	8010942 <lwip_setsockopt_impl+0x33a>
          break;
#endif /* LWIP_TCP_KEEPALIVE */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 801093c:	235c      	movs	r3, #92	@ 0x5c
 801093e:	61fb      	str	r3, [r7, #28]
          break;
 8010940:	bf00      	nop
      }  /* switch (optname) */
      break;
 8010942:	e006      	b.n	8010952 <lwip_setsockopt_impl+0x34a>
          break;
#endif /* LWIP_IPV6 && LWIP_RAW */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_RAW, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8010944:	235c      	movs	r3, #92	@ 0x5c
 8010946:	61fb      	str	r3, [r7, #28]
          break;
 8010948:	bf00      	nop
      }  /* switch (optname) */
      break;
 801094a:	e002      	b.n	8010952 <lwip_setsockopt_impl+0x34a>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, level=0x%x, UNIMPL: optname=0x%x, ..)\n",
                                  s, level, optname));
      err = ENOPROTOOPT;
 801094c:	235c      	movs	r3, #92	@ 0x5c
 801094e:	61fb      	str	r3, [r7, #28]
      break;
 8010950:	bf00      	nop
  }  /* switch (level) */

  done_socket(sock);
  return err;
 8010952:	69fb      	ldr	r3, [r7, #28]
}
 8010954:	4618      	mov	r0, r3
 8010956:	3720      	adds	r7, #32
 8010958:	46bd      	mov	sp, r7
 801095a:	bd80      	pop	{r7, pc}
 801095c:	08021d08 	.word	0x08021d08
 8010960:	080220ac 	.word	0x080220ac
 8010964:	08021d5c 	.word	0x08021d5c

08010968 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010968:	b580      	push	{r7, lr}
 801096a:	b084      	sub	sp, #16
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
 8010970:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8010972:	f008 fd2b 	bl	80193cc <sys_timeouts_sleeptime>
 8010976:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801097e:	d10b      	bne.n	8010998 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8010980:	4813      	ldr	r0, [pc, #76]	@ (80109d0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010982:	f00b fec2 	bl	801c70a <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8010986:	2200      	movs	r2, #0
 8010988:	6839      	ldr	r1, [r7, #0]
 801098a:	6878      	ldr	r0, [r7, #4]
 801098c:	f00b fd7a 	bl	801c484 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8010990:	480f      	ldr	r0, [pc, #60]	@ (80109d0 <tcpip_timeouts_mbox_fetch+0x68>)
 8010992:	f00b feab 	bl	801c6ec <sys_mutex_lock>
    return;
 8010996:	e018      	b.n	80109ca <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d102      	bne.n	80109a4 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801099e:	f008 fcdb 	bl	8019358 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80109a2:	e7e6      	b.n	8010972 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80109a4:	480a      	ldr	r0, [pc, #40]	@ (80109d0 <tcpip_timeouts_mbox_fetch+0x68>)
 80109a6:	f00b feb0 	bl	801c70a <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80109aa:	68fa      	ldr	r2, [r7, #12]
 80109ac:	6839      	ldr	r1, [r7, #0]
 80109ae:	6878      	ldr	r0, [r7, #4]
 80109b0:	f00b fd68 	bl	801c484 <sys_arch_mbox_fetch>
 80109b4:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80109b6:	4806      	ldr	r0, [pc, #24]	@ (80109d0 <tcpip_timeouts_mbox_fetch+0x68>)
 80109b8:	f00b fe98 	bl	801c6ec <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80109bc:	68bb      	ldr	r3, [r7, #8]
 80109be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80109c2:	d102      	bne.n	80109ca <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80109c4:	f008 fcc8 	bl	8019358 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80109c8:	e7d3      	b.n	8010972 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80109ca:	3710      	adds	r7, #16
 80109cc:	46bd      	mov	sp, r7
 80109ce:	bd80      	pop	{r7, pc}
 80109d0:	2000c1c0 	.word	0x2000c1c0

080109d4 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b084      	sub	sp, #16
 80109d8:	af00      	add	r7, sp, #0
 80109da:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80109dc:	4810      	ldr	r0, [pc, #64]	@ (8010a20 <tcpip_thread+0x4c>)
 80109de:	f00b fe85 	bl	801c6ec <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80109e2:	4b10      	ldr	r3, [pc, #64]	@ (8010a24 <tcpip_thread+0x50>)
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d005      	beq.n	80109f6 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80109ea:	4b0e      	ldr	r3, [pc, #56]	@ (8010a24 <tcpip_thread+0x50>)
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	4a0e      	ldr	r2, [pc, #56]	@ (8010a28 <tcpip_thread+0x54>)
 80109f0:	6812      	ldr	r2, [r2, #0]
 80109f2:	4610      	mov	r0, r2
 80109f4:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80109f6:	f107 030c 	add.w	r3, r7, #12
 80109fa:	4619      	mov	r1, r3
 80109fc:	480b      	ldr	r0, [pc, #44]	@ (8010a2c <tcpip_thread+0x58>)
 80109fe:	f7ff ffb3 	bl	8010968 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d106      	bne.n	8010a16 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010a08:	4b09      	ldr	r3, [pc, #36]	@ (8010a30 <tcpip_thread+0x5c>)
 8010a0a:	2291      	movs	r2, #145	@ 0x91
 8010a0c:	4909      	ldr	r1, [pc, #36]	@ (8010a34 <tcpip_thread+0x60>)
 8010a0e:	480a      	ldr	r0, [pc, #40]	@ (8010a38 <tcpip_thread+0x64>)
 8010a10:	f00d fcf0 	bl	801e3f4 <iprintf>
      continue;
 8010a14:	e003      	b.n	8010a1e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8010a16:	68fb      	ldr	r3, [r7, #12]
 8010a18:	4618      	mov	r0, r3
 8010a1a:	f000 f80f 	bl	8010a3c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010a1e:	e7ea      	b.n	80109f6 <tcpip_thread+0x22>
 8010a20:	2000c1c0 	.word	0x2000c1c0
 8010a24:	2000c1b4 	.word	0x2000c1b4
 8010a28:	2000c1b8 	.word	0x2000c1b8
 8010a2c:	2000c1bc 	.word	0x2000c1bc
 8010a30:	080220d8 	.word	0x080220d8
 8010a34:	08022108 	.word	0x08022108
 8010a38:	08022128 	.word	0x08022128

08010a3c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b082      	sub	sp, #8
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	781b      	ldrb	r3, [r3, #0]
 8010a48:	2b02      	cmp	r3, #2
 8010a4a:	d026      	beq.n	8010a9a <tcpip_thread_handle_msg+0x5e>
 8010a4c:	2b02      	cmp	r3, #2
 8010a4e:	dc2b      	bgt.n	8010aa8 <tcpip_thread_handle_msg+0x6c>
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d002      	beq.n	8010a5a <tcpip_thread_handle_msg+0x1e>
 8010a54:	2b01      	cmp	r3, #1
 8010a56:	d015      	beq.n	8010a84 <tcpip_thread_handle_msg+0x48>
 8010a58:	e026      	b.n	8010aa8 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	68db      	ldr	r3, [r3, #12]
 8010a5e:	687a      	ldr	r2, [r7, #4]
 8010a60:	6850      	ldr	r0, [r2, #4]
 8010a62:	687a      	ldr	r2, [r7, #4]
 8010a64:	6892      	ldr	r2, [r2, #8]
 8010a66:	4611      	mov	r1, r2
 8010a68:	4798      	blx	r3
 8010a6a:	4603      	mov	r3, r0
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d004      	beq.n	8010a7a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	685b      	ldr	r3, [r3, #4]
 8010a74:	4618      	mov	r0, r3
 8010a76:	f001 fd8b 	bl	8012590 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010a7a:	6879      	ldr	r1, [r7, #4]
 8010a7c:	200a      	movs	r0, #10
 8010a7e:	f000 fe75 	bl	801176c <memp_free>
      break;
 8010a82:	e018      	b.n	8010ab6 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	685b      	ldr	r3, [r3, #4]
 8010a88:	687a      	ldr	r2, [r7, #4]
 8010a8a:	6892      	ldr	r2, [r2, #8]
 8010a8c:	4610      	mov	r0, r2
 8010a8e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8010a90:	6879      	ldr	r1, [r7, #4]
 8010a92:	2009      	movs	r0, #9
 8010a94:	f000 fe6a 	bl	801176c <memp_free>
      break;
 8010a98:	e00d      	b.n	8010ab6 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	685b      	ldr	r3, [r3, #4]
 8010a9e:	687a      	ldr	r2, [r7, #4]
 8010aa0:	6892      	ldr	r2, [r2, #8]
 8010aa2:	4610      	mov	r0, r2
 8010aa4:	4798      	blx	r3
      break;
 8010aa6:	e006      	b.n	8010ab6 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010aa8:	4b05      	ldr	r3, [pc, #20]	@ (8010ac0 <tcpip_thread_handle_msg+0x84>)
 8010aaa:	22cf      	movs	r2, #207	@ 0xcf
 8010aac:	4905      	ldr	r1, [pc, #20]	@ (8010ac4 <tcpip_thread_handle_msg+0x88>)
 8010aae:	4806      	ldr	r0, [pc, #24]	@ (8010ac8 <tcpip_thread_handle_msg+0x8c>)
 8010ab0:	f00d fca0 	bl	801e3f4 <iprintf>
      break;
 8010ab4:	bf00      	nop
  }
}
 8010ab6:	bf00      	nop
 8010ab8:	3708      	adds	r7, #8
 8010aba:	46bd      	mov	sp, r7
 8010abc:	bd80      	pop	{r7, pc}
 8010abe:	bf00      	nop
 8010ac0:	080220d8 	.word	0x080220d8
 8010ac4:	08022108 	.word	0x08022108
 8010ac8:	08022128 	.word	0x08022128

08010acc <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8010acc:	b580      	push	{r7, lr}
 8010ace:	b086      	sub	sp, #24
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	60f8      	str	r0, [r7, #12]
 8010ad4:	60b9      	str	r1, [r7, #8]
 8010ad6:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8010ad8:	481a      	ldr	r0, [pc, #104]	@ (8010b44 <tcpip_inpkt+0x78>)
 8010ada:	f00b fd2e 	bl	801c53a <sys_mbox_valid>
 8010ade:	4603      	mov	r3, r0
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d105      	bne.n	8010af0 <tcpip_inpkt+0x24>
 8010ae4:	4b18      	ldr	r3, [pc, #96]	@ (8010b48 <tcpip_inpkt+0x7c>)
 8010ae6:	22fc      	movs	r2, #252	@ 0xfc
 8010ae8:	4918      	ldr	r1, [pc, #96]	@ (8010b4c <tcpip_inpkt+0x80>)
 8010aea:	4819      	ldr	r0, [pc, #100]	@ (8010b50 <tcpip_inpkt+0x84>)
 8010aec:	f00d fc82 	bl	801e3f4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8010af0:	200a      	movs	r0, #10
 8010af2:	f000 fdc5 	bl	8011680 <memp_malloc>
 8010af6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8010af8:	697b      	ldr	r3, [r7, #20]
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d102      	bne.n	8010b04 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8010afe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010b02:	e01a      	b.n	8010b3a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8010b04:	697b      	ldr	r3, [r7, #20]
 8010b06:	2200      	movs	r2, #0
 8010b08:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8010b0a:	697b      	ldr	r3, [r7, #20]
 8010b0c:	68fa      	ldr	r2, [r7, #12]
 8010b0e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8010b10:	697b      	ldr	r3, [r7, #20]
 8010b12:	68ba      	ldr	r2, [r7, #8]
 8010b14:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8010b16:	697b      	ldr	r3, [r7, #20]
 8010b18:	687a      	ldr	r2, [r7, #4]
 8010b1a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010b1c:	6979      	ldr	r1, [r7, #20]
 8010b1e:	4809      	ldr	r0, [pc, #36]	@ (8010b44 <tcpip_inpkt+0x78>)
 8010b20:	f00b fc96 	bl	801c450 <sys_mbox_trypost>
 8010b24:	4603      	mov	r3, r0
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d006      	beq.n	8010b38 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010b2a:	6979      	ldr	r1, [r7, #20]
 8010b2c:	200a      	movs	r0, #10
 8010b2e:	f000 fe1d 	bl	801176c <memp_free>
    return ERR_MEM;
 8010b32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010b36:	e000      	b.n	8010b3a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8010b38:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	3718      	adds	r7, #24
 8010b3e:	46bd      	mov	sp, r7
 8010b40:	bd80      	pop	{r7, pc}
 8010b42:	bf00      	nop
 8010b44:	2000c1bc 	.word	0x2000c1bc
 8010b48:	080220d8 	.word	0x080220d8
 8010b4c:	08022150 	.word	0x08022150
 8010b50:	08022128 	.word	0x08022128

08010b54 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b082      	sub	sp, #8
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
 8010b5c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8010b5e:	683b      	ldr	r3, [r7, #0]
 8010b60:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010b64:	f003 0318 	and.w	r3, r3, #24
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d006      	beq.n	8010b7a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8010b6c:	4a08      	ldr	r2, [pc, #32]	@ (8010b90 <tcpip_input+0x3c>)
 8010b6e:	6839      	ldr	r1, [r7, #0]
 8010b70:	6878      	ldr	r0, [r7, #4]
 8010b72:	f7ff ffab 	bl	8010acc <tcpip_inpkt>
 8010b76:	4603      	mov	r3, r0
 8010b78:	e005      	b.n	8010b86 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8010b7a:	4a06      	ldr	r2, [pc, #24]	@ (8010b94 <tcpip_input+0x40>)
 8010b7c:	6839      	ldr	r1, [r7, #0]
 8010b7e:	6878      	ldr	r0, [r7, #4]
 8010b80:	f7ff ffa4 	bl	8010acc <tcpip_inpkt>
 8010b84:	4603      	mov	r3, r0
}
 8010b86:	4618      	mov	r0, r3
 8010b88:	3708      	adds	r7, #8
 8010b8a:	46bd      	mov	sp, r7
 8010b8c:	bd80      	pop	{r7, pc}
 8010b8e:	bf00      	nop
 8010b90:	0801c23d 	.word	0x0801c23d
 8010b94:	0801b12d 	.word	0x0801b12d

08010b98 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b084      	sub	sp, #16
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]
 8010ba0:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8010ba2:	4819      	ldr	r0, [pc, #100]	@ (8010c08 <tcpip_try_callback+0x70>)
 8010ba4:	f00b fcc9 	bl	801c53a <sys_mbox_valid>
 8010ba8:	4603      	mov	r3, r0
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d106      	bne.n	8010bbc <tcpip_try_callback+0x24>
 8010bae:	4b17      	ldr	r3, [pc, #92]	@ (8010c0c <tcpip_try_callback+0x74>)
 8010bb0:	f240 125d 	movw	r2, #349	@ 0x15d
 8010bb4:	4916      	ldr	r1, [pc, #88]	@ (8010c10 <tcpip_try_callback+0x78>)
 8010bb6:	4817      	ldr	r0, [pc, #92]	@ (8010c14 <tcpip_try_callback+0x7c>)
 8010bb8:	f00d fc1c 	bl	801e3f4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8010bbc:	2009      	movs	r0, #9
 8010bbe:	f000 fd5f 	bl	8011680 <memp_malloc>
 8010bc2:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d102      	bne.n	8010bd0 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8010bca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010bce:	e017      	b.n	8010c00 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	2201      	movs	r2, #1
 8010bd4:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	687a      	ldr	r2, [r7, #4]
 8010bda:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	683a      	ldr	r2, [r7, #0]
 8010be0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010be2:	68f9      	ldr	r1, [r7, #12]
 8010be4:	4808      	ldr	r0, [pc, #32]	@ (8010c08 <tcpip_try_callback+0x70>)
 8010be6:	f00b fc33 	bl	801c450 <sys_mbox_trypost>
 8010bea:	4603      	mov	r3, r0
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d006      	beq.n	8010bfe <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8010bf0:	68f9      	ldr	r1, [r7, #12]
 8010bf2:	2009      	movs	r0, #9
 8010bf4:	f000 fdba 	bl	801176c <memp_free>
    return ERR_MEM;
 8010bf8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010bfc:	e000      	b.n	8010c00 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8010bfe:	2300      	movs	r3, #0
}
 8010c00:	4618      	mov	r0, r3
 8010c02:	3710      	adds	r7, #16
 8010c04:	46bd      	mov	sp, r7
 8010c06:	bd80      	pop	{r7, pc}
 8010c08:	2000c1bc 	.word	0x2000c1bc
 8010c0c:	080220d8 	.word	0x080220d8
 8010c10:	08022150 	.word	0x08022150
 8010c14:	08022128 	.word	0x08022128

08010c18 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b084      	sub	sp, #16
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	60f8      	str	r0, [r7, #12]
 8010c20:	60b9      	str	r1, [r7, #8]
 8010c22:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 8010c24:	4806      	ldr	r0, [pc, #24]	@ (8010c40 <tcpip_send_msg_wait_sem+0x28>)
 8010c26:	f00b fd61 	bl	801c6ec <sys_mutex_lock>
  fn(apimsg);
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	68b8      	ldr	r0, [r7, #8]
 8010c2e:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8010c30:	4803      	ldr	r0, [pc, #12]	@ (8010c40 <tcpip_send_msg_wait_sem+0x28>)
 8010c32:	f00b fd6a 	bl	801c70a <sys_mutex_unlock>
  return ERR_OK;
 8010c36:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8010c38:	4618      	mov	r0, r3
 8010c3a:	3710      	adds	r7, #16
 8010c3c:	46bd      	mov	sp, r7
 8010c3e:	bd80      	pop	{r7, pc}
 8010c40:	2000c1c0 	.word	0x2000c1c0

08010c44 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b084      	sub	sp, #16
 8010c48:	af02      	add	r7, sp, #8
 8010c4a:	6078      	str	r0, [r7, #4]
 8010c4c:	6039      	str	r1, [r7, #0]
  lwip_init();
 8010c4e:	f000 f872 	bl	8010d36 <lwip_init>

  tcpip_init_done = initfunc;
 8010c52:	4a17      	ldr	r2, [pc, #92]	@ (8010cb0 <tcpip_init+0x6c>)
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8010c58:	4a16      	ldr	r2, [pc, #88]	@ (8010cb4 <tcpip_init+0x70>)
 8010c5a:	683b      	ldr	r3, [r7, #0]
 8010c5c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8010c5e:	2106      	movs	r1, #6
 8010c60:	4815      	ldr	r0, [pc, #84]	@ (8010cb8 <tcpip_init+0x74>)
 8010c62:	f00b fbc1 	bl	801c3e8 <sys_mbox_new>
 8010c66:	4603      	mov	r3, r0
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d006      	beq.n	8010c7a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8010c6c:	4b13      	ldr	r3, [pc, #76]	@ (8010cbc <tcpip_init+0x78>)
 8010c6e:	f240 2261 	movw	r2, #609	@ 0x261
 8010c72:	4913      	ldr	r1, [pc, #76]	@ (8010cc0 <tcpip_init+0x7c>)
 8010c74:	4813      	ldr	r0, [pc, #76]	@ (8010cc4 <tcpip_init+0x80>)
 8010c76:	f00d fbbd 	bl	801e3f4 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8010c7a:	4813      	ldr	r0, [pc, #76]	@ (8010cc8 <tcpip_init+0x84>)
 8010c7c:	f00b fd1a 	bl	801c6b4 <sys_mutex_new>
 8010c80:	4603      	mov	r3, r0
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d006      	beq.n	8010c94 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8010c86:	4b0d      	ldr	r3, [pc, #52]	@ (8010cbc <tcpip_init+0x78>)
 8010c88:	f240 2265 	movw	r2, #613	@ 0x265
 8010c8c:	490f      	ldr	r1, [pc, #60]	@ (8010ccc <tcpip_init+0x88>)
 8010c8e:	480d      	ldr	r0, [pc, #52]	@ (8010cc4 <tcpip_init+0x80>)
 8010c90:	f00d fbb0 	bl	801e3f4 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8010c94:	2300      	movs	r3, #0
 8010c96:	9300      	str	r3, [sp, #0]
 8010c98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	490c      	ldr	r1, [pc, #48]	@ (8010cd0 <tcpip_init+0x8c>)
 8010ca0:	480c      	ldr	r0, [pc, #48]	@ (8010cd4 <tcpip_init+0x90>)
 8010ca2:	f00b fd3f 	bl	801c724 <sys_thread_new>
}
 8010ca6:	bf00      	nop
 8010ca8:	3708      	adds	r7, #8
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd80      	pop	{r7, pc}
 8010cae:	bf00      	nop
 8010cb0:	2000c1b4 	.word	0x2000c1b4
 8010cb4:	2000c1b8 	.word	0x2000c1b8
 8010cb8:	2000c1bc 	.word	0x2000c1bc
 8010cbc:	080220d8 	.word	0x080220d8
 8010cc0:	08022160 	.word	0x08022160
 8010cc4:	08022128 	.word	0x08022128
 8010cc8:	2000c1c0 	.word	0x2000c1c0
 8010ccc:	08022184 	.word	0x08022184
 8010cd0:	080109d5 	.word	0x080109d5
 8010cd4:	080221a8 	.word	0x080221a8

08010cd8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8010cd8:	b480      	push	{r7}
 8010cda:	b083      	sub	sp, #12
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	4603      	mov	r3, r0
 8010ce0:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8010ce2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010ce6:	021b      	lsls	r3, r3, #8
 8010ce8:	b21a      	sxth	r2, r3
 8010cea:	88fb      	ldrh	r3, [r7, #6]
 8010cec:	0a1b      	lsrs	r3, r3, #8
 8010cee:	b29b      	uxth	r3, r3
 8010cf0:	b21b      	sxth	r3, r3
 8010cf2:	4313      	orrs	r3, r2
 8010cf4:	b21b      	sxth	r3, r3
 8010cf6:	b29b      	uxth	r3, r3
}
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	370c      	adds	r7, #12
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d02:	4770      	bx	lr

08010d04 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8010d04:	b480      	push	{r7}
 8010d06:	b083      	sub	sp, #12
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	061a      	lsls	r2, r3, #24
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	021b      	lsls	r3, r3, #8
 8010d14:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010d18:	431a      	orrs	r2, r3
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	0a1b      	lsrs	r3, r3, #8
 8010d1e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010d22:	431a      	orrs	r2, r3
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	0e1b      	lsrs	r3, r3, #24
 8010d28:	4313      	orrs	r3, r2
}
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	370c      	adds	r7, #12
 8010d2e:	46bd      	mov	sp, r7
 8010d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d34:	4770      	bx	lr

08010d36 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8010d36:	b580      	push	{r7, lr}
 8010d38:	b082      	sub	sp, #8
 8010d3a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8010d3c:	2300      	movs	r3, #0
 8010d3e:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8010d40:	f00b fcaa 	bl	801c698 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8010d44:	f000 f8d4 	bl	8010ef0 <mem_init>
  memp_init();
 8010d48:	f000 fc2c 	bl	80115a4 <memp_init>
  pbuf_init();
  netif_init();
 8010d4c:	f000 fd38 	bl	80117c0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8010d50:	f008 fb74 	bl	801943c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8010d54:	f002 f95c 	bl	8013010 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8010d58:	f008 fab6 	bl	80192c8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8010d5c:	bf00      	nop
 8010d5e:	3708      	adds	r7, #8
 8010d60:	46bd      	mov	sp, r7
 8010d62:	bd80      	pop	{r7, pc}

08010d64 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8010d64:	b480      	push	{r7}
 8010d66:	b083      	sub	sp, #12
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	4603      	mov	r3, r0
 8010d6c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8010d6e:	4b05      	ldr	r3, [pc, #20]	@ (8010d84 <ptr_to_mem+0x20>)
 8010d70:	681a      	ldr	r2, [r3, #0]
 8010d72:	88fb      	ldrh	r3, [r7, #6]
 8010d74:	4413      	add	r3, r2
}
 8010d76:	4618      	mov	r0, r3
 8010d78:	370c      	adds	r7, #12
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d80:	4770      	bx	lr
 8010d82:	bf00      	nop
 8010d84:	2000c1dc 	.word	0x2000c1dc

08010d88 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8010d88:	b480      	push	{r7}
 8010d8a:	b083      	sub	sp, #12
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8010d90:	4b05      	ldr	r3, [pc, #20]	@ (8010da8 <mem_to_ptr+0x20>)
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	687a      	ldr	r2, [r7, #4]
 8010d96:	1ad3      	subs	r3, r2, r3
 8010d98:	b29b      	uxth	r3, r3
}
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	370c      	adds	r7, #12
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da4:	4770      	bx	lr
 8010da6:	bf00      	nop
 8010da8:	2000c1dc 	.word	0x2000c1dc

08010dac <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8010dac:	b590      	push	{r4, r7, lr}
 8010dae:	b085      	sub	sp, #20
 8010db0:	af00      	add	r7, sp, #0
 8010db2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8010db4:	4b45      	ldr	r3, [pc, #276]	@ (8010ecc <plug_holes+0x120>)
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	687a      	ldr	r2, [r7, #4]
 8010dba:	429a      	cmp	r2, r3
 8010dbc:	d206      	bcs.n	8010dcc <plug_holes+0x20>
 8010dbe:	4b44      	ldr	r3, [pc, #272]	@ (8010ed0 <plug_holes+0x124>)
 8010dc0:	f240 12df 	movw	r2, #479	@ 0x1df
 8010dc4:	4943      	ldr	r1, [pc, #268]	@ (8010ed4 <plug_holes+0x128>)
 8010dc6:	4844      	ldr	r0, [pc, #272]	@ (8010ed8 <plug_holes+0x12c>)
 8010dc8:	f00d fb14 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8010dcc:	4b43      	ldr	r3, [pc, #268]	@ (8010edc <plug_holes+0x130>)
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	687a      	ldr	r2, [r7, #4]
 8010dd2:	429a      	cmp	r2, r3
 8010dd4:	d306      	bcc.n	8010de4 <plug_holes+0x38>
 8010dd6:	4b3e      	ldr	r3, [pc, #248]	@ (8010ed0 <plug_holes+0x124>)
 8010dd8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8010ddc:	4940      	ldr	r1, [pc, #256]	@ (8010ee0 <plug_holes+0x134>)
 8010dde:	483e      	ldr	r0, [pc, #248]	@ (8010ed8 <plug_holes+0x12c>)
 8010de0:	f00d fb08 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	791b      	ldrb	r3, [r3, #4]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d006      	beq.n	8010dfa <plug_holes+0x4e>
 8010dec:	4b38      	ldr	r3, [pc, #224]	@ (8010ed0 <plug_holes+0x124>)
 8010dee:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8010df2:	493c      	ldr	r1, [pc, #240]	@ (8010ee4 <plug_holes+0x138>)
 8010df4:	4838      	ldr	r0, [pc, #224]	@ (8010ed8 <plug_holes+0x12c>)
 8010df6:	f00d fafd 	bl	801e3f4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	881b      	ldrh	r3, [r3, #0]
 8010dfe:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010e02:	d906      	bls.n	8010e12 <plug_holes+0x66>
 8010e04:	4b32      	ldr	r3, [pc, #200]	@ (8010ed0 <plug_holes+0x124>)
 8010e06:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8010e0a:	4937      	ldr	r1, [pc, #220]	@ (8010ee8 <plug_holes+0x13c>)
 8010e0c:	4832      	ldr	r0, [pc, #200]	@ (8010ed8 <plug_holes+0x12c>)
 8010e0e:	f00d faf1 	bl	801e3f4 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	881b      	ldrh	r3, [r3, #0]
 8010e16:	4618      	mov	r0, r3
 8010e18:	f7ff ffa4 	bl	8010d64 <ptr_to_mem>
 8010e1c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8010e1e:	687a      	ldr	r2, [r7, #4]
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	429a      	cmp	r2, r3
 8010e24:	d024      	beq.n	8010e70 <plug_holes+0xc4>
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	791b      	ldrb	r3, [r3, #4]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d120      	bne.n	8010e70 <plug_holes+0xc4>
 8010e2e:	4b2b      	ldr	r3, [pc, #172]	@ (8010edc <plug_holes+0x130>)
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	68fa      	ldr	r2, [r7, #12]
 8010e34:	429a      	cmp	r2, r3
 8010e36:	d01b      	beq.n	8010e70 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8010e38:	4b2c      	ldr	r3, [pc, #176]	@ (8010eec <plug_holes+0x140>)
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	68fa      	ldr	r2, [r7, #12]
 8010e3e:	429a      	cmp	r2, r3
 8010e40:	d102      	bne.n	8010e48 <plug_holes+0x9c>
      lfree = mem;
 8010e42:	4a2a      	ldr	r2, [pc, #168]	@ (8010eec <plug_holes+0x140>)
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	881a      	ldrh	r2, [r3, #0]
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	881b      	ldrh	r3, [r3, #0]
 8010e54:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010e58:	d00a      	beq.n	8010e70 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	881b      	ldrh	r3, [r3, #0]
 8010e5e:	4618      	mov	r0, r3
 8010e60:	f7ff ff80 	bl	8010d64 <ptr_to_mem>
 8010e64:	4604      	mov	r4, r0
 8010e66:	6878      	ldr	r0, [r7, #4]
 8010e68:	f7ff ff8e 	bl	8010d88 <mem_to_ptr>
 8010e6c:	4603      	mov	r3, r0
 8010e6e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	885b      	ldrh	r3, [r3, #2]
 8010e74:	4618      	mov	r0, r3
 8010e76:	f7ff ff75 	bl	8010d64 <ptr_to_mem>
 8010e7a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8010e7c:	68ba      	ldr	r2, [r7, #8]
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	429a      	cmp	r2, r3
 8010e82:	d01f      	beq.n	8010ec4 <plug_holes+0x118>
 8010e84:	68bb      	ldr	r3, [r7, #8]
 8010e86:	791b      	ldrb	r3, [r3, #4]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d11b      	bne.n	8010ec4 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8010e8c:	4b17      	ldr	r3, [pc, #92]	@ (8010eec <plug_holes+0x140>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	687a      	ldr	r2, [r7, #4]
 8010e92:	429a      	cmp	r2, r3
 8010e94:	d102      	bne.n	8010e9c <plug_holes+0xf0>
      lfree = pmem;
 8010e96:	4a15      	ldr	r2, [pc, #84]	@ (8010eec <plug_holes+0x140>)
 8010e98:	68bb      	ldr	r3, [r7, #8]
 8010e9a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	881a      	ldrh	r2, [r3, #0]
 8010ea0:	68bb      	ldr	r3, [r7, #8]
 8010ea2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	881b      	ldrh	r3, [r3, #0]
 8010ea8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010eac:	d00a      	beq.n	8010ec4 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	881b      	ldrh	r3, [r3, #0]
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	f7ff ff56 	bl	8010d64 <ptr_to_mem>
 8010eb8:	4604      	mov	r4, r0
 8010eba:	68b8      	ldr	r0, [r7, #8]
 8010ebc:	f7ff ff64 	bl	8010d88 <mem_to_ptr>
 8010ec0:	4603      	mov	r3, r0
 8010ec2:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8010ec4:	bf00      	nop
 8010ec6:	3714      	adds	r7, #20
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	bd90      	pop	{r4, r7, pc}
 8010ecc:	2000c1dc 	.word	0x2000c1dc
 8010ed0:	080221b8 	.word	0x080221b8
 8010ed4:	080221e8 	.word	0x080221e8
 8010ed8:	08022200 	.word	0x08022200
 8010edc:	2000c1e0 	.word	0x2000c1e0
 8010ee0:	08022228 	.word	0x08022228
 8010ee4:	08022244 	.word	0x08022244
 8010ee8:	08022260 	.word	0x08022260
 8010eec:	2000c1e8 	.word	0x2000c1e8

08010ef0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b082      	sub	sp, #8
 8010ef4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8010ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8010f6c <mem_init+0x7c>)
 8010ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8010f70 <mem_init+0x80>)
 8010efa:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8010efc:	4b1b      	ldr	r3, [pc, #108]	@ (8010f6c <mem_init+0x7c>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010f08:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	2200      	movs	r2, #0
 8010f14:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8010f16:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8010f1a:	f7ff ff23 	bl	8010d64 <ptr_to_mem>
 8010f1e:	4603      	mov	r3, r0
 8010f20:	4a14      	ldr	r2, [pc, #80]	@ (8010f74 <mem_init+0x84>)
 8010f22:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8010f24:	4b13      	ldr	r3, [pc, #76]	@ (8010f74 <mem_init+0x84>)
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	2201      	movs	r2, #1
 8010f2a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8010f2c:	4b11      	ldr	r3, [pc, #68]	@ (8010f74 <mem_init+0x84>)
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010f34:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8010f36:	4b0f      	ldr	r3, [pc, #60]	@ (8010f74 <mem_init+0x84>)
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8010f3e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010f40:	4b0a      	ldr	r3, [pc, #40]	@ (8010f6c <mem_init+0x7c>)
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	4a0c      	ldr	r2, [pc, #48]	@ (8010f78 <mem_init+0x88>)
 8010f46:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8010f48:	480c      	ldr	r0, [pc, #48]	@ (8010f7c <mem_init+0x8c>)
 8010f4a:	f00b fbb3 	bl	801c6b4 <sys_mutex_new>
 8010f4e:	4603      	mov	r3, r0
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d006      	beq.n	8010f62 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8010f54:	4b0a      	ldr	r3, [pc, #40]	@ (8010f80 <mem_init+0x90>)
 8010f56:	f240 221f 	movw	r2, #543	@ 0x21f
 8010f5a:	490a      	ldr	r1, [pc, #40]	@ (8010f84 <mem_init+0x94>)
 8010f5c:	480a      	ldr	r0, [pc, #40]	@ (8010f88 <mem_init+0x98>)
 8010f5e:	f00d fa49 	bl	801e3f4 <iprintf>
  }
}
 8010f62:	bf00      	nop
 8010f64:	3708      	adds	r7, #8
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop
 8010f6c:	2000c1dc 	.word	0x2000c1dc
 8010f70:	20048000 	.word	0x20048000
 8010f74:	2000c1e0 	.word	0x2000c1e0
 8010f78:	2000c1e8 	.word	0x2000c1e8
 8010f7c:	2000c1e4 	.word	0x2000c1e4
 8010f80:	080221b8 	.word	0x080221b8
 8010f84:	0802228c 	.word	0x0802228c
 8010f88:	08022200 	.word	0x08022200

08010f8c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b086      	sub	sp, #24
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8010f94:	6878      	ldr	r0, [r7, #4]
 8010f96:	f7ff fef7 	bl	8010d88 <mem_to_ptr>
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	881b      	ldrh	r3, [r3, #0]
 8010fa2:	4618      	mov	r0, r3
 8010fa4:	f7ff fede 	bl	8010d64 <ptr_to_mem>
 8010fa8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	885b      	ldrh	r3, [r3, #2]
 8010fae:	4618      	mov	r0, r3
 8010fb0:	f7ff fed8 	bl	8010d64 <ptr_to_mem>
 8010fb4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	881b      	ldrh	r3, [r3, #0]
 8010fba:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010fbe:	d818      	bhi.n	8010ff2 <mem_link_valid+0x66>
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	885b      	ldrh	r3, [r3, #2]
 8010fc4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010fc8:	d813      	bhi.n	8010ff2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010fce:	8afa      	ldrh	r2, [r7, #22]
 8010fd0:	429a      	cmp	r2, r3
 8010fd2:	d004      	beq.n	8010fde <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	881b      	ldrh	r3, [r3, #0]
 8010fd8:	8afa      	ldrh	r2, [r7, #22]
 8010fda:	429a      	cmp	r2, r3
 8010fdc:	d109      	bne.n	8010ff2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010fde:	4b08      	ldr	r3, [pc, #32]	@ (8011000 <mem_link_valid+0x74>)
 8010fe0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010fe2:	693a      	ldr	r2, [r7, #16]
 8010fe4:	429a      	cmp	r2, r3
 8010fe6:	d006      	beq.n	8010ff6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010fe8:	693b      	ldr	r3, [r7, #16]
 8010fea:	885b      	ldrh	r3, [r3, #2]
 8010fec:	8afa      	ldrh	r2, [r7, #22]
 8010fee:	429a      	cmp	r2, r3
 8010ff0:	d001      	beq.n	8010ff6 <mem_link_valid+0x6a>
    return 0;
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	e000      	b.n	8010ff8 <mem_link_valid+0x6c>
  }
  return 1;
 8010ff6:	2301      	movs	r3, #1
}
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	3718      	adds	r7, #24
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	bd80      	pop	{r7, pc}
 8011000:	2000c1e0 	.word	0x2000c1e0

08011004 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b088      	sub	sp, #32
 8011008:	af00      	add	r7, sp, #0
 801100a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d070      	beq.n	80110f4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	f003 0303 	and.w	r3, r3, #3
 8011018:	2b00      	cmp	r3, #0
 801101a:	d00d      	beq.n	8011038 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801101c:	4b37      	ldr	r3, [pc, #220]	@ (80110fc <mem_free+0xf8>)
 801101e:	f240 2273 	movw	r2, #627	@ 0x273
 8011022:	4937      	ldr	r1, [pc, #220]	@ (8011100 <mem_free+0xfc>)
 8011024:	4837      	ldr	r0, [pc, #220]	@ (8011104 <mem_free+0x100>)
 8011026:	f00d f9e5 	bl	801e3f4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801102a:	f00b fba1 	bl	801c770 <sys_arch_protect>
 801102e:	60f8      	str	r0, [r7, #12]
 8011030:	68f8      	ldr	r0, [r7, #12]
 8011032:	f00b fbab 	bl	801c78c <sys_arch_unprotect>
    return;
 8011036:	e05e      	b.n	80110f6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	3b08      	subs	r3, #8
 801103c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801103e:	4b32      	ldr	r3, [pc, #200]	@ (8011108 <mem_free+0x104>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	69fa      	ldr	r2, [r7, #28]
 8011044:	429a      	cmp	r2, r3
 8011046:	d306      	bcc.n	8011056 <mem_free+0x52>
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	f103 020c 	add.w	r2, r3, #12
 801104e:	4b2f      	ldr	r3, [pc, #188]	@ (801110c <mem_free+0x108>)
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	429a      	cmp	r2, r3
 8011054:	d90d      	bls.n	8011072 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8011056:	4b29      	ldr	r3, [pc, #164]	@ (80110fc <mem_free+0xf8>)
 8011058:	f240 227f 	movw	r2, #639	@ 0x27f
 801105c:	492c      	ldr	r1, [pc, #176]	@ (8011110 <mem_free+0x10c>)
 801105e:	4829      	ldr	r0, [pc, #164]	@ (8011104 <mem_free+0x100>)
 8011060:	f00d f9c8 	bl	801e3f4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011064:	f00b fb84 	bl	801c770 <sys_arch_protect>
 8011068:	6138      	str	r0, [r7, #16]
 801106a:	6938      	ldr	r0, [r7, #16]
 801106c:	f00b fb8e 	bl	801c78c <sys_arch_unprotect>
    return;
 8011070:	e041      	b.n	80110f6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011072:	4828      	ldr	r0, [pc, #160]	@ (8011114 <mem_free+0x110>)
 8011074:	f00b fb3a 	bl	801c6ec <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8011078:	69fb      	ldr	r3, [r7, #28]
 801107a:	791b      	ldrb	r3, [r3, #4]
 801107c:	2b00      	cmp	r3, #0
 801107e:	d110      	bne.n	80110a2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8011080:	4b1e      	ldr	r3, [pc, #120]	@ (80110fc <mem_free+0xf8>)
 8011082:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8011086:	4924      	ldr	r1, [pc, #144]	@ (8011118 <mem_free+0x114>)
 8011088:	481e      	ldr	r0, [pc, #120]	@ (8011104 <mem_free+0x100>)
 801108a:	f00d f9b3 	bl	801e3f4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801108e:	4821      	ldr	r0, [pc, #132]	@ (8011114 <mem_free+0x110>)
 8011090:	f00b fb3b 	bl	801c70a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011094:	f00b fb6c 	bl	801c770 <sys_arch_protect>
 8011098:	6178      	str	r0, [r7, #20]
 801109a:	6978      	ldr	r0, [r7, #20]
 801109c:	f00b fb76 	bl	801c78c <sys_arch_unprotect>
    return;
 80110a0:	e029      	b.n	80110f6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80110a2:	69f8      	ldr	r0, [r7, #28]
 80110a4:	f7ff ff72 	bl	8010f8c <mem_link_valid>
 80110a8:	4603      	mov	r3, r0
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d110      	bne.n	80110d0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80110ae:	4b13      	ldr	r3, [pc, #76]	@ (80110fc <mem_free+0xf8>)
 80110b0:	f240 2295 	movw	r2, #661	@ 0x295
 80110b4:	4919      	ldr	r1, [pc, #100]	@ (801111c <mem_free+0x118>)
 80110b6:	4813      	ldr	r0, [pc, #76]	@ (8011104 <mem_free+0x100>)
 80110b8:	f00d f99c 	bl	801e3f4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80110bc:	4815      	ldr	r0, [pc, #84]	@ (8011114 <mem_free+0x110>)
 80110be:	f00b fb24 	bl	801c70a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80110c2:	f00b fb55 	bl	801c770 <sys_arch_protect>
 80110c6:	61b8      	str	r0, [r7, #24]
 80110c8:	69b8      	ldr	r0, [r7, #24]
 80110ca:	f00b fb5f 	bl	801c78c <sys_arch_unprotect>
    return;
 80110ce:	e012      	b.n	80110f6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80110d0:	69fb      	ldr	r3, [r7, #28]
 80110d2:	2200      	movs	r2, #0
 80110d4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80110d6:	4b12      	ldr	r3, [pc, #72]	@ (8011120 <mem_free+0x11c>)
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	69fa      	ldr	r2, [r7, #28]
 80110dc:	429a      	cmp	r2, r3
 80110de:	d202      	bcs.n	80110e6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80110e0:	4a0f      	ldr	r2, [pc, #60]	@ (8011120 <mem_free+0x11c>)
 80110e2:	69fb      	ldr	r3, [r7, #28]
 80110e4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80110e6:	69f8      	ldr	r0, [r7, #28]
 80110e8:	f7ff fe60 	bl	8010dac <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80110ec:	4809      	ldr	r0, [pc, #36]	@ (8011114 <mem_free+0x110>)
 80110ee:	f00b fb0c 	bl	801c70a <sys_mutex_unlock>
 80110f2:	e000      	b.n	80110f6 <mem_free+0xf2>
    return;
 80110f4:	bf00      	nop
}
 80110f6:	3720      	adds	r7, #32
 80110f8:	46bd      	mov	sp, r7
 80110fa:	bd80      	pop	{r7, pc}
 80110fc:	080221b8 	.word	0x080221b8
 8011100:	080222a8 	.word	0x080222a8
 8011104:	08022200 	.word	0x08022200
 8011108:	2000c1dc 	.word	0x2000c1dc
 801110c:	2000c1e0 	.word	0x2000c1e0
 8011110:	080222cc 	.word	0x080222cc
 8011114:	2000c1e4 	.word	0x2000c1e4
 8011118:	080222e8 	.word	0x080222e8
 801111c:	08022310 	.word	0x08022310
 8011120:	2000c1e8 	.word	0x2000c1e8

08011124 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011124:	b580      	push	{r7, lr}
 8011126:	b088      	sub	sp, #32
 8011128:	af00      	add	r7, sp, #0
 801112a:	6078      	str	r0, [r7, #4]
 801112c:	460b      	mov	r3, r1
 801112e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8011130:	887b      	ldrh	r3, [r7, #2]
 8011132:	3303      	adds	r3, #3
 8011134:	b29b      	uxth	r3, r3
 8011136:	f023 0303 	bic.w	r3, r3, #3
 801113a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 801113c:	8bfb      	ldrh	r3, [r7, #30]
 801113e:	2b0b      	cmp	r3, #11
 8011140:	d801      	bhi.n	8011146 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8011142:	230c      	movs	r3, #12
 8011144:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011146:	8bfb      	ldrh	r3, [r7, #30]
 8011148:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801114c:	d803      	bhi.n	8011156 <mem_trim+0x32>
 801114e:	8bfa      	ldrh	r2, [r7, #30]
 8011150:	887b      	ldrh	r3, [r7, #2]
 8011152:	429a      	cmp	r2, r3
 8011154:	d201      	bcs.n	801115a <mem_trim+0x36>
    return NULL;
 8011156:	2300      	movs	r3, #0
 8011158:	e0d8      	b.n	801130c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801115a:	4b6e      	ldr	r3, [pc, #440]	@ (8011314 <mem_trim+0x1f0>)
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	687a      	ldr	r2, [r7, #4]
 8011160:	429a      	cmp	r2, r3
 8011162:	d304      	bcc.n	801116e <mem_trim+0x4a>
 8011164:	4b6c      	ldr	r3, [pc, #432]	@ (8011318 <mem_trim+0x1f4>)
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	687a      	ldr	r2, [r7, #4]
 801116a:	429a      	cmp	r2, r3
 801116c:	d306      	bcc.n	801117c <mem_trim+0x58>
 801116e:	4b6b      	ldr	r3, [pc, #428]	@ (801131c <mem_trim+0x1f8>)
 8011170:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8011174:	496a      	ldr	r1, [pc, #424]	@ (8011320 <mem_trim+0x1fc>)
 8011176:	486b      	ldr	r0, [pc, #428]	@ (8011324 <mem_trim+0x200>)
 8011178:	f00d f93c 	bl	801e3f4 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801117c:	4b65      	ldr	r3, [pc, #404]	@ (8011314 <mem_trim+0x1f0>)
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	687a      	ldr	r2, [r7, #4]
 8011182:	429a      	cmp	r2, r3
 8011184:	d304      	bcc.n	8011190 <mem_trim+0x6c>
 8011186:	4b64      	ldr	r3, [pc, #400]	@ (8011318 <mem_trim+0x1f4>)
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	687a      	ldr	r2, [r7, #4]
 801118c:	429a      	cmp	r2, r3
 801118e:	d307      	bcc.n	80111a0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011190:	f00b faee 	bl	801c770 <sys_arch_protect>
 8011194:	60b8      	str	r0, [r7, #8]
 8011196:	68b8      	ldr	r0, [r7, #8]
 8011198:	f00b faf8 	bl	801c78c <sys_arch_unprotect>
    return rmem;
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	e0b5      	b.n	801130c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	3b08      	subs	r3, #8
 80111a4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80111a6:	69b8      	ldr	r0, [r7, #24]
 80111a8:	f7ff fdee 	bl	8010d88 <mem_to_ptr>
 80111ac:	4603      	mov	r3, r0
 80111ae:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80111b0:	69bb      	ldr	r3, [r7, #24]
 80111b2:	881a      	ldrh	r2, [r3, #0]
 80111b4:	8afb      	ldrh	r3, [r7, #22]
 80111b6:	1ad3      	subs	r3, r2, r3
 80111b8:	b29b      	uxth	r3, r3
 80111ba:	3b08      	subs	r3, #8
 80111bc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80111be:	8bfa      	ldrh	r2, [r7, #30]
 80111c0:	8abb      	ldrh	r3, [r7, #20]
 80111c2:	429a      	cmp	r2, r3
 80111c4:	d906      	bls.n	80111d4 <mem_trim+0xb0>
 80111c6:	4b55      	ldr	r3, [pc, #340]	@ (801131c <mem_trim+0x1f8>)
 80111c8:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 80111cc:	4956      	ldr	r1, [pc, #344]	@ (8011328 <mem_trim+0x204>)
 80111ce:	4855      	ldr	r0, [pc, #340]	@ (8011324 <mem_trim+0x200>)
 80111d0:	f00d f910 	bl	801e3f4 <iprintf>
  if (newsize > size) {
 80111d4:	8bfa      	ldrh	r2, [r7, #30]
 80111d6:	8abb      	ldrh	r3, [r7, #20]
 80111d8:	429a      	cmp	r2, r3
 80111da:	d901      	bls.n	80111e0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80111dc:	2300      	movs	r3, #0
 80111de:	e095      	b.n	801130c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80111e0:	8bfa      	ldrh	r2, [r7, #30]
 80111e2:	8abb      	ldrh	r3, [r7, #20]
 80111e4:	429a      	cmp	r2, r3
 80111e6:	d101      	bne.n	80111ec <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	e08f      	b.n	801130c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80111ec:	484f      	ldr	r0, [pc, #316]	@ (801132c <mem_trim+0x208>)
 80111ee:	f00b fa7d 	bl	801c6ec <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80111f2:	69bb      	ldr	r3, [r7, #24]
 80111f4:	881b      	ldrh	r3, [r3, #0]
 80111f6:	4618      	mov	r0, r3
 80111f8:	f7ff fdb4 	bl	8010d64 <ptr_to_mem>
 80111fc:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80111fe:	693b      	ldr	r3, [r7, #16]
 8011200:	791b      	ldrb	r3, [r3, #4]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d13f      	bne.n	8011286 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011206:	69bb      	ldr	r3, [r7, #24]
 8011208:	881b      	ldrh	r3, [r3, #0]
 801120a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801120e:	d106      	bne.n	801121e <mem_trim+0xfa>
 8011210:	4b42      	ldr	r3, [pc, #264]	@ (801131c <mem_trim+0x1f8>)
 8011212:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8011216:	4946      	ldr	r1, [pc, #280]	@ (8011330 <mem_trim+0x20c>)
 8011218:	4842      	ldr	r0, [pc, #264]	@ (8011324 <mem_trim+0x200>)
 801121a:	f00d f8eb 	bl	801e3f4 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801121e:	693b      	ldr	r3, [r7, #16]
 8011220:	881b      	ldrh	r3, [r3, #0]
 8011222:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011224:	8afa      	ldrh	r2, [r7, #22]
 8011226:	8bfb      	ldrh	r3, [r7, #30]
 8011228:	4413      	add	r3, r2
 801122a:	b29b      	uxth	r3, r3
 801122c:	3308      	adds	r3, #8
 801122e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8011230:	4b40      	ldr	r3, [pc, #256]	@ (8011334 <mem_trim+0x210>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	693a      	ldr	r2, [r7, #16]
 8011236:	429a      	cmp	r2, r3
 8011238:	d106      	bne.n	8011248 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 801123a:	89fb      	ldrh	r3, [r7, #14]
 801123c:	4618      	mov	r0, r3
 801123e:	f7ff fd91 	bl	8010d64 <ptr_to_mem>
 8011242:	4603      	mov	r3, r0
 8011244:	4a3b      	ldr	r2, [pc, #236]	@ (8011334 <mem_trim+0x210>)
 8011246:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8011248:	89fb      	ldrh	r3, [r7, #14]
 801124a:	4618      	mov	r0, r3
 801124c:	f7ff fd8a 	bl	8010d64 <ptr_to_mem>
 8011250:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8011252:	693b      	ldr	r3, [r7, #16]
 8011254:	2200      	movs	r2, #0
 8011256:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8011258:	693b      	ldr	r3, [r7, #16]
 801125a:	89ba      	ldrh	r2, [r7, #12]
 801125c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801125e:	693b      	ldr	r3, [r7, #16]
 8011260:	8afa      	ldrh	r2, [r7, #22]
 8011262:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8011264:	69bb      	ldr	r3, [r7, #24]
 8011266:	89fa      	ldrh	r2, [r7, #14]
 8011268:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801126a:	693b      	ldr	r3, [r7, #16]
 801126c:	881b      	ldrh	r3, [r3, #0]
 801126e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011272:	d047      	beq.n	8011304 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011274:	693b      	ldr	r3, [r7, #16]
 8011276:	881b      	ldrh	r3, [r3, #0]
 8011278:	4618      	mov	r0, r3
 801127a:	f7ff fd73 	bl	8010d64 <ptr_to_mem>
 801127e:	4602      	mov	r2, r0
 8011280:	89fb      	ldrh	r3, [r7, #14]
 8011282:	8053      	strh	r3, [r2, #2]
 8011284:	e03e      	b.n	8011304 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8011286:	8bfb      	ldrh	r3, [r7, #30]
 8011288:	f103 0214 	add.w	r2, r3, #20
 801128c:	8abb      	ldrh	r3, [r7, #20]
 801128e:	429a      	cmp	r2, r3
 8011290:	d838      	bhi.n	8011304 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011292:	8afa      	ldrh	r2, [r7, #22]
 8011294:	8bfb      	ldrh	r3, [r7, #30]
 8011296:	4413      	add	r3, r2
 8011298:	b29b      	uxth	r3, r3
 801129a:	3308      	adds	r3, #8
 801129c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801129e:	69bb      	ldr	r3, [r7, #24]
 80112a0:	881b      	ldrh	r3, [r3, #0]
 80112a2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80112a6:	d106      	bne.n	80112b6 <mem_trim+0x192>
 80112a8:	4b1c      	ldr	r3, [pc, #112]	@ (801131c <mem_trim+0x1f8>)
 80112aa:	f240 3216 	movw	r2, #790	@ 0x316
 80112ae:	4920      	ldr	r1, [pc, #128]	@ (8011330 <mem_trim+0x20c>)
 80112b0:	481c      	ldr	r0, [pc, #112]	@ (8011324 <mem_trim+0x200>)
 80112b2:	f00d f89f 	bl	801e3f4 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80112b6:	89fb      	ldrh	r3, [r7, #14]
 80112b8:	4618      	mov	r0, r3
 80112ba:	f7ff fd53 	bl	8010d64 <ptr_to_mem>
 80112be:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80112c0:	4b1c      	ldr	r3, [pc, #112]	@ (8011334 <mem_trim+0x210>)
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	693a      	ldr	r2, [r7, #16]
 80112c6:	429a      	cmp	r2, r3
 80112c8:	d202      	bcs.n	80112d0 <mem_trim+0x1ac>
      lfree = mem2;
 80112ca:	4a1a      	ldr	r2, [pc, #104]	@ (8011334 <mem_trim+0x210>)
 80112cc:	693b      	ldr	r3, [r7, #16]
 80112ce:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80112d0:	693b      	ldr	r3, [r7, #16]
 80112d2:	2200      	movs	r2, #0
 80112d4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80112d6:	69bb      	ldr	r3, [r7, #24]
 80112d8:	881a      	ldrh	r2, [r3, #0]
 80112da:	693b      	ldr	r3, [r7, #16]
 80112dc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80112de:	693b      	ldr	r3, [r7, #16]
 80112e0:	8afa      	ldrh	r2, [r7, #22]
 80112e2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80112e4:	69bb      	ldr	r3, [r7, #24]
 80112e6:	89fa      	ldrh	r2, [r7, #14]
 80112e8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80112ea:	693b      	ldr	r3, [r7, #16]
 80112ec:	881b      	ldrh	r3, [r3, #0]
 80112ee:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80112f2:	d007      	beq.n	8011304 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80112f4:	693b      	ldr	r3, [r7, #16]
 80112f6:	881b      	ldrh	r3, [r3, #0]
 80112f8:	4618      	mov	r0, r3
 80112fa:	f7ff fd33 	bl	8010d64 <ptr_to_mem>
 80112fe:	4602      	mov	r2, r0
 8011300:	89fb      	ldrh	r3, [r7, #14]
 8011302:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011304:	4809      	ldr	r0, [pc, #36]	@ (801132c <mem_trim+0x208>)
 8011306:	f00b fa00 	bl	801c70a <sys_mutex_unlock>
  return rmem;
 801130a:	687b      	ldr	r3, [r7, #4]
}
 801130c:	4618      	mov	r0, r3
 801130e:	3720      	adds	r7, #32
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}
 8011314:	2000c1dc 	.word	0x2000c1dc
 8011318:	2000c1e0 	.word	0x2000c1e0
 801131c:	080221b8 	.word	0x080221b8
 8011320:	08022344 	.word	0x08022344
 8011324:	08022200 	.word	0x08022200
 8011328:	0802235c 	.word	0x0802235c
 801132c:	2000c1e4 	.word	0x2000c1e4
 8011330:	0802237c 	.word	0x0802237c
 8011334:	2000c1e8 	.word	0x2000c1e8

08011338 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8011338:	b580      	push	{r7, lr}
 801133a:	b088      	sub	sp, #32
 801133c:	af00      	add	r7, sp, #0
 801133e:	4603      	mov	r3, r0
 8011340:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8011342:	88fb      	ldrh	r3, [r7, #6]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d101      	bne.n	801134c <mem_malloc+0x14>
    return NULL;
 8011348:	2300      	movs	r3, #0
 801134a:	e0e2      	b.n	8011512 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801134c:	88fb      	ldrh	r3, [r7, #6]
 801134e:	3303      	adds	r3, #3
 8011350:	b29b      	uxth	r3, r3
 8011352:	f023 0303 	bic.w	r3, r3, #3
 8011356:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8011358:	8bbb      	ldrh	r3, [r7, #28]
 801135a:	2b0b      	cmp	r3, #11
 801135c:	d801      	bhi.n	8011362 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801135e:	230c      	movs	r3, #12
 8011360:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8011362:	8bbb      	ldrh	r3, [r7, #28]
 8011364:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011368:	d803      	bhi.n	8011372 <mem_malloc+0x3a>
 801136a:	8bba      	ldrh	r2, [r7, #28]
 801136c:	88fb      	ldrh	r3, [r7, #6]
 801136e:	429a      	cmp	r2, r3
 8011370:	d201      	bcs.n	8011376 <mem_malloc+0x3e>
    return NULL;
 8011372:	2300      	movs	r3, #0
 8011374:	e0cd      	b.n	8011512 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8011376:	4869      	ldr	r0, [pc, #420]	@ (801151c <mem_malloc+0x1e4>)
 8011378:	f00b f9b8 	bl	801c6ec <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801137c:	4b68      	ldr	r3, [pc, #416]	@ (8011520 <mem_malloc+0x1e8>)
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	4618      	mov	r0, r3
 8011382:	f7ff fd01 	bl	8010d88 <mem_to_ptr>
 8011386:	4603      	mov	r3, r0
 8011388:	83fb      	strh	r3, [r7, #30]
 801138a:	e0b7      	b.n	80114fc <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801138c:	8bfb      	ldrh	r3, [r7, #30]
 801138e:	4618      	mov	r0, r3
 8011390:	f7ff fce8 	bl	8010d64 <ptr_to_mem>
 8011394:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8011396:	697b      	ldr	r3, [r7, #20]
 8011398:	791b      	ldrb	r3, [r3, #4]
 801139a:	2b00      	cmp	r3, #0
 801139c:	f040 80a7 	bne.w	80114ee <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	881b      	ldrh	r3, [r3, #0]
 80113a4:	461a      	mov	r2, r3
 80113a6:	8bfb      	ldrh	r3, [r7, #30]
 80113a8:	1ad3      	subs	r3, r2, r3
 80113aa:	f1a3 0208 	sub.w	r2, r3, #8
 80113ae:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80113b0:	429a      	cmp	r2, r3
 80113b2:	f0c0 809c 	bcc.w	80114ee <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80113b6:	697b      	ldr	r3, [r7, #20]
 80113b8:	881b      	ldrh	r3, [r3, #0]
 80113ba:	461a      	mov	r2, r3
 80113bc:	8bfb      	ldrh	r3, [r7, #30]
 80113be:	1ad3      	subs	r3, r2, r3
 80113c0:	f1a3 0208 	sub.w	r2, r3, #8
 80113c4:	8bbb      	ldrh	r3, [r7, #28]
 80113c6:	3314      	adds	r3, #20
 80113c8:	429a      	cmp	r2, r3
 80113ca:	d333      	bcc.n	8011434 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80113cc:	8bfa      	ldrh	r2, [r7, #30]
 80113ce:	8bbb      	ldrh	r3, [r7, #28]
 80113d0:	4413      	add	r3, r2
 80113d2:	b29b      	uxth	r3, r3
 80113d4:	3308      	adds	r3, #8
 80113d6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80113d8:	8a7b      	ldrh	r3, [r7, #18]
 80113da:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80113de:	d106      	bne.n	80113ee <mem_malloc+0xb6>
 80113e0:	4b50      	ldr	r3, [pc, #320]	@ (8011524 <mem_malloc+0x1ec>)
 80113e2:	f240 3287 	movw	r2, #903	@ 0x387
 80113e6:	4950      	ldr	r1, [pc, #320]	@ (8011528 <mem_malloc+0x1f0>)
 80113e8:	4850      	ldr	r0, [pc, #320]	@ (801152c <mem_malloc+0x1f4>)
 80113ea:	f00d f803 	bl	801e3f4 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80113ee:	8a7b      	ldrh	r3, [r7, #18]
 80113f0:	4618      	mov	r0, r3
 80113f2:	f7ff fcb7 	bl	8010d64 <ptr_to_mem>
 80113f6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	2200      	movs	r2, #0
 80113fc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80113fe:	697b      	ldr	r3, [r7, #20]
 8011400:	881a      	ldrh	r2, [r3, #0]
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	8bfa      	ldrh	r2, [r7, #30]
 801140a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801140c:	697b      	ldr	r3, [r7, #20]
 801140e:	8a7a      	ldrh	r2, [r7, #18]
 8011410:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8011412:	697b      	ldr	r3, [r7, #20]
 8011414:	2201      	movs	r2, #1
 8011416:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	881b      	ldrh	r3, [r3, #0]
 801141c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8011420:	d00b      	beq.n	801143a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	881b      	ldrh	r3, [r3, #0]
 8011426:	4618      	mov	r0, r3
 8011428:	f7ff fc9c 	bl	8010d64 <ptr_to_mem>
 801142c:	4602      	mov	r2, r0
 801142e:	8a7b      	ldrh	r3, [r7, #18]
 8011430:	8053      	strh	r3, [r2, #2]
 8011432:	e002      	b.n	801143a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8011434:	697b      	ldr	r3, [r7, #20]
 8011436:	2201      	movs	r2, #1
 8011438:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801143a:	4b39      	ldr	r3, [pc, #228]	@ (8011520 <mem_malloc+0x1e8>)
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	697a      	ldr	r2, [r7, #20]
 8011440:	429a      	cmp	r2, r3
 8011442:	d127      	bne.n	8011494 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8011444:	4b36      	ldr	r3, [pc, #216]	@ (8011520 <mem_malloc+0x1e8>)
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801144a:	e005      	b.n	8011458 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801144c:	69bb      	ldr	r3, [r7, #24]
 801144e:	881b      	ldrh	r3, [r3, #0]
 8011450:	4618      	mov	r0, r3
 8011452:	f7ff fc87 	bl	8010d64 <ptr_to_mem>
 8011456:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8011458:	69bb      	ldr	r3, [r7, #24]
 801145a:	791b      	ldrb	r3, [r3, #4]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d004      	beq.n	801146a <mem_malloc+0x132>
 8011460:	4b33      	ldr	r3, [pc, #204]	@ (8011530 <mem_malloc+0x1f8>)
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	69ba      	ldr	r2, [r7, #24]
 8011466:	429a      	cmp	r2, r3
 8011468:	d1f0      	bne.n	801144c <mem_malloc+0x114>
          }
          lfree = cur;
 801146a:	4a2d      	ldr	r2, [pc, #180]	@ (8011520 <mem_malloc+0x1e8>)
 801146c:	69bb      	ldr	r3, [r7, #24]
 801146e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8011470:	4b2b      	ldr	r3, [pc, #172]	@ (8011520 <mem_malloc+0x1e8>)
 8011472:	681a      	ldr	r2, [r3, #0]
 8011474:	4b2e      	ldr	r3, [pc, #184]	@ (8011530 <mem_malloc+0x1f8>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	429a      	cmp	r2, r3
 801147a:	d00b      	beq.n	8011494 <mem_malloc+0x15c>
 801147c:	4b28      	ldr	r3, [pc, #160]	@ (8011520 <mem_malloc+0x1e8>)
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	791b      	ldrb	r3, [r3, #4]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d006      	beq.n	8011494 <mem_malloc+0x15c>
 8011486:	4b27      	ldr	r3, [pc, #156]	@ (8011524 <mem_malloc+0x1ec>)
 8011488:	f240 32b5 	movw	r2, #949	@ 0x3b5
 801148c:	4929      	ldr	r1, [pc, #164]	@ (8011534 <mem_malloc+0x1fc>)
 801148e:	4827      	ldr	r0, [pc, #156]	@ (801152c <mem_malloc+0x1f4>)
 8011490:	f00c ffb0 	bl	801e3f4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8011494:	4821      	ldr	r0, [pc, #132]	@ (801151c <mem_malloc+0x1e4>)
 8011496:	f00b f938 	bl	801c70a <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801149a:	8bba      	ldrh	r2, [r7, #28]
 801149c:	697b      	ldr	r3, [r7, #20]
 801149e:	4413      	add	r3, r2
 80114a0:	3308      	adds	r3, #8
 80114a2:	4a23      	ldr	r2, [pc, #140]	@ (8011530 <mem_malloc+0x1f8>)
 80114a4:	6812      	ldr	r2, [r2, #0]
 80114a6:	4293      	cmp	r3, r2
 80114a8:	d906      	bls.n	80114b8 <mem_malloc+0x180>
 80114aa:	4b1e      	ldr	r3, [pc, #120]	@ (8011524 <mem_malloc+0x1ec>)
 80114ac:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80114b0:	4921      	ldr	r1, [pc, #132]	@ (8011538 <mem_malloc+0x200>)
 80114b2:	481e      	ldr	r0, [pc, #120]	@ (801152c <mem_malloc+0x1f4>)
 80114b4:	f00c ff9e 	bl	801e3f4 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80114b8:	697b      	ldr	r3, [r7, #20]
 80114ba:	f003 0303 	and.w	r3, r3, #3
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d006      	beq.n	80114d0 <mem_malloc+0x198>
 80114c2:	4b18      	ldr	r3, [pc, #96]	@ (8011524 <mem_malloc+0x1ec>)
 80114c4:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80114c8:	491c      	ldr	r1, [pc, #112]	@ (801153c <mem_malloc+0x204>)
 80114ca:	4818      	ldr	r0, [pc, #96]	@ (801152c <mem_malloc+0x1f4>)
 80114cc:	f00c ff92 	bl	801e3f4 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80114d0:	697b      	ldr	r3, [r7, #20]
 80114d2:	f003 0303 	and.w	r3, r3, #3
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d006      	beq.n	80114e8 <mem_malloc+0x1b0>
 80114da:	4b12      	ldr	r3, [pc, #72]	@ (8011524 <mem_malloc+0x1ec>)
 80114dc:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80114e0:	4917      	ldr	r1, [pc, #92]	@ (8011540 <mem_malloc+0x208>)
 80114e2:	4812      	ldr	r0, [pc, #72]	@ (801152c <mem_malloc+0x1f4>)
 80114e4:	f00c ff86 	bl	801e3f4 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80114e8:	697b      	ldr	r3, [r7, #20]
 80114ea:	3308      	adds	r3, #8
 80114ec:	e011      	b.n	8011512 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 80114ee:	8bfb      	ldrh	r3, [r7, #30]
 80114f0:	4618      	mov	r0, r3
 80114f2:	f7ff fc37 	bl	8010d64 <ptr_to_mem>
 80114f6:	4603      	mov	r3, r0
 80114f8:	881b      	ldrh	r3, [r3, #0]
 80114fa:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80114fc:	8bfa      	ldrh	r2, [r7, #30]
 80114fe:	8bbb      	ldrh	r3, [r7, #28]
 8011500:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8011504:	429a      	cmp	r2, r3
 8011506:	f4ff af41 	bcc.w	801138c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801150a:	4804      	ldr	r0, [pc, #16]	@ (801151c <mem_malloc+0x1e4>)
 801150c:	f00b f8fd 	bl	801c70a <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8011510:	2300      	movs	r3, #0
}
 8011512:	4618      	mov	r0, r3
 8011514:	3720      	adds	r7, #32
 8011516:	46bd      	mov	sp, r7
 8011518:	bd80      	pop	{r7, pc}
 801151a:	bf00      	nop
 801151c:	2000c1e4 	.word	0x2000c1e4
 8011520:	2000c1e8 	.word	0x2000c1e8
 8011524:	080221b8 	.word	0x080221b8
 8011528:	0802237c 	.word	0x0802237c
 801152c:	08022200 	.word	0x08022200
 8011530:	2000c1e0 	.word	0x2000c1e0
 8011534:	08022390 	.word	0x08022390
 8011538:	080223ac 	.word	0x080223ac
 801153c:	080223dc 	.word	0x080223dc
 8011540:	0802240c 	.word	0x0802240c

08011544 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8011544:	b480      	push	{r7}
 8011546:	b085      	sub	sp, #20
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	689b      	ldr	r3, [r3, #8]
 8011550:	2200      	movs	r2, #0
 8011552:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	685b      	ldr	r3, [r3, #4]
 8011558:	3303      	adds	r3, #3
 801155a:	f023 0303 	bic.w	r3, r3, #3
 801155e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8011560:	2300      	movs	r3, #0
 8011562:	60fb      	str	r3, [r7, #12]
 8011564:	e011      	b.n	801158a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	689b      	ldr	r3, [r3, #8]
 801156a:	681a      	ldr	r2, [r3, #0]
 801156c:	68bb      	ldr	r3, [r7, #8]
 801156e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	689b      	ldr	r3, [r3, #8]
 8011574:	68ba      	ldr	r2, [r7, #8]
 8011576:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	881b      	ldrh	r3, [r3, #0]
 801157c:	461a      	mov	r2, r3
 801157e:	68bb      	ldr	r3, [r7, #8]
 8011580:	4413      	add	r3, r2
 8011582:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	3301      	adds	r3, #1
 8011588:	60fb      	str	r3, [r7, #12]
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	885b      	ldrh	r3, [r3, #2]
 801158e:	461a      	mov	r2, r3
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	4293      	cmp	r3, r2
 8011594:	dbe7      	blt.n	8011566 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8011596:	bf00      	nop
 8011598:	bf00      	nop
 801159a:	3714      	adds	r7, #20
 801159c:	46bd      	mov	sp, r7
 801159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a2:	4770      	bx	lr

080115a4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b082      	sub	sp, #8
 80115a8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80115aa:	2300      	movs	r3, #0
 80115ac:	80fb      	strh	r3, [r7, #6]
 80115ae:	e009      	b.n	80115c4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80115b0:	88fb      	ldrh	r3, [r7, #6]
 80115b2:	4a08      	ldr	r2, [pc, #32]	@ (80115d4 <memp_init+0x30>)
 80115b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115b8:	4618      	mov	r0, r3
 80115ba:	f7ff ffc3 	bl	8011544 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80115be:	88fb      	ldrh	r3, [r7, #6]
 80115c0:	3301      	adds	r3, #1
 80115c2:	80fb      	strh	r3, [r7, #6]
 80115c4:	88fb      	ldrh	r3, [r7, #6]
 80115c6:	2b0d      	cmp	r3, #13
 80115c8:	d9f2      	bls.n	80115b0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80115ca:	bf00      	nop
 80115cc:	bf00      	nop
 80115ce:	3708      	adds	r7, #8
 80115d0:	46bd      	mov	sp, r7
 80115d2:	bd80      	pop	{r7, pc}
 80115d4:	08024d48 	.word	0x08024d48

080115d8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b084      	sub	sp, #16
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80115e0:	f00b f8c6 	bl	801c770 <sys_arch_protect>
 80115e4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	689b      	ldr	r3, [r3, #8]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80115ee:	68bb      	ldr	r3, [r7, #8]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d015      	beq.n	8011620 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	689b      	ldr	r3, [r3, #8]
 80115f8:	68ba      	ldr	r2, [r7, #8]
 80115fa:	6812      	ldr	r2, [r2, #0]
 80115fc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80115fe:	68bb      	ldr	r3, [r7, #8]
 8011600:	f003 0303 	and.w	r3, r3, #3
 8011604:	2b00      	cmp	r3, #0
 8011606:	d006      	beq.n	8011616 <do_memp_malloc_pool+0x3e>
 8011608:	4b09      	ldr	r3, [pc, #36]	@ (8011630 <do_memp_malloc_pool+0x58>)
 801160a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801160e:	4909      	ldr	r1, [pc, #36]	@ (8011634 <do_memp_malloc_pool+0x5c>)
 8011610:	4809      	ldr	r0, [pc, #36]	@ (8011638 <do_memp_malloc_pool+0x60>)
 8011612:	f00c feef 	bl	801e3f4 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8011616:	68f8      	ldr	r0, [r7, #12]
 8011618:	f00b f8b8 	bl	801c78c <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 801161c:	68bb      	ldr	r3, [r7, #8]
 801161e:	e003      	b.n	8011628 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8011620:	68f8      	ldr	r0, [r7, #12]
 8011622:	f00b f8b3 	bl	801c78c <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8011626:	2300      	movs	r3, #0
}
 8011628:	4618      	mov	r0, r3
 801162a:	3710      	adds	r7, #16
 801162c:	46bd      	mov	sp, r7
 801162e:	bd80      	pop	{r7, pc}
 8011630:	08022430 	.word	0x08022430
 8011634:	08022460 	.word	0x08022460
 8011638:	08022484 	.word	0x08022484

0801163c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b082      	sub	sp, #8
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d106      	bne.n	8011658 <memp_malloc_pool+0x1c>
 801164a:	4b0a      	ldr	r3, [pc, #40]	@ (8011674 <memp_malloc_pool+0x38>)
 801164c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8011650:	4909      	ldr	r1, [pc, #36]	@ (8011678 <memp_malloc_pool+0x3c>)
 8011652:	480a      	ldr	r0, [pc, #40]	@ (801167c <memp_malloc_pool+0x40>)
 8011654:	f00c fece 	bl	801e3f4 <iprintf>
  if (desc == NULL) {
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d101      	bne.n	8011662 <memp_malloc_pool+0x26>
    return NULL;
 801165e:	2300      	movs	r3, #0
 8011660:	e003      	b.n	801166a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8011662:	6878      	ldr	r0, [r7, #4]
 8011664:	f7ff ffb8 	bl	80115d8 <do_memp_malloc_pool>
 8011668:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801166a:	4618      	mov	r0, r3
 801166c:	3708      	adds	r7, #8
 801166e:	46bd      	mov	sp, r7
 8011670:	bd80      	pop	{r7, pc}
 8011672:	bf00      	nop
 8011674:	08022430 	.word	0x08022430
 8011678:	080224ac 	.word	0x080224ac
 801167c:	08022484 	.word	0x08022484

08011680 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8011680:	b580      	push	{r7, lr}
 8011682:	b084      	sub	sp, #16
 8011684:	af00      	add	r7, sp, #0
 8011686:	4603      	mov	r3, r0
 8011688:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801168a:	79fb      	ldrb	r3, [r7, #7]
 801168c:	2b0d      	cmp	r3, #13
 801168e:	d908      	bls.n	80116a2 <memp_malloc+0x22>
 8011690:	4b0a      	ldr	r3, [pc, #40]	@ (80116bc <memp_malloc+0x3c>)
 8011692:	f240 1257 	movw	r2, #343	@ 0x157
 8011696:	490a      	ldr	r1, [pc, #40]	@ (80116c0 <memp_malloc+0x40>)
 8011698:	480a      	ldr	r0, [pc, #40]	@ (80116c4 <memp_malloc+0x44>)
 801169a:	f00c feab 	bl	801e3f4 <iprintf>
 801169e:	2300      	movs	r3, #0
 80116a0:	e008      	b.n	80116b4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80116a2:	79fb      	ldrb	r3, [r7, #7]
 80116a4:	4a08      	ldr	r2, [pc, #32]	@ (80116c8 <memp_malloc+0x48>)
 80116a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80116aa:	4618      	mov	r0, r3
 80116ac:	f7ff ff94 	bl	80115d8 <do_memp_malloc_pool>
 80116b0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80116b2:	68fb      	ldr	r3, [r7, #12]
}
 80116b4:	4618      	mov	r0, r3
 80116b6:	3710      	adds	r7, #16
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd80      	pop	{r7, pc}
 80116bc:	08022430 	.word	0x08022430
 80116c0:	080224c0 	.word	0x080224c0
 80116c4:	08022484 	.word	0x08022484
 80116c8:	08024d48 	.word	0x08024d48

080116cc <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b084      	sub	sp, #16
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	6078      	str	r0, [r7, #4]
 80116d4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80116d6:	683b      	ldr	r3, [r7, #0]
 80116d8:	f003 0303 	and.w	r3, r3, #3
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d006      	beq.n	80116ee <do_memp_free_pool+0x22>
 80116e0:	4b0d      	ldr	r3, [pc, #52]	@ (8011718 <do_memp_free_pool+0x4c>)
 80116e2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80116e6:	490d      	ldr	r1, [pc, #52]	@ (801171c <do_memp_free_pool+0x50>)
 80116e8:	480d      	ldr	r0, [pc, #52]	@ (8011720 <do_memp_free_pool+0x54>)
 80116ea:	f00c fe83 	bl	801e3f4 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80116ee:	683b      	ldr	r3, [r7, #0]
 80116f0:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80116f2:	f00b f83d 	bl	801c770 <sys_arch_protect>
 80116f6:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	689b      	ldr	r3, [r3, #8]
 80116fc:	681a      	ldr	r2, [r3, #0]
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	689b      	ldr	r3, [r3, #8]
 8011706:	68fa      	ldr	r2, [r7, #12]
 8011708:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801170a:	68b8      	ldr	r0, [r7, #8]
 801170c:	f00b f83e 	bl	801c78c <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8011710:	bf00      	nop
 8011712:	3710      	adds	r7, #16
 8011714:	46bd      	mov	sp, r7
 8011716:	bd80      	pop	{r7, pc}
 8011718:	08022430 	.word	0x08022430
 801171c:	080224e0 	.word	0x080224e0
 8011720:	08022484 	.word	0x08022484

08011724 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	b082      	sub	sp, #8
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
 801172c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d106      	bne.n	8011742 <memp_free_pool+0x1e>
 8011734:	4b0a      	ldr	r3, [pc, #40]	@ (8011760 <memp_free_pool+0x3c>)
 8011736:	f240 1295 	movw	r2, #405	@ 0x195
 801173a:	490a      	ldr	r1, [pc, #40]	@ (8011764 <memp_free_pool+0x40>)
 801173c:	480a      	ldr	r0, [pc, #40]	@ (8011768 <memp_free_pool+0x44>)
 801173e:	f00c fe59 	bl	801e3f4 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	2b00      	cmp	r3, #0
 8011746:	d007      	beq.n	8011758 <memp_free_pool+0x34>
 8011748:	683b      	ldr	r3, [r7, #0]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d004      	beq.n	8011758 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801174e:	6839      	ldr	r1, [r7, #0]
 8011750:	6878      	ldr	r0, [r7, #4]
 8011752:	f7ff ffbb 	bl	80116cc <do_memp_free_pool>
 8011756:	e000      	b.n	801175a <memp_free_pool+0x36>
    return;
 8011758:	bf00      	nop
}
 801175a:	3708      	adds	r7, #8
 801175c:	46bd      	mov	sp, r7
 801175e:	bd80      	pop	{r7, pc}
 8011760:	08022430 	.word	0x08022430
 8011764:	080224ac 	.word	0x080224ac
 8011768:	08022484 	.word	0x08022484

0801176c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801176c:	b580      	push	{r7, lr}
 801176e:	b082      	sub	sp, #8
 8011770:	af00      	add	r7, sp, #0
 8011772:	4603      	mov	r3, r0
 8011774:	6039      	str	r1, [r7, #0]
 8011776:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8011778:	79fb      	ldrb	r3, [r7, #7]
 801177a:	2b0d      	cmp	r3, #13
 801177c:	d907      	bls.n	801178e <memp_free+0x22>
 801177e:	4b0c      	ldr	r3, [pc, #48]	@ (80117b0 <memp_free+0x44>)
 8011780:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8011784:	490b      	ldr	r1, [pc, #44]	@ (80117b4 <memp_free+0x48>)
 8011786:	480c      	ldr	r0, [pc, #48]	@ (80117b8 <memp_free+0x4c>)
 8011788:	f00c fe34 	bl	801e3f4 <iprintf>
 801178c:	e00c      	b.n	80117a8 <memp_free+0x3c>

  if (mem == NULL) {
 801178e:	683b      	ldr	r3, [r7, #0]
 8011790:	2b00      	cmp	r3, #0
 8011792:	d008      	beq.n	80117a6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8011794:	79fb      	ldrb	r3, [r7, #7]
 8011796:	4a09      	ldr	r2, [pc, #36]	@ (80117bc <memp_free+0x50>)
 8011798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801179c:	6839      	ldr	r1, [r7, #0]
 801179e:	4618      	mov	r0, r3
 80117a0:	f7ff ff94 	bl	80116cc <do_memp_free_pool>
 80117a4:	e000      	b.n	80117a8 <memp_free+0x3c>
    return;
 80117a6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80117a8:	3708      	adds	r7, #8
 80117aa:	46bd      	mov	sp, r7
 80117ac:	bd80      	pop	{r7, pc}
 80117ae:	bf00      	nop
 80117b0:	08022430 	.word	0x08022430
 80117b4:	08022500 	.word	0x08022500
 80117b8:	08022484 	.word	0x08022484
 80117bc:	08024d48 	.word	0x08024d48

080117c0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80117c0:	b480      	push	{r7}
 80117c2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80117c4:	bf00      	nop
 80117c6:	46bd      	mov	sp, r7
 80117c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117cc:	4770      	bx	lr
	...

080117d0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b086      	sub	sp, #24
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	60f8      	str	r0, [r7, #12]
 80117d8:	60b9      	str	r1, [r7, #8]
 80117da:	607a      	str	r2, [r7, #4]
 80117dc:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d108      	bne.n	80117f6 <netif_add+0x26>
 80117e4:	4b57      	ldr	r3, [pc, #348]	@ (8011944 <netif_add+0x174>)
 80117e6:	f240 1227 	movw	r2, #295	@ 0x127
 80117ea:	4957      	ldr	r1, [pc, #348]	@ (8011948 <netif_add+0x178>)
 80117ec:	4857      	ldr	r0, [pc, #348]	@ (801194c <netif_add+0x17c>)
 80117ee:	f00c fe01 	bl	801e3f4 <iprintf>
 80117f2:	2300      	movs	r3, #0
 80117f4:	e0a2      	b.n	801193c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80117f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d108      	bne.n	801180e <netif_add+0x3e>
 80117fc:	4b51      	ldr	r3, [pc, #324]	@ (8011944 <netif_add+0x174>)
 80117fe:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8011802:	4953      	ldr	r1, [pc, #332]	@ (8011950 <netif_add+0x180>)
 8011804:	4851      	ldr	r0, [pc, #324]	@ (801194c <netif_add+0x17c>)
 8011806:	f00c fdf5 	bl	801e3f4 <iprintf>
 801180a:	2300      	movs	r3, #0
 801180c:	e096      	b.n	801193c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801180e:	68bb      	ldr	r3, [r7, #8]
 8011810:	2b00      	cmp	r3, #0
 8011812:	d101      	bne.n	8011818 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8011814:	4b4f      	ldr	r3, [pc, #316]	@ (8011954 <netif_add+0x184>)
 8011816:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d101      	bne.n	8011822 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801181e:	4b4d      	ldr	r3, [pc, #308]	@ (8011954 <netif_add+0x184>)
 8011820:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	2b00      	cmp	r3, #0
 8011826:	d101      	bne.n	801182c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8011828:	4b4a      	ldr	r3, [pc, #296]	@ (8011954 <netif_add+0x184>)
 801182a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	2200      	movs	r2, #0
 8011830:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8011832:	68fb      	ldr	r3, [r7, #12]
 8011834:	2200      	movs	r2, #0
 8011836:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	2200      	movs	r2, #0
 801183c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	4a45      	ldr	r2, [pc, #276]	@ (8011958 <netif_add+0x188>)
 8011842:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	2200      	movs	r2, #0
 8011848:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	2200      	movs	r2, #0
 801184e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	2200      	movs	r2, #0
 8011856:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	6a3a      	ldr	r2, [r7, #32]
 801185c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801185e:	4b3f      	ldr	r3, [pc, #252]	@ (801195c <netif_add+0x18c>)
 8011860:	781a      	ldrb	r2, [r3, #0]
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801186c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	687a      	ldr	r2, [r7, #4]
 8011872:	68b9      	ldr	r1, [r7, #8]
 8011874:	68f8      	ldr	r0, [r7, #12]
 8011876:	f000 f917 	bl	8011aa8 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801187a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801187c:	68f8      	ldr	r0, [r7, #12]
 801187e:	4798      	blx	r3
 8011880:	4603      	mov	r3, r0
 8011882:	2b00      	cmp	r3, #0
 8011884:	d001      	beq.n	801188a <netif_add+0xba>
    return NULL;
 8011886:	2300      	movs	r3, #0
 8011888:	e058      	b.n	801193c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011890:	2bff      	cmp	r3, #255	@ 0xff
 8011892:	d103      	bne.n	801189c <netif_add+0xcc>
        netif->num = 0;
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	2200      	movs	r2, #0
 8011898:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 801189c:	2300      	movs	r3, #0
 801189e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80118a0:	4b2f      	ldr	r3, [pc, #188]	@ (8011960 <netif_add+0x190>)
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	617b      	str	r3, [r7, #20]
 80118a6:	e02b      	b.n	8011900 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80118a8:	697a      	ldr	r2, [r7, #20]
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	429a      	cmp	r2, r3
 80118ae:	d106      	bne.n	80118be <netif_add+0xee>
 80118b0:	4b24      	ldr	r3, [pc, #144]	@ (8011944 <netif_add+0x174>)
 80118b2:	f240 128b 	movw	r2, #395	@ 0x18b
 80118b6:	492b      	ldr	r1, [pc, #172]	@ (8011964 <netif_add+0x194>)
 80118b8:	4824      	ldr	r0, [pc, #144]	@ (801194c <netif_add+0x17c>)
 80118ba:	f00c fd9b 	bl	801e3f4 <iprintf>
        num_netifs++;
 80118be:	693b      	ldr	r3, [r7, #16]
 80118c0:	3301      	adds	r3, #1
 80118c2:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80118c4:	693b      	ldr	r3, [r7, #16]
 80118c6:	2bff      	cmp	r3, #255	@ 0xff
 80118c8:	dd06      	ble.n	80118d8 <netif_add+0x108>
 80118ca:	4b1e      	ldr	r3, [pc, #120]	@ (8011944 <netif_add+0x174>)
 80118cc:	f240 128d 	movw	r2, #397	@ 0x18d
 80118d0:	4925      	ldr	r1, [pc, #148]	@ (8011968 <netif_add+0x198>)
 80118d2:	481e      	ldr	r0, [pc, #120]	@ (801194c <netif_add+0x17c>)
 80118d4:	f00c fd8e 	bl	801e3f4 <iprintf>
        if (netif2->num == netif->num) {
 80118d8:	697b      	ldr	r3, [r7, #20]
 80118da:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80118e4:	429a      	cmp	r2, r3
 80118e6:	d108      	bne.n	80118fa <netif_add+0x12a>
          netif->num++;
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80118ee:	3301      	adds	r3, #1
 80118f0:	b2da      	uxtb	r2, r3
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 80118f8:	e005      	b.n	8011906 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80118fa:	697b      	ldr	r3, [r7, #20]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	617b      	str	r3, [r7, #20]
 8011900:	697b      	ldr	r3, [r7, #20]
 8011902:	2b00      	cmp	r3, #0
 8011904:	d1d0      	bne.n	80118a8 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8011906:	697b      	ldr	r3, [r7, #20]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d1be      	bne.n	801188a <netif_add+0xba>
  }
  if (netif->num == 254) {
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011912:	2bfe      	cmp	r3, #254	@ 0xfe
 8011914:	d103      	bne.n	801191e <netif_add+0x14e>
    netif_num = 0;
 8011916:	4b11      	ldr	r3, [pc, #68]	@ (801195c <netif_add+0x18c>)
 8011918:	2200      	movs	r2, #0
 801191a:	701a      	strb	r2, [r3, #0]
 801191c:	e006      	b.n	801192c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011924:	3301      	adds	r3, #1
 8011926:	b2da      	uxtb	r2, r3
 8011928:	4b0c      	ldr	r3, [pc, #48]	@ (801195c <netif_add+0x18c>)
 801192a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801192c:	4b0c      	ldr	r3, [pc, #48]	@ (8011960 <netif_add+0x190>)
 801192e:	681a      	ldr	r2, [r3, #0]
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8011934:	4a0a      	ldr	r2, [pc, #40]	@ (8011960 <netif_add+0x190>)
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801193a:	68fb      	ldr	r3, [r7, #12]
}
 801193c:	4618      	mov	r0, r3
 801193e:	3718      	adds	r7, #24
 8011940:	46bd      	mov	sp, r7
 8011942:	bd80      	pop	{r7, pc}
 8011944:	0802251c 	.word	0x0802251c
 8011948:	080225b0 	.word	0x080225b0
 801194c:	0802256c 	.word	0x0802256c
 8011950:	080225cc 	.word	0x080225cc
 8011954:	08024dc0 	.word	0x08024dc0
 8011958:	08011d83 	.word	0x08011d83
 801195c:	2000f338 	.word	0x2000f338
 8011960:	2000f330 	.word	0x2000f330
 8011964:	080225f0 	.word	0x080225f0
 8011968:	08022604 	.word	0x08022604

0801196c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801196c:	b580      	push	{r7, lr}
 801196e:	b082      	sub	sp, #8
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
 8011974:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8011976:	6839      	ldr	r1, [r7, #0]
 8011978:	6878      	ldr	r0, [r7, #4]
 801197a:	f003 f97f 	bl	8014c7c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801197e:	6839      	ldr	r1, [r7, #0]
 8011980:	6878      	ldr	r0, [r7, #4]
 8011982:	f008 fa2f 	bl	8019de4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
 8011986:	6839      	ldr	r1, [r7, #0]
 8011988:	6878      	ldr	r0, [r7, #4]
 801198a:	f001 fb11 	bl	8012fb0 <raw_netif_ip_addr_changed>
#endif /* LWIP_RAW */
}
 801198e:	bf00      	nop
 8011990:	3708      	adds	r7, #8
 8011992:	46bd      	mov	sp, r7
 8011994:	bd80      	pop	{r7, pc}
	...

08011998 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8011998:	b580      	push	{r7, lr}
 801199a:	b086      	sub	sp, #24
 801199c:	af00      	add	r7, sp, #0
 801199e:	60f8      	str	r0, [r7, #12]
 80119a0:	60b9      	str	r1, [r7, #8]
 80119a2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80119a4:	68bb      	ldr	r3, [r7, #8]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d106      	bne.n	80119b8 <netif_do_set_ipaddr+0x20>
 80119aa:	4b1d      	ldr	r3, [pc, #116]	@ (8011a20 <netif_do_set_ipaddr+0x88>)
 80119ac:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80119b0:	491c      	ldr	r1, [pc, #112]	@ (8011a24 <netif_do_set_ipaddr+0x8c>)
 80119b2:	481d      	ldr	r0, [pc, #116]	@ (8011a28 <netif_do_set_ipaddr+0x90>)
 80119b4:	f00c fd1e 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d106      	bne.n	80119cc <netif_do_set_ipaddr+0x34>
 80119be:	4b18      	ldr	r3, [pc, #96]	@ (8011a20 <netif_do_set_ipaddr+0x88>)
 80119c0:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80119c4:	4917      	ldr	r1, [pc, #92]	@ (8011a24 <netif_do_set_ipaddr+0x8c>)
 80119c6:	4818      	ldr	r0, [pc, #96]	@ (8011a28 <netif_do_set_ipaddr+0x90>)
 80119c8:	f00c fd14 	bl	801e3f4 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80119cc:	68bb      	ldr	r3, [r7, #8]
 80119ce:	681a      	ldr	r2, [r3, #0]
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	3304      	adds	r3, #4
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	429a      	cmp	r2, r3
 80119d8:	d01c      	beq.n	8011a14 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80119da:	68bb      	ldr	r3, [r7, #8]
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	3304      	adds	r3, #4
 80119e4:	681a      	ldr	r2, [r3, #0]
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80119ea:	f107 0314 	add.w	r3, r7, #20
 80119ee:	4619      	mov	r1, r3
 80119f0:	6878      	ldr	r0, [r7, #4]
 80119f2:	f7ff ffbb 	bl	801196c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80119f6:	68bb      	ldr	r3, [r7, #8]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d002      	beq.n	8011a02 <netif_do_set_ipaddr+0x6a>
 80119fc:	68bb      	ldr	r3, [r7, #8]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	e000      	b.n	8011a04 <netif_do_set_ipaddr+0x6c>
 8011a02:	2300      	movs	r3, #0
 8011a04:	68fa      	ldr	r2, [r7, #12]
 8011a06:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8011a08:	2101      	movs	r1, #1
 8011a0a:	68f8      	ldr	r0, [r7, #12]
 8011a0c:	f000 f8d2 	bl	8011bb4 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8011a10:	2301      	movs	r3, #1
 8011a12:	e000      	b.n	8011a16 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8011a14:	2300      	movs	r3, #0
}
 8011a16:	4618      	mov	r0, r3
 8011a18:	3718      	adds	r7, #24
 8011a1a:	46bd      	mov	sp, r7
 8011a1c:	bd80      	pop	{r7, pc}
 8011a1e:	bf00      	nop
 8011a20:	0802251c 	.word	0x0802251c
 8011a24:	08022634 	.word	0x08022634
 8011a28:	0802256c 	.word	0x0802256c

08011a2c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8011a2c:	b480      	push	{r7}
 8011a2e:	b085      	sub	sp, #20
 8011a30:	af00      	add	r7, sp, #0
 8011a32:	60f8      	str	r0, [r7, #12]
 8011a34:	60b9      	str	r1, [r7, #8]
 8011a36:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	681a      	ldr	r2, [r3, #0]
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	3308      	adds	r3, #8
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	429a      	cmp	r2, r3
 8011a44:	d00a      	beq.n	8011a5c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8011a46:	68bb      	ldr	r3, [r7, #8]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d002      	beq.n	8011a52 <netif_do_set_netmask+0x26>
 8011a4c:	68bb      	ldr	r3, [r7, #8]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	e000      	b.n	8011a54 <netif_do_set_netmask+0x28>
 8011a52:	2300      	movs	r3, #0
 8011a54:	68fa      	ldr	r2, [r7, #12]
 8011a56:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8011a58:	2301      	movs	r3, #1
 8011a5a:	e000      	b.n	8011a5e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8011a5c:	2300      	movs	r3, #0
}
 8011a5e:	4618      	mov	r0, r3
 8011a60:	3714      	adds	r7, #20
 8011a62:	46bd      	mov	sp, r7
 8011a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a68:	4770      	bx	lr

08011a6a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8011a6a:	b480      	push	{r7}
 8011a6c:	b085      	sub	sp, #20
 8011a6e:	af00      	add	r7, sp, #0
 8011a70:	60f8      	str	r0, [r7, #12]
 8011a72:	60b9      	str	r1, [r7, #8]
 8011a74:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8011a76:	68bb      	ldr	r3, [r7, #8]
 8011a78:	681a      	ldr	r2, [r3, #0]
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	330c      	adds	r3, #12
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	429a      	cmp	r2, r3
 8011a82:	d00a      	beq.n	8011a9a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8011a84:	68bb      	ldr	r3, [r7, #8]
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	d002      	beq.n	8011a90 <netif_do_set_gw+0x26>
 8011a8a:	68bb      	ldr	r3, [r7, #8]
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	e000      	b.n	8011a92 <netif_do_set_gw+0x28>
 8011a90:	2300      	movs	r3, #0
 8011a92:	68fa      	ldr	r2, [r7, #12]
 8011a94:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8011a96:	2301      	movs	r3, #1
 8011a98:	e000      	b.n	8011a9c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8011a9a:	2300      	movs	r3, #0
}
 8011a9c:	4618      	mov	r0, r3
 8011a9e:	3714      	adds	r7, #20
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa6:	4770      	bx	lr

08011aa8 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8011aa8:	b580      	push	{r7, lr}
 8011aaa:	b088      	sub	sp, #32
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	60f8      	str	r0, [r7, #12]
 8011ab0:	60b9      	str	r1, [r7, #8]
 8011ab2:	607a      	str	r2, [r7, #4]
 8011ab4:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8011aba:	2300      	movs	r3, #0
 8011abc:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8011abe:	68bb      	ldr	r3, [r7, #8]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d101      	bne.n	8011ac8 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8011ac4:	4b1c      	ldr	r3, [pc, #112]	@ (8011b38 <netif_set_addr+0x90>)
 8011ac6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d101      	bne.n	8011ad2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8011ace:	4b1a      	ldr	r3, [pc, #104]	@ (8011b38 <netif_set_addr+0x90>)
 8011ad0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8011ad2:	683b      	ldr	r3, [r7, #0]
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d101      	bne.n	8011adc <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8011ad8:	4b17      	ldr	r3, [pc, #92]	@ (8011b38 <netif_set_addr+0x90>)
 8011ada:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8011adc:	68bb      	ldr	r3, [r7, #8]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d003      	beq.n	8011aea <netif_set_addr+0x42>
 8011ae2:	68bb      	ldr	r3, [r7, #8]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d101      	bne.n	8011aee <netif_set_addr+0x46>
 8011aea:	2301      	movs	r3, #1
 8011aec:	e000      	b.n	8011af0 <netif_set_addr+0x48>
 8011aee:	2300      	movs	r3, #0
 8011af0:	617b      	str	r3, [r7, #20]
  if (remove) {
 8011af2:	697b      	ldr	r3, [r7, #20]
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d006      	beq.n	8011b06 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011af8:	f107 0310 	add.w	r3, r7, #16
 8011afc:	461a      	mov	r2, r3
 8011afe:	68b9      	ldr	r1, [r7, #8]
 8011b00:	68f8      	ldr	r0, [r7, #12]
 8011b02:	f7ff ff49 	bl	8011998 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8011b06:	69fa      	ldr	r2, [r7, #28]
 8011b08:	6879      	ldr	r1, [r7, #4]
 8011b0a:	68f8      	ldr	r0, [r7, #12]
 8011b0c:	f7ff ff8e 	bl	8011a2c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8011b10:	69ba      	ldr	r2, [r7, #24]
 8011b12:	6839      	ldr	r1, [r7, #0]
 8011b14:	68f8      	ldr	r0, [r7, #12]
 8011b16:	f7ff ffa8 	bl	8011a6a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8011b1a:	697b      	ldr	r3, [r7, #20]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d106      	bne.n	8011b2e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011b20:	f107 0310 	add.w	r3, r7, #16
 8011b24:	461a      	mov	r2, r3
 8011b26:	68b9      	ldr	r1, [r7, #8]
 8011b28:	68f8      	ldr	r0, [r7, #12]
 8011b2a:	f7ff ff35 	bl	8011998 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8011b2e:	bf00      	nop
 8011b30:	3720      	adds	r7, #32
 8011b32:	46bd      	mov	sp, r7
 8011b34:	bd80      	pop	{r7, pc}
 8011b36:	bf00      	nop
 8011b38:	08024dc0 	.word	0x08024dc0

08011b3c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8011b3c:	b480      	push	{r7}
 8011b3e:	b083      	sub	sp, #12
 8011b40:	af00      	add	r7, sp, #0
 8011b42:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8011b44:	4a04      	ldr	r2, [pc, #16]	@ (8011b58 <netif_set_default+0x1c>)
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8011b4a:	bf00      	nop
 8011b4c:	370c      	adds	r7, #12
 8011b4e:	46bd      	mov	sp, r7
 8011b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b54:	4770      	bx	lr
 8011b56:	bf00      	nop
 8011b58:	2000f334 	.word	0x2000f334

08011b5c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8011b5c:	b580      	push	{r7, lr}
 8011b5e:	b082      	sub	sp, #8
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d107      	bne.n	8011b7a <netif_set_up+0x1e>
 8011b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8011ba8 <netif_set_up+0x4c>)
 8011b6c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8011b70:	490e      	ldr	r1, [pc, #56]	@ (8011bac <netif_set_up+0x50>)
 8011b72:	480f      	ldr	r0, [pc, #60]	@ (8011bb0 <netif_set_up+0x54>)
 8011b74:	f00c fc3e 	bl	801e3f4 <iprintf>
 8011b78:	e013      	b.n	8011ba2 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011b80:	f003 0301 	and.w	r3, r3, #1
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d10c      	bne.n	8011ba2 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011b8e:	f043 0301 	orr.w	r3, r3, #1
 8011b92:	b2da      	uxtb	r2, r3
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8011b9a:	2103      	movs	r1, #3
 8011b9c:	6878      	ldr	r0, [r7, #4]
 8011b9e:	f000 f809 	bl	8011bb4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8011ba2:	3708      	adds	r7, #8
 8011ba4:	46bd      	mov	sp, r7
 8011ba6:	bd80      	pop	{r7, pc}
 8011ba8:	0802251c 	.word	0x0802251c
 8011bac:	080226a4 	.word	0x080226a4
 8011bb0:	0802256c 	.word	0x0802256c

08011bb4 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8011bb4:	b580      	push	{r7, lr}
 8011bb6:	b082      	sub	sp, #8
 8011bb8:	af00      	add	r7, sp, #0
 8011bba:	6078      	str	r0, [r7, #4]
 8011bbc:	460b      	mov	r3, r1
 8011bbe:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d106      	bne.n	8011bd4 <netif_issue_reports+0x20>
 8011bc6:	4b18      	ldr	r3, [pc, #96]	@ (8011c28 <netif_issue_reports+0x74>)
 8011bc8:	f240 326d 	movw	r2, #877	@ 0x36d
 8011bcc:	4917      	ldr	r1, [pc, #92]	@ (8011c2c <netif_issue_reports+0x78>)
 8011bce:	4818      	ldr	r0, [pc, #96]	@ (8011c30 <netif_issue_reports+0x7c>)
 8011bd0:	f00c fc10 	bl	801e3f4 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011bda:	f003 0304 	and.w	r3, r3, #4
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d01e      	beq.n	8011c20 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011be8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d017      	beq.n	8011c20 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011bf0:	78fb      	ldrb	r3, [r7, #3]
 8011bf2:	f003 0301 	and.w	r3, r3, #1
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d013      	beq.n	8011c22 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	3304      	adds	r3, #4
 8011bfe:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d00e      	beq.n	8011c22 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011c0a:	f003 0308 	and.w	r3, r3, #8
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d007      	beq.n	8011c22 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	3304      	adds	r3, #4
 8011c16:	4619      	mov	r1, r3
 8011c18:	6878      	ldr	r0, [r7, #4]
 8011c1a:	f009 f84d 	bl	801acb8 <etharp_request>
 8011c1e:	e000      	b.n	8011c22 <netif_issue_reports+0x6e>
    return;
 8011c20:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8011c22:	3708      	adds	r7, #8
 8011c24:	46bd      	mov	sp, r7
 8011c26:	bd80      	pop	{r7, pc}
 8011c28:	0802251c 	.word	0x0802251c
 8011c2c:	080226c0 	.word	0x080226c0
 8011c30:	0802256c 	.word	0x0802256c

08011c34 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8011c34:	b580      	push	{r7, lr}
 8011c36:	b082      	sub	sp, #8
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d107      	bne.n	8011c52 <netif_set_down+0x1e>
 8011c42:	4b12      	ldr	r3, [pc, #72]	@ (8011c8c <netif_set_down+0x58>)
 8011c44:	f240 329b 	movw	r2, #923	@ 0x39b
 8011c48:	4911      	ldr	r1, [pc, #68]	@ (8011c90 <netif_set_down+0x5c>)
 8011c4a:	4812      	ldr	r0, [pc, #72]	@ (8011c94 <netif_set_down+0x60>)
 8011c4c:	f00c fbd2 	bl	801e3f4 <iprintf>
 8011c50:	e019      	b.n	8011c86 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011c58:	f003 0301 	and.w	r3, r3, #1
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d012      	beq.n	8011c86 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011c66:	f023 0301 	bic.w	r3, r3, #1
 8011c6a:	b2da      	uxtb	r2, r3
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011c78:	f003 0308 	and.w	r3, r3, #8
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d002      	beq.n	8011c86 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8011c80:	6878      	ldr	r0, [r7, #4]
 8011c82:	f008 fbd7 	bl	801a434 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8011c86:	3708      	adds	r7, #8
 8011c88:	46bd      	mov	sp, r7
 8011c8a:	bd80      	pop	{r7, pc}
 8011c8c:	0802251c 	.word	0x0802251c
 8011c90:	080226e4 	.word	0x080226e4
 8011c94:	0802256c 	.word	0x0802256c

08011c98 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	b082      	sub	sp, #8
 8011c9c:	af00      	add	r7, sp, #0
 8011c9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d107      	bne.n	8011cb6 <netif_set_link_up+0x1e>
 8011ca6:	4b13      	ldr	r3, [pc, #76]	@ (8011cf4 <netif_set_link_up+0x5c>)
 8011ca8:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8011cac:	4912      	ldr	r1, [pc, #72]	@ (8011cf8 <netif_set_link_up+0x60>)
 8011cae:	4813      	ldr	r0, [pc, #76]	@ (8011cfc <netif_set_link_up+0x64>)
 8011cb0:	f00c fba0 	bl	801e3f4 <iprintf>
 8011cb4:	e01b      	b.n	8011cee <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011cbc:	f003 0304 	and.w	r3, r3, #4
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d114      	bne.n	8011cee <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011cca:	f043 0304 	orr.w	r3, r3, #4
 8011cce:	b2da      	uxtb	r2, r3
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8011cd6:	2103      	movs	r1, #3
 8011cd8:	6878      	ldr	r0, [r7, #4]
 8011cda:	f7ff ff6b 	bl	8011bb4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	69db      	ldr	r3, [r3, #28]
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d003      	beq.n	8011cee <netif_set_link_up+0x56>
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	69db      	ldr	r3, [r3, #28]
 8011cea:	6878      	ldr	r0, [r7, #4]
 8011cec:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011cee:	3708      	adds	r7, #8
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}
 8011cf4:	0802251c 	.word	0x0802251c
 8011cf8:	08022704 	.word	0x08022704
 8011cfc:	0802256c 	.word	0x0802256c

08011d00 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b082      	sub	sp, #8
 8011d04:	af00      	add	r7, sp, #0
 8011d06:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d107      	bne.n	8011d1e <netif_set_link_down+0x1e>
 8011d0e:	4b11      	ldr	r3, [pc, #68]	@ (8011d54 <netif_set_link_down+0x54>)
 8011d10:	f240 4206 	movw	r2, #1030	@ 0x406
 8011d14:	4910      	ldr	r1, [pc, #64]	@ (8011d58 <netif_set_link_down+0x58>)
 8011d16:	4811      	ldr	r0, [pc, #68]	@ (8011d5c <netif_set_link_down+0x5c>)
 8011d18:	f00c fb6c 	bl	801e3f4 <iprintf>
 8011d1c:	e017      	b.n	8011d4e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011d24:	f003 0304 	and.w	r3, r3, #4
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d010      	beq.n	8011d4e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011d32:	f023 0304 	bic.w	r3, r3, #4
 8011d36:	b2da      	uxtb	r2, r3
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	69db      	ldr	r3, [r3, #28]
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d003      	beq.n	8011d4e <netif_set_link_down+0x4e>
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	69db      	ldr	r3, [r3, #28]
 8011d4a:	6878      	ldr	r0, [r7, #4]
 8011d4c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011d4e:	3708      	adds	r7, #8
 8011d50:	46bd      	mov	sp, r7
 8011d52:	bd80      	pop	{r7, pc}
 8011d54:	0802251c 	.word	0x0802251c
 8011d58:	08022728 	.word	0x08022728
 8011d5c:	0802256c 	.word	0x0802256c

08011d60 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8011d60:	b480      	push	{r7}
 8011d62:	b083      	sub	sp, #12
 8011d64:	af00      	add	r7, sp, #0
 8011d66:	6078      	str	r0, [r7, #4]
 8011d68:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d002      	beq.n	8011d76 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	683a      	ldr	r2, [r7, #0]
 8011d74:	61da      	str	r2, [r3, #28]
  }
}
 8011d76:	bf00      	nop
 8011d78:	370c      	adds	r7, #12
 8011d7a:	46bd      	mov	sp, r7
 8011d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d80:	4770      	bx	lr

08011d82 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8011d82:	b480      	push	{r7}
 8011d84:	b085      	sub	sp, #20
 8011d86:	af00      	add	r7, sp, #0
 8011d88:	60f8      	str	r0, [r7, #12]
 8011d8a:	60b9      	str	r1, [r7, #8]
 8011d8c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8011d8e:	f06f 030b 	mvn.w	r3, #11
}
 8011d92:	4618      	mov	r0, r3
 8011d94:	3714      	adds	r7, #20
 8011d96:	46bd      	mov	sp, r7
 8011d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d9c:	4770      	bx	lr
	...

08011da0 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8011da0:	b480      	push	{r7}
 8011da2:	b085      	sub	sp, #20
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	4603      	mov	r3, r0
 8011da8:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8011daa:	79fb      	ldrb	r3, [r7, #7]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d013      	beq.n	8011dd8 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8011db0:	4b0d      	ldr	r3, [pc, #52]	@ (8011de8 <netif_get_by_index+0x48>)
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	60fb      	str	r3, [r7, #12]
 8011db6:	e00c      	b.n	8011dd2 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011dbe:	3301      	adds	r3, #1
 8011dc0:	b2db      	uxtb	r3, r3
 8011dc2:	79fa      	ldrb	r2, [r7, #7]
 8011dc4:	429a      	cmp	r2, r3
 8011dc6:	d101      	bne.n	8011dcc <netif_get_by_index+0x2c>
        return netif; /* found! */
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	e006      	b.n	8011dda <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	60fb      	str	r3, [r7, #12]
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d1ef      	bne.n	8011db8 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8011dd8:	2300      	movs	r3, #0
}
 8011dda:	4618      	mov	r0, r3
 8011ddc:	3714      	adds	r7, #20
 8011dde:	46bd      	mov	sp, r7
 8011de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de4:	4770      	bx	lr
 8011de6:	bf00      	nop
 8011de8:	2000f330 	.word	0x2000f330

08011dec <netif_find>:
 * @param name the name of the netif (like netif->name) plus concatenated number
 * in ascii representation (e.g. 'en0')
 */
struct netif *
netif_find(const char *name)
{
 8011dec:	b580      	push	{r7, lr}
 8011dee:	b084      	sub	sp, #16
 8011df0:	af00      	add	r7, sp, #0
 8011df2:	6078      	str	r0, [r7, #4]
  struct netif *netif;
  u8_t num;

  LWIP_ASSERT_CORE_LOCKED();

  if (name == NULL) {
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d101      	bne.n	8011dfe <netif_find+0x12>
    return NULL;
 8011dfa:	2300      	movs	r3, #0
 8011dfc:	e028      	b.n	8011e50 <netif_find+0x64>
  }

  num = (u8_t)atoi(&name[2]);
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	3302      	adds	r3, #2
 8011e02:	4618      	mov	r0, r3
 8011e04:	f00a fcd2 	bl	801c7ac <atoi>
 8011e08:	4603      	mov	r3, r0
 8011e0a:	72fb      	strb	r3, [r7, #11]

  NETIF_FOREACH(netif) {
 8011e0c:	4b12      	ldr	r3, [pc, #72]	@ (8011e58 <netif_find+0x6c>)
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	60fb      	str	r3, [r7, #12]
 8011e12:	e019      	b.n	8011e48 <netif_find+0x5c>
    if (num == netif->num &&
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011e1a:	7afa      	ldrb	r2, [r7, #11]
 8011e1c:	429a      	cmp	r2, r3
 8011e1e:	d110      	bne.n	8011e42 <netif_find+0x56>
        name[0] == netif->name[0] &&
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	781a      	ldrb	r2, [r3, #0]
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
    if (num == netif->num &&
 8011e2a:	429a      	cmp	r2, r3
 8011e2c:	d109      	bne.n	8011e42 <netif_find+0x56>
        name[1] == netif->name[1]) {
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	3301      	adds	r3, #1
 8011e32:	781a      	ldrb	r2, [r3, #0]
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
        name[0] == netif->name[0] &&
 8011e3a:	429a      	cmp	r2, r3
 8011e3c:	d101      	bne.n	8011e42 <netif_find+0x56>
      LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: found %c%c\n", name[0], name[1]));
      return netif;
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	e006      	b.n	8011e50 <netif_find+0x64>
  NETIF_FOREACH(netif) {
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	60fb      	str	r3, [r7, #12]
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d1e2      	bne.n	8011e14 <netif_find+0x28>
    }
  }
  LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: didn't find %c%c\n", name[0], name[1]));
  return NULL;
 8011e4e:	2300      	movs	r3, #0
}
 8011e50:	4618      	mov	r0, r3
 8011e52:	3710      	adds	r7, #16
 8011e54:	46bd      	mov	sp, r7
 8011e56:	bd80      	pop	{r7, pc}
 8011e58:	2000f330 	.word	0x2000f330

08011e5c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b082      	sub	sp, #8
 8011e60:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8011e62:	f00a fc85 	bl	801c770 <sys_arch_protect>
 8011e66:	6038      	str	r0, [r7, #0]
 8011e68:	4b0d      	ldr	r3, [pc, #52]	@ (8011ea0 <pbuf_free_ooseq+0x44>)
 8011e6a:	2200      	movs	r2, #0
 8011e6c:	701a      	strb	r2, [r3, #0]
 8011e6e:	6838      	ldr	r0, [r7, #0]
 8011e70:	f00a fc8c 	bl	801c78c <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011e74:	4b0b      	ldr	r3, [pc, #44]	@ (8011ea4 <pbuf_free_ooseq+0x48>)
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	607b      	str	r3, [r7, #4]
 8011e7a:	e00a      	b.n	8011e92 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d003      	beq.n	8011e8c <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8011e84:	6878      	ldr	r0, [r7, #4]
 8011e86:	f002 ff37 	bl	8014cf8 <tcp_free_ooseq>
      return;
 8011e8a:	e005      	b.n	8011e98 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	68db      	ldr	r3, [r3, #12]
 8011e90:	607b      	str	r3, [r7, #4]
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d1f1      	bne.n	8011e7c <pbuf_free_ooseq+0x20>
    }
  }
}
 8011e98:	3708      	adds	r7, #8
 8011e9a:	46bd      	mov	sp, r7
 8011e9c:	bd80      	pop	{r7, pc}
 8011e9e:	bf00      	nop
 8011ea0:	2000f339 	.word	0x2000f339
 8011ea4:	2000f34c 	.word	0x2000f34c

08011ea8 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	b082      	sub	sp, #8
 8011eac:	af00      	add	r7, sp, #0
 8011eae:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8011eb0:	f7ff ffd4 	bl	8011e5c <pbuf_free_ooseq>
}
 8011eb4:	bf00      	nop
 8011eb6:	3708      	adds	r7, #8
 8011eb8:	46bd      	mov	sp, r7
 8011eba:	bd80      	pop	{r7, pc}

08011ebc <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8011ebc:	b580      	push	{r7, lr}
 8011ebe:	b082      	sub	sp, #8
 8011ec0:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8011ec2:	f00a fc55 	bl	801c770 <sys_arch_protect>
 8011ec6:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8011ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8011f08 <pbuf_pool_is_empty+0x4c>)
 8011eca:	781b      	ldrb	r3, [r3, #0]
 8011ecc:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8011ece:	4b0e      	ldr	r3, [pc, #56]	@ (8011f08 <pbuf_pool_is_empty+0x4c>)
 8011ed0:	2201      	movs	r2, #1
 8011ed2:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8011ed4:	6878      	ldr	r0, [r7, #4]
 8011ed6:	f00a fc59 	bl	801c78c <sys_arch_unprotect>

  if (!queued) {
 8011eda:	78fb      	ldrb	r3, [r7, #3]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d10f      	bne.n	8011f00 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8011ee0:	2100      	movs	r1, #0
 8011ee2:	480a      	ldr	r0, [pc, #40]	@ (8011f0c <pbuf_pool_is_empty+0x50>)
 8011ee4:	f7fe fe58 	bl	8010b98 <tcpip_try_callback>
 8011ee8:	4603      	mov	r3, r0
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d008      	beq.n	8011f00 <pbuf_pool_is_empty+0x44>
 8011eee:	f00a fc3f 	bl	801c770 <sys_arch_protect>
 8011ef2:	6078      	str	r0, [r7, #4]
 8011ef4:	4b04      	ldr	r3, [pc, #16]	@ (8011f08 <pbuf_pool_is_empty+0x4c>)
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	701a      	strb	r2, [r3, #0]
 8011efa:	6878      	ldr	r0, [r7, #4]
 8011efc:	f00a fc46 	bl	801c78c <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8011f00:	bf00      	nop
 8011f02:	3708      	adds	r7, #8
 8011f04:	46bd      	mov	sp, r7
 8011f06:	bd80      	pop	{r7, pc}
 8011f08:	2000f339 	.word	0x2000f339
 8011f0c:	08011ea9 	.word	0x08011ea9

08011f10 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8011f10:	b480      	push	{r7}
 8011f12:	b085      	sub	sp, #20
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	60f8      	str	r0, [r7, #12]
 8011f18:	60b9      	str	r1, [r7, #8]
 8011f1a:	4611      	mov	r1, r2
 8011f1c:	461a      	mov	r2, r3
 8011f1e:	460b      	mov	r3, r1
 8011f20:	80fb      	strh	r3, [r7, #6]
 8011f22:	4613      	mov	r3, r2
 8011f24:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	2200      	movs	r2, #0
 8011f2a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	68ba      	ldr	r2, [r7, #8]
 8011f30:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8011f32:	68fb      	ldr	r3, [r7, #12]
 8011f34:	88fa      	ldrh	r2, [r7, #6]
 8011f36:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	88ba      	ldrh	r2, [r7, #4]
 8011f3c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8011f3e:	8b3b      	ldrh	r3, [r7, #24]
 8011f40:	b2da      	uxtb	r2, r3
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	7f3a      	ldrb	r2, [r7, #28]
 8011f4a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	2201      	movs	r2, #1
 8011f50:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	2200      	movs	r2, #0
 8011f56:	73da      	strb	r2, [r3, #15]
}
 8011f58:	bf00      	nop
 8011f5a:	3714      	adds	r7, #20
 8011f5c:	46bd      	mov	sp, r7
 8011f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f62:	4770      	bx	lr

08011f64 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8011f64:	b580      	push	{r7, lr}
 8011f66:	b08c      	sub	sp, #48	@ 0x30
 8011f68:	af02      	add	r7, sp, #8
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	71fb      	strb	r3, [r7, #7]
 8011f6e:	460b      	mov	r3, r1
 8011f70:	80bb      	strh	r3, [r7, #4]
 8011f72:	4613      	mov	r3, r2
 8011f74:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8011f76:	79fb      	ldrb	r3, [r7, #7]
 8011f78:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8011f7a:	887b      	ldrh	r3, [r7, #2]
 8011f7c:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8011f80:	d07f      	beq.n	8012082 <pbuf_alloc+0x11e>
 8011f82:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8011f86:	f300 80c8 	bgt.w	801211a <pbuf_alloc+0x1b6>
 8011f8a:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8011f8e:	d010      	beq.n	8011fb2 <pbuf_alloc+0x4e>
 8011f90:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8011f94:	f300 80c1 	bgt.w	801211a <pbuf_alloc+0x1b6>
 8011f98:	2b01      	cmp	r3, #1
 8011f9a:	d002      	beq.n	8011fa2 <pbuf_alloc+0x3e>
 8011f9c:	2b41      	cmp	r3, #65	@ 0x41
 8011f9e:	f040 80bc 	bne.w	801211a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8011fa2:	887a      	ldrh	r2, [r7, #2]
 8011fa4:	88bb      	ldrh	r3, [r7, #4]
 8011fa6:	4619      	mov	r1, r3
 8011fa8:	2000      	movs	r0, #0
 8011faa:	f000 f8d1 	bl	8012150 <pbuf_alloc_reference>
 8011fae:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8011fb0:	e0bd      	b.n	801212e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8011fb2:	2300      	movs	r3, #0
 8011fb4:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8011fb6:	2300      	movs	r3, #0
 8011fb8:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8011fba:	88bb      	ldrh	r3, [r7, #4]
 8011fbc:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8011fbe:	200d      	movs	r0, #13
 8011fc0:	f7ff fb5e 	bl	8011680 <memp_malloc>
 8011fc4:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8011fc6:	693b      	ldr	r3, [r7, #16]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d109      	bne.n	8011fe0 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8011fcc:	f7ff ff76 	bl	8011ebc <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8011fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d002      	beq.n	8011fdc <pbuf_alloc+0x78>
            pbuf_free(p);
 8011fd6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011fd8:	f000 fada 	bl	8012590 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8011fdc:	2300      	movs	r3, #0
 8011fde:	e0a7      	b.n	8012130 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8011fe0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011fe2:	3303      	adds	r3, #3
 8011fe4:	b29b      	uxth	r3, r3
 8011fe6:	f023 0303 	bic.w	r3, r3, #3
 8011fea:	b29b      	uxth	r3, r3
 8011fec:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8011ff0:	b29b      	uxth	r3, r3
 8011ff2:	8b7a      	ldrh	r2, [r7, #26]
 8011ff4:	4293      	cmp	r3, r2
 8011ff6:	bf28      	it	cs
 8011ff8:	4613      	movcs	r3, r2
 8011ffa:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8011ffc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011ffe:	3310      	adds	r3, #16
 8012000:	693a      	ldr	r2, [r7, #16]
 8012002:	4413      	add	r3, r2
 8012004:	3303      	adds	r3, #3
 8012006:	f023 0303 	bic.w	r3, r3, #3
 801200a:	4618      	mov	r0, r3
 801200c:	89f9      	ldrh	r1, [r7, #14]
 801200e:	8b7a      	ldrh	r2, [r7, #26]
 8012010:	2300      	movs	r3, #0
 8012012:	9301      	str	r3, [sp, #4]
 8012014:	887b      	ldrh	r3, [r7, #2]
 8012016:	9300      	str	r3, [sp, #0]
 8012018:	460b      	mov	r3, r1
 801201a:	4601      	mov	r1, r0
 801201c:	6938      	ldr	r0, [r7, #16]
 801201e:	f7ff ff77 	bl	8011f10 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8012022:	693b      	ldr	r3, [r7, #16]
 8012024:	685b      	ldr	r3, [r3, #4]
 8012026:	f003 0303 	and.w	r3, r3, #3
 801202a:	2b00      	cmp	r3, #0
 801202c:	d006      	beq.n	801203c <pbuf_alloc+0xd8>
 801202e:	4b42      	ldr	r3, [pc, #264]	@ (8012138 <pbuf_alloc+0x1d4>)
 8012030:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012034:	4941      	ldr	r1, [pc, #260]	@ (801213c <pbuf_alloc+0x1d8>)
 8012036:	4842      	ldr	r0, [pc, #264]	@ (8012140 <pbuf_alloc+0x1dc>)
 8012038:	f00c f9dc 	bl	801e3f4 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801203c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801203e:	3303      	adds	r3, #3
 8012040:	f023 0303 	bic.w	r3, r3, #3
 8012044:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8012048:	d106      	bne.n	8012058 <pbuf_alloc+0xf4>
 801204a:	4b3b      	ldr	r3, [pc, #236]	@ (8012138 <pbuf_alloc+0x1d4>)
 801204c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8012050:	493c      	ldr	r1, [pc, #240]	@ (8012144 <pbuf_alloc+0x1e0>)
 8012052:	483b      	ldr	r0, [pc, #236]	@ (8012140 <pbuf_alloc+0x1dc>)
 8012054:	f00c f9ce 	bl	801e3f4 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8012058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801205a:	2b00      	cmp	r3, #0
 801205c:	d102      	bne.n	8012064 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801205e:	693b      	ldr	r3, [r7, #16]
 8012060:	627b      	str	r3, [r7, #36]	@ 0x24
 8012062:	e002      	b.n	801206a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8012064:	69fb      	ldr	r3, [r7, #28]
 8012066:	693a      	ldr	r2, [r7, #16]
 8012068:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801206a:	693b      	ldr	r3, [r7, #16]
 801206c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801206e:	8b7a      	ldrh	r2, [r7, #26]
 8012070:	89fb      	ldrh	r3, [r7, #14]
 8012072:	1ad3      	subs	r3, r2, r3
 8012074:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8012076:	2300      	movs	r3, #0
 8012078:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 801207a:	8b7b      	ldrh	r3, [r7, #26]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d19e      	bne.n	8011fbe <pbuf_alloc+0x5a>
      break;
 8012080:	e055      	b.n	801212e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8012082:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012084:	3303      	adds	r3, #3
 8012086:	b29b      	uxth	r3, r3
 8012088:	f023 0303 	bic.w	r3, r3, #3
 801208c:	b29a      	uxth	r2, r3
 801208e:	88bb      	ldrh	r3, [r7, #4]
 8012090:	3303      	adds	r3, #3
 8012092:	b29b      	uxth	r3, r3
 8012094:	f023 0303 	bic.w	r3, r3, #3
 8012098:	b29b      	uxth	r3, r3
 801209a:	4413      	add	r3, r2
 801209c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801209e:	8b3b      	ldrh	r3, [r7, #24]
 80120a0:	3310      	adds	r3, #16
 80120a2:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80120a4:	8b3a      	ldrh	r2, [r7, #24]
 80120a6:	88bb      	ldrh	r3, [r7, #4]
 80120a8:	3303      	adds	r3, #3
 80120aa:	f023 0303 	bic.w	r3, r3, #3
 80120ae:	429a      	cmp	r2, r3
 80120b0:	d306      	bcc.n	80120c0 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80120b2:	8afa      	ldrh	r2, [r7, #22]
 80120b4:	88bb      	ldrh	r3, [r7, #4]
 80120b6:	3303      	adds	r3, #3
 80120b8:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80120bc:	429a      	cmp	r2, r3
 80120be:	d201      	bcs.n	80120c4 <pbuf_alloc+0x160>
        return NULL;
 80120c0:	2300      	movs	r3, #0
 80120c2:	e035      	b.n	8012130 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80120c4:	8afb      	ldrh	r3, [r7, #22]
 80120c6:	4618      	mov	r0, r3
 80120c8:	f7ff f936 	bl	8011338 <mem_malloc>
 80120cc:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 80120ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d101      	bne.n	80120d8 <pbuf_alloc+0x174>
        return NULL;
 80120d4:	2300      	movs	r3, #0
 80120d6:	e02b      	b.n	8012130 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80120d8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80120da:	3310      	adds	r3, #16
 80120dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80120de:	4413      	add	r3, r2
 80120e0:	3303      	adds	r3, #3
 80120e2:	f023 0303 	bic.w	r3, r3, #3
 80120e6:	4618      	mov	r0, r3
 80120e8:	88b9      	ldrh	r1, [r7, #4]
 80120ea:	88ba      	ldrh	r2, [r7, #4]
 80120ec:	2300      	movs	r3, #0
 80120ee:	9301      	str	r3, [sp, #4]
 80120f0:	887b      	ldrh	r3, [r7, #2]
 80120f2:	9300      	str	r3, [sp, #0]
 80120f4:	460b      	mov	r3, r1
 80120f6:	4601      	mov	r1, r0
 80120f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80120fa:	f7ff ff09 	bl	8011f10 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80120fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012100:	685b      	ldr	r3, [r3, #4]
 8012102:	f003 0303 	and.w	r3, r3, #3
 8012106:	2b00      	cmp	r3, #0
 8012108:	d010      	beq.n	801212c <pbuf_alloc+0x1c8>
 801210a:	4b0b      	ldr	r3, [pc, #44]	@ (8012138 <pbuf_alloc+0x1d4>)
 801210c:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8012110:	490d      	ldr	r1, [pc, #52]	@ (8012148 <pbuf_alloc+0x1e4>)
 8012112:	480b      	ldr	r0, [pc, #44]	@ (8012140 <pbuf_alloc+0x1dc>)
 8012114:	f00c f96e 	bl	801e3f4 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8012118:	e008      	b.n	801212c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801211a:	4b07      	ldr	r3, [pc, #28]	@ (8012138 <pbuf_alloc+0x1d4>)
 801211c:	f240 1227 	movw	r2, #295	@ 0x127
 8012120:	490a      	ldr	r1, [pc, #40]	@ (801214c <pbuf_alloc+0x1e8>)
 8012122:	4807      	ldr	r0, [pc, #28]	@ (8012140 <pbuf_alloc+0x1dc>)
 8012124:	f00c f966 	bl	801e3f4 <iprintf>
      return NULL;
 8012128:	2300      	movs	r3, #0
 801212a:	e001      	b.n	8012130 <pbuf_alloc+0x1cc>
      break;
 801212c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801212e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012130:	4618      	mov	r0, r3
 8012132:	3728      	adds	r7, #40	@ 0x28
 8012134:	46bd      	mov	sp, r7
 8012136:	bd80      	pop	{r7, pc}
 8012138:	0802274c 	.word	0x0802274c
 801213c:	0802277c 	.word	0x0802277c
 8012140:	080227ac 	.word	0x080227ac
 8012144:	080227d4 	.word	0x080227d4
 8012148:	08022808 	.word	0x08022808
 801214c:	08022834 	.word	0x08022834

08012150 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8012150:	b580      	push	{r7, lr}
 8012152:	b086      	sub	sp, #24
 8012154:	af02      	add	r7, sp, #8
 8012156:	6078      	str	r0, [r7, #4]
 8012158:	460b      	mov	r3, r1
 801215a:	807b      	strh	r3, [r7, #2]
 801215c:	4613      	mov	r3, r2
 801215e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8012160:	883b      	ldrh	r3, [r7, #0]
 8012162:	2b41      	cmp	r3, #65	@ 0x41
 8012164:	d009      	beq.n	801217a <pbuf_alloc_reference+0x2a>
 8012166:	883b      	ldrh	r3, [r7, #0]
 8012168:	2b01      	cmp	r3, #1
 801216a:	d006      	beq.n	801217a <pbuf_alloc_reference+0x2a>
 801216c:	4b0f      	ldr	r3, [pc, #60]	@ (80121ac <pbuf_alloc_reference+0x5c>)
 801216e:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8012172:	490f      	ldr	r1, [pc, #60]	@ (80121b0 <pbuf_alloc_reference+0x60>)
 8012174:	480f      	ldr	r0, [pc, #60]	@ (80121b4 <pbuf_alloc_reference+0x64>)
 8012176:	f00c f93d 	bl	801e3f4 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801217a:	200c      	movs	r0, #12
 801217c:	f7ff fa80 	bl	8011680 <memp_malloc>
 8012180:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d101      	bne.n	801218c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012188:	2300      	movs	r3, #0
 801218a:	e00b      	b.n	80121a4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801218c:	8879      	ldrh	r1, [r7, #2]
 801218e:	887a      	ldrh	r2, [r7, #2]
 8012190:	2300      	movs	r3, #0
 8012192:	9301      	str	r3, [sp, #4]
 8012194:	883b      	ldrh	r3, [r7, #0]
 8012196:	9300      	str	r3, [sp, #0]
 8012198:	460b      	mov	r3, r1
 801219a:	6879      	ldr	r1, [r7, #4]
 801219c:	68f8      	ldr	r0, [r7, #12]
 801219e:	f7ff feb7 	bl	8011f10 <pbuf_init_alloced_pbuf>
  return p;
 80121a2:	68fb      	ldr	r3, [r7, #12]
}
 80121a4:	4618      	mov	r0, r3
 80121a6:	3710      	adds	r7, #16
 80121a8:	46bd      	mov	sp, r7
 80121aa:	bd80      	pop	{r7, pc}
 80121ac:	0802274c 	.word	0x0802274c
 80121b0:	08022850 	.word	0x08022850
 80121b4:	080227ac 	.word	0x080227ac

080121b8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80121b8:	b580      	push	{r7, lr}
 80121ba:	b088      	sub	sp, #32
 80121bc:	af02      	add	r7, sp, #8
 80121be:	607b      	str	r3, [r7, #4]
 80121c0:	4603      	mov	r3, r0
 80121c2:	73fb      	strb	r3, [r7, #15]
 80121c4:	460b      	mov	r3, r1
 80121c6:	81bb      	strh	r3, [r7, #12]
 80121c8:	4613      	mov	r3, r2
 80121ca:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80121cc:	7bfb      	ldrb	r3, [r7, #15]
 80121ce:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80121d0:	8a7b      	ldrh	r3, [r7, #18]
 80121d2:	3303      	adds	r3, #3
 80121d4:	f023 0203 	bic.w	r2, r3, #3
 80121d8:	89bb      	ldrh	r3, [r7, #12]
 80121da:	441a      	add	r2, r3
 80121dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80121de:	429a      	cmp	r2, r3
 80121e0:	d901      	bls.n	80121e6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80121e2:	2300      	movs	r3, #0
 80121e4:	e018      	b.n	8012218 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80121e6:	6a3b      	ldr	r3, [r7, #32]
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d007      	beq.n	80121fc <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80121ec:	8a7b      	ldrh	r3, [r7, #18]
 80121ee:	3303      	adds	r3, #3
 80121f0:	f023 0303 	bic.w	r3, r3, #3
 80121f4:	6a3a      	ldr	r2, [r7, #32]
 80121f6:	4413      	add	r3, r2
 80121f8:	617b      	str	r3, [r7, #20]
 80121fa:	e001      	b.n	8012200 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80121fc:	2300      	movs	r3, #0
 80121fe:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8012200:	6878      	ldr	r0, [r7, #4]
 8012202:	89b9      	ldrh	r1, [r7, #12]
 8012204:	89ba      	ldrh	r2, [r7, #12]
 8012206:	2302      	movs	r3, #2
 8012208:	9301      	str	r3, [sp, #4]
 801220a:	897b      	ldrh	r3, [r7, #10]
 801220c:	9300      	str	r3, [sp, #0]
 801220e:	460b      	mov	r3, r1
 8012210:	6979      	ldr	r1, [r7, #20]
 8012212:	f7ff fe7d 	bl	8011f10 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8012216:	687b      	ldr	r3, [r7, #4]
}
 8012218:	4618      	mov	r0, r3
 801221a:	3718      	adds	r7, #24
 801221c:	46bd      	mov	sp, r7
 801221e:	bd80      	pop	{r7, pc}

08012220 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8012220:	b580      	push	{r7, lr}
 8012222:	b084      	sub	sp, #16
 8012224:	af00      	add	r7, sp, #0
 8012226:	6078      	str	r0, [r7, #4]
 8012228:	460b      	mov	r3, r1
 801222a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d106      	bne.n	8012240 <pbuf_realloc+0x20>
 8012232:	4b3a      	ldr	r3, [pc, #232]	@ (801231c <pbuf_realloc+0xfc>)
 8012234:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8012238:	4939      	ldr	r1, [pc, #228]	@ (8012320 <pbuf_realloc+0x100>)
 801223a:	483a      	ldr	r0, [pc, #232]	@ (8012324 <pbuf_realloc+0x104>)
 801223c:	f00c f8da 	bl	801e3f4 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	891b      	ldrh	r3, [r3, #8]
 8012244:	887a      	ldrh	r2, [r7, #2]
 8012246:	429a      	cmp	r2, r3
 8012248:	d263      	bcs.n	8012312 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	891a      	ldrh	r2, [r3, #8]
 801224e:	887b      	ldrh	r3, [r7, #2]
 8012250:	1ad3      	subs	r3, r2, r3
 8012252:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8012254:	887b      	ldrh	r3, [r7, #2]
 8012256:	817b      	strh	r3, [r7, #10]
  q = p;
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801225c:	e018      	b.n	8012290 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	895b      	ldrh	r3, [r3, #10]
 8012262:	897a      	ldrh	r2, [r7, #10]
 8012264:	1ad3      	subs	r3, r2, r3
 8012266:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	891a      	ldrh	r2, [r3, #8]
 801226c:	893b      	ldrh	r3, [r7, #8]
 801226e:	1ad3      	subs	r3, r2, r3
 8012270:	b29a      	uxth	r2, r3
 8012272:	68fb      	ldr	r3, [r7, #12]
 8012274:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801227c:	68fb      	ldr	r3, [r7, #12]
 801227e:	2b00      	cmp	r3, #0
 8012280:	d106      	bne.n	8012290 <pbuf_realloc+0x70>
 8012282:	4b26      	ldr	r3, [pc, #152]	@ (801231c <pbuf_realloc+0xfc>)
 8012284:	f240 12af 	movw	r2, #431	@ 0x1af
 8012288:	4927      	ldr	r1, [pc, #156]	@ (8012328 <pbuf_realloc+0x108>)
 801228a:	4826      	ldr	r0, [pc, #152]	@ (8012324 <pbuf_realloc+0x104>)
 801228c:	f00c f8b2 	bl	801e3f4 <iprintf>
  while (rem_len > q->len) {
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	895b      	ldrh	r3, [r3, #10]
 8012294:	897a      	ldrh	r2, [r7, #10]
 8012296:	429a      	cmp	r2, r3
 8012298:	d8e1      	bhi.n	801225e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	7b1b      	ldrb	r3, [r3, #12]
 801229e:	f003 030f 	and.w	r3, r3, #15
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d121      	bne.n	80122ea <pbuf_realloc+0xca>
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	895b      	ldrh	r3, [r3, #10]
 80122aa:	897a      	ldrh	r2, [r7, #10]
 80122ac:	429a      	cmp	r2, r3
 80122ae:	d01c      	beq.n	80122ea <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	7b5b      	ldrb	r3, [r3, #13]
 80122b4:	f003 0302 	and.w	r3, r3, #2
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d116      	bne.n	80122ea <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80122bc:	68fb      	ldr	r3, [r7, #12]
 80122be:	685a      	ldr	r2, [r3, #4]
 80122c0:	68fb      	ldr	r3, [r7, #12]
 80122c2:	1ad3      	subs	r3, r2, r3
 80122c4:	b29a      	uxth	r2, r3
 80122c6:	897b      	ldrh	r3, [r7, #10]
 80122c8:	4413      	add	r3, r2
 80122ca:	b29b      	uxth	r3, r3
 80122cc:	4619      	mov	r1, r3
 80122ce:	68f8      	ldr	r0, [r7, #12]
 80122d0:	f7fe ff28 	bl	8011124 <mem_trim>
 80122d4:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d106      	bne.n	80122ea <pbuf_realloc+0xca>
 80122dc:	4b0f      	ldr	r3, [pc, #60]	@ (801231c <pbuf_realloc+0xfc>)
 80122de:	f240 12bd 	movw	r2, #445	@ 0x1bd
 80122e2:	4912      	ldr	r1, [pc, #72]	@ (801232c <pbuf_realloc+0x10c>)
 80122e4:	480f      	ldr	r0, [pc, #60]	@ (8012324 <pbuf_realloc+0x104>)
 80122e6:	f00c f885 	bl	801e3f4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	897a      	ldrh	r2, [r7, #10]
 80122ee:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	895a      	ldrh	r2, [r3, #10]
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d004      	beq.n	801230a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	4618      	mov	r0, r3
 8012306:	f000 f943 	bl	8012590 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	2200      	movs	r2, #0
 801230e:	601a      	str	r2, [r3, #0]
 8012310:	e000      	b.n	8012314 <pbuf_realloc+0xf4>
    return;
 8012312:	bf00      	nop

}
 8012314:	3710      	adds	r7, #16
 8012316:	46bd      	mov	sp, r7
 8012318:	bd80      	pop	{r7, pc}
 801231a:	bf00      	nop
 801231c:	0802274c 	.word	0x0802274c
 8012320:	08022864 	.word	0x08022864
 8012324:	080227ac 	.word	0x080227ac
 8012328:	0802287c 	.word	0x0802287c
 801232c:	08022894 	.word	0x08022894

08012330 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8012330:	b580      	push	{r7, lr}
 8012332:	b086      	sub	sp, #24
 8012334:	af00      	add	r7, sp, #0
 8012336:	60f8      	str	r0, [r7, #12]
 8012338:	60b9      	str	r1, [r7, #8]
 801233a:	4613      	mov	r3, r2
 801233c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801233e:	68fb      	ldr	r3, [r7, #12]
 8012340:	2b00      	cmp	r3, #0
 8012342:	d106      	bne.n	8012352 <pbuf_add_header_impl+0x22>
 8012344:	4b2b      	ldr	r3, [pc, #172]	@ (80123f4 <pbuf_add_header_impl+0xc4>)
 8012346:	f240 12df 	movw	r2, #479	@ 0x1df
 801234a:	492b      	ldr	r1, [pc, #172]	@ (80123f8 <pbuf_add_header_impl+0xc8>)
 801234c:	482b      	ldr	r0, [pc, #172]	@ (80123fc <pbuf_add_header_impl+0xcc>)
 801234e:	f00c f851 	bl	801e3f4 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d003      	beq.n	8012360 <pbuf_add_header_impl+0x30>
 8012358:	68bb      	ldr	r3, [r7, #8]
 801235a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801235e:	d301      	bcc.n	8012364 <pbuf_add_header_impl+0x34>
    return 1;
 8012360:	2301      	movs	r3, #1
 8012362:	e043      	b.n	80123ec <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8012364:	68bb      	ldr	r3, [r7, #8]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d101      	bne.n	801236e <pbuf_add_header_impl+0x3e>
    return 0;
 801236a:	2300      	movs	r3, #0
 801236c:	e03e      	b.n	80123ec <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801236e:	68bb      	ldr	r3, [r7, #8]
 8012370:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	891a      	ldrh	r2, [r3, #8]
 8012376:	8a7b      	ldrh	r3, [r7, #18]
 8012378:	4413      	add	r3, r2
 801237a:	b29b      	uxth	r3, r3
 801237c:	8a7a      	ldrh	r2, [r7, #18]
 801237e:	429a      	cmp	r2, r3
 8012380:	d901      	bls.n	8012386 <pbuf_add_header_impl+0x56>
    return 1;
 8012382:	2301      	movs	r3, #1
 8012384:	e032      	b.n	80123ec <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	7b1b      	ldrb	r3, [r3, #12]
 801238a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801238c:	8a3b      	ldrh	r3, [r7, #16]
 801238e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012392:	2b00      	cmp	r3, #0
 8012394:	d00c      	beq.n	80123b0 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	685a      	ldr	r2, [r3, #4]
 801239a:	68bb      	ldr	r3, [r7, #8]
 801239c:	425b      	negs	r3, r3
 801239e:	4413      	add	r3, r2
 80123a0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	3310      	adds	r3, #16
 80123a6:	697a      	ldr	r2, [r7, #20]
 80123a8:	429a      	cmp	r2, r3
 80123aa:	d20d      	bcs.n	80123c8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80123ac:	2301      	movs	r3, #1
 80123ae:	e01d      	b.n	80123ec <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80123b0:	79fb      	ldrb	r3, [r7, #7]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d006      	beq.n	80123c4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	685a      	ldr	r2, [r3, #4]
 80123ba:	68bb      	ldr	r3, [r7, #8]
 80123bc:	425b      	negs	r3, r3
 80123be:	4413      	add	r3, r2
 80123c0:	617b      	str	r3, [r7, #20]
 80123c2:	e001      	b.n	80123c8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80123c4:	2301      	movs	r3, #1
 80123c6:	e011      	b.n	80123ec <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80123c8:	68fb      	ldr	r3, [r7, #12]
 80123ca:	697a      	ldr	r2, [r7, #20]
 80123cc:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80123ce:	68fb      	ldr	r3, [r7, #12]
 80123d0:	895a      	ldrh	r2, [r3, #10]
 80123d2:	8a7b      	ldrh	r3, [r7, #18]
 80123d4:	4413      	add	r3, r2
 80123d6:	b29a      	uxth	r2, r3
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	891a      	ldrh	r2, [r3, #8]
 80123e0:	8a7b      	ldrh	r3, [r7, #18]
 80123e2:	4413      	add	r3, r2
 80123e4:	b29a      	uxth	r2, r3
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	811a      	strh	r2, [r3, #8]


  return 0;
 80123ea:	2300      	movs	r3, #0
}
 80123ec:	4618      	mov	r0, r3
 80123ee:	3718      	adds	r7, #24
 80123f0:	46bd      	mov	sp, r7
 80123f2:	bd80      	pop	{r7, pc}
 80123f4:	0802274c 	.word	0x0802274c
 80123f8:	080228b0 	.word	0x080228b0
 80123fc:	080227ac 	.word	0x080227ac

08012400 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8012400:	b580      	push	{r7, lr}
 8012402:	b082      	sub	sp, #8
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
 8012408:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801240a:	2200      	movs	r2, #0
 801240c:	6839      	ldr	r1, [r7, #0]
 801240e:	6878      	ldr	r0, [r7, #4]
 8012410:	f7ff ff8e 	bl	8012330 <pbuf_add_header_impl>
 8012414:	4603      	mov	r3, r0
}
 8012416:	4618      	mov	r0, r3
 8012418:	3708      	adds	r7, #8
 801241a:	46bd      	mov	sp, r7
 801241c:	bd80      	pop	{r7, pc}
	...

08012420 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8012420:	b580      	push	{r7, lr}
 8012422:	b084      	sub	sp, #16
 8012424:	af00      	add	r7, sp, #0
 8012426:	6078      	str	r0, [r7, #4]
 8012428:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	2b00      	cmp	r3, #0
 801242e:	d106      	bne.n	801243e <pbuf_remove_header+0x1e>
 8012430:	4b20      	ldr	r3, [pc, #128]	@ (80124b4 <pbuf_remove_header+0x94>)
 8012432:	f240 224b 	movw	r2, #587	@ 0x24b
 8012436:	4920      	ldr	r1, [pc, #128]	@ (80124b8 <pbuf_remove_header+0x98>)
 8012438:	4820      	ldr	r0, [pc, #128]	@ (80124bc <pbuf_remove_header+0x9c>)
 801243a:	f00b ffdb 	bl	801e3f4 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	2b00      	cmp	r3, #0
 8012442:	d003      	beq.n	801244c <pbuf_remove_header+0x2c>
 8012444:	683b      	ldr	r3, [r7, #0]
 8012446:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801244a:	d301      	bcc.n	8012450 <pbuf_remove_header+0x30>
    return 1;
 801244c:	2301      	movs	r3, #1
 801244e:	e02c      	b.n	80124aa <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8012450:	683b      	ldr	r3, [r7, #0]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d101      	bne.n	801245a <pbuf_remove_header+0x3a>
    return 0;
 8012456:	2300      	movs	r3, #0
 8012458:	e027      	b.n	80124aa <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801245a:	683b      	ldr	r3, [r7, #0]
 801245c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	895b      	ldrh	r3, [r3, #10]
 8012462:	89fa      	ldrh	r2, [r7, #14]
 8012464:	429a      	cmp	r2, r3
 8012466:	d908      	bls.n	801247a <pbuf_remove_header+0x5a>
 8012468:	4b12      	ldr	r3, [pc, #72]	@ (80124b4 <pbuf_remove_header+0x94>)
 801246a:	f240 2255 	movw	r2, #597	@ 0x255
 801246e:	4914      	ldr	r1, [pc, #80]	@ (80124c0 <pbuf_remove_header+0xa0>)
 8012470:	4812      	ldr	r0, [pc, #72]	@ (80124bc <pbuf_remove_header+0x9c>)
 8012472:	f00b ffbf 	bl	801e3f4 <iprintf>
 8012476:	2301      	movs	r3, #1
 8012478:	e017      	b.n	80124aa <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	685b      	ldr	r3, [r3, #4]
 801247e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	685a      	ldr	r2, [r3, #4]
 8012484:	683b      	ldr	r3, [r7, #0]
 8012486:	441a      	add	r2, r3
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	895a      	ldrh	r2, [r3, #10]
 8012490:	89fb      	ldrh	r3, [r7, #14]
 8012492:	1ad3      	subs	r3, r2, r3
 8012494:	b29a      	uxth	r2, r3
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	891a      	ldrh	r2, [r3, #8]
 801249e:	89fb      	ldrh	r3, [r7, #14]
 80124a0:	1ad3      	subs	r3, r2, r3
 80124a2:	b29a      	uxth	r2, r3
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80124a8:	2300      	movs	r3, #0
}
 80124aa:	4618      	mov	r0, r3
 80124ac:	3710      	adds	r7, #16
 80124ae:	46bd      	mov	sp, r7
 80124b0:	bd80      	pop	{r7, pc}
 80124b2:	bf00      	nop
 80124b4:	0802274c 	.word	0x0802274c
 80124b8:	080228b0 	.word	0x080228b0
 80124bc:	080227ac 	.word	0x080227ac
 80124c0:	080228bc 	.word	0x080228bc

080124c4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b082      	sub	sp, #8
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	6078      	str	r0, [r7, #4]
 80124cc:	460b      	mov	r3, r1
 80124ce:	807b      	strh	r3, [r7, #2]
 80124d0:	4613      	mov	r3, r2
 80124d2:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80124d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	da08      	bge.n	80124ee <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80124dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80124e0:	425b      	negs	r3, r3
 80124e2:	4619      	mov	r1, r3
 80124e4:	6878      	ldr	r0, [r7, #4]
 80124e6:	f7ff ff9b 	bl	8012420 <pbuf_remove_header>
 80124ea:	4603      	mov	r3, r0
 80124ec:	e007      	b.n	80124fe <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80124ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80124f2:	787a      	ldrb	r2, [r7, #1]
 80124f4:	4619      	mov	r1, r3
 80124f6:	6878      	ldr	r0, [r7, #4]
 80124f8:	f7ff ff1a 	bl	8012330 <pbuf_add_header_impl>
 80124fc:	4603      	mov	r3, r0
  }
}
 80124fe:	4618      	mov	r0, r3
 8012500:	3708      	adds	r7, #8
 8012502:	46bd      	mov	sp, r7
 8012504:	bd80      	pop	{r7, pc}

08012506 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8012506:	b580      	push	{r7, lr}
 8012508:	b082      	sub	sp, #8
 801250a:	af00      	add	r7, sp, #0
 801250c:	6078      	str	r0, [r7, #4]
 801250e:	460b      	mov	r3, r1
 8012510:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8012512:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8012516:	2201      	movs	r2, #1
 8012518:	4619      	mov	r1, r3
 801251a:	6878      	ldr	r0, [r7, #4]
 801251c:	f7ff ffd2 	bl	80124c4 <pbuf_header_impl>
 8012520:	4603      	mov	r3, r0
}
 8012522:	4618      	mov	r0, r3
 8012524:	3708      	adds	r7, #8
 8012526:	46bd      	mov	sp, r7
 8012528:	bd80      	pop	{r7, pc}

0801252a <pbuf_free_header>:
 *                   takes an u16_t not s16_t!
 * @return the new head pbuf
 */
struct pbuf *
pbuf_free_header(struct pbuf *q, u16_t size)
{
 801252a:	b580      	push	{r7, lr}
 801252c:	b086      	sub	sp, #24
 801252e:	af00      	add	r7, sp, #0
 8012530:	6078      	str	r0, [r7, #4]
 8012532:	460b      	mov	r3, r1
 8012534:	807b      	strh	r3, [r7, #2]
  struct pbuf *p = q;
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	617b      	str	r3, [r7, #20]
  u16_t free_left = size;
 801253a:	887b      	ldrh	r3, [r7, #2]
 801253c:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 801253e:	e01c      	b.n	801257a <pbuf_free_header+0x50>
    if (free_left >= p->len) {
 8012540:	697b      	ldr	r3, [r7, #20]
 8012542:	895b      	ldrh	r3, [r3, #10]
 8012544:	8a7a      	ldrh	r2, [r7, #18]
 8012546:	429a      	cmp	r2, r3
 8012548:	d310      	bcc.n	801256c <pbuf_free_header+0x42>
      struct pbuf *f = p;
 801254a:	697b      	ldr	r3, [r7, #20]
 801254c:	60fb      	str	r3, [r7, #12]
      free_left = (u16_t)(free_left - p->len);
 801254e:	697b      	ldr	r3, [r7, #20]
 8012550:	895b      	ldrh	r3, [r3, #10]
 8012552:	8a7a      	ldrh	r2, [r7, #18]
 8012554:	1ad3      	subs	r3, r2, r3
 8012556:	827b      	strh	r3, [r7, #18]
      p = p->next;
 8012558:	697b      	ldr	r3, [r7, #20]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	617b      	str	r3, [r7, #20]
      f->next = 0;
 801255e:	68fb      	ldr	r3, [r7, #12]
 8012560:	2200      	movs	r2, #0
 8012562:	601a      	str	r2, [r3, #0]
      pbuf_free(f);
 8012564:	68f8      	ldr	r0, [r7, #12]
 8012566:	f000 f813 	bl	8012590 <pbuf_free>
 801256a:	e006      	b.n	801257a <pbuf_free_header+0x50>
    } else {
      pbuf_remove_header(p, free_left);
 801256c:	8a7b      	ldrh	r3, [r7, #18]
 801256e:	4619      	mov	r1, r3
 8012570:	6978      	ldr	r0, [r7, #20]
 8012572:	f7ff ff55 	bl	8012420 <pbuf_remove_header>
      free_left = 0;
 8012576:	2300      	movs	r3, #0
 8012578:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 801257a:	8a7b      	ldrh	r3, [r7, #18]
 801257c:	2b00      	cmp	r3, #0
 801257e:	d002      	beq.n	8012586 <pbuf_free_header+0x5c>
 8012580:	697b      	ldr	r3, [r7, #20]
 8012582:	2b00      	cmp	r3, #0
 8012584:	d1dc      	bne.n	8012540 <pbuf_free_header+0x16>
    }
  }
  return p;
 8012586:	697b      	ldr	r3, [r7, #20]
}
 8012588:	4618      	mov	r0, r3
 801258a:	3718      	adds	r7, #24
 801258c:	46bd      	mov	sp, r7
 801258e:	bd80      	pop	{r7, pc}

08012590 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8012590:	b580      	push	{r7, lr}
 8012592:	b088      	sub	sp, #32
 8012594:	af00      	add	r7, sp, #0
 8012596:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d10b      	bne.n	80125b6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	d106      	bne.n	80125b2 <pbuf_free+0x22>
 80125a4:	4b3b      	ldr	r3, [pc, #236]	@ (8012694 <pbuf_free+0x104>)
 80125a6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80125aa:	493b      	ldr	r1, [pc, #236]	@ (8012698 <pbuf_free+0x108>)
 80125ac:	483b      	ldr	r0, [pc, #236]	@ (801269c <pbuf_free+0x10c>)
 80125ae:	f00b ff21 	bl	801e3f4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80125b2:	2300      	movs	r3, #0
 80125b4:	e069      	b.n	801268a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80125b6:	2300      	movs	r3, #0
 80125b8:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80125ba:	e062      	b.n	8012682 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80125bc:	f00a f8d8 	bl	801c770 <sys_arch_protect>
 80125c0:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	7b9b      	ldrb	r3, [r3, #14]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d106      	bne.n	80125d8 <pbuf_free+0x48>
 80125ca:	4b32      	ldr	r3, [pc, #200]	@ (8012694 <pbuf_free+0x104>)
 80125cc:	f240 22f1 	movw	r2, #753	@ 0x2f1
 80125d0:	4933      	ldr	r1, [pc, #204]	@ (80126a0 <pbuf_free+0x110>)
 80125d2:	4832      	ldr	r0, [pc, #200]	@ (801269c <pbuf_free+0x10c>)
 80125d4:	f00b ff0e 	bl	801e3f4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	7b9b      	ldrb	r3, [r3, #14]
 80125dc:	3b01      	subs	r3, #1
 80125de:	b2da      	uxtb	r2, r3
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	739a      	strb	r2, [r3, #14]
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	7b9b      	ldrb	r3, [r3, #14]
 80125e8:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80125ea:	69b8      	ldr	r0, [r7, #24]
 80125ec:	f00a f8ce 	bl	801c78c <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80125f0:	7dfb      	ldrb	r3, [r7, #23]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d143      	bne.n	801267e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	7b1b      	ldrb	r3, [r3, #12]
 8012600:	f003 030f 	and.w	r3, r3, #15
 8012604:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	7b5b      	ldrb	r3, [r3, #13]
 801260a:	f003 0302 	and.w	r3, r3, #2
 801260e:	2b00      	cmp	r3, #0
 8012610:	d011      	beq.n	8012636 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8012616:	68bb      	ldr	r3, [r7, #8]
 8012618:	691b      	ldr	r3, [r3, #16]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d106      	bne.n	801262c <pbuf_free+0x9c>
 801261e:	4b1d      	ldr	r3, [pc, #116]	@ (8012694 <pbuf_free+0x104>)
 8012620:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8012624:	491f      	ldr	r1, [pc, #124]	@ (80126a4 <pbuf_free+0x114>)
 8012626:	481d      	ldr	r0, [pc, #116]	@ (801269c <pbuf_free+0x10c>)
 8012628:	f00b fee4 	bl	801e3f4 <iprintf>
        pc->custom_free_function(p);
 801262c:	68bb      	ldr	r3, [r7, #8]
 801262e:	691b      	ldr	r3, [r3, #16]
 8012630:	6878      	ldr	r0, [r7, #4]
 8012632:	4798      	blx	r3
 8012634:	e01d      	b.n	8012672 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8012636:	7bfb      	ldrb	r3, [r7, #15]
 8012638:	2b02      	cmp	r3, #2
 801263a:	d104      	bne.n	8012646 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 801263c:	6879      	ldr	r1, [r7, #4]
 801263e:	200d      	movs	r0, #13
 8012640:	f7ff f894 	bl	801176c <memp_free>
 8012644:	e015      	b.n	8012672 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8012646:	7bfb      	ldrb	r3, [r7, #15]
 8012648:	2b01      	cmp	r3, #1
 801264a:	d104      	bne.n	8012656 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 801264c:	6879      	ldr	r1, [r7, #4]
 801264e:	200c      	movs	r0, #12
 8012650:	f7ff f88c 	bl	801176c <memp_free>
 8012654:	e00d      	b.n	8012672 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8012656:	7bfb      	ldrb	r3, [r7, #15]
 8012658:	2b00      	cmp	r3, #0
 801265a:	d103      	bne.n	8012664 <pbuf_free+0xd4>
          mem_free(p);
 801265c:	6878      	ldr	r0, [r7, #4]
 801265e:	f7fe fcd1 	bl	8011004 <mem_free>
 8012662:	e006      	b.n	8012672 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8012664:	4b0b      	ldr	r3, [pc, #44]	@ (8012694 <pbuf_free+0x104>)
 8012666:	f240 320f 	movw	r2, #783	@ 0x30f
 801266a:	490f      	ldr	r1, [pc, #60]	@ (80126a8 <pbuf_free+0x118>)
 801266c:	480b      	ldr	r0, [pc, #44]	@ (801269c <pbuf_free+0x10c>)
 801266e:	f00b fec1 	bl	801e3f4 <iprintf>
        }
      }
      count++;
 8012672:	7ffb      	ldrb	r3, [r7, #31]
 8012674:	3301      	adds	r3, #1
 8012676:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8012678:	693b      	ldr	r3, [r7, #16]
 801267a:	607b      	str	r3, [r7, #4]
 801267c:	e001      	b.n	8012682 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801267e:	2300      	movs	r3, #0
 8012680:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	2b00      	cmp	r3, #0
 8012686:	d199      	bne.n	80125bc <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8012688:	7ffb      	ldrb	r3, [r7, #31]
}
 801268a:	4618      	mov	r0, r3
 801268c:	3720      	adds	r7, #32
 801268e:	46bd      	mov	sp, r7
 8012690:	bd80      	pop	{r7, pc}
 8012692:	bf00      	nop
 8012694:	0802274c 	.word	0x0802274c
 8012698:	080228b0 	.word	0x080228b0
 801269c:	080227ac 	.word	0x080227ac
 80126a0:	080228dc 	.word	0x080228dc
 80126a4:	080228f4 	.word	0x080228f4
 80126a8:	08022918 	.word	0x08022918

080126ac <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80126ac:	b480      	push	{r7}
 80126ae:	b085      	sub	sp, #20
 80126b0:	af00      	add	r7, sp, #0
 80126b2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80126b4:	2300      	movs	r3, #0
 80126b6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80126b8:	e005      	b.n	80126c6 <pbuf_clen+0x1a>
    ++len;
 80126ba:	89fb      	ldrh	r3, [r7, #14]
 80126bc:	3301      	adds	r3, #1
 80126be:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d1f6      	bne.n	80126ba <pbuf_clen+0xe>
  }
  return len;
 80126cc:	89fb      	ldrh	r3, [r7, #14]
}
 80126ce:	4618      	mov	r0, r3
 80126d0:	3714      	adds	r7, #20
 80126d2:	46bd      	mov	sp, r7
 80126d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d8:	4770      	bx	lr
	...

080126dc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80126dc:	b580      	push	{r7, lr}
 80126de:	b084      	sub	sp, #16
 80126e0:	af00      	add	r7, sp, #0
 80126e2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d016      	beq.n	8012718 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80126ea:	f00a f841 	bl	801c770 <sys_arch_protect>
 80126ee:	60f8      	str	r0, [r7, #12]
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	7b9b      	ldrb	r3, [r3, #14]
 80126f4:	3301      	adds	r3, #1
 80126f6:	b2da      	uxtb	r2, r3
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	739a      	strb	r2, [r3, #14]
 80126fc:	68f8      	ldr	r0, [r7, #12]
 80126fe:	f00a f845 	bl	801c78c <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	7b9b      	ldrb	r3, [r3, #14]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d106      	bne.n	8012718 <pbuf_ref+0x3c>
 801270a:	4b05      	ldr	r3, [pc, #20]	@ (8012720 <pbuf_ref+0x44>)
 801270c:	f240 3242 	movw	r2, #834	@ 0x342
 8012710:	4904      	ldr	r1, [pc, #16]	@ (8012724 <pbuf_ref+0x48>)
 8012712:	4805      	ldr	r0, [pc, #20]	@ (8012728 <pbuf_ref+0x4c>)
 8012714:	f00b fe6e 	bl	801e3f4 <iprintf>
  }
}
 8012718:	bf00      	nop
 801271a:	3710      	adds	r7, #16
 801271c:	46bd      	mov	sp, r7
 801271e:	bd80      	pop	{r7, pc}
 8012720:	0802274c 	.word	0x0802274c
 8012724:	0802292c 	.word	0x0802292c
 8012728:	080227ac 	.word	0x080227ac

0801272c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b084      	sub	sp, #16
 8012730:	af00      	add	r7, sp, #0
 8012732:	6078      	str	r0, [r7, #4]
 8012734:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	2b00      	cmp	r3, #0
 801273a:	d002      	beq.n	8012742 <pbuf_cat+0x16>
 801273c:	683b      	ldr	r3, [r7, #0]
 801273e:	2b00      	cmp	r3, #0
 8012740:	d107      	bne.n	8012752 <pbuf_cat+0x26>
 8012742:	4b20      	ldr	r3, [pc, #128]	@ (80127c4 <pbuf_cat+0x98>)
 8012744:	f240 3259 	movw	r2, #857	@ 0x359
 8012748:	491f      	ldr	r1, [pc, #124]	@ (80127c8 <pbuf_cat+0x9c>)
 801274a:	4820      	ldr	r0, [pc, #128]	@ (80127cc <pbuf_cat+0xa0>)
 801274c:	f00b fe52 	bl	801e3f4 <iprintf>
 8012750:	e034      	b.n	80127bc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	60fb      	str	r3, [r7, #12]
 8012756:	e00a      	b.n	801276e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	891a      	ldrh	r2, [r3, #8]
 801275c:	683b      	ldr	r3, [r7, #0]
 801275e:	891b      	ldrh	r3, [r3, #8]
 8012760:	4413      	add	r3, r2
 8012762:	b29a      	uxth	r2, r3
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	60fb      	str	r3, [r7, #12]
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d1f0      	bne.n	8012758 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8012776:	68fb      	ldr	r3, [r7, #12]
 8012778:	891a      	ldrh	r2, [r3, #8]
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	895b      	ldrh	r3, [r3, #10]
 801277e:	429a      	cmp	r2, r3
 8012780:	d006      	beq.n	8012790 <pbuf_cat+0x64>
 8012782:	4b10      	ldr	r3, [pc, #64]	@ (80127c4 <pbuf_cat+0x98>)
 8012784:	f240 3262 	movw	r2, #866	@ 0x362
 8012788:	4911      	ldr	r1, [pc, #68]	@ (80127d0 <pbuf_cat+0xa4>)
 801278a:	4810      	ldr	r0, [pc, #64]	@ (80127cc <pbuf_cat+0xa0>)
 801278c:	f00b fe32 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d006      	beq.n	80127a6 <pbuf_cat+0x7a>
 8012798:	4b0a      	ldr	r3, [pc, #40]	@ (80127c4 <pbuf_cat+0x98>)
 801279a:	f240 3263 	movw	r2, #867	@ 0x363
 801279e:	490d      	ldr	r1, [pc, #52]	@ (80127d4 <pbuf_cat+0xa8>)
 80127a0:	480a      	ldr	r0, [pc, #40]	@ (80127cc <pbuf_cat+0xa0>)
 80127a2:	f00b fe27 	bl	801e3f4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	891a      	ldrh	r2, [r3, #8]
 80127aa:	683b      	ldr	r3, [r7, #0]
 80127ac:	891b      	ldrh	r3, [r3, #8]
 80127ae:	4413      	add	r3, r2
 80127b0:	b29a      	uxth	r2, r3
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	683a      	ldr	r2, [r7, #0]
 80127ba:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80127bc:	3710      	adds	r7, #16
 80127be:	46bd      	mov	sp, r7
 80127c0:	bd80      	pop	{r7, pc}
 80127c2:	bf00      	nop
 80127c4:	0802274c 	.word	0x0802274c
 80127c8:	08022940 	.word	0x08022940
 80127cc:	080227ac 	.word	0x080227ac
 80127d0:	08022978 	.word	0x08022978
 80127d4:	080229a8 	.word	0x080229a8

080127d8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80127d8:	b580      	push	{r7, lr}
 80127da:	b082      	sub	sp, #8
 80127dc:	af00      	add	r7, sp, #0
 80127de:	6078      	str	r0, [r7, #4]
 80127e0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80127e2:	6839      	ldr	r1, [r7, #0]
 80127e4:	6878      	ldr	r0, [r7, #4]
 80127e6:	f7ff ffa1 	bl	801272c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80127ea:	6838      	ldr	r0, [r7, #0]
 80127ec:	f7ff ff76 	bl	80126dc <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80127f0:	bf00      	nop
 80127f2:	3708      	adds	r7, #8
 80127f4:	46bd      	mov	sp, r7
 80127f6:	bd80      	pop	{r7, pc}

080127f8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80127f8:	b580      	push	{r7, lr}
 80127fa:	b086      	sub	sp, #24
 80127fc:	af00      	add	r7, sp, #0
 80127fe:	6078      	str	r0, [r7, #4]
 8012800:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8012802:	2300      	movs	r3, #0
 8012804:	617b      	str	r3, [r7, #20]
 8012806:	2300      	movs	r3, #0
 8012808:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d008      	beq.n	8012822 <pbuf_copy+0x2a>
 8012810:	683b      	ldr	r3, [r7, #0]
 8012812:	2b00      	cmp	r3, #0
 8012814:	d005      	beq.n	8012822 <pbuf_copy+0x2a>
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	891a      	ldrh	r2, [r3, #8]
 801281a:	683b      	ldr	r3, [r7, #0]
 801281c:	891b      	ldrh	r3, [r3, #8]
 801281e:	429a      	cmp	r2, r3
 8012820:	d209      	bcs.n	8012836 <pbuf_copy+0x3e>
 8012822:	4b57      	ldr	r3, [pc, #348]	@ (8012980 <pbuf_copy+0x188>)
 8012824:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8012828:	4956      	ldr	r1, [pc, #344]	@ (8012984 <pbuf_copy+0x18c>)
 801282a:	4857      	ldr	r0, [pc, #348]	@ (8012988 <pbuf_copy+0x190>)
 801282c:	f00b fde2 	bl	801e3f4 <iprintf>
 8012830:	f06f 030f 	mvn.w	r3, #15
 8012834:	e09f      	b.n	8012976 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	895b      	ldrh	r3, [r3, #10]
 801283a:	461a      	mov	r2, r3
 801283c:	697b      	ldr	r3, [r7, #20]
 801283e:	1ad2      	subs	r2, r2, r3
 8012840:	683b      	ldr	r3, [r7, #0]
 8012842:	895b      	ldrh	r3, [r3, #10]
 8012844:	4619      	mov	r1, r3
 8012846:	693b      	ldr	r3, [r7, #16]
 8012848:	1acb      	subs	r3, r1, r3
 801284a:	429a      	cmp	r2, r3
 801284c:	d306      	bcc.n	801285c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801284e:	683b      	ldr	r3, [r7, #0]
 8012850:	895b      	ldrh	r3, [r3, #10]
 8012852:	461a      	mov	r2, r3
 8012854:	693b      	ldr	r3, [r7, #16]
 8012856:	1ad3      	subs	r3, r2, r3
 8012858:	60fb      	str	r3, [r7, #12]
 801285a:	e005      	b.n	8012868 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	895b      	ldrh	r3, [r3, #10]
 8012860:	461a      	mov	r2, r3
 8012862:	697b      	ldr	r3, [r7, #20]
 8012864:	1ad3      	subs	r3, r2, r3
 8012866:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	685a      	ldr	r2, [r3, #4]
 801286c:	697b      	ldr	r3, [r7, #20]
 801286e:	18d0      	adds	r0, r2, r3
 8012870:	683b      	ldr	r3, [r7, #0]
 8012872:	685a      	ldr	r2, [r3, #4]
 8012874:	693b      	ldr	r3, [r7, #16]
 8012876:	4413      	add	r3, r2
 8012878:	68fa      	ldr	r2, [r7, #12]
 801287a:	4619      	mov	r1, r3
 801287c:	f00b feb6 	bl	801e5ec <memcpy>
    offset_to += len;
 8012880:	697a      	ldr	r2, [r7, #20]
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	4413      	add	r3, r2
 8012886:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8012888:	693a      	ldr	r2, [r7, #16]
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	4413      	add	r3, r2
 801288e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	895b      	ldrh	r3, [r3, #10]
 8012894:	461a      	mov	r2, r3
 8012896:	697b      	ldr	r3, [r7, #20]
 8012898:	4293      	cmp	r3, r2
 801289a:	d906      	bls.n	80128aa <pbuf_copy+0xb2>
 801289c:	4b38      	ldr	r3, [pc, #224]	@ (8012980 <pbuf_copy+0x188>)
 801289e:	f240 32d9 	movw	r2, #985	@ 0x3d9
 80128a2:	493a      	ldr	r1, [pc, #232]	@ (801298c <pbuf_copy+0x194>)
 80128a4:	4838      	ldr	r0, [pc, #224]	@ (8012988 <pbuf_copy+0x190>)
 80128a6:	f00b fda5 	bl	801e3f4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80128aa:	683b      	ldr	r3, [r7, #0]
 80128ac:	895b      	ldrh	r3, [r3, #10]
 80128ae:	461a      	mov	r2, r3
 80128b0:	693b      	ldr	r3, [r7, #16]
 80128b2:	4293      	cmp	r3, r2
 80128b4:	d906      	bls.n	80128c4 <pbuf_copy+0xcc>
 80128b6:	4b32      	ldr	r3, [pc, #200]	@ (8012980 <pbuf_copy+0x188>)
 80128b8:	f240 32da 	movw	r2, #986	@ 0x3da
 80128bc:	4934      	ldr	r1, [pc, #208]	@ (8012990 <pbuf_copy+0x198>)
 80128be:	4832      	ldr	r0, [pc, #200]	@ (8012988 <pbuf_copy+0x190>)
 80128c0:	f00b fd98 	bl	801e3f4 <iprintf>
    if (offset_from >= p_from->len) {
 80128c4:	683b      	ldr	r3, [r7, #0]
 80128c6:	895b      	ldrh	r3, [r3, #10]
 80128c8:	461a      	mov	r2, r3
 80128ca:	693b      	ldr	r3, [r7, #16]
 80128cc:	4293      	cmp	r3, r2
 80128ce:	d304      	bcc.n	80128da <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80128d0:	2300      	movs	r3, #0
 80128d2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80128d4:	683b      	ldr	r3, [r7, #0]
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	895b      	ldrh	r3, [r3, #10]
 80128de:	461a      	mov	r2, r3
 80128e0:	697b      	ldr	r3, [r7, #20]
 80128e2:	4293      	cmp	r3, r2
 80128e4:	d114      	bne.n	8012910 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80128e6:	2300      	movs	r3, #0
 80128e8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	681b      	ldr	r3, [r3, #0]
 80128ee:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d10c      	bne.n	8012910 <pbuf_copy+0x118>
 80128f6:	683b      	ldr	r3, [r7, #0]
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d009      	beq.n	8012910 <pbuf_copy+0x118>
 80128fc:	4b20      	ldr	r3, [pc, #128]	@ (8012980 <pbuf_copy+0x188>)
 80128fe:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8012902:	4924      	ldr	r1, [pc, #144]	@ (8012994 <pbuf_copy+0x19c>)
 8012904:	4820      	ldr	r0, [pc, #128]	@ (8012988 <pbuf_copy+0x190>)
 8012906:	f00b fd75 	bl	801e3f4 <iprintf>
 801290a:	f06f 030f 	mvn.w	r3, #15
 801290e:	e032      	b.n	8012976 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8012910:	683b      	ldr	r3, [r7, #0]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d013      	beq.n	801293e <pbuf_copy+0x146>
 8012916:	683b      	ldr	r3, [r7, #0]
 8012918:	895a      	ldrh	r2, [r3, #10]
 801291a:	683b      	ldr	r3, [r7, #0]
 801291c:	891b      	ldrh	r3, [r3, #8]
 801291e:	429a      	cmp	r2, r3
 8012920:	d10d      	bne.n	801293e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8012922:	683b      	ldr	r3, [r7, #0]
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	2b00      	cmp	r3, #0
 8012928:	d009      	beq.n	801293e <pbuf_copy+0x146>
 801292a:	4b15      	ldr	r3, [pc, #84]	@ (8012980 <pbuf_copy+0x188>)
 801292c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8012930:	4919      	ldr	r1, [pc, #100]	@ (8012998 <pbuf_copy+0x1a0>)
 8012932:	4815      	ldr	r0, [pc, #84]	@ (8012988 <pbuf_copy+0x190>)
 8012934:	f00b fd5e 	bl	801e3f4 <iprintf>
 8012938:	f06f 0305 	mvn.w	r3, #5
 801293c:	e01b      	b.n	8012976 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d013      	beq.n	801296c <pbuf_copy+0x174>
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	895a      	ldrh	r2, [r3, #10]
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	891b      	ldrh	r3, [r3, #8]
 801294c:	429a      	cmp	r2, r3
 801294e:	d10d      	bne.n	801296c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	2b00      	cmp	r3, #0
 8012956:	d009      	beq.n	801296c <pbuf_copy+0x174>
 8012958:	4b09      	ldr	r3, [pc, #36]	@ (8012980 <pbuf_copy+0x188>)
 801295a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801295e:	490e      	ldr	r1, [pc, #56]	@ (8012998 <pbuf_copy+0x1a0>)
 8012960:	4809      	ldr	r0, [pc, #36]	@ (8012988 <pbuf_copy+0x190>)
 8012962:	f00b fd47 	bl	801e3f4 <iprintf>
 8012966:	f06f 0305 	mvn.w	r3, #5
 801296a:	e004      	b.n	8012976 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 801296c:	683b      	ldr	r3, [r7, #0]
 801296e:	2b00      	cmp	r3, #0
 8012970:	f47f af61 	bne.w	8012836 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8012974:	2300      	movs	r3, #0
}
 8012976:	4618      	mov	r0, r3
 8012978:	3718      	adds	r7, #24
 801297a:	46bd      	mov	sp, r7
 801297c:	bd80      	pop	{r7, pc}
 801297e:	bf00      	nop
 8012980:	0802274c 	.word	0x0802274c
 8012984:	080229f4 	.word	0x080229f4
 8012988:	080227ac 	.word	0x080227ac
 801298c:	08022a24 	.word	0x08022a24
 8012990:	08022a3c 	.word	0x08022a3c
 8012994:	08022a58 	.word	0x08022a58
 8012998:	08022a68 	.word	0x08022a68

0801299c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801299c:	b580      	push	{r7, lr}
 801299e:	b088      	sub	sp, #32
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	60f8      	str	r0, [r7, #12]
 80129a4:	60b9      	str	r1, [r7, #8]
 80129a6:	4611      	mov	r1, r2
 80129a8:	461a      	mov	r2, r3
 80129aa:	460b      	mov	r3, r1
 80129ac:	80fb      	strh	r3, [r7, #6]
 80129ae:	4613      	mov	r3, r2
 80129b0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80129b2:	2300      	movs	r3, #0
 80129b4:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80129b6:	2300      	movs	r3, #0
 80129b8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d108      	bne.n	80129d2 <pbuf_copy_partial+0x36>
 80129c0:	4b2b      	ldr	r3, [pc, #172]	@ (8012a70 <pbuf_copy_partial+0xd4>)
 80129c2:	f240 420a 	movw	r2, #1034	@ 0x40a
 80129c6:	492b      	ldr	r1, [pc, #172]	@ (8012a74 <pbuf_copy_partial+0xd8>)
 80129c8:	482b      	ldr	r0, [pc, #172]	@ (8012a78 <pbuf_copy_partial+0xdc>)
 80129ca:	f00b fd13 	bl	801e3f4 <iprintf>
 80129ce:	2300      	movs	r3, #0
 80129d0:	e04a      	b.n	8012a68 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80129d2:	68bb      	ldr	r3, [r7, #8]
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d108      	bne.n	80129ea <pbuf_copy_partial+0x4e>
 80129d8:	4b25      	ldr	r3, [pc, #148]	@ (8012a70 <pbuf_copy_partial+0xd4>)
 80129da:	f240 420b 	movw	r2, #1035	@ 0x40b
 80129de:	4927      	ldr	r1, [pc, #156]	@ (8012a7c <pbuf_copy_partial+0xe0>)
 80129e0:	4825      	ldr	r0, [pc, #148]	@ (8012a78 <pbuf_copy_partial+0xdc>)
 80129e2:	f00b fd07 	bl	801e3f4 <iprintf>
 80129e6:	2300      	movs	r3, #0
 80129e8:	e03e      	b.n	8012a68 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	61fb      	str	r3, [r7, #28]
 80129ee:	e034      	b.n	8012a5a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80129f0:	88bb      	ldrh	r3, [r7, #4]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d00a      	beq.n	8012a0c <pbuf_copy_partial+0x70>
 80129f6:	69fb      	ldr	r3, [r7, #28]
 80129f8:	895b      	ldrh	r3, [r3, #10]
 80129fa:	88ba      	ldrh	r2, [r7, #4]
 80129fc:	429a      	cmp	r2, r3
 80129fe:	d305      	bcc.n	8012a0c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8012a00:	69fb      	ldr	r3, [r7, #28]
 8012a02:	895b      	ldrh	r3, [r3, #10]
 8012a04:	88ba      	ldrh	r2, [r7, #4]
 8012a06:	1ad3      	subs	r3, r2, r3
 8012a08:	80bb      	strh	r3, [r7, #4]
 8012a0a:	e023      	b.n	8012a54 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8012a0c:	69fb      	ldr	r3, [r7, #28]
 8012a0e:	895a      	ldrh	r2, [r3, #10]
 8012a10:	88bb      	ldrh	r3, [r7, #4]
 8012a12:	1ad3      	subs	r3, r2, r3
 8012a14:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8012a16:	8b3a      	ldrh	r2, [r7, #24]
 8012a18:	88fb      	ldrh	r3, [r7, #6]
 8012a1a:	429a      	cmp	r2, r3
 8012a1c:	d901      	bls.n	8012a22 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8012a1e:	88fb      	ldrh	r3, [r7, #6]
 8012a20:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8012a22:	8b7b      	ldrh	r3, [r7, #26]
 8012a24:	68ba      	ldr	r2, [r7, #8]
 8012a26:	18d0      	adds	r0, r2, r3
 8012a28:	69fb      	ldr	r3, [r7, #28]
 8012a2a:	685a      	ldr	r2, [r3, #4]
 8012a2c:	88bb      	ldrh	r3, [r7, #4]
 8012a2e:	4413      	add	r3, r2
 8012a30:	8b3a      	ldrh	r2, [r7, #24]
 8012a32:	4619      	mov	r1, r3
 8012a34:	f00b fdda 	bl	801e5ec <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8012a38:	8afa      	ldrh	r2, [r7, #22]
 8012a3a:	8b3b      	ldrh	r3, [r7, #24]
 8012a3c:	4413      	add	r3, r2
 8012a3e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8012a40:	8b7a      	ldrh	r2, [r7, #26]
 8012a42:	8b3b      	ldrh	r3, [r7, #24]
 8012a44:	4413      	add	r3, r2
 8012a46:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8012a48:	88fa      	ldrh	r2, [r7, #6]
 8012a4a:	8b3b      	ldrh	r3, [r7, #24]
 8012a4c:	1ad3      	subs	r3, r2, r3
 8012a4e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8012a50:	2300      	movs	r3, #0
 8012a52:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8012a54:	69fb      	ldr	r3, [r7, #28]
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	61fb      	str	r3, [r7, #28]
 8012a5a:	88fb      	ldrh	r3, [r7, #6]
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d002      	beq.n	8012a66 <pbuf_copy_partial+0xca>
 8012a60:	69fb      	ldr	r3, [r7, #28]
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d1c4      	bne.n	80129f0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8012a66:	8afb      	ldrh	r3, [r7, #22]
}
 8012a68:	4618      	mov	r0, r3
 8012a6a:	3720      	adds	r7, #32
 8012a6c:	46bd      	mov	sp, r7
 8012a6e:	bd80      	pop	{r7, pc}
 8012a70:	0802274c 	.word	0x0802274c
 8012a74:	08022a94 	.word	0x08022a94
 8012a78:	080227ac 	.word	0x080227ac
 8012a7c:	08022ab4 	.word	0x08022ab4

08012a80 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8012a80:	b580      	push	{r7, lr}
 8012a82:	b084      	sub	sp, #16
 8012a84:	af00      	add	r7, sp, #0
 8012a86:	4603      	mov	r3, r0
 8012a88:	603a      	str	r2, [r7, #0]
 8012a8a:	71fb      	strb	r3, [r7, #7]
 8012a8c:	460b      	mov	r3, r1
 8012a8e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8012a90:	683b      	ldr	r3, [r7, #0]
 8012a92:	8919      	ldrh	r1, [r3, #8]
 8012a94:	88ba      	ldrh	r2, [r7, #4]
 8012a96:	79fb      	ldrb	r3, [r7, #7]
 8012a98:	4618      	mov	r0, r3
 8012a9a:	f7ff fa63 	bl	8011f64 <pbuf_alloc>
 8012a9e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d101      	bne.n	8012aaa <pbuf_clone+0x2a>
    return NULL;
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	e011      	b.n	8012ace <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8012aaa:	6839      	ldr	r1, [r7, #0]
 8012aac:	68f8      	ldr	r0, [r7, #12]
 8012aae:	f7ff fea3 	bl	80127f8 <pbuf_copy>
 8012ab2:	4603      	mov	r3, r0
 8012ab4:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8012ab6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d006      	beq.n	8012acc <pbuf_clone+0x4c>
 8012abe:	4b06      	ldr	r3, [pc, #24]	@ (8012ad8 <pbuf_clone+0x58>)
 8012ac0:	f240 5224 	movw	r2, #1316	@ 0x524
 8012ac4:	4905      	ldr	r1, [pc, #20]	@ (8012adc <pbuf_clone+0x5c>)
 8012ac6:	4806      	ldr	r0, [pc, #24]	@ (8012ae0 <pbuf_clone+0x60>)
 8012ac8:	f00b fc94 	bl	801e3f4 <iprintf>
  return q;
 8012acc:	68fb      	ldr	r3, [r7, #12]
}
 8012ace:	4618      	mov	r0, r3
 8012ad0:	3710      	adds	r7, #16
 8012ad2:	46bd      	mov	sp, r7
 8012ad4:	bd80      	pop	{r7, pc}
 8012ad6:	bf00      	nop
 8012ad8:	0802274c 	.word	0x0802274c
 8012adc:	08022bc0 	.word	0x08022bc0
 8012ae0:	080227ac 	.word	0x080227ac

08012ae4 <raw_input_local_match>:
/** The list of RAW PCBs */
static struct raw_pcb *raw_pcbs;

static u8_t
raw_input_local_match(struct raw_pcb *pcb, u8_t broadcast)
{
 8012ae4:	b480      	push	{r7}
 8012ae6:	b083      	sub	sp, #12
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	6078      	str	r0, [r7, #4]
 8012aec:	460b      	mov	r3, r1
 8012aee:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	7a1b      	ldrb	r3, [r3, #8]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d00b      	beq.n	8012b10 <raw_input_local_match+0x2c>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	7a1a      	ldrb	r2, [r3, #8]
 8012afc:	4b15      	ldr	r3, [pc, #84]	@ (8012b54 <raw_input_local_match+0x70>)
 8012afe:	685b      	ldr	r3, [r3, #4]
 8012b00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012b04:	3301      	adds	r3, #1
 8012b06:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012b08:	429a      	cmp	r2, r3
 8012b0a:	d001      	beq.n	8012b10 <raw_input_local_match+0x2c>
    return 0;
 8012b0c:	2300      	movs	r3, #0
 8012b0e:	e01b      	b.n	8012b48 <raw_input_local_match+0x64>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: receive all broadcasts
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8012b10:	78fb      	ldrb	r3, [r7, #3]
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d008      	beq.n	8012b28 <raw_input_local_match+0x44>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d003      	beq.n	8012b24 <raw_input_local_match+0x40>
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d110      	bne.n	8012b46 <raw_input_local_match+0x62>
          return 1;
 8012b24:	2301      	movs	r3, #1
 8012b26:	e00f      	b.n	8012b48 <raw_input_local_match+0x64>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: catch all or exact match */
      if (ip_addr_isany(&pcb->local_ip) ||
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d009      	beq.n	8012b42 <raw_input_local_match+0x5e>
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d005      	beq.n	8012b42 <raw_input_local_match+0x5e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	681a      	ldr	r2, [r3, #0]
 8012b3a:	4b06      	ldr	r3, [pc, #24]	@ (8012b54 <raw_input_local_match+0x70>)
 8012b3c:	695b      	ldr	r3, [r3, #20]
      if (ip_addr_isany(&pcb->local_ip) ||
 8012b3e:	429a      	cmp	r2, r3
 8012b40:	d101      	bne.n	8012b46 <raw_input_local_match+0x62>
        return 1;
 8012b42:	2301      	movs	r3, #1
 8012b44:	e000      	b.n	8012b48 <raw_input_local_match+0x64>
      }
  }

  return 0;
 8012b46:	2300      	movs	r3, #0
}
 8012b48:	4618      	mov	r0, r3
 8012b4a:	370c      	adds	r7, #12
 8012b4c:	46bd      	mov	sp, r7
 8012b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b52:	4770      	bx	lr
 8012b54:	2000c1c4 	.word	0x2000c1c4

08012b58 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 8012b58:	b590      	push	{r4, r7, lr}
 8012b5a:	b089      	sub	sp, #36	@ 0x24
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	6078      	str	r0, [r7, #4]
 8012b60:	6039      	str	r1, [r7, #0]
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
 8012b62:	2300      	movs	r3, #0
 8012b64:	75fb      	strb	r3, [r7, #23]
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8012b66:	4b37      	ldr	r3, [pc, #220]	@ (8012c44 <raw_input+0xec>)
 8012b68:	695b      	ldr	r3, [r3, #20]
 8012b6a:	4a36      	ldr	r2, [pc, #216]	@ (8012c44 <raw_input+0xec>)
 8012b6c:	6812      	ldr	r2, [r2, #0]
 8012b6e:	4611      	mov	r1, r2
 8012b70:	4618      	mov	r0, r3
 8012b72:	f008 fce3 	bl	801b53c <ip4_addr_isbroadcast_u32>
 8012b76:	4603      	mov	r3, r0
 8012b78:	75bb      	strb	r3, [r7, #22]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	685b      	ldr	r3, [r3, #4]
 8012b7e:	7a5b      	ldrb	r3, [r3, #9]
 8012b80:	82bb      	strh	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
 8012b82:	2300      	movs	r3, #0
 8012b84:	61bb      	str	r3, [r7, #24]
  pcb = raw_pcbs;
 8012b86:	4b30      	ldr	r3, [pc, #192]	@ (8012c48 <raw_input+0xf0>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	61fb      	str	r3, [r7, #28]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 8012b8c:	e052      	b.n	8012c34 <raw_input+0xdc>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8012b8e:	69fb      	ldr	r3, [r7, #28]
 8012b90:	7c1b      	ldrb	r3, [r3, #16]
 8012b92:	461a      	mov	r2, r3
 8012b94:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8012b98:	429a      	cmp	r2, r3
 8012b9a:	d146      	bne.n	8012c2a <raw_input+0xd2>
 8012b9c:	7dbb      	ldrb	r3, [r7, #22]
 8012b9e:	4619      	mov	r1, r3
 8012ba0:	69f8      	ldr	r0, [r7, #28]
 8012ba2:	f7ff ff9f 	bl	8012ae4 <raw_input_local_match>
 8012ba6:	4603      	mov	r3, r0
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d03e      	beq.n	8012c2a <raw_input+0xd2>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8012bac:	69fb      	ldr	r3, [r7, #28]
 8012bae:	7c5b      	ldrb	r3, [r3, #17]
 8012bb0:	f003 0301 	and.w	r3, r3, #1
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d005      	beq.n	8012bc4 <raw_input+0x6c>
         ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8012bb8:	69fb      	ldr	r3, [r7, #28]
 8012bba:	685a      	ldr	r2, [r3, #4]
 8012bbc:	4b21      	ldr	r3, [pc, #132]	@ (8012c44 <raw_input+0xec>)
 8012bbe:	691b      	ldr	r3, [r3, #16]
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8012bc0:	429a      	cmp	r2, r3
 8012bc2:	d132      	bne.n	8012c2a <raw_input+0xd2>
      /* receive callback function available? */
      if (pcb->recv != NULL) {
 8012bc4:	69fb      	ldr	r3, [r7, #28]
 8012bc6:	695b      	ldr	r3, [r3, #20]
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d02e      	beq.n	8012c2a <raw_input+0xd2>
        u8_t eaten;
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	685b      	ldr	r3, [r3, #4]
 8012bd0:	613b      	str	r3, [r7, #16]
#endif
        ret = RAW_INPUT_DELIVERED;
 8012bd2:	2302      	movs	r3, #2
 8012bd4:	75fb      	strb	r3, [r7, #23]
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8012bd6:	69fb      	ldr	r3, [r7, #28]
 8012bd8:	695c      	ldr	r4, [r3, #20]
 8012bda:	69fb      	ldr	r3, [r7, #28]
 8012bdc:	6998      	ldr	r0, [r3, #24]
 8012bde:	4b1b      	ldr	r3, [pc, #108]	@ (8012c4c <raw_input+0xf4>)
 8012be0:	687a      	ldr	r2, [r7, #4]
 8012be2:	69f9      	ldr	r1, [r7, #28]
 8012be4:	47a0      	blx	r4
 8012be6:	4603      	mov	r3, r0
 8012be8:	73fb      	strb	r3, [r7, #15]
        if (eaten != 0) {
 8012bea:	7bfb      	ldrb	r3, [r7, #15]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d011      	beq.n	8012c14 <raw_input+0xbc>
          /* receive function ate the packet */
          p = NULL;
 8012bf0:	2300      	movs	r3, #0
 8012bf2:	607b      	str	r3, [r7, #4]
          if (prev != NULL) {
 8012bf4:	69bb      	ldr	r3, [r7, #24]
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d00a      	beq.n	8012c10 <raw_input+0xb8>
            /* move the pcb to the front of raw_pcbs so that is
               found faster next time */
            prev->next = pcb->next;
 8012bfa:	69fb      	ldr	r3, [r7, #28]
 8012bfc:	68da      	ldr	r2, [r3, #12]
 8012bfe:	69bb      	ldr	r3, [r7, #24]
 8012c00:	60da      	str	r2, [r3, #12]
            pcb->next = raw_pcbs;
 8012c02:	4b11      	ldr	r3, [pc, #68]	@ (8012c48 <raw_input+0xf0>)
 8012c04:	681a      	ldr	r2, [r3, #0]
 8012c06:	69fb      	ldr	r3, [r7, #28]
 8012c08:	60da      	str	r2, [r3, #12]
            raw_pcbs = pcb;
 8012c0a:	4a0f      	ldr	r2, [pc, #60]	@ (8012c48 <raw_input+0xf0>)
 8012c0c:	69fb      	ldr	r3, [r7, #28]
 8012c0e:	6013      	str	r3, [r2, #0]
          }
          return RAW_INPUT_EATEN;
 8012c10:	2301      	movs	r3, #1
 8012c12:	e013      	b.n	8012c3c <raw_input+0xe4>
        } else {
          /* sanity-check that the receive callback did not alter the pbuf */
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	685b      	ldr	r3, [r3, #4]
 8012c18:	693a      	ldr	r2, [r7, #16]
 8012c1a:	429a      	cmp	r2, r3
 8012c1c:	d005      	beq.n	8012c2a <raw_input+0xd2>
 8012c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8012c50 <raw_input+0xf8>)
 8012c20:	22c0      	movs	r2, #192	@ 0xc0
 8012c22:	490c      	ldr	r1, [pc, #48]	@ (8012c54 <raw_input+0xfc>)
 8012c24:	480c      	ldr	r0, [pc, #48]	@ (8012c58 <raw_input+0x100>)
 8012c26:	f00b fbe5 	bl	801e3f4 <iprintf>
        }
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
 8012c2a:	69fb      	ldr	r3, [r7, #28]
 8012c2c:	61bb      	str	r3, [r7, #24]
    pcb = pcb->next;
 8012c2e:	69fb      	ldr	r3, [r7, #28]
 8012c30:	68db      	ldr	r3, [r3, #12]
 8012c32:	61fb      	str	r3, [r7, #28]
  while (pcb != NULL) {
 8012c34:	69fb      	ldr	r3, [r7, #28]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d1a9      	bne.n	8012b8e <raw_input+0x36>
  }
  return ret;
 8012c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8012c3c:	4618      	mov	r0, r3
 8012c3e:	3724      	adds	r7, #36	@ 0x24
 8012c40:	46bd      	mov	sp, r7
 8012c42:	bd90      	pop	{r4, r7, pc}
 8012c44:	2000c1c4 	.word	0x2000c1c4
 8012c48:	2000f33c 	.word	0x2000f33c
 8012c4c:	2000c1d4 	.word	0x2000c1d4
 8012c50:	08022bd4 	.word	0x08022bd4
 8012c54:	08022c04 	.word	0x08022c04
 8012c58:	08022c50 	.word	0x08022c50

08012c5c <raw_bind>:
 *
 * @see raw_disconnect()
 */
err_t
raw_bind(struct raw_pcb *pcb, const ip_addr_t *ipaddr)
{
 8012c5c:	b480      	push	{r7}
 8012c5e:	b083      	sub	sp, #12
 8012c60:	af00      	add	r7, sp, #0
 8012c62:	6078      	str	r0, [r7, #4]
 8012c64:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb == NULL) || (ipaddr == NULL)) {
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d002      	beq.n	8012c72 <raw_bind+0x16>
 8012c6c:	683b      	ldr	r3, [r7, #0]
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d102      	bne.n	8012c78 <raw_bind+0x1c>
    return ERR_VAL;
 8012c72:	f06f 0305 	mvn.w	r3, #5
 8012c76:	e009      	b.n	8012c8c <raw_bind+0x30>
  }
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8012c78:	683b      	ldr	r3, [r7, #0]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d002      	beq.n	8012c84 <raw_bind+0x28>
 8012c7e:	683b      	ldr	r3, [r7, #0]
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	e000      	b.n	8012c86 <raw_bind+0x2a>
 8012c84:	2300      	movs	r3, #0
 8012c86:	687a      	ldr	r2, [r7, #4]
 8012c88:	6013      	str	r3, [r2, #0]
  if (IP_IS_V6(&pcb->local_ip) &&
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->local_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->local_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */
  return ERR_OK;
 8012c8a:	2300      	movs	r3, #0
}
 8012c8c:	4618      	mov	r0, r3
 8012c8e:	370c      	adds	r7, #12
 8012c90:	46bd      	mov	sp, r7
 8012c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c96:	4770      	bx	lr

08012c98 <raw_bind_netif>:
 *
 * @see raw_disconnect()
 */
void
raw_bind_netif(struct raw_pcb *pcb, const struct netif *netif)
{
 8012c98:	b480      	push	{r7}
 8012c9a:	b083      	sub	sp, #12
 8012c9c:	af00      	add	r7, sp, #0
 8012c9e:	6078      	str	r0, [r7, #4]
 8012ca0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (netif != NULL) {
 8012ca2:	683b      	ldr	r3, [r7, #0]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d007      	beq.n	8012cb8 <raw_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 8012ca8:	683b      	ldr	r3, [r7, #0]
 8012caa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012cae:	3301      	adds	r3, #1
 8012cb0:	b2da      	uxtb	r2, r3
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8012cb6:	e002      	b.n	8012cbe <raw_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	2200      	movs	r2, #0
 8012cbc:	721a      	strb	r2, [r3, #8]
}
 8012cbe:	bf00      	nop
 8012cc0:	370c      	adds	r7, #12
 8012cc2:	46bd      	mov	sp, r7
 8012cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cc8:	4770      	bx	lr

08012cca <raw_recv>:
 * - not free the packet, and return zero. The packet will be matched
 *   against further PCBs and/or forwarded to another protocol layers.
 */
void
raw_recv(struct raw_pcb *pcb, raw_recv_fn recv, void *recv_arg)
{
 8012cca:	b480      	push	{r7}
 8012ccc:	b085      	sub	sp, #20
 8012cce:	af00      	add	r7, sp, #0
 8012cd0:	60f8      	str	r0, [r7, #12]
 8012cd2:	60b9      	str	r1, [r7, #8]
 8012cd4:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();
  /* remember recv() callback and user data */
  pcb->recv = recv;
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	68ba      	ldr	r2, [r7, #8]
 8012cda:	615a      	str	r2, [r3, #20]
  pcb->recv_arg = recv_arg;
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	687a      	ldr	r2, [r7, #4]
 8012ce0:	619a      	str	r2, [r3, #24]
}
 8012ce2:	bf00      	nop
 8012ce4:	3714      	adds	r7, #20
 8012ce6:	46bd      	mov	sp, r7
 8012ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cec:	4770      	bx	lr

08012cee <raw_sendto>:
 * @param ipaddr the destination address of the IP packet
 *
 */
err_t
raw_sendto(struct raw_pcb *pcb, struct pbuf *p, const ip_addr_t *ipaddr)
{
 8012cee:	b580      	push	{r7, lr}
 8012cf0:	b088      	sub	sp, #32
 8012cf2:	af02      	add	r7, sp, #8
 8012cf4:	60f8      	str	r0, [r7, #12]
 8012cf6:	60b9      	str	r1, [r7, #8]
 8012cf8:	607a      	str	r2, [r7, #4]
  struct netif *netif;
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (ipaddr == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, ipaddr)) {
 8012cfa:	68fb      	ldr	r3, [r7, #12]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d002      	beq.n	8012d06 <raw_sendto+0x18>
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d102      	bne.n	8012d0c <raw_sendto+0x1e>
    return ERR_VAL;
 8012d06:	f06f 0305 	mvn.w	r3, #5
 8012d0a:	e035      	b.n	8012d78 <raw_sendto+0x8a>
  }

  LWIP_DEBUGF(RAW_DEBUG | LWIP_DBG_TRACE, ("raw_sendto\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8012d0c:	68fb      	ldr	r3, [r7, #12]
 8012d0e:	7a1b      	ldrb	r3, [r3, #8]
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d006      	beq.n	8012d22 <raw_sendto+0x34>
    netif = netif_get_by_index(pcb->netif_idx);
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	7a1b      	ldrb	r3, [r3, #8]
 8012d18:	4618      	mov	r0, r3
 8012d1a:	f7ff f841 	bl	8011da0 <netif_get_by_index>
 8012d1e:	6178      	str	r0, [r7, #20]
 8012d20:	e003      	b.n	8012d2a <raw_sendto+0x3c>
    }

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      netif = ip_route(&pcb->local_ip, ipaddr);
 8012d22:	6878      	ldr	r0, [r7, #4]
 8012d24:	f008 f968 	bl	801aff8 <ip4_route>
 8012d28:	6178      	str	r0, [r7, #20]
    }
  }

  if (netif == NULL) {
 8012d2a:	697b      	ldr	r3, [r7, #20]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d102      	bne.n	8012d36 <raw_sendto+0x48>
    LWIP_DEBUGF(RAW_DEBUG | LWIP_DBG_LEVEL_WARNING, ("raw_sendto: No route to "));
    ip_addr_debug_print(RAW_DEBUG | LWIP_DBG_LEVEL_WARNING, ipaddr);
    return ERR_RTE;
 8012d30:	f06f 0303 	mvn.w	r3, #3
 8012d34:	e020      	b.n	8012d78 <raw_sendto+0x8a>
  }

  if (ip_addr_isany(&pcb->local_ip) || ip_addr_ismulticast(&pcb->local_ip)) {
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d009      	beq.n	8012d50 <raw_sendto+0x62>
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	d005      	beq.n	8012d50 <raw_sendto+0x62>
 8012d44:	68fb      	ldr	r3, [r7, #12]
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012d4c:	2be0      	cmp	r3, #224	@ 0xe0
 8012d4e:	d108      	bne.n	8012d62 <raw_sendto+0x74>
    /* use outgoing network interface IP address as source address */
    src_ip = ip_netif_get_local_ip(netif, ipaddr);
 8012d50:	697b      	ldr	r3, [r7, #20]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d002      	beq.n	8012d5c <raw_sendto+0x6e>
 8012d56:	697b      	ldr	r3, [r7, #20]
 8012d58:	3304      	adds	r3, #4
 8012d5a:	e000      	b.n	8012d5e <raw_sendto+0x70>
 8012d5c:	2300      	movs	r3, #0
 8012d5e:	613b      	str	r3, [r7, #16]
 8012d60:	e001      	b.n	8012d66 <raw_sendto+0x78>
      return ERR_RTE;
    }
#endif /* LWIP_IPV6 */
  } else {
    /* use RAW PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	613b      	str	r3, [r7, #16]
  }

  return raw_sendto_if_src(pcb, p, ipaddr, netif, src_ip);
 8012d66:	693b      	ldr	r3, [r7, #16]
 8012d68:	9300      	str	r3, [sp, #0]
 8012d6a:	697b      	ldr	r3, [r7, #20]
 8012d6c:	687a      	ldr	r2, [r7, #4]
 8012d6e:	68b9      	ldr	r1, [r7, #8]
 8012d70:	68f8      	ldr	r0, [r7, #12]
 8012d72:	f000 f805 	bl	8012d80 <raw_sendto_if_src>
 8012d76:	4603      	mov	r3, r0
}
 8012d78:	4618      	mov	r0, r3
 8012d7a:	3718      	adds	r7, #24
 8012d7c:	46bd      	mov	sp, r7
 8012d7e:	bd80      	pop	{r7, pc}

08012d80 <raw_sendto_if_src>:
 * @param src_ip source IP address
 */
err_t
raw_sendto_if_src(struct raw_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  struct netif *netif, const ip_addr_t *src_ip)
{
 8012d80:	b580      	push	{r7, lr}
 8012d82:	b08a      	sub	sp, #40	@ 0x28
 8012d84:	af04      	add	r7, sp, #16
 8012d86:	60f8      	str	r0, [r7, #12]
 8012d88:	60b9      	str	r1, [r7, #8]
 8012d8a:	607a      	str	r2, [r7, #4]
 8012d8c:	603b      	str	r3, [r7, #0]
  u16_t header_size;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  if ((pcb == NULL) || (dst_ip == NULL) || (netif == NULL) || (src_ip == NULL) ||
 8012d8e:	68fb      	ldr	r3, [r7, #12]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d008      	beq.n	8012da6 <raw_sendto_if_src+0x26>
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d005      	beq.n	8012da6 <raw_sendto_if_src+0x26>
 8012d9a:	683b      	ldr	r3, [r7, #0]
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d002      	beq.n	8012da6 <raw_sendto_if_src+0x26>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 8012da0:	6a3b      	ldr	r3, [r7, #32]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d102      	bne.n	8012dac <raw_sendto_if_src+0x2c>
    return ERR_VAL;
 8012da6:	f06f 0305 	mvn.w	r3, #5
 8012daa:	e07b      	b.n	8012ea4 <raw_sendto_if_src+0x124>
  }

  header_size = (
 8012dac:	2314      	movs	r3, #20
 8012dae:	827b      	strh	r3, [r7, #18]
                  IP6_HLEN);
#endif

  /* Handle the HDRINCL option as an exception: none of the code below applies
   * to this case, and sending the packet needs to be done differently too. */
  if (pcb->flags & RAW_FLAGS_HDRINCL) {
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	7c5b      	ldrb	r3, [r3, #17]
 8012db4:	f003 0302 	and.w	r3, r3, #2
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d018      	beq.n	8012dee <raw_sendto_if_src+0x6e>
    /* A full header *must* be present in the first pbuf of the chain, as the
     * output routines may access its fields directly. */
    if (p->len < header_size) {
 8012dbc:	68bb      	ldr	r3, [r7, #8]
 8012dbe:	895b      	ldrh	r3, [r3, #10]
 8012dc0:	8a7a      	ldrh	r2, [r7, #18]
 8012dc2:	429a      	cmp	r2, r3
 8012dc4:	d902      	bls.n	8012dcc <raw_sendto_if_src+0x4c>
      return ERR_VAL;
 8012dc6:	f06f 0305 	mvn.w	r3, #5
 8012dca:	e06b      	b.n	8012ea4 <raw_sendto_if_src+0x124>
    }
    /* @todo multicast loop support, if at all desired for this scenario.. */
    NETIF_SET_HINTS(netif, &pcb->netif_hints);
    err = ip_output_if_hdrincl(p, src_ip, dst_ip, netif);
 8012dcc:	683b      	ldr	r3, [r7, #0]
 8012dce:	9302      	str	r3, [sp, #8]
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	9301      	str	r3, [sp, #4]
 8012dd4:	2300      	movs	r3, #0
 8012dd6:	9300      	str	r3, [sp, #0]
 8012dd8:	2300      	movs	r3, #0
 8012dda:	2200      	movs	r2, #0
 8012ddc:	6a39      	ldr	r1, [r7, #32]
 8012dde:	68b8      	ldr	r0, [r7, #8]
 8012de0:	f008 fad4 	bl	801b38c <ip4_output_if>
 8012de4:	4603      	mov	r3, r0
 8012de6:	743b      	strb	r3, [r7, #16]
    NETIF_RESET_HINTS(netif);
    return err;
 8012de8:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8012dec:	e05a      	b.n	8012ea4 <raw_sendto_if_src+0x124>
  }

  /* packet too large to add an IP header without causing an overflow? */
  if ((u16_t)(p->tot_len + header_size) < p->tot_len) {
 8012dee:	68bb      	ldr	r3, [r7, #8]
 8012df0:	891a      	ldrh	r2, [r3, #8]
 8012df2:	8a7b      	ldrh	r3, [r7, #18]
 8012df4:	4413      	add	r3, r2
 8012df6:	b29a      	uxth	r2, r3
 8012df8:	68bb      	ldr	r3, [r7, #8]
 8012dfa:	891b      	ldrh	r3, [r3, #8]
 8012dfc:	429a      	cmp	r2, r3
 8012dfe:	d202      	bcs.n	8012e06 <raw_sendto_if_src+0x86>
    return ERR_MEM;
 8012e00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012e04:	e04e      	b.n	8012ea4 <raw_sendto_if_src+0x124>
  }
  /* not enough space to add an IP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, header_size)) {
 8012e06:	8a7b      	ldrh	r3, [r7, #18]
 8012e08:	4619      	mov	r1, r3
 8012e0a:	68b8      	ldr	r0, [r7, #8]
 8012e0c:	f7ff faf8 	bl	8012400 <pbuf_add_header>
 8012e10:	4603      	mov	r3, r0
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d015      	beq.n	8012e42 <raw_sendto_if_src+0xc2>
    /* allocate header in new pbuf */
    q = pbuf_alloc(PBUF_IP, 0, PBUF_RAM);
 8012e16:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012e1a:	2100      	movs	r1, #0
 8012e1c:	2022      	movs	r0, #34	@ 0x22
 8012e1e:	f7ff f8a1 	bl	8011f64 <pbuf_alloc>
 8012e22:	6178      	str	r0, [r7, #20]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8012e24:	697b      	ldr	r3, [r7, #20]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d102      	bne.n	8012e30 <raw_sendto_if_src+0xb0>
      LWIP_DEBUGF(RAW_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("raw_sendto: could not allocate header\n"));
      return ERR_MEM;
 8012e2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012e2e:	e039      	b.n	8012ea4 <raw_sendto_if_src+0x124>
    }
    if (p->tot_len != 0) {
 8012e30:	68bb      	ldr	r3, [r7, #8]
 8012e32:	891b      	ldrh	r3, [r3, #8]
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d018      	beq.n	8012e6a <raw_sendto_if_src+0xea>
      /* chain header q in front of given pbuf p */
      pbuf_chain(q, p);
 8012e38:	68b9      	ldr	r1, [r7, #8]
 8012e3a:	6978      	ldr	r0, [r7, #20]
 8012e3c:	f7ff fccc 	bl	80127d8 <pbuf_chain>
 8012e40:	e013      	b.n	8012e6a <raw_sendto_if_src+0xea>
    }
    /* { first pbuf q points to header pbuf } */
    LWIP_DEBUGF(RAW_DEBUG, ("raw_sendto: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* first pbuf q equals given pbuf */
    q = p;
 8012e42:	68bb      	ldr	r3, [r7, #8]
 8012e44:	617b      	str	r3, [r7, #20]
    if (pbuf_remove_header(q, header_size)) {
 8012e46:	8a7b      	ldrh	r3, [r7, #18]
 8012e48:	4619      	mov	r1, r3
 8012e4a:	6978      	ldr	r0, [r7, #20]
 8012e4c:	f7ff fae8 	bl	8012420 <pbuf_remove_header>
 8012e50:	4603      	mov	r3, r0
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d009      	beq.n	8012e6a <raw_sendto_if_src+0xea>
      LWIP_ASSERT("Can't restore header we just removed!", 0);
 8012e56:	4b15      	ldr	r3, [pc, #84]	@ (8012eac <raw_sendto_if_src+0x12c>)
 8012e58:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8012e5c:	4914      	ldr	r1, [pc, #80]	@ (8012eb0 <raw_sendto_if_src+0x130>)
 8012e5e:	4815      	ldr	r0, [pc, #84]	@ (8012eb4 <raw_sendto_if_src+0x134>)
 8012e60:	f00b fac8 	bl	801e3f4 <iprintf>
      return ERR_MEM;
 8012e64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012e68:	e01c      	b.n	8012ea4 <raw_sendto_if_src+0x124>

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? raw_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8012e6a:	68fb      	ldr	r3, [r7, #12]
 8012e6c:	7adb      	ldrb	r3, [r3, #11]
 8012e6e:	747b      	strb	r3, [r7, #17]
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  NETIF_SET_HINTS(netif, &pcb->netif_hints);
  err = ip_output_if(q, src_ip, dst_ip, ttl, pcb->tos, pcb->protocol, netif);
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	7a9b      	ldrb	r3, [r3, #10]
 8012e74:	68fa      	ldr	r2, [r7, #12]
 8012e76:	7c12      	ldrb	r2, [r2, #16]
 8012e78:	7c78      	ldrb	r0, [r7, #17]
 8012e7a:	6839      	ldr	r1, [r7, #0]
 8012e7c:	9102      	str	r1, [sp, #8]
 8012e7e:	9201      	str	r2, [sp, #4]
 8012e80:	9300      	str	r3, [sp, #0]
 8012e82:	4603      	mov	r3, r0
 8012e84:	687a      	ldr	r2, [r7, #4]
 8012e86:	6a39      	ldr	r1, [r7, #32]
 8012e88:	6978      	ldr	r0, [r7, #20]
 8012e8a:	f008 fa7f 	bl	801b38c <ip4_output_if>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	743b      	strb	r3, [r7, #16]
  NETIF_RESET_HINTS(netif);

  /* did we chain a header earlier? */
  if (q != p) {
 8012e92:	697a      	ldr	r2, [r7, #20]
 8012e94:	68bb      	ldr	r3, [r7, #8]
 8012e96:	429a      	cmp	r2, r3
 8012e98:	d002      	beq.n	8012ea0 <raw_sendto_if_src+0x120>
    /* free the header */
    pbuf_free(q);
 8012e9a:	6978      	ldr	r0, [r7, #20]
 8012e9c:	f7ff fb78 	bl	8012590 <pbuf_free>
  }
  return err;
 8012ea0:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8012ea4:	4618      	mov	r0, r3
 8012ea6:	3718      	adds	r7, #24
 8012ea8:	46bd      	mov	sp, r7
 8012eaa:	bd80      	pop	{r7, pc}
 8012eac:	08022bd4 	.word	0x08022bd4
 8012eb0:	08022c78 	.word	0x08022c78
 8012eb4:	08022c50 	.word	0x08022c50

08012eb8 <raw_send>:
 * @param p the IP payload to send
 *
 */
err_t
raw_send(struct raw_pcb *pcb, struct pbuf *p)
{
 8012eb8:	b580      	push	{r7, lr}
 8012eba:	b082      	sub	sp, #8
 8012ebc:	af00      	add	r7, sp, #0
 8012ebe:	6078      	str	r0, [r7, #4]
 8012ec0:	6039      	str	r1, [r7, #0]
  return raw_sendto(pcb, p, &pcb->remote_ip);
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	3304      	adds	r3, #4
 8012ec6:	461a      	mov	r2, r3
 8012ec8:	6839      	ldr	r1, [r7, #0]
 8012eca:	6878      	ldr	r0, [r7, #4]
 8012ecc:	f7ff ff0f 	bl	8012cee <raw_sendto>
 8012ed0:	4603      	mov	r3, r0
}
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	3708      	adds	r7, #8
 8012ed6:	46bd      	mov	sp, r7
 8012ed8:	bd80      	pop	{r7, pc}
	...

08012edc <raw_remove>:
 *
 * @see raw_new()
 */
void
raw_remove(struct raw_pcb *pcb)
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b084      	sub	sp, #16
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	6078      	str	r0, [r7, #4]
  struct raw_pcb *pcb2;
  LWIP_ASSERT_CORE_LOCKED();
  /* pcb to be removed is first in list? */
  if (raw_pcbs == pcb) {
 8012ee4:	4b15      	ldr	r3, [pc, #84]	@ (8012f3c <raw_remove+0x60>)
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	687a      	ldr	r2, [r7, #4]
 8012eea:	429a      	cmp	r2, r3
 8012eec:	d105      	bne.n	8012efa <raw_remove+0x1e>
    /* make list start at 2nd pcb */
    raw_pcbs = raw_pcbs->next;
 8012eee:	4b13      	ldr	r3, [pc, #76]	@ (8012f3c <raw_remove+0x60>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	68db      	ldr	r3, [r3, #12]
 8012ef4:	4a11      	ldr	r2, [pc, #68]	@ (8012f3c <raw_remove+0x60>)
 8012ef6:	6013      	str	r3, [r2, #0]
 8012ef8:	e017      	b.n	8012f2a <raw_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = raw_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012efa:	4b10      	ldr	r3, [pc, #64]	@ (8012f3c <raw_remove+0x60>)
 8012efc:	681b      	ldr	r3, [r3, #0]
 8012efe:	60fb      	str	r3, [r7, #12]
 8012f00:	e010      	b.n	8012f24 <raw_remove+0x48>
      /* find pcb in raw_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	68db      	ldr	r3, [r3, #12]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d009      	beq.n	8012f1e <raw_remove+0x42>
 8012f0a:	68fb      	ldr	r3, [r7, #12]
 8012f0c:	68db      	ldr	r3, [r3, #12]
 8012f0e:	687a      	ldr	r2, [r7, #4]
 8012f10:	429a      	cmp	r2, r3
 8012f12:	d104      	bne.n	8012f1e <raw_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	68da      	ldr	r2, [r3, #12]
 8012f18:	68fb      	ldr	r3, [r7, #12]
 8012f1a:	60da      	str	r2, [r3, #12]
        break;
 8012f1c:	e005      	b.n	8012f2a <raw_remove+0x4e>
    for (pcb2 = raw_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	68db      	ldr	r3, [r3, #12]
 8012f22:	60fb      	str	r3, [r7, #12]
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d1eb      	bne.n	8012f02 <raw_remove+0x26>
      }
    }
  }
  memp_free(MEMP_RAW_PCB, pcb);
 8012f2a:	6879      	ldr	r1, [r7, #4]
 8012f2c:	2000      	movs	r0, #0
 8012f2e:	f7fe fc1d 	bl	801176c <memp_free>
}
 8012f32:	bf00      	nop
 8012f34:	3710      	adds	r7, #16
 8012f36:	46bd      	mov	sp, r7
 8012f38:	bd80      	pop	{r7, pc}
 8012f3a:	bf00      	nop
 8012f3c:	2000f33c 	.word	0x2000f33c

08012f40 <raw_new>:
 *
 * @see raw_remove()
 */
struct raw_pcb *
raw_new(u8_t proto)
{
 8012f40:	b580      	push	{r7, lr}
 8012f42:	b084      	sub	sp, #16
 8012f44:	af00      	add	r7, sp, #0
 8012f46:	4603      	mov	r3, r0
 8012f48:	71fb      	strb	r3, [r7, #7]
  struct raw_pcb *pcb;

  LWIP_DEBUGF(RAW_DEBUG | LWIP_DBG_TRACE, ("raw_new\n"));
  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct raw_pcb *)memp_malloc(MEMP_RAW_PCB);
 8012f4a:	2000      	movs	r0, #0
 8012f4c:	f7fe fb98 	bl	8011680 <memp_malloc>
 8012f50:	60f8      	str	r0, [r7, #12]
  /* could allocate RAW PCB? */
  if (pcb != NULL) {
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d011      	beq.n	8012f7c <raw_new+0x3c>
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct raw_pcb));
 8012f58:	221c      	movs	r2, #28
 8012f5a:	2100      	movs	r1, #0
 8012f5c:	68f8      	ldr	r0, [r7, #12]
 8012f5e:	f00b fa85 	bl	801e46c <memset>
    pcb->protocol = proto;
 8012f62:	68fb      	ldr	r3, [r7, #12]
 8012f64:	79fa      	ldrb	r2, [r7, #7]
 8012f66:	741a      	strb	r2, [r3, #16]
    pcb->ttl = RAW_TTL;
 8012f68:	68fb      	ldr	r3, [r7, #12]
 8012f6a:	22ff      	movs	r2, #255	@ 0xff
 8012f6c:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    raw_set_multicast_ttl(pcb, RAW_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    pcb->next = raw_pcbs;
 8012f6e:	4b06      	ldr	r3, [pc, #24]	@ (8012f88 <raw_new+0x48>)
 8012f70:	681a      	ldr	r2, [r3, #0]
 8012f72:	68fb      	ldr	r3, [r7, #12]
 8012f74:	60da      	str	r2, [r3, #12]
    raw_pcbs = pcb;
 8012f76:	4a04      	ldr	r2, [pc, #16]	@ (8012f88 <raw_new+0x48>)
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	6013      	str	r3, [r2, #0]
  }
  return pcb;
 8012f7c:	68fb      	ldr	r3, [r7, #12]
}
 8012f7e:	4618      	mov	r0, r3
 8012f80:	3710      	adds	r7, #16
 8012f82:	46bd      	mov	sp, r7
 8012f84:	bd80      	pop	{r7, pc}
 8012f86:	bf00      	nop
 8012f88:	2000f33c 	.word	0x2000f33c

08012f8c <raw_new_ip_type>:
 *
 * @see raw_remove()
 */
struct raw_pcb *
raw_new_ip_type(u8_t type, u8_t proto)
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b084      	sub	sp, #16
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	4603      	mov	r3, r0
 8012f94:	460a      	mov	r2, r1
 8012f96:	71fb      	strb	r3, [r7, #7]
 8012f98:	4613      	mov	r3, r2
 8012f9a:	71bb      	strb	r3, [r7, #6]
  struct raw_pcb *pcb;
  LWIP_ASSERT_CORE_LOCKED();
  pcb = raw_new(proto);
 8012f9c:	79bb      	ldrb	r3, [r7, #6]
 8012f9e:	4618      	mov	r0, r3
 8012fa0:	f7ff ffce 	bl	8012f40 <raw_new>
 8012fa4:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else /* LWIP_IPV4 && LWIP_IPV6 */
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8012fa6:	68fb      	ldr	r3, [r7, #12]
}
 8012fa8:	4618      	mov	r0, r3
 8012faa:	3710      	adds	r7, #16
 8012fac:	46bd      	mov	sp, r7
 8012fae:	bd80      	pop	{r7, pc}

08012fb0 <raw_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012fb0:	b480      	push	{r7}
 8012fb2:	b085      	sub	sp, #20
 8012fb4:	af00      	add	r7, sp, #0
 8012fb6:	6078      	str	r0, [r7, #4]
 8012fb8:	6039      	str	r1, [r7, #0]
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d01e      	beq.n	8012ffe <raw_netif_ip_addr_changed+0x4e>
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d01a      	beq.n	8012ffe <raw_netif_ip_addr_changed+0x4e>
 8012fc8:	683b      	ldr	r3, [r7, #0]
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d017      	beq.n	8012ffe <raw_netif_ip_addr_changed+0x4e>
 8012fce:	683b      	ldr	r3, [r7, #0]
 8012fd0:	681b      	ldr	r3, [r3, #0]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d013      	beq.n	8012ffe <raw_netif_ip_addr_changed+0x4e>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8012fd6:	4b0d      	ldr	r3, [pc, #52]	@ (801300c <raw_netif_ip_addr_changed+0x5c>)
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	60fb      	str	r3, [r7, #12]
 8012fdc:	e00c      	b.n	8012ff8 <raw_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	681a      	ldr	r2, [r3, #0]
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	429a      	cmp	r2, r3
 8012fe8:	d103      	bne.n	8012ff2 <raw_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 8012fea:	683b      	ldr	r3, [r7, #0]
 8012fec:	681a      	ldr	r2, [r3, #0]
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	68db      	ldr	r3, [r3, #12]
 8012ff6:	60fb      	str	r3, [r7, #12]
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d1ef      	bne.n	8012fde <raw_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8012ffe:	bf00      	nop
 8013000:	3714      	adds	r7, #20
 8013002:	46bd      	mov	sp, r7
 8013004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013008:	4770      	bx	lr
 801300a:	bf00      	nop
 801300c:	2000f33c 	.word	0x2000f33c

08013010 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8013010:	b580      	push	{r7, lr}
 8013012:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013014:	f00a fa60 	bl	801d4d8 <rand>
 8013018:	4603      	mov	r3, r0
 801301a:	b29b      	uxth	r3, r3
 801301c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013020:	b29b      	uxth	r3, r3
 8013022:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8013026:	b29a      	uxth	r2, r3
 8013028:	4b01      	ldr	r3, [pc, #4]	@ (8013030 <tcp_init+0x20>)
 801302a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801302c:	bf00      	nop
 801302e:	bd80      	pop	{r7, pc}
 8013030:	20000034 	.word	0x20000034

08013034 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8013034:	b580      	push	{r7, lr}
 8013036:	b082      	sub	sp, #8
 8013038:	af00      	add	r7, sp, #0
 801303a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	7d1b      	ldrb	r3, [r3, #20]
 8013040:	2b01      	cmp	r3, #1
 8013042:	d105      	bne.n	8013050 <tcp_free+0x1c>
 8013044:	4b06      	ldr	r3, [pc, #24]	@ (8013060 <tcp_free+0x2c>)
 8013046:	22d4      	movs	r2, #212	@ 0xd4
 8013048:	4906      	ldr	r1, [pc, #24]	@ (8013064 <tcp_free+0x30>)
 801304a:	4807      	ldr	r0, [pc, #28]	@ (8013068 <tcp_free+0x34>)
 801304c:	f00b f9d2 	bl	801e3f4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013050:	6879      	ldr	r1, [r7, #4]
 8013052:	2002      	movs	r0, #2
 8013054:	f7fe fb8a 	bl	801176c <memp_free>
}
 8013058:	bf00      	nop
 801305a:	3708      	adds	r7, #8
 801305c:	46bd      	mov	sp, r7
 801305e:	bd80      	pop	{r7, pc}
 8013060:	08022d18 	.word	0x08022d18
 8013064:	08022d48 	.word	0x08022d48
 8013068:	08022d5c 	.word	0x08022d5c

0801306c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 801306c:	b580      	push	{r7, lr}
 801306e:	b082      	sub	sp, #8
 8013070:	af00      	add	r7, sp, #0
 8013072:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	7d1b      	ldrb	r3, [r3, #20]
 8013078:	2b01      	cmp	r3, #1
 801307a:	d105      	bne.n	8013088 <tcp_free_listen+0x1c>
 801307c:	4b06      	ldr	r3, [pc, #24]	@ (8013098 <tcp_free_listen+0x2c>)
 801307e:	22df      	movs	r2, #223	@ 0xdf
 8013080:	4906      	ldr	r1, [pc, #24]	@ (801309c <tcp_free_listen+0x30>)
 8013082:	4807      	ldr	r0, [pc, #28]	@ (80130a0 <tcp_free_listen+0x34>)
 8013084:	f00b f9b6 	bl	801e3f4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013088:	6879      	ldr	r1, [r7, #4]
 801308a:	2003      	movs	r0, #3
 801308c:	f7fe fb6e 	bl	801176c <memp_free>
}
 8013090:	bf00      	nop
 8013092:	3708      	adds	r7, #8
 8013094:	46bd      	mov	sp, r7
 8013096:	bd80      	pop	{r7, pc}
 8013098:	08022d18 	.word	0x08022d18
 801309c:	08022d84 	.word	0x08022d84
 80130a0:	08022d5c 	.word	0x08022d5c

080130a4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80130a4:	b580      	push	{r7, lr}
 80130a6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80130a8:	f001 f8c2 	bl	8014230 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80130ac:	4b07      	ldr	r3, [pc, #28]	@ (80130cc <tcp_tmr+0x28>)
 80130ae:	781b      	ldrb	r3, [r3, #0]
 80130b0:	3301      	adds	r3, #1
 80130b2:	b2da      	uxtb	r2, r3
 80130b4:	4b05      	ldr	r3, [pc, #20]	@ (80130cc <tcp_tmr+0x28>)
 80130b6:	701a      	strb	r2, [r3, #0]
 80130b8:	4b04      	ldr	r3, [pc, #16]	@ (80130cc <tcp_tmr+0x28>)
 80130ba:	781b      	ldrb	r3, [r3, #0]
 80130bc:	f003 0301 	and.w	r3, r3, #1
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d001      	beq.n	80130c8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80130c4:	f000 fd72 	bl	8013bac <tcp_slowtmr>
  }
}
 80130c8:	bf00      	nop
 80130ca:	bd80      	pop	{r7, pc}
 80130cc:	2000f355 	.word	0x2000f355

080130d0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80130d0:	b580      	push	{r7, lr}
 80130d2:	b084      	sub	sp, #16
 80130d4:	af00      	add	r7, sp, #0
 80130d6:	6078      	str	r0, [r7, #4]
 80130d8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80130da:	683b      	ldr	r3, [r7, #0]
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d105      	bne.n	80130ec <tcp_remove_listener+0x1c>
 80130e0:	4b0d      	ldr	r3, [pc, #52]	@ (8013118 <tcp_remove_listener+0x48>)
 80130e2:	22ff      	movs	r2, #255	@ 0xff
 80130e4:	490d      	ldr	r1, [pc, #52]	@ (801311c <tcp_remove_listener+0x4c>)
 80130e6:	480e      	ldr	r0, [pc, #56]	@ (8013120 <tcp_remove_listener+0x50>)
 80130e8:	f00b f984 	bl	801e3f4 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	60fb      	str	r3, [r7, #12]
 80130f0:	e00a      	b.n	8013108 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80130f6:	683a      	ldr	r2, [r7, #0]
 80130f8:	429a      	cmp	r2, r3
 80130fa:	d102      	bne.n	8013102 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	2200      	movs	r2, #0
 8013100:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	68db      	ldr	r3, [r3, #12]
 8013106:	60fb      	str	r3, [r7, #12]
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	2b00      	cmp	r3, #0
 801310c:	d1f1      	bne.n	80130f2 <tcp_remove_listener+0x22>
    }
  }
}
 801310e:	bf00      	nop
 8013110:	bf00      	nop
 8013112:	3710      	adds	r7, #16
 8013114:	46bd      	mov	sp, r7
 8013116:	bd80      	pop	{r7, pc}
 8013118:	08022d18 	.word	0x08022d18
 801311c:	08022da0 	.word	0x08022da0
 8013120:	08022d5c 	.word	0x08022d5c

08013124 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8013124:	b580      	push	{r7, lr}
 8013126:	b084      	sub	sp, #16
 8013128:	af00      	add	r7, sp, #0
 801312a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	2b00      	cmp	r3, #0
 8013130:	d106      	bne.n	8013140 <tcp_listen_closed+0x1c>
 8013132:	4b14      	ldr	r3, [pc, #80]	@ (8013184 <tcp_listen_closed+0x60>)
 8013134:	f240 1211 	movw	r2, #273	@ 0x111
 8013138:	4913      	ldr	r1, [pc, #76]	@ (8013188 <tcp_listen_closed+0x64>)
 801313a:	4814      	ldr	r0, [pc, #80]	@ (801318c <tcp_listen_closed+0x68>)
 801313c:	f00b f95a 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	7d1b      	ldrb	r3, [r3, #20]
 8013144:	2b01      	cmp	r3, #1
 8013146:	d006      	beq.n	8013156 <tcp_listen_closed+0x32>
 8013148:	4b0e      	ldr	r3, [pc, #56]	@ (8013184 <tcp_listen_closed+0x60>)
 801314a:	f44f 7289 	mov.w	r2, #274	@ 0x112
 801314e:	4910      	ldr	r1, [pc, #64]	@ (8013190 <tcp_listen_closed+0x6c>)
 8013150:	480e      	ldr	r0, [pc, #56]	@ (801318c <tcp_listen_closed+0x68>)
 8013152:	f00b f94f 	bl	801e3f4 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013156:	2301      	movs	r3, #1
 8013158:	60fb      	str	r3, [r7, #12]
 801315a:	e00b      	b.n	8013174 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801315c:	4a0d      	ldr	r2, [pc, #52]	@ (8013194 <tcp_listen_closed+0x70>)
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	6879      	ldr	r1, [r7, #4]
 8013168:	4618      	mov	r0, r3
 801316a:	f7ff ffb1 	bl	80130d0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	3301      	adds	r3, #1
 8013172:	60fb      	str	r3, [r7, #12]
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	2b03      	cmp	r3, #3
 8013178:	d9f0      	bls.n	801315c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801317a:	bf00      	nop
 801317c:	bf00      	nop
 801317e:	3710      	adds	r7, #16
 8013180:	46bd      	mov	sp, r7
 8013182:	bd80      	pop	{r7, pc}
 8013184:	08022d18 	.word	0x08022d18
 8013188:	08022dc8 	.word	0x08022dc8
 801318c:	08022d5c 	.word	0x08022d5c
 8013190:	08022dd4 	.word	0x08022dd4
 8013194:	08024d98 	.word	0x08024d98

08013198 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8013198:	b5b0      	push	{r4, r5, r7, lr}
 801319a:	b088      	sub	sp, #32
 801319c:	af04      	add	r7, sp, #16
 801319e:	6078      	str	r0, [r7, #4]
 80131a0:	460b      	mov	r3, r1
 80131a2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d106      	bne.n	80131b8 <tcp_close_shutdown+0x20>
 80131aa:	4b63      	ldr	r3, [pc, #396]	@ (8013338 <tcp_close_shutdown+0x1a0>)
 80131ac:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80131b0:	4962      	ldr	r1, [pc, #392]	@ (801333c <tcp_close_shutdown+0x1a4>)
 80131b2:	4863      	ldr	r0, [pc, #396]	@ (8013340 <tcp_close_shutdown+0x1a8>)
 80131b4:	f00b f91e 	bl	801e3f4 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80131b8:	78fb      	ldrb	r3, [r7, #3]
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d066      	beq.n	801328c <tcp_close_shutdown+0xf4>
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	7d1b      	ldrb	r3, [r3, #20]
 80131c2:	2b04      	cmp	r3, #4
 80131c4:	d003      	beq.n	80131ce <tcp_close_shutdown+0x36>
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	7d1b      	ldrb	r3, [r3, #20]
 80131ca:	2b07      	cmp	r3, #7
 80131cc:	d15e      	bne.n	801328c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d104      	bne.n	80131e0 <tcp_close_shutdown+0x48>
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80131da:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80131de:	d055      	beq.n	801328c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	8b5b      	ldrh	r3, [r3, #26]
 80131e4:	f003 0310 	and.w	r3, r3, #16
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d106      	bne.n	80131fa <tcp_close_shutdown+0x62>
 80131ec:	4b52      	ldr	r3, [pc, #328]	@ (8013338 <tcp_close_shutdown+0x1a0>)
 80131ee:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 80131f2:	4954      	ldr	r1, [pc, #336]	@ (8013344 <tcp_close_shutdown+0x1ac>)
 80131f4:	4852      	ldr	r0, [pc, #328]	@ (8013340 <tcp_close_shutdown+0x1a8>)
 80131f6:	f00b f8fd 	bl	801e3f4 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8013202:	687d      	ldr	r5, [r7, #4]
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	3304      	adds	r3, #4
 8013208:	687a      	ldr	r2, [r7, #4]
 801320a:	8ad2      	ldrh	r2, [r2, #22]
 801320c:	6879      	ldr	r1, [r7, #4]
 801320e:	8b09      	ldrh	r1, [r1, #24]
 8013210:	9102      	str	r1, [sp, #8]
 8013212:	9201      	str	r2, [sp, #4]
 8013214:	9300      	str	r3, [sp, #0]
 8013216:	462b      	mov	r3, r5
 8013218:	4622      	mov	r2, r4
 801321a:	4601      	mov	r1, r0
 801321c:	6878      	ldr	r0, [r7, #4]
 801321e:	f005 fdd1 	bl	8018dc4 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8013222:	6878      	ldr	r0, [r7, #4]
 8013224:	f001 fbb4 	bl	8014990 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013228:	4b47      	ldr	r3, [pc, #284]	@ (8013348 <tcp_close_shutdown+0x1b0>)
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	687a      	ldr	r2, [r7, #4]
 801322e:	429a      	cmp	r2, r3
 8013230:	d105      	bne.n	801323e <tcp_close_shutdown+0xa6>
 8013232:	4b45      	ldr	r3, [pc, #276]	@ (8013348 <tcp_close_shutdown+0x1b0>)
 8013234:	681b      	ldr	r3, [r3, #0]
 8013236:	68db      	ldr	r3, [r3, #12]
 8013238:	4a43      	ldr	r2, [pc, #268]	@ (8013348 <tcp_close_shutdown+0x1b0>)
 801323a:	6013      	str	r3, [r2, #0]
 801323c:	e013      	b.n	8013266 <tcp_close_shutdown+0xce>
 801323e:	4b42      	ldr	r3, [pc, #264]	@ (8013348 <tcp_close_shutdown+0x1b0>)
 8013240:	681b      	ldr	r3, [r3, #0]
 8013242:	60fb      	str	r3, [r7, #12]
 8013244:	e00c      	b.n	8013260 <tcp_close_shutdown+0xc8>
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	68db      	ldr	r3, [r3, #12]
 801324a:	687a      	ldr	r2, [r7, #4]
 801324c:	429a      	cmp	r2, r3
 801324e:	d104      	bne.n	801325a <tcp_close_shutdown+0xc2>
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	68da      	ldr	r2, [r3, #12]
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	60da      	str	r2, [r3, #12]
 8013258:	e005      	b.n	8013266 <tcp_close_shutdown+0xce>
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	68db      	ldr	r3, [r3, #12]
 801325e:	60fb      	str	r3, [r7, #12]
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	2b00      	cmp	r3, #0
 8013264:	d1ef      	bne.n	8013246 <tcp_close_shutdown+0xae>
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	2200      	movs	r2, #0
 801326a:	60da      	str	r2, [r3, #12]
 801326c:	4b37      	ldr	r3, [pc, #220]	@ (801334c <tcp_close_shutdown+0x1b4>)
 801326e:	2201      	movs	r2, #1
 8013270:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8013272:	4b37      	ldr	r3, [pc, #220]	@ (8013350 <tcp_close_shutdown+0x1b8>)
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	687a      	ldr	r2, [r7, #4]
 8013278:	429a      	cmp	r2, r3
 801327a:	d102      	bne.n	8013282 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801327c:	f004 f848 	bl	8017310 <tcp_trigger_input_pcb_close>
 8013280:	e002      	b.n	8013288 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8013282:	6878      	ldr	r0, [r7, #4]
 8013284:	f7ff fed6 	bl	8013034 <tcp_free>
      }
      return ERR_OK;
 8013288:	2300      	movs	r3, #0
 801328a:	e050      	b.n	801332e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	7d1b      	ldrb	r3, [r3, #20]
 8013290:	2b02      	cmp	r3, #2
 8013292:	d03b      	beq.n	801330c <tcp_close_shutdown+0x174>
 8013294:	2b02      	cmp	r3, #2
 8013296:	dc44      	bgt.n	8013322 <tcp_close_shutdown+0x18a>
 8013298:	2b00      	cmp	r3, #0
 801329a:	d002      	beq.n	80132a2 <tcp_close_shutdown+0x10a>
 801329c:	2b01      	cmp	r3, #1
 801329e:	d02a      	beq.n	80132f6 <tcp_close_shutdown+0x15e>
 80132a0:	e03f      	b.n	8013322 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	8adb      	ldrh	r3, [r3, #22]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d021      	beq.n	80132ee <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80132aa:	4b2a      	ldr	r3, [pc, #168]	@ (8013354 <tcp_close_shutdown+0x1bc>)
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	687a      	ldr	r2, [r7, #4]
 80132b0:	429a      	cmp	r2, r3
 80132b2:	d105      	bne.n	80132c0 <tcp_close_shutdown+0x128>
 80132b4:	4b27      	ldr	r3, [pc, #156]	@ (8013354 <tcp_close_shutdown+0x1bc>)
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	68db      	ldr	r3, [r3, #12]
 80132ba:	4a26      	ldr	r2, [pc, #152]	@ (8013354 <tcp_close_shutdown+0x1bc>)
 80132bc:	6013      	str	r3, [r2, #0]
 80132be:	e013      	b.n	80132e8 <tcp_close_shutdown+0x150>
 80132c0:	4b24      	ldr	r3, [pc, #144]	@ (8013354 <tcp_close_shutdown+0x1bc>)
 80132c2:	681b      	ldr	r3, [r3, #0]
 80132c4:	60bb      	str	r3, [r7, #8]
 80132c6:	e00c      	b.n	80132e2 <tcp_close_shutdown+0x14a>
 80132c8:	68bb      	ldr	r3, [r7, #8]
 80132ca:	68db      	ldr	r3, [r3, #12]
 80132cc:	687a      	ldr	r2, [r7, #4]
 80132ce:	429a      	cmp	r2, r3
 80132d0:	d104      	bne.n	80132dc <tcp_close_shutdown+0x144>
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	68da      	ldr	r2, [r3, #12]
 80132d6:	68bb      	ldr	r3, [r7, #8]
 80132d8:	60da      	str	r2, [r3, #12]
 80132da:	e005      	b.n	80132e8 <tcp_close_shutdown+0x150>
 80132dc:	68bb      	ldr	r3, [r7, #8]
 80132de:	68db      	ldr	r3, [r3, #12]
 80132e0:	60bb      	str	r3, [r7, #8]
 80132e2:	68bb      	ldr	r3, [r7, #8]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d1ef      	bne.n	80132c8 <tcp_close_shutdown+0x130>
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	2200      	movs	r2, #0
 80132ec:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80132ee:	6878      	ldr	r0, [r7, #4]
 80132f0:	f7ff fea0 	bl	8013034 <tcp_free>
      break;
 80132f4:	e01a      	b.n	801332c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 80132f6:	6878      	ldr	r0, [r7, #4]
 80132f8:	f7ff ff14 	bl	8013124 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80132fc:	6879      	ldr	r1, [r7, #4]
 80132fe:	4816      	ldr	r0, [pc, #88]	@ (8013358 <tcp_close_shutdown+0x1c0>)
 8013300:	f001 fb96 	bl	8014a30 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8013304:	6878      	ldr	r0, [r7, #4]
 8013306:	f7ff feb1 	bl	801306c <tcp_free_listen>
      break;
 801330a:	e00f      	b.n	801332c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801330c:	6879      	ldr	r1, [r7, #4]
 801330e:	480e      	ldr	r0, [pc, #56]	@ (8013348 <tcp_close_shutdown+0x1b0>)
 8013310:	f001 fb8e 	bl	8014a30 <tcp_pcb_remove>
 8013314:	4b0d      	ldr	r3, [pc, #52]	@ (801334c <tcp_close_shutdown+0x1b4>)
 8013316:	2201      	movs	r2, #1
 8013318:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801331a:	6878      	ldr	r0, [r7, #4]
 801331c:	f7ff fe8a 	bl	8013034 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8013320:	e004      	b.n	801332c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8013322:	6878      	ldr	r0, [r7, #4]
 8013324:	f000 f81a 	bl	801335c <tcp_close_shutdown_fin>
 8013328:	4603      	mov	r3, r0
 801332a:	e000      	b.n	801332e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 801332c:	2300      	movs	r3, #0
}
 801332e:	4618      	mov	r0, r3
 8013330:	3710      	adds	r7, #16
 8013332:	46bd      	mov	sp, r7
 8013334:	bdb0      	pop	{r4, r5, r7, pc}
 8013336:	bf00      	nop
 8013338:	08022d18 	.word	0x08022d18
 801333c:	08022dec 	.word	0x08022dec
 8013340:	08022d5c 	.word	0x08022d5c
 8013344:	08022e0c 	.word	0x08022e0c
 8013348:	2000f34c 	.word	0x2000f34c
 801334c:	2000f354 	.word	0x2000f354
 8013350:	2000f38c 	.word	0x2000f38c
 8013354:	2000f344 	.word	0x2000f344
 8013358:	2000f348 	.word	0x2000f348

0801335c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b084      	sub	sp, #16
 8013360:	af00      	add	r7, sp, #0
 8013362:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	2b00      	cmp	r3, #0
 8013368:	d106      	bne.n	8013378 <tcp_close_shutdown_fin+0x1c>
 801336a:	4b2e      	ldr	r3, [pc, #184]	@ (8013424 <tcp_close_shutdown_fin+0xc8>)
 801336c:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8013370:	492d      	ldr	r1, [pc, #180]	@ (8013428 <tcp_close_shutdown_fin+0xcc>)
 8013372:	482e      	ldr	r0, [pc, #184]	@ (801342c <tcp_close_shutdown_fin+0xd0>)
 8013374:	f00b f83e 	bl	801e3f4 <iprintf>

  switch (pcb->state) {
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	7d1b      	ldrb	r3, [r3, #20]
 801337c:	2b07      	cmp	r3, #7
 801337e:	d020      	beq.n	80133c2 <tcp_close_shutdown_fin+0x66>
 8013380:	2b07      	cmp	r3, #7
 8013382:	dc2b      	bgt.n	80133dc <tcp_close_shutdown_fin+0x80>
 8013384:	2b03      	cmp	r3, #3
 8013386:	d002      	beq.n	801338e <tcp_close_shutdown_fin+0x32>
 8013388:	2b04      	cmp	r3, #4
 801338a:	d00d      	beq.n	80133a8 <tcp_close_shutdown_fin+0x4c>
 801338c:	e026      	b.n	80133dc <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801338e:	6878      	ldr	r0, [r7, #4]
 8013390:	f004 fe26 	bl	8017fe0 <tcp_send_fin>
 8013394:	4603      	mov	r3, r0
 8013396:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013398:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801339c:	2b00      	cmp	r3, #0
 801339e:	d11f      	bne.n	80133e0 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	2205      	movs	r2, #5
 80133a4:	751a      	strb	r2, [r3, #20]
      }
      break;
 80133a6:	e01b      	b.n	80133e0 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80133a8:	6878      	ldr	r0, [r7, #4]
 80133aa:	f004 fe19 	bl	8017fe0 <tcp_send_fin>
 80133ae:	4603      	mov	r3, r0
 80133b0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80133b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d114      	bne.n	80133e4 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	2205      	movs	r2, #5
 80133be:	751a      	strb	r2, [r3, #20]
      }
      break;
 80133c0:	e010      	b.n	80133e4 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80133c2:	6878      	ldr	r0, [r7, #4]
 80133c4:	f004 fe0c 	bl	8017fe0 <tcp_send_fin>
 80133c8:	4603      	mov	r3, r0
 80133ca:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80133cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d109      	bne.n	80133e8 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	2209      	movs	r2, #9
 80133d8:	751a      	strb	r2, [r3, #20]
      }
      break;
 80133da:	e005      	b.n	80133e8 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80133dc:	2300      	movs	r3, #0
 80133de:	e01c      	b.n	801341a <tcp_close_shutdown_fin+0xbe>
      break;
 80133e0:	bf00      	nop
 80133e2:	e002      	b.n	80133ea <tcp_close_shutdown_fin+0x8e>
      break;
 80133e4:	bf00      	nop
 80133e6:	e000      	b.n	80133ea <tcp_close_shutdown_fin+0x8e>
      break;
 80133e8:	bf00      	nop
  }

  if (err == ERR_OK) {
 80133ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d103      	bne.n	80133fa <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80133f2:	6878      	ldr	r0, [r7, #4]
 80133f4:	f004 ff32 	bl	801825c <tcp_output>
 80133f8:	e00d      	b.n	8013416 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80133fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80133fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013402:	d108      	bne.n	8013416 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	8b5b      	ldrh	r3, [r3, #26]
 8013408:	f043 0308 	orr.w	r3, r3, #8
 801340c:	b29a      	uxth	r2, r3
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8013412:	2300      	movs	r3, #0
 8013414:	e001      	b.n	801341a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8013416:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801341a:	4618      	mov	r0, r3
 801341c:	3710      	adds	r7, #16
 801341e:	46bd      	mov	sp, r7
 8013420:	bd80      	pop	{r7, pc}
 8013422:	bf00      	nop
 8013424:	08022d18 	.word	0x08022d18
 8013428:	08022dc8 	.word	0x08022dc8
 801342c:	08022d5c 	.word	0x08022d5c

08013430 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8013430:	b580      	push	{r7, lr}
 8013432:	b082      	sub	sp, #8
 8013434:	af00      	add	r7, sp, #0
 8013436:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	2b00      	cmp	r3, #0
 801343c:	d109      	bne.n	8013452 <tcp_close+0x22>
 801343e:	4b0f      	ldr	r3, [pc, #60]	@ (801347c <tcp_close+0x4c>)
 8013440:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8013444:	490e      	ldr	r1, [pc, #56]	@ (8013480 <tcp_close+0x50>)
 8013446:	480f      	ldr	r0, [pc, #60]	@ (8013484 <tcp_close+0x54>)
 8013448:	f00a ffd4 	bl	801e3f4 <iprintf>
 801344c:	f06f 030f 	mvn.w	r3, #15
 8013450:	e00f      	b.n	8013472 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	7d1b      	ldrb	r3, [r3, #20]
 8013456:	2b01      	cmp	r3, #1
 8013458:	d006      	beq.n	8013468 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	8b5b      	ldrh	r3, [r3, #26]
 801345e:	f043 0310 	orr.w	r3, r3, #16
 8013462:	b29a      	uxth	r2, r3
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8013468:	2101      	movs	r1, #1
 801346a:	6878      	ldr	r0, [r7, #4]
 801346c:	f7ff fe94 	bl	8013198 <tcp_close_shutdown>
 8013470:	4603      	mov	r3, r0
}
 8013472:	4618      	mov	r0, r3
 8013474:	3708      	adds	r7, #8
 8013476:	46bd      	mov	sp, r7
 8013478:	bd80      	pop	{r7, pc}
 801347a:	bf00      	nop
 801347c:	08022d18 	.word	0x08022d18
 8013480:	08022e28 	.word	0x08022e28
 8013484:	08022d5c 	.word	0x08022d5c

08013488 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8013488:	b580      	push	{r7, lr}
 801348a:	b084      	sub	sp, #16
 801348c:	af00      	add	r7, sp, #0
 801348e:	60f8      	str	r0, [r7, #12]
 8013490:	60b9      	str	r1, [r7, #8]
 8013492:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	2b00      	cmp	r3, #0
 8013498:	d109      	bne.n	80134ae <tcp_shutdown+0x26>
 801349a:	4b26      	ldr	r3, [pc, #152]	@ (8013534 <tcp_shutdown+0xac>)
 801349c:	f240 2207 	movw	r2, #519	@ 0x207
 80134a0:	4925      	ldr	r1, [pc, #148]	@ (8013538 <tcp_shutdown+0xb0>)
 80134a2:	4826      	ldr	r0, [pc, #152]	@ (801353c <tcp_shutdown+0xb4>)
 80134a4:	f00a ffa6 	bl	801e3f4 <iprintf>
 80134a8:	f06f 030f 	mvn.w	r3, #15
 80134ac:	e03d      	b.n	801352a <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	7d1b      	ldrb	r3, [r3, #20]
 80134b2:	2b01      	cmp	r3, #1
 80134b4:	d102      	bne.n	80134bc <tcp_shutdown+0x34>
    return ERR_CONN;
 80134b6:	f06f 030a 	mvn.w	r3, #10
 80134ba:	e036      	b.n	801352a <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 80134bc:	68bb      	ldr	r3, [r7, #8]
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d01b      	beq.n	80134fa <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	8b5b      	ldrh	r3, [r3, #26]
 80134c6:	f043 0310 	orr.w	r3, r3, #16
 80134ca:	b29a      	uxth	r2, r3
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d005      	beq.n	80134e2 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 80134d6:	2101      	movs	r1, #1
 80134d8:	68f8      	ldr	r0, [r7, #12]
 80134da:	f7ff fe5d 	bl	8013198 <tcp_close_shutdown>
 80134de:	4603      	mov	r3, r0
 80134e0:	e023      	b.n	801352a <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 80134e2:	68fb      	ldr	r3, [r7, #12]
 80134e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d007      	beq.n	80134fa <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80134ee:	4618      	mov	r0, r3
 80134f0:	f7ff f84e 	bl	8012590 <pbuf_free>
      pcb->refused_data = NULL;
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	2200      	movs	r2, #0
 80134f8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d013      	beq.n	8013528 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	7d1b      	ldrb	r3, [r3, #20]
 8013504:	2b04      	cmp	r3, #4
 8013506:	dc02      	bgt.n	801350e <tcp_shutdown+0x86>
 8013508:	2b03      	cmp	r3, #3
 801350a:	da02      	bge.n	8013512 <tcp_shutdown+0x8a>
 801350c:	e009      	b.n	8013522 <tcp_shutdown+0x9a>
 801350e:	2b07      	cmp	r3, #7
 8013510:	d107      	bne.n	8013522 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8013512:	68bb      	ldr	r3, [r7, #8]
 8013514:	b2db      	uxtb	r3, r3
 8013516:	4619      	mov	r1, r3
 8013518:	68f8      	ldr	r0, [r7, #12]
 801351a:	f7ff fe3d 	bl	8013198 <tcp_close_shutdown>
 801351e:	4603      	mov	r3, r0
 8013520:	e003      	b.n	801352a <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8013522:	f06f 030a 	mvn.w	r3, #10
 8013526:	e000      	b.n	801352a <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8013528:	2300      	movs	r3, #0
}
 801352a:	4618      	mov	r0, r3
 801352c:	3710      	adds	r7, #16
 801352e:	46bd      	mov	sp, r7
 8013530:	bd80      	pop	{r7, pc}
 8013532:	bf00      	nop
 8013534:	08022d18 	.word	0x08022d18
 8013538:	08022e40 	.word	0x08022e40
 801353c:	08022d5c 	.word	0x08022d5c

08013540 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8013540:	b580      	push	{r7, lr}
 8013542:	b08e      	sub	sp, #56	@ 0x38
 8013544:	af04      	add	r7, sp, #16
 8013546:	6078      	str	r0, [r7, #4]
 8013548:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	2b00      	cmp	r3, #0
 801354e:	d107      	bne.n	8013560 <tcp_abandon+0x20>
 8013550:	4b52      	ldr	r3, [pc, #328]	@ (801369c <tcp_abandon+0x15c>)
 8013552:	f240 223d 	movw	r2, #573	@ 0x23d
 8013556:	4952      	ldr	r1, [pc, #328]	@ (80136a0 <tcp_abandon+0x160>)
 8013558:	4852      	ldr	r0, [pc, #328]	@ (80136a4 <tcp_abandon+0x164>)
 801355a:	f00a ff4b 	bl	801e3f4 <iprintf>
 801355e:	e099      	b.n	8013694 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	7d1b      	ldrb	r3, [r3, #20]
 8013564:	2b01      	cmp	r3, #1
 8013566:	d106      	bne.n	8013576 <tcp_abandon+0x36>
 8013568:	4b4c      	ldr	r3, [pc, #304]	@ (801369c <tcp_abandon+0x15c>)
 801356a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 801356e:	494e      	ldr	r1, [pc, #312]	@ (80136a8 <tcp_abandon+0x168>)
 8013570:	484c      	ldr	r0, [pc, #304]	@ (80136a4 <tcp_abandon+0x164>)
 8013572:	f00a ff3f 	bl	801e3f4 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	7d1b      	ldrb	r3, [r3, #20]
 801357a:	2b0a      	cmp	r3, #10
 801357c:	d107      	bne.n	801358e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801357e:	6879      	ldr	r1, [r7, #4]
 8013580:	484a      	ldr	r0, [pc, #296]	@ (80136ac <tcp_abandon+0x16c>)
 8013582:	f001 fa55 	bl	8014a30 <tcp_pcb_remove>
    tcp_free(pcb);
 8013586:	6878      	ldr	r0, [r7, #4]
 8013588:	f7ff fd54 	bl	8013034 <tcp_free>
 801358c:	e082      	b.n	8013694 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801358e:	2300      	movs	r3, #0
 8013590:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8013592:	2300      	movs	r3, #0
 8013594:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801359a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135a0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80135a8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	691b      	ldr	r3, [r3, #16]
 80135ae:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	7d1b      	ldrb	r3, [r3, #20]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d126      	bne.n	8013606 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	8adb      	ldrh	r3, [r3, #22]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d02e      	beq.n	801361e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80135c0:	4b3b      	ldr	r3, [pc, #236]	@ (80136b0 <tcp_abandon+0x170>)
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	687a      	ldr	r2, [r7, #4]
 80135c6:	429a      	cmp	r2, r3
 80135c8:	d105      	bne.n	80135d6 <tcp_abandon+0x96>
 80135ca:	4b39      	ldr	r3, [pc, #228]	@ (80136b0 <tcp_abandon+0x170>)
 80135cc:	681b      	ldr	r3, [r3, #0]
 80135ce:	68db      	ldr	r3, [r3, #12]
 80135d0:	4a37      	ldr	r2, [pc, #220]	@ (80136b0 <tcp_abandon+0x170>)
 80135d2:	6013      	str	r3, [r2, #0]
 80135d4:	e013      	b.n	80135fe <tcp_abandon+0xbe>
 80135d6:	4b36      	ldr	r3, [pc, #216]	@ (80136b0 <tcp_abandon+0x170>)
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	61fb      	str	r3, [r7, #28]
 80135dc:	e00c      	b.n	80135f8 <tcp_abandon+0xb8>
 80135de:	69fb      	ldr	r3, [r7, #28]
 80135e0:	68db      	ldr	r3, [r3, #12]
 80135e2:	687a      	ldr	r2, [r7, #4]
 80135e4:	429a      	cmp	r2, r3
 80135e6:	d104      	bne.n	80135f2 <tcp_abandon+0xb2>
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	68da      	ldr	r2, [r3, #12]
 80135ec:	69fb      	ldr	r3, [r7, #28]
 80135ee:	60da      	str	r2, [r3, #12]
 80135f0:	e005      	b.n	80135fe <tcp_abandon+0xbe>
 80135f2:	69fb      	ldr	r3, [r7, #28]
 80135f4:	68db      	ldr	r3, [r3, #12]
 80135f6:	61fb      	str	r3, [r7, #28]
 80135f8:	69fb      	ldr	r3, [r7, #28]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d1ef      	bne.n	80135de <tcp_abandon+0x9e>
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	2200      	movs	r2, #0
 8013602:	60da      	str	r2, [r3, #12]
 8013604:	e00b      	b.n	801361e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8013606:	683b      	ldr	r3, [r7, #0]
 8013608:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	8adb      	ldrh	r3, [r3, #22]
 801360e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013610:	6879      	ldr	r1, [r7, #4]
 8013612:	4828      	ldr	r0, [pc, #160]	@ (80136b4 <tcp_abandon+0x174>)
 8013614:	f001 fa0c 	bl	8014a30 <tcp_pcb_remove>
 8013618:	4b27      	ldr	r3, [pc, #156]	@ (80136b8 <tcp_abandon+0x178>)
 801361a:	2201      	movs	r2, #1
 801361c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013622:	2b00      	cmp	r3, #0
 8013624:	d004      	beq.n	8013630 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801362a:	4618      	mov	r0, r3
 801362c:	f000 fee0 	bl	80143f0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013634:	2b00      	cmp	r3, #0
 8013636:	d004      	beq.n	8013642 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801363c:	4618      	mov	r0, r3
 801363e:	f000 fed7 	bl	80143f0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013646:	2b00      	cmp	r3, #0
 8013648:	d004      	beq.n	8013654 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801364e:	4618      	mov	r0, r3
 8013650:	f000 fece 	bl	80143f0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8013654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013656:	2b00      	cmp	r3, #0
 8013658:	d00e      	beq.n	8013678 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801365a:	6879      	ldr	r1, [r7, #4]
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	3304      	adds	r3, #4
 8013660:	687a      	ldr	r2, [r7, #4]
 8013662:	8b12      	ldrh	r2, [r2, #24]
 8013664:	9202      	str	r2, [sp, #8]
 8013666:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013668:	9201      	str	r2, [sp, #4]
 801366a:	9300      	str	r3, [sp, #0]
 801366c:	460b      	mov	r3, r1
 801366e:	697a      	ldr	r2, [r7, #20]
 8013670:	69b9      	ldr	r1, [r7, #24]
 8013672:	6878      	ldr	r0, [r7, #4]
 8013674:	f005 fba6 	bl	8018dc4 <tcp_rst>
    }
    last_state = pcb->state;
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	7d1b      	ldrb	r3, [r3, #20]
 801367c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801367e:	6878      	ldr	r0, [r7, #4]
 8013680:	f7ff fcd8 	bl	8013034 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8013684:	693b      	ldr	r3, [r7, #16]
 8013686:	2b00      	cmp	r3, #0
 8013688:	d004      	beq.n	8013694 <tcp_abandon+0x154>
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	f06f 010c 	mvn.w	r1, #12
 8013690:	68f8      	ldr	r0, [r7, #12]
 8013692:	4798      	blx	r3
  }
}
 8013694:	3728      	adds	r7, #40	@ 0x28
 8013696:	46bd      	mov	sp, r7
 8013698:	bd80      	pop	{r7, pc}
 801369a:	bf00      	nop
 801369c:	08022d18 	.word	0x08022d18
 80136a0:	08022e5c 	.word	0x08022e5c
 80136a4:	08022d5c 	.word	0x08022d5c
 80136a8:	08022e78 	.word	0x08022e78
 80136ac:	2000f350 	.word	0x2000f350
 80136b0:	2000f344 	.word	0x2000f344
 80136b4:	2000f34c 	.word	0x2000f34c
 80136b8:	2000f354 	.word	0x2000f354

080136bc <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80136bc:	b580      	push	{r7, lr}
 80136be:	b082      	sub	sp, #8
 80136c0:	af00      	add	r7, sp, #0
 80136c2:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80136c4:	2101      	movs	r1, #1
 80136c6:	6878      	ldr	r0, [r7, #4]
 80136c8:	f7ff ff3a 	bl	8013540 <tcp_abandon>
}
 80136cc:	bf00      	nop
 80136ce:	3708      	adds	r7, #8
 80136d0:	46bd      	mov	sp, r7
 80136d2:	bd80      	pop	{r7, pc}

080136d4 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b088      	sub	sp, #32
 80136d8:	af00      	add	r7, sp, #0
 80136da:	60f8      	str	r0, [r7, #12]
 80136dc:	60b9      	str	r1, [r7, #8]
 80136de:	4613      	mov	r3, r2
 80136e0:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80136e2:	2304      	movs	r3, #4
 80136e4:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80136e6:	68bb      	ldr	r3, [r7, #8]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d101      	bne.n	80136f0 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80136ec:	4b3e      	ldr	r3, [pc, #248]	@ (80137e8 <tcp_bind+0x114>)
 80136ee:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d109      	bne.n	801370a <tcp_bind+0x36>
 80136f6:	4b3d      	ldr	r3, [pc, #244]	@ (80137ec <tcp_bind+0x118>)
 80136f8:	f240 22a9 	movw	r2, #681	@ 0x2a9
 80136fc:	493c      	ldr	r1, [pc, #240]	@ (80137f0 <tcp_bind+0x11c>)
 80136fe:	483d      	ldr	r0, [pc, #244]	@ (80137f4 <tcp_bind+0x120>)
 8013700:	f00a fe78 	bl	801e3f4 <iprintf>
 8013704:	f06f 030f 	mvn.w	r3, #15
 8013708:	e06a      	b.n	80137e0 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	7d1b      	ldrb	r3, [r3, #20]
 801370e:	2b00      	cmp	r3, #0
 8013710:	d009      	beq.n	8013726 <tcp_bind+0x52>
 8013712:	4b36      	ldr	r3, [pc, #216]	@ (80137ec <tcp_bind+0x118>)
 8013714:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8013718:	4937      	ldr	r1, [pc, #220]	@ (80137f8 <tcp_bind+0x124>)
 801371a:	4836      	ldr	r0, [pc, #216]	@ (80137f4 <tcp_bind+0x120>)
 801371c:	f00a fe6a 	bl	801e3f4 <iprintf>
 8013720:	f06f 0305 	mvn.w	r3, #5
 8013724:	e05c      	b.n	80137e0 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8013726:	88fb      	ldrh	r3, [r7, #6]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d109      	bne.n	8013740 <tcp_bind+0x6c>
    port = tcp_new_port();
 801372c:	f000 f9f8 	bl	8013b20 <tcp_new_port>
 8013730:	4603      	mov	r3, r0
 8013732:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8013734:	88fb      	ldrh	r3, [r7, #6]
 8013736:	2b00      	cmp	r3, #0
 8013738:	d135      	bne.n	80137a6 <tcp_bind+0xd2>
      return ERR_BUF;
 801373a:	f06f 0301 	mvn.w	r3, #1
 801373e:	e04f      	b.n	80137e0 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8013740:	2300      	movs	r3, #0
 8013742:	61fb      	str	r3, [r7, #28]
 8013744:	e02b      	b.n	801379e <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8013746:	4a2d      	ldr	r2, [pc, #180]	@ (80137fc <tcp_bind+0x128>)
 8013748:	69fb      	ldr	r3, [r7, #28]
 801374a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	61bb      	str	r3, [r7, #24]
 8013752:	e01e      	b.n	8013792 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8013754:	69bb      	ldr	r3, [r7, #24]
 8013756:	8adb      	ldrh	r3, [r3, #22]
 8013758:	88fa      	ldrh	r2, [r7, #6]
 801375a:	429a      	cmp	r2, r3
 801375c:	d116      	bne.n	801378c <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801375e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8013760:	2b00      	cmp	r3, #0
 8013762:	d010      	beq.n	8013786 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8013764:	69bb      	ldr	r3, [r7, #24]
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d00c      	beq.n	8013786 <tcp_bind+0xb2>
 801376c:	68bb      	ldr	r3, [r7, #8]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d009      	beq.n	8013786 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8013772:	68bb      	ldr	r3, [r7, #8]
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	2b00      	cmp	r3, #0
 8013778:	d005      	beq.n	8013786 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801377a:	69bb      	ldr	r3, [r7, #24]
 801377c:	681a      	ldr	r2, [r3, #0]
 801377e:	68bb      	ldr	r3, [r7, #8]
 8013780:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8013782:	429a      	cmp	r2, r3
 8013784:	d102      	bne.n	801378c <tcp_bind+0xb8>
              return ERR_USE;
 8013786:	f06f 0307 	mvn.w	r3, #7
 801378a:	e029      	b.n	80137e0 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801378c:	69bb      	ldr	r3, [r7, #24]
 801378e:	68db      	ldr	r3, [r3, #12]
 8013790:	61bb      	str	r3, [r7, #24]
 8013792:	69bb      	ldr	r3, [r7, #24]
 8013794:	2b00      	cmp	r3, #0
 8013796:	d1dd      	bne.n	8013754 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8013798:	69fb      	ldr	r3, [r7, #28]
 801379a:	3301      	adds	r3, #1
 801379c:	61fb      	str	r3, [r7, #28]
 801379e:	69fa      	ldr	r2, [r7, #28]
 80137a0:	697b      	ldr	r3, [r7, #20]
 80137a2:	429a      	cmp	r2, r3
 80137a4:	dbcf      	blt.n	8013746 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 80137a6:	68bb      	ldr	r3, [r7, #8]
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d00c      	beq.n	80137c6 <tcp_bind+0xf2>
 80137ac:	68bb      	ldr	r3, [r7, #8]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d008      	beq.n	80137c6 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 80137b4:	68bb      	ldr	r3, [r7, #8]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d002      	beq.n	80137c0 <tcp_bind+0xec>
 80137ba:	68bb      	ldr	r3, [r7, #8]
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	e000      	b.n	80137c2 <tcp_bind+0xee>
 80137c0:	2300      	movs	r3, #0
 80137c2:	68fa      	ldr	r2, [r7, #12]
 80137c4:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	88fa      	ldrh	r2, [r7, #6]
 80137ca:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80137cc:	4b0c      	ldr	r3, [pc, #48]	@ (8013800 <tcp_bind+0x12c>)
 80137ce:	681a      	ldr	r2, [r3, #0]
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	60da      	str	r2, [r3, #12]
 80137d4:	4a0a      	ldr	r2, [pc, #40]	@ (8013800 <tcp_bind+0x12c>)
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	6013      	str	r3, [r2, #0]
 80137da:	f005 fcb5 	bl	8019148 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80137de:	2300      	movs	r3, #0
}
 80137e0:	4618      	mov	r0, r3
 80137e2:	3720      	adds	r7, #32
 80137e4:	46bd      	mov	sp, r7
 80137e6:	bd80      	pop	{r7, pc}
 80137e8:	08024dc0 	.word	0x08024dc0
 80137ec:	08022d18 	.word	0x08022d18
 80137f0:	08022eac 	.word	0x08022eac
 80137f4:	08022d5c 	.word	0x08022d5c
 80137f8:	08022ec4 	.word	0x08022ec4
 80137fc:	08024d98 	.word	0x08024d98
 8013800:	2000f344 	.word	0x2000f344

08013804 <tcp_bind_netif>:
 * @param pcb the tcp_pcb to bind.
 * @param netif the netif to bind to. Can be NULL.
 */
void
tcp_bind_netif(struct tcp_pcb *pcb, const struct netif *netif)
{
 8013804:	b480      	push	{r7}
 8013806:	b083      	sub	sp, #12
 8013808:	af00      	add	r7, sp, #0
 801380a:	6078      	str	r0, [r7, #4]
 801380c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (netif != NULL) {
 801380e:	683b      	ldr	r3, [r7, #0]
 8013810:	2b00      	cmp	r3, #0
 8013812:	d007      	beq.n	8013824 <tcp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 8013814:	683b      	ldr	r3, [r7, #0]
 8013816:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801381a:	3301      	adds	r3, #1
 801381c:	b2da      	uxtb	r2, r3
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8013822:	e002      	b.n	801382a <tcp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	2200      	movs	r2, #0
 8013828:	721a      	strb	r2, [r3, #8]
}
 801382a:	bf00      	nop
 801382c:	370c      	adds	r7, #12
 801382e:	46bd      	mov	sp, r7
 8013830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013834:	4770      	bx	lr
	...

08013838 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8013838:	b580      	push	{r7, lr}
 801383a:	b084      	sub	sp, #16
 801383c:	af00      	add	r7, sp, #0
 801383e:	60f8      	str	r0, [r7, #12]
 8013840:	60b9      	str	r1, [r7, #8]
 8013842:	4613      	mov	r3, r2
 8013844:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8013846:	68bb      	ldr	r3, [r7, #8]
 8013848:	2b00      	cmp	r3, #0
 801384a:	d106      	bne.n	801385a <tcp_accept_null+0x22>
 801384c:	4b07      	ldr	r3, [pc, #28]	@ (801386c <tcp_accept_null+0x34>)
 801384e:	f240 320f 	movw	r2, #783	@ 0x30f
 8013852:	4907      	ldr	r1, [pc, #28]	@ (8013870 <tcp_accept_null+0x38>)
 8013854:	4807      	ldr	r0, [pc, #28]	@ (8013874 <tcp_accept_null+0x3c>)
 8013856:	f00a fdcd 	bl	801e3f4 <iprintf>

  tcp_abort(pcb);
 801385a:	68b8      	ldr	r0, [r7, #8]
 801385c:	f7ff ff2e 	bl	80136bc <tcp_abort>

  return ERR_ABRT;
 8013860:	f06f 030c 	mvn.w	r3, #12
}
 8013864:	4618      	mov	r0, r3
 8013866:	3710      	adds	r7, #16
 8013868:	46bd      	mov	sp, r7
 801386a:	bd80      	pop	{r7, pc}
 801386c:	08022d18 	.word	0x08022d18
 8013870:	08022eec 	.word	0x08022eec
 8013874:	08022d5c 	.word	0x08022d5c

08013878 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8013878:	b580      	push	{r7, lr}
 801387a:	b088      	sub	sp, #32
 801387c:	af00      	add	r7, sp, #0
 801387e:	60f8      	str	r0, [r7, #12]
 8013880:	460b      	mov	r3, r1
 8013882:	607a      	str	r2, [r7, #4]
 8013884:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8013886:	2300      	movs	r3, #0
 8013888:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801388a:	68fb      	ldr	r3, [r7, #12]
 801388c:	2b00      	cmp	r3, #0
 801388e:	d109      	bne.n	80138a4 <tcp_listen_with_backlog_and_err+0x2c>
 8013890:	4b47      	ldr	r3, [pc, #284]	@ (80139b0 <tcp_listen_with_backlog_and_err+0x138>)
 8013892:	f240 3259 	movw	r2, #857	@ 0x359
 8013896:	4947      	ldr	r1, [pc, #284]	@ (80139b4 <tcp_listen_with_backlog_and_err+0x13c>)
 8013898:	4847      	ldr	r0, [pc, #284]	@ (80139b8 <tcp_listen_with_backlog_and_err+0x140>)
 801389a:	f00a fdab 	bl	801e3f4 <iprintf>
 801389e:	23f0      	movs	r3, #240	@ 0xf0
 80138a0:	76fb      	strb	r3, [r7, #27]
 80138a2:	e079      	b.n	8013998 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 80138a4:	68fb      	ldr	r3, [r7, #12]
 80138a6:	7d1b      	ldrb	r3, [r3, #20]
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d009      	beq.n	80138c0 <tcp_listen_with_backlog_and_err+0x48>
 80138ac:	4b40      	ldr	r3, [pc, #256]	@ (80139b0 <tcp_listen_with_backlog_and_err+0x138>)
 80138ae:	f240 325a 	movw	r2, #858	@ 0x35a
 80138b2:	4942      	ldr	r1, [pc, #264]	@ (80139bc <tcp_listen_with_backlog_and_err+0x144>)
 80138b4:	4840      	ldr	r0, [pc, #256]	@ (80139b8 <tcp_listen_with_backlog_and_err+0x140>)
 80138b6:	f00a fd9d 	bl	801e3f4 <iprintf>
 80138ba:	23f1      	movs	r3, #241	@ 0xf1
 80138bc:	76fb      	strb	r3, [r7, #27]
 80138be:	e06b      	b.n	8013998 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	7d1b      	ldrb	r3, [r3, #20]
 80138c4:	2b01      	cmp	r3, #1
 80138c6:	d104      	bne.n	80138d2 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 80138cc:	23f7      	movs	r3, #247	@ 0xf7
 80138ce:	76fb      	strb	r3, [r7, #27]
    goto done;
 80138d0:	e062      	b.n	8013998 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 80138d2:	2003      	movs	r0, #3
 80138d4:	f7fd fed4 	bl	8011680 <memp_malloc>
 80138d8:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 80138da:	69fb      	ldr	r3, [r7, #28]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d102      	bne.n	80138e6 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 80138e0:	23ff      	movs	r3, #255	@ 0xff
 80138e2:	76fb      	strb	r3, [r7, #27]
    goto done;
 80138e4:	e058      	b.n	8013998 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 80138e6:	68fb      	ldr	r3, [r7, #12]
 80138e8:	691a      	ldr	r2, [r3, #16]
 80138ea:	69fb      	ldr	r3, [r7, #28]
 80138ec:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 80138ee:	68fb      	ldr	r3, [r7, #12]
 80138f0:	8ada      	ldrh	r2, [r3, #22]
 80138f2:	69fb      	ldr	r3, [r7, #28]
 80138f4:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 80138f6:	69fb      	ldr	r3, [r7, #28]
 80138f8:	2201      	movs	r2, #1
 80138fa:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	7d5a      	ldrb	r2, [r3, #21]
 8013900:	69fb      	ldr	r3, [r7, #28]
 8013902:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8013904:	68fb      	ldr	r3, [r7, #12]
 8013906:	7a5a      	ldrb	r2, [r3, #9]
 8013908:	69fb      	ldr	r3, [r7, #28]
 801390a:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 801390c:	69fb      	ldr	r3, [r7, #28]
 801390e:	2200      	movs	r2, #0
 8013910:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	7ada      	ldrb	r2, [r3, #11]
 8013916:	69fb      	ldr	r3, [r7, #28]
 8013918:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 801391a:	68fb      	ldr	r3, [r7, #12]
 801391c:	7a9a      	ldrb	r2, [r3, #10]
 801391e:	69fb      	ldr	r3, [r7, #28]
 8013920:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	681a      	ldr	r2, [r3, #0]
 8013926:	69fb      	ldr	r3, [r7, #28]
 8013928:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	8adb      	ldrh	r3, [r3, #22]
 801392e:	2b00      	cmp	r3, #0
 8013930:	d021      	beq.n	8013976 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8013932:	4b23      	ldr	r3, [pc, #140]	@ (80139c0 <tcp_listen_with_backlog_and_err+0x148>)
 8013934:	681b      	ldr	r3, [r3, #0]
 8013936:	68fa      	ldr	r2, [r7, #12]
 8013938:	429a      	cmp	r2, r3
 801393a:	d105      	bne.n	8013948 <tcp_listen_with_backlog_and_err+0xd0>
 801393c:	4b20      	ldr	r3, [pc, #128]	@ (80139c0 <tcp_listen_with_backlog_and_err+0x148>)
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	68db      	ldr	r3, [r3, #12]
 8013942:	4a1f      	ldr	r2, [pc, #124]	@ (80139c0 <tcp_listen_with_backlog_and_err+0x148>)
 8013944:	6013      	str	r3, [r2, #0]
 8013946:	e013      	b.n	8013970 <tcp_listen_with_backlog_and_err+0xf8>
 8013948:	4b1d      	ldr	r3, [pc, #116]	@ (80139c0 <tcp_listen_with_backlog_and_err+0x148>)
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	617b      	str	r3, [r7, #20]
 801394e:	e00c      	b.n	801396a <tcp_listen_with_backlog_and_err+0xf2>
 8013950:	697b      	ldr	r3, [r7, #20]
 8013952:	68db      	ldr	r3, [r3, #12]
 8013954:	68fa      	ldr	r2, [r7, #12]
 8013956:	429a      	cmp	r2, r3
 8013958:	d104      	bne.n	8013964 <tcp_listen_with_backlog_and_err+0xec>
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	68da      	ldr	r2, [r3, #12]
 801395e:	697b      	ldr	r3, [r7, #20]
 8013960:	60da      	str	r2, [r3, #12]
 8013962:	e005      	b.n	8013970 <tcp_listen_with_backlog_and_err+0xf8>
 8013964:	697b      	ldr	r3, [r7, #20]
 8013966:	68db      	ldr	r3, [r3, #12]
 8013968:	617b      	str	r3, [r7, #20]
 801396a:	697b      	ldr	r3, [r7, #20]
 801396c:	2b00      	cmp	r3, #0
 801396e:	d1ef      	bne.n	8013950 <tcp_listen_with_backlog_and_err+0xd8>
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	2200      	movs	r2, #0
 8013974:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8013976:	68f8      	ldr	r0, [r7, #12]
 8013978:	f7ff fb5c 	bl	8013034 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 801397c:	69fb      	ldr	r3, [r7, #28]
 801397e:	4a11      	ldr	r2, [pc, #68]	@ (80139c4 <tcp_listen_with_backlog_and_err+0x14c>)
 8013980:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8013982:	4b11      	ldr	r3, [pc, #68]	@ (80139c8 <tcp_listen_with_backlog_and_err+0x150>)
 8013984:	681a      	ldr	r2, [r3, #0]
 8013986:	69fb      	ldr	r3, [r7, #28]
 8013988:	60da      	str	r2, [r3, #12]
 801398a:	4a0f      	ldr	r2, [pc, #60]	@ (80139c8 <tcp_listen_with_backlog_and_err+0x150>)
 801398c:	69fb      	ldr	r3, [r7, #28]
 801398e:	6013      	str	r3, [r2, #0]
 8013990:	f005 fbda 	bl	8019148 <tcp_timer_needed>
  res = ERR_OK;
 8013994:	2300      	movs	r3, #0
 8013996:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	2b00      	cmp	r3, #0
 801399c:	d002      	beq.n	80139a4 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	7efa      	ldrb	r2, [r7, #27]
 80139a2:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 80139a4:	69fb      	ldr	r3, [r7, #28]
}
 80139a6:	4618      	mov	r0, r3
 80139a8:	3720      	adds	r7, #32
 80139aa:	46bd      	mov	sp, r7
 80139ac:	bd80      	pop	{r7, pc}
 80139ae:	bf00      	nop
 80139b0:	08022d18 	.word	0x08022d18
 80139b4:	08022f0c 	.word	0x08022f0c
 80139b8:	08022d5c 	.word	0x08022d5c
 80139bc:	08022f3c 	.word	0x08022f3c
 80139c0:	2000f344 	.word	0x2000f344
 80139c4:	08013839 	.word	0x08013839
 80139c8:	2000f348 	.word	0x2000f348

080139cc <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	b084      	sub	sp, #16
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d106      	bne.n	80139e8 <tcp_update_rcv_ann_wnd+0x1c>
 80139da:	4b25      	ldr	r3, [pc, #148]	@ (8013a70 <tcp_update_rcv_ann_wnd+0xa4>)
 80139dc:	f240 32a6 	movw	r2, #934	@ 0x3a6
 80139e0:	4924      	ldr	r1, [pc, #144]	@ (8013a74 <tcp_update_rcv_ann_wnd+0xa8>)
 80139e2:	4825      	ldr	r0, [pc, #148]	@ (8013a78 <tcp_update_rcv_ann_wnd+0xac>)
 80139e4:	f00a fd06 	bl	801e3f4 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80139ec:	687a      	ldr	r2, [r7, #4]
 80139ee:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80139f0:	4413      	add	r3, r2
 80139f2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139f8:	687a      	ldr	r2, [r7, #4]
 80139fa:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 80139fc:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8013a00:	bf28      	it	cs
 8013a02:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8013a06:	b292      	uxth	r2, r2
 8013a08:	4413      	add	r3, r2
 8013a0a:	68fa      	ldr	r2, [r7, #12]
 8013a0c:	1ad3      	subs	r3, r2, r3
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	db08      	blt.n	8013a24 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a1e:	68fa      	ldr	r2, [r7, #12]
 8013a20:	1ad3      	subs	r3, r2, r3
 8013a22:	e020      	b.n	8013a66 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a2c:	1ad3      	subs	r3, r2, r3
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	dd03      	ble.n	8013a3a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	2200      	movs	r2, #0
 8013a36:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8013a38:	e014      	b.n	8013a64 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a42:	1ad3      	subs	r3, r2, r3
 8013a44:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8013a46:	68bb      	ldr	r3, [r7, #8]
 8013a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013a4c:	d306      	bcc.n	8013a5c <tcp_update_rcv_ann_wnd+0x90>
 8013a4e:	4b08      	ldr	r3, [pc, #32]	@ (8013a70 <tcp_update_rcv_ann_wnd+0xa4>)
 8013a50:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8013a54:	4909      	ldr	r1, [pc, #36]	@ (8013a7c <tcp_update_rcv_ann_wnd+0xb0>)
 8013a56:	4808      	ldr	r0, [pc, #32]	@ (8013a78 <tcp_update_rcv_ann_wnd+0xac>)
 8013a58:	f00a fccc 	bl	801e3f4 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8013a5c:	68bb      	ldr	r3, [r7, #8]
 8013a5e:	b29a      	uxth	r2, r3
 8013a60:	687b      	ldr	r3, [r7, #4]
 8013a62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8013a64:	2300      	movs	r3, #0
  }
}
 8013a66:	4618      	mov	r0, r3
 8013a68:	3710      	adds	r7, #16
 8013a6a:	46bd      	mov	sp, r7
 8013a6c:	bd80      	pop	{r7, pc}
 8013a6e:	bf00      	nop
 8013a70:	08022d18 	.word	0x08022d18
 8013a74:	08022f74 	.word	0x08022f74
 8013a78:	08022d5c 	.word	0x08022d5c
 8013a7c:	08022f98 	.word	0x08022f98

08013a80 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8013a80:	b580      	push	{r7, lr}
 8013a82:	b084      	sub	sp, #16
 8013a84:	af00      	add	r7, sp, #0
 8013a86:	6078      	str	r0, [r7, #4]
 8013a88:	460b      	mov	r3, r1
 8013a8a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d107      	bne.n	8013aa2 <tcp_recved+0x22>
 8013a92:	4b1f      	ldr	r3, [pc, #124]	@ (8013b10 <tcp_recved+0x90>)
 8013a94:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8013a98:	491e      	ldr	r1, [pc, #120]	@ (8013b14 <tcp_recved+0x94>)
 8013a9a:	481f      	ldr	r0, [pc, #124]	@ (8013b18 <tcp_recved+0x98>)
 8013a9c:	f00a fcaa 	bl	801e3f4 <iprintf>
 8013aa0:	e032      	b.n	8013b08 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	7d1b      	ldrb	r3, [r3, #20]
 8013aa6:	2b01      	cmp	r3, #1
 8013aa8:	d106      	bne.n	8013ab8 <tcp_recved+0x38>
 8013aaa:	4b19      	ldr	r3, [pc, #100]	@ (8013b10 <tcp_recved+0x90>)
 8013aac:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8013ab0:	491a      	ldr	r1, [pc, #104]	@ (8013b1c <tcp_recved+0x9c>)
 8013ab2:	4819      	ldr	r0, [pc, #100]	@ (8013b18 <tcp_recved+0x98>)
 8013ab4:	f00a fc9e 	bl	801e3f4 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8013abc:	887b      	ldrh	r3, [r7, #2]
 8013abe:	4413      	add	r3, r2
 8013ac0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8013ac2:	89fb      	ldrh	r3, [r7, #14]
 8013ac4:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8013ac8:	d804      	bhi.n	8013ad4 <tcp_recved+0x54>
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013ace:	89fa      	ldrh	r2, [r7, #14]
 8013ad0:	429a      	cmp	r2, r3
 8013ad2:	d204      	bcs.n	8013ade <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8013ada:	851a      	strh	r2, [r3, #40]	@ 0x28
 8013adc:	e002      	b.n	8013ae4 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	89fa      	ldrh	r2, [r7, #14]
 8013ae2:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8013ae4:	6878      	ldr	r0, [r7, #4]
 8013ae6:	f7ff ff71 	bl	80139cc <tcp_update_rcv_ann_wnd>
 8013aea:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8013aec:	68bb      	ldr	r3, [r7, #8]
 8013aee:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8013af2:	d309      	bcc.n	8013b08 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	8b5b      	ldrh	r3, [r3, #26]
 8013af8:	f043 0302 	orr.w	r3, r3, #2
 8013afc:	b29a      	uxth	r2, r3
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013b02:	6878      	ldr	r0, [r7, #4]
 8013b04:	f004 fbaa 	bl	801825c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8013b08:	3710      	adds	r7, #16
 8013b0a:	46bd      	mov	sp, r7
 8013b0c:	bd80      	pop	{r7, pc}
 8013b0e:	bf00      	nop
 8013b10:	08022d18 	.word	0x08022d18
 8013b14:	08022fb4 	.word	0x08022fb4
 8013b18:	08022d5c 	.word	0x08022d5c
 8013b1c:	08022fcc 	.word	0x08022fcc

08013b20 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8013b20:	b480      	push	{r7}
 8013b22:	b083      	sub	sp, #12
 8013b24:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8013b26:	2300      	movs	r3, #0
 8013b28:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8013b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8013ba4 <tcp_new_port+0x84>)
 8013b2c:	881b      	ldrh	r3, [r3, #0]
 8013b2e:	3301      	adds	r3, #1
 8013b30:	b29a      	uxth	r2, r3
 8013b32:	4b1c      	ldr	r3, [pc, #112]	@ (8013ba4 <tcp_new_port+0x84>)
 8013b34:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8013b36:	4b1b      	ldr	r3, [pc, #108]	@ (8013ba4 <tcp_new_port+0x84>)
 8013b38:	881b      	ldrh	r3, [r3, #0]
 8013b3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013b3e:	4293      	cmp	r3, r2
 8013b40:	d103      	bne.n	8013b4a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8013b42:	4b18      	ldr	r3, [pc, #96]	@ (8013ba4 <tcp_new_port+0x84>)
 8013b44:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8013b48:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	71fb      	strb	r3, [r7, #7]
 8013b4e:	e01e      	b.n	8013b8e <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8013b50:	79fb      	ldrb	r3, [r7, #7]
 8013b52:	4a15      	ldr	r2, [pc, #84]	@ (8013ba8 <tcp_new_port+0x88>)
 8013b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013b58:	681b      	ldr	r3, [r3, #0]
 8013b5a:	603b      	str	r3, [r7, #0]
 8013b5c:	e011      	b.n	8013b82 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8013b5e:	683b      	ldr	r3, [r7, #0]
 8013b60:	8ada      	ldrh	r2, [r3, #22]
 8013b62:	4b10      	ldr	r3, [pc, #64]	@ (8013ba4 <tcp_new_port+0x84>)
 8013b64:	881b      	ldrh	r3, [r3, #0]
 8013b66:	429a      	cmp	r2, r3
 8013b68:	d108      	bne.n	8013b7c <tcp_new_port+0x5c>
        n++;
 8013b6a:	88bb      	ldrh	r3, [r7, #4]
 8013b6c:	3301      	adds	r3, #1
 8013b6e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8013b70:	88bb      	ldrh	r3, [r7, #4]
 8013b72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8013b76:	d3d8      	bcc.n	8013b2a <tcp_new_port+0xa>
          return 0;
 8013b78:	2300      	movs	r3, #0
 8013b7a:	e00d      	b.n	8013b98 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8013b7c:	683b      	ldr	r3, [r7, #0]
 8013b7e:	68db      	ldr	r3, [r3, #12]
 8013b80:	603b      	str	r3, [r7, #0]
 8013b82:	683b      	ldr	r3, [r7, #0]
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d1ea      	bne.n	8013b5e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8013b88:	79fb      	ldrb	r3, [r7, #7]
 8013b8a:	3301      	adds	r3, #1
 8013b8c:	71fb      	strb	r3, [r7, #7]
 8013b8e:	79fb      	ldrb	r3, [r7, #7]
 8013b90:	2b03      	cmp	r3, #3
 8013b92:	d9dd      	bls.n	8013b50 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8013b94:	4b03      	ldr	r3, [pc, #12]	@ (8013ba4 <tcp_new_port+0x84>)
 8013b96:	881b      	ldrh	r3, [r3, #0]
}
 8013b98:	4618      	mov	r0, r3
 8013b9a:	370c      	adds	r7, #12
 8013b9c:	46bd      	mov	sp, r7
 8013b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ba2:	4770      	bx	lr
 8013ba4:	20000034 	.word	0x20000034
 8013ba8:	08024d98 	.word	0x08024d98

08013bac <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8013bac:	b5b0      	push	{r4, r5, r7, lr}
 8013bae:	b090      	sub	sp, #64	@ 0x40
 8013bb0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8013bb8:	4b95      	ldr	r3, [pc, #596]	@ (8013e10 <tcp_slowtmr+0x264>)
 8013bba:	681b      	ldr	r3, [r3, #0]
 8013bbc:	3301      	adds	r3, #1
 8013bbe:	4a94      	ldr	r2, [pc, #592]	@ (8013e10 <tcp_slowtmr+0x264>)
 8013bc0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8013bc2:	4b94      	ldr	r3, [pc, #592]	@ (8013e14 <tcp_slowtmr+0x268>)
 8013bc4:	781b      	ldrb	r3, [r3, #0]
 8013bc6:	3301      	adds	r3, #1
 8013bc8:	b2da      	uxtb	r2, r3
 8013bca:	4b92      	ldr	r3, [pc, #584]	@ (8013e14 <tcp_slowtmr+0x268>)
 8013bcc:	701a      	strb	r2, [r3, #0]
 8013bce:	e000      	b.n	8013bd2 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8013bd0:	bf00      	nop
  prev = NULL;
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8013bd6:	4b90      	ldr	r3, [pc, #576]	@ (8013e18 <tcp_slowtmr+0x26c>)
 8013bd8:	681b      	ldr	r3, [r3, #0]
 8013bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8013bdc:	e29d      	b.n	801411a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8013bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013be0:	7d1b      	ldrb	r3, [r3, #20]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d106      	bne.n	8013bf4 <tcp_slowtmr+0x48>
 8013be6:	4b8d      	ldr	r3, [pc, #564]	@ (8013e1c <tcp_slowtmr+0x270>)
 8013be8:	f240 42be 	movw	r2, #1214	@ 0x4be
 8013bec:	498c      	ldr	r1, [pc, #560]	@ (8013e20 <tcp_slowtmr+0x274>)
 8013bee:	488d      	ldr	r0, [pc, #564]	@ (8013e24 <tcp_slowtmr+0x278>)
 8013bf0:	f00a fc00 	bl	801e3f4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8013bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bf6:	7d1b      	ldrb	r3, [r3, #20]
 8013bf8:	2b01      	cmp	r3, #1
 8013bfa:	d106      	bne.n	8013c0a <tcp_slowtmr+0x5e>
 8013bfc:	4b87      	ldr	r3, [pc, #540]	@ (8013e1c <tcp_slowtmr+0x270>)
 8013bfe:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8013c02:	4989      	ldr	r1, [pc, #548]	@ (8013e28 <tcp_slowtmr+0x27c>)
 8013c04:	4887      	ldr	r0, [pc, #540]	@ (8013e24 <tcp_slowtmr+0x278>)
 8013c06:	f00a fbf5 	bl	801e3f4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8013c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c0c:	7d1b      	ldrb	r3, [r3, #20]
 8013c0e:	2b0a      	cmp	r3, #10
 8013c10:	d106      	bne.n	8013c20 <tcp_slowtmr+0x74>
 8013c12:	4b82      	ldr	r3, [pc, #520]	@ (8013e1c <tcp_slowtmr+0x270>)
 8013c14:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8013c18:	4984      	ldr	r1, [pc, #528]	@ (8013e2c <tcp_slowtmr+0x280>)
 8013c1a:	4882      	ldr	r0, [pc, #520]	@ (8013e24 <tcp_slowtmr+0x278>)
 8013c1c:	f00a fbea 	bl	801e3f4 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8013c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c22:	7f9a      	ldrb	r2, [r3, #30]
 8013c24:	4b7b      	ldr	r3, [pc, #492]	@ (8013e14 <tcp_slowtmr+0x268>)
 8013c26:	781b      	ldrb	r3, [r3, #0]
 8013c28:	429a      	cmp	r2, r3
 8013c2a:	d105      	bne.n	8013c38 <tcp_slowtmr+0x8c>
      prev = pcb;
 8013c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8013c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c32:	68db      	ldr	r3, [r3, #12]
 8013c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8013c36:	e270      	b.n	801411a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8013c38:	4b76      	ldr	r3, [pc, #472]	@ (8013e14 <tcp_slowtmr+0x268>)
 8013c3a:	781a      	ldrb	r2, [r3, #0]
 8013c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c3e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8013c40:	2300      	movs	r3, #0
 8013c42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8013c46:	2300      	movs	r3, #0
 8013c48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8013c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c4e:	7d1b      	ldrb	r3, [r3, #20]
 8013c50:	2b02      	cmp	r3, #2
 8013c52:	d10a      	bne.n	8013c6a <tcp_slowtmr+0xbe>
 8013c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013c5a:	2b05      	cmp	r3, #5
 8013c5c:	d905      	bls.n	8013c6a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8013c5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013c62:	3301      	adds	r3, #1
 8013c64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013c68:	e11e      	b.n	8013ea8 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8013c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013c70:	2b0b      	cmp	r3, #11
 8013c72:	d905      	bls.n	8013c80 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8013c74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013c78:	3301      	adds	r3, #1
 8013c7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013c7e:	e113      	b.n	8013ea8 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8013c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c82:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d075      	beq.n	8013d76 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8013c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d006      	beq.n	8013ca0 <tcp_slowtmr+0xf4>
 8013c92:	4b62      	ldr	r3, [pc, #392]	@ (8013e1c <tcp_slowtmr+0x270>)
 8013c94:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8013c98:	4965      	ldr	r1, [pc, #404]	@ (8013e30 <tcp_slowtmr+0x284>)
 8013c9a:	4862      	ldr	r0, [pc, #392]	@ (8013e24 <tcp_slowtmr+0x278>)
 8013c9c:	f00a fbaa 	bl	801e3f4 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8013ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ca2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d106      	bne.n	8013cb6 <tcp_slowtmr+0x10a>
 8013ca8:	4b5c      	ldr	r3, [pc, #368]	@ (8013e1c <tcp_slowtmr+0x270>)
 8013caa:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8013cae:	4961      	ldr	r1, [pc, #388]	@ (8013e34 <tcp_slowtmr+0x288>)
 8013cb0:	485c      	ldr	r0, [pc, #368]	@ (8013e24 <tcp_slowtmr+0x278>)
 8013cb2:	f00a fb9f 	bl	801e3f4 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8013cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cb8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8013cbc:	2b0b      	cmp	r3, #11
 8013cbe:	d905      	bls.n	8013ccc <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8013cc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013cc4:	3301      	adds	r3, #1
 8013cc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013cca:	e0ed      	b.n	8013ea8 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8013ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cce:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013cd2:	3b01      	subs	r3, #1
 8013cd4:	4a58      	ldr	r2, [pc, #352]	@ (8013e38 <tcp_slowtmr+0x28c>)
 8013cd6:	5cd3      	ldrb	r3, [r2, r3]
 8013cd8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8013cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cdc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8013ce0:	7c7a      	ldrb	r2, [r7, #17]
 8013ce2:	429a      	cmp	r2, r3
 8013ce4:	d907      	bls.n	8013cf6 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8013ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ce8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8013cec:	3301      	adds	r3, #1
 8013cee:	b2da      	uxtb	r2, r3
 8013cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cf2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8013cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cf8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8013cfc:	7c7a      	ldrb	r2, [r7, #17]
 8013cfe:	429a      	cmp	r2, r3
 8013d00:	f200 80d2 	bhi.w	8013ea8 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8013d04:	2301      	movs	r3, #1
 8013d06:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8013d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d0a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d108      	bne.n	8013d24 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8013d12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013d14:	f005 f94a 	bl	8018fac <tcp_zero_window_probe>
 8013d18:	4603      	mov	r3, r0
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	d014      	beq.n	8013d48 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8013d1e:	2300      	movs	r3, #0
 8013d20:	623b      	str	r3, [r7, #32]
 8013d22:	e011      	b.n	8013d48 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8013d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013d2a:	4619      	mov	r1, r3
 8013d2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013d2e:	f004 f80f 	bl	8017d50 <tcp_split_unsent_seg>
 8013d32:	4603      	mov	r3, r0
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d107      	bne.n	8013d48 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8013d38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013d3a:	f004 fa8f 	bl	801825c <tcp_output>
 8013d3e:	4603      	mov	r3, r0
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d101      	bne.n	8013d48 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8013d44:	2300      	movs	r3, #0
 8013d46:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8013d48:	6a3b      	ldr	r3, [r7, #32]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	f000 80ac 	beq.w	8013ea8 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8013d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d52:	2200      	movs	r2, #0
 8013d54:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8013d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d5a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013d5e:	2b06      	cmp	r3, #6
 8013d60:	f200 80a2 	bhi.w	8013ea8 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8013d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d66:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8013d6a:	3301      	adds	r3, #1
 8013d6c:	b2da      	uxtb	r2, r3
 8013d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d70:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8013d74:	e098      	b.n	8013ea8 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8013d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d78:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	db0f      	blt.n	8013da0 <tcp_slowtmr+0x1f4>
 8013d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d82:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013d86:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8013d8a:	4293      	cmp	r3, r2
 8013d8c:	d008      	beq.n	8013da0 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8013d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d90:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013d94:	b29b      	uxth	r3, r3
 8013d96:	3301      	adds	r3, #1
 8013d98:	b29b      	uxth	r3, r3
 8013d9a:	b21a      	sxth	r2, r3
 8013d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d9e:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8013da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013da2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8013da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013da8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8013dac:	429a      	cmp	r2, r3
 8013dae:	db7b      	blt.n	8013ea8 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8013db0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013db2:	f004 fd47 	bl	8018844 <tcp_rexmit_rto_prepare>
 8013db6:	4603      	mov	r3, r0
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d007      	beq.n	8013dcc <tcp_slowtmr+0x220>
 8013dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d171      	bne.n	8013ea8 <tcp_slowtmr+0x2fc>
 8013dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d06d      	beq.n	8013ea8 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8013dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dce:	7d1b      	ldrb	r3, [r3, #20]
 8013dd0:	2b02      	cmp	r3, #2
 8013dd2:	d03a      	beq.n	8013e4a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8013dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013dda:	2b0c      	cmp	r3, #12
 8013ddc:	bf28      	it	cs
 8013dde:	230c      	movcs	r3, #12
 8013de0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8013de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013de4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8013de8:	10db      	asrs	r3, r3, #3
 8013dea:	b21b      	sxth	r3, r3
 8013dec:	461a      	mov	r2, r3
 8013dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013df0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8013df4:	4413      	add	r3, r2
 8013df6:	7efa      	ldrb	r2, [r7, #27]
 8013df8:	4910      	ldr	r1, [pc, #64]	@ (8013e3c <tcp_slowtmr+0x290>)
 8013dfa:	5c8a      	ldrb	r2, [r1, r2]
 8013dfc:	4093      	lsls	r3, r2
 8013dfe:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8013e00:	697b      	ldr	r3, [r7, #20]
 8013e02:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8013e06:	4293      	cmp	r3, r2
 8013e08:	dc1a      	bgt.n	8013e40 <tcp_slowtmr+0x294>
 8013e0a:	697b      	ldr	r3, [r7, #20]
 8013e0c:	b21a      	sxth	r2, r3
 8013e0e:	e019      	b.n	8013e44 <tcp_slowtmr+0x298>
 8013e10:	2000f340 	.word	0x2000f340
 8013e14:	2000f356 	.word	0x2000f356
 8013e18:	2000f34c 	.word	0x2000f34c
 8013e1c:	08022d18 	.word	0x08022d18
 8013e20:	0802305c 	.word	0x0802305c
 8013e24:	08022d5c 	.word	0x08022d5c
 8013e28:	08023088 	.word	0x08023088
 8013e2c:	080230b4 	.word	0x080230b4
 8013e30:	080230e4 	.word	0x080230e4
 8013e34:	08023118 	.word	0x08023118
 8013e38:	08024d90 	.word	0x08024d90
 8013e3c:	08024d80 	.word	0x08024d80
 8013e40:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8013e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e46:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8013e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e4c:	2200      	movs	r2, #0
 8013e4e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8013e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e52:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8013e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e58:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8013e5c:	4293      	cmp	r3, r2
 8013e5e:	bf28      	it	cs
 8013e60:	4613      	movcs	r3, r2
 8013e62:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8013e64:	8a7b      	ldrh	r3, [r7, #18]
 8013e66:	085b      	lsrs	r3, r3, #1
 8013e68:	b29a      	uxth	r2, r3
 8013e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e6c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8013e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e72:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8013e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013e7a:	005b      	lsls	r3, r3, #1
 8013e7c:	b29b      	uxth	r3, r3
 8013e7e:	429a      	cmp	r2, r3
 8013e80:	d206      	bcs.n	8013e90 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8013e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013e86:	005b      	lsls	r3, r3, #1
 8013e88:	b29a      	uxth	r2, r3
 8013e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e8c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8013e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e92:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8013e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e96:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8013e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e9c:	2200      	movs	r2, #0
 8013e9e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8013ea2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013ea4:	f004 fd3e 	bl	8018924 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8013ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013eaa:	7d1b      	ldrb	r3, [r3, #20]
 8013eac:	2b06      	cmp	r3, #6
 8013eae:	d111      	bne.n	8013ed4 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8013eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013eb2:	8b5b      	ldrh	r3, [r3, #26]
 8013eb4:	f003 0310 	and.w	r3, r3, #16
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d00b      	beq.n	8013ed4 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013ebc:	4b9c      	ldr	r3, [pc, #624]	@ (8014130 <tcp_slowtmr+0x584>)
 8013ebe:	681a      	ldr	r2, [r3, #0]
 8013ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ec2:	6a1b      	ldr	r3, [r3, #32]
 8013ec4:	1ad3      	subs	r3, r2, r3
 8013ec6:	2b28      	cmp	r3, #40	@ 0x28
 8013ec8:	d904      	bls.n	8013ed4 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8013eca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ece:	3301      	adds	r3, #1
 8013ed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8013ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ed6:	7a5b      	ldrb	r3, [r3, #9]
 8013ed8:	f003 0308 	and.w	r3, r3, #8
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d04a      	beq.n	8013f76 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8013ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ee2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8013ee4:	2b04      	cmp	r3, #4
 8013ee6:	d003      	beq.n	8013ef0 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8013ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013eea:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8013eec:	2b07      	cmp	r3, #7
 8013eee:	d142      	bne.n	8013f76 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013ef0:	4b8f      	ldr	r3, [pc, #572]	@ (8014130 <tcp_slowtmr+0x584>)
 8013ef2:	681a      	ldr	r2, [r3, #0]
 8013ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ef6:	6a1b      	ldr	r3, [r3, #32]
 8013ef8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8013efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013efc:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8013f00:	4b8c      	ldr	r3, [pc, #560]	@ (8014134 <tcp_slowtmr+0x588>)
 8013f02:	440b      	add	r3, r1
 8013f04:	498c      	ldr	r1, [pc, #560]	@ (8014138 <tcp_slowtmr+0x58c>)
 8013f06:	fba1 1303 	umull	r1, r3, r1, r3
 8013f0a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013f0c:	429a      	cmp	r2, r3
 8013f0e:	d90a      	bls.n	8013f26 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8013f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013f14:	3301      	adds	r3, #1
 8013f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8013f1a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013f1e:	3301      	adds	r3, #1
 8013f20:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8013f24:	e027      	b.n	8013f76 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013f26:	4b82      	ldr	r3, [pc, #520]	@ (8014130 <tcp_slowtmr+0x584>)
 8013f28:	681a      	ldr	r2, [r3, #0]
 8013f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f2c:	6a1b      	ldr	r3, [r3, #32]
 8013f2e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8013f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f32:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8013f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f38:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8013f3c:	4618      	mov	r0, r3
 8013f3e:	4b7f      	ldr	r3, [pc, #508]	@ (801413c <tcp_slowtmr+0x590>)
 8013f40:	fb00 f303 	mul.w	r3, r0, r3
 8013f44:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8013f46:	497c      	ldr	r1, [pc, #496]	@ (8014138 <tcp_slowtmr+0x58c>)
 8013f48:	fba1 1303 	umull	r1, r3, r1, r3
 8013f4c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013f4e:	429a      	cmp	r2, r3
 8013f50:	d911      	bls.n	8013f76 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8013f52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013f54:	f004 ffea 	bl	8018f2c <tcp_keepalive>
 8013f58:	4603      	mov	r3, r0
 8013f5a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8013f5e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d107      	bne.n	8013f76 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8013f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f68:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8013f6c:	3301      	adds	r3, #1
 8013f6e:	b2da      	uxtb	r2, r3
 8013f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f72:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8013f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d011      	beq.n	8013fa2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8013f7e:	4b6c      	ldr	r3, [pc, #432]	@ (8014130 <tcp_slowtmr+0x584>)
 8013f80:	681a      	ldr	r2, [r3, #0]
 8013f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f84:	6a1b      	ldr	r3, [r3, #32]
 8013f86:	1ad2      	subs	r2, r2, r3
 8013f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f8a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8013f8e:	4619      	mov	r1, r3
 8013f90:	460b      	mov	r3, r1
 8013f92:	005b      	lsls	r3, r3, #1
 8013f94:	440b      	add	r3, r1
 8013f96:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8013f98:	429a      	cmp	r2, r3
 8013f9a:	d302      	bcc.n	8013fa2 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8013f9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013f9e:	f000 feab 	bl	8014cf8 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8013fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fa4:	7d1b      	ldrb	r3, [r3, #20]
 8013fa6:	2b03      	cmp	r3, #3
 8013fa8:	d10b      	bne.n	8013fc2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8013faa:	4b61      	ldr	r3, [pc, #388]	@ (8014130 <tcp_slowtmr+0x584>)
 8013fac:	681a      	ldr	r2, [r3, #0]
 8013fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fb0:	6a1b      	ldr	r3, [r3, #32]
 8013fb2:	1ad3      	subs	r3, r2, r3
 8013fb4:	2b28      	cmp	r3, #40	@ 0x28
 8013fb6:	d904      	bls.n	8013fc2 <tcp_slowtmr+0x416>
        ++pcb_remove;
 8013fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013fbc:	3301      	adds	r3, #1
 8013fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8013fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fc4:	7d1b      	ldrb	r3, [r3, #20]
 8013fc6:	2b09      	cmp	r3, #9
 8013fc8:	d10b      	bne.n	8013fe2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8013fca:	4b59      	ldr	r3, [pc, #356]	@ (8014130 <tcp_slowtmr+0x584>)
 8013fcc:	681a      	ldr	r2, [r3, #0]
 8013fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fd0:	6a1b      	ldr	r3, [r3, #32]
 8013fd2:	1ad3      	subs	r3, r2, r3
 8013fd4:	2bf0      	cmp	r3, #240	@ 0xf0
 8013fd6:	d904      	bls.n	8013fe2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8013fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013fdc:	3301      	adds	r3, #1
 8013fde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8013fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d060      	beq.n	80140ac <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8013fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013ff0:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8013ff2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013ff4:	f000 fccc 	bl	8014990 <tcp_pcb_purge>
      if (prev != NULL) {
 8013ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d010      	beq.n	8014020 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8013ffe:	4b50      	ldr	r3, [pc, #320]	@ (8014140 <tcp_slowtmr+0x594>)
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014004:	429a      	cmp	r2, r3
 8014006:	d106      	bne.n	8014016 <tcp_slowtmr+0x46a>
 8014008:	4b4e      	ldr	r3, [pc, #312]	@ (8014144 <tcp_slowtmr+0x598>)
 801400a:	f240 526d 	movw	r2, #1389	@ 0x56d
 801400e:	494e      	ldr	r1, [pc, #312]	@ (8014148 <tcp_slowtmr+0x59c>)
 8014010:	484e      	ldr	r0, [pc, #312]	@ (801414c <tcp_slowtmr+0x5a0>)
 8014012:	f00a f9ef 	bl	801e3f4 <iprintf>
        prev->next = pcb->next;
 8014016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014018:	68da      	ldr	r2, [r3, #12]
 801401a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801401c:	60da      	str	r2, [r3, #12]
 801401e:	e00f      	b.n	8014040 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014020:	4b47      	ldr	r3, [pc, #284]	@ (8014140 <tcp_slowtmr+0x594>)
 8014022:	681b      	ldr	r3, [r3, #0]
 8014024:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014026:	429a      	cmp	r2, r3
 8014028:	d006      	beq.n	8014038 <tcp_slowtmr+0x48c>
 801402a:	4b46      	ldr	r3, [pc, #280]	@ (8014144 <tcp_slowtmr+0x598>)
 801402c:	f240 5271 	movw	r2, #1393	@ 0x571
 8014030:	4947      	ldr	r1, [pc, #284]	@ (8014150 <tcp_slowtmr+0x5a4>)
 8014032:	4846      	ldr	r0, [pc, #280]	@ (801414c <tcp_slowtmr+0x5a0>)
 8014034:	f00a f9de 	bl	801e3f4 <iprintf>
        tcp_active_pcbs = pcb->next;
 8014038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801403a:	68db      	ldr	r3, [r3, #12]
 801403c:	4a40      	ldr	r2, [pc, #256]	@ (8014140 <tcp_slowtmr+0x594>)
 801403e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8014040:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014044:	2b00      	cmp	r3, #0
 8014046:	d013      	beq.n	8014070 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801404a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801404c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801404e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014050:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8014052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014054:	3304      	adds	r3, #4
 8014056:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014058:	8ad2      	ldrh	r2, [r2, #22]
 801405a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801405c:	8b09      	ldrh	r1, [r1, #24]
 801405e:	9102      	str	r1, [sp, #8]
 8014060:	9201      	str	r2, [sp, #4]
 8014062:	9300      	str	r3, [sp, #0]
 8014064:	462b      	mov	r3, r5
 8014066:	4622      	mov	r2, r4
 8014068:	4601      	mov	r1, r0
 801406a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801406c:	f004 feaa 	bl	8018dc4 <tcp_rst>
      err_arg = pcb->callback_arg;
 8014070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014072:	691b      	ldr	r3, [r3, #16]
 8014074:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014078:	7d1b      	ldrb	r3, [r3, #20]
 801407a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801407c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801407e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014082:	68db      	ldr	r3, [r3, #12]
 8014084:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8014086:	6838      	ldr	r0, [r7, #0]
 8014088:	f7fe ffd4 	bl	8013034 <tcp_free>
      tcp_active_pcbs_changed = 0;
 801408c:	4b31      	ldr	r3, [pc, #196]	@ (8014154 <tcp_slowtmr+0x5a8>)
 801408e:	2200      	movs	r2, #0
 8014090:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	2b00      	cmp	r3, #0
 8014096:	d004      	beq.n	80140a2 <tcp_slowtmr+0x4f6>
 8014098:	68fb      	ldr	r3, [r7, #12]
 801409a:	f06f 010c 	mvn.w	r1, #12
 801409e:	68b8      	ldr	r0, [r7, #8]
 80140a0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80140a2:	4b2c      	ldr	r3, [pc, #176]	@ (8014154 <tcp_slowtmr+0x5a8>)
 80140a4:	781b      	ldrb	r3, [r3, #0]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d037      	beq.n	801411a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80140aa:	e592      	b.n	8013bd2 <tcp_slowtmr+0x26>
      prev = pcb;
 80140ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80140b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140b2:	68db      	ldr	r3, [r3, #12]
 80140b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 80140b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140b8:	7f1b      	ldrb	r3, [r3, #28]
 80140ba:	3301      	adds	r3, #1
 80140bc:	b2da      	uxtb	r2, r3
 80140be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140c0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80140c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140c4:	7f1a      	ldrb	r2, [r3, #28]
 80140c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140c8:	7f5b      	ldrb	r3, [r3, #29]
 80140ca:	429a      	cmp	r2, r3
 80140cc:	d325      	bcc.n	801411a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80140ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140d0:	2200      	movs	r2, #0
 80140d2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80140d4:	4b1f      	ldr	r3, [pc, #124]	@ (8014154 <tcp_slowtmr+0x5a8>)
 80140d6:	2200      	movs	r2, #0
 80140d8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80140da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d00b      	beq.n	80140fc <tcp_slowtmr+0x550>
 80140e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80140ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80140ec:	6912      	ldr	r2, [r2, #16]
 80140ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80140f0:	4610      	mov	r0, r2
 80140f2:	4798      	blx	r3
 80140f4:	4603      	mov	r3, r0
 80140f6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80140fa:	e002      	b.n	8014102 <tcp_slowtmr+0x556>
 80140fc:	2300      	movs	r3, #0
 80140fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8014102:	4b14      	ldr	r3, [pc, #80]	@ (8014154 <tcp_slowtmr+0x5a8>)
 8014104:	781b      	ldrb	r3, [r3, #0]
 8014106:	2b00      	cmp	r3, #0
 8014108:	f47f ad62 	bne.w	8013bd0 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801410c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8014110:	2b00      	cmp	r3, #0
 8014112:	d102      	bne.n	801411a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8014114:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014116:	f004 f8a1 	bl	801825c <tcp_output>
  while (pcb != NULL) {
 801411a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801411c:	2b00      	cmp	r3, #0
 801411e:	f47f ad5e 	bne.w	8013bde <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8014122:	2300      	movs	r3, #0
 8014124:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8014126:	4b0c      	ldr	r3, [pc, #48]	@ (8014158 <tcp_slowtmr+0x5ac>)
 8014128:	681b      	ldr	r3, [r3, #0]
 801412a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801412c:	e069      	b.n	8014202 <tcp_slowtmr+0x656>
 801412e:	bf00      	nop
 8014130:	2000f340 	.word	0x2000f340
 8014134:	000a4cb8 	.word	0x000a4cb8
 8014138:	10624dd3 	.word	0x10624dd3
 801413c:	000124f8 	.word	0x000124f8
 8014140:	2000f34c 	.word	0x2000f34c
 8014144:	08022d18 	.word	0x08022d18
 8014148:	08023150 	.word	0x08023150
 801414c:	08022d5c 	.word	0x08022d5c
 8014150:	0802317c 	.word	0x0802317c
 8014154:	2000f354 	.word	0x2000f354
 8014158:	2000f350 	.word	0x2000f350
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801415c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801415e:	7d1b      	ldrb	r3, [r3, #20]
 8014160:	2b0a      	cmp	r3, #10
 8014162:	d006      	beq.n	8014172 <tcp_slowtmr+0x5c6>
 8014164:	4b2b      	ldr	r3, [pc, #172]	@ (8014214 <tcp_slowtmr+0x668>)
 8014166:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 801416a:	492b      	ldr	r1, [pc, #172]	@ (8014218 <tcp_slowtmr+0x66c>)
 801416c:	482b      	ldr	r0, [pc, #172]	@ (801421c <tcp_slowtmr+0x670>)
 801416e:	f00a f941 	bl	801e3f4 <iprintf>
    pcb_remove = 0;
 8014172:	2300      	movs	r3, #0
 8014174:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014178:	4b29      	ldr	r3, [pc, #164]	@ (8014220 <tcp_slowtmr+0x674>)
 801417a:	681a      	ldr	r2, [r3, #0]
 801417c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801417e:	6a1b      	ldr	r3, [r3, #32]
 8014180:	1ad3      	subs	r3, r2, r3
 8014182:	2bf0      	cmp	r3, #240	@ 0xf0
 8014184:	d904      	bls.n	8014190 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8014186:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801418a:	3301      	adds	r3, #1
 801418c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014194:	2b00      	cmp	r3, #0
 8014196:	d02f      	beq.n	80141f8 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014198:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801419a:	f000 fbf9 	bl	8014990 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801419e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d010      	beq.n	80141c6 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80141a4:	4b1f      	ldr	r3, [pc, #124]	@ (8014224 <tcp_slowtmr+0x678>)
 80141a6:	681b      	ldr	r3, [r3, #0]
 80141a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80141aa:	429a      	cmp	r2, r3
 80141ac:	d106      	bne.n	80141bc <tcp_slowtmr+0x610>
 80141ae:	4b19      	ldr	r3, [pc, #100]	@ (8014214 <tcp_slowtmr+0x668>)
 80141b0:	f240 52af 	movw	r2, #1455	@ 0x5af
 80141b4:	491c      	ldr	r1, [pc, #112]	@ (8014228 <tcp_slowtmr+0x67c>)
 80141b6:	4819      	ldr	r0, [pc, #100]	@ (801421c <tcp_slowtmr+0x670>)
 80141b8:	f00a f91c 	bl	801e3f4 <iprintf>
        prev->next = pcb->next;
 80141bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141be:	68da      	ldr	r2, [r3, #12]
 80141c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141c2:	60da      	str	r2, [r3, #12]
 80141c4:	e00f      	b.n	80141e6 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80141c6:	4b17      	ldr	r3, [pc, #92]	@ (8014224 <tcp_slowtmr+0x678>)
 80141c8:	681b      	ldr	r3, [r3, #0]
 80141ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80141cc:	429a      	cmp	r2, r3
 80141ce:	d006      	beq.n	80141de <tcp_slowtmr+0x632>
 80141d0:	4b10      	ldr	r3, [pc, #64]	@ (8014214 <tcp_slowtmr+0x668>)
 80141d2:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80141d6:	4915      	ldr	r1, [pc, #84]	@ (801422c <tcp_slowtmr+0x680>)
 80141d8:	4810      	ldr	r0, [pc, #64]	@ (801421c <tcp_slowtmr+0x670>)
 80141da:	f00a f90b 	bl	801e3f4 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80141de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141e0:	68db      	ldr	r3, [r3, #12]
 80141e2:	4a10      	ldr	r2, [pc, #64]	@ (8014224 <tcp_slowtmr+0x678>)
 80141e4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80141e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141e8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80141ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141ec:	68db      	ldr	r3, [r3, #12]
 80141ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80141f0:	69f8      	ldr	r0, [r7, #28]
 80141f2:	f7fe ff1f 	bl	8013034 <tcp_free>
 80141f6:	e004      	b.n	8014202 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80141f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80141fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141fe:	68db      	ldr	r3, [r3, #12]
 8014200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8014202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014204:	2b00      	cmp	r3, #0
 8014206:	d1a9      	bne.n	801415c <tcp_slowtmr+0x5b0>
    }
  }
}
 8014208:	bf00      	nop
 801420a:	bf00      	nop
 801420c:	3730      	adds	r7, #48	@ 0x30
 801420e:	46bd      	mov	sp, r7
 8014210:	bdb0      	pop	{r4, r5, r7, pc}
 8014212:	bf00      	nop
 8014214:	08022d18 	.word	0x08022d18
 8014218:	080231a8 	.word	0x080231a8
 801421c:	08022d5c 	.word	0x08022d5c
 8014220:	2000f340 	.word	0x2000f340
 8014224:	2000f350 	.word	0x2000f350
 8014228:	080231d8 	.word	0x080231d8
 801422c:	08023200 	.word	0x08023200

08014230 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8014230:	b580      	push	{r7, lr}
 8014232:	b082      	sub	sp, #8
 8014234:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8014236:	4b2d      	ldr	r3, [pc, #180]	@ (80142ec <tcp_fasttmr+0xbc>)
 8014238:	781b      	ldrb	r3, [r3, #0]
 801423a:	3301      	adds	r3, #1
 801423c:	b2da      	uxtb	r2, r3
 801423e:	4b2b      	ldr	r3, [pc, #172]	@ (80142ec <tcp_fasttmr+0xbc>)
 8014240:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8014242:	4b2b      	ldr	r3, [pc, #172]	@ (80142f0 <tcp_fasttmr+0xc0>)
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014248:	e048      	b.n	80142dc <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	7f9a      	ldrb	r2, [r3, #30]
 801424e:	4b27      	ldr	r3, [pc, #156]	@ (80142ec <tcp_fasttmr+0xbc>)
 8014250:	781b      	ldrb	r3, [r3, #0]
 8014252:	429a      	cmp	r2, r3
 8014254:	d03f      	beq.n	80142d6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014256:	4b25      	ldr	r3, [pc, #148]	@ (80142ec <tcp_fasttmr+0xbc>)
 8014258:	781a      	ldrb	r2, [r3, #0]
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	8b5b      	ldrh	r3, [r3, #26]
 8014262:	f003 0301 	and.w	r3, r3, #1
 8014266:	2b00      	cmp	r3, #0
 8014268:	d010      	beq.n	801428c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	8b5b      	ldrh	r3, [r3, #26]
 801426e:	f043 0302 	orr.w	r3, r3, #2
 8014272:	b29a      	uxth	r2, r3
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014278:	6878      	ldr	r0, [r7, #4]
 801427a:	f003 ffef 	bl	801825c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	8b5b      	ldrh	r3, [r3, #26]
 8014282:	f023 0303 	bic.w	r3, r3, #3
 8014286:	b29a      	uxth	r2, r3
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	8b5b      	ldrh	r3, [r3, #26]
 8014290:	f003 0308 	and.w	r3, r3, #8
 8014294:	2b00      	cmp	r3, #0
 8014296:	d009      	beq.n	80142ac <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	8b5b      	ldrh	r3, [r3, #26]
 801429c:	f023 0308 	bic.w	r3, r3, #8
 80142a0:	b29a      	uxth	r2, r3
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80142a6:	6878      	ldr	r0, [r7, #4]
 80142a8:	f7ff f858 	bl	801335c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	68db      	ldr	r3, [r3, #12]
 80142b0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d00a      	beq.n	80142d0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80142ba:	4b0e      	ldr	r3, [pc, #56]	@ (80142f4 <tcp_fasttmr+0xc4>)
 80142bc:	2200      	movs	r2, #0
 80142be:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80142c0:	6878      	ldr	r0, [r7, #4]
 80142c2:	f000 f819 	bl	80142f8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80142c6:	4b0b      	ldr	r3, [pc, #44]	@ (80142f4 <tcp_fasttmr+0xc4>)
 80142c8:	781b      	ldrb	r3, [r3, #0]
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d000      	beq.n	80142d0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80142ce:	e7b8      	b.n	8014242 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80142d0:	683b      	ldr	r3, [r7, #0]
 80142d2:	607b      	str	r3, [r7, #4]
 80142d4:	e002      	b.n	80142dc <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	68db      	ldr	r3, [r3, #12]
 80142da:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d1b3      	bne.n	801424a <tcp_fasttmr+0x1a>
    }
  }
}
 80142e2:	bf00      	nop
 80142e4:	bf00      	nop
 80142e6:	3708      	adds	r7, #8
 80142e8:	46bd      	mov	sp, r7
 80142ea:	bd80      	pop	{r7, pc}
 80142ec:	2000f356 	.word	0x2000f356
 80142f0:	2000f34c 	.word	0x2000f34c
 80142f4:	2000f354 	.word	0x2000f354

080142f8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80142f8:	b590      	push	{r4, r7, lr}
 80142fa:	b085      	sub	sp, #20
 80142fc:	af00      	add	r7, sp, #0
 80142fe:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d109      	bne.n	801431a <tcp_process_refused_data+0x22>
 8014306:	4b37      	ldr	r3, [pc, #220]	@ (80143e4 <tcp_process_refused_data+0xec>)
 8014308:	f240 6209 	movw	r2, #1545	@ 0x609
 801430c:	4936      	ldr	r1, [pc, #216]	@ (80143e8 <tcp_process_refused_data+0xf0>)
 801430e:	4837      	ldr	r0, [pc, #220]	@ (80143ec <tcp_process_refused_data+0xf4>)
 8014310:	f00a f870 	bl	801e3f4 <iprintf>
 8014314:	f06f 030f 	mvn.w	r3, #15
 8014318:	e060      	b.n	80143dc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801431e:	7b5b      	ldrb	r3, [r3, #13]
 8014320:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014326:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	2200      	movs	r2, #0
 801432c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014334:	2b00      	cmp	r3, #0
 8014336:	d00b      	beq.n	8014350 <tcp_process_refused_data+0x58>
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801433e:	687b      	ldr	r3, [r7, #4]
 8014340:	6918      	ldr	r0, [r3, #16]
 8014342:	2300      	movs	r3, #0
 8014344:	68ba      	ldr	r2, [r7, #8]
 8014346:	6879      	ldr	r1, [r7, #4]
 8014348:	47a0      	blx	r4
 801434a:	4603      	mov	r3, r0
 801434c:	73fb      	strb	r3, [r7, #15]
 801434e:	e007      	b.n	8014360 <tcp_process_refused_data+0x68>
 8014350:	2300      	movs	r3, #0
 8014352:	68ba      	ldr	r2, [r7, #8]
 8014354:	6879      	ldr	r1, [r7, #4]
 8014356:	2000      	movs	r0, #0
 8014358:	f000 f8a4 	bl	80144a4 <tcp_recv_null>
 801435c:	4603      	mov	r3, r0
 801435e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8014360:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014364:	2b00      	cmp	r3, #0
 8014366:	d12a      	bne.n	80143be <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014368:	7bbb      	ldrb	r3, [r7, #14]
 801436a:	f003 0320 	and.w	r3, r3, #32
 801436e:	2b00      	cmp	r3, #0
 8014370:	d033      	beq.n	80143da <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014376:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801437a:	d005      	beq.n	8014388 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014380:	3301      	adds	r3, #1
 8014382:	b29a      	uxth	r2, r3
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801438e:	2b00      	cmp	r3, #0
 8014390:	d00b      	beq.n	80143aa <tcp_process_refused_data+0xb2>
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	6918      	ldr	r0, [r3, #16]
 801439c:	2300      	movs	r3, #0
 801439e:	2200      	movs	r2, #0
 80143a0:	6879      	ldr	r1, [r7, #4]
 80143a2:	47a0      	blx	r4
 80143a4:	4603      	mov	r3, r0
 80143a6:	73fb      	strb	r3, [r7, #15]
 80143a8:	e001      	b.n	80143ae <tcp_process_refused_data+0xb6>
 80143aa:	2300      	movs	r3, #0
 80143ac:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80143ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80143b2:	f113 0f0d 	cmn.w	r3, #13
 80143b6:	d110      	bne.n	80143da <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80143b8:	f06f 030c 	mvn.w	r3, #12
 80143bc:	e00e      	b.n	80143dc <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80143be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80143c2:	f113 0f0d 	cmn.w	r3, #13
 80143c6:	d102      	bne.n	80143ce <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80143c8:	f06f 030c 	mvn.w	r3, #12
 80143cc:	e006      	b.n	80143dc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	68ba      	ldr	r2, [r7, #8]
 80143d2:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80143d4:	f06f 0304 	mvn.w	r3, #4
 80143d8:	e000      	b.n	80143dc <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80143da:	2300      	movs	r3, #0
}
 80143dc:	4618      	mov	r0, r3
 80143de:	3714      	adds	r7, #20
 80143e0:	46bd      	mov	sp, r7
 80143e2:	bd90      	pop	{r4, r7, pc}
 80143e4:	08022d18 	.word	0x08022d18
 80143e8:	08023228 	.word	0x08023228
 80143ec:	08022d5c 	.word	0x08022d5c

080143f0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80143f0:	b580      	push	{r7, lr}
 80143f2:	b084      	sub	sp, #16
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80143f8:	e007      	b.n	801440a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	681b      	ldr	r3, [r3, #0]
 80143fe:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8014400:	6878      	ldr	r0, [r7, #4]
 8014402:	f000 f80a 	bl	801441a <tcp_seg_free>
    seg = next;
 8014406:	68fb      	ldr	r3, [r7, #12]
 8014408:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801440a:	687b      	ldr	r3, [r7, #4]
 801440c:	2b00      	cmp	r3, #0
 801440e:	d1f4      	bne.n	80143fa <tcp_segs_free+0xa>
  }
}
 8014410:	bf00      	nop
 8014412:	bf00      	nop
 8014414:	3710      	adds	r7, #16
 8014416:	46bd      	mov	sp, r7
 8014418:	bd80      	pop	{r7, pc}

0801441a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801441a:	b580      	push	{r7, lr}
 801441c:	b082      	sub	sp, #8
 801441e:	af00      	add	r7, sp, #0
 8014420:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	2b00      	cmp	r3, #0
 8014426:	d00c      	beq.n	8014442 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	685b      	ldr	r3, [r3, #4]
 801442c:	2b00      	cmp	r3, #0
 801442e:	d004      	beq.n	801443a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8014430:	687b      	ldr	r3, [r7, #4]
 8014432:	685b      	ldr	r3, [r3, #4]
 8014434:	4618      	mov	r0, r3
 8014436:	f7fe f8ab 	bl	8012590 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801443a:	6879      	ldr	r1, [r7, #4]
 801443c:	2004      	movs	r0, #4
 801443e:	f7fd f995 	bl	801176c <memp_free>
  }
}
 8014442:	bf00      	nop
 8014444:	3708      	adds	r7, #8
 8014446:	46bd      	mov	sp, r7
 8014448:	bd80      	pop	{r7, pc}
	...

0801444c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 801444c:	b580      	push	{r7, lr}
 801444e:	b084      	sub	sp, #16
 8014450:	af00      	add	r7, sp, #0
 8014452:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	2b00      	cmp	r3, #0
 8014458:	d106      	bne.n	8014468 <tcp_seg_copy+0x1c>
 801445a:	4b0f      	ldr	r3, [pc, #60]	@ (8014498 <tcp_seg_copy+0x4c>)
 801445c:	f240 6282 	movw	r2, #1666	@ 0x682
 8014460:	490e      	ldr	r1, [pc, #56]	@ (801449c <tcp_seg_copy+0x50>)
 8014462:	480f      	ldr	r0, [pc, #60]	@ (80144a0 <tcp_seg_copy+0x54>)
 8014464:	f009 ffc6 	bl	801e3f4 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8014468:	2004      	movs	r0, #4
 801446a:	f7fd f909 	bl	8011680 <memp_malloc>
 801446e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8014470:	68fb      	ldr	r3, [r7, #12]
 8014472:	2b00      	cmp	r3, #0
 8014474:	d101      	bne.n	801447a <tcp_seg_copy+0x2e>
    return NULL;
 8014476:	2300      	movs	r3, #0
 8014478:	e00a      	b.n	8014490 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801447a:	2210      	movs	r2, #16
 801447c:	6879      	ldr	r1, [r7, #4]
 801447e:	68f8      	ldr	r0, [r7, #12]
 8014480:	f00a f8b4 	bl	801e5ec <memcpy>
  pbuf_ref(cseg->p);
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	685b      	ldr	r3, [r3, #4]
 8014488:	4618      	mov	r0, r3
 801448a:	f7fe f927 	bl	80126dc <pbuf_ref>
  return cseg;
 801448e:	68fb      	ldr	r3, [r7, #12]
}
 8014490:	4618      	mov	r0, r3
 8014492:	3710      	adds	r7, #16
 8014494:	46bd      	mov	sp, r7
 8014496:	bd80      	pop	{r7, pc}
 8014498:	08022d18 	.word	0x08022d18
 801449c:	0802326c 	.word	0x0802326c
 80144a0:	08022d5c 	.word	0x08022d5c

080144a4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80144a4:	b580      	push	{r7, lr}
 80144a6:	b084      	sub	sp, #16
 80144a8:	af00      	add	r7, sp, #0
 80144aa:	60f8      	str	r0, [r7, #12]
 80144ac:	60b9      	str	r1, [r7, #8]
 80144ae:	607a      	str	r2, [r7, #4]
 80144b0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80144b2:	68bb      	ldr	r3, [r7, #8]
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	d109      	bne.n	80144cc <tcp_recv_null+0x28>
 80144b8:	4b12      	ldr	r3, [pc, #72]	@ (8014504 <tcp_recv_null+0x60>)
 80144ba:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80144be:	4912      	ldr	r1, [pc, #72]	@ (8014508 <tcp_recv_null+0x64>)
 80144c0:	4812      	ldr	r0, [pc, #72]	@ (801450c <tcp_recv_null+0x68>)
 80144c2:	f009 ff97 	bl	801e3f4 <iprintf>
 80144c6:	f06f 030f 	mvn.w	r3, #15
 80144ca:	e016      	b.n	80144fa <tcp_recv_null+0x56>

  if (p != NULL) {
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d009      	beq.n	80144e6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	891b      	ldrh	r3, [r3, #8]
 80144d6:	4619      	mov	r1, r3
 80144d8:	68b8      	ldr	r0, [r7, #8]
 80144da:	f7ff fad1 	bl	8013a80 <tcp_recved>
    pbuf_free(p);
 80144de:	6878      	ldr	r0, [r7, #4]
 80144e0:	f7fe f856 	bl	8012590 <pbuf_free>
 80144e4:	e008      	b.n	80144f8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80144e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d104      	bne.n	80144f8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80144ee:	68b8      	ldr	r0, [r7, #8]
 80144f0:	f7fe ff9e 	bl	8013430 <tcp_close>
 80144f4:	4603      	mov	r3, r0
 80144f6:	e000      	b.n	80144fa <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80144f8:	2300      	movs	r3, #0
}
 80144fa:	4618      	mov	r0, r3
 80144fc:	3710      	adds	r7, #16
 80144fe:	46bd      	mov	sp, r7
 8014500:	bd80      	pop	{r7, pc}
 8014502:	bf00      	nop
 8014504:	08022d18 	.word	0x08022d18
 8014508:	08023288 	.word	0x08023288
 801450c:	08022d5c 	.word	0x08022d5c

08014510 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8014510:	b580      	push	{r7, lr}
 8014512:	b086      	sub	sp, #24
 8014514:	af00      	add	r7, sp, #0
 8014516:	4603      	mov	r3, r0
 8014518:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801451a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801451e:	2b00      	cmp	r3, #0
 8014520:	db01      	blt.n	8014526 <tcp_kill_prio+0x16>
 8014522:	79fb      	ldrb	r3, [r7, #7]
 8014524:	e000      	b.n	8014528 <tcp_kill_prio+0x18>
 8014526:	237f      	movs	r3, #127	@ 0x7f
 8014528:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801452a:	7afb      	ldrb	r3, [r7, #11]
 801452c:	2b00      	cmp	r3, #0
 801452e:	d034      	beq.n	801459a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8014530:	7afb      	ldrb	r3, [r7, #11]
 8014532:	3b01      	subs	r3, #1
 8014534:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8014536:	2300      	movs	r3, #0
 8014538:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801453a:	2300      	movs	r3, #0
 801453c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801453e:	4b19      	ldr	r3, [pc, #100]	@ (80145a4 <tcp_kill_prio+0x94>)
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	617b      	str	r3, [r7, #20]
 8014544:	e01f      	b.n	8014586 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8014546:	697b      	ldr	r3, [r7, #20]
 8014548:	7d5b      	ldrb	r3, [r3, #21]
 801454a:	7afa      	ldrb	r2, [r7, #11]
 801454c:	429a      	cmp	r2, r3
 801454e:	d80c      	bhi.n	801456a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8014550:	697b      	ldr	r3, [r7, #20]
 8014552:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8014554:	7afa      	ldrb	r2, [r7, #11]
 8014556:	429a      	cmp	r2, r3
 8014558:	d112      	bne.n	8014580 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801455a:	4b13      	ldr	r3, [pc, #76]	@ (80145a8 <tcp_kill_prio+0x98>)
 801455c:	681a      	ldr	r2, [r3, #0]
 801455e:	697b      	ldr	r3, [r7, #20]
 8014560:	6a1b      	ldr	r3, [r3, #32]
 8014562:	1ad3      	subs	r3, r2, r3
 8014564:	68fa      	ldr	r2, [r7, #12]
 8014566:	429a      	cmp	r2, r3
 8014568:	d80a      	bhi.n	8014580 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801456a:	4b0f      	ldr	r3, [pc, #60]	@ (80145a8 <tcp_kill_prio+0x98>)
 801456c:	681a      	ldr	r2, [r3, #0]
 801456e:	697b      	ldr	r3, [r7, #20]
 8014570:	6a1b      	ldr	r3, [r3, #32]
 8014572:	1ad3      	subs	r3, r2, r3
 8014574:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8014576:	697b      	ldr	r3, [r7, #20]
 8014578:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801457a:	697b      	ldr	r3, [r7, #20]
 801457c:	7d5b      	ldrb	r3, [r3, #21]
 801457e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014580:	697b      	ldr	r3, [r7, #20]
 8014582:	68db      	ldr	r3, [r3, #12]
 8014584:	617b      	str	r3, [r7, #20]
 8014586:	697b      	ldr	r3, [r7, #20]
 8014588:	2b00      	cmp	r3, #0
 801458a:	d1dc      	bne.n	8014546 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 801458c:	693b      	ldr	r3, [r7, #16]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d004      	beq.n	801459c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014592:	6938      	ldr	r0, [r7, #16]
 8014594:	f7ff f892 	bl	80136bc <tcp_abort>
 8014598:	e000      	b.n	801459c <tcp_kill_prio+0x8c>
    return;
 801459a:	bf00      	nop
  }
}
 801459c:	3718      	adds	r7, #24
 801459e:	46bd      	mov	sp, r7
 80145a0:	bd80      	pop	{r7, pc}
 80145a2:	bf00      	nop
 80145a4:	2000f34c 	.word	0x2000f34c
 80145a8:	2000f340 	.word	0x2000f340

080145ac <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80145ac:	b580      	push	{r7, lr}
 80145ae:	b086      	sub	sp, #24
 80145b0:	af00      	add	r7, sp, #0
 80145b2:	4603      	mov	r3, r0
 80145b4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80145b6:	79fb      	ldrb	r3, [r7, #7]
 80145b8:	2b08      	cmp	r3, #8
 80145ba:	d009      	beq.n	80145d0 <tcp_kill_state+0x24>
 80145bc:	79fb      	ldrb	r3, [r7, #7]
 80145be:	2b09      	cmp	r3, #9
 80145c0:	d006      	beq.n	80145d0 <tcp_kill_state+0x24>
 80145c2:	4b1a      	ldr	r3, [pc, #104]	@ (801462c <tcp_kill_state+0x80>)
 80145c4:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 80145c8:	4919      	ldr	r1, [pc, #100]	@ (8014630 <tcp_kill_state+0x84>)
 80145ca:	481a      	ldr	r0, [pc, #104]	@ (8014634 <tcp_kill_state+0x88>)
 80145cc:	f009 ff12 	bl	801e3f4 <iprintf>

  inactivity = 0;
 80145d0:	2300      	movs	r3, #0
 80145d2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80145d4:	2300      	movs	r3, #0
 80145d6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80145d8:	4b17      	ldr	r3, [pc, #92]	@ (8014638 <tcp_kill_state+0x8c>)
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	617b      	str	r3, [r7, #20]
 80145de:	e017      	b.n	8014610 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80145e0:	697b      	ldr	r3, [r7, #20]
 80145e2:	7d1b      	ldrb	r3, [r3, #20]
 80145e4:	79fa      	ldrb	r2, [r7, #7]
 80145e6:	429a      	cmp	r2, r3
 80145e8:	d10f      	bne.n	801460a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80145ea:	4b14      	ldr	r3, [pc, #80]	@ (801463c <tcp_kill_state+0x90>)
 80145ec:	681a      	ldr	r2, [r3, #0]
 80145ee:	697b      	ldr	r3, [r7, #20]
 80145f0:	6a1b      	ldr	r3, [r3, #32]
 80145f2:	1ad3      	subs	r3, r2, r3
 80145f4:	68fa      	ldr	r2, [r7, #12]
 80145f6:	429a      	cmp	r2, r3
 80145f8:	d807      	bhi.n	801460a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80145fa:	4b10      	ldr	r3, [pc, #64]	@ (801463c <tcp_kill_state+0x90>)
 80145fc:	681a      	ldr	r2, [r3, #0]
 80145fe:	697b      	ldr	r3, [r7, #20]
 8014600:	6a1b      	ldr	r3, [r3, #32]
 8014602:	1ad3      	subs	r3, r2, r3
 8014604:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8014606:	697b      	ldr	r3, [r7, #20]
 8014608:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801460a:	697b      	ldr	r3, [r7, #20]
 801460c:	68db      	ldr	r3, [r3, #12]
 801460e:	617b      	str	r3, [r7, #20]
 8014610:	697b      	ldr	r3, [r7, #20]
 8014612:	2b00      	cmp	r3, #0
 8014614:	d1e4      	bne.n	80145e0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8014616:	693b      	ldr	r3, [r7, #16]
 8014618:	2b00      	cmp	r3, #0
 801461a:	d003      	beq.n	8014624 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 801461c:	2100      	movs	r1, #0
 801461e:	6938      	ldr	r0, [r7, #16]
 8014620:	f7fe ff8e 	bl	8013540 <tcp_abandon>
  }
}
 8014624:	bf00      	nop
 8014626:	3718      	adds	r7, #24
 8014628:	46bd      	mov	sp, r7
 801462a:	bd80      	pop	{r7, pc}
 801462c:	08022d18 	.word	0x08022d18
 8014630:	080232a4 	.word	0x080232a4
 8014634:	08022d5c 	.word	0x08022d5c
 8014638:	2000f34c 	.word	0x2000f34c
 801463c:	2000f340 	.word	0x2000f340

08014640 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8014640:	b580      	push	{r7, lr}
 8014642:	b084      	sub	sp, #16
 8014644:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8014646:	2300      	movs	r3, #0
 8014648:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801464a:	2300      	movs	r3, #0
 801464c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801464e:	4b12      	ldr	r3, [pc, #72]	@ (8014698 <tcp_kill_timewait+0x58>)
 8014650:	681b      	ldr	r3, [r3, #0]
 8014652:	60fb      	str	r3, [r7, #12]
 8014654:	e012      	b.n	801467c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8014656:	4b11      	ldr	r3, [pc, #68]	@ (801469c <tcp_kill_timewait+0x5c>)
 8014658:	681a      	ldr	r2, [r3, #0]
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	6a1b      	ldr	r3, [r3, #32]
 801465e:	1ad3      	subs	r3, r2, r3
 8014660:	687a      	ldr	r2, [r7, #4]
 8014662:	429a      	cmp	r2, r3
 8014664:	d807      	bhi.n	8014676 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8014666:	4b0d      	ldr	r3, [pc, #52]	@ (801469c <tcp_kill_timewait+0x5c>)
 8014668:	681a      	ldr	r2, [r3, #0]
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	6a1b      	ldr	r3, [r3, #32]
 801466e:	1ad3      	subs	r3, r2, r3
 8014670:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8014672:	68fb      	ldr	r3, [r7, #12]
 8014674:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014676:	68fb      	ldr	r3, [r7, #12]
 8014678:	68db      	ldr	r3, [r3, #12]
 801467a:	60fb      	str	r3, [r7, #12]
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	2b00      	cmp	r3, #0
 8014680:	d1e9      	bne.n	8014656 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8014682:	68bb      	ldr	r3, [r7, #8]
 8014684:	2b00      	cmp	r3, #0
 8014686:	d002      	beq.n	801468e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8014688:	68b8      	ldr	r0, [r7, #8]
 801468a:	f7ff f817 	bl	80136bc <tcp_abort>
  }
}
 801468e:	bf00      	nop
 8014690:	3710      	adds	r7, #16
 8014692:	46bd      	mov	sp, r7
 8014694:	bd80      	pop	{r7, pc}
 8014696:	bf00      	nop
 8014698:	2000f350 	.word	0x2000f350
 801469c:	2000f340 	.word	0x2000f340

080146a0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80146a0:	b580      	push	{r7, lr}
 80146a2:	b082      	sub	sp, #8
 80146a4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80146a6:	4b10      	ldr	r3, [pc, #64]	@ (80146e8 <tcp_handle_closepend+0x48>)
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80146ac:	e014      	b.n	80146d8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	68db      	ldr	r3, [r3, #12]
 80146b2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	8b5b      	ldrh	r3, [r3, #26]
 80146b8:	f003 0308 	and.w	r3, r3, #8
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d009      	beq.n	80146d4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	8b5b      	ldrh	r3, [r3, #26]
 80146c4:	f023 0308 	bic.w	r3, r3, #8
 80146c8:	b29a      	uxth	r2, r3
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80146ce:	6878      	ldr	r0, [r7, #4]
 80146d0:	f7fe fe44 	bl	801335c <tcp_close_shutdown_fin>
    }
    pcb = next;
 80146d4:	683b      	ldr	r3, [r7, #0]
 80146d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d1e7      	bne.n	80146ae <tcp_handle_closepend+0xe>
  }
}
 80146de:	bf00      	nop
 80146e0:	bf00      	nop
 80146e2:	3708      	adds	r7, #8
 80146e4:	46bd      	mov	sp, r7
 80146e6:	bd80      	pop	{r7, pc}
 80146e8:	2000f34c 	.word	0x2000f34c

080146ec <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80146ec:	b580      	push	{r7, lr}
 80146ee:	b084      	sub	sp, #16
 80146f0:	af00      	add	r7, sp, #0
 80146f2:	4603      	mov	r3, r0
 80146f4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80146f6:	2002      	movs	r0, #2
 80146f8:	f7fc ffc2 	bl	8011680 <memp_malloc>
 80146fc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d126      	bne.n	8014752 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8014704:	f7ff ffcc 	bl	80146a0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8014708:	f7ff ff9a 	bl	8014640 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801470c:	2002      	movs	r0, #2
 801470e:	f7fc ffb7 	bl	8011680 <memp_malloc>
 8014712:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8014714:	68fb      	ldr	r3, [r7, #12]
 8014716:	2b00      	cmp	r3, #0
 8014718:	d11b      	bne.n	8014752 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801471a:	2009      	movs	r0, #9
 801471c:	f7ff ff46 	bl	80145ac <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014720:	2002      	movs	r0, #2
 8014722:	f7fc ffad 	bl	8011680 <memp_malloc>
 8014726:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	2b00      	cmp	r3, #0
 801472c:	d111      	bne.n	8014752 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801472e:	2008      	movs	r0, #8
 8014730:	f7ff ff3c 	bl	80145ac <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8014734:	2002      	movs	r0, #2
 8014736:	f7fc ffa3 	bl	8011680 <memp_malloc>
 801473a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	2b00      	cmp	r3, #0
 8014740:	d107      	bne.n	8014752 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8014742:	79fb      	ldrb	r3, [r7, #7]
 8014744:	4618      	mov	r0, r3
 8014746:	f7ff fee3 	bl	8014510 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801474a:	2002      	movs	r0, #2
 801474c:	f7fc ff98 	bl	8011680 <memp_malloc>
 8014750:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	2b00      	cmp	r3, #0
 8014756:	d03f      	beq.n	80147d8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8014758:	229c      	movs	r2, #156	@ 0x9c
 801475a:	2100      	movs	r1, #0
 801475c:	68f8      	ldr	r0, [r7, #12]
 801475e:	f009 fe85 	bl	801e46c <memset>
    pcb->prio = prio;
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	79fa      	ldrb	r2, [r7, #7]
 8014766:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8014768:	68fb      	ldr	r3, [r7, #12]
 801476a:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801476e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014772:	68fb      	ldr	r3, [r7, #12]
 8014774:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014778:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801477a:	68fb      	ldr	r3, [r7, #12]
 801477c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8014782:	68fb      	ldr	r3, [r7, #12]
 8014784:	22ff      	movs	r2, #255	@ 0xff
 8014786:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801478e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8014790:	68fb      	ldr	r3, [r7, #12]
 8014792:	2206      	movs	r2, #6
 8014794:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	2206      	movs	r2, #6
 801479c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80147a4:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	2201      	movs	r2, #1
 80147aa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 80147ae:	4b0d      	ldr	r3, [pc, #52]	@ (80147e4 <tcp_alloc+0xf8>)
 80147b0:	681a      	ldr	r2, [r3, #0]
 80147b2:	68fb      	ldr	r3, [r7, #12]
 80147b4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80147b6:	4b0c      	ldr	r3, [pc, #48]	@ (80147e8 <tcp_alloc+0xfc>)
 80147b8:	781a      	ldrb	r2, [r3, #0]
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80147be:	68fb      	ldr	r3, [r7, #12]
 80147c0:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 80147c4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	4a08      	ldr	r2, [pc, #32]	@ (80147ec <tcp_alloc+0x100>)
 80147cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80147d0:	68fb      	ldr	r3, [r7, #12]
 80147d2:	4a07      	ldr	r2, [pc, #28]	@ (80147f0 <tcp_alloc+0x104>)
 80147d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80147d8:	68fb      	ldr	r3, [r7, #12]
}
 80147da:	4618      	mov	r0, r3
 80147dc:	3710      	adds	r7, #16
 80147de:	46bd      	mov	sp, r7
 80147e0:	bd80      	pop	{r7, pc}
 80147e2:	bf00      	nop
 80147e4:	2000f340 	.word	0x2000f340
 80147e8:	2000f356 	.word	0x2000f356
 80147ec:	080144a5 	.word	0x080144a5
 80147f0:	006ddd00 	.word	0x006ddd00

080147f4 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80147f4:	b580      	push	{r7, lr}
 80147f6:	b084      	sub	sp, #16
 80147f8:	af00      	add	r7, sp, #0
 80147fa:	4603      	mov	r3, r0
 80147fc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80147fe:	2040      	movs	r0, #64	@ 0x40
 8014800:	f7ff ff74 	bl	80146ec <tcp_alloc>
 8014804:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8014806:	68fb      	ldr	r3, [r7, #12]
}
 8014808:	4618      	mov	r0, r3
 801480a:	3710      	adds	r7, #16
 801480c:	46bd      	mov	sp, r7
 801480e:	bd80      	pop	{r7, pc}

08014810 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8014810:	b480      	push	{r7}
 8014812:	b083      	sub	sp, #12
 8014814:	af00      	add	r7, sp, #0
 8014816:	6078      	str	r0, [r7, #4]
 8014818:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	2b00      	cmp	r3, #0
 801481e:	d002      	beq.n	8014826 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	683a      	ldr	r2, [r7, #0]
 8014824:	611a      	str	r2, [r3, #16]
  }
}
 8014826:	bf00      	nop
 8014828:	370c      	adds	r7, #12
 801482a:	46bd      	mov	sp, r7
 801482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014830:	4770      	bx	lr
	...

08014834 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b082      	sub	sp, #8
 8014838:	af00      	add	r7, sp, #0
 801483a:	6078      	str	r0, [r7, #4]
 801483c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	2b00      	cmp	r3, #0
 8014842:	d00e      	beq.n	8014862 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	7d1b      	ldrb	r3, [r3, #20]
 8014848:	2b01      	cmp	r3, #1
 801484a:	d106      	bne.n	801485a <tcp_recv+0x26>
 801484c:	4b07      	ldr	r3, [pc, #28]	@ (801486c <tcp_recv+0x38>)
 801484e:	f240 72df 	movw	r2, #2015	@ 0x7df
 8014852:	4907      	ldr	r1, [pc, #28]	@ (8014870 <tcp_recv+0x3c>)
 8014854:	4807      	ldr	r0, [pc, #28]	@ (8014874 <tcp_recv+0x40>)
 8014856:	f009 fdcd 	bl	801e3f4 <iprintf>
    pcb->recv = recv;
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	683a      	ldr	r2, [r7, #0]
 801485e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 8014862:	bf00      	nop
 8014864:	3708      	adds	r7, #8
 8014866:	46bd      	mov	sp, r7
 8014868:	bd80      	pop	{r7, pc}
 801486a:	bf00      	nop
 801486c:	08022d18 	.word	0x08022d18
 8014870:	080232b4 	.word	0x080232b4
 8014874:	08022d5c 	.word	0x08022d5c

08014878 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8014878:	b580      	push	{r7, lr}
 801487a:	b082      	sub	sp, #8
 801487c:	af00      	add	r7, sp, #0
 801487e:	6078      	str	r0, [r7, #4]
 8014880:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d00e      	beq.n	80148a6 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	7d1b      	ldrb	r3, [r3, #20]
 801488c:	2b01      	cmp	r3, #1
 801488e:	d106      	bne.n	801489e <tcp_sent+0x26>
 8014890:	4b07      	ldr	r3, [pc, #28]	@ (80148b0 <tcp_sent+0x38>)
 8014892:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 8014896:	4907      	ldr	r1, [pc, #28]	@ (80148b4 <tcp_sent+0x3c>)
 8014898:	4807      	ldr	r0, [pc, #28]	@ (80148b8 <tcp_sent+0x40>)
 801489a:	f009 fdab 	bl	801e3f4 <iprintf>
    pcb->sent = sent;
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	683a      	ldr	r2, [r7, #0]
 80148a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 80148a6:	bf00      	nop
 80148a8:	3708      	adds	r7, #8
 80148aa:	46bd      	mov	sp, r7
 80148ac:	bd80      	pop	{r7, pc}
 80148ae:	bf00      	nop
 80148b0:	08022d18 	.word	0x08022d18
 80148b4:	080232dc 	.word	0x080232dc
 80148b8:	08022d5c 	.word	0x08022d5c

080148bc <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 80148bc:	b580      	push	{r7, lr}
 80148be:	b082      	sub	sp, #8
 80148c0:	af00      	add	r7, sp, #0
 80148c2:	6078      	str	r0, [r7, #4]
 80148c4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80148c6:	687b      	ldr	r3, [r7, #4]
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d00e      	beq.n	80148ea <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	7d1b      	ldrb	r3, [r3, #20]
 80148d0:	2b01      	cmp	r3, #1
 80148d2:	d106      	bne.n	80148e2 <tcp_err+0x26>
 80148d4:	4b07      	ldr	r3, [pc, #28]	@ (80148f4 <tcp_err+0x38>)
 80148d6:	f640 020d 	movw	r2, #2061	@ 0x80d
 80148da:	4907      	ldr	r1, [pc, #28]	@ (80148f8 <tcp_err+0x3c>)
 80148dc:	4807      	ldr	r0, [pc, #28]	@ (80148fc <tcp_err+0x40>)
 80148de:	f009 fd89 	bl	801e3f4 <iprintf>
    pcb->errf = err;
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	683a      	ldr	r2, [r7, #0]
 80148e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 80148ea:	bf00      	nop
 80148ec:	3708      	adds	r7, #8
 80148ee:	46bd      	mov	sp, r7
 80148f0:	bd80      	pop	{r7, pc}
 80148f2:	bf00      	nop
 80148f4:	08022d18 	.word	0x08022d18
 80148f8:	08023304 	.word	0x08023304
 80148fc:	08022d5c 	.word	0x08022d5c

08014900 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8014900:	b480      	push	{r7}
 8014902:	b085      	sub	sp, #20
 8014904:	af00      	add	r7, sp, #0
 8014906:	6078      	str	r0, [r7, #4]
 8014908:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	2b00      	cmp	r3, #0
 801490e:	d008      	beq.n	8014922 <tcp_accept+0x22>
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	7d1b      	ldrb	r3, [r3, #20]
 8014914:	2b01      	cmp	r3, #1
 8014916:	d104      	bne.n	8014922 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 801491c:	68fb      	ldr	r3, [r7, #12]
 801491e:	683a      	ldr	r2, [r7, #0]
 8014920:	619a      	str	r2, [r3, #24]
  }
}
 8014922:	bf00      	nop
 8014924:	3714      	adds	r7, #20
 8014926:	46bd      	mov	sp, r7
 8014928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801492c:	4770      	bx	lr
	...

08014930 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8014930:	b580      	push	{r7, lr}
 8014932:	b084      	sub	sp, #16
 8014934:	af00      	add	r7, sp, #0
 8014936:	60f8      	str	r0, [r7, #12]
 8014938:	60b9      	str	r1, [r7, #8]
 801493a:	4613      	mov	r3, r2
 801493c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	2b00      	cmp	r3, #0
 8014942:	d107      	bne.n	8014954 <tcp_poll+0x24>
 8014944:	4b0e      	ldr	r3, [pc, #56]	@ (8014980 <tcp_poll+0x50>)
 8014946:	f640 023d 	movw	r2, #2109	@ 0x83d
 801494a:	490e      	ldr	r1, [pc, #56]	@ (8014984 <tcp_poll+0x54>)
 801494c:	480e      	ldr	r0, [pc, #56]	@ (8014988 <tcp_poll+0x58>)
 801494e:	f009 fd51 	bl	801e3f4 <iprintf>
 8014952:	e011      	b.n	8014978 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8014954:	68fb      	ldr	r3, [r7, #12]
 8014956:	7d1b      	ldrb	r3, [r3, #20]
 8014958:	2b01      	cmp	r3, #1
 801495a:	d106      	bne.n	801496a <tcp_poll+0x3a>
 801495c:	4b08      	ldr	r3, [pc, #32]	@ (8014980 <tcp_poll+0x50>)
 801495e:	f640 023e 	movw	r2, #2110	@ 0x83e
 8014962:	490a      	ldr	r1, [pc, #40]	@ (801498c <tcp_poll+0x5c>)
 8014964:	4808      	ldr	r0, [pc, #32]	@ (8014988 <tcp_poll+0x58>)
 8014966:	f009 fd45 	bl	801e3f4 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	68ba      	ldr	r2, [r7, #8]
 801496e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8014972:	68fb      	ldr	r3, [r7, #12]
 8014974:	79fa      	ldrb	r2, [r7, #7]
 8014976:	775a      	strb	r2, [r3, #29]
}
 8014978:	3710      	adds	r7, #16
 801497a:	46bd      	mov	sp, r7
 801497c:	bd80      	pop	{r7, pc}
 801497e:	bf00      	nop
 8014980:	08022d18 	.word	0x08022d18
 8014984:	0802332c 	.word	0x0802332c
 8014988:	08022d5c 	.word	0x08022d5c
 801498c:	08023344 	.word	0x08023344

08014990 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8014990:	b580      	push	{r7, lr}
 8014992:	b082      	sub	sp, #8
 8014994:	af00      	add	r7, sp, #0
 8014996:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	2b00      	cmp	r3, #0
 801499c:	d107      	bne.n	80149ae <tcp_pcb_purge+0x1e>
 801499e:	4b21      	ldr	r3, [pc, #132]	@ (8014a24 <tcp_pcb_purge+0x94>)
 80149a0:	f640 0251 	movw	r2, #2129	@ 0x851
 80149a4:	4920      	ldr	r1, [pc, #128]	@ (8014a28 <tcp_pcb_purge+0x98>)
 80149a6:	4821      	ldr	r0, [pc, #132]	@ (8014a2c <tcp_pcb_purge+0x9c>)
 80149a8:	f009 fd24 	bl	801e3f4 <iprintf>
 80149ac:	e037      	b.n	8014a1e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	7d1b      	ldrb	r3, [r3, #20]
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d033      	beq.n	8014a1e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80149ba:	2b0a      	cmp	r3, #10
 80149bc:	d02f      	beq.n	8014a1e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80149c2:	2b01      	cmp	r3, #1
 80149c4:	d02b      	beq.n	8014a1e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d007      	beq.n	80149de <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80149d2:	4618      	mov	r0, r3
 80149d4:	f7fd fddc 	bl	8012590 <pbuf_free>
      pcb->refused_data = NULL;
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	2200      	movs	r2, #0
 80149dc:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d002      	beq.n	80149ec <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80149e6:	6878      	ldr	r0, [r7, #4]
 80149e8:	f000 f986 	bl	8014cf8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80149f2:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80149f8:	4618      	mov	r0, r3
 80149fa:	f7ff fcf9 	bl	80143f0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014a02:	4618      	mov	r0, r3
 8014a04:	f7ff fcf4 	bl	80143f0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	2200      	movs	r2, #0
 8014a0c:	66da      	str	r2, [r3, #108]	@ 0x6c
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	2200      	movs	r2, #0
 8014a1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8014a1e:	3708      	adds	r7, #8
 8014a20:	46bd      	mov	sp, r7
 8014a22:	bd80      	pop	{r7, pc}
 8014a24:	08022d18 	.word	0x08022d18
 8014a28:	08023364 	.word	0x08023364
 8014a2c:	08022d5c 	.word	0x08022d5c

08014a30 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8014a30:	b580      	push	{r7, lr}
 8014a32:	b084      	sub	sp, #16
 8014a34:	af00      	add	r7, sp, #0
 8014a36:	6078      	str	r0, [r7, #4]
 8014a38:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8014a3a:	683b      	ldr	r3, [r7, #0]
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d106      	bne.n	8014a4e <tcp_pcb_remove+0x1e>
 8014a40:	4b3e      	ldr	r3, [pc, #248]	@ (8014b3c <tcp_pcb_remove+0x10c>)
 8014a42:	f640 0283 	movw	r2, #2179	@ 0x883
 8014a46:	493e      	ldr	r1, [pc, #248]	@ (8014b40 <tcp_pcb_remove+0x110>)
 8014a48:	483e      	ldr	r0, [pc, #248]	@ (8014b44 <tcp_pcb_remove+0x114>)
 8014a4a:	f009 fcd3 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d106      	bne.n	8014a62 <tcp_pcb_remove+0x32>
 8014a54:	4b39      	ldr	r3, [pc, #228]	@ (8014b3c <tcp_pcb_remove+0x10c>)
 8014a56:	f640 0284 	movw	r2, #2180	@ 0x884
 8014a5a:	493b      	ldr	r1, [pc, #236]	@ (8014b48 <tcp_pcb_remove+0x118>)
 8014a5c:	4839      	ldr	r0, [pc, #228]	@ (8014b44 <tcp_pcb_remove+0x114>)
 8014a5e:	f009 fcc9 	bl	801e3f4 <iprintf>

  TCP_RMV(pcblist, pcb);
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	683a      	ldr	r2, [r7, #0]
 8014a68:	429a      	cmp	r2, r3
 8014a6a:	d105      	bne.n	8014a78 <tcp_pcb_remove+0x48>
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	681b      	ldr	r3, [r3, #0]
 8014a70:	68da      	ldr	r2, [r3, #12]
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	601a      	str	r2, [r3, #0]
 8014a76:	e013      	b.n	8014aa0 <tcp_pcb_remove+0x70>
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	681b      	ldr	r3, [r3, #0]
 8014a7c:	60fb      	str	r3, [r7, #12]
 8014a7e:	e00c      	b.n	8014a9a <tcp_pcb_remove+0x6a>
 8014a80:	68fb      	ldr	r3, [r7, #12]
 8014a82:	68db      	ldr	r3, [r3, #12]
 8014a84:	683a      	ldr	r2, [r7, #0]
 8014a86:	429a      	cmp	r2, r3
 8014a88:	d104      	bne.n	8014a94 <tcp_pcb_remove+0x64>
 8014a8a:	683b      	ldr	r3, [r7, #0]
 8014a8c:	68da      	ldr	r2, [r3, #12]
 8014a8e:	68fb      	ldr	r3, [r7, #12]
 8014a90:	60da      	str	r2, [r3, #12]
 8014a92:	e005      	b.n	8014aa0 <tcp_pcb_remove+0x70>
 8014a94:	68fb      	ldr	r3, [r7, #12]
 8014a96:	68db      	ldr	r3, [r3, #12]
 8014a98:	60fb      	str	r3, [r7, #12]
 8014a9a:	68fb      	ldr	r3, [r7, #12]
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	d1ef      	bne.n	8014a80 <tcp_pcb_remove+0x50>
 8014aa0:	683b      	ldr	r3, [r7, #0]
 8014aa2:	2200      	movs	r2, #0
 8014aa4:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8014aa6:	6838      	ldr	r0, [r7, #0]
 8014aa8:	f7ff ff72 	bl	8014990 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8014aac:	683b      	ldr	r3, [r7, #0]
 8014aae:	7d1b      	ldrb	r3, [r3, #20]
 8014ab0:	2b0a      	cmp	r3, #10
 8014ab2:	d013      	beq.n	8014adc <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8014ab4:	683b      	ldr	r3, [r7, #0]
 8014ab6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8014ab8:	2b01      	cmp	r3, #1
 8014aba:	d00f      	beq.n	8014adc <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8014abc:	683b      	ldr	r3, [r7, #0]
 8014abe:	8b5b      	ldrh	r3, [r3, #26]
 8014ac0:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d009      	beq.n	8014adc <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8014ac8:	683b      	ldr	r3, [r7, #0]
 8014aca:	8b5b      	ldrh	r3, [r3, #26]
 8014acc:	f043 0302 	orr.w	r3, r3, #2
 8014ad0:	b29a      	uxth	r2, r3
 8014ad2:	683b      	ldr	r3, [r7, #0]
 8014ad4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014ad6:	6838      	ldr	r0, [r7, #0]
 8014ad8:	f003 fbc0 	bl	801825c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8014adc:	683b      	ldr	r3, [r7, #0]
 8014ade:	7d1b      	ldrb	r3, [r3, #20]
 8014ae0:	2b01      	cmp	r3, #1
 8014ae2:	d020      	beq.n	8014b26 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8014ae4:	683b      	ldr	r3, [r7, #0]
 8014ae6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d006      	beq.n	8014afa <tcp_pcb_remove+0xca>
 8014aec:	4b13      	ldr	r3, [pc, #76]	@ (8014b3c <tcp_pcb_remove+0x10c>)
 8014aee:	f640 0293 	movw	r2, #2195	@ 0x893
 8014af2:	4916      	ldr	r1, [pc, #88]	@ (8014b4c <tcp_pcb_remove+0x11c>)
 8014af4:	4813      	ldr	r0, [pc, #76]	@ (8014b44 <tcp_pcb_remove+0x114>)
 8014af6:	f009 fc7d 	bl	801e3f4 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8014afa:	683b      	ldr	r3, [r7, #0]
 8014afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d006      	beq.n	8014b10 <tcp_pcb_remove+0xe0>
 8014b02:	4b0e      	ldr	r3, [pc, #56]	@ (8014b3c <tcp_pcb_remove+0x10c>)
 8014b04:	f640 0294 	movw	r2, #2196	@ 0x894
 8014b08:	4911      	ldr	r1, [pc, #68]	@ (8014b50 <tcp_pcb_remove+0x120>)
 8014b0a:	480e      	ldr	r0, [pc, #56]	@ (8014b44 <tcp_pcb_remove+0x114>)
 8014b0c:	f009 fc72 	bl	801e3f4 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8014b10:	683b      	ldr	r3, [r7, #0]
 8014b12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d006      	beq.n	8014b26 <tcp_pcb_remove+0xf6>
 8014b18:	4b08      	ldr	r3, [pc, #32]	@ (8014b3c <tcp_pcb_remove+0x10c>)
 8014b1a:	f640 0296 	movw	r2, #2198	@ 0x896
 8014b1e:	490d      	ldr	r1, [pc, #52]	@ (8014b54 <tcp_pcb_remove+0x124>)
 8014b20:	4808      	ldr	r0, [pc, #32]	@ (8014b44 <tcp_pcb_remove+0x114>)
 8014b22:	f009 fc67 	bl	801e3f4 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8014b26:	683b      	ldr	r3, [r7, #0]
 8014b28:	2200      	movs	r2, #0
 8014b2a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8014b2c:	683b      	ldr	r3, [r7, #0]
 8014b2e:	2200      	movs	r2, #0
 8014b30:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8014b32:	bf00      	nop
 8014b34:	3710      	adds	r7, #16
 8014b36:	46bd      	mov	sp, r7
 8014b38:	bd80      	pop	{r7, pc}
 8014b3a:	bf00      	nop
 8014b3c:	08022d18 	.word	0x08022d18
 8014b40:	08023380 	.word	0x08023380
 8014b44:	08022d5c 	.word	0x08022d5c
 8014b48:	0802339c 	.word	0x0802339c
 8014b4c:	080233bc 	.word	0x080233bc
 8014b50:	080233d4 	.word	0x080233d4
 8014b54:	080233f0 	.word	0x080233f0

08014b58 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8014b58:	b580      	push	{r7, lr}
 8014b5a:	b082      	sub	sp, #8
 8014b5c:	af00      	add	r7, sp, #0
 8014b5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	d106      	bne.n	8014b74 <tcp_next_iss+0x1c>
 8014b66:	4b0a      	ldr	r3, [pc, #40]	@ (8014b90 <tcp_next_iss+0x38>)
 8014b68:	f640 02af 	movw	r2, #2223	@ 0x8af
 8014b6c:	4909      	ldr	r1, [pc, #36]	@ (8014b94 <tcp_next_iss+0x3c>)
 8014b6e:	480a      	ldr	r0, [pc, #40]	@ (8014b98 <tcp_next_iss+0x40>)
 8014b70:	f009 fc40 	bl	801e3f4 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8014b74:	4b09      	ldr	r3, [pc, #36]	@ (8014b9c <tcp_next_iss+0x44>)
 8014b76:	681a      	ldr	r2, [r3, #0]
 8014b78:	4b09      	ldr	r3, [pc, #36]	@ (8014ba0 <tcp_next_iss+0x48>)
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	4413      	add	r3, r2
 8014b7e:	4a07      	ldr	r2, [pc, #28]	@ (8014b9c <tcp_next_iss+0x44>)
 8014b80:	6013      	str	r3, [r2, #0]
  return iss;
 8014b82:	4b06      	ldr	r3, [pc, #24]	@ (8014b9c <tcp_next_iss+0x44>)
 8014b84:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8014b86:	4618      	mov	r0, r3
 8014b88:	3708      	adds	r7, #8
 8014b8a:	46bd      	mov	sp, r7
 8014b8c:	bd80      	pop	{r7, pc}
 8014b8e:	bf00      	nop
 8014b90:	08022d18 	.word	0x08022d18
 8014b94:	08023408 	.word	0x08023408
 8014b98:	08022d5c 	.word	0x08022d5c
 8014b9c:	20000038 	.word	0x20000038
 8014ba0:	2000f340 	.word	0x2000f340

08014ba4 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8014ba4:	b580      	push	{r7, lr}
 8014ba6:	b086      	sub	sp, #24
 8014ba8:	af00      	add	r7, sp, #0
 8014baa:	4603      	mov	r3, r0
 8014bac:	60b9      	str	r1, [r7, #8]
 8014bae:	607a      	str	r2, [r7, #4]
 8014bb0:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d106      	bne.n	8014bc6 <tcp_eff_send_mss_netif+0x22>
 8014bb8:	4b14      	ldr	r3, [pc, #80]	@ (8014c0c <tcp_eff_send_mss_netif+0x68>)
 8014bba:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8014bbe:	4914      	ldr	r1, [pc, #80]	@ (8014c10 <tcp_eff_send_mss_netif+0x6c>)
 8014bc0:	4814      	ldr	r0, [pc, #80]	@ (8014c14 <tcp_eff_send_mss_netif+0x70>)
 8014bc2:	f009 fc17 	bl	801e3f4 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8014bc6:	68bb      	ldr	r3, [r7, #8]
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	d101      	bne.n	8014bd0 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8014bcc:	89fb      	ldrh	r3, [r7, #14]
 8014bce:	e019      	b.n	8014c04 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8014bd0:	68bb      	ldr	r3, [r7, #8]
 8014bd2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014bd4:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8014bd6:	8afb      	ldrh	r3, [r7, #22]
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d012      	beq.n	8014c02 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8014bdc:	2328      	movs	r3, #40	@ 0x28
 8014bde:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8014be0:	8afa      	ldrh	r2, [r7, #22]
 8014be2:	8abb      	ldrh	r3, [r7, #20]
 8014be4:	429a      	cmp	r2, r3
 8014be6:	d904      	bls.n	8014bf2 <tcp_eff_send_mss_netif+0x4e>
 8014be8:	8afa      	ldrh	r2, [r7, #22]
 8014bea:	8abb      	ldrh	r3, [r7, #20]
 8014bec:	1ad3      	subs	r3, r2, r3
 8014bee:	b29b      	uxth	r3, r3
 8014bf0:	e000      	b.n	8014bf4 <tcp_eff_send_mss_netif+0x50>
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8014bf6:	8a7a      	ldrh	r2, [r7, #18]
 8014bf8:	89fb      	ldrh	r3, [r7, #14]
 8014bfa:	4293      	cmp	r3, r2
 8014bfc:	bf28      	it	cs
 8014bfe:	4613      	movcs	r3, r2
 8014c00:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8014c02:	89fb      	ldrh	r3, [r7, #14]
}
 8014c04:	4618      	mov	r0, r3
 8014c06:	3718      	adds	r7, #24
 8014c08:	46bd      	mov	sp, r7
 8014c0a:	bd80      	pop	{r7, pc}
 8014c0c:	08022d18 	.word	0x08022d18
 8014c10:	08023424 	.word	0x08023424
 8014c14:	08022d5c 	.word	0x08022d5c

08014c18 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8014c18:	b580      	push	{r7, lr}
 8014c1a:	b084      	sub	sp, #16
 8014c1c:	af00      	add	r7, sp, #0
 8014c1e:	6078      	str	r0, [r7, #4]
 8014c20:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8014c22:	683b      	ldr	r3, [r7, #0]
 8014c24:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	2b00      	cmp	r3, #0
 8014c2a:	d119      	bne.n	8014c60 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8014c2c:	4b10      	ldr	r3, [pc, #64]	@ (8014c70 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8014c2e:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8014c32:	4910      	ldr	r1, [pc, #64]	@ (8014c74 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8014c34:	4810      	ldr	r0, [pc, #64]	@ (8014c78 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8014c36:	f009 fbdd 	bl	801e3f4 <iprintf>

  while (pcb != NULL) {
 8014c3a:	e011      	b.n	8014c60 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8014c3c:	68fb      	ldr	r3, [r7, #12]
 8014c3e:	681a      	ldr	r2, [r3, #0]
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	681b      	ldr	r3, [r3, #0]
 8014c44:	429a      	cmp	r2, r3
 8014c46:	d108      	bne.n	8014c5a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8014c48:	68fb      	ldr	r3, [r7, #12]
 8014c4a:	68db      	ldr	r3, [r3, #12]
 8014c4c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8014c4e:	68f8      	ldr	r0, [r7, #12]
 8014c50:	f7fe fd34 	bl	80136bc <tcp_abort>
      pcb = next;
 8014c54:	68bb      	ldr	r3, [r7, #8]
 8014c56:	60fb      	str	r3, [r7, #12]
 8014c58:	e002      	b.n	8014c60 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	68db      	ldr	r3, [r3, #12]
 8014c5e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8014c60:	68fb      	ldr	r3, [r7, #12]
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	d1ea      	bne.n	8014c3c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8014c66:	bf00      	nop
 8014c68:	bf00      	nop
 8014c6a:	3710      	adds	r7, #16
 8014c6c:	46bd      	mov	sp, r7
 8014c6e:	bd80      	pop	{r7, pc}
 8014c70:	08022d18 	.word	0x08022d18
 8014c74:	0802344c 	.word	0x0802344c
 8014c78:	08022d5c 	.word	0x08022d5c

08014c7c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8014c7c:	b580      	push	{r7, lr}
 8014c7e:	b084      	sub	sp, #16
 8014c80:	af00      	add	r7, sp, #0
 8014c82:	6078      	str	r0, [r7, #4]
 8014c84:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d02a      	beq.n	8014ce2 <tcp_netif_ip_addr_changed+0x66>
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	681b      	ldr	r3, [r3, #0]
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	d026      	beq.n	8014ce2 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8014c94:	4b15      	ldr	r3, [pc, #84]	@ (8014cec <tcp_netif_ip_addr_changed+0x70>)
 8014c96:	681b      	ldr	r3, [r3, #0]
 8014c98:	4619      	mov	r1, r3
 8014c9a:	6878      	ldr	r0, [r7, #4]
 8014c9c:	f7ff ffbc 	bl	8014c18 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8014ca0:	4b13      	ldr	r3, [pc, #76]	@ (8014cf0 <tcp_netif_ip_addr_changed+0x74>)
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	4619      	mov	r1, r3
 8014ca6:	6878      	ldr	r0, [r7, #4]
 8014ca8:	f7ff ffb6 	bl	8014c18 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8014cac:	683b      	ldr	r3, [r7, #0]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d017      	beq.n	8014ce2 <tcp_netif_ip_addr_changed+0x66>
 8014cb2:	683b      	ldr	r3, [r7, #0]
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d013      	beq.n	8014ce2 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8014cba:	4b0e      	ldr	r3, [pc, #56]	@ (8014cf4 <tcp_netif_ip_addr_changed+0x78>)
 8014cbc:	681b      	ldr	r3, [r3, #0]
 8014cbe:	60fb      	str	r3, [r7, #12]
 8014cc0:	e00c      	b.n	8014cdc <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8014cc2:	68fb      	ldr	r3, [r7, #12]
 8014cc4:	681a      	ldr	r2, [r3, #0]
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	681b      	ldr	r3, [r3, #0]
 8014cca:	429a      	cmp	r2, r3
 8014ccc:	d103      	bne.n	8014cd6 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8014cce:	683b      	ldr	r3, [r7, #0]
 8014cd0:	681a      	ldr	r2, [r3, #0]
 8014cd2:	68fb      	ldr	r3, [r7, #12]
 8014cd4:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8014cd6:	68fb      	ldr	r3, [r7, #12]
 8014cd8:	68db      	ldr	r3, [r3, #12]
 8014cda:	60fb      	str	r3, [r7, #12]
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	d1ef      	bne.n	8014cc2 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8014ce2:	bf00      	nop
 8014ce4:	3710      	adds	r7, #16
 8014ce6:	46bd      	mov	sp, r7
 8014ce8:	bd80      	pop	{r7, pc}
 8014cea:	bf00      	nop
 8014cec:	2000f34c 	.word	0x2000f34c
 8014cf0:	2000f344 	.word	0x2000f344
 8014cf4:	2000f348 	.word	0x2000f348

08014cf8 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8014cf8:	b580      	push	{r7, lr}
 8014cfa:	b082      	sub	sp, #8
 8014cfc:	af00      	add	r7, sp, #0
 8014cfe:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d007      	beq.n	8014d18 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014d0c:	4618      	mov	r0, r3
 8014d0e:	f7ff fb6f 	bl	80143f0 <tcp_segs_free>
    pcb->ooseq = NULL;
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	2200      	movs	r2, #0
 8014d16:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8014d18:	bf00      	nop
 8014d1a:	3708      	adds	r7, #8
 8014d1c:	46bd      	mov	sp, r7
 8014d1e:	bd80      	pop	{r7, pc}

08014d20 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8014d20:	b590      	push	{r4, r7, lr}
 8014d22:	b08d      	sub	sp, #52	@ 0x34
 8014d24:	af04      	add	r7, sp, #16
 8014d26:	6078      	str	r0, [r7, #4]
 8014d28:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d105      	bne.n	8014d3c <tcp_input+0x1c>
 8014d30:	4b9b      	ldr	r3, [pc, #620]	@ (8014fa0 <tcp_input+0x280>)
 8014d32:	2283      	movs	r2, #131	@ 0x83
 8014d34:	499b      	ldr	r1, [pc, #620]	@ (8014fa4 <tcp_input+0x284>)
 8014d36:	489c      	ldr	r0, [pc, #624]	@ (8014fa8 <tcp_input+0x288>)
 8014d38:	f009 fb5c 	bl	801e3f4 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	685b      	ldr	r3, [r3, #4]
 8014d40:	4a9a      	ldr	r2, [pc, #616]	@ (8014fac <tcp_input+0x28c>)
 8014d42:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	895b      	ldrh	r3, [r3, #10]
 8014d48:	2b13      	cmp	r3, #19
 8014d4a:	f240 83d1 	bls.w	80154f0 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8014d4e:	4b98      	ldr	r3, [pc, #608]	@ (8014fb0 <tcp_input+0x290>)
 8014d50:	695b      	ldr	r3, [r3, #20]
 8014d52:	4a97      	ldr	r2, [pc, #604]	@ (8014fb0 <tcp_input+0x290>)
 8014d54:	6812      	ldr	r2, [r2, #0]
 8014d56:	4611      	mov	r1, r2
 8014d58:	4618      	mov	r0, r3
 8014d5a:	f006 fbef 	bl	801b53c <ip4_addr_isbroadcast_u32>
 8014d5e:	4603      	mov	r3, r0
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	f040 83c7 	bne.w	80154f4 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8014d66:	4b92      	ldr	r3, [pc, #584]	@ (8014fb0 <tcp_input+0x290>)
 8014d68:	695b      	ldr	r3, [r3, #20]
 8014d6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8014d6e:	2be0      	cmp	r3, #224	@ 0xe0
 8014d70:	f000 83c0 	beq.w	80154f4 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8014d74:	4b8d      	ldr	r3, [pc, #564]	@ (8014fac <tcp_input+0x28c>)
 8014d76:	681b      	ldr	r3, [r3, #0]
 8014d78:	899b      	ldrh	r3, [r3, #12]
 8014d7a:	b29b      	uxth	r3, r3
 8014d7c:	4618      	mov	r0, r3
 8014d7e:	f7fb ffab 	bl	8010cd8 <lwip_htons>
 8014d82:	4603      	mov	r3, r0
 8014d84:	0b1b      	lsrs	r3, r3, #12
 8014d86:	b29b      	uxth	r3, r3
 8014d88:	b2db      	uxtb	r3, r3
 8014d8a:	009b      	lsls	r3, r3, #2
 8014d8c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8014d8e:	7cbb      	ldrb	r3, [r7, #18]
 8014d90:	2b13      	cmp	r3, #19
 8014d92:	f240 83b1 	bls.w	80154f8 <tcp_input+0x7d8>
 8014d96:	7cbb      	ldrb	r3, [r7, #18]
 8014d98:	b29a      	uxth	r2, r3
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	891b      	ldrh	r3, [r3, #8]
 8014d9e:	429a      	cmp	r2, r3
 8014da0:	f200 83aa 	bhi.w	80154f8 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8014da4:	7cbb      	ldrb	r3, [r7, #18]
 8014da6:	b29b      	uxth	r3, r3
 8014da8:	3b14      	subs	r3, #20
 8014daa:	b29a      	uxth	r2, r3
 8014dac:	4b81      	ldr	r3, [pc, #516]	@ (8014fb4 <tcp_input+0x294>)
 8014dae:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8014db0:	4b81      	ldr	r3, [pc, #516]	@ (8014fb8 <tcp_input+0x298>)
 8014db2:	2200      	movs	r2, #0
 8014db4:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	895a      	ldrh	r2, [r3, #10]
 8014dba:	7cbb      	ldrb	r3, [r7, #18]
 8014dbc:	b29b      	uxth	r3, r3
 8014dbe:	429a      	cmp	r2, r3
 8014dc0:	d309      	bcc.n	8014dd6 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8014dc2:	4b7c      	ldr	r3, [pc, #496]	@ (8014fb4 <tcp_input+0x294>)
 8014dc4:	881a      	ldrh	r2, [r3, #0]
 8014dc6:	4b7d      	ldr	r3, [pc, #500]	@ (8014fbc <tcp_input+0x29c>)
 8014dc8:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8014dca:	7cbb      	ldrb	r3, [r7, #18]
 8014dcc:	4619      	mov	r1, r3
 8014dce:	6878      	ldr	r0, [r7, #4]
 8014dd0:	f7fd fb26 	bl	8012420 <pbuf_remove_header>
 8014dd4:	e04e      	b.n	8014e74 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	681b      	ldr	r3, [r3, #0]
 8014dda:	2b00      	cmp	r3, #0
 8014ddc:	d105      	bne.n	8014dea <tcp_input+0xca>
 8014dde:	4b70      	ldr	r3, [pc, #448]	@ (8014fa0 <tcp_input+0x280>)
 8014de0:	22c2      	movs	r2, #194	@ 0xc2
 8014de2:	4977      	ldr	r1, [pc, #476]	@ (8014fc0 <tcp_input+0x2a0>)
 8014de4:	4870      	ldr	r0, [pc, #448]	@ (8014fa8 <tcp_input+0x288>)
 8014de6:	f009 fb05 	bl	801e3f4 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8014dea:	2114      	movs	r1, #20
 8014dec:	6878      	ldr	r0, [r7, #4]
 8014dee:	f7fd fb17 	bl	8012420 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	895a      	ldrh	r2, [r3, #10]
 8014df6:	4b71      	ldr	r3, [pc, #452]	@ (8014fbc <tcp_input+0x29c>)
 8014df8:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8014dfa:	4b6e      	ldr	r3, [pc, #440]	@ (8014fb4 <tcp_input+0x294>)
 8014dfc:	881a      	ldrh	r2, [r3, #0]
 8014dfe:	4b6f      	ldr	r3, [pc, #444]	@ (8014fbc <tcp_input+0x29c>)
 8014e00:	881b      	ldrh	r3, [r3, #0]
 8014e02:	1ad3      	subs	r3, r2, r3
 8014e04:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8014e06:	4b6d      	ldr	r3, [pc, #436]	@ (8014fbc <tcp_input+0x29c>)
 8014e08:	881b      	ldrh	r3, [r3, #0]
 8014e0a:	4619      	mov	r1, r3
 8014e0c:	6878      	ldr	r0, [r7, #4]
 8014e0e:	f7fd fb07 	bl	8012420 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	681b      	ldr	r3, [r3, #0]
 8014e16:	895b      	ldrh	r3, [r3, #10]
 8014e18:	8a3a      	ldrh	r2, [r7, #16]
 8014e1a:	429a      	cmp	r2, r3
 8014e1c:	f200 836e 	bhi.w	80154fc <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	681b      	ldr	r3, [r3, #0]
 8014e24:	685b      	ldr	r3, [r3, #4]
 8014e26:	4a64      	ldr	r2, [pc, #400]	@ (8014fb8 <tcp_input+0x298>)
 8014e28:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	681b      	ldr	r3, [r3, #0]
 8014e2e:	8a3a      	ldrh	r2, [r7, #16]
 8014e30:	4611      	mov	r1, r2
 8014e32:	4618      	mov	r0, r3
 8014e34:	f7fd faf4 	bl	8012420 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	891a      	ldrh	r2, [r3, #8]
 8014e3c:	8a3b      	ldrh	r3, [r7, #16]
 8014e3e:	1ad3      	subs	r3, r2, r3
 8014e40:	b29a      	uxth	r2, r3
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	895b      	ldrh	r3, [r3, #10]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d005      	beq.n	8014e5a <tcp_input+0x13a>
 8014e4e:	4b54      	ldr	r3, [pc, #336]	@ (8014fa0 <tcp_input+0x280>)
 8014e50:	22df      	movs	r2, #223	@ 0xdf
 8014e52:	495c      	ldr	r1, [pc, #368]	@ (8014fc4 <tcp_input+0x2a4>)
 8014e54:	4854      	ldr	r0, [pc, #336]	@ (8014fa8 <tcp_input+0x288>)
 8014e56:	f009 facd 	bl	801e3f4 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	891a      	ldrh	r2, [r3, #8]
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	891b      	ldrh	r3, [r3, #8]
 8014e64:	429a      	cmp	r2, r3
 8014e66:	d005      	beq.n	8014e74 <tcp_input+0x154>
 8014e68:	4b4d      	ldr	r3, [pc, #308]	@ (8014fa0 <tcp_input+0x280>)
 8014e6a:	22e0      	movs	r2, #224	@ 0xe0
 8014e6c:	4956      	ldr	r1, [pc, #344]	@ (8014fc8 <tcp_input+0x2a8>)
 8014e6e:	484e      	ldr	r0, [pc, #312]	@ (8014fa8 <tcp_input+0x288>)
 8014e70:	f009 fac0 	bl	801e3f4 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8014e74:	4b4d      	ldr	r3, [pc, #308]	@ (8014fac <tcp_input+0x28c>)
 8014e76:	681b      	ldr	r3, [r3, #0]
 8014e78:	881b      	ldrh	r3, [r3, #0]
 8014e7a:	b29b      	uxth	r3, r3
 8014e7c:	4a4b      	ldr	r2, [pc, #300]	@ (8014fac <tcp_input+0x28c>)
 8014e7e:	6814      	ldr	r4, [r2, #0]
 8014e80:	4618      	mov	r0, r3
 8014e82:	f7fb ff29 	bl	8010cd8 <lwip_htons>
 8014e86:	4603      	mov	r3, r0
 8014e88:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8014e8a:	4b48      	ldr	r3, [pc, #288]	@ (8014fac <tcp_input+0x28c>)
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	885b      	ldrh	r3, [r3, #2]
 8014e90:	b29b      	uxth	r3, r3
 8014e92:	4a46      	ldr	r2, [pc, #280]	@ (8014fac <tcp_input+0x28c>)
 8014e94:	6814      	ldr	r4, [r2, #0]
 8014e96:	4618      	mov	r0, r3
 8014e98:	f7fb ff1e 	bl	8010cd8 <lwip_htons>
 8014e9c:	4603      	mov	r3, r0
 8014e9e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8014ea0:	4b42      	ldr	r3, [pc, #264]	@ (8014fac <tcp_input+0x28c>)
 8014ea2:	681b      	ldr	r3, [r3, #0]
 8014ea4:	685b      	ldr	r3, [r3, #4]
 8014ea6:	4a41      	ldr	r2, [pc, #260]	@ (8014fac <tcp_input+0x28c>)
 8014ea8:	6814      	ldr	r4, [r2, #0]
 8014eaa:	4618      	mov	r0, r3
 8014eac:	f7fb ff2a 	bl	8010d04 <lwip_htonl>
 8014eb0:	4603      	mov	r3, r0
 8014eb2:	6063      	str	r3, [r4, #4]
 8014eb4:	6863      	ldr	r3, [r4, #4]
 8014eb6:	4a45      	ldr	r2, [pc, #276]	@ (8014fcc <tcp_input+0x2ac>)
 8014eb8:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8014eba:	4b3c      	ldr	r3, [pc, #240]	@ (8014fac <tcp_input+0x28c>)
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	689b      	ldr	r3, [r3, #8]
 8014ec0:	4a3a      	ldr	r2, [pc, #232]	@ (8014fac <tcp_input+0x28c>)
 8014ec2:	6814      	ldr	r4, [r2, #0]
 8014ec4:	4618      	mov	r0, r3
 8014ec6:	f7fb ff1d 	bl	8010d04 <lwip_htonl>
 8014eca:	4603      	mov	r3, r0
 8014ecc:	60a3      	str	r3, [r4, #8]
 8014ece:	68a3      	ldr	r3, [r4, #8]
 8014ed0:	4a3f      	ldr	r2, [pc, #252]	@ (8014fd0 <tcp_input+0x2b0>)
 8014ed2:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8014ed4:	4b35      	ldr	r3, [pc, #212]	@ (8014fac <tcp_input+0x28c>)
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	89db      	ldrh	r3, [r3, #14]
 8014eda:	b29b      	uxth	r3, r3
 8014edc:	4a33      	ldr	r2, [pc, #204]	@ (8014fac <tcp_input+0x28c>)
 8014ede:	6814      	ldr	r4, [r2, #0]
 8014ee0:	4618      	mov	r0, r3
 8014ee2:	f7fb fef9 	bl	8010cd8 <lwip_htons>
 8014ee6:	4603      	mov	r3, r0
 8014ee8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8014eea:	4b30      	ldr	r3, [pc, #192]	@ (8014fac <tcp_input+0x28c>)
 8014eec:	681b      	ldr	r3, [r3, #0]
 8014eee:	899b      	ldrh	r3, [r3, #12]
 8014ef0:	b29b      	uxth	r3, r3
 8014ef2:	4618      	mov	r0, r3
 8014ef4:	f7fb fef0 	bl	8010cd8 <lwip_htons>
 8014ef8:	4603      	mov	r3, r0
 8014efa:	b2db      	uxtb	r3, r3
 8014efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014f00:	b2da      	uxtb	r2, r3
 8014f02:	4b34      	ldr	r3, [pc, #208]	@ (8014fd4 <tcp_input+0x2b4>)
 8014f04:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	891a      	ldrh	r2, [r3, #8]
 8014f0a:	4b33      	ldr	r3, [pc, #204]	@ (8014fd8 <tcp_input+0x2b8>)
 8014f0c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8014f0e:	4b31      	ldr	r3, [pc, #196]	@ (8014fd4 <tcp_input+0x2b4>)
 8014f10:	781b      	ldrb	r3, [r3, #0]
 8014f12:	f003 0303 	and.w	r3, r3, #3
 8014f16:	2b00      	cmp	r3, #0
 8014f18:	d00c      	beq.n	8014f34 <tcp_input+0x214>
    tcplen++;
 8014f1a:	4b2f      	ldr	r3, [pc, #188]	@ (8014fd8 <tcp_input+0x2b8>)
 8014f1c:	881b      	ldrh	r3, [r3, #0]
 8014f1e:	3301      	adds	r3, #1
 8014f20:	b29a      	uxth	r2, r3
 8014f22:	4b2d      	ldr	r3, [pc, #180]	@ (8014fd8 <tcp_input+0x2b8>)
 8014f24:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	891a      	ldrh	r2, [r3, #8]
 8014f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8014fd8 <tcp_input+0x2b8>)
 8014f2c:	881b      	ldrh	r3, [r3, #0]
 8014f2e:	429a      	cmp	r2, r3
 8014f30:	f200 82e6 	bhi.w	8015500 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8014f34:	2300      	movs	r3, #0
 8014f36:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014f38:	4b28      	ldr	r3, [pc, #160]	@ (8014fdc <tcp_input+0x2bc>)
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	61fb      	str	r3, [r7, #28]
 8014f3e:	e09d      	b.n	801507c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8014f40:	69fb      	ldr	r3, [r7, #28]
 8014f42:	7d1b      	ldrb	r3, [r3, #20]
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	d105      	bne.n	8014f54 <tcp_input+0x234>
 8014f48:	4b15      	ldr	r3, [pc, #84]	@ (8014fa0 <tcp_input+0x280>)
 8014f4a:	22fb      	movs	r2, #251	@ 0xfb
 8014f4c:	4924      	ldr	r1, [pc, #144]	@ (8014fe0 <tcp_input+0x2c0>)
 8014f4e:	4816      	ldr	r0, [pc, #88]	@ (8014fa8 <tcp_input+0x288>)
 8014f50:	f009 fa50 	bl	801e3f4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8014f54:	69fb      	ldr	r3, [r7, #28]
 8014f56:	7d1b      	ldrb	r3, [r3, #20]
 8014f58:	2b0a      	cmp	r3, #10
 8014f5a:	d105      	bne.n	8014f68 <tcp_input+0x248>
 8014f5c:	4b10      	ldr	r3, [pc, #64]	@ (8014fa0 <tcp_input+0x280>)
 8014f5e:	22fc      	movs	r2, #252	@ 0xfc
 8014f60:	4920      	ldr	r1, [pc, #128]	@ (8014fe4 <tcp_input+0x2c4>)
 8014f62:	4811      	ldr	r0, [pc, #68]	@ (8014fa8 <tcp_input+0x288>)
 8014f64:	f009 fa46 	bl	801e3f4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8014f68:	69fb      	ldr	r3, [r7, #28]
 8014f6a:	7d1b      	ldrb	r3, [r3, #20]
 8014f6c:	2b01      	cmp	r3, #1
 8014f6e:	d105      	bne.n	8014f7c <tcp_input+0x25c>
 8014f70:	4b0b      	ldr	r3, [pc, #44]	@ (8014fa0 <tcp_input+0x280>)
 8014f72:	22fd      	movs	r2, #253	@ 0xfd
 8014f74:	491c      	ldr	r1, [pc, #112]	@ (8014fe8 <tcp_input+0x2c8>)
 8014f76:	480c      	ldr	r0, [pc, #48]	@ (8014fa8 <tcp_input+0x288>)
 8014f78:	f009 fa3c 	bl	801e3f4 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014f7c:	69fb      	ldr	r3, [r7, #28]
 8014f7e:	7a1b      	ldrb	r3, [r3, #8]
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d033      	beq.n	8014fec <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8014f84:	69fb      	ldr	r3, [r7, #28]
 8014f86:	7a1a      	ldrb	r2, [r3, #8]
 8014f88:	4b09      	ldr	r3, [pc, #36]	@ (8014fb0 <tcp_input+0x290>)
 8014f8a:	685b      	ldr	r3, [r3, #4]
 8014f8c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014f90:	3301      	adds	r3, #1
 8014f92:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014f94:	429a      	cmp	r2, r3
 8014f96:	d029      	beq.n	8014fec <tcp_input+0x2cc>
      prev = pcb;
 8014f98:	69fb      	ldr	r3, [r7, #28]
 8014f9a:	61bb      	str	r3, [r7, #24]
      continue;
 8014f9c:	e06b      	b.n	8015076 <tcp_input+0x356>
 8014f9e:	bf00      	nop
 8014fa0:	08023480 	.word	0x08023480
 8014fa4:	080234b4 	.word	0x080234b4
 8014fa8:	080234cc 	.word	0x080234cc
 8014fac:	2000f368 	.word	0x2000f368
 8014fb0:	2000c1c4 	.word	0x2000c1c4
 8014fb4:	2000f36c 	.word	0x2000f36c
 8014fb8:	2000f370 	.word	0x2000f370
 8014fbc:	2000f36e 	.word	0x2000f36e
 8014fc0:	080234f4 	.word	0x080234f4
 8014fc4:	08023504 	.word	0x08023504
 8014fc8:	08023510 	.word	0x08023510
 8014fcc:	2000f378 	.word	0x2000f378
 8014fd0:	2000f37c 	.word	0x2000f37c
 8014fd4:	2000f384 	.word	0x2000f384
 8014fd8:	2000f382 	.word	0x2000f382
 8014fdc:	2000f34c 	.word	0x2000f34c
 8014fe0:	08023530 	.word	0x08023530
 8014fe4:	08023558 	.word	0x08023558
 8014fe8:	08023584 	.word	0x08023584
    }

    if (pcb->remote_port == tcphdr->src &&
 8014fec:	69fb      	ldr	r3, [r7, #28]
 8014fee:	8b1a      	ldrh	r2, [r3, #24]
 8014ff0:	4b72      	ldr	r3, [pc, #456]	@ (80151bc <tcp_input+0x49c>)
 8014ff2:	681b      	ldr	r3, [r3, #0]
 8014ff4:	881b      	ldrh	r3, [r3, #0]
 8014ff6:	b29b      	uxth	r3, r3
 8014ff8:	429a      	cmp	r2, r3
 8014ffa:	d13a      	bne.n	8015072 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8014ffc:	69fb      	ldr	r3, [r7, #28]
 8014ffe:	8ada      	ldrh	r2, [r3, #22]
 8015000:	4b6e      	ldr	r3, [pc, #440]	@ (80151bc <tcp_input+0x49c>)
 8015002:	681b      	ldr	r3, [r3, #0]
 8015004:	885b      	ldrh	r3, [r3, #2]
 8015006:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8015008:	429a      	cmp	r2, r3
 801500a:	d132      	bne.n	8015072 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801500c:	69fb      	ldr	r3, [r7, #28]
 801500e:	685a      	ldr	r2, [r3, #4]
 8015010:	4b6b      	ldr	r3, [pc, #428]	@ (80151c0 <tcp_input+0x4a0>)
 8015012:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8015014:	429a      	cmp	r2, r3
 8015016:	d12c      	bne.n	8015072 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015018:	69fb      	ldr	r3, [r7, #28]
 801501a:	681a      	ldr	r2, [r3, #0]
 801501c:	4b68      	ldr	r3, [pc, #416]	@ (80151c0 <tcp_input+0x4a0>)
 801501e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015020:	429a      	cmp	r2, r3
 8015022:	d126      	bne.n	8015072 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8015024:	69fb      	ldr	r3, [r7, #28]
 8015026:	68db      	ldr	r3, [r3, #12]
 8015028:	69fa      	ldr	r2, [r7, #28]
 801502a:	429a      	cmp	r2, r3
 801502c:	d106      	bne.n	801503c <tcp_input+0x31c>
 801502e:	4b65      	ldr	r3, [pc, #404]	@ (80151c4 <tcp_input+0x4a4>)
 8015030:	f240 120d 	movw	r2, #269	@ 0x10d
 8015034:	4964      	ldr	r1, [pc, #400]	@ (80151c8 <tcp_input+0x4a8>)
 8015036:	4865      	ldr	r0, [pc, #404]	@ (80151cc <tcp_input+0x4ac>)
 8015038:	f009 f9dc 	bl	801e3f4 <iprintf>
      if (prev != NULL) {
 801503c:	69bb      	ldr	r3, [r7, #24]
 801503e:	2b00      	cmp	r3, #0
 8015040:	d00a      	beq.n	8015058 <tcp_input+0x338>
        prev->next = pcb->next;
 8015042:	69fb      	ldr	r3, [r7, #28]
 8015044:	68da      	ldr	r2, [r3, #12]
 8015046:	69bb      	ldr	r3, [r7, #24]
 8015048:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801504a:	4b61      	ldr	r3, [pc, #388]	@ (80151d0 <tcp_input+0x4b0>)
 801504c:	681a      	ldr	r2, [r3, #0]
 801504e:	69fb      	ldr	r3, [r7, #28]
 8015050:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8015052:	4a5f      	ldr	r2, [pc, #380]	@ (80151d0 <tcp_input+0x4b0>)
 8015054:	69fb      	ldr	r3, [r7, #28]
 8015056:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015058:	69fb      	ldr	r3, [r7, #28]
 801505a:	68db      	ldr	r3, [r3, #12]
 801505c:	69fa      	ldr	r2, [r7, #28]
 801505e:	429a      	cmp	r2, r3
 8015060:	d111      	bne.n	8015086 <tcp_input+0x366>
 8015062:	4b58      	ldr	r3, [pc, #352]	@ (80151c4 <tcp_input+0x4a4>)
 8015064:	f240 1215 	movw	r2, #277	@ 0x115
 8015068:	495a      	ldr	r1, [pc, #360]	@ (80151d4 <tcp_input+0x4b4>)
 801506a:	4858      	ldr	r0, [pc, #352]	@ (80151cc <tcp_input+0x4ac>)
 801506c:	f009 f9c2 	bl	801e3f4 <iprintf>
      break;
 8015070:	e009      	b.n	8015086 <tcp_input+0x366>
    }
    prev = pcb;
 8015072:	69fb      	ldr	r3, [r7, #28]
 8015074:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015076:	69fb      	ldr	r3, [r7, #28]
 8015078:	68db      	ldr	r3, [r3, #12]
 801507a:	61fb      	str	r3, [r7, #28]
 801507c:	69fb      	ldr	r3, [r7, #28]
 801507e:	2b00      	cmp	r3, #0
 8015080:	f47f af5e 	bne.w	8014f40 <tcp_input+0x220>
 8015084:	e000      	b.n	8015088 <tcp_input+0x368>
      break;
 8015086:	bf00      	nop
  }

  if (pcb == NULL) {
 8015088:	69fb      	ldr	r3, [r7, #28]
 801508a:	2b00      	cmp	r3, #0
 801508c:	f040 80aa 	bne.w	80151e4 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015090:	4b51      	ldr	r3, [pc, #324]	@ (80151d8 <tcp_input+0x4b8>)
 8015092:	681b      	ldr	r3, [r3, #0]
 8015094:	61fb      	str	r3, [r7, #28]
 8015096:	e03f      	b.n	8015118 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015098:	69fb      	ldr	r3, [r7, #28]
 801509a:	7d1b      	ldrb	r3, [r3, #20]
 801509c:	2b0a      	cmp	r3, #10
 801509e:	d006      	beq.n	80150ae <tcp_input+0x38e>
 80150a0:	4b48      	ldr	r3, [pc, #288]	@ (80151c4 <tcp_input+0x4a4>)
 80150a2:	f240 121f 	movw	r2, #287	@ 0x11f
 80150a6:	494d      	ldr	r1, [pc, #308]	@ (80151dc <tcp_input+0x4bc>)
 80150a8:	4848      	ldr	r0, [pc, #288]	@ (80151cc <tcp_input+0x4ac>)
 80150aa:	f009 f9a3 	bl	801e3f4 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80150ae:	69fb      	ldr	r3, [r7, #28]
 80150b0:	7a1b      	ldrb	r3, [r3, #8]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d009      	beq.n	80150ca <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80150b6:	69fb      	ldr	r3, [r7, #28]
 80150b8:	7a1a      	ldrb	r2, [r3, #8]
 80150ba:	4b41      	ldr	r3, [pc, #260]	@ (80151c0 <tcp_input+0x4a0>)
 80150bc:	685b      	ldr	r3, [r3, #4]
 80150be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80150c2:	3301      	adds	r3, #1
 80150c4:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80150c6:	429a      	cmp	r2, r3
 80150c8:	d122      	bne.n	8015110 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80150ca:	69fb      	ldr	r3, [r7, #28]
 80150cc:	8b1a      	ldrh	r2, [r3, #24]
 80150ce:	4b3b      	ldr	r3, [pc, #236]	@ (80151bc <tcp_input+0x49c>)
 80150d0:	681b      	ldr	r3, [r3, #0]
 80150d2:	881b      	ldrh	r3, [r3, #0]
 80150d4:	b29b      	uxth	r3, r3
 80150d6:	429a      	cmp	r2, r3
 80150d8:	d11b      	bne.n	8015112 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80150da:	69fb      	ldr	r3, [r7, #28]
 80150dc:	8ada      	ldrh	r2, [r3, #22]
 80150de:	4b37      	ldr	r3, [pc, #220]	@ (80151bc <tcp_input+0x49c>)
 80150e0:	681b      	ldr	r3, [r3, #0]
 80150e2:	885b      	ldrh	r3, [r3, #2]
 80150e4:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80150e6:	429a      	cmp	r2, r3
 80150e8:	d113      	bne.n	8015112 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80150ea:	69fb      	ldr	r3, [r7, #28]
 80150ec:	685a      	ldr	r2, [r3, #4]
 80150ee:	4b34      	ldr	r3, [pc, #208]	@ (80151c0 <tcp_input+0x4a0>)
 80150f0:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80150f2:	429a      	cmp	r2, r3
 80150f4:	d10d      	bne.n	8015112 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80150f6:	69fb      	ldr	r3, [r7, #28]
 80150f8:	681a      	ldr	r2, [r3, #0]
 80150fa:	4b31      	ldr	r3, [pc, #196]	@ (80151c0 <tcp_input+0x4a0>)
 80150fc:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80150fe:	429a      	cmp	r2, r3
 8015100:	d107      	bne.n	8015112 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8015102:	69f8      	ldr	r0, [r7, #28]
 8015104:	f000 fb56 	bl	80157b4 <tcp_timewait_input>
        }
        pbuf_free(p);
 8015108:	6878      	ldr	r0, [r7, #4]
 801510a:	f7fd fa41 	bl	8012590 <pbuf_free>
        return;
 801510e:	e1fd      	b.n	801550c <tcp_input+0x7ec>
        continue;
 8015110:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015112:	69fb      	ldr	r3, [r7, #28]
 8015114:	68db      	ldr	r3, [r3, #12]
 8015116:	61fb      	str	r3, [r7, #28]
 8015118:	69fb      	ldr	r3, [r7, #28]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d1bc      	bne.n	8015098 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801511e:	2300      	movs	r3, #0
 8015120:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015122:	4b2f      	ldr	r3, [pc, #188]	@ (80151e0 <tcp_input+0x4c0>)
 8015124:	681b      	ldr	r3, [r3, #0]
 8015126:	617b      	str	r3, [r7, #20]
 8015128:	e02a      	b.n	8015180 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801512a:	697b      	ldr	r3, [r7, #20]
 801512c:	7a1b      	ldrb	r3, [r3, #8]
 801512e:	2b00      	cmp	r3, #0
 8015130:	d00c      	beq.n	801514c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015132:	697b      	ldr	r3, [r7, #20]
 8015134:	7a1a      	ldrb	r2, [r3, #8]
 8015136:	4b22      	ldr	r3, [pc, #136]	@ (80151c0 <tcp_input+0x4a0>)
 8015138:	685b      	ldr	r3, [r3, #4]
 801513a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801513e:	3301      	adds	r3, #1
 8015140:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015142:	429a      	cmp	r2, r3
 8015144:	d002      	beq.n	801514c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8015146:	697b      	ldr	r3, [r7, #20]
 8015148:	61bb      	str	r3, [r7, #24]
        continue;
 801514a:	e016      	b.n	801517a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801514c:	697b      	ldr	r3, [r7, #20]
 801514e:	8ada      	ldrh	r2, [r3, #22]
 8015150:	4b1a      	ldr	r3, [pc, #104]	@ (80151bc <tcp_input+0x49c>)
 8015152:	681b      	ldr	r3, [r3, #0]
 8015154:	885b      	ldrh	r3, [r3, #2]
 8015156:	b29b      	uxth	r3, r3
 8015158:	429a      	cmp	r2, r3
 801515a:	d10c      	bne.n	8015176 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801515c:	697b      	ldr	r3, [r7, #20]
 801515e:	681a      	ldr	r2, [r3, #0]
 8015160:	4b17      	ldr	r3, [pc, #92]	@ (80151c0 <tcp_input+0x4a0>)
 8015162:	695b      	ldr	r3, [r3, #20]
 8015164:	429a      	cmp	r2, r3
 8015166:	d00f      	beq.n	8015188 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8015168:	697b      	ldr	r3, [r7, #20]
 801516a:	2b00      	cmp	r3, #0
 801516c:	d00d      	beq.n	801518a <tcp_input+0x46a>
 801516e:	697b      	ldr	r3, [r7, #20]
 8015170:	681b      	ldr	r3, [r3, #0]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d009      	beq.n	801518a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8015176:	697b      	ldr	r3, [r7, #20]
 8015178:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801517a:	697b      	ldr	r3, [r7, #20]
 801517c:	68db      	ldr	r3, [r3, #12]
 801517e:	617b      	str	r3, [r7, #20]
 8015180:	697b      	ldr	r3, [r7, #20]
 8015182:	2b00      	cmp	r3, #0
 8015184:	d1d1      	bne.n	801512a <tcp_input+0x40a>
 8015186:	e000      	b.n	801518a <tcp_input+0x46a>
            break;
 8015188:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801518a:	697b      	ldr	r3, [r7, #20]
 801518c:	2b00      	cmp	r3, #0
 801518e:	d029      	beq.n	80151e4 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015190:	69bb      	ldr	r3, [r7, #24]
 8015192:	2b00      	cmp	r3, #0
 8015194:	d00a      	beq.n	80151ac <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8015196:	697b      	ldr	r3, [r7, #20]
 8015198:	68da      	ldr	r2, [r3, #12]
 801519a:	69bb      	ldr	r3, [r7, #24]
 801519c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801519e:	4b10      	ldr	r3, [pc, #64]	@ (80151e0 <tcp_input+0x4c0>)
 80151a0:	681a      	ldr	r2, [r3, #0]
 80151a2:	697b      	ldr	r3, [r7, #20]
 80151a4:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80151a6:	4a0e      	ldr	r2, [pc, #56]	@ (80151e0 <tcp_input+0x4c0>)
 80151a8:	697b      	ldr	r3, [r7, #20]
 80151aa:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80151ac:	6978      	ldr	r0, [r7, #20]
 80151ae:	f000 fa03 	bl	80155b8 <tcp_listen_input>
      }
      pbuf_free(p);
 80151b2:	6878      	ldr	r0, [r7, #4]
 80151b4:	f7fd f9ec 	bl	8012590 <pbuf_free>
      return;
 80151b8:	e1a8      	b.n	801550c <tcp_input+0x7ec>
 80151ba:	bf00      	nop
 80151bc:	2000f368 	.word	0x2000f368
 80151c0:	2000c1c4 	.word	0x2000c1c4
 80151c4:	08023480 	.word	0x08023480
 80151c8:	080235ac 	.word	0x080235ac
 80151cc:	080234cc 	.word	0x080234cc
 80151d0:	2000f34c 	.word	0x2000f34c
 80151d4:	080235d8 	.word	0x080235d8
 80151d8:	2000f350 	.word	0x2000f350
 80151dc:	08023604 	.word	0x08023604
 80151e0:	2000f348 	.word	0x2000f348
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80151e4:	69fb      	ldr	r3, [r7, #28]
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	f000 8158 	beq.w	801549c <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80151ec:	4b95      	ldr	r3, [pc, #596]	@ (8015444 <tcp_input+0x724>)
 80151ee:	2200      	movs	r2, #0
 80151f0:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	891a      	ldrh	r2, [r3, #8]
 80151f6:	4b93      	ldr	r3, [pc, #588]	@ (8015444 <tcp_input+0x724>)
 80151f8:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80151fa:	4a92      	ldr	r2, [pc, #584]	@ (8015444 <tcp_input+0x724>)
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8015200:	4b91      	ldr	r3, [pc, #580]	@ (8015448 <tcp_input+0x728>)
 8015202:	681b      	ldr	r3, [r3, #0]
 8015204:	4a8f      	ldr	r2, [pc, #572]	@ (8015444 <tcp_input+0x724>)
 8015206:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8015208:	4b90      	ldr	r3, [pc, #576]	@ (801544c <tcp_input+0x72c>)
 801520a:	2200      	movs	r2, #0
 801520c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801520e:	4b90      	ldr	r3, [pc, #576]	@ (8015450 <tcp_input+0x730>)
 8015210:	2200      	movs	r2, #0
 8015212:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8015214:	4b8f      	ldr	r3, [pc, #572]	@ (8015454 <tcp_input+0x734>)
 8015216:	2200      	movs	r2, #0
 8015218:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801521a:	4b8f      	ldr	r3, [pc, #572]	@ (8015458 <tcp_input+0x738>)
 801521c:	781b      	ldrb	r3, [r3, #0]
 801521e:	f003 0308 	and.w	r3, r3, #8
 8015222:	2b00      	cmp	r3, #0
 8015224:	d006      	beq.n	8015234 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	7b5b      	ldrb	r3, [r3, #13]
 801522a:	f043 0301 	orr.w	r3, r3, #1
 801522e:	b2da      	uxtb	r2, r3
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8015234:	69fb      	ldr	r3, [r7, #28]
 8015236:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015238:	2b00      	cmp	r3, #0
 801523a:	d017      	beq.n	801526c <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801523c:	69f8      	ldr	r0, [r7, #28]
 801523e:	f7ff f85b 	bl	80142f8 <tcp_process_refused_data>
 8015242:	4603      	mov	r3, r0
 8015244:	f113 0f0d 	cmn.w	r3, #13
 8015248:	d007      	beq.n	801525a <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801524a:	69fb      	ldr	r3, [r7, #28]
 801524c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801524e:	2b00      	cmp	r3, #0
 8015250:	d00c      	beq.n	801526c <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015252:	4b82      	ldr	r3, [pc, #520]	@ (801545c <tcp_input+0x73c>)
 8015254:	881b      	ldrh	r3, [r3, #0]
 8015256:	2b00      	cmp	r3, #0
 8015258:	d008      	beq.n	801526c <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801525a:	69fb      	ldr	r3, [r7, #28]
 801525c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801525e:	2b00      	cmp	r3, #0
 8015260:	f040 80e3 	bne.w	801542a <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8015264:	69f8      	ldr	r0, [r7, #28]
 8015266:	f003 fdff 	bl	8018e68 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801526a:	e0de      	b.n	801542a <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 801526c:	4a7c      	ldr	r2, [pc, #496]	@ (8015460 <tcp_input+0x740>)
 801526e:	69fb      	ldr	r3, [r7, #28]
 8015270:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8015272:	69f8      	ldr	r0, [r7, #28]
 8015274:	f000 fb18 	bl	80158a8 <tcp_process>
 8015278:	4603      	mov	r3, r0
 801527a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801527c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015280:	f113 0f0d 	cmn.w	r3, #13
 8015284:	f000 80d3 	beq.w	801542e <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8015288:	4b71      	ldr	r3, [pc, #452]	@ (8015450 <tcp_input+0x730>)
 801528a:	781b      	ldrb	r3, [r3, #0]
 801528c:	f003 0308 	and.w	r3, r3, #8
 8015290:	2b00      	cmp	r3, #0
 8015292:	d015      	beq.n	80152c0 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8015294:	69fb      	ldr	r3, [r7, #28]
 8015296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801529a:	2b00      	cmp	r3, #0
 801529c:	d008      	beq.n	80152b0 <tcp_input+0x590>
 801529e:	69fb      	ldr	r3, [r7, #28]
 80152a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80152a4:	69fa      	ldr	r2, [r7, #28]
 80152a6:	6912      	ldr	r2, [r2, #16]
 80152a8:	f06f 010d 	mvn.w	r1, #13
 80152ac:	4610      	mov	r0, r2
 80152ae:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80152b0:	69f9      	ldr	r1, [r7, #28]
 80152b2:	486c      	ldr	r0, [pc, #432]	@ (8015464 <tcp_input+0x744>)
 80152b4:	f7ff fbbc 	bl	8014a30 <tcp_pcb_remove>
        tcp_free(pcb);
 80152b8:	69f8      	ldr	r0, [r7, #28]
 80152ba:	f7fd febb 	bl	8013034 <tcp_free>
 80152be:	e0da      	b.n	8015476 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80152c0:	2300      	movs	r3, #0
 80152c2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80152c4:	4b63      	ldr	r3, [pc, #396]	@ (8015454 <tcp_input+0x734>)
 80152c6:	881b      	ldrh	r3, [r3, #0]
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d01d      	beq.n	8015308 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80152cc:	4b61      	ldr	r3, [pc, #388]	@ (8015454 <tcp_input+0x734>)
 80152ce:	881b      	ldrh	r3, [r3, #0]
 80152d0:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80152d2:	69fb      	ldr	r3, [r7, #28]
 80152d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d00a      	beq.n	80152f2 <tcp_input+0x5d2>
 80152dc:	69fb      	ldr	r3, [r7, #28]
 80152de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152e2:	69fa      	ldr	r2, [r7, #28]
 80152e4:	6910      	ldr	r0, [r2, #16]
 80152e6:	89fa      	ldrh	r2, [r7, #14]
 80152e8:	69f9      	ldr	r1, [r7, #28]
 80152ea:	4798      	blx	r3
 80152ec:	4603      	mov	r3, r0
 80152ee:	74fb      	strb	r3, [r7, #19]
 80152f0:	e001      	b.n	80152f6 <tcp_input+0x5d6>
 80152f2:	2300      	movs	r3, #0
 80152f4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80152f6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80152fa:	f113 0f0d 	cmn.w	r3, #13
 80152fe:	f000 8098 	beq.w	8015432 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8015302:	4b54      	ldr	r3, [pc, #336]	@ (8015454 <tcp_input+0x734>)
 8015304:	2200      	movs	r2, #0
 8015306:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8015308:	69f8      	ldr	r0, [r7, #28]
 801530a:	f000 f915 	bl	8015538 <tcp_input_delayed_close>
 801530e:	4603      	mov	r3, r0
 8015310:	2b00      	cmp	r3, #0
 8015312:	f040 8090 	bne.w	8015436 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8015316:	4b4d      	ldr	r3, [pc, #308]	@ (801544c <tcp_input+0x72c>)
 8015318:	681b      	ldr	r3, [r3, #0]
 801531a:	2b00      	cmp	r3, #0
 801531c:	d041      	beq.n	80153a2 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801531e:	69fb      	ldr	r3, [r7, #28]
 8015320:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015322:	2b00      	cmp	r3, #0
 8015324:	d006      	beq.n	8015334 <tcp_input+0x614>
 8015326:	4b50      	ldr	r3, [pc, #320]	@ (8015468 <tcp_input+0x748>)
 8015328:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 801532c:	494f      	ldr	r1, [pc, #316]	@ (801546c <tcp_input+0x74c>)
 801532e:	4850      	ldr	r0, [pc, #320]	@ (8015470 <tcp_input+0x750>)
 8015330:	f009 f860 	bl	801e3f4 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8015334:	69fb      	ldr	r3, [r7, #28]
 8015336:	8b5b      	ldrh	r3, [r3, #26]
 8015338:	f003 0310 	and.w	r3, r3, #16
 801533c:	2b00      	cmp	r3, #0
 801533e:	d008      	beq.n	8015352 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8015340:	4b42      	ldr	r3, [pc, #264]	@ (801544c <tcp_input+0x72c>)
 8015342:	681b      	ldr	r3, [r3, #0]
 8015344:	4618      	mov	r0, r3
 8015346:	f7fd f923 	bl	8012590 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801534a:	69f8      	ldr	r0, [r7, #28]
 801534c:	f7fe f9b6 	bl	80136bc <tcp_abort>
            goto aborted;
 8015350:	e091      	b.n	8015476 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8015352:	69fb      	ldr	r3, [r7, #28]
 8015354:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015358:	2b00      	cmp	r3, #0
 801535a:	d00c      	beq.n	8015376 <tcp_input+0x656>
 801535c:	69fb      	ldr	r3, [r7, #28]
 801535e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015362:	69fb      	ldr	r3, [r7, #28]
 8015364:	6918      	ldr	r0, [r3, #16]
 8015366:	4b39      	ldr	r3, [pc, #228]	@ (801544c <tcp_input+0x72c>)
 8015368:	681a      	ldr	r2, [r3, #0]
 801536a:	2300      	movs	r3, #0
 801536c:	69f9      	ldr	r1, [r7, #28]
 801536e:	47a0      	blx	r4
 8015370:	4603      	mov	r3, r0
 8015372:	74fb      	strb	r3, [r7, #19]
 8015374:	e008      	b.n	8015388 <tcp_input+0x668>
 8015376:	4b35      	ldr	r3, [pc, #212]	@ (801544c <tcp_input+0x72c>)
 8015378:	681a      	ldr	r2, [r3, #0]
 801537a:	2300      	movs	r3, #0
 801537c:	69f9      	ldr	r1, [r7, #28]
 801537e:	2000      	movs	r0, #0
 8015380:	f7ff f890 	bl	80144a4 <tcp_recv_null>
 8015384:	4603      	mov	r3, r0
 8015386:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015388:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801538c:	f113 0f0d 	cmn.w	r3, #13
 8015390:	d053      	beq.n	801543a <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8015392:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015396:	2b00      	cmp	r3, #0
 8015398:	d003      	beq.n	80153a2 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801539a:	4b2c      	ldr	r3, [pc, #176]	@ (801544c <tcp_input+0x72c>)
 801539c:	681a      	ldr	r2, [r3, #0]
 801539e:	69fb      	ldr	r3, [r7, #28]
 80153a0:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80153a2:	4b2b      	ldr	r3, [pc, #172]	@ (8015450 <tcp_input+0x730>)
 80153a4:	781b      	ldrb	r3, [r3, #0]
 80153a6:	f003 0320 	and.w	r3, r3, #32
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d030      	beq.n	8015410 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 80153ae:	69fb      	ldr	r3, [r7, #28]
 80153b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d009      	beq.n	80153ca <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80153b6:	69fb      	ldr	r3, [r7, #28]
 80153b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80153ba:	7b5a      	ldrb	r2, [r3, #13]
 80153bc:	69fb      	ldr	r3, [r7, #28]
 80153be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80153c0:	f042 0220 	orr.w	r2, r2, #32
 80153c4:	b2d2      	uxtb	r2, r2
 80153c6:	735a      	strb	r2, [r3, #13]
 80153c8:	e022      	b.n	8015410 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80153ca:	69fb      	ldr	r3, [r7, #28]
 80153cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80153ce:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80153d2:	d005      	beq.n	80153e0 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 80153d4:	69fb      	ldr	r3, [r7, #28]
 80153d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80153d8:	3301      	adds	r3, #1
 80153da:	b29a      	uxth	r2, r3
 80153dc:	69fb      	ldr	r3, [r7, #28]
 80153de:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80153e0:	69fb      	ldr	r3, [r7, #28]
 80153e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80153e6:	2b00      	cmp	r3, #0
 80153e8:	d00b      	beq.n	8015402 <tcp_input+0x6e2>
 80153ea:	69fb      	ldr	r3, [r7, #28]
 80153ec:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80153f0:	69fb      	ldr	r3, [r7, #28]
 80153f2:	6918      	ldr	r0, [r3, #16]
 80153f4:	2300      	movs	r3, #0
 80153f6:	2200      	movs	r2, #0
 80153f8:	69f9      	ldr	r1, [r7, #28]
 80153fa:	47a0      	blx	r4
 80153fc:	4603      	mov	r3, r0
 80153fe:	74fb      	strb	r3, [r7, #19]
 8015400:	e001      	b.n	8015406 <tcp_input+0x6e6>
 8015402:	2300      	movs	r3, #0
 8015404:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015406:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801540a:	f113 0f0d 	cmn.w	r3, #13
 801540e:	d016      	beq.n	801543e <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8015410:	4b13      	ldr	r3, [pc, #76]	@ (8015460 <tcp_input+0x740>)
 8015412:	2200      	movs	r2, #0
 8015414:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8015416:	69f8      	ldr	r0, [r7, #28]
 8015418:	f000 f88e 	bl	8015538 <tcp_input_delayed_close>
 801541c:	4603      	mov	r3, r0
 801541e:	2b00      	cmp	r3, #0
 8015420:	d128      	bne.n	8015474 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8015422:	69f8      	ldr	r0, [r7, #28]
 8015424:	f002 ff1a 	bl	801825c <tcp_output>
 8015428:	e025      	b.n	8015476 <tcp_input+0x756>
        goto aborted;
 801542a:	bf00      	nop
 801542c:	e023      	b.n	8015476 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801542e:	bf00      	nop
 8015430:	e021      	b.n	8015476 <tcp_input+0x756>
              goto aborted;
 8015432:	bf00      	nop
 8015434:	e01f      	b.n	8015476 <tcp_input+0x756>
          goto aborted;
 8015436:	bf00      	nop
 8015438:	e01d      	b.n	8015476 <tcp_input+0x756>
            goto aborted;
 801543a:	bf00      	nop
 801543c:	e01b      	b.n	8015476 <tcp_input+0x756>
              goto aborted;
 801543e:	bf00      	nop
 8015440:	e019      	b.n	8015476 <tcp_input+0x756>
 8015442:	bf00      	nop
 8015444:	2000f358 	.word	0x2000f358
 8015448:	2000f368 	.word	0x2000f368
 801544c:	2000f388 	.word	0x2000f388
 8015450:	2000f385 	.word	0x2000f385
 8015454:	2000f380 	.word	0x2000f380
 8015458:	2000f384 	.word	0x2000f384
 801545c:	2000f382 	.word	0x2000f382
 8015460:	2000f38c 	.word	0x2000f38c
 8015464:	2000f34c 	.word	0x2000f34c
 8015468:	08023480 	.word	0x08023480
 801546c:	08023634 	.word	0x08023634
 8015470:	080234cc 	.word	0x080234cc
          goto aborted;
 8015474:	bf00      	nop
    tcp_input_pcb = NULL;
 8015476:	4b27      	ldr	r3, [pc, #156]	@ (8015514 <tcp_input+0x7f4>)
 8015478:	2200      	movs	r2, #0
 801547a:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801547c:	4b26      	ldr	r3, [pc, #152]	@ (8015518 <tcp_input+0x7f8>)
 801547e:	2200      	movs	r2, #0
 8015480:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8015482:	4b26      	ldr	r3, [pc, #152]	@ (801551c <tcp_input+0x7fc>)
 8015484:	685b      	ldr	r3, [r3, #4]
 8015486:	2b00      	cmp	r3, #0
 8015488:	d03f      	beq.n	801550a <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 801548a:	4b24      	ldr	r3, [pc, #144]	@ (801551c <tcp_input+0x7fc>)
 801548c:	685b      	ldr	r3, [r3, #4]
 801548e:	4618      	mov	r0, r3
 8015490:	f7fd f87e 	bl	8012590 <pbuf_free>
      inseg.p = NULL;
 8015494:	4b21      	ldr	r3, [pc, #132]	@ (801551c <tcp_input+0x7fc>)
 8015496:	2200      	movs	r2, #0
 8015498:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801549a:	e036      	b.n	801550a <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801549c:	4b20      	ldr	r3, [pc, #128]	@ (8015520 <tcp_input+0x800>)
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	899b      	ldrh	r3, [r3, #12]
 80154a2:	b29b      	uxth	r3, r3
 80154a4:	4618      	mov	r0, r3
 80154a6:	f7fb fc17 	bl	8010cd8 <lwip_htons>
 80154aa:	4603      	mov	r3, r0
 80154ac:	b2db      	uxtb	r3, r3
 80154ae:	f003 0304 	and.w	r3, r3, #4
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	d118      	bne.n	80154e8 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80154b6:	4b1b      	ldr	r3, [pc, #108]	@ (8015524 <tcp_input+0x804>)
 80154b8:	6819      	ldr	r1, [r3, #0]
 80154ba:	4b1b      	ldr	r3, [pc, #108]	@ (8015528 <tcp_input+0x808>)
 80154bc:	881b      	ldrh	r3, [r3, #0]
 80154be:	461a      	mov	r2, r3
 80154c0:	4b1a      	ldr	r3, [pc, #104]	@ (801552c <tcp_input+0x80c>)
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80154c6:	4b16      	ldr	r3, [pc, #88]	@ (8015520 <tcp_input+0x800>)
 80154c8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80154ca:	885b      	ldrh	r3, [r3, #2]
 80154cc:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80154ce:	4a14      	ldr	r2, [pc, #80]	@ (8015520 <tcp_input+0x800>)
 80154d0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80154d2:	8812      	ldrh	r2, [r2, #0]
 80154d4:	b292      	uxth	r2, r2
 80154d6:	9202      	str	r2, [sp, #8]
 80154d8:	9301      	str	r3, [sp, #4]
 80154da:	4b15      	ldr	r3, [pc, #84]	@ (8015530 <tcp_input+0x810>)
 80154dc:	9300      	str	r3, [sp, #0]
 80154de:	4b15      	ldr	r3, [pc, #84]	@ (8015534 <tcp_input+0x814>)
 80154e0:	4602      	mov	r2, r0
 80154e2:	2000      	movs	r0, #0
 80154e4:	f003 fc6e 	bl	8018dc4 <tcp_rst>
    pbuf_free(p);
 80154e8:	6878      	ldr	r0, [r7, #4]
 80154ea:	f7fd f851 	bl	8012590 <pbuf_free>
  return;
 80154ee:	e00c      	b.n	801550a <tcp_input+0x7ea>
    goto dropped;
 80154f0:	bf00      	nop
 80154f2:	e006      	b.n	8015502 <tcp_input+0x7e2>
    goto dropped;
 80154f4:	bf00      	nop
 80154f6:	e004      	b.n	8015502 <tcp_input+0x7e2>
    goto dropped;
 80154f8:	bf00      	nop
 80154fa:	e002      	b.n	8015502 <tcp_input+0x7e2>
      goto dropped;
 80154fc:	bf00      	nop
 80154fe:	e000      	b.n	8015502 <tcp_input+0x7e2>
      goto dropped;
 8015500:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8015502:	6878      	ldr	r0, [r7, #4]
 8015504:	f7fd f844 	bl	8012590 <pbuf_free>
 8015508:	e000      	b.n	801550c <tcp_input+0x7ec>
  return;
 801550a:	bf00      	nop
}
 801550c:	3724      	adds	r7, #36	@ 0x24
 801550e:	46bd      	mov	sp, r7
 8015510:	bd90      	pop	{r4, r7, pc}
 8015512:	bf00      	nop
 8015514:	2000f38c 	.word	0x2000f38c
 8015518:	2000f388 	.word	0x2000f388
 801551c:	2000f358 	.word	0x2000f358
 8015520:	2000f368 	.word	0x2000f368
 8015524:	2000f37c 	.word	0x2000f37c
 8015528:	2000f382 	.word	0x2000f382
 801552c:	2000f378 	.word	0x2000f378
 8015530:	2000c1d4 	.word	0x2000c1d4
 8015534:	2000c1d8 	.word	0x2000c1d8

08015538 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8015538:	b580      	push	{r7, lr}
 801553a:	b082      	sub	sp, #8
 801553c:	af00      	add	r7, sp, #0
 801553e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	2b00      	cmp	r3, #0
 8015544:	d106      	bne.n	8015554 <tcp_input_delayed_close+0x1c>
 8015546:	4b17      	ldr	r3, [pc, #92]	@ (80155a4 <tcp_input_delayed_close+0x6c>)
 8015548:	f240 225a 	movw	r2, #602	@ 0x25a
 801554c:	4916      	ldr	r1, [pc, #88]	@ (80155a8 <tcp_input_delayed_close+0x70>)
 801554e:	4817      	ldr	r0, [pc, #92]	@ (80155ac <tcp_input_delayed_close+0x74>)
 8015550:	f008 ff50 	bl	801e3f4 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8015554:	4b16      	ldr	r3, [pc, #88]	@ (80155b0 <tcp_input_delayed_close+0x78>)
 8015556:	781b      	ldrb	r3, [r3, #0]
 8015558:	f003 0310 	and.w	r3, r3, #16
 801555c:	2b00      	cmp	r3, #0
 801555e:	d01c      	beq.n	801559a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	8b5b      	ldrh	r3, [r3, #26]
 8015564:	f003 0310 	and.w	r3, r3, #16
 8015568:	2b00      	cmp	r3, #0
 801556a:	d10d      	bne.n	8015588 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015572:	2b00      	cmp	r3, #0
 8015574:	d008      	beq.n	8015588 <tcp_input_delayed_close+0x50>
 8015576:	687b      	ldr	r3, [r7, #4]
 8015578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801557c:	687a      	ldr	r2, [r7, #4]
 801557e:	6912      	ldr	r2, [r2, #16]
 8015580:	f06f 010e 	mvn.w	r1, #14
 8015584:	4610      	mov	r0, r2
 8015586:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015588:	6879      	ldr	r1, [r7, #4]
 801558a:	480a      	ldr	r0, [pc, #40]	@ (80155b4 <tcp_input_delayed_close+0x7c>)
 801558c:	f7ff fa50 	bl	8014a30 <tcp_pcb_remove>
    tcp_free(pcb);
 8015590:	6878      	ldr	r0, [r7, #4]
 8015592:	f7fd fd4f 	bl	8013034 <tcp_free>
    return 1;
 8015596:	2301      	movs	r3, #1
 8015598:	e000      	b.n	801559c <tcp_input_delayed_close+0x64>
  }
  return 0;
 801559a:	2300      	movs	r3, #0
}
 801559c:	4618      	mov	r0, r3
 801559e:	3708      	adds	r7, #8
 80155a0:	46bd      	mov	sp, r7
 80155a2:	bd80      	pop	{r7, pc}
 80155a4:	08023480 	.word	0x08023480
 80155a8:	08023650 	.word	0x08023650
 80155ac:	080234cc 	.word	0x080234cc
 80155b0:	2000f385 	.word	0x2000f385
 80155b4:	2000f34c 	.word	0x2000f34c

080155b8 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80155b8:	b590      	push	{r4, r7, lr}
 80155ba:	b08b      	sub	sp, #44	@ 0x2c
 80155bc:	af04      	add	r7, sp, #16
 80155be:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80155c0:	4b6f      	ldr	r3, [pc, #444]	@ (8015780 <tcp_listen_input+0x1c8>)
 80155c2:	781b      	ldrb	r3, [r3, #0]
 80155c4:	f003 0304 	and.w	r3, r3, #4
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	f040 80d2 	bne.w	8015772 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d106      	bne.n	80155e2 <tcp_listen_input+0x2a>
 80155d4:	4b6b      	ldr	r3, [pc, #428]	@ (8015784 <tcp_listen_input+0x1cc>)
 80155d6:	f240 2281 	movw	r2, #641	@ 0x281
 80155da:	496b      	ldr	r1, [pc, #428]	@ (8015788 <tcp_listen_input+0x1d0>)
 80155dc:	486b      	ldr	r0, [pc, #428]	@ (801578c <tcp_listen_input+0x1d4>)
 80155de:	f008 ff09 	bl	801e3f4 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80155e2:	4b67      	ldr	r3, [pc, #412]	@ (8015780 <tcp_listen_input+0x1c8>)
 80155e4:	781b      	ldrb	r3, [r3, #0]
 80155e6:	f003 0310 	and.w	r3, r3, #16
 80155ea:	2b00      	cmp	r3, #0
 80155ec:	d019      	beq.n	8015622 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80155ee:	4b68      	ldr	r3, [pc, #416]	@ (8015790 <tcp_listen_input+0x1d8>)
 80155f0:	6819      	ldr	r1, [r3, #0]
 80155f2:	4b68      	ldr	r3, [pc, #416]	@ (8015794 <tcp_listen_input+0x1dc>)
 80155f4:	881b      	ldrh	r3, [r3, #0]
 80155f6:	461a      	mov	r2, r3
 80155f8:	4b67      	ldr	r3, [pc, #412]	@ (8015798 <tcp_listen_input+0x1e0>)
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80155fe:	4b67      	ldr	r3, [pc, #412]	@ (801579c <tcp_listen_input+0x1e4>)
 8015600:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015602:	885b      	ldrh	r3, [r3, #2]
 8015604:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015606:	4a65      	ldr	r2, [pc, #404]	@ (801579c <tcp_listen_input+0x1e4>)
 8015608:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801560a:	8812      	ldrh	r2, [r2, #0]
 801560c:	b292      	uxth	r2, r2
 801560e:	9202      	str	r2, [sp, #8]
 8015610:	9301      	str	r3, [sp, #4]
 8015612:	4b63      	ldr	r3, [pc, #396]	@ (80157a0 <tcp_listen_input+0x1e8>)
 8015614:	9300      	str	r3, [sp, #0]
 8015616:	4b63      	ldr	r3, [pc, #396]	@ (80157a4 <tcp_listen_input+0x1ec>)
 8015618:	4602      	mov	r2, r0
 801561a:	6878      	ldr	r0, [r7, #4]
 801561c:	f003 fbd2 	bl	8018dc4 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8015620:	e0a9      	b.n	8015776 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8015622:	4b57      	ldr	r3, [pc, #348]	@ (8015780 <tcp_listen_input+0x1c8>)
 8015624:	781b      	ldrb	r3, [r3, #0]
 8015626:	f003 0302 	and.w	r3, r3, #2
 801562a:	2b00      	cmp	r3, #0
 801562c:	f000 80a3 	beq.w	8015776 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	7d5b      	ldrb	r3, [r3, #21]
 8015634:	4618      	mov	r0, r3
 8015636:	f7ff f859 	bl	80146ec <tcp_alloc>
 801563a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801563c:	697b      	ldr	r3, [r7, #20]
 801563e:	2b00      	cmp	r3, #0
 8015640:	d111      	bne.n	8015666 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	699b      	ldr	r3, [r3, #24]
 8015646:	2b00      	cmp	r3, #0
 8015648:	d00a      	beq.n	8015660 <tcp_listen_input+0xa8>
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	699b      	ldr	r3, [r3, #24]
 801564e:	687a      	ldr	r2, [r7, #4]
 8015650:	6910      	ldr	r0, [r2, #16]
 8015652:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015656:	2100      	movs	r1, #0
 8015658:	4798      	blx	r3
 801565a:	4603      	mov	r3, r0
 801565c:	73bb      	strb	r3, [r7, #14]
      return;
 801565e:	e08b      	b.n	8015778 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8015660:	23f0      	movs	r3, #240	@ 0xf0
 8015662:	73bb      	strb	r3, [r7, #14]
      return;
 8015664:	e088      	b.n	8015778 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8015666:	4b50      	ldr	r3, [pc, #320]	@ (80157a8 <tcp_listen_input+0x1f0>)
 8015668:	695a      	ldr	r2, [r3, #20]
 801566a:	697b      	ldr	r3, [r7, #20]
 801566c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801566e:	4b4e      	ldr	r3, [pc, #312]	@ (80157a8 <tcp_listen_input+0x1f0>)
 8015670:	691a      	ldr	r2, [r3, #16]
 8015672:	697b      	ldr	r3, [r7, #20]
 8015674:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	8ada      	ldrh	r2, [r3, #22]
 801567a:	697b      	ldr	r3, [r7, #20]
 801567c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801567e:	4b47      	ldr	r3, [pc, #284]	@ (801579c <tcp_listen_input+0x1e4>)
 8015680:	681b      	ldr	r3, [r3, #0]
 8015682:	881b      	ldrh	r3, [r3, #0]
 8015684:	b29a      	uxth	r2, r3
 8015686:	697b      	ldr	r3, [r7, #20]
 8015688:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801568a:	697b      	ldr	r3, [r7, #20]
 801568c:	2203      	movs	r2, #3
 801568e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8015690:	4b41      	ldr	r3, [pc, #260]	@ (8015798 <tcp_listen_input+0x1e0>)
 8015692:	681b      	ldr	r3, [r3, #0]
 8015694:	1c5a      	adds	r2, r3, #1
 8015696:	697b      	ldr	r3, [r7, #20]
 8015698:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801569a:	697b      	ldr	r3, [r7, #20]
 801569c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801569e:	697b      	ldr	r3, [r7, #20]
 80156a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 80156a2:	6978      	ldr	r0, [r7, #20]
 80156a4:	f7ff fa58 	bl	8014b58 <tcp_next_iss>
 80156a8:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80156aa:	697b      	ldr	r3, [r7, #20]
 80156ac:	693a      	ldr	r2, [r7, #16]
 80156ae:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 80156b0:	697b      	ldr	r3, [r7, #20]
 80156b2:	693a      	ldr	r2, [r7, #16]
 80156b4:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 80156b6:	697b      	ldr	r3, [r7, #20]
 80156b8:	693a      	ldr	r2, [r7, #16]
 80156ba:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 80156bc:	697b      	ldr	r3, [r7, #20]
 80156be:	693a      	ldr	r2, [r7, #16]
 80156c0:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80156c2:	4b35      	ldr	r3, [pc, #212]	@ (8015798 <tcp_listen_input+0x1e0>)
 80156c4:	681b      	ldr	r3, [r3, #0]
 80156c6:	1e5a      	subs	r2, r3, #1
 80156c8:	697b      	ldr	r3, [r7, #20]
 80156ca:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 80156cc:	687b      	ldr	r3, [r7, #4]
 80156ce:	691a      	ldr	r2, [r3, #16]
 80156d0:	697b      	ldr	r3, [r7, #20]
 80156d2:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80156d4:	697b      	ldr	r3, [r7, #20]
 80156d6:	687a      	ldr	r2, [r7, #4]
 80156d8:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	7a5b      	ldrb	r3, [r3, #9]
 80156de:	f003 030c 	and.w	r3, r3, #12
 80156e2:	b2da      	uxtb	r2, r3
 80156e4:	697b      	ldr	r3, [r7, #20]
 80156e6:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	7a1a      	ldrb	r2, [r3, #8]
 80156ec:	697b      	ldr	r3, [r7, #20]
 80156ee:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80156f0:	4b2e      	ldr	r3, [pc, #184]	@ (80157ac <tcp_listen_input+0x1f4>)
 80156f2:	681a      	ldr	r2, [r3, #0]
 80156f4:	697b      	ldr	r3, [r7, #20]
 80156f6:	60da      	str	r2, [r3, #12]
 80156f8:	4a2c      	ldr	r2, [pc, #176]	@ (80157ac <tcp_listen_input+0x1f4>)
 80156fa:	697b      	ldr	r3, [r7, #20]
 80156fc:	6013      	str	r3, [r2, #0]
 80156fe:	f003 fd23 	bl	8019148 <tcp_timer_needed>
 8015702:	4b2b      	ldr	r3, [pc, #172]	@ (80157b0 <tcp_listen_input+0x1f8>)
 8015704:	2201      	movs	r2, #1
 8015706:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8015708:	6978      	ldr	r0, [r7, #20]
 801570a:	f001 fd8b 	bl	8017224 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801570e:	4b23      	ldr	r3, [pc, #140]	@ (801579c <tcp_listen_input+0x1e4>)
 8015710:	681b      	ldr	r3, [r3, #0]
 8015712:	89db      	ldrh	r3, [r3, #14]
 8015714:	b29a      	uxth	r2, r3
 8015716:	697b      	ldr	r3, [r7, #20]
 8015718:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801571c:	697b      	ldr	r3, [r7, #20]
 801571e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8015722:	697b      	ldr	r3, [r7, #20]
 8015724:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8015728:	697b      	ldr	r3, [r7, #20]
 801572a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 801572c:	697b      	ldr	r3, [r7, #20]
 801572e:	3304      	adds	r3, #4
 8015730:	4618      	mov	r0, r3
 8015732:	f005 fc61 	bl	801aff8 <ip4_route>
 8015736:	4601      	mov	r1, r0
 8015738:	697b      	ldr	r3, [r7, #20]
 801573a:	3304      	adds	r3, #4
 801573c:	461a      	mov	r2, r3
 801573e:	4620      	mov	r0, r4
 8015740:	f7ff fa30 	bl	8014ba4 <tcp_eff_send_mss_netif>
 8015744:	4603      	mov	r3, r0
 8015746:	461a      	mov	r2, r3
 8015748:	697b      	ldr	r3, [r7, #20]
 801574a:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801574c:	2112      	movs	r1, #18
 801574e:	6978      	ldr	r0, [r7, #20]
 8015750:	f002 fc96 	bl	8018080 <tcp_enqueue_flags>
 8015754:	4603      	mov	r3, r0
 8015756:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8015758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801575c:	2b00      	cmp	r3, #0
 801575e:	d004      	beq.n	801576a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8015760:	2100      	movs	r1, #0
 8015762:	6978      	ldr	r0, [r7, #20]
 8015764:	f7fd feec 	bl	8013540 <tcp_abandon>
      return;
 8015768:	e006      	b.n	8015778 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801576a:	6978      	ldr	r0, [r7, #20]
 801576c:	f002 fd76 	bl	801825c <tcp_output>
  return;
 8015770:	e001      	b.n	8015776 <tcp_listen_input+0x1be>
    return;
 8015772:	bf00      	nop
 8015774:	e000      	b.n	8015778 <tcp_listen_input+0x1c0>
  return;
 8015776:	bf00      	nop
}
 8015778:	371c      	adds	r7, #28
 801577a:	46bd      	mov	sp, r7
 801577c:	bd90      	pop	{r4, r7, pc}
 801577e:	bf00      	nop
 8015780:	2000f384 	.word	0x2000f384
 8015784:	08023480 	.word	0x08023480
 8015788:	08023678 	.word	0x08023678
 801578c:	080234cc 	.word	0x080234cc
 8015790:	2000f37c 	.word	0x2000f37c
 8015794:	2000f382 	.word	0x2000f382
 8015798:	2000f378 	.word	0x2000f378
 801579c:	2000f368 	.word	0x2000f368
 80157a0:	2000c1d4 	.word	0x2000c1d4
 80157a4:	2000c1d8 	.word	0x2000c1d8
 80157a8:	2000c1c4 	.word	0x2000c1c4
 80157ac:	2000f34c 	.word	0x2000f34c
 80157b0:	2000f354 	.word	0x2000f354

080157b4 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80157b4:	b580      	push	{r7, lr}
 80157b6:	b086      	sub	sp, #24
 80157b8:	af04      	add	r7, sp, #16
 80157ba:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80157bc:	4b2f      	ldr	r3, [pc, #188]	@ (801587c <tcp_timewait_input+0xc8>)
 80157be:	781b      	ldrb	r3, [r3, #0]
 80157c0:	f003 0304 	and.w	r3, r3, #4
 80157c4:	2b00      	cmp	r3, #0
 80157c6:	d153      	bne.n	8015870 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d106      	bne.n	80157dc <tcp_timewait_input+0x28>
 80157ce:	4b2c      	ldr	r3, [pc, #176]	@ (8015880 <tcp_timewait_input+0xcc>)
 80157d0:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80157d4:	492b      	ldr	r1, [pc, #172]	@ (8015884 <tcp_timewait_input+0xd0>)
 80157d6:	482c      	ldr	r0, [pc, #176]	@ (8015888 <tcp_timewait_input+0xd4>)
 80157d8:	f008 fe0c 	bl	801e3f4 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80157dc:	4b27      	ldr	r3, [pc, #156]	@ (801587c <tcp_timewait_input+0xc8>)
 80157de:	781b      	ldrb	r3, [r3, #0]
 80157e0:	f003 0302 	and.w	r3, r3, #2
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	d02a      	beq.n	801583e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80157e8:	4b28      	ldr	r3, [pc, #160]	@ (801588c <tcp_timewait_input+0xd8>)
 80157ea:	681a      	ldr	r2, [r3, #0]
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157f0:	1ad3      	subs	r3, r2, r3
 80157f2:	2b00      	cmp	r3, #0
 80157f4:	db2d      	blt.n	8015852 <tcp_timewait_input+0x9e>
 80157f6:	4b25      	ldr	r3, [pc, #148]	@ (801588c <tcp_timewait_input+0xd8>)
 80157f8:	681a      	ldr	r2, [r3, #0]
 80157fa:	687b      	ldr	r3, [r7, #4]
 80157fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157fe:	6879      	ldr	r1, [r7, #4]
 8015800:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015802:	440b      	add	r3, r1
 8015804:	1ad3      	subs	r3, r2, r3
 8015806:	2b00      	cmp	r3, #0
 8015808:	dc23      	bgt.n	8015852 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801580a:	4b21      	ldr	r3, [pc, #132]	@ (8015890 <tcp_timewait_input+0xdc>)
 801580c:	6819      	ldr	r1, [r3, #0]
 801580e:	4b21      	ldr	r3, [pc, #132]	@ (8015894 <tcp_timewait_input+0xe0>)
 8015810:	881b      	ldrh	r3, [r3, #0]
 8015812:	461a      	mov	r2, r3
 8015814:	4b1d      	ldr	r3, [pc, #116]	@ (801588c <tcp_timewait_input+0xd8>)
 8015816:	681b      	ldr	r3, [r3, #0]
 8015818:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801581a:	4b1f      	ldr	r3, [pc, #124]	@ (8015898 <tcp_timewait_input+0xe4>)
 801581c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801581e:	885b      	ldrh	r3, [r3, #2]
 8015820:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015822:	4a1d      	ldr	r2, [pc, #116]	@ (8015898 <tcp_timewait_input+0xe4>)
 8015824:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015826:	8812      	ldrh	r2, [r2, #0]
 8015828:	b292      	uxth	r2, r2
 801582a:	9202      	str	r2, [sp, #8]
 801582c:	9301      	str	r3, [sp, #4]
 801582e:	4b1b      	ldr	r3, [pc, #108]	@ (801589c <tcp_timewait_input+0xe8>)
 8015830:	9300      	str	r3, [sp, #0]
 8015832:	4b1b      	ldr	r3, [pc, #108]	@ (80158a0 <tcp_timewait_input+0xec>)
 8015834:	4602      	mov	r2, r0
 8015836:	6878      	ldr	r0, [r7, #4]
 8015838:	f003 fac4 	bl	8018dc4 <tcp_rst>
      return;
 801583c:	e01b      	b.n	8015876 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801583e:	4b0f      	ldr	r3, [pc, #60]	@ (801587c <tcp_timewait_input+0xc8>)
 8015840:	781b      	ldrb	r3, [r3, #0]
 8015842:	f003 0301 	and.w	r3, r3, #1
 8015846:	2b00      	cmp	r3, #0
 8015848:	d003      	beq.n	8015852 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801584a:	4b16      	ldr	r3, [pc, #88]	@ (80158a4 <tcp_timewait_input+0xf0>)
 801584c:	681a      	ldr	r2, [r3, #0]
 801584e:	687b      	ldr	r3, [r7, #4]
 8015850:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8015852:	4b10      	ldr	r3, [pc, #64]	@ (8015894 <tcp_timewait_input+0xe0>)
 8015854:	881b      	ldrh	r3, [r3, #0]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d00c      	beq.n	8015874 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	8b5b      	ldrh	r3, [r3, #26]
 801585e:	f043 0302 	orr.w	r3, r3, #2
 8015862:	b29a      	uxth	r2, r3
 8015864:	687b      	ldr	r3, [r7, #4]
 8015866:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015868:	6878      	ldr	r0, [r7, #4]
 801586a:	f002 fcf7 	bl	801825c <tcp_output>
  }
  return;
 801586e:	e001      	b.n	8015874 <tcp_timewait_input+0xc0>
    return;
 8015870:	bf00      	nop
 8015872:	e000      	b.n	8015876 <tcp_timewait_input+0xc2>
  return;
 8015874:	bf00      	nop
}
 8015876:	3708      	adds	r7, #8
 8015878:	46bd      	mov	sp, r7
 801587a:	bd80      	pop	{r7, pc}
 801587c:	2000f384 	.word	0x2000f384
 8015880:	08023480 	.word	0x08023480
 8015884:	08023698 	.word	0x08023698
 8015888:	080234cc 	.word	0x080234cc
 801588c:	2000f378 	.word	0x2000f378
 8015890:	2000f37c 	.word	0x2000f37c
 8015894:	2000f382 	.word	0x2000f382
 8015898:	2000f368 	.word	0x2000f368
 801589c:	2000c1d4 	.word	0x2000c1d4
 80158a0:	2000c1d8 	.word	0x2000c1d8
 80158a4:	2000f340 	.word	0x2000f340

080158a8 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80158a8:	b590      	push	{r4, r7, lr}
 80158aa:	b08d      	sub	sp, #52	@ 0x34
 80158ac:	af04      	add	r7, sp, #16
 80158ae:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80158b0:	2300      	movs	r3, #0
 80158b2:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80158b4:	2300      	movs	r3, #0
 80158b6:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	d106      	bne.n	80158cc <tcp_process+0x24>
 80158be:	4b9d      	ldr	r3, [pc, #628]	@ (8015b34 <tcp_process+0x28c>)
 80158c0:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80158c4:	499c      	ldr	r1, [pc, #624]	@ (8015b38 <tcp_process+0x290>)
 80158c6:	489d      	ldr	r0, [pc, #628]	@ (8015b3c <tcp_process+0x294>)
 80158c8:	f008 fd94 	bl	801e3f4 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80158cc:	4b9c      	ldr	r3, [pc, #624]	@ (8015b40 <tcp_process+0x298>)
 80158ce:	781b      	ldrb	r3, [r3, #0]
 80158d0:	f003 0304 	and.w	r3, r3, #4
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d04e      	beq.n	8015976 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	7d1b      	ldrb	r3, [r3, #20]
 80158dc:	2b02      	cmp	r3, #2
 80158de:	d108      	bne.n	80158f2 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80158e4:	4b97      	ldr	r3, [pc, #604]	@ (8015b44 <tcp_process+0x29c>)
 80158e6:	681b      	ldr	r3, [r3, #0]
 80158e8:	429a      	cmp	r2, r3
 80158ea:	d123      	bne.n	8015934 <tcp_process+0x8c>
        acceptable = 1;
 80158ec:	2301      	movs	r3, #1
 80158ee:	76fb      	strb	r3, [r7, #27]
 80158f0:	e020      	b.n	8015934 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80158f6:	4b94      	ldr	r3, [pc, #592]	@ (8015b48 <tcp_process+0x2a0>)
 80158f8:	681b      	ldr	r3, [r3, #0]
 80158fa:	429a      	cmp	r2, r3
 80158fc:	d102      	bne.n	8015904 <tcp_process+0x5c>
        acceptable = 1;
 80158fe:	2301      	movs	r3, #1
 8015900:	76fb      	strb	r3, [r7, #27]
 8015902:	e017      	b.n	8015934 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015904:	4b90      	ldr	r3, [pc, #576]	@ (8015b48 <tcp_process+0x2a0>)
 8015906:	681a      	ldr	r2, [r3, #0]
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801590c:	1ad3      	subs	r3, r2, r3
 801590e:	2b00      	cmp	r3, #0
 8015910:	db10      	blt.n	8015934 <tcp_process+0x8c>
 8015912:	4b8d      	ldr	r3, [pc, #564]	@ (8015b48 <tcp_process+0x2a0>)
 8015914:	681a      	ldr	r2, [r3, #0]
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801591a:	6879      	ldr	r1, [r7, #4]
 801591c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801591e:	440b      	add	r3, r1
 8015920:	1ad3      	subs	r3, r2, r3
 8015922:	2b00      	cmp	r3, #0
 8015924:	dc06      	bgt.n	8015934 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	8b5b      	ldrh	r3, [r3, #26]
 801592a:	f043 0302 	orr.w	r3, r3, #2
 801592e:	b29a      	uxth	r2, r3
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8015934:	7efb      	ldrb	r3, [r7, #27]
 8015936:	2b00      	cmp	r3, #0
 8015938:	d01b      	beq.n	8015972 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	7d1b      	ldrb	r3, [r3, #20]
 801593e:	2b00      	cmp	r3, #0
 8015940:	d106      	bne.n	8015950 <tcp_process+0xa8>
 8015942:	4b7c      	ldr	r3, [pc, #496]	@ (8015b34 <tcp_process+0x28c>)
 8015944:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8015948:	4980      	ldr	r1, [pc, #512]	@ (8015b4c <tcp_process+0x2a4>)
 801594a:	487c      	ldr	r0, [pc, #496]	@ (8015b3c <tcp_process+0x294>)
 801594c:	f008 fd52 	bl	801e3f4 <iprintf>
      recv_flags |= TF_RESET;
 8015950:	4b7f      	ldr	r3, [pc, #508]	@ (8015b50 <tcp_process+0x2a8>)
 8015952:	781b      	ldrb	r3, [r3, #0]
 8015954:	f043 0308 	orr.w	r3, r3, #8
 8015958:	b2da      	uxtb	r2, r3
 801595a:	4b7d      	ldr	r3, [pc, #500]	@ (8015b50 <tcp_process+0x2a8>)
 801595c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	8b5b      	ldrh	r3, [r3, #26]
 8015962:	f023 0301 	bic.w	r3, r3, #1
 8015966:	b29a      	uxth	r2, r3
 8015968:	687b      	ldr	r3, [r7, #4]
 801596a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 801596c:	f06f 030d 	mvn.w	r3, #13
 8015970:	e37a      	b.n	8016068 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8015972:	2300      	movs	r3, #0
 8015974:	e378      	b.n	8016068 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8015976:	4b72      	ldr	r3, [pc, #456]	@ (8015b40 <tcp_process+0x298>)
 8015978:	781b      	ldrb	r3, [r3, #0]
 801597a:	f003 0302 	and.w	r3, r3, #2
 801597e:	2b00      	cmp	r3, #0
 8015980:	d010      	beq.n	80159a4 <tcp_process+0xfc>
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	7d1b      	ldrb	r3, [r3, #20]
 8015986:	2b02      	cmp	r3, #2
 8015988:	d00c      	beq.n	80159a4 <tcp_process+0xfc>
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	7d1b      	ldrb	r3, [r3, #20]
 801598e:	2b03      	cmp	r3, #3
 8015990:	d008      	beq.n	80159a4 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	8b5b      	ldrh	r3, [r3, #26]
 8015996:	f043 0302 	orr.w	r3, r3, #2
 801599a:	b29a      	uxth	r2, r3
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80159a0:	2300      	movs	r3, #0
 80159a2:	e361      	b.n	8016068 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	8b5b      	ldrh	r3, [r3, #26]
 80159a8:	f003 0310 	and.w	r3, r3, #16
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d103      	bne.n	80159b8 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80159b0:	4b68      	ldr	r3, [pc, #416]	@ (8015b54 <tcp_process+0x2ac>)
 80159b2:	681a      	ldr	r2, [r3, #0]
 80159b4:	687b      	ldr	r3, [r7, #4]
 80159b6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	2200      	movs	r2, #0
 80159bc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	2200      	movs	r2, #0
 80159c4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80159c8:	6878      	ldr	r0, [r7, #4]
 80159ca:	f001 fc2b 	bl	8017224 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	7d1b      	ldrb	r3, [r3, #20]
 80159d2:	3b02      	subs	r3, #2
 80159d4:	2b07      	cmp	r3, #7
 80159d6:	f200 8337 	bhi.w	8016048 <tcp_process+0x7a0>
 80159da:	a201      	add	r2, pc, #4	@ (adr r2, 80159e0 <tcp_process+0x138>)
 80159dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80159e0:	08015a01 	.word	0x08015a01
 80159e4:	08015c31 	.word	0x08015c31
 80159e8:	08015da9 	.word	0x08015da9
 80159ec:	08015dd3 	.word	0x08015dd3
 80159f0:	08015ef7 	.word	0x08015ef7
 80159f4:	08015da9 	.word	0x08015da9
 80159f8:	08015f83 	.word	0x08015f83
 80159fc:	08016013 	.word	0x08016013
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8015a00:	4b4f      	ldr	r3, [pc, #316]	@ (8015b40 <tcp_process+0x298>)
 8015a02:	781b      	ldrb	r3, [r3, #0]
 8015a04:	f003 0310 	and.w	r3, r3, #16
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	f000 80e4 	beq.w	8015bd6 <tcp_process+0x32e>
 8015a0e:	4b4c      	ldr	r3, [pc, #304]	@ (8015b40 <tcp_process+0x298>)
 8015a10:	781b      	ldrb	r3, [r3, #0]
 8015a12:	f003 0302 	and.w	r3, r3, #2
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	f000 80dd 	beq.w	8015bd6 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015a20:	1c5a      	adds	r2, r3, #1
 8015a22:	4b48      	ldr	r3, [pc, #288]	@ (8015b44 <tcp_process+0x29c>)
 8015a24:	681b      	ldr	r3, [r3, #0]
 8015a26:	429a      	cmp	r2, r3
 8015a28:	f040 80d5 	bne.w	8015bd6 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8015a2c:	4b46      	ldr	r3, [pc, #280]	@ (8015b48 <tcp_process+0x2a0>)
 8015a2e:	681b      	ldr	r3, [r3, #0]
 8015a30:	1c5a      	adds	r2, r3, #1
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8015a3e:	4b41      	ldr	r3, [pc, #260]	@ (8015b44 <tcp_process+0x29c>)
 8015a40:	681a      	ldr	r2, [r3, #0]
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8015a46:	4b44      	ldr	r3, [pc, #272]	@ (8015b58 <tcp_process+0x2b0>)
 8015a48:	681b      	ldr	r3, [r3, #0]
 8015a4a:	89db      	ldrh	r3, [r3, #14]
 8015a4c:	b29a      	uxth	r2, r3
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8015a60:	4b39      	ldr	r3, [pc, #228]	@ (8015b48 <tcp_process+0x2a0>)
 8015a62:	681b      	ldr	r3, [r3, #0]
 8015a64:	1e5a      	subs	r2, r3, #1
 8015a66:	687b      	ldr	r3, [r7, #4]
 8015a68:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	2204      	movs	r2, #4
 8015a6e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	3304      	adds	r3, #4
 8015a78:	4618      	mov	r0, r3
 8015a7a:	f005 fabd 	bl	801aff8 <ip4_route>
 8015a7e:	4601      	mov	r1, r0
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	3304      	adds	r3, #4
 8015a84:	461a      	mov	r2, r3
 8015a86:	4620      	mov	r0, r4
 8015a88:	f7ff f88c 	bl	8014ba4 <tcp_eff_send_mss_netif>
 8015a8c:	4603      	mov	r3, r0
 8015a8e:	461a      	mov	r2, r3
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015a98:	009a      	lsls	r2, r3, #2
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015a9e:	005b      	lsls	r3, r3, #1
 8015aa0:	f241 111c 	movw	r1, #4380	@ 0x111c
 8015aa4:	428b      	cmp	r3, r1
 8015aa6:	bf38      	it	cc
 8015aa8:	460b      	movcc	r3, r1
 8015aaa:	429a      	cmp	r2, r3
 8015aac:	d204      	bcs.n	8015ab8 <tcp_process+0x210>
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015ab2:	009b      	lsls	r3, r3, #2
 8015ab4:	b29b      	uxth	r3, r3
 8015ab6:	e00d      	b.n	8015ad4 <tcp_process+0x22c>
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015abc:	005b      	lsls	r3, r3, #1
 8015abe:	f241 121c 	movw	r2, #4380	@ 0x111c
 8015ac2:	4293      	cmp	r3, r2
 8015ac4:	d904      	bls.n	8015ad0 <tcp_process+0x228>
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015aca:	005b      	lsls	r3, r3, #1
 8015acc:	b29b      	uxth	r3, r3
 8015ace:	e001      	b.n	8015ad4 <tcp_process+0x22c>
 8015ad0:	f241 131c 	movw	r3, #4380	@ 0x111c
 8015ad4:	687a      	ldr	r2, [r7, #4]
 8015ad6:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d106      	bne.n	8015af2 <tcp_process+0x24a>
 8015ae4:	4b13      	ldr	r3, [pc, #76]	@ (8015b34 <tcp_process+0x28c>)
 8015ae6:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8015aea:	491c      	ldr	r1, [pc, #112]	@ (8015b5c <tcp_process+0x2b4>)
 8015aec:	4813      	ldr	r0, [pc, #76]	@ (8015b3c <tcp_process+0x294>)
 8015aee:	f008 fc81 	bl	801e3f4 <iprintf>
        --pcb->snd_queuelen;
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015af8:	3b01      	subs	r3, #1
 8015afa:	b29a      	uxth	r2, r3
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015b06:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8015b08:	69fb      	ldr	r3, [r7, #28]
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d12a      	bne.n	8015b64 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015b12:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8015b14:	69fb      	ldr	r3, [r7, #28]
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d106      	bne.n	8015b28 <tcp_process+0x280>
 8015b1a:	4b06      	ldr	r3, [pc, #24]	@ (8015b34 <tcp_process+0x28c>)
 8015b1c:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8015b20:	490f      	ldr	r1, [pc, #60]	@ (8015b60 <tcp_process+0x2b8>)
 8015b22:	4806      	ldr	r0, [pc, #24]	@ (8015b3c <tcp_process+0x294>)
 8015b24:	f008 fc66 	bl	801e3f4 <iprintf>
          pcb->unsent = rseg->next;
 8015b28:	69fb      	ldr	r3, [r7, #28]
 8015b2a:	681a      	ldr	r2, [r3, #0]
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8015b30:	e01c      	b.n	8015b6c <tcp_process+0x2c4>
 8015b32:	bf00      	nop
 8015b34:	08023480 	.word	0x08023480
 8015b38:	080236b8 	.word	0x080236b8
 8015b3c:	080234cc 	.word	0x080234cc
 8015b40:	2000f384 	.word	0x2000f384
 8015b44:	2000f37c 	.word	0x2000f37c
 8015b48:	2000f378 	.word	0x2000f378
 8015b4c:	080236d4 	.word	0x080236d4
 8015b50:	2000f385 	.word	0x2000f385
 8015b54:	2000f340 	.word	0x2000f340
 8015b58:	2000f368 	.word	0x2000f368
 8015b5c:	080236f4 	.word	0x080236f4
 8015b60:	0802370c 	.word	0x0802370c
        } else {
          pcb->unacked = rseg->next;
 8015b64:	69fb      	ldr	r3, [r7, #28]
 8015b66:	681a      	ldr	r2, [r3, #0]
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8015b6c:	69f8      	ldr	r0, [r7, #28]
 8015b6e:	f7fe fc54 	bl	801441a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	d104      	bne.n	8015b84 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8015b7a:	687b      	ldr	r3, [r7, #4]
 8015b7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015b80:	861a      	strh	r2, [r3, #48]	@ 0x30
 8015b82:	e006      	b.n	8015b92 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	2200      	movs	r2, #0
 8015b88:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	2200      	movs	r2, #0
 8015b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015b98:	2b00      	cmp	r3, #0
 8015b9a:	d00a      	beq.n	8015bb2 <tcp_process+0x30a>
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015ba2:	687a      	ldr	r2, [r7, #4]
 8015ba4:	6910      	ldr	r0, [r2, #16]
 8015ba6:	2200      	movs	r2, #0
 8015ba8:	6879      	ldr	r1, [r7, #4]
 8015baa:	4798      	blx	r3
 8015bac:	4603      	mov	r3, r0
 8015bae:	76bb      	strb	r3, [r7, #26]
 8015bb0:	e001      	b.n	8015bb6 <tcp_process+0x30e>
 8015bb2:	2300      	movs	r3, #0
 8015bb4:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8015bb6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8015bba:	f113 0f0d 	cmn.w	r3, #13
 8015bbe:	d102      	bne.n	8015bc6 <tcp_process+0x31e>
          return ERR_ABRT;
 8015bc0:	f06f 030c 	mvn.w	r3, #12
 8015bc4:	e250      	b.n	8016068 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	8b5b      	ldrh	r3, [r3, #26]
 8015bca:	f043 0302 	orr.w	r3, r3, #2
 8015bce:	b29a      	uxth	r2, r3
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8015bd4:	e23a      	b.n	801604c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8015bd6:	4b98      	ldr	r3, [pc, #608]	@ (8015e38 <tcp_process+0x590>)
 8015bd8:	781b      	ldrb	r3, [r3, #0]
 8015bda:	f003 0310 	and.w	r3, r3, #16
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	f000 8234 	beq.w	801604c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015be4:	4b95      	ldr	r3, [pc, #596]	@ (8015e3c <tcp_process+0x594>)
 8015be6:	6819      	ldr	r1, [r3, #0]
 8015be8:	4b95      	ldr	r3, [pc, #596]	@ (8015e40 <tcp_process+0x598>)
 8015bea:	881b      	ldrh	r3, [r3, #0]
 8015bec:	461a      	mov	r2, r3
 8015bee:	4b95      	ldr	r3, [pc, #596]	@ (8015e44 <tcp_process+0x59c>)
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015bf4:	4b94      	ldr	r3, [pc, #592]	@ (8015e48 <tcp_process+0x5a0>)
 8015bf6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015bf8:	885b      	ldrh	r3, [r3, #2]
 8015bfa:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015bfc:	4a92      	ldr	r2, [pc, #584]	@ (8015e48 <tcp_process+0x5a0>)
 8015bfe:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015c00:	8812      	ldrh	r2, [r2, #0]
 8015c02:	b292      	uxth	r2, r2
 8015c04:	9202      	str	r2, [sp, #8]
 8015c06:	9301      	str	r3, [sp, #4]
 8015c08:	4b90      	ldr	r3, [pc, #576]	@ (8015e4c <tcp_process+0x5a4>)
 8015c0a:	9300      	str	r3, [sp, #0]
 8015c0c:	4b90      	ldr	r3, [pc, #576]	@ (8015e50 <tcp_process+0x5a8>)
 8015c0e:	4602      	mov	r2, r0
 8015c10:	6878      	ldr	r0, [r7, #4]
 8015c12:	f003 f8d7 	bl	8018dc4 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8015c16:	687b      	ldr	r3, [r7, #4]
 8015c18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015c1c:	2b05      	cmp	r3, #5
 8015c1e:	f200 8215 	bhi.w	801604c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8015c22:	687b      	ldr	r3, [r7, #4]
 8015c24:	2200      	movs	r2, #0
 8015c26:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8015c28:	6878      	ldr	r0, [r7, #4]
 8015c2a:	f002 fea3 	bl	8018974 <tcp_rexmit_rto>
      break;
 8015c2e:	e20d      	b.n	801604c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8015c30:	4b81      	ldr	r3, [pc, #516]	@ (8015e38 <tcp_process+0x590>)
 8015c32:	781b      	ldrb	r3, [r3, #0]
 8015c34:	f003 0310 	and.w	r3, r3, #16
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	f000 80a1 	beq.w	8015d80 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015c3e:	4b7f      	ldr	r3, [pc, #508]	@ (8015e3c <tcp_process+0x594>)
 8015c40:	681a      	ldr	r2, [r3, #0]
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015c46:	1ad3      	subs	r3, r2, r3
 8015c48:	3b01      	subs	r3, #1
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	db7e      	blt.n	8015d4c <tcp_process+0x4a4>
 8015c4e:	4b7b      	ldr	r3, [pc, #492]	@ (8015e3c <tcp_process+0x594>)
 8015c50:	681a      	ldr	r2, [r3, #0]
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015c56:	1ad3      	subs	r3, r2, r3
 8015c58:	2b00      	cmp	r3, #0
 8015c5a:	dc77      	bgt.n	8015d4c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	2204      	movs	r2, #4
 8015c60:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d102      	bne.n	8015c70 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8015c6a:	23fa      	movs	r3, #250	@ 0xfa
 8015c6c:	76bb      	strb	r3, [r7, #26]
 8015c6e:	e01d      	b.n	8015cac <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c74:	699b      	ldr	r3, [r3, #24]
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d106      	bne.n	8015c88 <tcp_process+0x3e0>
 8015c7a:	4b76      	ldr	r3, [pc, #472]	@ (8015e54 <tcp_process+0x5ac>)
 8015c7c:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8015c80:	4975      	ldr	r1, [pc, #468]	@ (8015e58 <tcp_process+0x5b0>)
 8015c82:	4876      	ldr	r0, [pc, #472]	@ (8015e5c <tcp_process+0x5b4>)
 8015c84:	f008 fbb6 	bl	801e3f4 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c8c:	699b      	ldr	r3, [r3, #24]
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d00a      	beq.n	8015ca8 <tcp_process+0x400>
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c96:	699b      	ldr	r3, [r3, #24]
 8015c98:	687a      	ldr	r2, [r7, #4]
 8015c9a:	6910      	ldr	r0, [r2, #16]
 8015c9c:	2200      	movs	r2, #0
 8015c9e:	6879      	ldr	r1, [r7, #4]
 8015ca0:	4798      	blx	r3
 8015ca2:	4603      	mov	r3, r0
 8015ca4:	76bb      	strb	r3, [r7, #26]
 8015ca6:	e001      	b.n	8015cac <tcp_process+0x404>
 8015ca8:	23f0      	movs	r3, #240	@ 0xf0
 8015caa:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8015cac:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8015cb0:	2b00      	cmp	r3, #0
 8015cb2:	d00a      	beq.n	8015cca <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8015cb4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8015cb8:	f113 0f0d 	cmn.w	r3, #13
 8015cbc:	d002      	beq.n	8015cc4 <tcp_process+0x41c>
              tcp_abort(pcb);
 8015cbe:	6878      	ldr	r0, [r7, #4]
 8015cc0:	f7fd fcfc 	bl	80136bc <tcp_abort>
            }
            return ERR_ABRT;
 8015cc4:	f06f 030c 	mvn.w	r3, #12
 8015cc8:	e1ce      	b.n	8016068 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8015cca:	6878      	ldr	r0, [r7, #4]
 8015ccc:	f000 fae0 	bl	8016290 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8015cd0:	4b63      	ldr	r3, [pc, #396]	@ (8015e60 <tcp_process+0x5b8>)
 8015cd2:	881b      	ldrh	r3, [r3, #0]
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	d005      	beq.n	8015ce4 <tcp_process+0x43c>
            recv_acked--;
 8015cd8:	4b61      	ldr	r3, [pc, #388]	@ (8015e60 <tcp_process+0x5b8>)
 8015cda:	881b      	ldrh	r3, [r3, #0]
 8015cdc:	3b01      	subs	r3, #1
 8015cde:	b29a      	uxth	r2, r3
 8015ce0:	4b5f      	ldr	r3, [pc, #380]	@ (8015e60 <tcp_process+0x5b8>)
 8015ce2:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015ce8:	009a      	lsls	r2, r3, #2
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015cee:	005b      	lsls	r3, r3, #1
 8015cf0:	f241 111c 	movw	r1, #4380	@ 0x111c
 8015cf4:	428b      	cmp	r3, r1
 8015cf6:	bf38      	it	cc
 8015cf8:	460b      	movcc	r3, r1
 8015cfa:	429a      	cmp	r2, r3
 8015cfc:	d204      	bcs.n	8015d08 <tcp_process+0x460>
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015d02:	009b      	lsls	r3, r3, #2
 8015d04:	b29b      	uxth	r3, r3
 8015d06:	e00d      	b.n	8015d24 <tcp_process+0x47c>
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015d0c:	005b      	lsls	r3, r3, #1
 8015d0e:	f241 121c 	movw	r2, #4380	@ 0x111c
 8015d12:	4293      	cmp	r3, r2
 8015d14:	d904      	bls.n	8015d20 <tcp_process+0x478>
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015d1a:	005b      	lsls	r3, r3, #1
 8015d1c:	b29b      	uxth	r3, r3
 8015d1e:	e001      	b.n	8015d24 <tcp_process+0x47c>
 8015d20:	f241 131c 	movw	r3, #4380	@ 0x111c
 8015d24:	687a      	ldr	r2, [r7, #4]
 8015d26:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8015d2a:	4b4e      	ldr	r3, [pc, #312]	@ (8015e64 <tcp_process+0x5bc>)
 8015d2c:	781b      	ldrb	r3, [r3, #0]
 8015d2e:	f003 0320 	and.w	r3, r3, #32
 8015d32:	2b00      	cmp	r3, #0
 8015d34:	d037      	beq.n	8015da6 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	8b5b      	ldrh	r3, [r3, #26]
 8015d3a:	f043 0302 	orr.w	r3, r3, #2
 8015d3e:	b29a      	uxth	r2, r3
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	2207      	movs	r2, #7
 8015d48:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8015d4a:	e02c      	b.n	8015da6 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8015e3c <tcp_process+0x594>)
 8015d4e:	6819      	ldr	r1, [r3, #0]
 8015d50:	4b3b      	ldr	r3, [pc, #236]	@ (8015e40 <tcp_process+0x598>)
 8015d52:	881b      	ldrh	r3, [r3, #0]
 8015d54:	461a      	mov	r2, r3
 8015d56:	4b3b      	ldr	r3, [pc, #236]	@ (8015e44 <tcp_process+0x59c>)
 8015d58:	681b      	ldr	r3, [r3, #0]
 8015d5a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015d5c:	4b3a      	ldr	r3, [pc, #232]	@ (8015e48 <tcp_process+0x5a0>)
 8015d5e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d60:	885b      	ldrh	r3, [r3, #2]
 8015d62:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8015d64:	4a38      	ldr	r2, [pc, #224]	@ (8015e48 <tcp_process+0x5a0>)
 8015d66:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8015d68:	8812      	ldrh	r2, [r2, #0]
 8015d6a:	b292      	uxth	r2, r2
 8015d6c:	9202      	str	r2, [sp, #8]
 8015d6e:	9301      	str	r3, [sp, #4]
 8015d70:	4b36      	ldr	r3, [pc, #216]	@ (8015e4c <tcp_process+0x5a4>)
 8015d72:	9300      	str	r3, [sp, #0]
 8015d74:	4b36      	ldr	r3, [pc, #216]	@ (8015e50 <tcp_process+0x5a8>)
 8015d76:	4602      	mov	r2, r0
 8015d78:	6878      	ldr	r0, [r7, #4]
 8015d7a:	f003 f823 	bl	8018dc4 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8015d7e:	e167      	b.n	8016050 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8015d80:	4b2d      	ldr	r3, [pc, #180]	@ (8015e38 <tcp_process+0x590>)
 8015d82:	781b      	ldrb	r3, [r3, #0]
 8015d84:	f003 0302 	and.w	r3, r3, #2
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	f000 8161 	beq.w	8016050 <tcp_process+0x7a8>
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015d92:	1e5a      	subs	r2, r3, #1
 8015d94:	4b2b      	ldr	r3, [pc, #172]	@ (8015e44 <tcp_process+0x59c>)
 8015d96:	681b      	ldr	r3, [r3, #0]
 8015d98:	429a      	cmp	r2, r3
 8015d9a:	f040 8159 	bne.w	8016050 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8015d9e:	6878      	ldr	r0, [r7, #4]
 8015da0:	f002 fe0a 	bl	80189b8 <tcp_rexmit>
      break;
 8015da4:	e154      	b.n	8016050 <tcp_process+0x7a8>
 8015da6:	e153      	b.n	8016050 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8015da8:	6878      	ldr	r0, [r7, #4]
 8015daa:	f000 fa71 	bl	8016290 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8015dae:	4b2d      	ldr	r3, [pc, #180]	@ (8015e64 <tcp_process+0x5bc>)
 8015db0:	781b      	ldrb	r3, [r3, #0]
 8015db2:	f003 0320 	and.w	r3, r3, #32
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	f000 814c 	beq.w	8016054 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8015dbc:	687b      	ldr	r3, [r7, #4]
 8015dbe:	8b5b      	ldrh	r3, [r3, #26]
 8015dc0:	f043 0302 	orr.w	r3, r3, #2
 8015dc4:	b29a      	uxth	r2, r3
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	2207      	movs	r2, #7
 8015dce:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015dd0:	e140      	b.n	8016054 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8015dd2:	6878      	ldr	r0, [r7, #4]
 8015dd4:	f000 fa5c 	bl	8016290 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8015dd8:	4b22      	ldr	r3, [pc, #136]	@ (8015e64 <tcp_process+0x5bc>)
 8015dda:	781b      	ldrb	r3, [r3, #0]
 8015ddc:	f003 0320 	and.w	r3, r3, #32
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d071      	beq.n	8015ec8 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015de4:	4b14      	ldr	r3, [pc, #80]	@ (8015e38 <tcp_process+0x590>)
 8015de6:	781b      	ldrb	r3, [r3, #0]
 8015de8:	f003 0310 	and.w	r3, r3, #16
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d060      	beq.n	8015eb2 <tcp_process+0x60a>
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015df4:	4b11      	ldr	r3, [pc, #68]	@ (8015e3c <tcp_process+0x594>)
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	429a      	cmp	r2, r3
 8015dfa:	d15a      	bne.n	8015eb2 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015e00:	2b00      	cmp	r3, #0
 8015e02:	d156      	bne.n	8015eb2 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	8b5b      	ldrh	r3, [r3, #26]
 8015e08:	f043 0302 	orr.w	r3, r3, #2
 8015e0c:	b29a      	uxth	r2, r3
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8015e12:	6878      	ldr	r0, [r7, #4]
 8015e14:	f7fe fdbc 	bl	8014990 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8015e18:	4b13      	ldr	r3, [pc, #76]	@ (8015e68 <tcp_process+0x5c0>)
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	687a      	ldr	r2, [r7, #4]
 8015e1e:	429a      	cmp	r2, r3
 8015e20:	d105      	bne.n	8015e2e <tcp_process+0x586>
 8015e22:	4b11      	ldr	r3, [pc, #68]	@ (8015e68 <tcp_process+0x5c0>)
 8015e24:	681b      	ldr	r3, [r3, #0]
 8015e26:	68db      	ldr	r3, [r3, #12]
 8015e28:	4a0f      	ldr	r2, [pc, #60]	@ (8015e68 <tcp_process+0x5c0>)
 8015e2a:	6013      	str	r3, [r2, #0]
 8015e2c:	e02e      	b.n	8015e8c <tcp_process+0x5e4>
 8015e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8015e68 <tcp_process+0x5c0>)
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	617b      	str	r3, [r7, #20]
 8015e34:	e027      	b.n	8015e86 <tcp_process+0x5de>
 8015e36:	bf00      	nop
 8015e38:	2000f384 	.word	0x2000f384
 8015e3c:	2000f37c 	.word	0x2000f37c
 8015e40:	2000f382 	.word	0x2000f382
 8015e44:	2000f378 	.word	0x2000f378
 8015e48:	2000f368 	.word	0x2000f368
 8015e4c:	2000c1d4 	.word	0x2000c1d4
 8015e50:	2000c1d8 	.word	0x2000c1d8
 8015e54:	08023480 	.word	0x08023480
 8015e58:	08023720 	.word	0x08023720
 8015e5c:	080234cc 	.word	0x080234cc
 8015e60:	2000f380 	.word	0x2000f380
 8015e64:	2000f385 	.word	0x2000f385
 8015e68:	2000f34c 	.word	0x2000f34c
 8015e6c:	697b      	ldr	r3, [r7, #20]
 8015e6e:	68db      	ldr	r3, [r3, #12]
 8015e70:	687a      	ldr	r2, [r7, #4]
 8015e72:	429a      	cmp	r2, r3
 8015e74:	d104      	bne.n	8015e80 <tcp_process+0x5d8>
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	68da      	ldr	r2, [r3, #12]
 8015e7a:	697b      	ldr	r3, [r7, #20]
 8015e7c:	60da      	str	r2, [r3, #12]
 8015e7e:	e005      	b.n	8015e8c <tcp_process+0x5e4>
 8015e80:	697b      	ldr	r3, [r7, #20]
 8015e82:	68db      	ldr	r3, [r3, #12]
 8015e84:	617b      	str	r3, [r7, #20]
 8015e86:	697b      	ldr	r3, [r7, #20]
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d1ef      	bne.n	8015e6c <tcp_process+0x5c4>
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	60da      	str	r2, [r3, #12]
 8015e92:	4b77      	ldr	r3, [pc, #476]	@ (8016070 <tcp_process+0x7c8>)
 8015e94:	2201      	movs	r2, #1
 8015e96:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	220a      	movs	r2, #10
 8015e9c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8015e9e:	4b75      	ldr	r3, [pc, #468]	@ (8016074 <tcp_process+0x7cc>)
 8015ea0:	681a      	ldr	r2, [r3, #0]
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	60da      	str	r2, [r3, #12]
 8015ea6:	4a73      	ldr	r2, [pc, #460]	@ (8016074 <tcp_process+0x7cc>)
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	6013      	str	r3, [r2, #0]
 8015eac:	f003 f94c 	bl	8019148 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8015eb0:	e0d2      	b.n	8016058 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	8b5b      	ldrh	r3, [r3, #26]
 8015eb6:	f043 0302 	orr.w	r3, r3, #2
 8015eba:	b29a      	uxth	r2, r3
 8015ebc:	687b      	ldr	r3, [r7, #4]
 8015ebe:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	2208      	movs	r2, #8
 8015ec4:	751a      	strb	r2, [r3, #20]
      break;
 8015ec6:	e0c7      	b.n	8016058 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015ec8:	4b6b      	ldr	r3, [pc, #428]	@ (8016078 <tcp_process+0x7d0>)
 8015eca:	781b      	ldrb	r3, [r3, #0]
 8015ecc:	f003 0310 	and.w	r3, r3, #16
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	f000 80c1 	beq.w	8016058 <tcp_process+0x7b0>
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015eda:	4b68      	ldr	r3, [pc, #416]	@ (801607c <tcp_process+0x7d4>)
 8015edc:	681b      	ldr	r3, [r3, #0]
 8015ede:	429a      	cmp	r2, r3
 8015ee0:	f040 80ba 	bne.w	8016058 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	f040 80b5 	bne.w	8016058 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	2206      	movs	r2, #6
 8015ef2:	751a      	strb	r2, [r3, #20]
      break;
 8015ef4:	e0b0      	b.n	8016058 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8015ef6:	6878      	ldr	r0, [r7, #4]
 8015ef8:	f000 f9ca 	bl	8016290 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8015efc:	4b60      	ldr	r3, [pc, #384]	@ (8016080 <tcp_process+0x7d8>)
 8015efe:	781b      	ldrb	r3, [r3, #0]
 8015f00:	f003 0320 	and.w	r3, r3, #32
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	f000 80a9 	beq.w	801605c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8015f0a:	687b      	ldr	r3, [r7, #4]
 8015f0c:	8b5b      	ldrh	r3, [r3, #26]
 8015f0e:	f043 0302 	orr.w	r3, r3, #2
 8015f12:	b29a      	uxth	r2, r3
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8015f18:	6878      	ldr	r0, [r7, #4]
 8015f1a:	f7fe fd39 	bl	8014990 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8015f1e:	4b59      	ldr	r3, [pc, #356]	@ (8016084 <tcp_process+0x7dc>)
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	687a      	ldr	r2, [r7, #4]
 8015f24:	429a      	cmp	r2, r3
 8015f26:	d105      	bne.n	8015f34 <tcp_process+0x68c>
 8015f28:	4b56      	ldr	r3, [pc, #344]	@ (8016084 <tcp_process+0x7dc>)
 8015f2a:	681b      	ldr	r3, [r3, #0]
 8015f2c:	68db      	ldr	r3, [r3, #12]
 8015f2e:	4a55      	ldr	r2, [pc, #340]	@ (8016084 <tcp_process+0x7dc>)
 8015f30:	6013      	str	r3, [r2, #0]
 8015f32:	e013      	b.n	8015f5c <tcp_process+0x6b4>
 8015f34:	4b53      	ldr	r3, [pc, #332]	@ (8016084 <tcp_process+0x7dc>)
 8015f36:	681b      	ldr	r3, [r3, #0]
 8015f38:	613b      	str	r3, [r7, #16]
 8015f3a:	e00c      	b.n	8015f56 <tcp_process+0x6ae>
 8015f3c:	693b      	ldr	r3, [r7, #16]
 8015f3e:	68db      	ldr	r3, [r3, #12]
 8015f40:	687a      	ldr	r2, [r7, #4]
 8015f42:	429a      	cmp	r2, r3
 8015f44:	d104      	bne.n	8015f50 <tcp_process+0x6a8>
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	68da      	ldr	r2, [r3, #12]
 8015f4a:	693b      	ldr	r3, [r7, #16]
 8015f4c:	60da      	str	r2, [r3, #12]
 8015f4e:	e005      	b.n	8015f5c <tcp_process+0x6b4>
 8015f50:	693b      	ldr	r3, [r7, #16]
 8015f52:	68db      	ldr	r3, [r3, #12]
 8015f54:	613b      	str	r3, [r7, #16]
 8015f56:	693b      	ldr	r3, [r7, #16]
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d1ef      	bne.n	8015f3c <tcp_process+0x694>
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	2200      	movs	r2, #0
 8015f60:	60da      	str	r2, [r3, #12]
 8015f62:	4b43      	ldr	r3, [pc, #268]	@ (8016070 <tcp_process+0x7c8>)
 8015f64:	2201      	movs	r2, #1
 8015f66:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	220a      	movs	r2, #10
 8015f6c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8015f6e:	4b41      	ldr	r3, [pc, #260]	@ (8016074 <tcp_process+0x7cc>)
 8015f70:	681a      	ldr	r2, [r3, #0]
 8015f72:	687b      	ldr	r3, [r7, #4]
 8015f74:	60da      	str	r2, [r3, #12]
 8015f76:	4a3f      	ldr	r2, [pc, #252]	@ (8016074 <tcp_process+0x7cc>)
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	6013      	str	r3, [r2, #0]
 8015f7c:	f003 f8e4 	bl	8019148 <tcp_timer_needed>
      }
      break;
 8015f80:	e06c      	b.n	801605c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8015f82:	6878      	ldr	r0, [r7, #4]
 8015f84:	f000 f984 	bl	8016290 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8015f88:	4b3b      	ldr	r3, [pc, #236]	@ (8016078 <tcp_process+0x7d0>)
 8015f8a:	781b      	ldrb	r3, [r3, #0]
 8015f8c:	f003 0310 	and.w	r3, r3, #16
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d065      	beq.n	8016060 <tcp_process+0x7b8>
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015f98:	4b38      	ldr	r3, [pc, #224]	@ (801607c <tcp_process+0x7d4>)
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	429a      	cmp	r2, r3
 8015f9e:	d15f      	bne.n	8016060 <tcp_process+0x7b8>
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d15b      	bne.n	8016060 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8015fa8:	6878      	ldr	r0, [r7, #4]
 8015faa:	f7fe fcf1 	bl	8014990 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8015fae:	4b35      	ldr	r3, [pc, #212]	@ (8016084 <tcp_process+0x7dc>)
 8015fb0:	681b      	ldr	r3, [r3, #0]
 8015fb2:	687a      	ldr	r2, [r7, #4]
 8015fb4:	429a      	cmp	r2, r3
 8015fb6:	d105      	bne.n	8015fc4 <tcp_process+0x71c>
 8015fb8:	4b32      	ldr	r3, [pc, #200]	@ (8016084 <tcp_process+0x7dc>)
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	68db      	ldr	r3, [r3, #12]
 8015fbe:	4a31      	ldr	r2, [pc, #196]	@ (8016084 <tcp_process+0x7dc>)
 8015fc0:	6013      	str	r3, [r2, #0]
 8015fc2:	e013      	b.n	8015fec <tcp_process+0x744>
 8015fc4:	4b2f      	ldr	r3, [pc, #188]	@ (8016084 <tcp_process+0x7dc>)
 8015fc6:	681b      	ldr	r3, [r3, #0]
 8015fc8:	60fb      	str	r3, [r7, #12]
 8015fca:	e00c      	b.n	8015fe6 <tcp_process+0x73e>
 8015fcc:	68fb      	ldr	r3, [r7, #12]
 8015fce:	68db      	ldr	r3, [r3, #12]
 8015fd0:	687a      	ldr	r2, [r7, #4]
 8015fd2:	429a      	cmp	r2, r3
 8015fd4:	d104      	bne.n	8015fe0 <tcp_process+0x738>
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	68da      	ldr	r2, [r3, #12]
 8015fda:	68fb      	ldr	r3, [r7, #12]
 8015fdc:	60da      	str	r2, [r3, #12]
 8015fde:	e005      	b.n	8015fec <tcp_process+0x744>
 8015fe0:	68fb      	ldr	r3, [r7, #12]
 8015fe2:	68db      	ldr	r3, [r3, #12]
 8015fe4:	60fb      	str	r3, [r7, #12]
 8015fe6:	68fb      	ldr	r3, [r7, #12]
 8015fe8:	2b00      	cmp	r3, #0
 8015fea:	d1ef      	bne.n	8015fcc <tcp_process+0x724>
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	2200      	movs	r2, #0
 8015ff0:	60da      	str	r2, [r3, #12]
 8015ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8016070 <tcp_process+0x7c8>)
 8015ff4:	2201      	movs	r2, #1
 8015ff6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	220a      	movs	r2, #10
 8015ffc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8015ffe:	4b1d      	ldr	r3, [pc, #116]	@ (8016074 <tcp_process+0x7cc>)
 8016000:	681a      	ldr	r2, [r3, #0]
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	60da      	str	r2, [r3, #12]
 8016006:	4a1b      	ldr	r2, [pc, #108]	@ (8016074 <tcp_process+0x7cc>)
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	6013      	str	r3, [r2, #0]
 801600c:	f003 f89c 	bl	8019148 <tcp_timer_needed>
      }
      break;
 8016010:	e026      	b.n	8016060 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8016012:	6878      	ldr	r0, [r7, #4]
 8016014:	f000 f93c 	bl	8016290 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016018:	4b17      	ldr	r3, [pc, #92]	@ (8016078 <tcp_process+0x7d0>)
 801601a:	781b      	ldrb	r3, [r3, #0]
 801601c:	f003 0310 	and.w	r3, r3, #16
 8016020:	2b00      	cmp	r3, #0
 8016022:	d01f      	beq.n	8016064 <tcp_process+0x7bc>
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016028:	4b14      	ldr	r3, [pc, #80]	@ (801607c <tcp_process+0x7d4>)
 801602a:	681b      	ldr	r3, [r3, #0]
 801602c:	429a      	cmp	r2, r3
 801602e:	d119      	bne.n	8016064 <tcp_process+0x7bc>
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016034:	2b00      	cmp	r3, #0
 8016036:	d115      	bne.n	8016064 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016038:	4b11      	ldr	r3, [pc, #68]	@ (8016080 <tcp_process+0x7d8>)
 801603a:	781b      	ldrb	r3, [r3, #0]
 801603c:	f043 0310 	orr.w	r3, r3, #16
 8016040:	b2da      	uxtb	r2, r3
 8016042:	4b0f      	ldr	r3, [pc, #60]	@ (8016080 <tcp_process+0x7d8>)
 8016044:	701a      	strb	r2, [r3, #0]
      }
      break;
 8016046:	e00d      	b.n	8016064 <tcp_process+0x7bc>
    default:
      break;
 8016048:	bf00      	nop
 801604a:	e00c      	b.n	8016066 <tcp_process+0x7be>
      break;
 801604c:	bf00      	nop
 801604e:	e00a      	b.n	8016066 <tcp_process+0x7be>
      break;
 8016050:	bf00      	nop
 8016052:	e008      	b.n	8016066 <tcp_process+0x7be>
      break;
 8016054:	bf00      	nop
 8016056:	e006      	b.n	8016066 <tcp_process+0x7be>
      break;
 8016058:	bf00      	nop
 801605a:	e004      	b.n	8016066 <tcp_process+0x7be>
      break;
 801605c:	bf00      	nop
 801605e:	e002      	b.n	8016066 <tcp_process+0x7be>
      break;
 8016060:	bf00      	nop
 8016062:	e000      	b.n	8016066 <tcp_process+0x7be>
      break;
 8016064:	bf00      	nop
  }
  return ERR_OK;
 8016066:	2300      	movs	r3, #0
}
 8016068:	4618      	mov	r0, r3
 801606a:	3724      	adds	r7, #36	@ 0x24
 801606c:	46bd      	mov	sp, r7
 801606e:	bd90      	pop	{r4, r7, pc}
 8016070:	2000f354 	.word	0x2000f354
 8016074:	2000f350 	.word	0x2000f350
 8016078:	2000f384 	.word	0x2000f384
 801607c:	2000f37c 	.word	0x2000f37c
 8016080:	2000f385 	.word	0x2000f385
 8016084:	2000f34c 	.word	0x2000f34c

08016088 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8016088:	b590      	push	{r4, r7, lr}
 801608a:	b085      	sub	sp, #20
 801608c:	af00      	add	r7, sp, #0
 801608e:	6078      	str	r0, [r7, #4]
 8016090:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8016092:	687b      	ldr	r3, [r7, #4]
 8016094:	2b00      	cmp	r3, #0
 8016096:	d106      	bne.n	80160a6 <tcp_oos_insert_segment+0x1e>
 8016098:	4b3b      	ldr	r3, [pc, #236]	@ (8016188 <tcp_oos_insert_segment+0x100>)
 801609a:	f240 421f 	movw	r2, #1055	@ 0x41f
 801609e:	493b      	ldr	r1, [pc, #236]	@ (801618c <tcp_oos_insert_segment+0x104>)
 80160a0:	483b      	ldr	r0, [pc, #236]	@ (8016190 <tcp_oos_insert_segment+0x108>)
 80160a2:	f008 f9a7 	bl	801e3f4 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	68db      	ldr	r3, [r3, #12]
 80160aa:	899b      	ldrh	r3, [r3, #12]
 80160ac:	b29b      	uxth	r3, r3
 80160ae:	4618      	mov	r0, r3
 80160b0:	f7fa fe12 	bl	8010cd8 <lwip_htons>
 80160b4:	4603      	mov	r3, r0
 80160b6:	b2db      	uxtb	r3, r3
 80160b8:	f003 0301 	and.w	r3, r3, #1
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d028      	beq.n	8016112 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80160c0:	6838      	ldr	r0, [r7, #0]
 80160c2:	f7fe f995 	bl	80143f0 <tcp_segs_free>
    next = NULL;
 80160c6:	2300      	movs	r3, #0
 80160c8:	603b      	str	r3, [r7, #0]
 80160ca:	e056      	b.n	801617a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80160cc:	683b      	ldr	r3, [r7, #0]
 80160ce:	68db      	ldr	r3, [r3, #12]
 80160d0:	899b      	ldrh	r3, [r3, #12]
 80160d2:	b29b      	uxth	r3, r3
 80160d4:	4618      	mov	r0, r3
 80160d6:	f7fa fdff 	bl	8010cd8 <lwip_htons>
 80160da:	4603      	mov	r3, r0
 80160dc:	b2db      	uxtb	r3, r3
 80160de:	f003 0301 	and.w	r3, r3, #1
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d00d      	beq.n	8016102 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	68db      	ldr	r3, [r3, #12]
 80160ea:	899b      	ldrh	r3, [r3, #12]
 80160ec:	b29c      	uxth	r4, r3
 80160ee:	2001      	movs	r0, #1
 80160f0:	f7fa fdf2 	bl	8010cd8 <lwip_htons>
 80160f4:	4603      	mov	r3, r0
 80160f6:	461a      	mov	r2, r3
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	68db      	ldr	r3, [r3, #12]
 80160fc:	4322      	orrs	r2, r4
 80160fe:	b292      	uxth	r2, r2
 8016100:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8016102:	683b      	ldr	r3, [r7, #0]
 8016104:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8016106:	683b      	ldr	r3, [r7, #0]
 8016108:	681b      	ldr	r3, [r3, #0]
 801610a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801610c:	68f8      	ldr	r0, [r7, #12]
 801610e:	f7fe f984 	bl	801441a <tcp_seg_free>
    while (next &&
 8016112:	683b      	ldr	r3, [r7, #0]
 8016114:	2b00      	cmp	r3, #0
 8016116:	d00e      	beq.n	8016136 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	891b      	ldrh	r3, [r3, #8]
 801611c:	461a      	mov	r2, r3
 801611e:	4b1d      	ldr	r3, [pc, #116]	@ (8016194 <tcp_oos_insert_segment+0x10c>)
 8016120:	681b      	ldr	r3, [r3, #0]
 8016122:	441a      	add	r2, r3
 8016124:	683b      	ldr	r3, [r7, #0]
 8016126:	68db      	ldr	r3, [r3, #12]
 8016128:	685b      	ldr	r3, [r3, #4]
 801612a:	6839      	ldr	r1, [r7, #0]
 801612c:	8909      	ldrh	r1, [r1, #8]
 801612e:	440b      	add	r3, r1
 8016130:	1ad3      	subs	r3, r2, r3
    while (next &&
 8016132:	2b00      	cmp	r3, #0
 8016134:	daca      	bge.n	80160cc <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8016136:	683b      	ldr	r3, [r7, #0]
 8016138:	2b00      	cmp	r3, #0
 801613a:	d01e      	beq.n	801617a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	891b      	ldrh	r3, [r3, #8]
 8016140:	461a      	mov	r2, r3
 8016142:	4b14      	ldr	r3, [pc, #80]	@ (8016194 <tcp_oos_insert_segment+0x10c>)
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	441a      	add	r2, r3
 8016148:	683b      	ldr	r3, [r7, #0]
 801614a:	68db      	ldr	r3, [r3, #12]
 801614c:	685b      	ldr	r3, [r3, #4]
 801614e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8016150:	2b00      	cmp	r3, #0
 8016152:	dd12      	ble.n	801617a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8016154:	683b      	ldr	r3, [r7, #0]
 8016156:	68db      	ldr	r3, [r3, #12]
 8016158:	685b      	ldr	r3, [r3, #4]
 801615a:	b29a      	uxth	r2, r3
 801615c:	4b0d      	ldr	r3, [pc, #52]	@ (8016194 <tcp_oos_insert_segment+0x10c>)
 801615e:	681b      	ldr	r3, [r3, #0]
 8016160:	b29b      	uxth	r3, r3
 8016162:	1ad3      	subs	r3, r2, r3
 8016164:	b29a      	uxth	r2, r3
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	685a      	ldr	r2, [r3, #4]
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	891b      	ldrh	r3, [r3, #8]
 8016172:	4619      	mov	r1, r3
 8016174:	4610      	mov	r0, r2
 8016176:	f7fc f853 	bl	8012220 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	683a      	ldr	r2, [r7, #0]
 801617e:	601a      	str	r2, [r3, #0]
}
 8016180:	bf00      	nop
 8016182:	3714      	adds	r7, #20
 8016184:	46bd      	mov	sp, r7
 8016186:	bd90      	pop	{r4, r7, pc}
 8016188:	08023480 	.word	0x08023480
 801618c:	08023740 	.word	0x08023740
 8016190:	080234cc 	.word	0x080234cc
 8016194:	2000f378 	.word	0x2000f378

08016198 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8016198:	b5b0      	push	{r4, r5, r7, lr}
 801619a:	b086      	sub	sp, #24
 801619c:	af00      	add	r7, sp, #0
 801619e:	60f8      	str	r0, [r7, #12]
 80161a0:	60b9      	str	r1, [r7, #8]
 80161a2:	607a      	str	r2, [r7, #4]
 80161a4:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80161a6:	e03e      	b.n	8016226 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80161a8:	68bb      	ldr	r3, [r7, #8]
 80161aa:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80161ac:	68bb      	ldr	r3, [r7, #8]
 80161ae:	681b      	ldr	r3, [r3, #0]
 80161b0:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80161b2:	697b      	ldr	r3, [r7, #20]
 80161b4:	685b      	ldr	r3, [r3, #4]
 80161b6:	4618      	mov	r0, r3
 80161b8:	f7fc fa78 	bl	80126ac <pbuf_clen>
 80161bc:	4603      	mov	r3, r0
 80161be:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80161c0:	68fb      	ldr	r3, [r7, #12]
 80161c2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80161c6:	8a7a      	ldrh	r2, [r7, #18]
 80161c8:	429a      	cmp	r2, r3
 80161ca:	d906      	bls.n	80161da <tcp_free_acked_segments+0x42>
 80161cc:	4b2a      	ldr	r3, [pc, #168]	@ (8016278 <tcp_free_acked_segments+0xe0>)
 80161ce:	f240 4257 	movw	r2, #1111	@ 0x457
 80161d2:	492a      	ldr	r1, [pc, #168]	@ (801627c <tcp_free_acked_segments+0xe4>)
 80161d4:	482a      	ldr	r0, [pc, #168]	@ (8016280 <tcp_free_acked_segments+0xe8>)
 80161d6:	f008 f90d 	bl	801e3f4 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80161da:	68fb      	ldr	r3, [r7, #12]
 80161dc:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 80161e0:	8a7b      	ldrh	r3, [r7, #18]
 80161e2:	1ad3      	subs	r3, r2, r3
 80161e4:	b29a      	uxth	r2, r3
 80161e6:	68fb      	ldr	r3, [r7, #12]
 80161e8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80161ec:	697b      	ldr	r3, [r7, #20]
 80161ee:	891a      	ldrh	r2, [r3, #8]
 80161f0:	4b24      	ldr	r3, [pc, #144]	@ (8016284 <tcp_free_acked_segments+0xec>)
 80161f2:	881b      	ldrh	r3, [r3, #0]
 80161f4:	4413      	add	r3, r2
 80161f6:	b29a      	uxth	r2, r3
 80161f8:	4b22      	ldr	r3, [pc, #136]	@ (8016284 <tcp_free_acked_segments+0xec>)
 80161fa:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80161fc:	6978      	ldr	r0, [r7, #20]
 80161fe:	f7fe f90c 	bl	801441a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8016202:	68fb      	ldr	r3, [r7, #12]
 8016204:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016208:	2b00      	cmp	r3, #0
 801620a:	d00c      	beq.n	8016226 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801620c:	68bb      	ldr	r3, [r7, #8]
 801620e:	2b00      	cmp	r3, #0
 8016210:	d109      	bne.n	8016226 <tcp_free_acked_segments+0x8e>
 8016212:	683b      	ldr	r3, [r7, #0]
 8016214:	2b00      	cmp	r3, #0
 8016216:	d106      	bne.n	8016226 <tcp_free_acked_segments+0x8e>
 8016218:	4b17      	ldr	r3, [pc, #92]	@ (8016278 <tcp_free_acked_segments+0xe0>)
 801621a:	f240 4261 	movw	r2, #1121	@ 0x461
 801621e:	491a      	ldr	r1, [pc, #104]	@ (8016288 <tcp_free_acked_segments+0xf0>)
 8016220:	4817      	ldr	r0, [pc, #92]	@ (8016280 <tcp_free_acked_segments+0xe8>)
 8016222:	f008 f8e7 	bl	801e3f4 <iprintf>
  while (seg_list != NULL &&
 8016226:	68bb      	ldr	r3, [r7, #8]
 8016228:	2b00      	cmp	r3, #0
 801622a:	d020      	beq.n	801626e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801622c:	68bb      	ldr	r3, [r7, #8]
 801622e:	68db      	ldr	r3, [r3, #12]
 8016230:	685b      	ldr	r3, [r3, #4]
 8016232:	4618      	mov	r0, r3
 8016234:	f7fa fd66 	bl	8010d04 <lwip_htonl>
 8016238:	4604      	mov	r4, r0
 801623a:	68bb      	ldr	r3, [r7, #8]
 801623c:	891b      	ldrh	r3, [r3, #8]
 801623e:	461d      	mov	r5, r3
 8016240:	68bb      	ldr	r3, [r7, #8]
 8016242:	68db      	ldr	r3, [r3, #12]
 8016244:	899b      	ldrh	r3, [r3, #12]
 8016246:	b29b      	uxth	r3, r3
 8016248:	4618      	mov	r0, r3
 801624a:	f7fa fd45 	bl	8010cd8 <lwip_htons>
 801624e:	4603      	mov	r3, r0
 8016250:	b2db      	uxtb	r3, r3
 8016252:	f003 0303 	and.w	r3, r3, #3
 8016256:	2b00      	cmp	r3, #0
 8016258:	d001      	beq.n	801625e <tcp_free_acked_segments+0xc6>
 801625a:	2301      	movs	r3, #1
 801625c:	e000      	b.n	8016260 <tcp_free_acked_segments+0xc8>
 801625e:	2300      	movs	r3, #0
 8016260:	442b      	add	r3, r5
 8016262:	18e2      	adds	r2, r4, r3
 8016264:	4b09      	ldr	r3, [pc, #36]	@ (801628c <tcp_free_acked_segments+0xf4>)
 8016266:	681b      	ldr	r3, [r3, #0]
 8016268:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801626a:	2b00      	cmp	r3, #0
 801626c:	dd9c      	ble.n	80161a8 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801626e:	68bb      	ldr	r3, [r7, #8]
}
 8016270:	4618      	mov	r0, r3
 8016272:	3718      	adds	r7, #24
 8016274:	46bd      	mov	sp, r7
 8016276:	bdb0      	pop	{r4, r5, r7, pc}
 8016278:	08023480 	.word	0x08023480
 801627c:	08023768 	.word	0x08023768
 8016280:	080234cc 	.word	0x080234cc
 8016284:	2000f380 	.word	0x2000f380
 8016288:	08023790 	.word	0x08023790
 801628c:	2000f37c 	.word	0x2000f37c

08016290 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8016290:	b5b0      	push	{r4, r5, r7, lr}
 8016292:	b094      	sub	sp, #80	@ 0x50
 8016294:	af00      	add	r7, sp, #0
 8016296:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8016298:	2300      	movs	r3, #0
 801629a:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d106      	bne.n	80162b0 <tcp_receive+0x20>
 80162a2:	4b91      	ldr	r3, [pc, #580]	@ (80164e8 <tcp_receive+0x258>)
 80162a4:	f240 427b 	movw	r2, #1147	@ 0x47b
 80162a8:	4990      	ldr	r1, [pc, #576]	@ (80164ec <tcp_receive+0x25c>)
 80162aa:	4891      	ldr	r0, [pc, #580]	@ (80164f0 <tcp_receive+0x260>)
 80162ac:	f008 f8a2 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	7d1b      	ldrb	r3, [r3, #20]
 80162b4:	2b03      	cmp	r3, #3
 80162b6:	d806      	bhi.n	80162c6 <tcp_receive+0x36>
 80162b8:	4b8b      	ldr	r3, [pc, #556]	@ (80164e8 <tcp_receive+0x258>)
 80162ba:	f240 427c 	movw	r2, #1148	@ 0x47c
 80162be:	498d      	ldr	r1, [pc, #564]	@ (80164f4 <tcp_receive+0x264>)
 80162c0:	488b      	ldr	r0, [pc, #556]	@ (80164f0 <tcp_receive+0x260>)
 80162c2:	f008 f897 	bl	801e3f4 <iprintf>

  if (flags & TCP_ACK) {
 80162c6:	4b8c      	ldr	r3, [pc, #560]	@ (80164f8 <tcp_receive+0x268>)
 80162c8:	781b      	ldrb	r3, [r3, #0]
 80162ca:	f003 0310 	and.w	r3, r3, #16
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	f000 8264 	beq.w	801679c <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80162d4:	687b      	ldr	r3, [r7, #4]
 80162d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80162da:	461a      	mov	r2, r3
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80162e0:	4413      	add	r3, r2
 80162e2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80162e8:	4b84      	ldr	r3, [pc, #528]	@ (80164fc <tcp_receive+0x26c>)
 80162ea:	681b      	ldr	r3, [r3, #0]
 80162ec:	1ad3      	subs	r3, r2, r3
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	db1b      	blt.n	801632a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80162f2:	687b      	ldr	r3, [r7, #4]
 80162f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80162f6:	4b81      	ldr	r3, [pc, #516]	@ (80164fc <tcp_receive+0x26c>)
 80162f8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80162fa:	429a      	cmp	r2, r3
 80162fc:	d106      	bne.n	801630c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016302:	4b7f      	ldr	r3, [pc, #508]	@ (8016500 <tcp_receive+0x270>)
 8016304:	681b      	ldr	r3, [r3, #0]
 8016306:	1ad3      	subs	r3, r2, r3
 8016308:	2b00      	cmp	r3, #0
 801630a:	db0e      	blt.n	801632a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016310:	4b7b      	ldr	r3, [pc, #492]	@ (8016500 <tcp_receive+0x270>)
 8016312:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016314:	429a      	cmp	r2, r3
 8016316:	d125      	bne.n	8016364 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016318:	4b7a      	ldr	r3, [pc, #488]	@ (8016504 <tcp_receive+0x274>)
 801631a:	681b      	ldr	r3, [r3, #0]
 801631c:	89db      	ldrh	r3, [r3, #14]
 801631e:	b29a      	uxth	r2, r3
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016326:	429a      	cmp	r2, r3
 8016328:	d91c      	bls.n	8016364 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801632a:	4b76      	ldr	r3, [pc, #472]	@ (8016504 <tcp_receive+0x274>)
 801632c:	681b      	ldr	r3, [r3, #0]
 801632e:	89db      	ldrh	r3, [r3, #14]
 8016330:	b29a      	uxth	r2, r3
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016344:	429a      	cmp	r2, r3
 8016346:	d205      	bcs.n	8016354 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8016354:	4b69      	ldr	r3, [pc, #420]	@ (80164fc <tcp_receive+0x26c>)
 8016356:	681a      	ldr	r2, [r3, #0]
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 801635c:	4b68      	ldr	r3, [pc, #416]	@ (8016500 <tcp_receive+0x270>)
 801635e:	681a      	ldr	r2, [r3, #0]
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8016364:	4b66      	ldr	r3, [pc, #408]	@ (8016500 <tcp_receive+0x270>)
 8016366:	681a      	ldr	r2, [r3, #0]
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801636c:	1ad3      	subs	r3, r2, r3
 801636e:	2b00      	cmp	r3, #0
 8016370:	dc58      	bgt.n	8016424 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8016372:	4b65      	ldr	r3, [pc, #404]	@ (8016508 <tcp_receive+0x278>)
 8016374:	881b      	ldrh	r3, [r3, #0]
 8016376:	2b00      	cmp	r3, #0
 8016378:	d14b      	bne.n	8016412 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801637e:	687a      	ldr	r2, [r7, #4]
 8016380:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8016384:	4413      	add	r3, r2
 8016386:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016388:	429a      	cmp	r2, r3
 801638a:	d142      	bne.n	8016412 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016392:	2b00      	cmp	r3, #0
 8016394:	db3d      	blt.n	8016412 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801639a:	4b59      	ldr	r3, [pc, #356]	@ (8016500 <tcp_receive+0x270>)
 801639c:	681b      	ldr	r3, [r3, #0]
 801639e:	429a      	cmp	r2, r3
 80163a0:	d137      	bne.n	8016412 <tcp_receive+0x182>
              found_dupack = 1;
 80163a2:	2301      	movs	r3, #1
 80163a4:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80163ac:	2bff      	cmp	r3, #255	@ 0xff
 80163ae:	d007      	beq.n	80163c0 <tcp_receive+0x130>
                ++pcb->dupacks;
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80163b6:	3301      	adds	r3, #1
 80163b8:	b2da      	uxtb	r2, r3
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80163c6:	2b03      	cmp	r3, #3
 80163c8:	d91b      	bls.n	8016402 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80163ca:	687b      	ldr	r3, [r7, #4]
 80163cc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80163d4:	4413      	add	r3, r2
 80163d6:	b29a      	uxth	r2, r3
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80163de:	429a      	cmp	r2, r3
 80163e0:	d30a      	bcc.n	80163f8 <tcp_receive+0x168>
 80163e2:	687b      	ldr	r3, [r7, #4]
 80163e4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80163ec:	4413      	add	r3, r2
 80163ee:	b29a      	uxth	r2, r3
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80163f6:	e004      	b.n	8016402 <tcp_receive+0x172>
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80163fe:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016408:	2b02      	cmp	r3, #2
 801640a:	d902      	bls.n	8016412 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801640c:	6878      	ldr	r0, [r7, #4]
 801640e:	f002 fb3f 	bl	8018a90 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8016412:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016414:	2b00      	cmp	r3, #0
 8016416:	f040 8161 	bne.w	80166dc <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	2200      	movs	r2, #0
 801641e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016422:	e15b      	b.n	80166dc <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016424:	4b36      	ldr	r3, [pc, #216]	@ (8016500 <tcp_receive+0x270>)
 8016426:	681a      	ldr	r2, [r3, #0]
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801642c:	1ad3      	subs	r3, r2, r3
 801642e:	3b01      	subs	r3, #1
 8016430:	2b00      	cmp	r3, #0
 8016432:	f2c0 814e 	blt.w	80166d2 <tcp_receive+0x442>
 8016436:	4b32      	ldr	r3, [pc, #200]	@ (8016500 <tcp_receive+0x270>)
 8016438:	681a      	ldr	r2, [r3, #0]
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801643e:	1ad3      	subs	r3, r2, r3
 8016440:	2b00      	cmp	r3, #0
 8016442:	f300 8146 	bgt.w	80166d2 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	8b5b      	ldrh	r3, [r3, #26]
 801644a:	f003 0304 	and.w	r3, r3, #4
 801644e:	2b00      	cmp	r3, #0
 8016450:	d010      	beq.n	8016474 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	8b5b      	ldrh	r3, [r3, #26]
 8016456:	f023 0304 	bic.w	r3, r3, #4
 801645a:	b29a      	uxth	r2, r3
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	2200      	movs	r2, #0
 8016470:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	2200      	movs	r2, #0
 8016478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016482:	10db      	asrs	r3, r3, #3
 8016484:	b21b      	sxth	r3, r3
 8016486:	b29a      	uxth	r2, r3
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801648e:	b29b      	uxth	r3, r3
 8016490:	4413      	add	r3, r2
 8016492:	b29b      	uxth	r3, r3
 8016494:	b21a      	sxth	r2, r3
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801649c:	4b18      	ldr	r3, [pc, #96]	@ (8016500 <tcp_receive+0x270>)
 801649e:	681b      	ldr	r3, [r3, #0]
 80164a0:	b29a      	uxth	r2, r3
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80164a6:	b29b      	uxth	r3, r3
 80164a8:	1ad3      	subs	r3, r2, r3
 80164aa:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	2200      	movs	r2, #0
 80164b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 80164b4:	4b12      	ldr	r3, [pc, #72]	@ (8016500 <tcp_receive+0x270>)
 80164b6:	681a      	ldr	r2, [r3, #0]
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	7d1b      	ldrb	r3, [r3, #20]
 80164c0:	2b03      	cmp	r3, #3
 80164c2:	f240 8097 	bls.w	80165f4 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80164d2:	429a      	cmp	r2, r3
 80164d4:	d245      	bcs.n	8016562 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	8b5b      	ldrh	r3, [r3, #26]
 80164da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d014      	beq.n	801650c <tcp_receive+0x27c>
 80164e2:	2301      	movs	r3, #1
 80164e4:	e013      	b.n	801650e <tcp_receive+0x27e>
 80164e6:	bf00      	nop
 80164e8:	08023480 	.word	0x08023480
 80164ec:	080237b0 	.word	0x080237b0
 80164f0:	080234cc 	.word	0x080234cc
 80164f4:	080237cc 	.word	0x080237cc
 80164f8:	2000f384 	.word	0x2000f384
 80164fc:	2000f378 	.word	0x2000f378
 8016500:	2000f37c 	.word	0x2000f37c
 8016504:	2000f368 	.word	0x2000f368
 8016508:	2000f382 	.word	0x2000f382
 801650c:	2302      	movs	r3, #2
 801650e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8016512:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8016516:	b29a      	uxth	r2, r3
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801651c:	fb12 f303 	smulbb	r3, r2, r3
 8016520:	b29b      	uxth	r3, r3
 8016522:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016524:	4293      	cmp	r3, r2
 8016526:	bf28      	it	cs
 8016528:	4613      	movcs	r3, r2
 801652a:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016532:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016534:	4413      	add	r3, r2
 8016536:	b29a      	uxth	r2, r3
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801653e:	429a      	cmp	r2, r3
 8016540:	d309      	bcc.n	8016556 <tcp_receive+0x2c6>
 8016542:	687b      	ldr	r3, [r7, #4]
 8016544:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016548:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801654a:	4413      	add	r3, r2
 801654c:	b29a      	uxth	r2, r3
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8016554:	e04e      	b.n	80165f4 <tcp_receive+0x364>
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801655c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8016560:	e048      	b.n	80165f4 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8016562:	687b      	ldr	r3, [r7, #4]
 8016564:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8016568:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801656a:	4413      	add	r3, r2
 801656c:	b29a      	uxth	r2, r3
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8016574:	429a      	cmp	r2, r3
 8016576:	d309      	bcc.n	801658c <tcp_receive+0x2fc>
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801657e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016580:	4413      	add	r3, r2
 8016582:	b29a      	uxth	r2, r3
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801658a:	e004      	b.n	8016596 <tcp_receive+0x306>
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016592:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80165a2:	429a      	cmp	r2, r3
 80165a4:	d326      	bcc.n	80165f4 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80165b2:	1ad3      	subs	r3, r2, r3
 80165b4:	b29a      	uxth	r2, r3
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80165c6:	4413      	add	r3, r2
 80165c8:	b29a      	uxth	r2, r3
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80165d0:	429a      	cmp	r2, r3
 80165d2:	d30a      	bcc.n	80165ea <tcp_receive+0x35a>
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80165de:	4413      	add	r3, r2
 80165e0:	b29a      	uxth	r2, r3
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80165e8:	e004      	b.n	80165f4 <tcp_receive+0x364>
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80165f0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80165fc:	4a98      	ldr	r2, [pc, #608]	@ (8016860 <tcp_receive+0x5d0>)
 80165fe:	6878      	ldr	r0, [r7, #4]
 8016600:	f7ff fdca 	bl	8016198 <tcp_free_acked_segments>
 8016604:	4602      	mov	r2, r0
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016612:	4a94      	ldr	r2, [pc, #592]	@ (8016864 <tcp_receive+0x5d4>)
 8016614:	6878      	ldr	r0, [r7, #4]
 8016616:	f7ff fdbf 	bl	8016198 <tcp_free_acked_segments>
 801661a:	4602      	mov	r2, r0
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016624:	2b00      	cmp	r3, #0
 8016626:	d104      	bne.n	8016632 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8016628:	687b      	ldr	r3, [r7, #4]
 801662a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801662e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8016630:	e002      	b.n	8016638 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	2200      	movs	r2, #0
 8016636:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	2200      	movs	r2, #0
 801663c:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016642:	2b00      	cmp	r3, #0
 8016644:	d103      	bne.n	801664e <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	2200      	movs	r2, #0
 801664a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8016654:	4b84      	ldr	r3, [pc, #528]	@ (8016868 <tcp_receive+0x5d8>)
 8016656:	881b      	ldrh	r3, [r3, #0]
 8016658:	4413      	add	r3, r2
 801665a:	b29a      	uxth	r2, r3
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	8b5b      	ldrh	r3, [r3, #26]
 8016666:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801666a:	2b00      	cmp	r3, #0
 801666c:	d035      	beq.n	80166da <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016672:	2b00      	cmp	r3, #0
 8016674:	d118      	bne.n	80166a8 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801667a:	2b00      	cmp	r3, #0
 801667c:	d00c      	beq.n	8016698 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016686:	68db      	ldr	r3, [r3, #12]
 8016688:	685b      	ldr	r3, [r3, #4]
 801668a:	4618      	mov	r0, r3
 801668c:	f7fa fb3a 	bl	8010d04 <lwip_htonl>
 8016690:	4603      	mov	r3, r0
 8016692:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8016694:	2b00      	cmp	r3, #0
 8016696:	dc20      	bgt.n	80166da <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	8b5b      	ldrh	r3, [r3, #26]
 801669c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80166a0:	b29a      	uxth	r2, r3
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80166a6:	e018      	b.n	80166da <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80166a8:	687b      	ldr	r3, [r7, #4]
 80166aa:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80166b0:	68db      	ldr	r3, [r3, #12]
 80166b2:	685b      	ldr	r3, [r3, #4]
 80166b4:	4618      	mov	r0, r3
 80166b6:	f7fa fb25 	bl	8010d04 <lwip_htonl>
 80166ba:	4603      	mov	r3, r0
 80166bc:	1ae3      	subs	r3, r4, r3
 80166be:	2b00      	cmp	r3, #0
 80166c0:	dc0b      	bgt.n	80166da <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 80166c2:	687b      	ldr	r3, [r7, #4]
 80166c4:	8b5b      	ldrh	r3, [r3, #26]
 80166c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80166ca:	b29a      	uxth	r2, r3
 80166cc:	687b      	ldr	r3, [r7, #4]
 80166ce:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80166d0:	e003      	b.n	80166da <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80166d2:	6878      	ldr	r0, [r7, #4]
 80166d4:	f002 fbc8 	bl	8018e68 <tcp_send_empty_ack>
 80166d8:	e000      	b.n	80166dc <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80166da:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80166dc:	687b      	ldr	r3, [r7, #4]
 80166de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d05b      	beq.n	801679c <tcp_receive+0x50c>
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80166e8:	4b60      	ldr	r3, [pc, #384]	@ (801686c <tcp_receive+0x5dc>)
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	1ad3      	subs	r3, r2, r3
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	da54      	bge.n	801679c <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80166f2:	4b5f      	ldr	r3, [pc, #380]	@ (8016870 <tcp_receive+0x5e0>)
 80166f4:	681b      	ldr	r3, [r3, #0]
 80166f6:	b29a      	uxth	r2, r3
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80166fc:	b29b      	uxth	r3, r3
 80166fe:	1ad3      	subs	r3, r2, r3
 8016700:	b29b      	uxth	r3, r3
 8016702:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8016706:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016710:	10db      	asrs	r3, r3, #3
 8016712:	b21b      	sxth	r3, r3
 8016714:	b29b      	uxth	r3, r3
 8016716:	1ad3      	subs	r3, r2, r3
 8016718:	b29b      	uxth	r3, r3
 801671a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016724:	b29a      	uxth	r2, r3
 8016726:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801672a:	4413      	add	r3, r2
 801672c:	b29b      	uxth	r3, r3
 801672e:	b21a      	sxth	r2, r3
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8016734:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8016738:	2b00      	cmp	r3, #0
 801673a:	da05      	bge.n	8016748 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 801673c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8016740:	425b      	negs	r3, r3
 8016742:	b29b      	uxth	r3, r3
 8016744:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8016748:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016752:	109b      	asrs	r3, r3, #2
 8016754:	b21b      	sxth	r3, r3
 8016756:	b29b      	uxth	r3, r3
 8016758:	1ad3      	subs	r3, r2, r3
 801675a:	b29b      	uxth	r3, r3
 801675c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8016760:	687b      	ldr	r3, [r7, #4]
 8016762:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016766:	b29a      	uxth	r2, r3
 8016768:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801676c:	4413      	add	r3, r2
 801676e:	b29b      	uxth	r3, r3
 8016770:	b21a      	sxth	r2, r3
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801677c:	10db      	asrs	r3, r3, #3
 801677e:	b21b      	sxth	r3, r3
 8016780:	b29a      	uxth	r2, r3
 8016782:	687b      	ldr	r3, [r7, #4]
 8016784:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016788:	b29b      	uxth	r3, r3
 801678a:	4413      	add	r3, r2
 801678c:	b29b      	uxth	r3, r3
 801678e:	b21a      	sxth	r2, r3
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	2200      	movs	r2, #0
 801679a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801679c:	4b35      	ldr	r3, [pc, #212]	@ (8016874 <tcp_receive+0x5e4>)
 801679e:	881b      	ldrh	r3, [r3, #0]
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	f000 84df 	beq.w	8017164 <tcp_receive+0xed4>
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	7d1b      	ldrb	r3, [r3, #20]
 80167aa:	2b06      	cmp	r3, #6
 80167ac:	f200 84da 	bhi.w	8017164 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80167b4:	4b30      	ldr	r3, [pc, #192]	@ (8016878 <tcp_receive+0x5e8>)
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	1ad3      	subs	r3, r2, r3
 80167ba:	3b01      	subs	r3, #1
 80167bc:	2b00      	cmp	r3, #0
 80167be:	f2c0 808f 	blt.w	80168e0 <tcp_receive+0x650>
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80167c6:	4b2b      	ldr	r3, [pc, #172]	@ (8016874 <tcp_receive+0x5e4>)
 80167c8:	881b      	ldrh	r3, [r3, #0]
 80167ca:	4619      	mov	r1, r3
 80167cc:	4b2a      	ldr	r3, [pc, #168]	@ (8016878 <tcp_receive+0x5e8>)
 80167ce:	681b      	ldr	r3, [r3, #0]
 80167d0:	440b      	add	r3, r1
 80167d2:	1ad3      	subs	r3, r2, r3
 80167d4:	3301      	adds	r3, #1
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	f300 8082 	bgt.w	80168e0 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80167dc:	4b27      	ldr	r3, [pc, #156]	@ (801687c <tcp_receive+0x5ec>)
 80167de:	685b      	ldr	r3, [r3, #4]
 80167e0:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80167e2:	687b      	ldr	r3, [r7, #4]
 80167e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80167e6:	4b24      	ldr	r3, [pc, #144]	@ (8016878 <tcp_receive+0x5e8>)
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	1ad3      	subs	r3, r2, r3
 80167ec:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80167ee:	4b23      	ldr	r3, [pc, #140]	@ (801687c <tcp_receive+0x5ec>)
 80167f0:	685b      	ldr	r3, [r3, #4]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d106      	bne.n	8016804 <tcp_receive+0x574>
 80167f6:	4b22      	ldr	r3, [pc, #136]	@ (8016880 <tcp_receive+0x5f0>)
 80167f8:	f240 5294 	movw	r2, #1428	@ 0x594
 80167fc:	4921      	ldr	r1, [pc, #132]	@ (8016884 <tcp_receive+0x5f4>)
 80167fe:	4822      	ldr	r0, [pc, #136]	@ (8016888 <tcp_receive+0x5f8>)
 8016800:	f007 fdf8 	bl	801e3f4 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8016804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016806:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801680a:	4293      	cmp	r3, r2
 801680c:	d906      	bls.n	801681c <tcp_receive+0x58c>
 801680e:	4b1c      	ldr	r3, [pc, #112]	@ (8016880 <tcp_receive+0x5f0>)
 8016810:	f240 5295 	movw	r2, #1429	@ 0x595
 8016814:	491d      	ldr	r1, [pc, #116]	@ (801688c <tcp_receive+0x5fc>)
 8016816:	481c      	ldr	r0, [pc, #112]	@ (8016888 <tcp_receive+0x5f8>)
 8016818:	f007 fdec 	bl	801e3f4 <iprintf>
      off = (u16_t)off32;
 801681c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801681e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8016822:	4b16      	ldr	r3, [pc, #88]	@ (801687c <tcp_receive+0x5ec>)
 8016824:	685b      	ldr	r3, [r3, #4]
 8016826:	891b      	ldrh	r3, [r3, #8]
 8016828:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801682c:	429a      	cmp	r2, r3
 801682e:	d906      	bls.n	801683e <tcp_receive+0x5ae>
 8016830:	4b13      	ldr	r3, [pc, #76]	@ (8016880 <tcp_receive+0x5f0>)
 8016832:	f240 5297 	movw	r2, #1431	@ 0x597
 8016836:	4916      	ldr	r1, [pc, #88]	@ (8016890 <tcp_receive+0x600>)
 8016838:	4813      	ldr	r0, [pc, #76]	@ (8016888 <tcp_receive+0x5f8>)
 801683a:	f007 fddb 	bl	801e3f4 <iprintf>
      inseg.len -= off;
 801683e:	4b0f      	ldr	r3, [pc, #60]	@ (801687c <tcp_receive+0x5ec>)
 8016840:	891a      	ldrh	r2, [r3, #8]
 8016842:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016846:	1ad3      	subs	r3, r2, r3
 8016848:	b29a      	uxth	r2, r3
 801684a:	4b0c      	ldr	r3, [pc, #48]	@ (801687c <tcp_receive+0x5ec>)
 801684c:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801684e:	4b0b      	ldr	r3, [pc, #44]	@ (801687c <tcp_receive+0x5ec>)
 8016850:	685b      	ldr	r3, [r3, #4]
 8016852:	891a      	ldrh	r2, [r3, #8]
 8016854:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016858:	1ad3      	subs	r3, r2, r3
 801685a:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 801685c:	e02a      	b.n	80168b4 <tcp_receive+0x624>
 801685e:	bf00      	nop
 8016860:	080237e8 	.word	0x080237e8
 8016864:	080237f0 	.word	0x080237f0
 8016868:	2000f380 	.word	0x2000f380
 801686c:	2000f37c 	.word	0x2000f37c
 8016870:	2000f340 	.word	0x2000f340
 8016874:	2000f382 	.word	0x2000f382
 8016878:	2000f378 	.word	0x2000f378
 801687c:	2000f358 	.word	0x2000f358
 8016880:	08023480 	.word	0x08023480
 8016884:	080237f8 	.word	0x080237f8
 8016888:	080234cc 	.word	0x080234cc
 801688c:	08023808 	.word	0x08023808
 8016890:	08023818 	.word	0x08023818
        off -= p->len;
 8016894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016896:	895b      	ldrh	r3, [r3, #10]
 8016898:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801689c:	1ad3      	subs	r3, r2, r3
 801689e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80168a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80168a4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80168a6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80168a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80168aa:	2200      	movs	r2, #0
 80168ac:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80168ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 80168b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80168b6:	895b      	ldrh	r3, [r3, #10]
 80168b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80168bc:	429a      	cmp	r2, r3
 80168be:	d8e9      	bhi.n	8016894 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80168c0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80168c4:	4619      	mov	r1, r3
 80168c6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80168c8:	f7fb fdaa 	bl	8012420 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168d0:	4a90      	ldr	r2, [pc, #576]	@ (8016b14 <tcp_receive+0x884>)
 80168d2:	6013      	str	r3, [r2, #0]
 80168d4:	4b90      	ldr	r3, [pc, #576]	@ (8016b18 <tcp_receive+0x888>)
 80168d6:	68db      	ldr	r3, [r3, #12]
 80168d8:	4a8e      	ldr	r2, [pc, #568]	@ (8016b14 <tcp_receive+0x884>)
 80168da:	6812      	ldr	r2, [r2, #0]
 80168dc:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80168de:	e00d      	b.n	80168fc <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80168e0:	4b8c      	ldr	r3, [pc, #560]	@ (8016b14 <tcp_receive+0x884>)
 80168e2:	681a      	ldr	r2, [r3, #0]
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168e8:	1ad3      	subs	r3, r2, r3
 80168ea:	2b00      	cmp	r3, #0
 80168ec:	da06      	bge.n	80168fc <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	8b5b      	ldrh	r3, [r3, #26]
 80168f2:	f043 0302 	orr.w	r3, r3, #2
 80168f6:	b29a      	uxth	r2, r3
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80168fc:	4b85      	ldr	r3, [pc, #532]	@ (8016b14 <tcp_receive+0x884>)
 80168fe:	681a      	ldr	r2, [r3, #0]
 8016900:	687b      	ldr	r3, [r7, #4]
 8016902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016904:	1ad3      	subs	r3, r2, r3
 8016906:	2b00      	cmp	r3, #0
 8016908:	f2c0 8427 	blt.w	801715a <tcp_receive+0xeca>
 801690c:	4b81      	ldr	r3, [pc, #516]	@ (8016b14 <tcp_receive+0x884>)
 801690e:	681a      	ldr	r2, [r3, #0]
 8016910:	687b      	ldr	r3, [r7, #4]
 8016912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016914:	6879      	ldr	r1, [r7, #4]
 8016916:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016918:	440b      	add	r3, r1
 801691a:	1ad3      	subs	r3, r2, r3
 801691c:	3301      	adds	r3, #1
 801691e:	2b00      	cmp	r3, #0
 8016920:	f300 841b 	bgt.w	801715a <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016928:	4b7a      	ldr	r3, [pc, #488]	@ (8016b14 <tcp_receive+0x884>)
 801692a:	681b      	ldr	r3, [r3, #0]
 801692c:	429a      	cmp	r2, r3
 801692e:	f040 8298 	bne.w	8016e62 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8016932:	4b79      	ldr	r3, [pc, #484]	@ (8016b18 <tcp_receive+0x888>)
 8016934:	891c      	ldrh	r4, [r3, #8]
 8016936:	4b78      	ldr	r3, [pc, #480]	@ (8016b18 <tcp_receive+0x888>)
 8016938:	68db      	ldr	r3, [r3, #12]
 801693a:	899b      	ldrh	r3, [r3, #12]
 801693c:	b29b      	uxth	r3, r3
 801693e:	4618      	mov	r0, r3
 8016940:	f7fa f9ca 	bl	8010cd8 <lwip_htons>
 8016944:	4603      	mov	r3, r0
 8016946:	b2db      	uxtb	r3, r3
 8016948:	f003 0303 	and.w	r3, r3, #3
 801694c:	2b00      	cmp	r3, #0
 801694e:	d001      	beq.n	8016954 <tcp_receive+0x6c4>
 8016950:	2301      	movs	r3, #1
 8016952:	e000      	b.n	8016956 <tcp_receive+0x6c6>
 8016954:	2300      	movs	r3, #0
 8016956:	4423      	add	r3, r4
 8016958:	b29a      	uxth	r2, r3
 801695a:	4b70      	ldr	r3, [pc, #448]	@ (8016b1c <tcp_receive+0x88c>)
 801695c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016962:	4b6e      	ldr	r3, [pc, #440]	@ (8016b1c <tcp_receive+0x88c>)
 8016964:	881b      	ldrh	r3, [r3, #0]
 8016966:	429a      	cmp	r2, r3
 8016968:	d274      	bcs.n	8016a54 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801696a:	4b6b      	ldr	r3, [pc, #428]	@ (8016b18 <tcp_receive+0x888>)
 801696c:	68db      	ldr	r3, [r3, #12]
 801696e:	899b      	ldrh	r3, [r3, #12]
 8016970:	b29b      	uxth	r3, r3
 8016972:	4618      	mov	r0, r3
 8016974:	f7fa f9b0 	bl	8010cd8 <lwip_htons>
 8016978:	4603      	mov	r3, r0
 801697a:	b2db      	uxtb	r3, r3
 801697c:	f003 0301 	and.w	r3, r3, #1
 8016980:	2b00      	cmp	r3, #0
 8016982:	d01e      	beq.n	80169c2 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8016984:	4b64      	ldr	r3, [pc, #400]	@ (8016b18 <tcp_receive+0x888>)
 8016986:	68db      	ldr	r3, [r3, #12]
 8016988:	899b      	ldrh	r3, [r3, #12]
 801698a:	b29b      	uxth	r3, r3
 801698c:	b21b      	sxth	r3, r3
 801698e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8016992:	b21c      	sxth	r4, r3
 8016994:	4b60      	ldr	r3, [pc, #384]	@ (8016b18 <tcp_receive+0x888>)
 8016996:	68db      	ldr	r3, [r3, #12]
 8016998:	899b      	ldrh	r3, [r3, #12]
 801699a:	b29b      	uxth	r3, r3
 801699c:	4618      	mov	r0, r3
 801699e:	f7fa f99b 	bl	8010cd8 <lwip_htons>
 80169a2:	4603      	mov	r3, r0
 80169a4:	b2db      	uxtb	r3, r3
 80169a6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80169aa:	b29b      	uxth	r3, r3
 80169ac:	4618      	mov	r0, r3
 80169ae:	f7fa f993 	bl	8010cd8 <lwip_htons>
 80169b2:	4603      	mov	r3, r0
 80169b4:	b21b      	sxth	r3, r3
 80169b6:	4323      	orrs	r3, r4
 80169b8:	b21a      	sxth	r2, r3
 80169ba:	4b57      	ldr	r3, [pc, #348]	@ (8016b18 <tcp_receive+0x888>)
 80169bc:	68db      	ldr	r3, [r3, #12]
 80169be:	b292      	uxth	r2, r2
 80169c0:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80169c6:	4b54      	ldr	r3, [pc, #336]	@ (8016b18 <tcp_receive+0x888>)
 80169c8:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80169ca:	4b53      	ldr	r3, [pc, #332]	@ (8016b18 <tcp_receive+0x888>)
 80169cc:	68db      	ldr	r3, [r3, #12]
 80169ce:	899b      	ldrh	r3, [r3, #12]
 80169d0:	b29b      	uxth	r3, r3
 80169d2:	4618      	mov	r0, r3
 80169d4:	f7fa f980 	bl	8010cd8 <lwip_htons>
 80169d8:	4603      	mov	r3, r0
 80169da:	b2db      	uxtb	r3, r3
 80169dc:	f003 0302 	and.w	r3, r3, #2
 80169e0:	2b00      	cmp	r3, #0
 80169e2:	d005      	beq.n	80169f0 <tcp_receive+0x760>
            inseg.len -= 1;
 80169e4:	4b4c      	ldr	r3, [pc, #304]	@ (8016b18 <tcp_receive+0x888>)
 80169e6:	891b      	ldrh	r3, [r3, #8]
 80169e8:	3b01      	subs	r3, #1
 80169ea:	b29a      	uxth	r2, r3
 80169ec:	4b4a      	ldr	r3, [pc, #296]	@ (8016b18 <tcp_receive+0x888>)
 80169ee:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80169f0:	4b49      	ldr	r3, [pc, #292]	@ (8016b18 <tcp_receive+0x888>)
 80169f2:	685b      	ldr	r3, [r3, #4]
 80169f4:	4a48      	ldr	r2, [pc, #288]	@ (8016b18 <tcp_receive+0x888>)
 80169f6:	8912      	ldrh	r2, [r2, #8]
 80169f8:	4611      	mov	r1, r2
 80169fa:	4618      	mov	r0, r3
 80169fc:	f7fb fc10 	bl	8012220 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8016a00:	4b45      	ldr	r3, [pc, #276]	@ (8016b18 <tcp_receive+0x888>)
 8016a02:	891c      	ldrh	r4, [r3, #8]
 8016a04:	4b44      	ldr	r3, [pc, #272]	@ (8016b18 <tcp_receive+0x888>)
 8016a06:	68db      	ldr	r3, [r3, #12]
 8016a08:	899b      	ldrh	r3, [r3, #12]
 8016a0a:	b29b      	uxth	r3, r3
 8016a0c:	4618      	mov	r0, r3
 8016a0e:	f7fa f963 	bl	8010cd8 <lwip_htons>
 8016a12:	4603      	mov	r3, r0
 8016a14:	b2db      	uxtb	r3, r3
 8016a16:	f003 0303 	and.w	r3, r3, #3
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d001      	beq.n	8016a22 <tcp_receive+0x792>
 8016a1e:	2301      	movs	r3, #1
 8016a20:	e000      	b.n	8016a24 <tcp_receive+0x794>
 8016a22:	2300      	movs	r3, #0
 8016a24:	4423      	add	r3, r4
 8016a26:	b29a      	uxth	r2, r3
 8016a28:	4b3c      	ldr	r3, [pc, #240]	@ (8016b1c <tcp_receive+0x88c>)
 8016a2a:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8016a2c:	4b3b      	ldr	r3, [pc, #236]	@ (8016b1c <tcp_receive+0x88c>)
 8016a2e:	881b      	ldrh	r3, [r3, #0]
 8016a30:	461a      	mov	r2, r3
 8016a32:	4b38      	ldr	r3, [pc, #224]	@ (8016b14 <tcp_receive+0x884>)
 8016a34:	681b      	ldr	r3, [r3, #0]
 8016a36:	441a      	add	r2, r3
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016a3c:	6879      	ldr	r1, [r7, #4]
 8016a3e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016a40:	440b      	add	r3, r1
 8016a42:	429a      	cmp	r2, r3
 8016a44:	d006      	beq.n	8016a54 <tcp_receive+0x7c4>
 8016a46:	4b36      	ldr	r3, [pc, #216]	@ (8016b20 <tcp_receive+0x890>)
 8016a48:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8016a4c:	4935      	ldr	r1, [pc, #212]	@ (8016b24 <tcp_receive+0x894>)
 8016a4e:	4836      	ldr	r0, [pc, #216]	@ (8016b28 <tcp_receive+0x898>)
 8016a50:	f007 fcd0 	bl	801e3f4 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8016a54:	687b      	ldr	r3, [r7, #4]
 8016a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	f000 80e6 	beq.w	8016c2a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016a5e:	4b2e      	ldr	r3, [pc, #184]	@ (8016b18 <tcp_receive+0x888>)
 8016a60:	68db      	ldr	r3, [r3, #12]
 8016a62:	899b      	ldrh	r3, [r3, #12]
 8016a64:	b29b      	uxth	r3, r3
 8016a66:	4618      	mov	r0, r3
 8016a68:	f7fa f936 	bl	8010cd8 <lwip_htons>
 8016a6c:	4603      	mov	r3, r0
 8016a6e:	b2db      	uxtb	r3, r3
 8016a70:	f003 0301 	and.w	r3, r3, #1
 8016a74:	2b00      	cmp	r3, #0
 8016a76:	d010      	beq.n	8016a9a <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8016a78:	e00a      	b.n	8016a90 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8016a7a:	687b      	ldr	r3, [r7, #4]
 8016a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a7e:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8016a80:	687b      	ldr	r3, [r7, #4]
 8016a82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a84:	681a      	ldr	r2, [r3, #0]
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8016a8a:	68f8      	ldr	r0, [r7, #12]
 8016a8c:	f7fd fcc5 	bl	801441a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d1f0      	bne.n	8016a7a <tcp_receive+0x7ea>
 8016a98:	e0c7      	b.n	8016c2a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8016a9a:	687b      	ldr	r3, [r7, #4]
 8016a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8016aa0:	e051      	b.n	8016b46 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8016aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016aa4:	68db      	ldr	r3, [r3, #12]
 8016aa6:	899b      	ldrh	r3, [r3, #12]
 8016aa8:	b29b      	uxth	r3, r3
 8016aaa:	4618      	mov	r0, r3
 8016aac:	f7fa f914 	bl	8010cd8 <lwip_htons>
 8016ab0:	4603      	mov	r3, r0
 8016ab2:	b2db      	uxtb	r3, r3
 8016ab4:	f003 0301 	and.w	r3, r3, #1
 8016ab8:	2b00      	cmp	r3, #0
 8016aba:	d03c      	beq.n	8016b36 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8016abc:	4b16      	ldr	r3, [pc, #88]	@ (8016b18 <tcp_receive+0x888>)
 8016abe:	68db      	ldr	r3, [r3, #12]
 8016ac0:	899b      	ldrh	r3, [r3, #12]
 8016ac2:	b29b      	uxth	r3, r3
 8016ac4:	4618      	mov	r0, r3
 8016ac6:	f7fa f907 	bl	8010cd8 <lwip_htons>
 8016aca:	4603      	mov	r3, r0
 8016acc:	b2db      	uxtb	r3, r3
 8016ace:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	d12f      	bne.n	8016b36 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8016ad6:	4b10      	ldr	r3, [pc, #64]	@ (8016b18 <tcp_receive+0x888>)
 8016ad8:	68db      	ldr	r3, [r3, #12]
 8016ada:	899b      	ldrh	r3, [r3, #12]
 8016adc:	b29c      	uxth	r4, r3
 8016ade:	2001      	movs	r0, #1
 8016ae0:	f7fa f8fa 	bl	8010cd8 <lwip_htons>
 8016ae4:	4603      	mov	r3, r0
 8016ae6:	461a      	mov	r2, r3
 8016ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8016b18 <tcp_receive+0x888>)
 8016aea:	68db      	ldr	r3, [r3, #12]
 8016aec:	4322      	orrs	r2, r4
 8016aee:	b292      	uxth	r2, r2
 8016af0:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8016af2:	4b09      	ldr	r3, [pc, #36]	@ (8016b18 <tcp_receive+0x888>)
 8016af4:	891c      	ldrh	r4, [r3, #8]
 8016af6:	4b08      	ldr	r3, [pc, #32]	@ (8016b18 <tcp_receive+0x888>)
 8016af8:	68db      	ldr	r3, [r3, #12]
 8016afa:	899b      	ldrh	r3, [r3, #12]
 8016afc:	b29b      	uxth	r3, r3
 8016afe:	4618      	mov	r0, r3
 8016b00:	f7fa f8ea 	bl	8010cd8 <lwip_htons>
 8016b04:	4603      	mov	r3, r0
 8016b06:	b2db      	uxtb	r3, r3
 8016b08:	f003 0303 	and.w	r3, r3, #3
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	d00d      	beq.n	8016b2c <tcp_receive+0x89c>
 8016b10:	2301      	movs	r3, #1
 8016b12:	e00c      	b.n	8016b2e <tcp_receive+0x89e>
 8016b14:	2000f378 	.word	0x2000f378
 8016b18:	2000f358 	.word	0x2000f358
 8016b1c:	2000f382 	.word	0x2000f382
 8016b20:	08023480 	.word	0x08023480
 8016b24:	08023828 	.word	0x08023828
 8016b28:	080234cc 	.word	0x080234cc
 8016b2c:	2300      	movs	r3, #0
 8016b2e:	4423      	add	r3, r4
 8016b30:	b29a      	uxth	r2, r3
 8016b32:	4b98      	ldr	r3, [pc, #608]	@ (8016d94 <tcp_receive+0xb04>)
 8016b34:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8016b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b38:	613b      	str	r3, [r7, #16]
              next = next->next;
 8016b3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b3c:	681b      	ldr	r3, [r3, #0]
 8016b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8016b40:	6938      	ldr	r0, [r7, #16]
 8016b42:	f7fd fc6a 	bl	801441a <tcp_seg_free>
            while (next &&
 8016b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	d00e      	beq.n	8016b6a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8016b4c:	4b91      	ldr	r3, [pc, #580]	@ (8016d94 <tcp_receive+0xb04>)
 8016b4e:	881b      	ldrh	r3, [r3, #0]
 8016b50:	461a      	mov	r2, r3
 8016b52:	4b91      	ldr	r3, [pc, #580]	@ (8016d98 <tcp_receive+0xb08>)
 8016b54:	681b      	ldr	r3, [r3, #0]
 8016b56:	441a      	add	r2, r3
 8016b58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b5a:	68db      	ldr	r3, [r3, #12]
 8016b5c:	685b      	ldr	r3, [r3, #4]
 8016b5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8016b60:	8909      	ldrh	r1, [r1, #8]
 8016b62:	440b      	add	r3, r1
 8016b64:	1ad3      	subs	r3, r2, r3
            while (next &&
 8016b66:	2b00      	cmp	r3, #0
 8016b68:	da9b      	bge.n	8016aa2 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8016b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b6c:	2b00      	cmp	r3, #0
 8016b6e:	d059      	beq.n	8016c24 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8016b70:	4b88      	ldr	r3, [pc, #544]	@ (8016d94 <tcp_receive+0xb04>)
 8016b72:	881b      	ldrh	r3, [r3, #0]
 8016b74:	461a      	mov	r2, r3
 8016b76:	4b88      	ldr	r3, [pc, #544]	@ (8016d98 <tcp_receive+0xb08>)
 8016b78:	681b      	ldr	r3, [r3, #0]
 8016b7a:	441a      	add	r2, r3
 8016b7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b7e:	68db      	ldr	r3, [r3, #12]
 8016b80:	685b      	ldr	r3, [r3, #4]
 8016b82:	1ad3      	subs	r3, r2, r3
            if (next &&
 8016b84:	2b00      	cmp	r3, #0
 8016b86:	dd4d      	ble.n	8016c24 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8016b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016b8a:	68db      	ldr	r3, [r3, #12]
 8016b8c:	685b      	ldr	r3, [r3, #4]
 8016b8e:	b29a      	uxth	r2, r3
 8016b90:	4b81      	ldr	r3, [pc, #516]	@ (8016d98 <tcp_receive+0xb08>)
 8016b92:	681b      	ldr	r3, [r3, #0]
 8016b94:	b29b      	uxth	r3, r3
 8016b96:	1ad3      	subs	r3, r2, r3
 8016b98:	b29a      	uxth	r2, r3
 8016b9a:	4b80      	ldr	r3, [pc, #512]	@ (8016d9c <tcp_receive+0xb0c>)
 8016b9c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8016b9e:	4b7f      	ldr	r3, [pc, #508]	@ (8016d9c <tcp_receive+0xb0c>)
 8016ba0:	68db      	ldr	r3, [r3, #12]
 8016ba2:	899b      	ldrh	r3, [r3, #12]
 8016ba4:	b29b      	uxth	r3, r3
 8016ba6:	4618      	mov	r0, r3
 8016ba8:	f7fa f896 	bl	8010cd8 <lwip_htons>
 8016bac:	4603      	mov	r3, r0
 8016bae:	b2db      	uxtb	r3, r3
 8016bb0:	f003 0302 	and.w	r3, r3, #2
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d005      	beq.n	8016bc4 <tcp_receive+0x934>
                inseg.len -= 1;
 8016bb8:	4b78      	ldr	r3, [pc, #480]	@ (8016d9c <tcp_receive+0xb0c>)
 8016bba:	891b      	ldrh	r3, [r3, #8]
 8016bbc:	3b01      	subs	r3, #1
 8016bbe:	b29a      	uxth	r2, r3
 8016bc0:	4b76      	ldr	r3, [pc, #472]	@ (8016d9c <tcp_receive+0xb0c>)
 8016bc2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8016bc4:	4b75      	ldr	r3, [pc, #468]	@ (8016d9c <tcp_receive+0xb0c>)
 8016bc6:	685b      	ldr	r3, [r3, #4]
 8016bc8:	4a74      	ldr	r2, [pc, #464]	@ (8016d9c <tcp_receive+0xb0c>)
 8016bca:	8912      	ldrh	r2, [r2, #8]
 8016bcc:	4611      	mov	r1, r2
 8016bce:	4618      	mov	r0, r3
 8016bd0:	f7fb fb26 	bl	8012220 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8016bd4:	4b71      	ldr	r3, [pc, #452]	@ (8016d9c <tcp_receive+0xb0c>)
 8016bd6:	891c      	ldrh	r4, [r3, #8]
 8016bd8:	4b70      	ldr	r3, [pc, #448]	@ (8016d9c <tcp_receive+0xb0c>)
 8016bda:	68db      	ldr	r3, [r3, #12]
 8016bdc:	899b      	ldrh	r3, [r3, #12]
 8016bde:	b29b      	uxth	r3, r3
 8016be0:	4618      	mov	r0, r3
 8016be2:	f7fa f879 	bl	8010cd8 <lwip_htons>
 8016be6:	4603      	mov	r3, r0
 8016be8:	b2db      	uxtb	r3, r3
 8016bea:	f003 0303 	and.w	r3, r3, #3
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d001      	beq.n	8016bf6 <tcp_receive+0x966>
 8016bf2:	2301      	movs	r3, #1
 8016bf4:	e000      	b.n	8016bf8 <tcp_receive+0x968>
 8016bf6:	2300      	movs	r3, #0
 8016bf8:	4423      	add	r3, r4
 8016bfa:	b29a      	uxth	r2, r3
 8016bfc:	4b65      	ldr	r3, [pc, #404]	@ (8016d94 <tcp_receive+0xb04>)
 8016bfe:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8016c00:	4b64      	ldr	r3, [pc, #400]	@ (8016d94 <tcp_receive+0xb04>)
 8016c02:	881b      	ldrh	r3, [r3, #0]
 8016c04:	461a      	mov	r2, r3
 8016c06:	4b64      	ldr	r3, [pc, #400]	@ (8016d98 <tcp_receive+0xb08>)
 8016c08:	681b      	ldr	r3, [r3, #0]
 8016c0a:	441a      	add	r2, r3
 8016c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016c0e:	68db      	ldr	r3, [r3, #12]
 8016c10:	685b      	ldr	r3, [r3, #4]
 8016c12:	429a      	cmp	r2, r3
 8016c14:	d006      	beq.n	8016c24 <tcp_receive+0x994>
 8016c16:	4b62      	ldr	r3, [pc, #392]	@ (8016da0 <tcp_receive+0xb10>)
 8016c18:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8016c1c:	4961      	ldr	r1, [pc, #388]	@ (8016da4 <tcp_receive+0xb14>)
 8016c1e:	4862      	ldr	r0, [pc, #392]	@ (8016da8 <tcp_receive+0xb18>)
 8016c20:	f007 fbe8 	bl	801e3f4 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016c28:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8016c2a:	4b5a      	ldr	r3, [pc, #360]	@ (8016d94 <tcp_receive+0xb04>)
 8016c2c:	881b      	ldrh	r3, [r3, #0]
 8016c2e:	461a      	mov	r2, r3
 8016c30:	4b59      	ldr	r3, [pc, #356]	@ (8016d98 <tcp_receive+0xb08>)
 8016c32:	681b      	ldr	r3, [r3, #0]
 8016c34:	441a      	add	r2, r3
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8016c3a:	687b      	ldr	r3, [r7, #4]
 8016c3c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016c3e:	4b55      	ldr	r3, [pc, #340]	@ (8016d94 <tcp_receive+0xb04>)
 8016c40:	881b      	ldrh	r3, [r3, #0]
 8016c42:	429a      	cmp	r2, r3
 8016c44:	d206      	bcs.n	8016c54 <tcp_receive+0x9c4>
 8016c46:	4b56      	ldr	r3, [pc, #344]	@ (8016da0 <tcp_receive+0xb10>)
 8016c48:	f240 6207 	movw	r2, #1543	@ 0x607
 8016c4c:	4957      	ldr	r1, [pc, #348]	@ (8016dac <tcp_receive+0xb1c>)
 8016c4e:	4856      	ldr	r0, [pc, #344]	@ (8016da8 <tcp_receive+0xb18>)
 8016c50:	f007 fbd0 	bl	801e3f4 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016c58:	4b4e      	ldr	r3, [pc, #312]	@ (8016d94 <tcp_receive+0xb04>)
 8016c5a:	881b      	ldrh	r3, [r3, #0]
 8016c5c:	1ad3      	subs	r3, r2, r3
 8016c5e:	b29a      	uxth	r2, r3
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8016c64:	6878      	ldr	r0, [r7, #4]
 8016c66:	f7fc feb1 	bl	80139cc <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8016c6a:	4b4c      	ldr	r3, [pc, #304]	@ (8016d9c <tcp_receive+0xb0c>)
 8016c6c:	685b      	ldr	r3, [r3, #4]
 8016c6e:	891b      	ldrh	r3, [r3, #8]
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d006      	beq.n	8016c82 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8016c74:	4b49      	ldr	r3, [pc, #292]	@ (8016d9c <tcp_receive+0xb0c>)
 8016c76:	685b      	ldr	r3, [r3, #4]
 8016c78:	4a4d      	ldr	r2, [pc, #308]	@ (8016db0 <tcp_receive+0xb20>)
 8016c7a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8016c7c:	4b47      	ldr	r3, [pc, #284]	@ (8016d9c <tcp_receive+0xb0c>)
 8016c7e:	2200      	movs	r2, #0
 8016c80:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8016c82:	4b46      	ldr	r3, [pc, #280]	@ (8016d9c <tcp_receive+0xb0c>)
 8016c84:	68db      	ldr	r3, [r3, #12]
 8016c86:	899b      	ldrh	r3, [r3, #12]
 8016c88:	b29b      	uxth	r3, r3
 8016c8a:	4618      	mov	r0, r3
 8016c8c:	f7fa f824 	bl	8010cd8 <lwip_htons>
 8016c90:	4603      	mov	r3, r0
 8016c92:	b2db      	uxtb	r3, r3
 8016c94:	f003 0301 	and.w	r3, r3, #1
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	f000 80b8 	beq.w	8016e0e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8016c9e:	4b45      	ldr	r3, [pc, #276]	@ (8016db4 <tcp_receive+0xb24>)
 8016ca0:	781b      	ldrb	r3, [r3, #0]
 8016ca2:	f043 0320 	orr.w	r3, r3, #32
 8016ca6:	b2da      	uxtb	r2, r3
 8016ca8:	4b42      	ldr	r3, [pc, #264]	@ (8016db4 <tcp_receive+0xb24>)
 8016caa:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8016cac:	e0af      	b.n	8016e0e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016cb2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016cb8:	68db      	ldr	r3, [r3, #12]
 8016cba:	685b      	ldr	r3, [r3, #4]
 8016cbc:	4a36      	ldr	r2, [pc, #216]	@ (8016d98 <tcp_receive+0xb08>)
 8016cbe:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8016cc0:	68bb      	ldr	r3, [r7, #8]
 8016cc2:	891b      	ldrh	r3, [r3, #8]
 8016cc4:	461c      	mov	r4, r3
 8016cc6:	68bb      	ldr	r3, [r7, #8]
 8016cc8:	68db      	ldr	r3, [r3, #12]
 8016cca:	899b      	ldrh	r3, [r3, #12]
 8016ccc:	b29b      	uxth	r3, r3
 8016cce:	4618      	mov	r0, r3
 8016cd0:	f7fa f802 	bl	8010cd8 <lwip_htons>
 8016cd4:	4603      	mov	r3, r0
 8016cd6:	b2db      	uxtb	r3, r3
 8016cd8:	f003 0303 	and.w	r3, r3, #3
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d001      	beq.n	8016ce4 <tcp_receive+0xa54>
 8016ce0:	2301      	movs	r3, #1
 8016ce2:	e000      	b.n	8016ce6 <tcp_receive+0xa56>
 8016ce4:	2300      	movs	r3, #0
 8016ce6:	191a      	adds	r2, r3, r4
 8016ce8:	687b      	ldr	r3, [r7, #4]
 8016cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016cec:	441a      	add	r2, r3
 8016cee:	687b      	ldr	r3, [r7, #4]
 8016cf0:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016cf6:	461c      	mov	r4, r3
 8016cf8:	68bb      	ldr	r3, [r7, #8]
 8016cfa:	891b      	ldrh	r3, [r3, #8]
 8016cfc:	461d      	mov	r5, r3
 8016cfe:	68bb      	ldr	r3, [r7, #8]
 8016d00:	68db      	ldr	r3, [r3, #12]
 8016d02:	899b      	ldrh	r3, [r3, #12]
 8016d04:	b29b      	uxth	r3, r3
 8016d06:	4618      	mov	r0, r3
 8016d08:	f7f9 ffe6 	bl	8010cd8 <lwip_htons>
 8016d0c:	4603      	mov	r3, r0
 8016d0e:	b2db      	uxtb	r3, r3
 8016d10:	f003 0303 	and.w	r3, r3, #3
 8016d14:	2b00      	cmp	r3, #0
 8016d16:	d001      	beq.n	8016d1c <tcp_receive+0xa8c>
 8016d18:	2301      	movs	r3, #1
 8016d1a:	e000      	b.n	8016d1e <tcp_receive+0xa8e>
 8016d1c:	2300      	movs	r3, #0
 8016d1e:	442b      	add	r3, r5
 8016d20:	429c      	cmp	r4, r3
 8016d22:	d206      	bcs.n	8016d32 <tcp_receive+0xaa2>
 8016d24:	4b1e      	ldr	r3, [pc, #120]	@ (8016da0 <tcp_receive+0xb10>)
 8016d26:	f240 622b 	movw	r2, #1579	@ 0x62b
 8016d2a:	4923      	ldr	r1, [pc, #140]	@ (8016db8 <tcp_receive+0xb28>)
 8016d2c:	481e      	ldr	r0, [pc, #120]	@ (8016da8 <tcp_receive+0xb18>)
 8016d2e:	f007 fb61 	bl	801e3f4 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8016d32:	68bb      	ldr	r3, [r7, #8]
 8016d34:	891b      	ldrh	r3, [r3, #8]
 8016d36:	461c      	mov	r4, r3
 8016d38:	68bb      	ldr	r3, [r7, #8]
 8016d3a:	68db      	ldr	r3, [r3, #12]
 8016d3c:	899b      	ldrh	r3, [r3, #12]
 8016d3e:	b29b      	uxth	r3, r3
 8016d40:	4618      	mov	r0, r3
 8016d42:	f7f9 ffc9 	bl	8010cd8 <lwip_htons>
 8016d46:	4603      	mov	r3, r0
 8016d48:	b2db      	uxtb	r3, r3
 8016d4a:	f003 0303 	and.w	r3, r3, #3
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	d001      	beq.n	8016d56 <tcp_receive+0xac6>
 8016d52:	2301      	movs	r3, #1
 8016d54:	e000      	b.n	8016d58 <tcp_receive+0xac8>
 8016d56:	2300      	movs	r3, #0
 8016d58:	1919      	adds	r1, r3, r4
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016d5e:	b28b      	uxth	r3, r1
 8016d60:	1ad3      	subs	r3, r2, r3
 8016d62:	b29a      	uxth	r2, r3
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8016d68:	6878      	ldr	r0, [r7, #4]
 8016d6a:	f7fc fe2f 	bl	80139cc <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8016d6e:	68bb      	ldr	r3, [r7, #8]
 8016d70:	685b      	ldr	r3, [r3, #4]
 8016d72:	891b      	ldrh	r3, [r3, #8]
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d028      	beq.n	8016dca <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8016d78:	4b0d      	ldr	r3, [pc, #52]	@ (8016db0 <tcp_receive+0xb20>)
 8016d7a:	681b      	ldr	r3, [r3, #0]
 8016d7c:	2b00      	cmp	r3, #0
 8016d7e:	d01d      	beq.n	8016dbc <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8016d80:	4b0b      	ldr	r3, [pc, #44]	@ (8016db0 <tcp_receive+0xb20>)
 8016d82:	681a      	ldr	r2, [r3, #0]
 8016d84:	68bb      	ldr	r3, [r7, #8]
 8016d86:	685b      	ldr	r3, [r3, #4]
 8016d88:	4619      	mov	r1, r3
 8016d8a:	4610      	mov	r0, r2
 8016d8c:	f7fb fcce 	bl	801272c <pbuf_cat>
 8016d90:	e018      	b.n	8016dc4 <tcp_receive+0xb34>
 8016d92:	bf00      	nop
 8016d94:	2000f382 	.word	0x2000f382
 8016d98:	2000f378 	.word	0x2000f378
 8016d9c:	2000f358 	.word	0x2000f358
 8016da0:	08023480 	.word	0x08023480
 8016da4:	08023860 	.word	0x08023860
 8016da8:	080234cc 	.word	0x080234cc
 8016dac:	0802389c 	.word	0x0802389c
 8016db0:	2000f388 	.word	0x2000f388
 8016db4:	2000f385 	.word	0x2000f385
 8016db8:	080238bc 	.word	0x080238bc
            } else {
              recv_data = cseg->p;
 8016dbc:	68bb      	ldr	r3, [r7, #8]
 8016dbe:	685b      	ldr	r3, [r3, #4]
 8016dc0:	4a70      	ldr	r2, [pc, #448]	@ (8016f84 <tcp_receive+0xcf4>)
 8016dc2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8016dc4:	68bb      	ldr	r3, [r7, #8]
 8016dc6:	2200      	movs	r2, #0
 8016dc8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016dca:	68bb      	ldr	r3, [r7, #8]
 8016dcc:	68db      	ldr	r3, [r3, #12]
 8016dce:	899b      	ldrh	r3, [r3, #12]
 8016dd0:	b29b      	uxth	r3, r3
 8016dd2:	4618      	mov	r0, r3
 8016dd4:	f7f9 ff80 	bl	8010cd8 <lwip_htons>
 8016dd8:	4603      	mov	r3, r0
 8016dda:	b2db      	uxtb	r3, r3
 8016ddc:	f003 0301 	and.w	r3, r3, #1
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d00d      	beq.n	8016e00 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8016de4:	4b68      	ldr	r3, [pc, #416]	@ (8016f88 <tcp_receive+0xcf8>)
 8016de6:	781b      	ldrb	r3, [r3, #0]
 8016de8:	f043 0320 	orr.w	r3, r3, #32
 8016dec:	b2da      	uxtb	r2, r3
 8016dee:	4b66      	ldr	r3, [pc, #408]	@ (8016f88 <tcp_receive+0xcf8>)
 8016df0:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	7d1b      	ldrb	r3, [r3, #20]
 8016df6:	2b04      	cmp	r3, #4
 8016df8:	d102      	bne.n	8016e00 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	2207      	movs	r2, #7
 8016dfe:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8016e00:	68bb      	ldr	r3, [r7, #8]
 8016e02:	681a      	ldr	r2, [r3, #0]
 8016e04:	687b      	ldr	r3, [r7, #4]
 8016e06:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8016e08:	68b8      	ldr	r0, [r7, #8]
 8016e0a:	f7fd fb06 	bl	801441a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d008      	beq.n	8016e28 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016e1a:	68db      	ldr	r3, [r3, #12]
 8016e1c:	685a      	ldr	r2, [r3, #4]
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8016e22:	429a      	cmp	r2, r3
 8016e24:	f43f af43 	beq.w	8016cae <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	8b5b      	ldrh	r3, [r3, #26]
 8016e2c:	f003 0301 	and.w	r3, r3, #1
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d00e      	beq.n	8016e52 <tcp_receive+0xbc2>
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	8b5b      	ldrh	r3, [r3, #26]
 8016e38:	f023 0301 	bic.w	r3, r3, #1
 8016e3c:	b29a      	uxth	r2, r3
 8016e3e:	687b      	ldr	r3, [r7, #4]
 8016e40:	835a      	strh	r2, [r3, #26]
 8016e42:	687b      	ldr	r3, [r7, #4]
 8016e44:	8b5b      	ldrh	r3, [r3, #26]
 8016e46:	f043 0302 	orr.w	r3, r3, #2
 8016e4a:	b29a      	uxth	r2, r3
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8016e50:	e187      	b.n	8017162 <tcp_receive+0xed2>
        tcp_ack(pcb);
 8016e52:	687b      	ldr	r3, [r7, #4]
 8016e54:	8b5b      	ldrh	r3, [r3, #26]
 8016e56:	f043 0301 	orr.w	r3, r3, #1
 8016e5a:	b29a      	uxth	r2, r3
 8016e5c:	687b      	ldr	r3, [r7, #4]
 8016e5e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8016e60:	e17f      	b.n	8017162 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016e66:	2b00      	cmp	r3, #0
 8016e68:	d106      	bne.n	8016e78 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8016e6a:	4848      	ldr	r0, [pc, #288]	@ (8016f8c <tcp_receive+0xcfc>)
 8016e6c:	f7fd faee 	bl	801444c <tcp_seg_copy>
 8016e70:	4602      	mov	r2, r0
 8016e72:	687b      	ldr	r3, [r7, #4]
 8016e74:	675a      	str	r2, [r3, #116]	@ 0x74
 8016e76:	e16c      	b.n	8017152 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8016e78:	2300      	movs	r3, #0
 8016e7a:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8016e7c:	687b      	ldr	r3, [r7, #4]
 8016e7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016e80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016e82:	e156      	b.n	8017132 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8016e84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e86:	68db      	ldr	r3, [r3, #12]
 8016e88:	685a      	ldr	r2, [r3, #4]
 8016e8a:	4b41      	ldr	r3, [pc, #260]	@ (8016f90 <tcp_receive+0xd00>)
 8016e8c:	681b      	ldr	r3, [r3, #0]
 8016e8e:	429a      	cmp	r2, r3
 8016e90:	d11d      	bne.n	8016ece <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8016e92:	4b3e      	ldr	r3, [pc, #248]	@ (8016f8c <tcp_receive+0xcfc>)
 8016e94:	891a      	ldrh	r2, [r3, #8]
 8016e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e98:	891b      	ldrh	r3, [r3, #8]
 8016e9a:	429a      	cmp	r2, r3
 8016e9c:	f240 814e 	bls.w	801713c <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016ea0:	483a      	ldr	r0, [pc, #232]	@ (8016f8c <tcp_receive+0xcfc>)
 8016ea2:	f7fd fad3 	bl	801444c <tcp_seg_copy>
 8016ea6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8016ea8:	697b      	ldr	r3, [r7, #20]
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	f000 8148 	beq.w	8017140 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8016eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d003      	beq.n	8016ebe <tcp_receive+0xc2e>
                    prev->next = cseg;
 8016eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016eb8:	697a      	ldr	r2, [r7, #20]
 8016eba:	601a      	str	r2, [r3, #0]
 8016ebc:	e002      	b.n	8016ec4 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8016ebe:	687b      	ldr	r3, [r7, #4]
 8016ec0:	697a      	ldr	r2, [r7, #20]
 8016ec2:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8016ec4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016ec6:	6978      	ldr	r0, [r7, #20]
 8016ec8:	f7ff f8de 	bl	8016088 <tcp_oos_insert_segment>
                }
                break;
 8016ecc:	e138      	b.n	8017140 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8016ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d117      	bne.n	8016f04 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8016ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8016f90 <tcp_receive+0xd00>)
 8016ed6:	681a      	ldr	r2, [r3, #0]
 8016ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eda:	68db      	ldr	r3, [r3, #12]
 8016edc:	685b      	ldr	r3, [r3, #4]
 8016ede:	1ad3      	subs	r3, r2, r3
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	da57      	bge.n	8016f94 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016ee4:	4829      	ldr	r0, [pc, #164]	@ (8016f8c <tcp_receive+0xcfc>)
 8016ee6:	f7fd fab1 	bl	801444c <tcp_seg_copy>
 8016eea:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8016eec:	69bb      	ldr	r3, [r7, #24]
 8016eee:	2b00      	cmp	r3, #0
 8016ef0:	f000 8128 	beq.w	8017144 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	69ba      	ldr	r2, [r7, #24]
 8016ef8:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8016efa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016efc:	69b8      	ldr	r0, [r7, #24]
 8016efe:	f7ff f8c3 	bl	8016088 <tcp_oos_insert_segment>
                  }
                  break;
 8016f02:	e11f      	b.n	8017144 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8016f04:	4b22      	ldr	r3, [pc, #136]	@ (8016f90 <tcp_receive+0xd00>)
 8016f06:	681a      	ldr	r2, [r3, #0]
 8016f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f0a:	68db      	ldr	r3, [r3, #12]
 8016f0c:	685b      	ldr	r3, [r3, #4]
 8016f0e:	1ad3      	subs	r3, r2, r3
 8016f10:	3b01      	subs	r3, #1
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	db3e      	blt.n	8016f94 <tcp_receive+0xd04>
 8016f16:	4b1e      	ldr	r3, [pc, #120]	@ (8016f90 <tcp_receive+0xd00>)
 8016f18:	681a      	ldr	r2, [r3, #0]
 8016f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f1c:	68db      	ldr	r3, [r3, #12]
 8016f1e:	685b      	ldr	r3, [r3, #4]
 8016f20:	1ad3      	subs	r3, r2, r3
 8016f22:	3301      	adds	r3, #1
 8016f24:	2b00      	cmp	r3, #0
 8016f26:	dc35      	bgt.n	8016f94 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016f28:	4818      	ldr	r0, [pc, #96]	@ (8016f8c <tcp_receive+0xcfc>)
 8016f2a:	f7fd fa8f 	bl	801444c <tcp_seg_copy>
 8016f2e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8016f30:	69fb      	ldr	r3, [r7, #28]
 8016f32:	2b00      	cmp	r3, #0
 8016f34:	f000 8108 	beq.w	8017148 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8016f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f3a:	68db      	ldr	r3, [r3, #12]
 8016f3c:	685b      	ldr	r3, [r3, #4]
 8016f3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016f40:	8912      	ldrh	r2, [r2, #8]
 8016f42:	441a      	add	r2, r3
 8016f44:	4b12      	ldr	r3, [pc, #72]	@ (8016f90 <tcp_receive+0xd00>)
 8016f46:	681b      	ldr	r3, [r3, #0]
 8016f48:	1ad3      	subs	r3, r2, r3
 8016f4a:	2b00      	cmp	r3, #0
 8016f4c:	dd12      	ble.n	8016f74 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8016f4e:	4b10      	ldr	r3, [pc, #64]	@ (8016f90 <tcp_receive+0xd00>)
 8016f50:	681b      	ldr	r3, [r3, #0]
 8016f52:	b29a      	uxth	r2, r3
 8016f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f56:	68db      	ldr	r3, [r3, #12]
 8016f58:	685b      	ldr	r3, [r3, #4]
 8016f5a:	b29b      	uxth	r3, r3
 8016f5c:	1ad3      	subs	r3, r2, r3
 8016f5e:	b29a      	uxth	r2, r3
 8016f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f62:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8016f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f66:	685a      	ldr	r2, [r3, #4]
 8016f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f6a:	891b      	ldrh	r3, [r3, #8]
 8016f6c:	4619      	mov	r1, r3
 8016f6e:	4610      	mov	r0, r2
 8016f70:	f7fb f956 	bl	8012220 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8016f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f76:	69fa      	ldr	r2, [r7, #28]
 8016f78:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8016f7a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016f7c:	69f8      	ldr	r0, [r7, #28]
 8016f7e:	f7ff f883 	bl	8016088 <tcp_oos_insert_segment>
                  }
                  break;
 8016f82:	e0e1      	b.n	8017148 <tcp_receive+0xeb8>
 8016f84:	2000f388 	.word	0x2000f388
 8016f88:	2000f385 	.word	0x2000f385
 8016f8c:	2000f358 	.word	0x2000f358
 8016f90:	2000f378 	.word	0x2000f378
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8016f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f96:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8016f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f9a:	681b      	ldr	r3, [r3, #0]
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	f040 80c5 	bne.w	801712c <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8016fa2:	4b7f      	ldr	r3, [pc, #508]	@ (80171a0 <tcp_receive+0xf10>)
 8016fa4:	681a      	ldr	r2, [r3, #0]
 8016fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fa8:	68db      	ldr	r3, [r3, #12]
 8016faa:	685b      	ldr	r3, [r3, #4]
 8016fac:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	f340 80bc 	ble.w	801712c <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fb6:	68db      	ldr	r3, [r3, #12]
 8016fb8:	899b      	ldrh	r3, [r3, #12]
 8016fba:	b29b      	uxth	r3, r3
 8016fbc:	4618      	mov	r0, r3
 8016fbe:	f7f9 fe8b 	bl	8010cd8 <lwip_htons>
 8016fc2:	4603      	mov	r3, r0
 8016fc4:	b2db      	uxtb	r3, r3
 8016fc6:	f003 0301 	and.w	r3, r3, #1
 8016fca:	2b00      	cmp	r3, #0
 8016fcc:	f040 80be 	bne.w	801714c <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8016fd0:	4874      	ldr	r0, [pc, #464]	@ (80171a4 <tcp_receive+0xf14>)
 8016fd2:	f7fd fa3b 	bl	801444c <tcp_seg_copy>
 8016fd6:	4602      	mov	r2, r0
 8016fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fda:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8016fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fde:	681b      	ldr	r3, [r3, #0]
 8016fe0:	2b00      	cmp	r3, #0
 8016fe2:	f000 80b5 	beq.w	8017150 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8016fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fe8:	68db      	ldr	r3, [r3, #12]
 8016fea:	685b      	ldr	r3, [r3, #4]
 8016fec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016fee:	8912      	ldrh	r2, [r2, #8]
 8016ff0:	441a      	add	r2, r3
 8016ff2:	4b6b      	ldr	r3, [pc, #428]	@ (80171a0 <tcp_receive+0xf10>)
 8016ff4:	681b      	ldr	r3, [r3, #0]
 8016ff6:	1ad3      	subs	r3, r2, r3
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	dd12      	ble.n	8017022 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8016ffc:	4b68      	ldr	r3, [pc, #416]	@ (80171a0 <tcp_receive+0xf10>)
 8016ffe:	681b      	ldr	r3, [r3, #0]
 8017000:	b29a      	uxth	r2, r3
 8017002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017004:	68db      	ldr	r3, [r3, #12]
 8017006:	685b      	ldr	r3, [r3, #4]
 8017008:	b29b      	uxth	r3, r3
 801700a:	1ad3      	subs	r3, r2, r3
 801700c:	b29a      	uxth	r2, r3
 801700e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017010:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8017012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017014:	685a      	ldr	r2, [r3, #4]
 8017016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017018:	891b      	ldrh	r3, [r3, #8]
 801701a:	4619      	mov	r1, r3
 801701c:	4610      	mov	r0, r2
 801701e:	f7fb f8ff 	bl	8012220 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8017022:	4b61      	ldr	r3, [pc, #388]	@ (80171a8 <tcp_receive+0xf18>)
 8017024:	881b      	ldrh	r3, [r3, #0]
 8017026:	461a      	mov	r2, r3
 8017028:	4b5d      	ldr	r3, [pc, #372]	@ (80171a0 <tcp_receive+0xf10>)
 801702a:	681b      	ldr	r3, [r3, #0]
 801702c:	441a      	add	r2, r3
 801702e:	687b      	ldr	r3, [r7, #4]
 8017030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017032:	6879      	ldr	r1, [r7, #4]
 8017034:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017036:	440b      	add	r3, r1
 8017038:	1ad3      	subs	r3, r2, r3
 801703a:	2b00      	cmp	r3, #0
 801703c:	f340 8088 	ble.w	8017150 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017042:	681b      	ldr	r3, [r3, #0]
 8017044:	68db      	ldr	r3, [r3, #12]
 8017046:	899b      	ldrh	r3, [r3, #12]
 8017048:	b29b      	uxth	r3, r3
 801704a:	4618      	mov	r0, r3
 801704c:	f7f9 fe44 	bl	8010cd8 <lwip_htons>
 8017050:	4603      	mov	r3, r0
 8017052:	b2db      	uxtb	r3, r3
 8017054:	f003 0301 	and.w	r3, r3, #1
 8017058:	2b00      	cmp	r3, #0
 801705a:	d021      	beq.n	80170a0 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801705c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801705e:	681b      	ldr	r3, [r3, #0]
 8017060:	68db      	ldr	r3, [r3, #12]
 8017062:	899b      	ldrh	r3, [r3, #12]
 8017064:	b29b      	uxth	r3, r3
 8017066:	b21b      	sxth	r3, r3
 8017068:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801706c:	b21c      	sxth	r4, r3
 801706e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017070:	681b      	ldr	r3, [r3, #0]
 8017072:	68db      	ldr	r3, [r3, #12]
 8017074:	899b      	ldrh	r3, [r3, #12]
 8017076:	b29b      	uxth	r3, r3
 8017078:	4618      	mov	r0, r3
 801707a:	f7f9 fe2d 	bl	8010cd8 <lwip_htons>
 801707e:	4603      	mov	r3, r0
 8017080:	b2db      	uxtb	r3, r3
 8017082:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017086:	b29b      	uxth	r3, r3
 8017088:	4618      	mov	r0, r3
 801708a:	f7f9 fe25 	bl	8010cd8 <lwip_htons>
 801708e:	4603      	mov	r3, r0
 8017090:	b21b      	sxth	r3, r3
 8017092:	4323      	orrs	r3, r4
 8017094:	b21a      	sxth	r2, r3
 8017096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017098:	681b      	ldr	r3, [r3, #0]
 801709a:	68db      	ldr	r3, [r3, #12]
 801709c:	b292      	uxth	r2, r2
 801709e:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80170a4:	b29a      	uxth	r2, r3
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80170aa:	4413      	add	r3, r2
 80170ac:	b299      	uxth	r1, r3
 80170ae:	4b3c      	ldr	r3, [pc, #240]	@ (80171a0 <tcp_receive+0xf10>)
 80170b0:	681b      	ldr	r3, [r3, #0]
 80170b2:	b29a      	uxth	r2, r3
 80170b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170b6:	681b      	ldr	r3, [r3, #0]
 80170b8:	1a8a      	subs	r2, r1, r2
 80170ba:	b292      	uxth	r2, r2
 80170bc:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80170be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	685a      	ldr	r2, [r3, #4]
 80170c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170c6:	681b      	ldr	r3, [r3, #0]
 80170c8:	891b      	ldrh	r3, [r3, #8]
 80170ca:	4619      	mov	r1, r3
 80170cc:	4610      	mov	r0, r2
 80170ce:	f7fb f8a7 	bl	8012220 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80170d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170d4:	681b      	ldr	r3, [r3, #0]
 80170d6:	891c      	ldrh	r4, [r3, #8]
 80170d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80170da:	681b      	ldr	r3, [r3, #0]
 80170dc:	68db      	ldr	r3, [r3, #12]
 80170de:	899b      	ldrh	r3, [r3, #12]
 80170e0:	b29b      	uxth	r3, r3
 80170e2:	4618      	mov	r0, r3
 80170e4:	f7f9 fdf8 	bl	8010cd8 <lwip_htons>
 80170e8:	4603      	mov	r3, r0
 80170ea:	b2db      	uxtb	r3, r3
 80170ec:	f003 0303 	and.w	r3, r3, #3
 80170f0:	2b00      	cmp	r3, #0
 80170f2:	d001      	beq.n	80170f8 <tcp_receive+0xe68>
 80170f4:	2301      	movs	r3, #1
 80170f6:	e000      	b.n	80170fa <tcp_receive+0xe6a>
 80170f8:	2300      	movs	r3, #0
 80170fa:	4423      	add	r3, r4
 80170fc:	b29a      	uxth	r2, r3
 80170fe:	4b2a      	ldr	r3, [pc, #168]	@ (80171a8 <tcp_receive+0xf18>)
 8017100:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017102:	4b29      	ldr	r3, [pc, #164]	@ (80171a8 <tcp_receive+0xf18>)
 8017104:	881b      	ldrh	r3, [r3, #0]
 8017106:	461a      	mov	r2, r3
 8017108:	4b25      	ldr	r3, [pc, #148]	@ (80171a0 <tcp_receive+0xf10>)
 801710a:	681b      	ldr	r3, [r3, #0]
 801710c:	441a      	add	r2, r3
 801710e:	687b      	ldr	r3, [r7, #4]
 8017110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017112:	6879      	ldr	r1, [r7, #4]
 8017114:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017116:	440b      	add	r3, r1
 8017118:	429a      	cmp	r2, r3
 801711a:	d019      	beq.n	8017150 <tcp_receive+0xec0>
 801711c:	4b23      	ldr	r3, [pc, #140]	@ (80171ac <tcp_receive+0xf1c>)
 801711e:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8017122:	4923      	ldr	r1, [pc, #140]	@ (80171b0 <tcp_receive+0xf20>)
 8017124:	4823      	ldr	r0, [pc, #140]	@ (80171b4 <tcp_receive+0xf24>)
 8017126:	f007 f965 	bl	801e3f4 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801712a:	e011      	b.n	8017150 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801712c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801712e:	681b      	ldr	r3, [r3, #0]
 8017130:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017134:	2b00      	cmp	r3, #0
 8017136:	f47f aea5 	bne.w	8016e84 <tcp_receive+0xbf4>
 801713a:	e00a      	b.n	8017152 <tcp_receive+0xec2>
                break;
 801713c:	bf00      	nop
 801713e:	e008      	b.n	8017152 <tcp_receive+0xec2>
                break;
 8017140:	bf00      	nop
 8017142:	e006      	b.n	8017152 <tcp_receive+0xec2>
                  break;
 8017144:	bf00      	nop
 8017146:	e004      	b.n	8017152 <tcp_receive+0xec2>
                  break;
 8017148:	bf00      	nop
 801714a:	e002      	b.n	8017152 <tcp_receive+0xec2>
                  break;
 801714c:	bf00      	nop
 801714e:	e000      	b.n	8017152 <tcp_receive+0xec2>
                break;
 8017150:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8017152:	6878      	ldr	r0, [r7, #4]
 8017154:	f001 fe88 	bl	8018e68 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8017158:	e003      	b.n	8017162 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801715a:	6878      	ldr	r0, [r7, #4]
 801715c:	f001 fe84 	bl	8018e68 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017160:	e01a      	b.n	8017198 <tcp_receive+0xf08>
 8017162:	e019      	b.n	8017198 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8017164:	4b0e      	ldr	r3, [pc, #56]	@ (80171a0 <tcp_receive+0xf10>)
 8017166:	681a      	ldr	r2, [r3, #0]
 8017168:	687b      	ldr	r3, [r7, #4]
 801716a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801716c:	1ad3      	subs	r3, r2, r3
 801716e:	2b00      	cmp	r3, #0
 8017170:	db0a      	blt.n	8017188 <tcp_receive+0xef8>
 8017172:	4b0b      	ldr	r3, [pc, #44]	@ (80171a0 <tcp_receive+0xf10>)
 8017174:	681a      	ldr	r2, [r3, #0]
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801717a:	6879      	ldr	r1, [r7, #4]
 801717c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801717e:	440b      	add	r3, r1
 8017180:	1ad3      	subs	r3, r2, r3
 8017182:	3301      	adds	r3, #1
 8017184:	2b00      	cmp	r3, #0
 8017186:	dd07      	ble.n	8017198 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	8b5b      	ldrh	r3, [r3, #26]
 801718c:	f043 0302 	orr.w	r3, r3, #2
 8017190:	b29a      	uxth	r2, r3
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8017196:	e7ff      	b.n	8017198 <tcp_receive+0xf08>
 8017198:	bf00      	nop
 801719a:	3750      	adds	r7, #80	@ 0x50
 801719c:	46bd      	mov	sp, r7
 801719e:	bdb0      	pop	{r4, r5, r7, pc}
 80171a0:	2000f378 	.word	0x2000f378
 80171a4:	2000f358 	.word	0x2000f358
 80171a8:	2000f382 	.word	0x2000f382
 80171ac:	08023480 	.word	0x08023480
 80171b0:	08023828 	.word	0x08023828
 80171b4:	080234cc 	.word	0x080234cc

080171b8 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80171b8:	b480      	push	{r7}
 80171ba:	b083      	sub	sp, #12
 80171bc:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80171be:	4b15      	ldr	r3, [pc, #84]	@ (8017214 <tcp_get_next_optbyte+0x5c>)
 80171c0:	881b      	ldrh	r3, [r3, #0]
 80171c2:	1c5a      	adds	r2, r3, #1
 80171c4:	b291      	uxth	r1, r2
 80171c6:	4a13      	ldr	r2, [pc, #76]	@ (8017214 <tcp_get_next_optbyte+0x5c>)
 80171c8:	8011      	strh	r1, [r2, #0]
 80171ca:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80171cc:	4b12      	ldr	r3, [pc, #72]	@ (8017218 <tcp_get_next_optbyte+0x60>)
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d004      	beq.n	80171de <tcp_get_next_optbyte+0x26>
 80171d4:	4b11      	ldr	r3, [pc, #68]	@ (801721c <tcp_get_next_optbyte+0x64>)
 80171d6:	881b      	ldrh	r3, [r3, #0]
 80171d8:	88fa      	ldrh	r2, [r7, #6]
 80171da:	429a      	cmp	r2, r3
 80171dc:	d208      	bcs.n	80171f0 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80171de:	4b10      	ldr	r3, [pc, #64]	@ (8017220 <tcp_get_next_optbyte+0x68>)
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	3314      	adds	r3, #20
 80171e4:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80171e6:	88fb      	ldrh	r3, [r7, #6]
 80171e8:	683a      	ldr	r2, [r7, #0]
 80171ea:	4413      	add	r3, r2
 80171ec:	781b      	ldrb	r3, [r3, #0]
 80171ee:	e00b      	b.n	8017208 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80171f0:	88fb      	ldrh	r3, [r7, #6]
 80171f2:	b2da      	uxtb	r2, r3
 80171f4:	4b09      	ldr	r3, [pc, #36]	@ (801721c <tcp_get_next_optbyte+0x64>)
 80171f6:	881b      	ldrh	r3, [r3, #0]
 80171f8:	b2db      	uxtb	r3, r3
 80171fa:	1ad3      	subs	r3, r2, r3
 80171fc:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80171fe:	4b06      	ldr	r3, [pc, #24]	@ (8017218 <tcp_get_next_optbyte+0x60>)
 8017200:	681a      	ldr	r2, [r3, #0]
 8017202:	797b      	ldrb	r3, [r7, #5]
 8017204:	4413      	add	r3, r2
 8017206:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017208:	4618      	mov	r0, r3
 801720a:	370c      	adds	r7, #12
 801720c:	46bd      	mov	sp, r7
 801720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017212:	4770      	bx	lr
 8017214:	2000f374 	.word	0x2000f374
 8017218:	2000f370 	.word	0x2000f370
 801721c:	2000f36e 	.word	0x2000f36e
 8017220:	2000f368 	.word	0x2000f368

08017224 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8017224:	b580      	push	{r7, lr}
 8017226:	b084      	sub	sp, #16
 8017228:	af00      	add	r7, sp, #0
 801722a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	2b00      	cmp	r3, #0
 8017230:	d106      	bne.n	8017240 <tcp_parseopt+0x1c>
 8017232:	4b32      	ldr	r3, [pc, #200]	@ (80172fc <tcp_parseopt+0xd8>)
 8017234:	f240 727d 	movw	r2, #1917	@ 0x77d
 8017238:	4931      	ldr	r1, [pc, #196]	@ (8017300 <tcp_parseopt+0xdc>)
 801723a:	4832      	ldr	r0, [pc, #200]	@ (8017304 <tcp_parseopt+0xe0>)
 801723c:	f007 f8da 	bl	801e3f4 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017240:	4b31      	ldr	r3, [pc, #196]	@ (8017308 <tcp_parseopt+0xe4>)
 8017242:	881b      	ldrh	r3, [r3, #0]
 8017244:	2b00      	cmp	r3, #0
 8017246:	d056      	beq.n	80172f6 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017248:	4b30      	ldr	r3, [pc, #192]	@ (801730c <tcp_parseopt+0xe8>)
 801724a:	2200      	movs	r2, #0
 801724c:	801a      	strh	r2, [r3, #0]
 801724e:	e046      	b.n	80172de <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8017250:	f7ff ffb2 	bl	80171b8 <tcp_get_next_optbyte>
 8017254:	4603      	mov	r3, r0
 8017256:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017258:	7bfb      	ldrb	r3, [r7, #15]
 801725a:	2b02      	cmp	r3, #2
 801725c:	d006      	beq.n	801726c <tcp_parseopt+0x48>
 801725e:	2b02      	cmp	r3, #2
 8017260:	dc2a      	bgt.n	80172b8 <tcp_parseopt+0x94>
 8017262:	2b00      	cmp	r3, #0
 8017264:	d042      	beq.n	80172ec <tcp_parseopt+0xc8>
 8017266:	2b01      	cmp	r3, #1
 8017268:	d038      	beq.n	80172dc <tcp_parseopt+0xb8>
 801726a:	e025      	b.n	80172b8 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801726c:	f7ff ffa4 	bl	80171b8 <tcp_get_next_optbyte>
 8017270:	4603      	mov	r3, r0
 8017272:	2b04      	cmp	r3, #4
 8017274:	d13c      	bne.n	80172f0 <tcp_parseopt+0xcc>
 8017276:	4b25      	ldr	r3, [pc, #148]	@ (801730c <tcp_parseopt+0xe8>)
 8017278:	881b      	ldrh	r3, [r3, #0]
 801727a:	3301      	adds	r3, #1
 801727c:	4a22      	ldr	r2, [pc, #136]	@ (8017308 <tcp_parseopt+0xe4>)
 801727e:	8812      	ldrh	r2, [r2, #0]
 8017280:	4293      	cmp	r3, r2
 8017282:	da35      	bge.n	80172f0 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017284:	f7ff ff98 	bl	80171b8 <tcp_get_next_optbyte>
 8017288:	4603      	mov	r3, r0
 801728a:	021b      	lsls	r3, r3, #8
 801728c:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801728e:	f7ff ff93 	bl	80171b8 <tcp_get_next_optbyte>
 8017292:	4603      	mov	r3, r0
 8017294:	461a      	mov	r2, r3
 8017296:	89bb      	ldrh	r3, [r7, #12]
 8017298:	4313      	orrs	r3, r2
 801729a:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801729c:	89bb      	ldrh	r3, [r7, #12]
 801729e:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80172a2:	d804      	bhi.n	80172ae <tcp_parseopt+0x8a>
 80172a4:	89bb      	ldrh	r3, [r7, #12]
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	d001      	beq.n	80172ae <tcp_parseopt+0x8a>
 80172aa:	89ba      	ldrh	r2, [r7, #12]
 80172ac:	e001      	b.n	80172b2 <tcp_parseopt+0x8e>
 80172ae:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 80172b6:	e012      	b.n	80172de <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80172b8:	f7ff ff7e 	bl	80171b8 <tcp_get_next_optbyte>
 80172bc:	4603      	mov	r3, r0
 80172be:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80172c0:	7afb      	ldrb	r3, [r7, #11]
 80172c2:	2b01      	cmp	r3, #1
 80172c4:	d916      	bls.n	80172f4 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80172c6:	7afb      	ldrb	r3, [r7, #11]
 80172c8:	b29a      	uxth	r2, r3
 80172ca:	4b10      	ldr	r3, [pc, #64]	@ (801730c <tcp_parseopt+0xe8>)
 80172cc:	881b      	ldrh	r3, [r3, #0]
 80172ce:	4413      	add	r3, r2
 80172d0:	b29b      	uxth	r3, r3
 80172d2:	3b02      	subs	r3, #2
 80172d4:	b29a      	uxth	r2, r3
 80172d6:	4b0d      	ldr	r3, [pc, #52]	@ (801730c <tcp_parseopt+0xe8>)
 80172d8:	801a      	strh	r2, [r3, #0]
 80172da:	e000      	b.n	80172de <tcp_parseopt+0xba>
          break;
 80172dc:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80172de:	4b0b      	ldr	r3, [pc, #44]	@ (801730c <tcp_parseopt+0xe8>)
 80172e0:	881a      	ldrh	r2, [r3, #0]
 80172e2:	4b09      	ldr	r3, [pc, #36]	@ (8017308 <tcp_parseopt+0xe4>)
 80172e4:	881b      	ldrh	r3, [r3, #0]
 80172e6:	429a      	cmp	r2, r3
 80172e8:	d3b2      	bcc.n	8017250 <tcp_parseopt+0x2c>
 80172ea:	e004      	b.n	80172f6 <tcp_parseopt+0xd2>
          return;
 80172ec:	bf00      	nop
 80172ee:	e002      	b.n	80172f6 <tcp_parseopt+0xd2>
            return;
 80172f0:	bf00      	nop
 80172f2:	e000      	b.n	80172f6 <tcp_parseopt+0xd2>
            return;
 80172f4:	bf00      	nop
      }
    }
  }
}
 80172f6:	3710      	adds	r7, #16
 80172f8:	46bd      	mov	sp, r7
 80172fa:	bd80      	pop	{r7, pc}
 80172fc:	08023480 	.word	0x08023480
 8017300:	080238e4 	.word	0x080238e4
 8017304:	080234cc 	.word	0x080234cc
 8017308:	2000f36c 	.word	0x2000f36c
 801730c:	2000f374 	.word	0x2000f374

08017310 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8017310:	b480      	push	{r7}
 8017312:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8017314:	4b05      	ldr	r3, [pc, #20]	@ (801732c <tcp_trigger_input_pcb_close+0x1c>)
 8017316:	781b      	ldrb	r3, [r3, #0]
 8017318:	f043 0310 	orr.w	r3, r3, #16
 801731c:	b2da      	uxtb	r2, r3
 801731e:	4b03      	ldr	r3, [pc, #12]	@ (801732c <tcp_trigger_input_pcb_close+0x1c>)
 8017320:	701a      	strb	r2, [r3, #0]
}
 8017322:	bf00      	nop
 8017324:	46bd      	mov	sp, r7
 8017326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801732a:	4770      	bx	lr
 801732c:	2000f385 	.word	0x2000f385

08017330 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017330:	b580      	push	{r7, lr}
 8017332:	b084      	sub	sp, #16
 8017334:	af00      	add	r7, sp, #0
 8017336:	60f8      	str	r0, [r7, #12]
 8017338:	60b9      	str	r1, [r7, #8]
 801733a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801733c:	68fb      	ldr	r3, [r7, #12]
 801733e:	2b00      	cmp	r3, #0
 8017340:	d00a      	beq.n	8017358 <tcp_route+0x28>
 8017342:	68fb      	ldr	r3, [r7, #12]
 8017344:	7a1b      	ldrb	r3, [r3, #8]
 8017346:	2b00      	cmp	r3, #0
 8017348:	d006      	beq.n	8017358 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801734a:	68fb      	ldr	r3, [r7, #12]
 801734c:	7a1b      	ldrb	r3, [r3, #8]
 801734e:	4618      	mov	r0, r3
 8017350:	f7fa fd26 	bl	8011da0 <netif_get_by_index>
 8017354:	4603      	mov	r3, r0
 8017356:	e003      	b.n	8017360 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017358:	6878      	ldr	r0, [r7, #4]
 801735a:	f003 fe4d 	bl	801aff8 <ip4_route>
 801735e:	4603      	mov	r3, r0
  }
}
 8017360:	4618      	mov	r0, r3
 8017362:	3710      	adds	r7, #16
 8017364:	46bd      	mov	sp, r7
 8017366:	bd80      	pop	{r7, pc}

08017368 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017368:	b590      	push	{r4, r7, lr}
 801736a:	b087      	sub	sp, #28
 801736c:	af00      	add	r7, sp, #0
 801736e:	60f8      	str	r0, [r7, #12]
 8017370:	60b9      	str	r1, [r7, #8]
 8017372:	603b      	str	r3, [r7, #0]
 8017374:	4613      	mov	r3, r2
 8017376:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017378:	68fb      	ldr	r3, [r7, #12]
 801737a:	2b00      	cmp	r3, #0
 801737c:	d105      	bne.n	801738a <tcp_create_segment+0x22>
 801737e:	4b43      	ldr	r3, [pc, #268]	@ (801748c <tcp_create_segment+0x124>)
 8017380:	22a3      	movs	r2, #163	@ 0xa3
 8017382:	4943      	ldr	r1, [pc, #268]	@ (8017490 <tcp_create_segment+0x128>)
 8017384:	4843      	ldr	r0, [pc, #268]	@ (8017494 <tcp_create_segment+0x12c>)
 8017386:	f007 f835 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801738a:	68bb      	ldr	r3, [r7, #8]
 801738c:	2b00      	cmp	r3, #0
 801738e:	d105      	bne.n	801739c <tcp_create_segment+0x34>
 8017390:	4b3e      	ldr	r3, [pc, #248]	@ (801748c <tcp_create_segment+0x124>)
 8017392:	22a4      	movs	r2, #164	@ 0xa4
 8017394:	4940      	ldr	r1, [pc, #256]	@ (8017498 <tcp_create_segment+0x130>)
 8017396:	483f      	ldr	r0, [pc, #252]	@ (8017494 <tcp_create_segment+0x12c>)
 8017398:	f007 f82c 	bl	801e3f4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801739c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80173a0:	009b      	lsls	r3, r3, #2
 80173a2:	b2db      	uxtb	r3, r3
 80173a4:	f003 0304 	and.w	r3, r3, #4
 80173a8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80173aa:	2004      	movs	r0, #4
 80173ac:	f7fa f968 	bl	8011680 <memp_malloc>
 80173b0:	6138      	str	r0, [r7, #16]
 80173b2:	693b      	ldr	r3, [r7, #16]
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	d104      	bne.n	80173c2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80173b8:	68b8      	ldr	r0, [r7, #8]
 80173ba:	f7fb f8e9 	bl	8012590 <pbuf_free>
    return NULL;
 80173be:	2300      	movs	r3, #0
 80173c0:	e060      	b.n	8017484 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 80173c2:	693b      	ldr	r3, [r7, #16]
 80173c4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80173c8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80173ca:	693b      	ldr	r3, [r7, #16]
 80173cc:	2200      	movs	r2, #0
 80173ce:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80173d0:	693b      	ldr	r3, [r7, #16]
 80173d2:	68ba      	ldr	r2, [r7, #8]
 80173d4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80173d6:	68bb      	ldr	r3, [r7, #8]
 80173d8:	891a      	ldrh	r2, [r3, #8]
 80173da:	7dfb      	ldrb	r3, [r7, #23]
 80173dc:	b29b      	uxth	r3, r3
 80173de:	429a      	cmp	r2, r3
 80173e0:	d205      	bcs.n	80173ee <tcp_create_segment+0x86>
 80173e2:	4b2a      	ldr	r3, [pc, #168]	@ (801748c <tcp_create_segment+0x124>)
 80173e4:	22b0      	movs	r2, #176	@ 0xb0
 80173e6:	492d      	ldr	r1, [pc, #180]	@ (801749c <tcp_create_segment+0x134>)
 80173e8:	482a      	ldr	r0, [pc, #168]	@ (8017494 <tcp_create_segment+0x12c>)
 80173ea:	f007 f803 	bl	801e3f4 <iprintf>
  seg->len = p->tot_len - optlen;
 80173ee:	68bb      	ldr	r3, [r7, #8]
 80173f0:	891a      	ldrh	r2, [r3, #8]
 80173f2:	7dfb      	ldrb	r3, [r7, #23]
 80173f4:	b29b      	uxth	r3, r3
 80173f6:	1ad3      	subs	r3, r2, r3
 80173f8:	b29a      	uxth	r2, r3
 80173fa:	693b      	ldr	r3, [r7, #16]
 80173fc:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80173fe:	2114      	movs	r1, #20
 8017400:	68b8      	ldr	r0, [r7, #8]
 8017402:	f7fa fffd 	bl	8012400 <pbuf_add_header>
 8017406:	4603      	mov	r3, r0
 8017408:	2b00      	cmp	r3, #0
 801740a:	d004      	beq.n	8017416 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801740c:	6938      	ldr	r0, [r7, #16]
 801740e:	f7fd f804 	bl	801441a <tcp_seg_free>
    return NULL;
 8017412:	2300      	movs	r3, #0
 8017414:	e036      	b.n	8017484 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8017416:	693b      	ldr	r3, [r7, #16]
 8017418:	685b      	ldr	r3, [r3, #4]
 801741a:	685a      	ldr	r2, [r3, #4]
 801741c:	693b      	ldr	r3, [r7, #16]
 801741e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8017420:	68fb      	ldr	r3, [r7, #12]
 8017422:	8ada      	ldrh	r2, [r3, #22]
 8017424:	693b      	ldr	r3, [r7, #16]
 8017426:	68dc      	ldr	r4, [r3, #12]
 8017428:	4610      	mov	r0, r2
 801742a:	f7f9 fc55 	bl	8010cd8 <lwip_htons>
 801742e:	4603      	mov	r3, r0
 8017430:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8017432:	68fb      	ldr	r3, [r7, #12]
 8017434:	8b1a      	ldrh	r2, [r3, #24]
 8017436:	693b      	ldr	r3, [r7, #16]
 8017438:	68dc      	ldr	r4, [r3, #12]
 801743a:	4610      	mov	r0, r2
 801743c:	f7f9 fc4c 	bl	8010cd8 <lwip_htons>
 8017440:	4603      	mov	r3, r0
 8017442:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8017444:	693b      	ldr	r3, [r7, #16]
 8017446:	68dc      	ldr	r4, [r3, #12]
 8017448:	6838      	ldr	r0, [r7, #0]
 801744a:	f7f9 fc5b 	bl	8010d04 <lwip_htonl>
 801744e:	4603      	mov	r3, r0
 8017450:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8017452:	7dfb      	ldrb	r3, [r7, #23]
 8017454:	089b      	lsrs	r3, r3, #2
 8017456:	b2db      	uxtb	r3, r3
 8017458:	3305      	adds	r3, #5
 801745a:	b29b      	uxth	r3, r3
 801745c:	031b      	lsls	r3, r3, #12
 801745e:	b29a      	uxth	r2, r3
 8017460:	79fb      	ldrb	r3, [r7, #7]
 8017462:	b29b      	uxth	r3, r3
 8017464:	4313      	orrs	r3, r2
 8017466:	b29a      	uxth	r2, r3
 8017468:	693b      	ldr	r3, [r7, #16]
 801746a:	68dc      	ldr	r4, [r3, #12]
 801746c:	4610      	mov	r0, r2
 801746e:	f7f9 fc33 	bl	8010cd8 <lwip_htons>
 8017472:	4603      	mov	r3, r0
 8017474:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8017476:	693b      	ldr	r3, [r7, #16]
 8017478:	68db      	ldr	r3, [r3, #12]
 801747a:	2200      	movs	r2, #0
 801747c:	749a      	strb	r2, [r3, #18]
 801747e:	2200      	movs	r2, #0
 8017480:	74da      	strb	r2, [r3, #19]
  return seg;
 8017482:	693b      	ldr	r3, [r7, #16]
}
 8017484:	4618      	mov	r0, r3
 8017486:	371c      	adds	r7, #28
 8017488:	46bd      	mov	sp, r7
 801748a:	bd90      	pop	{r4, r7, pc}
 801748c:	08023900 	.word	0x08023900
 8017490:	08023934 	.word	0x08023934
 8017494:	08023954 	.word	0x08023954
 8017498:	0802397c 	.word	0x0802397c
 801749c:	080239a0 	.word	0x080239a0

080174a0 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80174a0:	b580      	push	{r7, lr}
 80174a2:	b086      	sub	sp, #24
 80174a4:	af00      	add	r7, sp, #0
 80174a6:	607b      	str	r3, [r7, #4]
 80174a8:	4603      	mov	r3, r0
 80174aa:	73fb      	strb	r3, [r7, #15]
 80174ac:	460b      	mov	r3, r1
 80174ae:	81bb      	strh	r3, [r7, #12]
 80174b0:	4613      	mov	r3, r2
 80174b2:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80174b4:	89bb      	ldrh	r3, [r7, #12]
 80174b6:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80174b8:	687b      	ldr	r3, [r7, #4]
 80174ba:	2b00      	cmp	r3, #0
 80174bc:	d105      	bne.n	80174ca <tcp_pbuf_prealloc+0x2a>
 80174be:	4b30      	ldr	r3, [pc, #192]	@ (8017580 <tcp_pbuf_prealloc+0xe0>)
 80174c0:	22e8      	movs	r2, #232	@ 0xe8
 80174c2:	4930      	ldr	r1, [pc, #192]	@ (8017584 <tcp_pbuf_prealloc+0xe4>)
 80174c4:	4830      	ldr	r0, [pc, #192]	@ (8017588 <tcp_pbuf_prealloc+0xe8>)
 80174c6:	f006 ff95 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80174ca:	6a3b      	ldr	r3, [r7, #32]
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d105      	bne.n	80174dc <tcp_pbuf_prealloc+0x3c>
 80174d0:	4b2b      	ldr	r3, [pc, #172]	@ (8017580 <tcp_pbuf_prealloc+0xe0>)
 80174d2:	22e9      	movs	r2, #233	@ 0xe9
 80174d4:	492d      	ldr	r1, [pc, #180]	@ (801758c <tcp_pbuf_prealloc+0xec>)
 80174d6:	482c      	ldr	r0, [pc, #176]	@ (8017588 <tcp_pbuf_prealloc+0xe8>)
 80174d8:	f006 ff8c 	bl	801e3f4 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80174dc:	89ba      	ldrh	r2, [r7, #12]
 80174de:	897b      	ldrh	r3, [r7, #10]
 80174e0:	429a      	cmp	r2, r3
 80174e2:	d221      	bcs.n	8017528 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80174e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80174e8:	f003 0302 	and.w	r3, r3, #2
 80174ec:	2b00      	cmp	r3, #0
 80174ee:	d111      	bne.n	8017514 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80174f0:	6a3b      	ldr	r3, [r7, #32]
 80174f2:	8b5b      	ldrh	r3, [r3, #26]
 80174f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80174f8:	2b00      	cmp	r3, #0
 80174fa:	d115      	bne.n	8017528 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80174fc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017500:	2b00      	cmp	r3, #0
 8017502:	d007      	beq.n	8017514 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8017504:	6a3b      	ldr	r3, [r7, #32]
 8017506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8017508:	2b00      	cmp	r3, #0
 801750a:	d103      	bne.n	8017514 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 801750c:	6a3b      	ldr	r3, [r7, #32]
 801750e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 8017510:	2b00      	cmp	r3, #0
 8017512:	d009      	beq.n	8017528 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8017514:	89bb      	ldrh	r3, [r7, #12]
 8017516:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 801751a:	f023 0203 	bic.w	r2, r3, #3
 801751e:	897b      	ldrh	r3, [r7, #10]
 8017520:	4293      	cmp	r3, r2
 8017522:	bf28      	it	cs
 8017524:	4613      	movcs	r3, r2
 8017526:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8017528:	8af9      	ldrh	r1, [r7, #22]
 801752a:	7bfb      	ldrb	r3, [r7, #15]
 801752c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017530:	4618      	mov	r0, r3
 8017532:	f7fa fd17 	bl	8011f64 <pbuf_alloc>
 8017536:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017538:	693b      	ldr	r3, [r7, #16]
 801753a:	2b00      	cmp	r3, #0
 801753c:	d101      	bne.n	8017542 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801753e:	2300      	movs	r3, #0
 8017540:	e019      	b.n	8017576 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8017542:	693b      	ldr	r3, [r7, #16]
 8017544:	681b      	ldr	r3, [r3, #0]
 8017546:	2b00      	cmp	r3, #0
 8017548:	d006      	beq.n	8017558 <tcp_pbuf_prealloc+0xb8>
 801754a:	4b0d      	ldr	r3, [pc, #52]	@ (8017580 <tcp_pbuf_prealloc+0xe0>)
 801754c:	f240 120b 	movw	r2, #267	@ 0x10b
 8017550:	490f      	ldr	r1, [pc, #60]	@ (8017590 <tcp_pbuf_prealloc+0xf0>)
 8017552:	480d      	ldr	r0, [pc, #52]	@ (8017588 <tcp_pbuf_prealloc+0xe8>)
 8017554:	f006 ff4e 	bl	801e3f4 <iprintf>
  *oversize = p->len - length;
 8017558:	693b      	ldr	r3, [r7, #16]
 801755a:	895a      	ldrh	r2, [r3, #10]
 801755c:	89bb      	ldrh	r3, [r7, #12]
 801755e:	1ad3      	subs	r3, r2, r3
 8017560:	b29a      	uxth	r2, r3
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8017566:	693b      	ldr	r3, [r7, #16]
 8017568:	89ba      	ldrh	r2, [r7, #12]
 801756a:	811a      	strh	r2, [r3, #8]
 801756c:	693b      	ldr	r3, [r7, #16]
 801756e:	891a      	ldrh	r2, [r3, #8]
 8017570:	693b      	ldr	r3, [r7, #16]
 8017572:	815a      	strh	r2, [r3, #10]
  return p;
 8017574:	693b      	ldr	r3, [r7, #16]
}
 8017576:	4618      	mov	r0, r3
 8017578:	3718      	adds	r7, #24
 801757a:	46bd      	mov	sp, r7
 801757c:	bd80      	pop	{r7, pc}
 801757e:	bf00      	nop
 8017580:	08023900 	.word	0x08023900
 8017584:	080239b8 	.word	0x080239b8
 8017588:	08023954 	.word	0x08023954
 801758c:	080239dc 	.word	0x080239dc
 8017590:	080239fc 	.word	0x080239fc

08017594 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8017594:	b580      	push	{r7, lr}
 8017596:	b082      	sub	sp, #8
 8017598:	af00      	add	r7, sp, #0
 801759a:	6078      	str	r0, [r7, #4]
 801759c:	460b      	mov	r3, r1
 801759e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	d106      	bne.n	80175b4 <tcp_write_checks+0x20>
 80175a6:	4b33      	ldr	r3, [pc, #204]	@ (8017674 <tcp_write_checks+0xe0>)
 80175a8:	f240 1233 	movw	r2, #307	@ 0x133
 80175ac:	4932      	ldr	r1, [pc, #200]	@ (8017678 <tcp_write_checks+0xe4>)
 80175ae:	4833      	ldr	r0, [pc, #204]	@ (801767c <tcp_write_checks+0xe8>)
 80175b0:	f006 ff20 	bl	801e3f4 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	7d1b      	ldrb	r3, [r3, #20]
 80175b8:	2b04      	cmp	r3, #4
 80175ba:	d00e      	beq.n	80175da <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80175c0:	2b07      	cmp	r3, #7
 80175c2:	d00a      	beq.n	80175da <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80175c4:	687b      	ldr	r3, [r7, #4]
 80175c6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80175c8:	2b02      	cmp	r3, #2
 80175ca:	d006      	beq.n	80175da <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80175d0:	2b03      	cmp	r3, #3
 80175d2:	d002      	beq.n	80175da <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80175d4:	f06f 030a 	mvn.w	r3, #10
 80175d8:	e048      	b.n	801766c <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80175da:	887b      	ldrh	r3, [r7, #2]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d101      	bne.n	80175e4 <tcp_write_checks+0x50>
    return ERR_OK;
 80175e0:	2300      	movs	r3, #0
 80175e2:	e043      	b.n	801766c <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80175ea:	887a      	ldrh	r2, [r7, #2]
 80175ec:	429a      	cmp	r2, r3
 80175ee:	d909      	bls.n	8017604 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	8b5b      	ldrh	r3, [r3, #26]
 80175f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80175f8:	b29a      	uxth	r2, r3
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80175fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017602:	e033      	b.n	801766c <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801760a:	2b08      	cmp	r3, #8
 801760c:	d909      	bls.n	8017622 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801760e:	687b      	ldr	r3, [r7, #4]
 8017610:	8b5b      	ldrh	r3, [r3, #26]
 8017612:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017616:	b29a      	uxth	r2, r3
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801761c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017620:	e024      	b.n	801766c <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017628:	2b00      	cmp	r3, #0
 801762a:	d00f      	beq.n	801764c <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017630:	2b00      	cmp	r3, #0
 8017632:	d11a      	bne.n	801766a <tcp_write_checks+0xd6>
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017638:	2b00      	cmp	r3, #0
 801763a:	d116      	bne.n	801766a <tcp_write_checks+0xd6>
 801763c:	4b0d      	ldr	r3, [pc, #52]	@ (8017674 <tcp_write_checks+0xe0>)
 801763e:	f240 1255 	movw	r2, #341	@ 0x155
 8017642:	490f      	ldr	r1, [pc, #60]	@ (8017680 <tcp_write_checks+0xec>)
 8017644:	480d      	ldr	r0, [pc, #52]	@ (801767c <tcp_write_checks+0xe8>)
 8017646:	f006 fed5 	bl	801e3f4 <iprintf>
 801764a:	e00e      	b.n	801766a <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017650:	2b00      	cmp	r3, #0
 8017652:	d103      	bne.n	801765c <tcp_write_checks+0xc8>
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017658:	2b00      	cmp	r3, #0
 801765a:	d006      	beq.n	801766a <tcp_write_checks+0xd6>
 801765c:	4b05      	ldr	r3, [pc, #20]	@ (8017674 <tcp_write_checks+0xe0>)
 801765e:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8017662:	4908      	ldr	r1, [pc, #32]	@ (8017684 <tcp_write_checks+0xf0>)
 8017664:	4805      	ldr	r0, [pc, #20]	@ (801767c <tcp_write_checks+0xe8>)
 8017666:	f006 fec5 	bl	801e3f4 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801766a:	2300      	movs	r3, #0
}
 801766c:	4618      	mov	r0, r3
 801766e:	3708      	adds	r7, #8
 8017670:	46bd      	mov	sp, r7
 8017672:	bd80      	pop	{r7, pc}
 8017674:	08023900 	.word	0x08023900
 8017678:	08023a10 	.word	0x08023a10
 801767c:	08023954 	.word	0x08023954
 8017680:	08023a30 	.word	0x08023a30
 8017684:	08023a6c 	.word	0x08023a6c

08017688 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8017688:	b590      	push	{r4, r7, lr}
 801768a:	b09b      	sub	sp, #108	@ 0x6c
 801768c:	af04      	add	r7, sp, #16
 801768e:	60f8      	str	r0, [r7, #12]
 8017690:	60b9      	str	r1, [r7, #8]
 8017692:	4611      	mov	r1, r2
 8017694:	461a      	mov	r2, r3
 8017696:	460b      	mov	r3, r1
 8017698:	80fb      	strh	r3, [r7, #6]
 801769a:	4613      	mov	r3, r2
 801769c:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801769e:	2300      	movs	r3, #0
 80176a0:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 80176a2:	2300      	movs	r3, #0
 80176a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80176a6:	2300      	movs	r3, #0
 80176a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80176aa:	2300      	movs	r3, #0
 80176ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80176ae:	2300      	movs	r3, #0
 80176b0:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 80176b2:	2300      	movs	r3, #0
 80176b4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 80176b8:	2300      	movs	r3, #0
 80176ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80176be:	2300      	movs	r3, #0
 80176c0:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80176c2:	2300      	movs	r3, #0
 80176c4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80176c6:	2300      	movs	r3, #0
 80176c8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80176ca:	68fb      	ldr	r3, [r7, #12]
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d109      	bne.n	80176e4 <tcp_write+0x5c>
 80176d0:	4ba4      	ldr	r3, [pc, #656]	@ (8017964 <tcp_write+0x2dc>)
 80176d2:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 80176d6:	49a4      	ldr	r1, [pc, #656]	@ (8017968 <tcp_write+0x2e0>)
 80176d8:	48a4      	ldr	r0, [pc, #656]	@ (801796c <tcp_write+0x2e4>)
 80176da:	f006 fe8b 	bl	801e3f4 <iprintf>
 80176de:	f06f 030f 	mvn.w	r3, #15
 80176e2:	e32a      	b.n	8017d3a <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80176e4:	68fb      	ldr	r3, [r7, #12]
 80176e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80176ea:	085b      	lsrs	r3, r3, #1
 80176ec:	b29a      	uxth	r2, r3
 80176ee:	68fb      	ldr	r3, [r7, #12]
 80176f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80176f2:	4293      	cmp	r3, r2
 80176f4:	bf28      	it	cs
 80176f6:	4613      	movcs	r3, r2
 80176f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80176fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	d102      	bne.n	8017706 <tcp_write+0x7e>
 8017700:	68fb      	ldr	r3, [r7, #12]
 8017702:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017704:	e000      	b.n	8017708 <tcp_write+0x80>
 8017706:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8017708:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801770a:	68bb      	ldr	r3, [r7, #8]
 801770c:	2b00      	cmp	r3, #0
 801770e:	d109      	bne.n	8017724 <tcp_write+0x9c>
 8017710:	4b94      	ldr	r3, [pc, #592]	@ (8017964 <tcp_write+0x2dc>)
 8017712:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8017716:	4996      	ldr	r1, [pc, #600]	@ (8017970 <tcp_write+0x2e8>)
 8017718:	4894      	ldr	r0, [pc, #592]	@ (801796c <tcp_write+0x2e4>)
 801771a:	f006 fe6b 	bl	801e3f4 <iprintf>
 801771e:	f06f 030f 	mvn.w	r3, #15
 8017722:	e30a      	b.n	8017d3a <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8017724:	88fb      	ldrh	r3, [r7, #6]
 8017726:	4619      	mov	r1, r3
 8017728:	68f8      	ldr	r0, [r7, #12]
 801772a:	f7ff ff33 	bl	8017594 <tcp_write_checks>
 801772e:	4603      	mov	r3, r0
 8017730:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8017734:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8017738:	2b00      	cmp	r3, #0
 801773a:	d002      	beq.n	8017742 <tcp_write+0xba>
    return err;
 801773c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8017740:	e2fb      	b.n	8017d3a <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017748:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801774c:	2300      	movs	r3, #0
 801774e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8017752:	68fb      	ldr	r3, [r7, #12]
 8017754:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017756:	2b00      	cmp	r3, #0
 8017758:	f000 80f6 	beq.w	8017948 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801775c:	68fb      	ldr	r3, [r7, #12]
 801775e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017760:	653b      	str	r3, [r7, #80]	@ 0x50
 8017762:	e002      	b.n	801776a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8017764:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017766:	681b      	ldr	r3, [r3, #0]
 8017768:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801776a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801776c:	681b      	ldr	r3, [r3, #0]
 801776e:	2b00      	cmp	r3, #0
 8017770:	d1f8      	bne.n	8017764 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8017772:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017774:	7a9b      	ldrb	r3, [r3, #10]
 8017776:	009b      	lsls	r3, r3, #2
 8017778:	b29b      	uxth	r3, r3
 801777a:	f003 0304 	and.w	r3, r3, #4
 801777e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8017780:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017782:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017784:	891b      	ldrh	r3, [r3, #8]
 8017786:	4619      	mov	r1, r3
 8017788:	8c3b      	ldrh	r3, [r7, #32]
 801778a:	440b      	add	r3, r1
 801778c:	429a      	cmp	r2, r3
 801778e:	da06      	bge.n	801779e <tcp_write+0x116>
 8017790:	4b74      	ldr	r3, [pc, #464]	@ (8017964 <tcp_write+0x2dc>)
 8017792:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8017796:	4977      	ldr	r1, [pc, #476]	@ (8017974 <tcp_write+0x2ec>)
 8017798:	4874      	ldr	r0, [pc, #464]	@ (801796c <tcp_write+0x2e4>)
 801779a:	f006 fe2b 	bl	801e3f4 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801779e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80177a0:	891a      	ldrh	r2, [r3, #8]
 80177a2:	8c3b      	ldrh	r3, [r7, #32]
 80177a4:	4413      	add	r3, r2
 80177a6:	b29b      	uxth	r3, r3
 80177a8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80177aa:	1ad3      	subs	r3, r2, r3
 80177ac:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80177ae:	68fb      	ldr	r3, [r7, #12]
 80177b0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80177b4:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 80177b6:	8a7b      	ldrh	r3, [r7, #18]
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	d026      	beq.n	801780a <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 80177bc:	8a7b      	ldrh	r3, [r7, #18]
 80177be:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80177c0:	429a      	cmp	r2, r3
 80177c2:	d206      	bcs.n	80177d2 <tcp_write+0x14a>
 80177c4:	4b67      	ldr	r3, [pc, #412]	@ (8017964 <tcp_write+0x2dc>)
 80177c6:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 80177ca:	496b      	ldr	r1, [pc, #428]	@ (8017978 <tcp_write+0x2f0>)
 80177cc:	4867      	ldr	r0, [pc, #412]	@ (801796c <tcp_write+0x2e4>)
 80177ce:	f006 fe11 	bl	801e3f4 <iprintf>
      seg = last_unsent;
 80177d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80177d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80177d6:	8a7b      	ldrh	r3, [r7, #18]
 80177d8:	88fa      	ldrh	r2, [r7, #6]
 80177da:	4293      	cmp	r3, r2
 80177dc:	bf28      	it	cs
 80177de:	4613      	movcs	r3, r2
 80177e0:	b29b      	uxth	r3, r3
 80177e2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80177e4:	4293      	cmp	r3, r2
 80177e6:	bf28      	it	cs
 80177e8:	4613      	movcs	r3, r2
 80177ea:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 80177ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80177f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80177f2:	4413      	add	r3, r2
 80177f4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 80177f8:	8a7a      	ldrh	r2, [r7, #18]
 80177fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80177fc:	1ad3      	subs	r3, r2, r3
 80177fe:	b29b      	uxth	r3, r3
 8017800:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8017802:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8017804:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017806:	1ad3      	subs	r3, r2, r3
 8017808:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801780a:	8a7b      	ldrh	r3, [r7, #18]
 801780c:	2b00      	cmp	r3, #0
 801780e:	d00b      	beq.n	8017828 <tcp_write+0x1a0>
 8017810:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017814:	88fb      	ldrh	r3, [r7, #6]
 8017816:	429a      	cmp	r2, r3
 8017818:	d006      	beq.n	8017828 <tcp_write+0x1a0>
 801781a:	4b52      	ldr	r3, [pc, #328]	@ (8017964 <tcp_write+0x2dc>)
 801781c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017820:	4956      	ldr	r1, [pc, #344]	@ (801797c <tcp_write+0x2f4>)
 8017822:	4852      	ldr	r0, [pc, #328]	@ (801796c <tcp_write+0x2e4>)
 8017824:	f006 fde6 	bl	801e3f4 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8017828:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801782c:	88fb      	ldrh	r3, [r7, #6]
 801782e:	429a      	cmp	r2, r3
 8017830:	f080 8167 	bcs.w	8017b02 <tcp_write+0x47a>
 8017834:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017836:	2b00      	cmp	r3, #0
 8017838:	f000 8163 	beq.w	8017b02 <tcp_write+0x47a>
 801783c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801783e:	891b      	ldrh	r3, [r3, #8]
 8017840:	2b00      	cmp	r3, #0
 8017842:	f000 815e 	beq.w	8017b02 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8017846:	88fa      	ldrh	r2, [r7, #6]
 8017848:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801784c:	1ad2      	subs	r2, r2, r3
 801784e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017850:	4293      	cmp	r3, r2
 8017852:	bfa8      	it	ge
 8017854:	4613      	movge	r3, r2
 8017856:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8017858:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801785a:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801785c:	797b      	ldrb	r3, [r7, #5]
 801785e:	f003 0301 	and.w	r3, r3, #1
 8017862:	2b00      	cmp	r3, #0
 8017864:	d027      	beq.n	80178b6 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8017866:	f107 0012 	add.w	r0, r7, #18
 801786a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801786c:	8bf9      	ldrh	r1, [r7, #30]
 801786e:	2301      	movs	r3, #1
 8017870:	9302      	str	r3, [sp, #8]
 8017872:	797b      	ldrb	r3, [r7, #5]
 8017874:	9301      	str	r3, [sp, #4]
 8017876:	68fb      	ldr	r3, [r7, #12]
 8017878:	9300      	str	r3, [sp, #0]
 801787a:	4603      	mov	r3, r0
 801787c:	2000      	movs	r0, #0
 801787e:	f7ff fe0f 	bl	80174a0 <tcp_pbuf_prealloc>
 8017882:	6578      	str	r0, [r7, #84]	@ 0x54
 8017884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017886:	2b00      	cmp	r3, #0
 8017888:	f000 8225 	beq.w	8017cd6 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801788c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801788e:	6858      	ldr	r0, [r3, #4]
 8017890:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017894:	68ba      	ldr	r2, [r7, #8]
 8017896:	4413      	add	r3, r2
 8017898:	8bfa      	ldrh	r2, [r7, #30]
 801789a:	4619      	mov	r1, r3
 801789c:	f006 fea6 	bl	801e5ec <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80178a0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80178a2:	f7fa ff03 	bl	80126ac <pbuf_clen>
 80178a6:	4603      	mov	r3, r0
 80178a8:	461a      	mov	r2, r3
 80178aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80178ae:	4413      	add	r3, r2
 80178b0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80178b4:	e041      	b.n	801793a <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 80178b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80178b8:	685b      	ldr	r3, [r3, #4]
 80178ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80178bc:	e002      	b.n	80178c4 <tcp_write+0x23c>
 80178be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178c0:	681b      	ldr	r3, [r3, #0]
 80178c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80178c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178c6:	681b      	ldr	r3, [r3, #0]
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	d1f8      	bne.n	80178be <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80178cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178ce:	7b1b      	ldrb	r3, [r3, #12]
 80178d0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80178d4:	2b00      	cmp	r3, #0
 80178d6:	d115      	bne.n	8017904 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80178d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178da:	685b      	ldr	r3, [r3, #4]
 80178dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80178de:	8952      	ldrh	r2, [r2, #10]
 80178e0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80178e2:	68ba      	ldr	r2, [r7, #8]
 80178e4:	429a      	cmp	r2, r3
 80178e6:	d10d      	bne.n	8017904 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80178e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d006      	beq.n	80178fe <tcp_write+0x276>
 80178f0:	4b1c      	ldr	r3, [pc, #112]	@ (8017964 <tcp_write+0x2dc>)
 80178f2:	f240 2231 	movw	r2, #561	@ 0x231
 80178f6:	4922      	ldr	r1, [pc, #136]	@ (8017980 <tcp_write+0x2f8>)
 80178f8:	481c      	ldr	r0, [pc, #112]	@ (801796c <tcp_write+0x2e4>)
 80178fa:	f006 fd7b 	bl	801e3f4 <iprintf>
          extendlen = seglen;
 80178fe:	8bfb      	ldrh	r3, [r7, #30]
 8017900:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8017902:	e01a      	b.n	801793a <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8017904:	8bfb      	ldrh	r3, [r7, #30]
 8017906:	2201      	movs	r2, #1
 8017908:	4619      	mov	r1, r3
 801790a:	2000      	movs	r0, #0
 801790c:	f7fa fb2a 	bl	8011f64 <pbuf_alloc>
 8017910:	6578      	str	r0, [r7, #84]	@ 0x54
 8017912:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017914:	2b00      	cmp	r3, #0
 8017916:	f000 81e0 	beq.w	8017cda <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801791a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801791e:	68ba      	ldr	r2, [r7, #8]
 8017920:	441a      	add	r2, r3
 8017922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017924:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8017926:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8017928:	f7fa fec0 	bl	80126ac <pbuf_clen>
 801792c:	4603      	mov	r3, r0
 801792e:	461a      	mov	r2, r3
 8017930:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017934:	4413      	add	r3, r2
 8017936:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801793a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801793e:	8bfb      	ldrh	r3, [r7, #30]
 8017940:	4413      	add	r3, r2
 8017942:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8017946:	e0dc      	b.n	8017b02 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8017948:	68fb      	ldr	r3, [r7, #12]
 801794a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801794e:	2b00      	cmp	r3, #0
 8017950:	f000 80d7 	beq.w	8017b02 <tcp_write+0x47a>
 8017954:	4b03      	ldr	r3, [pc, #12]	@ (8017964 <tcp_write+0x2dc>)
 8017956:	f240 224a 	movw	r2, #586	@ 0x24a
 801795a:	490a      	ldr	r1, [pc, #40]	@ (8017984 <tcp_write+0x2fc>)
 801795c:	4803      	ldr	r0, [pc, #12]	@ (801796c <tcp_write+0x2e4>)
 801795e:	f006 fd49 	bl	801e3f4 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8017962:	e0ce      	b.n	8017b02 <tcp_write+0x47a>
 8017964:	08023900 	.word	0x08023900
 8017968:	08023aa0 	.word	0x08023aa0
 801796c:	08023954 	.word	0x08023954
 8017970:	08023ab8 	.word	0x08023ab8
 8017974:	08023aec 	.word	0x08023aec
 8017978:	08023b04 	.word	0x08023b04
 801797c:	08023b24 	.word	0x08023b24
 8017980:	08023b44 	.word	0x08023b44
 8017984:	08023b70 	.word	0x08023b70
    struct pbuf *p;
    u16_t left = len - pos;
 8017988:	88fa      	ldrh	r2, [r7, #6]
 801798a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801798e:	1ad3      	subs	r3, r2, r3
 8017990:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8017992:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017996:	b29b      	uxth	r3, r3
 8017998:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801799a:	1ad3      	subs	r3, r2, r3
 801799c:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801799e:	8b7a      	ldrh	r2, [r7, #26]
 80179a0:	8bbb      	ldrh	r3, [r7, #28]
 80179a2:	4293      	cmp	r3, r2
 80179a4:	bf28      	it	cs
 80179a6:	4613      	movcs	r3, r2
 80179a8:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80179aa:	797b      	ldrb	r3, [r7, #5]
 80179ac:	f003 0301 	and.w	r3, r3, #1
 80179b0:	2b00      	cmp	r3, #0
 80179b2:	d036      	beq.n	8017a22 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 80179b4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80179b8:	b29a      	uxth	r2, r3
 80179ba:	8b3b      	ldrh	r3, [r7, #24]
 80179bc:	4413      	add	r3, r2
 80179be:	b299      	uxth	r1, r3
 80179c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80179c2:	2b00      	cmp	r3, #0
 80179c4:	bf0c      	ite	eq
 80179c6:	2301      	moveq	r3, #1
 80179c8:	2300      	movne	r3, #0
 80179ca:	b2db      	uxtb	r3, r3
 80179cc:	f107 0012 	add.w	r0, r7, #18
 80179d0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80179d2:	9302      	str	r3, [sp, #8]
 80179d4:	797b      	ldrb	r3, [r7, #5]
 80179d6:	9301      	str	r3, [sp, #4]
 80179d8:	68fb      	ldr	r3, [r7, #12]
 80179da:	9300      	str	r3, [sp, #0]
 80179dc:	4603      	mov	r3, r0
 80179de:	2036      	movs	r0, #54	@ 0x36
 80179e0:	f7ff fd5e 	bl	80174a0 <tcp_pbuf_prealloc>
 80179e4:	6338      	str	r0, [r7, #48]	@ 0x30
 80179e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179e8:	2b00      	cmp	r3, #0
 80179ea:	f000 8178 	beq.w	8017cde <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80179ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179f0:	895b      	ldrh	r3, [r3, #10]
 80179f2:	8b3a      	ldrh	r2, [r7, #24]
 80179f4:	429a      	cmp	r2, r3
 80179f6:	d906      	bls.n	8017a06 <tcp_write+0x37e>
 80179f8:	4b8c      	ldr	r3, [pc, #560]	@ (8017c2c <tcp_write+0x5a4>)
 80179fa:	f240 2266 	movw	r2, #614	@ 0x266
 80179fe:	498c      	ldr	r1, [pc, #560]	@ (8017c30 <tcp_write+0x5a8>)
 8017a00:	488c      	ldr	r0, [pc, #560]	@ (8017c34 <tcp_write+0x5ac>)
 8017a02:	f006 fcf7 	bl	801e3f4 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8017a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a08:	685a      	ldr	r2, [r3, #4]
 8017a0a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017a0e:	18d0      	adds	r0, r2, r3
 8017a10:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017a14:	68ba      	ldr	r2, [r7, #8]
 8017a16:	4413      	add	r3, r2
 8017a18:	8b3a      	ldrh	r2, [r7, #24]
 8017a1a:	4619      	mov	r1, r3
 8017a1c:	f006 fde6 	bl	801e5ec <memcpy>
 8017a20:	e02f      	b.n	8017a82 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8017a22:	8a7b      	ldrh	r3, [r7, #18]
 8017a24:	2b00      	cmp	r3, #0
 8017a26:	d006      	beq.n	8017a36 <tcp_write+0x3ae>
 8017a28:	4b80      	ldr	r3, [pc, #512]	@ (8017c2c <tcp_write+0x5a4>)
 8017a2a:	f240 2271 	movw	r2, #625	@ 0x271
 8017a2e:	4982      	ldr	r1, [pc, #520]	@ (8017c38 <tcp_write+0x5b0>)
 8017a30:	4880      	ldr	r0, [pc, #512]	@ (8017c34 <tcp_write+0x5ac>)
 8017a32:	f006 fcdf 	bl	801e3f4 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8017a36:	8b3b      	ldrh	r3, [r7, #24]
 8017a38:	2201      	movs	r2, #1
 8017a3a:	4619      	mov	r1, r3
 8017a3c:	2036      	movs	r0, #54	@ 0x36
 8017a3e:	f7fa fa91 	bl	8011f64 <pbuf_alloc>
 8017a42:	6178      	str	r0, [r7, #20]
 8017a44:	697b      	ldr	r3, [r7, #20]
 8017a46:	2b00      	cmp	r3, #0
 8017a48:	f000 814b 	beq.w	8017ce2 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8017a4c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017a50:	68ba      	ldr	r2, [r7, #8]
 8017a52:	441a      	add	r2, r3
 8017a54:	697b      	ldr	r3, [r7, #20]
 8017a56:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8017a58:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017a5c:	b29b      	uxth	r3, r3
 8017a5e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017a62:	4619      	mov	r1, r3
 8017a64:	2036      	movs	r0, #54	@ 0x36
 8017a66:	f7fa fa7d 	bl	8011f64 <pbuf_alloc>
 8017a6a:	6338      	str	r0, [r7, #48]	@ 0x30
 8017a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a6e:	2b00      	cmp	r3, #0
 8017a70:	d103      	bne.n	8017a7a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8017a72:	6978      	ldr	r0, [r7, #20]
 8017a74:	f7fa fd8c 	bl	8012590 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8017a78:	e136      	b.n	8017ce8 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8017a7a:	6979      	ldr	r1, [r7, #20]
 8017a7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017a7e:	f7fa fe55 	bl	801272c <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8017a82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017a84:	f7fa fe12 	bl	80126ac <pbuf_clen>
 8017a88:	4603      	mov	r3, r0
 8017a8a:	461a      	mov	r2, r3
 8017a8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017a90:	4413      	add	r3, r2
 8017a92:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8017a96:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017a9a:	2b09      	cmp	r3, #9
 8017a9c:	d903      	bls.n	8017aa6 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8017a9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017aa0:	f7fa fd76 	bl	8012590 <pbuf_free>
      goto memerr;
 8017aa4:	e120      	b.n	8017ce8 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8017aa6:	68fb      	ldr	r3, [r7, #12]
 8017aa8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8017aaa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017aae:	441a      	add	r2, r3
 8017ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017ab4:	9300      	str	r3, [sp, #0]
 8017ab6:	4613      	mov	r3, r2
 8017ab8:	2200      	movs	r2, #0
 8017aba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017abc:	68f8      	ldr	r0, [r7, #12]
 8017abe:	f7ff fc53 	bl	8017368 <tcp_create_segment>
 8017ac2:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8017ac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017ac6:	2b00      	cmp	r3, #0
 8017ac8:	f000 810d 	beq.w	8017ce6 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8017acc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017ace:	2b00      	cmp	r3, #0
 8017ad0:	d102      	bne.n	8017ad8 <tcp_write+0x450>
      queue = seg;
 8017ad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017ad4:	647b      	str	r3, [r7, #68]	@ 0x44
 8017ad6:	e00c      	b.n	8017af2 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8017ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017ada:	2b00      	cmp	r3, #0
 8017adc:	d106      	bne.n	8017aec <tcp_write+0x464>
 8017ade:	4b53      	ldr	r3, [pc, #332]	@ (8017c2c <tcp_write+0x5a4>)
 8017ae0:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8017ae4:	4955      	ldr	r1, [pc, #340]	@ (8017c3c <tcp_write+0x5b4>)
 8017ae6:	4853      	ldr	r0, [pc, #332]	@ (8017c34 <tcp_write+0x5ac>)
 8017ae8:	f006 fc84 	bl	801e3f4 <iprintf>
      prev_seg->next = seg;
 8017aec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017aee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017af0:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8017af2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017af4:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8017af6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017afa:	8b3b      	ldrh	r3, [r7, #24]
 8017afc:	4413      	add	r3, r2
 8017afe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8017b02:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017b06:	88fb      	ldrh	r3, [r7, #6]
 8017b08:	429a      	cmp	r2, r3
 8017b0a:	f4ff af3d 	bcc.w	8017988 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8017b0e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017b10:	2b00      	cmp	r3, #0
 8017b12:	d02c      	beq.n	8017b6e <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8017b14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b16:	685b      	ldr	r3, [r3, #4]
 8017b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017b1a:	e01e      	b.n	8017b5a <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8017b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b1e:	891a      	ldrh	r2, [r3, #8]
 8017b20:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017b22:	4413      	add	r3, r2
 8017b24:	b29a      	uxth	r2, r3
 8017b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b28:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8017b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b2c:	681b      	ldr	r3, [r3, #0]
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	d110      	bne.n	8017b54 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8017b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b34:	685b      	ldr	r3, [r3, #4]
 8017b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017b38:	8952      	ldrh	r2, [r2, #10]
 8017b3a:	4413      	add	r3, r2
 8017b3c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8017b3e:	68b9      	ldr	r1, [r7, #8]
 8017b40:	4618      	mov	r0, r3
 8017b42:	f006 fd53 	bl	801e5ec <memcpy>
        p->len += oversize_used;
 8017b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b48:	895a      	ldrh	r2, [r3, #10]
 8017b4a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017b4c:	4413      	add	r3, r2
 8017b4e:	b29a      	uxth	r2, r3
 8017b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b52:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8017b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b56:	681b      	ldr	r3, [r3, #0]
 8017b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b5c:	2b00      	cmp	r3, #0
 8017b5e:	d1dd      	bne.n	8017b1c <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8017b60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b62:	891a      	ldrh	r2, [r3, #8]
 8017b64:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017b66:	4413      	add	r3, r2
 8017b68:	b29a      	uxth	r2, r3
 8017b6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b6c:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8017b6e:	8a7a      	ldrh	r2, [r7, #18]
 8017b70:	68fb      	ldr	r3, [r7, #12]
 8017b72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8017b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017b78:	2b00      	cmp	r3, #0
 8017b7a:	d018      	beq.n	8017bae <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8017b7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d106      	bne.n	8017b90 <tcp_write+0x508>
 8017b82:	4b2a      	ldr	r3, [pc, #168]	@ (8017c2c <tcp_write+0x5a4>)
 8017b84:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8017b88:	492d      	ldr	r1, [pc, #180]	@ (8017c40 <tcp_write+0x5b8>)
 8017b8a:	482a      	ldr	r0, [pc, #168]	@ (8017c34 <tcp_write+0x5ac>)
 8017b8c:	f006 fc32 	bl	801e3f4 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8017b90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b92:	685b      	ldr	r3, [r3, #4]
 8017b94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8017b96:	4618      	mov	r0, r3
 8017b98:	f7fa fdc8 	bl	801272c <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8017b9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017b9e:	891a      	ldrh	r2, [r3, #8]
 8017ba0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017ba2:	891b      	ldrh	r3, [r3, #8]
 8017ba4:	4413      	add	r3, r2
 8017ba6:	b29a      	uxth	r2, r3
 8017ba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017baa:	811a      	strh	r2, [r3, #8]
 8017bac:	e037      	b.n	8017c1e <tcp_write+0x596>
  } else if (extendlen > 0) {
 8017bae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017bb0:	2b00      	cmp	r3, #0
 8017bb2:	d034      	beq.n	8017c1e <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8017bb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	d003      	beq.n	8017bc2 <tcp_write+0x53a>
 8017bba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017bbc:	685b      	ldr	r3, [r3, #4]
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	d106      	bne.n	8017bd0 <tcp_write+0x548>
 8017bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8017c2c <tcp_write+0x5a4>)
 8017bc4:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8017bc8:	491e      	ldr	r1, [pc, #120]	@ (8017c44 <tcp_write+0x5bc>)
 8017bca:	481a      	ldr	r0, [pc, #104]	@ (8017c34 <tcp_write+0x5ac>)
 8017bcc:	f006 fc12 	bl	801e3f4 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8017bd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017bd2:	685b      	ldr	r3, [r3, #4]
 8017bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017bd6:	e009      	b.n	8017bec <tcp_write+0x564>
      p->tot_len += extendlen;
 8017bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bda:	891a      	ldrh	r2, [r3, #8]
 8017bdc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017bde:	4413      	add	r3, r2
 8017be0:	b29a      	uxth	r2, r3
 8017be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017be4:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8017be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017be8:	681b      	ldr	r3, [r3, #0]
 8017bea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bee:	681b      	ldr	r3, [r3, #0]
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	d1f1      	bne.n	8017bd8 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8017bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bf6:	891a      	ldrh	r2, [r3, #8]
 8017bf8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017bfa:	4413      	add	r3, r2
 8017bfc:	b29a      	uxth	r2, r3
 8017bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c00:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8017c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c04:	895a      	ldrh	r2, [r3, #10]
 8017c06:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017c08:	4413      	add	r3, r2
 8017c0a:	b29a      	uxth	r2, r3
 8017c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c0e:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8017c10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c12:	891a      	ldrh	r2, [r3, #8]
 8017c14:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017c16:	4413      	add	r3, r2
 8017c18:	b29a      	uxth	r2, r3
 8017c1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c1c:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8017c1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	d111      	bne.n	8017c48 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8017c24:	68fb      	ldr	r3, [r7, #12]
 8017c26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017c28:	66da      	str	r2, [r3, #108]	@ 0x6c
 8017c2a:	e010      	b.n	8017c4e <tcp_write+0x5c6>
 8017c2c:	08023900 	.word	0x08023900
 8017c30:	08023ba0 	.word	0x08023ba0
 8017c34:	08023954 	.word	0x08023954
 8017c38:	08023be0 	.word	0x08023be0
 8017c3c:	08023bf0 	.word	0x08023bf0
 8017c40:	08023c04 	.word	0x08023c04
 8017c44:	08023c3c 	.word	0x08023c3c
  } else {
    last_unsent->next = queue;
 8017c48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017c4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017c4c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8017c4e:	68fb      	ldr	r3, [r7, #12]
 8017c50:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8017c52:	88fb      	ldrh	r3, [r7, #6]
 8017c54:	441a      	add	r2, r3
 8017c56:	68fb      	ldr	r3, [r7, #12]
 8017c58:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8017c5a:	68fb      	ldr	r3, [r7, #12]
 8017c5c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017c60:	88fb      	ldrh	r3, [r7, #6]
 8017c62:	1ad3      	subs	r3, r2, r3
 8017c64:	b29a      	uxth	r2, r3
 8017c66:	68fb      	ldr	r3, [r7, #12]
 8017c68:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8017c6c:	68fb      	ldr	r3, [r7, #12]
 8017c6e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8017c72:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8017c76:	68fb      	ldr	r3, [r7, #12]
 8017c78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	d00e      	beq.n	8017c9e <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8017c80:	68fb      	ldr	r3, [r7, #12]
 8017c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017c84:	2b00      	cmp	r3, #0
 8017c86:	d10a      	bne.n	8017c9e <tcp_write+0x616>
 8017c88:	68fb      	ldr	r3, [r7, #12]
 8017c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017c8c:	2b00      	cmp	r3, #0
 8017c8e:	d106      	bne.n	8017c9e <tcp_write+0x616>
 8017c90:	4b2c      	ldr	r3, [pc, #176]	@ (8017d44 <tcp_write+0x6bc>)
 8017c92:	f240 3212 	movw	r2, #786	@ 0x312
 8017c96:	492c      	ldr	r1, [pc, #176]	@ (8017d48 <tcp_write+0x6c0>)
 8017c98:	482c      	ldr	r0, [pc, #176]	@ (8017d4c <tcp_write+0x6c4>)
 8017c9a:	f006 fbab 	bl	801e3f4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8017c9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017ca0:	2b00      	cmp	r3, #0
 8017ca2:	d016      	beq.n	8017cd2 <tcp_write+0x64a>
 8017ca4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017ca6:	68db      	ldr	r3, [r3, #12]
 8017ca8:	2b00      	cmp	r3, #0
 8017caa:	d012      	beq.n	8017cd2 <tcp_write+0x64a>
 8017cac:	797b      	ldrb	r3, [r7, #5]
 8017cae:	f003 0302 	and.w	r3, r3, #2
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	d10d      	bne.n	8017cd2 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8017cb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017cb8:	68db      	ldr	r3, [r3, #12]
 8017cba:	899b      	ldrh	r3, [r3, #12]
 8017cbc:	b29c      	uxth	r4, r3
 8017cbe:	2008      	movs	r0, #8
 8017cc0:	f7f9 f80a 	bl	8010cd8 <lwip_htons>
 8017cc4:	4603      	mov	r3, r0
 8017cc6:	461a      	mov	r2, r3
 8017cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017cca:	68db      	ldr	r3, [r3, #12]
 8017ccc:	4322      	orrs	r2, r4
 8017cce:	b292      	uxth	r2, r2
 8017cd0:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8017cd2:	2300      	movs	r3, #0
 8017cd4:	e031      	b.n	8017d3a <tcp_write+0x6b2>
          goto memerr;
 8017cd6:	bf00      	nop
 8017cd8:	e006      	b.n	8017ce8 <tcp_write+0x660>
            goto memerr;
 8017cda:	bf00      	nop
 8017cdc:	e004      	b.n	8017ce8 <tcp_write+0x660>
        goto memerr;
 8017cde:	bf00      	nop
 8017ce0:	e002      	b.n	8017ce8 <tcp_write+0x660>
        goto memerr;
 8017ce2:	bf00      	nop
 8017ce4:	e000      	b.n	8017ce8 <tcp_write+0x660>
      goto memerr;
 8017ce6:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017ce8:	68fb      	ldr	r3, [r7, #12]
 8017cea:	8b5b      	ldrh	r3, [r3, #26]
 8017cec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017cf0:	b29a      	uxth	r2, r3
 8017cf2:	68fb      	ldr	r3, [r7, #12]
 8017cf4:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8017cf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	d002      	beq.n	8017d02 <tcp_write+0x67a>
    pbuf_free(concat_p);
 8017cfc:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8017cfe:	f7fa fc47 	bl	8012590 <pbuf_free>
  }
  if (queue != NULL) {
 8017d02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d04:	2b00      	cmp	r3, #0
 8017d06:	d002      	beq.n	8017d0e <tcp_write+0x686>
    tcp_segs_free(queue);
 8017d08:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8017d0a:	f7fc fb71 	bl	80143f0 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8017d0e:	68fb      	ldr	r3, [r7, #12]
 8017d10:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017d14:	2b00      	cmp	r3, #0
 8017d16:	d00e      	beq.n	8017d36 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8017d18:	68fb      	ldr	r3, [r7, #12]
 8017d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017d1c:	2b00      	cmp	r3, #0
 8017d1e:	d10a      	bne.n	8017d36 <tcp_write+0x6ae>
 8017d20:	68fb      	ldr	r3, [r7, #12]
 8017d22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	d106      	bne.n	8017d36 <tcp_write+0x6ae>
 8017d28:	4b06      	ldr	r3, [pc, #24]	@ (8017d44 <tcp_write+0x6bc>)
 8017d2a:	f240 3227 	movw	r2, #807	@ 0x327
 8017d2e:	4906      	ldr	r1, [pc, #24]	@ (8017d48 <tcp_write+0x6c0>)
 8017d30:	4806      	ldr	r0, [pc, #24]	@ (8017d4c <tcp_write+0x6c4>)
 8017d32:	f006 fb5f 	bl	801e3f4 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8017d36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8017d3a:	4618      	mov	r0, r3
 8017d3c:	375c      	adds	r7, #92	@ 0x5c
 8017d3e:	46bd      	mov	sp, r7
 8017d40:	bd90      	pop	{r4, r7, pc}
 8017d42:	bf00      	nop
 8017d44:	08023900 	.word	0x08023900
 8017d48:	08023c74 	.word	0x08023c74
 8017d4c:	08023954 	.word	0x08023954

08017d50 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8017d50:	b590      	push	{r4, r7, lr}
 8017d52:	b08b      	sub	sp, #44	@ 0x2c
 8017d54:	af02      	add	r7, sp, #8
 8017d56:	6078      	str	r0, [r7, #4]
 8017d58:	460b      	mov	r3, r1
 8017d5a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8017d5c:	2300      	movs	r3, #0
 8017d5e:	61fb      	str	r3, [r7, #28]
 8017d60:	2300      	movs	r3, #0
 8017d62:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8017d64:	2300      	movs	r3, #0
 8017d66:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8017d68:	687b      	ldr	r3, [r7, #4]
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d106      	bne.n	8017d7c <tcp_split_unsent_seg+0x2c>
 8017d6e:	4b95      	ldr	r3, [pc, #596]	@ (8017fc4 <tcp_split_unsent_seg+0x274>)
 8017d70:	f240 324b 	movw	r2, #843	@ 0x34b
 8017d74:	4994      	ldr	r1, [pc, #592]	@ (8017fc8 <tcp_split_unsent_seg+0x278>)
 8017d76:	4895      	ldr	r0, [pc, #596]	@ (8017fcc <tcp_split_unsent_seg+0x27c>)
 8017d78:	f006 fb3c 	bl	801e3f4 <iprintf>

  useg = pcb->unsent;
 8017d7c:	687b      	ldr	r3, [r7, #4]
 8017d7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017d80:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8017d82:	697b      	ldr	r3, [r7, #20]
 8017d84:	2b00      	cmp	r3, #0
 8017d86:	d102      	bne.n	8017d8e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8017d88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017d8c:	e116      	b.n	8017fbc <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8017d8e:	887b      	ldrh	r3, [r7, #2]
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	d109      	bne.n	8017da8 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8017d94:	4b8b      	ldr	r3, [pc, #556]	@ (8017fc4 <tcp_split_unsent_seg+0x274>)
 8017d96:	f240 3253 	movw	r2, #851	@ 0x353
 8017d9a:	498d      	ldr	r1, [pc, #564]	@ (8017fd0 <tcp_split_unsent_seg+0x280>)
 8017d9c:	488b      	ldr	r0, [pc, #556]	@ (8017fcc <tcp_split_unsent_seg+0x27c>)
 8017d9e:	f006 fb29 	bl	801e3f4 <iprintf>
    return ERR_VAL;
 8017da2:	f06f 0305 	mvn.w	r3, #5
 8017da6:	e109      	b.n	8017fbc <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8017da8:	697b      	ldr	r3, [r7, #20]
 8017daa:	891b      	ldrh	r3, [r3, #8]
 8017dac:	887a      	ldrh	r2, [r7, #2]
 8017dae:	429a      	cmp	r2, r3
 8017db0:	d301      	bcc.n	8017db6 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8017db2:	2300      	movs	r3, #0
 8017db4:	e102      	b.n	8017fbc <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8017db6:	687b      	ldr	r3, [r7, #4]
 8017db8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017dba:	887a      	ldrh	r2, [r7, #2]
 8017dbc:	429a      	cmp	r2, r3
 8017dbe:	d906      	bls.n	8017dce <tcp_split_unsent_seg+0x7e>
 8017dc0:	4b80      	ldr	r3, [pc, #512]	@ (8017fc4 <tcp_split_unsent_seg+0x274>)
 8017dc2:	f240 325b 	movw	r2, #859	@ 0x35b
 8017dc6:	4983      	ldr	r1, [pc, #524]	@ (8017fd4 <tcp_split_unsent_seg+0x284>)
 8017dc8:	4880      	ldr	r0, [pc, #512]	@ (8017fcc <tcp_split_unsent_seg+0x27c>)
 8017dca:	f006 fb13 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8017dce:	697b      	ldr	r3, [r7, #20]
 8017dd0:	891b      	ldrh	r3, [r3, #8]
 8017dd2:	2b00      	cmp	r3, #0
 8017dd4:	d106      	bne.n	8017de4 <tcp_split_unsent_seg+0x94>
 8017dd6:	4b7b      	ldr	r3, [pc, #492]	@ (8017fc4 <tcp_split_unsent_seg+0x274>)
 8017dd8:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8017ddc:	497e      	ldr	r1, [pc, #504]	@ (8017fd8 <tcp_split_unsent_seg+0x288>)
 8017dde:	487b      	ldr	r0, [pc, #492]	@ (8017fcc <tcp_split_unsent_seg+0x27c>)
 8017de0:	f006 fb08 	bl	801e3f4 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8017de4:	697b      	ldr	r3, [r7, #20]
 8017de6:	7a9b      	ldrb	r3, [r3, #10]
 8017de8:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8017dea:	7bfb      	ldrb	r3, [r7, #15]
 8017dec:	009b      	lsls	r3, r3, #2
 8017dee:	b2db      	uxtb	r3, r3
 8017df0:	f003 0304 	and.w	r3, r3, #4
 8017df4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8017df6:	697b      	ldr	r3, [r7, #20]
 8017df8:	891a      	ldrh	r2, [r3, #8]
 8017dfa:	887b      	ldrh	r3, [r7, #2]
 8017dfc:	1ad3      	subs	r3, r2, r3
 8017dfe:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8017e00:	7bbb      	ldrb	r3, [r7, #14]
 8017e02:	b29a      	uxth	r2, r3
 8017e04:	89bb      	ldrh	r3, [r7, #12]
 8017e06:	4413      	add	r3, r2
 8017e08:	b29b      	uxth	r3, r3
 8017e0a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017e0e:	4619      	mov	r1, r3
 8017e10:	2036      	movs	r0, #54	@ 0x36
 8017e12:	f7fa f8a7 	bl	8011f64 <pbuf_alloc>
 8017e16:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017e18:	693b      	ldr	r3, [r7, #16]
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	f000 80b7 	beq.w	8017f8e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8017e20:	697b      	ldr	r3, [r7, #20]
 8017e22:	685b      	ldr	r3, [r3, #4]
 8017e24:	891a      	ldrh	r2, [r3, #8]
 8017e26:	697b      	ldr	r3, [r7, #20]
 8017e28:	891b      	ldrh	r3, [r3, #8]
 8017e2a:	1ad3      	subs	r3, r2, r3
 8017e2c:	b29a      	uxth	r2, r3
 8017e2e:	887b      	ldrh	r3, [r7, #2]
 8017e30:	4413      	add	r3, r2
 8017e32:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8017e34:	697b      	ldr	r3, [r7, #20]
 8017e36:	6858      	ldr	r0, [r3, #4]
 8017e38:	693b      	ldr	r3, [r7, #16]
 8017e3a:	685a      	ldr	r2, [r3, #4]
 8017e3c:	7bbb      	ldrb	r3, [r7, #14]
 8017e3e:	18d1      	adds	r1, r2, r3
 8017e40:	897b      	ldrh	r3, [r7, #10]
 8017e42:	89ba      	ldrh	r2, [r7, #12]
 8017e44:	f7fa fdaa 	bl	801299c <pbuf_copy_partial>
 8017e48:	4603      	mov	r3, r0
 8017e4a:	461a      	mov	r2, r3
 8017e4c:	89bb      	ldrh	r3, [r7, #12]
 8017e4e:	4293      	cmp	r3, r2
 8017e50:	f040 809f 	bne.w	8017f92 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8017e54:	697b      	ldr	r3, [r7, #20]
 8017e56:	68db      	ldr	r3, [r3, #12]
 8017e58:	899b      	ldrh	r3, [r3, #12]
 8017e5a:	b29b      	uxth	r3, r3
 8017e5c:	4618      	mov	r0, r3
 8017e5e:	f7f8 ff3b 	bl	8010cd8 <lwip_htons>
 8017e62:	4603      	mov	r3, r0
 8017e64:	b2db      	uxtb	r3, r3
 8017e66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8017e6a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8017e6c:	2300      	movs	r3, #0
 8017e6e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8017e70:	7efb      	ldrb	r3, [r7, #27]
 8017e72:	f003 0308 	and.w	r3, r3, #8
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	d007      	beq.n	8017e8a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8017e7a:	7efb      	ldrb	r3, [r7, #27]
 8017e7c:	f023 0308 	bic.w	r3, r3, #8
 8017e80:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8017e82:	7ebb      	ldrb	r3, [r7, #26]
 8017e84:	f043 0308 	orr.w	r3, r3, #8
 8017e88:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8017e8a:	7efb      	ldrb	r3, [r7, #27]
 8017e8c:	f003 0301 	and.w	r3, r3, #1
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d007      	beq.n	8017ea4 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8017e94:	7efb      	ldrb	r3, [r7, #27]
 8017e96:	f023 0301 	bic.w	r3, r3, #1
 8017e9a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8017e9c:	7ebb      	ldrb	r3, [r7, #26]
 8017e9e:	f043 0301 	orr.w	r3, r3, #1
 8017ea2:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8017ea4:	697b      	ldr	r3, [r7, #20]
 8017ea6:	68db      	ldr	r3, [r3, #12]
 8017ea8:	685b      	ldr	r3, [r3, #4]
 8017eaa:	4618      	mov	r0, r3
 8017eac:	f7f8 ff2a 	bl	8010d04 <lwip_htonl>
 8017eb0:	4602      	mov	r2, r0
 8017eb2:	887b      	ldrh	r3, [r7, #2]
 8017eb4:	18d1      	adds	r1, r2, r3
 8017eb6:	7eba      	ldrb	r2, [r7, #26]
 8017eb8:	7bfb      	ldrb	r3, [r7, #15]
 8017eba:	9300      	str	r3, [sp, #0]
 8017ebc:	460b      	mov	r3, r1
 8017ebe:	6939      	ldr	r1, [r7, #16]
 8017ec0:	6878      	ldr	r0, [r7, #4]
 8017ec2:	f7ff fa51 	bl	8017368 <tcp_create_segment>
 8017ec6:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8017ec8:	69fb      	ldr	r3, [r7, #28]
 8017eca:	2b00      	cmp	r3, #0
 8017ecc:	d063      	beq.n	8017f96 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8017ece:	697b      	ldr	r3, [r7, #20]
 8017ed0:	685b      	ldr	r3, [r3, #4]
 8017ed2:	4618      	mov	r0, r3
 8017ed4:	f7fa fbea 	bl	80126ac <pbuf_clen>
 8017ed8:	4603      	mov	r3, r0
 8017eda:	461a      	mov	r2, r3
 8017edc:	687b      	ldr	r3, [r7, #4]
 8017ede:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017ee2:	1a9b      	subs	r3, r3, r2
 8017ee4:	b29a      	uxth	r2, r3
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8017eec:	697b      	ldr	r3, [r7, #20]
 8017eee:	6858      	ldr	r0, [r3, #4]
 8017ef0:	697b      	ldr	r3, [r7, #20]
 8017ef2:	685b      	ldr	r3, [r3, #4]
 8017ef4:	891a      	ldrh	r2, [r3, #8]
 8017ef6:	89bb      	ldrh	r3, [r7, #12]
 8017ef8:	1ad3      	subs	r3, r2, r3
 8017efa:	b29b      	uxth	r3, r3
 8017efc:	4619      	mov	r1, r3
 8017efe:	f7fa f98f 	bl	8012220 <pbuf_realloc>
  useg->len -= remainder;
 8017f02:	697b      	ldr	r3, [r7, #20]
 8017f04:	891a      	ldrh	r2, [r3, #8]
 8017f06:	89bb      	ldrh	r3, [r7, #12]
 8017f08:	1ad3      	subs	r3, r2, r3
 8017f0a:	b29a      	uxth	r2, r3
 8017f0c:	697b      	ldr	r3, [r7, #20]
 8017f0e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8017f10:	697b      	ldr	r3, [r7, #20]
 8017f12:	68db      	ldr	r3, [r3, #12]
 8017f14:	899b      	ldrh	r3, [r3, #12]
 8017f16:	b29c      	uxth	r4, r3
 8017f18:	7efb      	ldrb	r3, [r7, #27]
 8017f1a:	b29b      	uxth	r3, r3
 8017f1c:	4618      	mov	r0, r3
 8017f1e:	f7f8 fedb 	bl	8010cd8 <lwip_htons>
 8017f22:	4603      	mov	r3, r0
 8017f24:	461a      	mov	r2, r3
 8017f26:	697b      	ldr	r3, [r7, #20]
 8017f28:	68db      	ldr	r3, [r3, #12]
 8017f2a:	4322      	orrs	r2, r4
 8017f2c:	b292      	uxth	r2, r2
 8017f2e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8017f30:	697b      	ldr	r3, [r7, #20]
 8017f32:	685b      	ldr	r3, [r3, #4]
 8017f34:	4618      	mov	r0, r3
 8017f36:	f7fa fbb9 	bl	80126ac <pbuf_clen>
 8017f3a:	4603      	mov	r3, r0
 8017f3c:	461a      	mov	r2, r3
 8017f3e:	687b      	ldr	r3, [r7, #4]
 8017f40:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017f44:	4413      	add	r3, r2
 8017f46:	b29a      	uxth	r2, r3
 8017f48:	687b      	ldr	r3, [r7, #4]
 8017f4a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8017f4e:	69fb      	ldr	r3, [r7, #28]
 8017f50:	685b      	ldr	r3, [r3, #4]
 8017f52:	4618      	mov	r0, r3
 8017f54:	f7fa fbaa 	bl	80126ac <pbuf_clen>
 8017f58:	4603      	mov	r3, r0
 8017f5a:	461a      	mov	r2, r3
 8017f5c:	687b      	ldr	r3, [r7, #4]
 8017f5e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017f62:	4413      	add	r3, r2
 8017f64:	b29a      	uxth	r2, r3
 8017f66:	687b      	ldr	r3, [r7, #4]
 8017f68:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8017f6c:	697b      	ldr	r3, [r7, #20]
 8017f6e:	681a      	ldr	r2, [r3, #0]
 8017f70:	69fb      	ldr	r3, [r7, #28]
 8017f72:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8017f74:	697b      	ldr	r3, [r7, #20]
 8017f76:	69fa      	ldr	r2, [r7, #28]
 8017f78:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8017f7a:	69fb      	ldr	r3, [r7, #28]
 8017f7c:	681b      	ldr	r3, [r3, #0]
 8017f7e:	2b00      	cmp	r3, #0
 8017f80:	d103      	bne.n	8017f8a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8017f82:	687b      	ldr	r3, [r7, #4]
 8017f84:	2200      	movs	r2, #0
 8017f86:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8017f8a:	2300      	movs	r3, #0
 8017f8c:	e016      	b.n	8017fbc <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8017f8e:	bf00      	nop
 8017f90:	e002      	b.n	8017f98 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017f92:	bf00      	nop
 8017f94:	e000      	b.n	8017f98 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017f96:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8017f98:	69fb      	ldr	r3, [r7, #28]
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d006      	beq.n	8017fac <tcp_split_unsent_seg+0x25c>
 8017f9e:	4b09      	ldr	r3, [pc, #36]	@ (8017fc4 <tcp_split_unsent_seg+0x274>)
 8017fa0:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8017fa4:	490d      	ldr	r1, [pc, #52]	@ (8017fdc <tcp_split_unsent_seg+0x28c>)
 8017fa6:	4809      	ldr	r0, [pc, #36]	@ (8017fcc <tcp_split_unsent_seg+0x27c>)
 8017fa8:	f006 fa24 	bl	801e3f4 <iprintf>
  if (p != NULL) {
 8017fac:	693b      	ldr	r3, [r7, #16]
 8017fae:	2b00      	cmp	r3, #0
 8017fb0:	d002      	beq.n	8017fb8 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8017fb2:	6938      	ldr	r0, [r7, #16]
 8017fb4:	f7fa faec 	bl	8012590 <pbuf_free>
  }

  return ERR_MEM;
 8017fb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8017fbc:	4618      	mov	r0, r3
 8017fbe:	3724      	adds	r7, #36	@ 0x24
 8017fc0:	46bd      	mov	sp, r7
 8017fc2:	bd90      	pop	{r4, r7, pc}
 8017fc4:	08023900 	.word	0x08023900
 8017fc8:	08023c94 	.word	0x08023c94
 8017fcc:	08023954 	.word	0x08023954
 8017fd0:	08023cb8 	.word	0x08023cb8
 8017fd4:	08023cdc 	.word	0x08023cdc
 8017fd8:	08023cec 	.word	0x08023cec
 8017fdc:	08023cfc 	.word	0x08023cfc

08017fe0 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8017fe0:	b590      	push	{r4, r7, lr}
 8017fe2:	b085      	sub	sp, #20
 8017fe4:	af00      	add	r7, sp, #0
 8017fe6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	2b00      	cmp	r3, #0
 8017fec:	d106      	bne.n	8017ffc <tcp_send_fin+0x1c>
 8017fee:	4b21      	ldr	r3, [pc, #132]	@ (8018074 <tcp_send_fin+0x94>)
 8017ff0:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8017ff4:	4920      	ldr	r1, [pc, #128]	@ (8018078 <tcp_send_fin+0x98>)
 8017ff6:	4821      	ldr	r0, [pc, #132]	@ (801807c <tcp_send_fin+0x9c>)
 8017ff8:	f006 f9fc 	bl	801e3f4 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8017ffc:	687b      	ldr	r3, [r7, #4]
 8017ffe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018000:	2b00      	cmp	r3, #0
 8018002:	d02e      	beq.n	8018062 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018004:	687b      	ldr	r3, [r7, #4]
 8018006:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018008:	60fb      	str	r3, [r7, #12]
 801800a:	e002      	b.n	8018012 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801800c:	68fb      	ldr	r3, [r7, #12]
 801800e:	681b      	ldr	r3, [r3, #0]
 8018010:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018012:	68fb      	ldr	r3, [r7, #12]
 8018014:	681b      	ldr	r3, [r3, #0]
 8018016:	2b00      	cmp	r3, #0
 8018018:	d1f8      	bne.n	801800c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801801a:	68fb      	ldr	r3, [r7, #12]
 801801c:	68db      	ldr	r3, [r3, #12]
 801801e:	899b      	ldrh	r3, [r3, #12]
 8018020:	b29b      	uxth	r3, r3
 8018022:	4618      	mov	r0, r3
 8018024:	f7f8 fe58 	bl	8010cd8 <lwip_htons>
 8018028:	4603      	mov	r3, r0
 801802a:	b2db      	uxtb	r3, r3
 801802c:	f003 0307 	and.w	r3, r3, #7
 8018030:	2b00      	cmp	r3, #0
 8018032:	d116      	bne.n	8018062 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018034:	68fb      	ldr	r3, [r7, #12]
 8018036:	68db      	ldr	r3, [r3, #12]
 8018038:	899b      	ldrh	r3, [r3, #12]
 801803a:	b29c      	uxth	r4, r3
 801803c:	2001      	movs	r0, #1
 801803e:	f7f8 fe4b 	bl	8010cd8 <lwip_htons>
 8018042:	4603      	mov	r3, r0
 8018044:	461a      	mov	r2, r3
 8018046:	68fb      	ldr	r3, [r7, #12]
 8018048:	68db      	ldr	r3, [r3, #12]
 801804a:	4322      	orrs	r2, r4
 801804c:	b292      	uxth	r2, r2
 801804e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018050:	687b      	ldr	r3, [r7, #4]
 8018052:	8b5b      	ldrh	r3, [r3, #26]
 8018054:	f043 0320 	orr.w	r3, r3, #32
 8018058:	b29a      	uxth	r2, r3
 801805a:	687b      	ldr	r3, [r7, #4]
 801805c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801805e:	2300      	movs	r3, #0
 8018060:	e004      	b.n	801806c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018062:	2101      	movs	r1, #1
 8018064:	6878      	ldr	r0, [r7, #4]
 8018066:	f000 f80b 	bl	8018080 <tcp_enqueue_flags>
 801806a:	4603      	mov	r3, r0
}
 801806c:	4618      	mov	r0, r3
 801806e:	3714      	adds	r7, #20
 8018070:	46bd      	mov	sp, r7
 8018072:	bd90      	pop	{r4, r7, pc}
 8018074:	08023900 	.word	0x08023900
 8018078:	08023d08 	.word	0x08023d08
 801807c:	08023954 	.word	0x08023954

08018080 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018080:	b580      	push	{r7, lr}
 8018082:	b08a      	sub	sp, #40	@ 0x28
 8018084:	af02      	add	r7, sp, #8
 8018086:	6078      	str	r0, [r7, #4]
 8018088:	460b      	mov	r3, r1
 801808a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801808c:	2300      	movs	r3, #0
 801808e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018090:	2300      	movs	r3, #0
 8018092:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018094:	78fb      	ldrb	r3, [r7, #3]
 8018096:	f003 0303 	and.w	r3, r3, #3
 801809a:	2b00      	cmp	r3, #0
 801809c:	d106      	bne.n	80180ac <tcp_enqueue_flags+0x2c>
 801809e:	4b67      	ldr	r3, [pc, #412]	@ (801823c <tcp_enqueue_flags+0x1bc>)
 80180a0:	f240 4211 	movw	r2, #1041	@ 0x411
 80180a4:	4966      	ldr	r1, [pc, #408]	@ (8018240 <tcp_enqueue_flags+0x1c0>)
 80180a6:	4867      	ldr	r0, [pc, #412]	@ (8018244 <tcp_enqueue_flags+0x1c4>)
 80180a8:	f006 f9a4 	bl	801e3f4 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	2b00      	cmp	r3, #0
 80180b0:	d106      	bne.n	80180c0 <tcp_enqueue_flags+0x40>
 80180b2:	4b62      	ldr	r3, [pc, #392]	@ (801823c <tcp_enqueue_flags+0x1bc>)
 80180b4:	f240 4213 	movw	r2, #1043	@ 0x413
 80180b8:	4963      	ldr	r1, [pc, #396]	@ (8018248 <tcp_enqueue_flags+0x1c8>)
 80180ba:	4862      	ldr	r0, [pc, #392]	@ (8018244 <tcp_enqueue_flags+0x1c4>)
 80180bc:	f006 f99a 	bl	801e3f4 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80180c0:	78fb      	ldrb	r3, [r7, #3]
 80180c2:	f003 0302 	and.w	r3, r3, #2
 80180c6:	2b00      	cmp	r3, #0
 80180c8:	d001      	beq.n	80180ce <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80180ca:	2301      	movs	r3, #1
 80180cc:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80180ce:	7ffb      	ldrb	r3, [r7, #31]
 80180d0:	009b      	lsls	r3, r3, #2
 80180d2:	b2db      	uxtb	r3, r3
 80180d4:	f003 0304 	and.w	r3, r3, #4
 80180d8:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80180da:	7dfb      	ldrb	r3, [r7, #23]
 80180dc:	b29b      	uxth	r3, r3
 80180de:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80180e2:	4619      	mov	r1, r3
 80180e4:	2036      	movs	r0, #54	@ 0x36
 80180e6:	f7f9 ff3d 	bl	8011f64 <pbuf_alloc>
 80180ea:	6138      	str	r0, [r7, #16]
 80180ec:	693b      	ldr	r3, [r7, #16]
 80180ee:	2b00      	cmp	r3, #0
 80180f0:	d109      	bne.n	8018106 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	8b5b      	ldrh	r3, [r3, #26]
 80180f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80180fa:	b29a      	uxth	r2, r3
 80180fc:	687b      	ldr	r3, [r7, #4]
 80180fe:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018100:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018104:	e095      	b.n	8018232 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8018106:	693b      	ldr	r3, [r7, #16]
 8018108:	895a      	ldrh	r2, [r3, #10]
 801810a:	7dfb      	ldrb	r3, [r7, #23]
 801810c:	b29b      	uxth	r3, r3
 801810e:	429a      	cmp	r2, r3
 8018110:	d206      	bcs.n	8018120 <tcp_enqueue_flags+0xa0>
 8018112:	4b4a      	ldr	r3, [pc, #296]	@ (801823c <tcp_enqueue_flags+0x1bc>)
 8018114:	f240 4239 	movw	r2, #1081	@ 0x439
 8018118:	494c      	ldr	r1, [pc, #304]	@ (801824c <tcp_enqueue_flags+0x1cc>)
 801811a:	484a      	ldr	r0, [pc, #296]	@ (8018244 <tcp_enqueue_flags+0x1c4>)
 801811c:	f006 f96a 	bl	801e3f4 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8018124:	78fa      	ldrb	r2, [r7, #3]
 8018126:	7ffb      	ldrb	r3, [r7, #31]
 8018128:	9300      	str	r3, [sp, #0]
 801812a:	460b      	mov	r3, r1
 801812c:	6939      	ldr	r1, [r7, #16]
 801812e:	6878      	ldr	r0, [r7, #4]
 8018130:	f7ff f91a 	bl	8017368 <tcp_create_segment>
 8018134:	60f8      	str	r0, [r7, #12]
 8018136:	68fb      	ldr	r3, [r7, #12]
 8018138:	2b00      	cmp	r3, #0
 801813a:	d109      	bne.n	8018150 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801813c:	687b      	ldr	r3, [r7, #4]
 801813e:	8b5b      	ldrh	r3, [r3, #26]
 8018140:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018144:	b29a      	uxth	r2, r3
 8018146:	687b      	ldr	r3, [r7, #4]
 8018148:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801814a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801814e:	e070      	b.n	8018232 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018150:	68fb      	ldr	r3, [r7, #12]
 8018152:	68db      	ldr	r3, [r3, #12]
 8018154:	f003 0303 	and.w	r3, r3, #3
 8018158:	2b00      	cmp	r3, #0
 801815a:	d006      	beq.n	801816a <tcp_enqueue_flags+0xea>
 801815c:	4b37      	ldr	r3, [pc, #220]	@ (801823c <tcp_enqueue_flags+0x1bc>)
 801815e:	f240 4242 	movw	r2, #1090	@ 0x442
 8018162:	493b      	ldr	r1, [pc, #236]	@ (8018250 <tcp_enqueue_flags+0x1d0>)
 8018164:	4837      	ldr	r0, [pc, #220]	@ (8018244 <tcp_enqueue_flags+0x1c4>)
 8018166:	f006 f945 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801816a:	68fb      	ldr	r3, [r7, #12]
 801816c:	891b      	ldrh	r3, [r3, #8]
 801816e:	2b00      	cmp	r3, #0
 8018170:	d006      	beq.n	8018180 <tcp_enqueue_flags+0x100>
 8018172:	4b32      	ldr	r3, [pc, #200]	@ (801823c <tcp_enqueue_flags+0x1bc>)
 8018174:	f240 4243 	movw	r2, #1091	@ 0x443
 8018178:	4936      	ldr	r1, [pc, #216]	@ (8018254 <tcp_enqueue_flags+0x1d4>)
 801817a:	4832      	ldr	r0, [pc, #200]	@ (8018244 <tcp_enqueue_flags+0x1c4>)
 801817c:	f006 f93a 	bl	801e3f4 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018180:	687b      	ldr	r3, [r7, #4]
 8018182:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018184:	2b00      	cmp	r3, #0
 8018186:	d103      	bne.n	8018190 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8018188:	687b      	ldr	r3, [r7, #4]
 801818a:	68fa      	ldr	r2, [r7, #12]
 801818c:	66da      	str	r2, [r3, #108]	@ 0x6c
 801818e:	e00d      	b.n	80181ac <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018190:	687b      	ldr	r3, [r7, #4]
 8018192:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018194:	61bb      	str	r3, [r7, #24]
 8018196:	e002      	b.n	801819e <tcp_enqueue_flags+0x11e>
 8018198:	69bb      	ldr	r3, [r7, #24]
 801819a:	681b      	ldr	r3, [r3, #0]
 801819c:	61bb      	str	r3, [r7, #24]
 801819e:	69bb      	ldr	r3, [r7, #24]
 80181a0:	681b      	ldr	r3, [r3, #0]
 80181a2:	2b00      	cmp	r3, #0
 80181a4:	d1f8      	bne.n	8018198 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80181a6:	69bb      	ldr	r3, [r7, #24]
 80181a8:	68fa      	ldr	r2, [r7, #12]
 80181aa:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	2200      	movs	r2, #0
 80181b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80181b4:	78fb      	ldrb	r3, [r7, #3]
 80181b6:	f003 0302 	and.w	r3, r3, #2
 80181ba:	2b00      	cmp	r3, #0
 80181bc:	d104      	bne.n	80181c8 <tcp_enqueue_flags+0x148>
 80181be:	78fb      	ldrb	r3, [r7, #3]
 80181c0:	f003 0301 	and.w	r3, r3, #1
 80181c4:	2b00      	cmp	r3, #0
 80181c6:	d004      	beq.n	80181d2 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80181c8:	687b      	ldr	r3, [r7, #4]
 80181ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80181cc:	1c5a      	adds	r2, r3, #1
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80181d2:	78fb      	ldrb	r3, [r7, #3]
 80181d4:	f003 0301 	and.w	r3, r3, #1
 80181d8:	2b00      	cmp	r3, #0
 80181da:	d006      	beq.n	80181ea <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80181dc:	687b      	ldr	r3, [r7, #4]
 80181de:	8b5b      	ldrh	r3, [r3, #26]
 80181e0:	f043 0320 	orr.w	r3, r3, #32
 80181e4:	b29a      	uxth	r2, r3
 80181e6:	687b      	ldr	r3, [r7, #4]
 80181e8:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80181ea:	68fb      	ldr	r3, [r7, #12]
 80181ec:	685b      	ldr	r3, [r3, #4]
 80181ee:	4618      	mov	r0, r3
 80181f0:	f7fa fa5c 	bl	80126ac <pbuf_clen>
 80181f4:	4603      	mov	r3, r0
 80181f6:	461a      	mov	r2, r3
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80181fe:	4413      	add	r3, r2
 8018200:	b29a      	uxth	r2, r3
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801820e:	2b00      	cmp	r3, #0
 8018210:	d00e      	beq.n	8018230 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8018212:	687b      	ldr	r3, [r7, #4]
 8018214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018216:	2b00      	cmp	r3, #0
 8018218:	d10a      	bne.n	8018230 <tcp_enqueue_flags+0x1b0>
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801821e:	2b00      	cmp	r3, #0
 8018220:	d106      	bne.n	8018230 <tcp_enqueue_flags+0x1b0>
 8018222:	4b06      	ldr	r3, [pc, #24]	@ (801823c <tcp_enqueue_flags+0x1bc>)
 8018224:	f240 4265 	movw	r2, #1125	@ 0x465
 8018228:	490b      	ldr	r1, [pc, #44]	@ (8018258 <tcp_enqueue_flags+0x1d8>)
 801822a:	4806      	ldr	r0, [pc, #24]	@ (8018244 <tcp_enqueue_flags+0x1c4>)
 801822c:	f006 f8e2 	bl	801e3f4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018230:	2300      	movs	r3, #0
}
 8018232:	4618      	mov	r0, r3
 8018234:	3720      	adds	r7, #32
 8018236:	46bd      	mov	sp, r7
 8018238:	bd80      	pop	{r7, pc}
 801823a:	bf00      	nop
 801823c:	08023900 	.word	0x08023900
 8018240:	08023d24 	.word	0x08023d24
 8018244:	08023954 	.word	0x08023954
 8018248:	08023d7c 	.word	0x08023d7c
 801824c:	08023d9c 	.word	0x08023d9c
 8018250:	08023dd8 	.word	0x08023dd8
 8018254:	08023df0 	.word	0x08023df0
 8018258:	08023e1c 	.word	0x08023e1c

0801825c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801825c:	b5b0      	push	{r4, r5, r7, lr}
 801825e:	b08a      	sub	sp, #40	@ 0x28
 8018260:	af00      	add	r7, sp, #0
 8018262:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018264:	687b      	ldr	r3, [r7, #4]
 8018266:	2b00      	cmp	r3, #0
 8018268:	d106      	bne.n	8018278 <tcp_output+0x1c>
 801826a:	4b8a      	ldr	r3, [pc, #552]	@ (8018494 <tcp_output+0x238>)
 801826c:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8018270:	4989      	ldr	r1, [pc, #548]	@ (8018498 <tcp_output+0x23c>)
 8018272:	488a      	ldr	r0, [pc, #552]	@ (801849c <tcp_output+0x240>)
 8018274:	f006 f8be 	bl	801e3f4 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8018278:	687b      	ldr	r3, [r7, #4]
 801827a:	7d1b      	ldrb	r3, [r3, #20]
 801827c:	2b01      	cmp	r3, #1
 801827e:	d106      	bne.n	801828e <tcp_output+0x32>
 8018280:	4b84      	ldr	r3, [pc, #528]	@ (8018494 <tcp_output+0x238>)
 8018282:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8018286:	4986      	ldr	r1, [pc, #536]	@ (80184a0 <tcp_output+0x244>)
 8018288:	4884      	ldr	r0, [pc, #528]	@ (801849c <tcp_output+0x240>)
 801828a:	f006 f8b3 	bl	801e3f4 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801828e:	4b85      	ldr	r3, [pc, #532]	@ (80184a4 <tcp_output+0x248>)
 8018290:	681b      	ldr	r3, [r3, #0]
 8018292:	687a      	ldr	r2, [r7, #4]
 8018294:	429a      	cmp	r2, r3
 8018296:	d101      	bne.n	801829c <tcp_output+0x40>
    return ERR_OK;
 8018298:	2300      	movs	r3, #0
 801829a:	e1ce      	b.n	801863a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801829c:	687b      	ldr	r3, [r7, #4]
 801829e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80182a2:	687b      	ldr	r3, [r7, #4]
 80182a4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80182a8:	4293      	cmp	r3, r2
 80182aa:	bf28      	it	cs
 80182ac:	4613      	movcs	r3, r2
 80182ae:	b29b      	uxth	r3, r3
 80182b0:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80182b2:	687b      	ldr	r3, [r7, #4]
 80182b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80182b6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80182b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182ba:	2b00      	cmp	r3, #0
 80182bc:	d10b      	bne.n	80182d6 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	8b5b      	ldrh	r3, [r3, #26]
 80182c2:	f003 0302 	and.w	r3, r3, #2
 80182c6:	2b00      	cmp	r3, #0
 80182c8:	f000 81aa 	beq.w	8018620 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80182cc:	6878      	ldr	r0, [r7, #4]
 80182ce:	f000 fdcb 	bl	8018e68 <tcp_send_empty_ack>
 80182d2:	4603      	mov	r3, r0
 80182d4:	e1b1      	b.n	801863a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80182d6:	6879      	ldr	r1, [r7, #4]
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	3304      	adds	r3, #4
 80182dc:	461a      	mov	r2, r3
 80182de:	6878      	ldr	r0, [r7, #4]
 80182e0:	f7ff f826 	bl	8017330 <tcp_route>
 80182e4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80182e6:	697b      	ldr	r3, [r7, #20]
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	d102      	bne.n	80182f2 <tcp_output+0x96>
    return ERR_RTE;
 80182ec:	f06f 0303 	mvn.w	r3, #3
 80182f0:	e1a3      	b.n	801863a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d003      	beq.n	8018300 <tcp_output+0xa4>
 80182f8:	687b      	ldr	r3, [r7, #4]
 80182fa:	681b      	ldr	r3, [r3, #0]
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d111      	bne.n	8018324 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8018300:	697b      	ldr	r3, [r7, #20]
 8018302:	2b00      	cmp	r3, #0
 8018304:	d002      	beq.n	801830c <tcp_output+0xb0>
 8018306:	697b      	ldr	r3, [r7, #20]
 8018308:	3304      	adds	r3, #4
 801830a:	e000      	b.n	801830e <tcp_output+0xb2>
 801830c:	2300      	movs	r3, #0
 801830e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8018310:	693b      	ldr	r3, [r7, #16]
 8018312:	2b00      	cmp	r3, #0
 8018314:	d102      	bne.n	801831c <tcp_output+0xc0>
      return ERR_RTE;
 8018316:	f06f 0303 	mvn.w	r3, #3
 801831a:	e18e      	b.n	801863a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801831c:	693b      	ldr	r3, [r7, #16]
 801831e:	681a      	ldr	r2, [r3, #0]
 8018320:	687b      	ldr	r3, [r7, #4]
 8018322:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8018324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018326:	68db      	ldr	r3, [r3, #12]
 8018328:	685b      	ldr	r3, [r3, #4]
 801832a:	4618      	mov	r0, r3
 801832c:	f7f8 fcea 	bl	8010d04 <lwip_htonl>
 8018330:	4602      	mov	r2, r0
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018336:	1ad3      	subs	r3, r2, r3
 8018338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801833a:	8912      	ldrh	r2, [r2, #8]
 801833c:	4413      	add	r3, r2
 801833e:	69ba      	ldr	r2, [r7, #24]
 8018340:	429a      	cmp	r2, r3
 8018342:	d227      	bcs.n	8018394 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8018344:	687b      	ldr	r3, [r7, #4]
 8018346:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801834a:	461a      	mov	r2, r3
 801834c:	69bb      	ldr	r3, [r7, #24]
 801834e:	4293      	cmp	r3, r2
 8018350:	d114      	bne.n	801837c <tcp_output+0x120>
 8018352:	687b      	ldr	r3, [r7, #4]
 8018354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018356:	2b00      	cmp	r3, #0
 8018358:	d110      	bne.n	801837c <tcp_output+0x120>
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8018360:	2b00      	cmp	r3, #0
 8018362:	d10b      	bne.n	801837c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8018364:	687b      	ldr	r3, [r7, #4]
 8018366:	2200      	movs	r2, #0
 8018368:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	2201      	movs	r2, #1
 8018370:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	2200      	movs	r2, #0
 8018378:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	8b5b      	ldrh	r3, [r3, #26]
 8018380:	f003 0302 	and.w	r3, r3, #2
 8018384:	2b00      	cmp	r3, #0
 8018386:	f000 814d 	beq.w	8018624 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801838a:	6878      	ldr	r0, [r7, #4]
 801838c:	f000 fd6c 	bl	8018e68 <tcp_send_empty_ack>
 8018390:	4603      	mov	r3, r0
 8018392:	e152      	b.n	801863a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8018394:	687b      	ldr	r3, [r7, #4]
 8018396:	2200      	movs	r2, #0
 8018398:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80183a0:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80183a2:	6a3b      	ldr	r3, [r7, #32]
 80183a4:	2b00      	cmp	r3, #0
 80183a6:	f000 811c 	beq.w	80185e2 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80183aa:	e002      	b.n	80183b2 <tcp_output+0x156>
 80183ac:	6a3b      	ldr	r3, [r7, #32]
 80183ae:	681b      	ldr	r3, [r3, #0]
 80183b0:	623b      	str	r3, [r7, #32]
 80183b2:	6a3b      	ldr	r3, [r7, #32]
 80183b4:	681b      	ldr	r3, [r3, #0]
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	d1f8      	bne.n	80183ac <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80183ba:	e112      	b.n	80185e2 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80183bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183be:	68db      	ldr	r3, [r3, #12]
 80183c0:	899b      	ldrh	r3, [r3, #12]
 80183c2:	b29b      	uxth	r3, r3
 80183c4:	4618      	mov	r0, r3
 80183c6:	f7f8 fc87 	bl	8010cd8 <lwip_htons>
 80183ca:	4603      	mov	r3, r0
 80183cc:	b2db      	uxtb	r3, r3
 80183ce:	f003 0304 	and.w	r3, r3, #4
 80183d2:	2b00      	cmp	r3, #0
 80183d4:	d006      	beq.n	80183e4 <tcp_output+0x188>
 80183d6:	4b2f      	ldr	r3, [pc, #188]	@ (8018494 <tcp_output+0x238>)
 80183d8:	f240 5236 	movw	r2, #1334	@ 0x536
 80183dc:	4932      	ldr	r1, [pc, #200]	@ (80184a8 <tcp_output+0x24c>)
 80183de:	482f      	ldr	r0, [pc, #188]	@ (801849c <tcp_output+0x240>)
 80183e0:	f006 f808 	bl	801e3f4 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80183e4:	687b      	ldr	r3, [r7, #4]
 80183e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80183e8:	2b00      	cmp	r3, #0
 80183ea:	d01f      	beq.n	801842c <tcp_output+0x1d0>
 80183ec:	687b      	ldr	r3, [r7, #4]
 80183ee:	8b5b      	ldrh	r3, [r3, #26]
 80183f0:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d119      	bne.n	801842c <tcp_output+0x1d0>
 80183f8:	687b      	ldr	r3, [r7, #4]
 80183fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80183fc:	2b00      	cmp	r3, #0
 80183fe:	d00b      	beq.n	8018418 <tcp_output+0x1bc>
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018404:	681b      	ldr	r3, [r3, #0]
 8018406:	2b00      	cmp	r3, #0
 8018408:	d110      	bne.n	801842c <tcp_output+0x1d0>
 801840a:	687b      	ldr	r3, [r7, #4]
 801840c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801840e:	891a      	ldrh	r2, [r3, #8]
 8018410:	687b      	ldr	r3, [r7, #4]
 8018412:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018414:	429a      	cmp	r2, r3
 8018416:	d209      	bcs.n	801842c <tcp_output+0x1d0>
 8018418:	687b      	ldr	r3, [r7, #4]
 801841a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801841e:	2b00      	cmp	r3, #0
 8018420:	d004      	beq.n	801842c <tcp_output+0x1d0>
 8018422:	687b      	ldr	r3, [r7, #4]
 8018424:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018428:	2b08      	cmp	r3, #8
 801842a:	d901      	bls.n	8018430 <tcp_output+0x1d4>
 801842c:	2301      	movs	r3, #1
 801842e:	e000      	b.n	8018432 <tcp_output+0x1d6>
 8018430:	2300      	movs	r3, #0
 8018432:	2b00      	cmp	r3, #0
 8018434:	d106      	bne.n	8018444 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8018436:	687b      	ldr	r3, [r7, #4]
 8018438:	8b5b      	ldrh	r3, [r3, #26]
 801843a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801843e:	2b00      	cmp	r3, #0
 8018440:	f000 80e4 	beq.w	801860c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8018444:	687b      	ldr	r3, [r7, #4]
 8018446:	7d1b      	ldrb	r3, [r3, #20]
 8018448:	2b02      	cmp	r3, #2
 801844a:	d00d      	beq.n	8018468 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801844c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801844e:	68db      	ldr	r3, [r3, #12]
 8018450:	899b      	ldrh	r3, [r3, #12]
 8018452:	b29c      	uxth	r4, r3
 8018454:	2010      	movs	r0, #16
 8018456:	f7f8 fc3f 	bl	8010cd8 <lwip_htons>
 801845a:	4603      	mov	r3, r0
 801845c:	461a      	mov	r2, r3
 801845e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018460:	68db      	ldr	r3, [r3, #12]
 8018462:	4322      	orrs	r2, r4
 8018464:	b292      	uxth	r2, r2
 8018466:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8018468:	697a      	ldr	r2, [r7, #20]
 801846a:	6879      	ldr	r1, [r7, #4]
 801846c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801846e:	f000 f909 	bl	8018684 <tcp_output_segment>
 8018472:	4603      	mov	r3, r0
 8018474:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8018476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801847a:	2b00      	cmp	r3, #0
 801847c:	d016      	beq.n	80184ac <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801847e:	687b      	ldr	r3, [r7, #4]
 8018480:	8b5b      	ldrh	r3, [r3, #26]
 8018482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018486:	b29a      	uxth	r2, r3
 8018488:	687b      	ldr	r3, [r7, #4]
 801848a:	835a      	strh	r2, [r3, #26]
      return err;
 801848c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018490:	e0d3      	b.n	801863a <tcp_output+0x3de>
 8018492:	bf00      	nop
 8018494:	08023900 	.word	0x08023900
 8018498:	08023e44 	.word	0x08023e44
 801849c:	08023954 	.word	0x08023954
 80184a0:	08023e5c 	.word	0x08023e5c
 80184a4:	2000f38c 	.word	0x2000f38c
 80184a8:	08023e84 	.word	0x08023e84
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80184ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184ae:	681a      	ldr	r2, [r3, #0]
 80184b0:	687b      	ldr	r3, [r7, #4]
 80184b2:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	7d1b      	ldrb	r3, [r3, #20]
 80184b8:	2b02      	cmp	r3, #2
 80184ba:	d006      	beq.n	80184ca <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	8b5b      	ldrh	r3, [r3, #26]
 80184c0:	f023 0303 	bic.w	r3, r3, #3
 80184c4:	b29a      	uxth	r2, r3
 80184c6:	687b      	ldr	r3, [r7, #4]
 80184c8:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80184ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184cc:	68db      	ldr	r3, [r3, #12]
 80184ce:	685b      	ldr	r3, [r3, #4]
 80184d0:	4618      	mov	r0, r3
 80184d2:	f7f8 fc17 	bl	8010d04 <lwip_htonl>
 80184d6:	4604      	mov	r4, r0
 80184d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184da:	891b      	ldrh	r3, [r3, #8]
 80184dc:	461d      	mov	r5, r3
 80184de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184e0:	68db      	ldr	r3, [r3, #12]
 80184e2:	899b      	ldrh	r3, [r3, #12]
 80184e4:	b29b      	uxth	r3, r3
 80184e6:	4618      	mov	r0, r3
 80184e8:	f7f8 fbf6 	bl	8010cd8 <lwip_htons>
 80184ec:	4603      	mov	r3, r0
 80184ee:	b2db      	uxtb	r3, r3
 80184f0:	f003 0303 	and.w	r3, r3, #3
 80184f4:	2b00      	cmp	r3, #0
 80184f6:	d001      	beq.n	80184fc <tcp_output+0x2a0>
 80184f8:	2301      	movs	r3, #1
 80184fa:	e000      	b.n	80184fe <tcp_output+0x2a2>
 80184fc:	2300      	movs	r3, #0
 80184fe:	442b      	add	r3, r5
 8018500:	4423      	add	r3, r4
 8018502:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8018504:	687b      	ldr	r3, [r7, #4]
 8018506:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018508:	68bb      	ldr	r3, [r7, #8]
 801850a:	1ad3      	subs	r3, r2, r3
 801850c:	2b00      	cmp	r3, #0
 801850e:	da02      	bge.n	8018516 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	68ba      	ldr	r2, [r7, #8]
 8018514:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8018516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018518:	891b      	ldrh	r3, [r3, #8]
 801851a:	461c      	mov	r4, r3
 801851c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801851e:	68db      	ldr	r3, [r3, #12]
 8018520:	899b      	ldrh	r3, [r3, #12]
 8018522:	b29b      	uxth	r3, r3
 8018524:	4618      	mov	r0, r3
 8018526:	f7f8 fbd7 	bl	8010cd8 <lwip_htons>
 801852a:	4603      	mov	r3, r0
 801852c:	b2db      	uxtb	r3, r3
 801852e:	f003 0303 	and.w	r3, r3, #3
 8018532:	2b00      	cmp	r3, #0
 8018534:	d001      	beq.n	801853a <tcp_output+0x2de>
 8018536:	2301      	movs	r3, #1
 8018538:	e000      	b.n	801853c <tcp_output+0x2e0>
 801853a:	2300      	movs	r3, #0
 801853c:	4423      	add	r3, r4
 801853e:	2b00      	cmp	r3, #0
 8018540:	d049      	beq.n	80185d6 <tcp_output+0x37a>
      seg->next = NULL;
 8018542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018544:	2200      	movs	r2, #0
 8018546:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8018548:	687b      	ldr	r3, [r7, #4]
 801854a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801854c:	2b00      	cmp	r3, #0
 801854e:	d105      	bne.n	801855c <tcp_output+0x300>
        pcb->unacked = seg;
 8018550:	687b      	ldr	r3, [r7, #4]
 8018552:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018554:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8018556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018558:	623b      	str	r3, [r7, #32]
 801855a:	e03f      	b.n	80185dc <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801855c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801855e:	68db      	ldr	r3, [r3, #12]
 8018560:	685b      	ldr	r3, [r3, #4]
 8018562:	4618      	mov	r0, r3
 8018564:	f7f8 fbce 	bl	8010d04 <lwip_htonl>
 8018568:	4604      	mov	r4, r0
 801856a:	6a3b      	ldr	r3, [r7, #32]
 801856c:	68db      	ldr	r3, [r3, #12]
 801856e:	685b      	ldr	r3, [r3, #4]
 8018570:	4618      	mov	r0, r3
 8018572:	f7f8 fbc7 	bl	8010d04 <lwip_htonl>
 8018576:	4603      	mov	r3, r0
 8018578:	1ae3      	subs	r3, r4, r3
 801857a:	2b00      	cmp	r3, #0
 801857c:	da24      	bge.n	80185c8 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801857e:	687b      	ldr	r3, [r7, #4]
 8018580:	3370      	adds	r3, #112	@ 0x70
 8018582:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8018584:	e002      	b.n	801858c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8018586:	69fb      	ldr	r3, [r7, #28]
 8018588:	681b      	ldr	r3, [r3, #0]
 801858a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801858c:	69fb      	ldr	r3, [r7, #28]
 801858e:	681b      	ldr	r3, [r3, #0]
 8018590:	2b00      	cmp	r3, #0
 8018592:	d011      	beq.n	80185b8 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018594:	69fb      	ldr	r3, [r7, #28]
 8018596:	681b      	ldr	r3, [r3, #0]
 8018598:	68db      	ldr	r3, [r3, #12]
 801859a:	685b      	ldr	r3, [r3, #4]
 801859c:	4618      	mov	r0, r3
 801859e:	f7f8 fbb1 	bl	8010d04 <lwip_htonl>
 80185a2:	4604      	mov	r4, r0
 80185a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185a6:	68db      	ldr	r3, [r3, #12]
 80185a8:	685b      	ldr	r3, [r3, #4]
 80185aa:	4618      	mov	r0, r3
 80185ac:	f7f8 fbaa 	bl	8010d04 <lwip_htonl>
 80185b0:	4603      	mov	r3, r0
 80185b2:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80185b4:	2b00      	cmp	r3, #0
 80185b6:	dbe6      	blt.n	8018586 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80185b8:	69fb      	ldr	r3, [r7, #28]
 80185ba:	681a      	ldr	r2, [r3, #0]
 80185bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185be:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80185c0:	69fb      	ldr	r3, [r7, #28]
 80185c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80185c4:	601a      	str	r2, [r3, #0]
 80185c6:	e009      	b.n	80185dc <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80185c8:	6a3b      	ldr	r3, [r7, #32]
 80185ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80185cc:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80185ce:	6a3b      	ldr	r3, [r7, #32]
 80185d0:	681b      	ldr	r3, [r3, #0]
 80185d2:	623b      	str	r3, [r7, #32]
 80185d4:	e002      	b.n	80185dc <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80185d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80185d8:	f7fb ff1f 	bl	801441a <tcp_seg_free>
    }
    seg = pcb->unsent;
 80185dc:	687b      	ldr	r3, [r7, #4]
 80185de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80185e0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80185e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185e4:	2b00      	cmp	r3, #0
 80185e6:	d012      	beq.n	801860e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80185e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185ea:	68db      	ldr	r3, [r3, #12]
 80185ec:	685b      	ldr	r3, [r3, #4]
 80185ee:	4618      	mov	r0, r3
 80185f0:	f7f8 fb88 	bl	8010d04 <lwip_htonl>
 80185f4:	4602      	mov	r2, r0
 80185f6:	687b      	ldr	r3, [r7, #4]
 80185f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80185fa:	1ad3      	subs	r3, r2, r3
 80185fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80185fe:	8912      	ldrh	r2, [r2, #8]
 8018600:	4413      	add	r3, r2
  while (seg != NULL &&
 8018602:	69ba      	ldr	r2, [r7, #24]
 8018604:	429a      	cmp	r2, r3
 8018606:	f4bf aed9 	bcs.w	80183bc <tcp_output+0x160>
 801860a:	e000      	b.n	801860e <tcp_output+0x3b2>
      break;
 801860c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801860e:	687b      	ldr	r3, [r7, #4]
 8018610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018612:	2b00      	cmp	r3, #0
 8018614:	d108      	bne.n	8018628 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018616:	687b      	ldr	r3, [r7, #4]
 8018618:	2200      	movs	r2, #0
 801861a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801861e:	e004      	b.n	801862a <tcp_output+0x3ce>
    goto output_done;
 8018620:	bf00      	nop
 8018622:	e002      	b.n	801862a <tcp_output+0x3ce>
    goto output_done;
 8018624:	bf00      	nop
 8018626:	e000      	b.n	801862a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8018628:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	8b5b      	ldrh	r3, [r3, #26]
 801862e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8018632:	b29a      	uxth	r2, r3
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8018638:	2300      	movs	r3, #0
}
 801863a:	4618      	mov	r0, r3
 801863c:	3728      	adds	r7, #40	@ 0x28
 801863e:	46bd      	mov	sp, r7
 8018640:	bdb0      	pop	{r4, r5, r7, pc}
 8018642:	bf00      	nop

08018644 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8018644:	b580      	push	{r7, lr}
 8018646:	b082      	sub	sp, #8
 8018648:	af00      	add	r7, sp, #0
 801864a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801864c:	687b      	ldr	r3, [r7, #4]
 801864e:	2b00      	cmp	r3, #0
 8018650:	d106      	bne.n	8018660 <tcp_output_segment_busy+0x1c>
 8018652:	4b09      	ldr	r3, [pc, #36]	@ (8018678 <tcp_output_segment_busy+0x34>)
 8018654:	f240 529a 	movw	r2, #1434	@ 0x59a
 8018658:	4908      	ldr	r1, [pc, #32]	@ (801867c <tcp_output_segment_busy+0x38>)
 801865a:	4809      	ldr	r0, [pc, #36]	@ (8018680 <tcp_output_segment_busy+0x3c>)
 801865c:	f005 feca 	bl	801e3f4 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8018660:	687b      	ldr	r3, [r7, #4]
 8018662:	685b      	ldr	r3, [r3, #4]
 8018664:	7b9b      	ldrb	r3, [r3, #14]
 8018666:	2b01      	cmp	r3, #1
 8018668:	d001      	beq.n	801866e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801866a:	2301      	movs	r3, #1
 801866c:	e000      	b.n	8018670 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801866e:	2300      	movs	r3, #0
}
 8018670:	4618      	mov	r0, r3
 8018672:	3708      	adds	r7, #8
 8018674:	46bd      	mov	sp, r7
 8018676:	bd80      	pop	{r7, pc}
 8018678:	08023900 	.word	0x08023900
 801867c:	08023e9c 	.word	0x08023e9c
 8018680:	08023954 	.word	0x08023954

08018684 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8018684:	b5b0      	push	{r4, r5, r7, lr}
 8018686:	b08c      	sub	sp, #48	@ 0x30
 8018688:	af04      	add	r7, sp, #16
 801868a:	60f8      	str	r0, [r7, #12]
 801868c:	60b9      	str	r1, [r7, #8]
 801868e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8018690:	68fb      	ldr	r3, [r7, #12]
 8018692:	2b00      	cmp	r3, #0
 8018694:	d106      	bne.n	80186a4 <tcp_output_segment+0x20>
 8018696:	4b64      	ldr	r3, [pc, #400]	@ (8018828 <tcp_output_segment+0x1a4>)
 8018698:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801869c:	4963      	ldr	r1, [pc, #396]	@ (801882c <tcp_output_segment+0x1a8>)
 801869e:	4864      	ldr	r0, [pc, #400]	@ (8018830 <tcp_output_segment+0x1ac>)
 80186a0:	f005 fea8 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80186a4:	68bb      	ldr	r3, [r7, #8]
 80186a6:	2b00      	cmp	r3, #0
 80186a8:	d106      	bne.n	80186b8 <tcp_output_segment+0x34>
 80186aa:	4b5f      	ldr	r3, [pc, #380]	@ (8018828 <tcp_output_segment+0x1a4>)
 80186ac:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 80186b0:	4960      	ldr	r1, [pc, #384]	@ (8018834 <tcp_output_segment+0x1b0>)
 80186b2:	485f      	ldr	r0, [pc, #380]	@ (8018830 <tcp_output_segment+0x1ac>)
 80186b4:	f005 fe9e 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80186b8:	687b      	ldr	r3, [r7, #4]
 80186ba:	2b00      	cmp	r3, #0
 80186bc:	d106      	bne.n	80186cc <tcp_output_segment+0x48>
 80186be:	4b5a      	ldr	r3, [pc, #360]	@ (8018828 <tcp_output_segment+0x1a4>)
 80186c0:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80186c4:	495c      	ldr	r1, [pc, #368]	@ (8018838 <tcp_output_segment+0x1b4>)
 80186c6:	485a      	ldr	r0, [pc, #360]	@ (8018830 <tcp_output_segment+0x1ac>)
 80186c8:	f005 fe94 	bl	801e3f4 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80186cc:	68f8      	ldr	r0, [r7, #12]
 80186ce:	f7ff ffb9 	bl	8018644 <tcp_output_segment_busy>
 80186d2:	4603      	mov	r3, r0
 80186d4:	2b00      	cmp	r3, #0
 80186d6:	d001      	beq.n	80186dc <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80186d8:	2300      	movs	r3, #0
 80186da:	e0a1      	b.n	8018820 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80186dc:	68bb      	ldr	r3, [r7, #8]
 80186de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80186e0:	68fb      	ldr	r3, [r7, #12]
 80186e2:	68dc      	ldr	r4, [r3, #12]
 80186e4:	4610      	mov	r0, r2
 80186e6:	f7f8 fb0d 	bl	8010d04 <lwip_htonl>
 80186ea:	4603      	mov	r3, r0
 80186ec:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80186ee:	68bb      	ldr	r3, [r7, #8]
 80186f0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80186f2:	68fb      	ldr	r3, [r7, #12]
 80186f4:	68dc      	ldr	r4, [r3, #12]
 80186f6:	4610      	mov	r0, r2
 80186f8:	f7f8 faee 	bl	8010cd8 <lwip_htons>
 80186fc:	4603      	mov	r3, r0
 80186fe:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018700:	68bb      	ldr	r3, [r7, #8]
 8018702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018704:	68ba      	ldr	r2, [r7, #8]
 8018706:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8018708:	441a      	add	r2, r3
 801870a:	68bb      	ldr	r3, [r7, #8]
 801870c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	68db      	ldr	r3, [r3, #12]
 8018712:	3314      	adds	r3, #20
 8018714:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8018716:	68fb      	ldr	r3, [r7, #12]
 8018718:	7a9b      	ldrb	r3, [r3, #10]
 801871a:	f003 0301 	and.w	r3, r3, #1
 801871e:	2b00      	cmp	r3, #0
 8018720:	d015      	beq.n	801874e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8018722:	68bb      	ldr	r3, [r7, #8]
 8018724:	3304      	adds	r3, #4
 8018726:	461a      	mov	r2, r3
 8018728:	6879      	ldr	r1, [r7, #4]
 801872a:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801872e:	f7fc fa39 	bl	8014ba4 <tcp_eff_send_mss_netif>
 8018732:	4603      	mov	r3, r0
 8018734:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8018736:	8b7b      	ldrh	r3, [r7, #26]
 8018738:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801873c:	4618      	mov	r0, r3
 801873e:	f7f8 fae1 	bl	8010d04 <lwip_htonl>
 8018742:	4602      	mov	r2, r0
 8018744:	69fb      	ldr	r3, [r7, #28]
 8018746:	601a      	str	r2, [r3, #0]
    opts += 1;
 8018748:	69fb      	ldr	r3, [r7, #28]
 801874a:	3304      	adds	r3, #4
 801874c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801874e:	68bb      	ldr	r3, [r7, #8]
 8018750:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8018754:	2b00      	cmp	r3, #0
 8018756:	da02      	bge.n	801875e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8018758:	68bb      	ldr	r3, [r7, #8]
 801875a:	2200      	movs	r2, #0
 801875c:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801875e:	68bb      	ldr	r3, [r7, #8]
 8018760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018762:	2b00      	cmp	r3, #0
 8018764:	d10c      	bne.n	8018780 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8018766:	4b35      	ldr	r3, [pc, #212]	@ (801883c <tcp_output_segment+0x1b8>)
 8018768:	681a      	ldr	r2, [r3, #0]
 801876a:	68bb      	ldr	r3, [r7, #8]
 801876c:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801876e:	68fb      	ldr	r3, [r7, #12]
 8018770:	68db      	ldr	r3, [r3, #12]
 8018772:	685b      	ldr	r3, [r3, #4]
 8018774:	4618      	mov	r0, r3
 8018776:	f7f8 fac5 	bl	8010d04 <lwip_htonl>
 801877a:	4602      	mov	r2, r0
 801877c:	68bb      	ldr	r3, [r7, #8]
 801877e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8018780:	68fb      	ldr	r3, [r7, #12]
 8018782:	68da      	ldr	r2, [r3, #12]
 8018784:	68fb      	ldr	r3, [r7, #12]
 8018786:	685b      	ldr	r3, [r3, #4]
 8018788:	685b      	ldr	r3, [r3, #4]
 801878a:	1ad3      	subs	r3, r2, r3
 801878c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801878e:	68fb      	ldr	r3, [r7, #12]
 8018790:	685b      	ldr	r3, [r3, #4]
 8018792:	8959      	ldrh	r1, [r3, #10]
 8018794:	68fb      	ldr	r3, [r7, #12]
 8018796:	685b      	ldr	r3, [r3, #4]
 8018798:	8b3a      	ldrh	r2, [r7, #24]
 801879a:	1a8a      	subs	r2, r1, r2
 801879c:	b292      	uxth	r2, r2
 801879e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80187a0:	68fb      	ldr	r3, [r7, #12]
 80187a2:	685b      	ldr	r3, [r3, #4]
 80187a4:	8919      	ldrh	r1, [r3, #8]
 80187a6:	68fb      	ldr	r3, [r7, #12]
 80187a8:	685b      	ldr	r3, [r3, #4]
 80187aa:	8b3a      	ldrh	r2, [r7, #24]
 80187ac:	1a8a      	subs	r2, r1, r2
 80187ae:	b292      	uxth	r2, r2
 80187b0:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80187b2:	68fb      	ldr	r3, [r7, #12]
 80187b4:	685b      	ldr	r3, [r3, #4]
 80187b6:	68fa      	ldr	r2, [r7, #12]
 80187b8:	68d2      	ldr	r2, [r2, #12]
 80187ba:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80187bc:	68fb      	ldr	r3, [r7, #12]
 80187be:	68db      	ldr	r3, [r3, #12]
 80187c0:	2200      	movs	r2, #0
 80187c2:	741a      	strb	r2, [r3, #16]
 80187c4:	2200      	movs	r2, #0
 80187c6:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80187c8:	68fb      	ldr	r3, [r7, #12]
 80187ca:	68da      	ldr	r2, [r3, #12]
 80187cc:	68fb      	ldr	r3, [r7, #12]
 80187ce:	7a9b      	ldrb	r3, [r3, #10]
 80187d0:	f003 0301 	and.w	r3, r3, #1
 80187d4:	2b00      	cmp	r3, #0
 80187d6:	d001      	beq.n	80187dc <tcp_output_segment+0x158>
 80187d8:	2318      	movs	r3, #24
 80187da:	e000      	b.n	80187de <tcp_output_segment+0x15a>
 80187dc:	2314      	movs	r3, #20
 80187de:	4413      	add	r3, r2
 80187e0:	69fa      	ldr	r2, [r7, #28]
 80187e2:	429a      	cmp	r2, r3
 80187e4:	d006      	beq.n	80187f4 <tcp_output_segment+0x170>
 80187e6:	4b10      	ldr	r3, [pc, #64]	@ (8018828 <tcp_output_segment+0x1a4>)
 80187e8:	f240 621c 	movw	r2, #1564	@ 0x61c
 80187ec:	4914      	ldr	r1, [pc, #80]	@ (8018840 <tcp_output_segment+0x1bc>)
 80187ee:	4810      	ldr	r0, [pc, #64]	@ (8018830 <tcp_output_segment+0x1ac>)
 80187f0:	f005 fe00 	bl	801e3f4 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80187f4:	68fb      	ldr	r3, [r7, #12]
 80187f6:	6858      	ldr	r0, [r3, #4]
 80187f8:	68b9      	ldr	r1, [r7, #8]
 80187fa:	68bb      	ldr	r3, [r7, #8]
 80187fc:	1d1c      	adds	r4, r3, #4
 80187fe:	68bb      	ldr	r3, [r7, #8]
 8018800:	7add      	ldrb	r5, [r3, #11]
 8018802:	68bb      	ldr	r3, [r7, #8]
 8018804:	7a9b      	ldrb	r3, [r3, #10]
 8018806:	687a      	ldr	r2, [r7, #4]
 8018808:	9202      	str	r2, [sp, #8]
 801880a:	2206      	movs	r2, #6
 801880c:	9201      	str	r2, [sp, #4]
 801880e:	9300      	str	r3, [sp, #0]
 8018810:	462b      	mov	r3, r5
 8018812:	4622      	mov	r2, r4
 8018814:	f002 fdba 	bl	801b38c <ip4_output_if>
 8018818:	4603      	mov	r3, r0
 801881a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801881c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018820:	4618      	mov	r0, r3
 8018822:	3720      	adds	r7, #32
 8018824:	46bd      	mov	sp, r7
 8018826:	bdb0      	pop	{r4, r5, r7, pc}
 8018828:	08023900 	.word	0x08023900
 801882c:	08023ec4 	.word	0x08023ec4
 8018830:	08023954 	.word	0x08023954
 8018834:	08023ee4 	.word	0x08023ee4
 8018838:	08023f04 	.word	0x08023f04
 801883c:	2000f340 	.word	0x2000f340
 8018840:	08023f28 	.word	0x08023f28

08018844 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8018844:	b5b0      	push	{r4, r5, r7, lr}
 8018846:	b084      	sub	sp, #16
 8018848:	af00      	add	r7, sp, #0
 801884a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801884c:	687b      	ldr	r3, [r7, #4]
 801884e:	2b00      	cmp	r3, #0
 8018850:	d106      	bne.n	8018860 <tcp_rexmit_rto_prepare+0x1c>
 8018852:	4b31      	ldr	r3, [pc, #196]	@ (8018918 <tcp_rexmit_rto_prepare+0xd4>)
 8018854:	f240 6263 	movw	r2, #1635	@ 0x663
 8018858:	4930      	ldr	r1, [pc, #192]	@ (801891c <tcp_rexmit_rto_prepare+0xd8>)
 801885a:	4831      	ldr	r0, [pc, #196]	@ (8018920 <tcp_rexmit_rto_prepare+0xdc>)
 801885c:	f005 fdca 	bl	801e3f4 <iprintf>

  if (pcb->unacked == NULL) {
 8018860:	687b      	ldr	r3, [r7, #4]
 8018862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018864:	2b00      	cmp	r3, #0
 8018866:	d102      	bne.n	801886e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8018868:	f06f 0305 	mvn.w	r3, #5
 801886c:	e050      	b.n	8018910 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801886e:	687b      	ldr	r3, [r7, #4]
 8018870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018872:	60fb      	str	r3, [r7, #12]
 8018874:	e00b      	b.n	801888e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8018876:	68f8      	ldr	r0, [r7, #12]
 8018878:	f7ff fee4 	bl	8018644 <tcp_output_segment_busy>
 801887c:	4603      	mov	r3, r0
 801887e:	2b00      	cmp	r3, #0
 8018880:	d002      	beq.n	8018888 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8018882:	f06f 0305 	mvn.w	r3, #5
 8018886:	e043      	b.n	8018910 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8018888:	68fb      	ldr	r3, [r7, #12]
 801888a:	681b      	ldr	r3, [r3, #0]
 801888c:	60fb      	str	r3, [r7, #12]
 801888e:	68fb      	ldr	r3, [r7, #12]
 8018890:	681b      	ldr	r3, [r3, #0]
 8018892:	2b00      	cmp	r3, #0
 8018894:	d1ef      	bne.n	8018876 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8018896:	68f8      	ldr	r0, [r7, #12]
 8018898:	f7ff fed4 	bl	8018644 <tcp_output_segment_busy>
 801889c:	4603      	mov	r3, r0
 801889e:	2b00      	cmp	r3, #0
 80188a0:	d002      	beq.n	80188a8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80188a2:	f06f 0305 	mvn.w	r3, #5
 80188a6:	e033      	b.n	8018910 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80188ac:	68fb      	ldr	r3, [r7, #12]
 80188ae:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80188b0:	687b      	ldr	r3, [r7, #4]
 80188b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80188b4:	687b      	ldr	r3, [r7, #4]
 80188b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80188b8:	687b      	ldr	r3, [r7, #4]
 80188ba:	2200      	movs	r2, #0
 80188bc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80188be:	687b      	ldr	r3, [r7, #4]
 80188c0:	8b5b      	ldrh	r3, [r3, #26]
 80188c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80188c6:	b29a      	uxth	r2, r3
 80188c8:	687b      	ldr	r3, [r7, #4]
 80188ca:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80188cc:	68fb      	ldr	r3, [r7, #12]
 80188ce:	68db      	ldr	r3, [r3, #12]
 80188d0:	685b      	ldr	r3, [r3, #4]
 80188d2:	4618      	mov	r0, r3
 80188d4:	f7f8 fa16 	bl	8010d04 <lwip_htonl>
 80188d8:	4604      	mov	r4, r0
 80188da:	68fb      	ldr	r3, [r7, #12]
 80188dc:	891b      	ldrh	r3, [r3, #8]
 80188de:	461d      	mov	r5, r3
 80188e0:	68fb      	ldr	r3, [r7, #12]
 80188e2:	68db      	ldr	r3, [r3, #12]
 80188e4:	899b      	ldrh	r3, [r3, #12]
 80188e6:	b29b      	uxth	r3, r3
 80188e8:	4618      	mov	r0, r3
 80188ea:	f7f8 f9f5 	bl	8010cd8 <lwip_htons>
 80188ee:	4603      	mov	r3, r0
 80188f0:	b2db      	uxtb	r3, r3
 80188f2:	f003 0303 	and.w	r3, r3, #3
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	d001      	beq.n	80188fe <tcp_rexmit_rto_prepare+0xba>
 80188fa:	2301      	movs	r3, #1
 80188fc:	e000      	b.n	8018900 <tcp_rexmit_rto_prepare+0xbc>
 80188fe:	2300      	movs	r3, #0
 8018900:	442b      	add	r3, r5
 8018902:	18e2      	adds	r2, r4, r3
 8018904:	687b      	ldr	r3, [r7, #4]
 8018906:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	2200      	movs	r2, #0
 801890c:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801890e:	2300      	movs	r3, #0
}
 8018910:	4618      	mov	r0, r3
 8018912:	3710      	adds	r7, #16
 8018914:	46bd      	mov	sp, r7
 8018916:	bdb0      	pop	{r4, r5, r7, pc}
 8018918:	08023900 	.word	0x08023900
 801891c:	08023f3c 	.word	0x08023f3c
 8018920:	08023954 	.word	0x08023954

08018924 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8018924:	b580      	push	{r7, lr}
 8018926:	b082      	sub	sp, #8
 8018928:	af00      	add	r7, sp, #0
 801892a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801892c:	687b      	ldr	r3, [r7, #4]
 801892e:	2b00      	cmp	r3, #0
 8018930:	d106      	bne.n	8018940 <tcp_rexmit_rto_commit+0x1c>
 8018932:	4b0d      	ldr	r3, [pc, #52]	@ (8018968 <tcp_rexmit_rto_commit+0x44>)
 8018934:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8018938:	490c      	ldr	r1, [pc, #48]	@ (801896c <tcp_rexmit_rto_commit+0x48>)
 801893a:	480d      	ldr	r0, [pc, #52]	@ (8018970 <tcp_rexmit_rto_commit+0x4c>)
 801893c:	f005 fd5a 	bl	801e3f4 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8018940:	687b      	ldr	r3, [r7, #4]
 8018942:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018946:	2bff      	cmp	r3, #255	@ 0xff
 8018948:	d007      	beq.n	801895a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801894a:	687b      	ldr	r3, [r7, #4]
 801894c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018950:	3301      	adds	r3, #1
 8018952:	b2da      	uxtb	r2, r3
 8018954:	687b      	ldr	r3, [r7, #4]
 8018956:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801895a:	6878      	ldr	r0, [r7, #4]
 801895c:	f7ff fc7e 	bl	801825c <tcp_output>
}
 8018960:	bf00      	nop
 8018962:	3708      	adds	r7, #8
 8018964:	46bd      	mov	sp, r7
 8018966:	bd80      	pop	{r7, pc}
 8018968:	08023900 	.word	0x08023900
 801896c:	08023f60 	.word	0x08023f60
 8018970:	08023954 	.word	0x08023954

08018974 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8018974:	b580      	push	{r7, lr}
 8018976:	b082      	sub	sp, #8
 8018978:	af00      	add	r7, sp, #0
 801897a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801897c:	687b      	ldr	r3, [r7, #4]
 801897e:	2b00      	cmp	r3, #0
 8018980:	d106      	bne.n	8018990 <tcp_rexmit_rto+0x1c>
 8018982:	4b0a      	ldr	r3, [pc, #40]	@ (80189ac <tcp_rexmit_rto+0x38>)
 8018984:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8018988:	4909      	ldr	r1, [pc, #36]	@ (80189b0 <tcp_rexmit_rto+0x3c>)
 801898a:	480a      	ldr	r0, [pc, #40]	@ (80189b4 <tcp_rexmit_rto+0x40>)
 801898c:	f005 fd32 	bl	801e3f4 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8018990:	6878      	ldr	r0, [r7, #4]
 8018992:	f7ff ff57 	bl	8018844 <tcp_rexmit_rto_prepare>
 8018996:	4603      	mov	r3, r0
 8018998:	2b00      	cmp	r3, #0
 801899a:	d102      	bne.n	80189a2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801899c:	6878      	ldr	r0, [r7, #4]
 801899e:	f7ff ffc1 	bl	8018924 <tcp_rexmit_rto_commit>
  }
}
 80189a2:	bf00      	nop
 80189a4:	3708      	adds	r7, #8
 80189a6:	46bd      	mov	sp, r7
 80189a8:	bd80      	pop	{r7, pc}
 80189aa:	bf00      	nop
 80189ac:	08023900 	.word	0x08023900
 80189b0:	08023f84 	.word	0x08023f84
 80189b4:	08023954 	.word	0x08023954

080189b8 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80189b8:	b590      	push	{r4, r7, lr}
 80189ba:	b085      	sub	sp, #20
 80189bc:	af00      	add	r7, sp, #0
 80189be:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80189c0:	687b      	ldr	r3, [r7, #4]
 80189c2:	2b00      	cmp	r3, #0
 80189c4:	d106      	bne.n	80189d4 <tcp_rexmit+0x1c>
 80189c6:	4b2f      	ldr	r3, [pc, #188]	@ (8018a84 <tcp_rexmit+0xcc>)
 80189c8:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80189cc:	492e      	ldr	r1, [pc, #184]	@ (8018a88 <tcp_rexmit+0xd0>)
 80189ce:	482f      	ldr	r0, [pc, #188]	@ (8018a8c <tcp_rexmit+0xd4>)
 80189d0:	f005 fd10 	bl	801e3f4 <iprintf>

  if (pcb->unacked == NULL) {
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80189d8:	2b00      	cmp	r3, #0
 80189da:	d102      	bne.n	80189e2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80189dc:	f06f 0305 	mvn.w	r3, #5
 80189e0:	e04c      	b.n	8018a7c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80189e6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80189e8:	68b8      	ldr	r0, [r7, #8]
 80189ea:	f7ff fe2b 	bl	8018644 <tcp_output_segment_busy>
 80189ee:	4603      	mov	r3, r0
 80189f0:	2b00      	cmp	r3, #0
 80189f2:	d002      	beq.n	80189fa <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80189f4:	f06f 0305 	mvn.w	r3, #5
 80189f8:	e040      	b.n	8018a7c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80189fa:	68bb      	ldr	r3, [r7, #8]
 80189fc:	681a      	ldr	r2, [r3, #0]
 80189fe:	687b      	ldr	r3, [r7, #4]
 8018a00:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8018a02:	687b      	ldr	r3, [r7, #4]
 8018a04:	336c      	adds	r3, #108	@ 0x6c
 8018a06:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8018a08:	e002      	b.n	8018a10 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8018a0a:	68fb      	ldr	r3, [r7, #12]
 8018a0c:	681b      	ldr	r3, [r3, #0]
 8018a0e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8018a10:	68fb      	ldr	r3, [r7, #12]
 8018a12:	681b      	ldr	r3, [r3, #0]
 8018a14:	2b00      	cmp	r3, #0
 8018a16:	d011      	beq.n	8018a3c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8018a18:	68fb      	ldr	r3, [r7, #12]
 8018a1a:	681b      	ldr	r3, [r3, #0]
 8018a1c:	68db      	ldr	r3, [r3, #12]
 8018a1e:	685b      	ldr	r3, [r3, #4]
 8018a20:	4618      	mov	r0, r3
 8018a22:	f7f8 f96f 	bl	8010d04 <lwip_htonl>
 8018a26:	4604      	mov	r4, r0
 8018a28:	68bb      	ldr	r3, [r7, #8]
 8018a2a:	68db      	ldr	r3, [r3, #12]
 8018a2c:	685b      	ldr	r3, [r3, #4]
 8018a2e:	4618      	mov	r0, r3
 8018a30:	f7f8 f968 	bl	8010d04 <lwip_htonl>
 8018a34:	4603      	mov	r3, r0
 8018a36:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	dbe6      	blt.n	8018a0a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8018a3c:	68fb      	ldr	r3, [r7, #12]
 8018a3e:	681a      	ldr	r2, [r3, #0]
 8018a40:	68bb      	ldr	r3, [r7, #8]
 8018a42:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8018a44:	68fb      	ldr	r3, [r7, #12]
 8018a46:	68ba      	ldr	r2, [r7, #8]
 8018a48:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8018a4a:	68bb      	ldr	r3, [r7, #8]
 8018a4c:	681b      	ldr	r3, [r3, #0]
 8018a4e:	2b00      	cmp	r3, #0
 8018a50:	d103      	bne.n	8018a5a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8018a52:	687b      	ldr	r3, [r7, #4]
 8018a54:	2200      	movs	r2, #0
 8018a56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018a60:	2bff      	cmp	r3, #255	@ 0xff
 8018a62:	d007      	beq.n	8018a74 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8018a64:	687b      	ldr	r3, [r7, #4]
 8018a66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018a6a:	3301      	adds	r3, #1
 8018a6c:	b2da      	uxtb	r2, r3
 8018a6e:	687b      	ldr	r3, [r7, #4]
 8018a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8018a74:	687b      	ldr	r3, [r7, #4]
 8018a76:	2200      	movs	r2, #0
 8018a78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8018a7a:	2300      	movs	r3, #0
}
 8018a7c:	4618      	mov	r0, r3
 8018a7e:	3714      	adds	r7, #20
 8018a80:	46bd      	mov	sp, r7
 8018a82:	bd90      	pop	{r4, r7, pc}
 8018a84:	08023900 	.word	0x08023900
 8018a88:	08023fa0 	.word	0x08023fa0
 8018a8c:	08023954 	.word	0x08023954

08018a90 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8018a90:	b580      	push	{r7, lr}
 8018a92:	b082      	sub	sp, #8
 8018a94:	af00      	add	r7, sp, #0
 8018a96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	2b00      	cmp	r3, #0
 8018a9c:	d106      	bne.n	8018aac <tcp_rexmit_fast+0x1c>
 8018a9e:	4b2a      	ldr	r3, [pc, #168]	@ (8018b48 <tcp_rexmit_fast+0xb8>)
 8018aa0:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8018aa4:	4929      	ldr	r1, [pc, #164]	@ (8018b4c <tcp_rexmit_fast+0xbc>)
 8018aa6:	482a      	ldr	r0, [pc, #168]	@ (8018b50 <tcp_rexmit_fast+0xc0>)
 8018aa8:	f005 fca4 	bl	801e3f4 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8018aac:	687b      	ldr	r3, [r7, #4]
 8018aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018ab0:	2b00      	cmp	r3, #0
 8018ab2:	d045      	beq.n	8018b40 <tcp_rexmit_fast+0xb0>
 8018ab4:	687b      	ldr	r3, [r7, #4]
 8018ab6:	8b5b      	ldrh	r3, [r3, #26]
 8018ab8:	f003 0304 	and.w	r3, r3, #4
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d13f      	bne.n	8018b40 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8018ac0:	6878      	ldr	r0, [r7, #4]
 8018ac2:	f7ff ff79 	bl	80189b8 <tcp_rexmit>
 8018ac6:	4603      	mov	r3, r0
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d139      	bne.n	8018b40 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8018ad8:	4293      	cmp	r3, r2
 8018ada:	bf28      	it	cs
 8018adc:	4613      	movcs	r3, r2
 8018ade:	b29b      	uxth	r3, r3
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	da00      	bge.n	8018ae6 <tcp_rexmit_fast+0x56>
 8018ae4:	3301      	adds	r3, #1
 8018ae6:	105b      	asrs	r3, r3, #1
 8018ae8:	b29a      	uxth	r2, r3
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8018af6:	461a      	mov	r2, r3
 8018af8:	687b      	ldr	r3, [r7, #4]
 8018afa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018afc:	005b      	lsls	r3, r3, #1
 8018afe:	429a      	cmp	r2, r3
 8018b00:	d206      	bcs.n	8018b10 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8018b02:	687b      	ldr	r3, [r7, #4]
 8018b04:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018b06:	005b      	lsls	r3, r3, #1
 8018b08:	b29a      	uxth	r2, r3
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8018b10:	687b      	ldr	r3, [r7, #4]
 8018b12:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8018b16:	687b      	ldr	r3, [r7, #4]
 8018b18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018b1a:	4619      	mov	r1, r3
 8018b1c:	0049      	lsls	r1, r1, #1
 8018b1e:	440b      	add	r3, r1
 8018b20:	b29b      	uxth	r3, r3
 8018b22:	4413      	add	r3, r2
 8018b24:	b29a      	uxth	r2, r3
 8018b26:	687b      	ldr	r3, [r7, #4]
 8018b28:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	8b5b      	ldrh	r3, [r3, #26]
 8018b30:	f043 0304 	orr.w	r3, r3, #4
 8018b34:	b29a      	uxth	r2, r3
 8018b36:	687b      	ldr	r3, [r7, #4]
 8018b38:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8018b3a:	687b      	ldr	r3, [r7, #4]
 8018b3c:	2200      	movs	r2, #0
 8018b3e:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8018b40:	bf00      	nop
 8018b42:	3708      	adds	r7, #8
 8018b44:	46bd      	mov	sp, r7
 8018b46:	bd80      	pop	{r7, pc}
 8018b48:	08023900 	.word	0x08023900
 8018b4c:	08023fb8 	.word	0x08023fb8
 8018b50:	08023954 	.word	0x08023954

08018b54 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8018b54:	b580      	push	{r7, lr}
 8018b56:	b086      	sub	sp, #24
 8018b58:	af00      	add	r7, sp, #0
 8018b5a:	60f8      	str	r0, [r7, #12]
 8018b5c:	607b      	str	r3, [r7, #4]
 8018b5e:	460b      	mov	r3, r1
 8018b60:	817b      	strh	r3, [r7, #10]
 8018b62:	4613      	mov	r3, r2
 8018b64:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8018b66:	897a      	ldrh	r2, [r7, #10]
 8018b68:	893b      	ldrh	r3, [r7, #8]
 8018b6a:	4413      	add	r3, r2
 8018b6c:	b29b      	uxth	r3, r3
 8018b6e:	3314      	adds	r3, #20
 8018b70:	b29b      	uxth	r3, r3
 8018b72:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018b76:	4619      	mov	r1, r3
 8018b78:	2022      	movs	r0, #34	@ 0x22
 8018b7a:	f7f9 f9f3 	bl	8011f64 <pbuf_alloc>
 8018b7e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8018b80:	697b      	ldr	r3, [r7, #20]
 8018b82:	2b00      	cmp	r3, #0
 8018b84:	d04d      	beq.n	8018c22 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8018b86:	897b      	ldrh	r3, [r7, #10]
 8018b88:	3313      	adds	r3, #19
 8018b8a:	697a      	ldr	r2, [r7, #20]
 8018b8c:	8952      	ldrh	r2, [r2, #10]
 8018b8e:	4293      	cmp	r3, r2
 8018b90:	db06      	blt.n	8018ba0 <tcp_output_alloc_header_common+0x4c>
 8018b92:	4b26      	ldr	r3, [pc, #152]	@ (8018c2c <tcp_output_alloc_header_common+0xd8>)
 8018b94:	f240 7223 	movw	r2, #1827	@ 0x723
 8018b98:	4925      	ldr	r1, [pc, #148]	@ (8018c30 <tcp_output_alloc_header_common+0xdc>)
 8018b9a:	4826      	ldr	r0, [pc, #152]	@ (8018c34 <tcp_output_alloc_header_common+0xe0>)
 8018b9c:	f005 fc2a 	bl	801e3f4 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8018ba0:	697b      	ldr	r3, [r7, #20]
 8018ba2:	685b      	ldr	r3, [r3, #4]
 8018ba4:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8018ba6:	8c3b      	ldrh	r3, [r7, #32]
 8018ba8:	4618      	mov	r0, r3
 8018baa:	f7f8 f895 	bl	8010cd8 <lwip_htons>
 8018bae:	4603      	mov	r3, r0
 8018bb0:	461a      	mov	r2, r3
 8018bb2:	693b      	ldr	r3, [r7, #16]
 8018bb4:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8018bb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018bb8:	4618      	mov	r0, r3
 8018bba:	f7f8 f88d 	bl	8010cd8 <lwip_htons>
 8018bbe:	4603      	mov	r3, r0
 8018bc0:	461a      	mov	r2, r3
 8018bc2:	693b      	ldr	r3, [r7, #16]
 8018bc4:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8018bc6:	693b      	ldr	r3, [r7, #16]
 8018bc8:	687a      	ldr	r2, [r7, #4]
 8018bca:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8018bcc:	68f8      	ldr	r0, [r7, #12]
 8018bce:	f7f8 f899 	bl	8010d04 <lwip_htonl>
 8018bd2:	4602      	mov	r2, r0
 8018bd4:	693b      	ldr	r3, [r7, #16]
 8018bd6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8018bd8:	897b      	ldrh	r3, [r7, #10]
 8018bda:	089b      	lsrs	r3, r3, #2
 8018bdc:	b29b      	uxth	r3, r3
 8018bde:	3305      	adds	r3, #5
 8018be0:	b29b      	uxth	r3, r3
 8018be2:	031b      	lsls	r3, r3, #12
 8018be4:	b29a      	uxth	r2, r3
 8018be6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8018bea:	b29b      	uxth	r3, r3
 8018bec:	4313      	orrs	r3, r2
 8018bee:	b29b      	uxth	r3, r3
 8018bf0:	4618      	mov	r0, r3
 8018bf2:	f7f8 f871 	bl	8010cd8 <lwip_htons>
 8018bf6:	4603      	mov	r3, r0
 8018bf8:	461a      	mov	r2, r3
 8018bfa:	693b      	ldr	r3, [r7, #16]
 8018bfc:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8018bfe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8018c00:	4618      	mov	r0, r3
 8018c02:	f7f8 f869 	bl	8010cd8 <lwip_htons>
 8018c06:	4603      	mov	r3, r0
 8018c08:	461a      	mov	r2, r3
 8018c0a:	693b      	ldr	r3, [r7, #16]
 8018c0c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8018c0e:	693b      	ldr	r3, [r7, #16]
 8018c10:	2200      	movs	r2, #0
 8018c12:	741a      	strb	r2, [r3, #16]
 8018c14:	2200      	movs	r2, #0
 8018c16:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8018c18:	693b      	ldr	r3, [r7, #16]
 8018c1a:	2200      	movs	r2, #0
 8018c1c:	749a      	strb	r2, [r3, #18]
 8018c1e:	2200      	movs	r2, #0
 8018c20:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8018c22:	697b      	ldr	r3, [r7, #20]
}
 8018c24:	4618      	mov	r0, r3
 8018c26:	3718      	adds	r7, #24
 8018c28:	46bd      	mov	sp, r7
 8018c2a:	bd80      	pop	{r7, pc}
 8018c2c:	08023900 	.word	0x08023900
 8018c30:	08023fd8 	.word	0x08023fd8
 8018c34:	08023954 	.word	0x08023954

08018c38 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8018c38:	b5b0      	push	{r4, r5, r7, lr}
 8018c3a:	b08a      	sub	sp, #40	@ 0x28
 8018c3c:	af04      	add	r7, sp, #16
 8018c3e:	60f8      	str	r0, [r7, #12]
 8018c40:	607b      	str	r3, [r7, #4]
 8018c42:	460b      	mov	r3, r1
 8018c44:	817b      	strh	r3, [r7, #10]
 8018c46:	4613      	mov	r3, r2
 8018c48:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8018c4a:	68fb      	ldr	r3, [r7, #12]
 8018c4c:	2b00      	cmp	r3, #0
 8018c4e:	d106      	bne.n	8018c5e <tcp_output_alloc_header+0x26>
 8018c50:	4b15      	ldr	r3, [pc, #84]	@ (8018ca8 <tcp_output_alloc_header+0x70>)
 8018c52:	f240 7242 	movw	r2, #1858	@ 0x742
 8018c56:	4915      	ldr	r1, [pc, #84]	@ (8018cac <tcp_output_alloc_header+0x74>)
 8018c58:	4815      	ldr	r0, [pc, #84]	@ (8018cb0 <tcp_output_alloc_header+0x78>)
 8018c5a:	f005 fbcb 	bl	801e3f4 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8018c5e:	68fb      	ldr	r3, [r7, #12]
 8018c60:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8018c62:	68fb      	ldr	r3, [r7, #12]
 8018c64:	8adb      	ldrh	r3, [r3, #22]
 8018c66:	68fa      	ldr	r2, [r7, #12]
 8018c68:	8b12      	ldrh	r2, [r2, #24]
 8018c6a:	68f9      	ldr	r1, [r7, #12]
 8018c6c:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8018c6e:	893d      	ldrh	r5, [r7, #8]
 8018c70:	897c      	ldrh	r4, [r7, #10]
 8018c72:	9103      	str	r1, [sp, #12]
 8018c74:	2110      	movs	r1, #16
 8018c76:	9102      	str	r1, [sp, #8]
 8018c78:	9201      	str	r2, [sp, #4]
 8018c7a:	9300      	str	r3, [sp, #0]
 8018c7c:	687b      	ldr	r3, [r7, #4]
 8018c7e:	462a      	mov	r2, r5
 8018c80:	4621      	mov	r1, r4
 8018c82:	f7ff ff67 	bl	8018b54 <tcp_output_alloc_header_common>
 8018c86:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8018c88:	697b      	ldr	r3, [r7, #20]
 8018c8a:	2b00      	cmp	r3, #0
 8018c8c:	d006      	beq.n	8018c9c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8018c8e:	68fb      	ldr	r3, [r7, #12]
 8018c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c92:	68fa      	ldr	r2, [r7, #12]
 8018c94:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8018c96:	441a      	add	r2, r3
 8018c98:	68fb      	ldr	r3, [r7, #12]
 8018c9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8018c9c:	697b      	ldr	r3, [r7, #20]
}
 8018c9e:	4618      	mov	r0, r3
 8018ca0:	3718      	adds	r7, #24
 8018ca2:	46bd      	mov	sp, r7
 8018ca4:	bdb0      	pop	{r4, r5, r7, pc}
 8018ca6:	bf00      	nop
 8018ca8:	08023900 	.word	0x08023900
 8018cac:	08024008 	.word	0x08024008
 8018cb0:	08023954 	.word	0x08023954

08018cb4 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8018cb4:	b580      	push	{r7, lr}
 8018cb6:	b088      	sub	sp, #32
 8018cb8:	af00      	add	r7, sp, #0
 8018cba:	60f8      	str	r0, [r7, #12]
 8018cbc:	60b9      	str	r1, [r7, #8]
 8018cbe:	4611      	mov	r1, r2
 8018cc0:	461a      	mov	r2, r3
 8018cc2:	460b      	mov	r3, r1
 8018cc4:	71fb      	strb	r3, [r7, #7]
 8018cc6:	4613      	mov	r3, r2
 8018cc8:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8018cca:	2300      	movs	r3, #0
 8018ccc:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8018cce:	68bb      	ldr	r3, [r7, #8]
 8018cd0:	2b00      	cmp	r3, #0
 8018cd2:	d106      	bne.n	8018ce2 <tcp_output_fill_options+0x2e>
 8018cd4:	4b12      	ldr	r3, [pc, #72]	@ (8018d20 <tcp_output_fill_options+0x6c>)
 8018cd6:	f240 7256 	movw	r2, #1878	@ 0x756
 8018cda:	4912      	ldr	r1, [pc, #72]	@ (8018d24 <tcp_output_fill_options+0x70>)
 8018cdc:	4812      	ldr	r0, [pc, #72]	@ (8018d28 <tcp_output_fill_options+0x74>)
 8018cde:	f005 fb89 	bl	801e3f4 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8018ce2:	68bb      	ldr	r3, [r7, #8]
 8018ce4:	685b      	ldr	r3, [r3, #4]
 8018ce6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8018ce8:	69bb      	ldr	r3, [r7, #24]
 8018cea:	3314      	adds	r3, #20
 8018cec:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8018cee:	8bfb      	ldrh	r3, [r7, #30]
 8018cf0:	009b      	lsls	r3, r3, #2
 8018cf2:	461a      	mov	r2, r3
 8018cf4:	79fb      	ldrb	r3, [r7, #7]
 8018cf6:	009b      	lsls	r3, r3, #2
 8018cf8:	f003 0304 	and.w	r3, r3, #4
 8018cfc:	4413      	add	r3, r2
 8018cfe:	3314      	adds	r3, #20
 8018d00:	69ba      	ldr	r2, [r7, #24]
 8018d02:	4413      	add	r3, r2
 8018d04:	697a      	ldr	r2, [r7, #20]
 8018d06:	429a      	cmp	r2, r3
 8018d08:	d006      	beq.n	8018d18 <tcp_output_fill_options+0x64>
 8018d0a:	4b05      	ldr	r3, [pc, #20]	@ (8018d20 <tcp_output_fill_options+0x6c>)
 8018d0c:	f240 7275 	movw	r2, #1909	@ 0x775
 8018d10:	4906      	ldr	r1, [pc, #24]	@ (8018d2c <tcp_output_fill_options+0x78>)
 8018d12:	4805      	ldr	r0, [pc, #20]	@ (8018d28 <tcp_output_fill_options+0x74>)
 8018d14:	f005 fb6e 	bl	801e3f4 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8018d18:	bf00      	nop
 8018d1a:	3720      	adds	r7, #32
 8018d1c:	46bd      	mov	sp, r7
 8018d1e:	bd80      	pop	{r7, pc}
 8018d20:	08023900 	.word	0x08023900
 8018d24:	08024030 	.word	0x08024030
 8018d28:	08023954 	.word	0x08023954
 8018d2c:	08023f28 	.word	0x08023f28

08018d30 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8018d30:	b580      	push	{r7, lr}
 8018d32:	b08a      	sub	sp, #40	@ 0x28
 8018d34:	af04      	add	r7, sp, #16
 8018d36:	60f8      	str	r0, [r7, #12]
 8018d38:	60b9      	str	r1, [r7, #8]
 8018d3a:	607a      	str	r2, [r7, #4]
 8018d3c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8018d3e:	68bb      	ldr	r3, [r7, #8]
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	d106      	bne.n	8018d52 <tcp_output_control_segment+0x22>
 8018d44:	4b1c      	ldr	r3, [pc, #112]	@ (8018db8 <tcp_output_control_segment+0x88>)
 8018d46:	f240 7287 	movw	r2, #1927	@ 0x787
 8018d4a:	491c      	ldr	r1, [pc, #112]	@ (8018dbc <tcp_output_control_segment+0x8c>)
 8018d4c:	481c      	ldr	r0, [pc, #112]	@ (8018dc0 <tcp_output_control_segment+0x90>)
 8018d4e:	f005 fb51 	bl	801e3f4 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8018d52:	683a      	ldr	r2, [r7, #0]
 8018d54:	6879      	ldr	r1, [r7, #4]
 8018d56:	68f8      	ldr	r0, [r7, #12]
 8018d58:	f7fe faea 	bl	8017330 <tcp_route>
 8018d5c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8018d5e:	693b      	ldr	r3, [r7, #16]
 8018d60:	2b00      	cmp	r3, #0
 8018d62:	d102      	bne.n	8018d6a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8018d64:	23fc      	movs	r3, #252	@ 0xfc
 8018d66:	75fb      	strb	r3, [r7, #23]
 8018d68:	e01c      	b.n	8018da4 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8018d6a:	68fb      	ldr	r3, [r7, #12]
 8018d6c:	2b00      	cmp	r3, #0
 8018d6e:	d006      	beq.n	8018d7e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8018d70:	68fb      	ldr	r3, [r7, #12]
 8018d72:	7adb      	ldrb	r3, [r3, #11]
 8018d74:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8018d76:	68fb      	ldr	r3, [r7, #12]
 8018d78:	7a9b      	ldrb	r3, [r3, #10]
 8018d7a:	757b      	strb	r3, [r7, #21]
 8018d7c:	e003      	b.n	8018d86 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8018d7e:	23ff      	movs	r3, #255	@ 0xff
 8018d80:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8018d82:	2300      	movs	r3, #0
 8018d84:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8018d86:	7dba      	ldrb	r2, [r7, #22]
 8018d88:	693b      	ldr	r3, [r7, #16]
 8018d8a:	9302      	str	r3, [sp, #8]
 8018d8c:	2306      	movs	r3, #6
 8018d8e:	9301      	str	r3, [sp, #4]
 8018d90:	7d7b      	ldrb	r3, [r7, #21]
 8018d92:	9300      	str	r3, [sp, #0]
 8018d94:	4613      	mov	r3, r2
 8018d96:	683a      	ldr	r2, [r7, #0]
 8018d98:	6879      	ldr	r1, [r7, #4]
 8018d9a:	68b8      	ldr	r0, [r7, #8]
 8018d9c:	f002 faf6 	bl	801b38c <ip4_output_if>
 8018da0:	4603      	mov	r3, r0
 8018da2:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8018da4:	68b8      	ldr	r0, [r7, #8]
 8018da6:	f7f9 fbf3 	bl	8012590 <pbuf_free>
  return err;
 8018daa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018dae:	4618      	mov	r0, r3
 8018db0:	3718      	adds	r7, #24
 8018db2:	46bd      	mov	sp, r7
 8018db4:	bd80      	pop	{r7, pc}
 8018db6:	bf00      	nop
 8018db8:	08023900 	.word	0x08023900
 8018dbc:	08024058 	.word	0x08024058
 8018dc0:	08023954 	.word	0x08023954

08018dc4 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8018dc4:	b590      	push	{r4, r7, lr}
 8018dc6:	b08b      	sub	sp, #44	@ 0x2c
 8018dc8:	af04      	add	r7, sp, #16
 8018dca:	60f8      	str	r0, [r7, #12]
 8018dcc:	60b9      	str	r1, [r7, #8]
 8018dce:	607a      	str	r2, [r7, #4]
 8018dd0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8018dd2:	683b      	ldr	r3, [r7, #0]
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d106      	bne.n	8018de6 <tcp_rst+0x22>
 8018dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8018e58 <tcp_rst+0x94>)
 8018dda:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8018dde:	491f      	ldr	r1, [pc, #124]	@ (8018e5c <tcp_rst+0x98>)
 8018de0:	481f      	ldr	r0, [pc, #124]	@ (8018e60 <tcp_rst+0x9c>)
 8018de2:	f005 fb07 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8018de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018de8:	2b00      	cmp	r3, #0
 8018dea:	d106      	bne.n	8018dfa <tcp_rst+0x36>
 8018dec:	4b1a      	ldr	r3, [pc, #104]	@ (8018e58 <tcp_rst+0x94>)
 8018dee:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8018df2:	491c      	ldr	r1, [pc, #112]	@ (8018e64 <tcp_rst+0xa0>)
 8018df4:	481a      	ldr	r0, [pc, #104]	@ (8018e60 <tcp_rst+0x9c>)
 8018df6:	f005 fafd 	bl	801e3f4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018dfa:	2300      	movs	r3, #0
 8018dfc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8018dfe:	f246 0308 	movw	r3, #24584	@ 0x6008
 8018e02:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8018e04:	7dfb      	ldrb	r3, [r7, #23]
 8018e06:	b29c      	uxth	r4, r3
 8018e08:	68b8      	ldr	r0, [r7, #8]
 8018e0a:	f7f7 ff7b 	bl	8010d04 <lwip_htonl>
 8018e0e:	4602      	mov	r2, r0
 8018e10:	8abb      	ldrh	r3, [r7, #20]
 8018e12:	9303      	str	r3, [sp, #12]
 8018e14:	2314      	movs	r3, #20
 8018e16:	9302      	str	r3, [sp, #8]
 8018e18:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018e1a:	9301      	str	r3, [sp, #4]
 8018e1c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8018e1e:	9300      	str	r3, [sp, #0]
 8018e20:	4613      	mov	r3, r2
 8018e22:	2200      	movs	r2, #0
 8018e24:	4621      	mov	r1, r4
 8018e26:	6878      	ldr	r0, [r7, #4]
 8018e28:	f7ff fe94 	bl	8018b54 <tcp_output_alloc_header_common>
 8018e2c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8018e2e:	693b      	ldr	r3, [r7, #16]
 8018e30:	2b00      	cmp	r3, #0
 8018e32:	d00c      	beq.n	8018e4e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018e34:	7dfb      	ldrb	r3, [r7, #23]
 8018e36:	2200      	movs	r2, #0
 8018e38:	6939      	ldr	r1, [r7, #16]
 8018e3a:	68f8      	ldr	r0, [r7, #12]
 8018e3c:	f7ff ff3a 	bl	8018cb4 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8018e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e42:	683a      	ldr	r2, [r7, #0]
 8018e44:	6939      	ldr	r1, [r7, #16]
 8018e46:	68f8      	ldr	r0, [r7, #12]
 8018e48:	f7ff ff72 	bl	8018d30 <tcp_output_control_segment>
 8018e4c:	e000      	b.n	8018e50 <tcp_rst+0x8c>
    return;
 8018e4e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8018e50:	371c      	adds	r7, #28
 8018e52:	46bd      	mov	sp, r7
 8018e54:	bd90      	pop	{r4, r7, pc}
 8018e56:	bf00      	nop
 8018e58:	08023900 	.word	0x08023900
 8018e5c:	08024084 	.word	0x08024084
 8018e60:	08023954 	.word	0x08023954
 8018e64:	080240a0 	.word	0x080240a0

08018e68 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8018e68:	b590      	push	{r4, r7, lr}
 8018e6a:	b087      	sub	sp, #28
 8018e6c:	af00      	add	r7, sp, #0
 8018e6e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8018e70:	2300      	movs	r3, #0
 8018e72:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8018e74:	2300      	movs	r3, #0
 8018e76:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8018e78:	687b      	ldr	r3, [r7, #4]
 8018e7a:	2b00      	cmp	r3, #0
 8018e7c:	d106      	bne.n	8018e8c <tcp_send_empty_ack+0x24>
 8018e7e:	4b28      	ldr	r3, [pc, #160]	@ (8018f20 <tcp_send_empty_ack+0xb8>)
 8018e80:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8018e84:	4927      	ldr	r1, [pc, #156]	@ (8018f24 <tcp_send_empty_ack+0xbc>)
 8018e86:	4828      	ldr	r0, [pc, #160]	@ (8018f28 <tcp_send_empty_ack+0xc0>)
 8018e88:	f005 fab4 	bl	801e3f4 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018e8c:	7dfb      	ldrb	r3, [r7, #23]
 8018e8e:	009b      	lsls	r3, r3, #2
 8018e90:	b2db      	uxtb	r3, r3
 8018e92:	f003 0304 	and.w	r3, r3, #4
 8018e96:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8018e98:	7d7b      	ldrb	r3, [r7, #21]
 8018e9a:	b29c      	uxth	r4, r3
 8018e9c:	687b      	ldr	r3, [r7, #4]
 8018e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018ea0:	4618      	mov	r0, r3
 8018ea2:	f7f7 ff2f 	bl	8010d04 <lwip_htonl>
 8018ea6:	4603      	mov	r3, r0
 8018ea8:	2200      	movs	r2, #0
 8018eaa:	4621      	mov	r1, r4
 8018eac:	6878      	ldr	r0, [r7, #4]
 8018eae:	f7ff fec3 	bl	8018c38 <tcp_output_alloc_header>
 8018eb2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018eb4:	693b      	ldr	r3, [r7, #16]
 8018eb6:	2b00      	cmp	r3, #0
 8018eb8:	d109      	bne.n	8018ece <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018eba:	687b      	ldr	r3, [r7, #4]
 8018ebc:	8b5b      	ldrh	r3, [r3, #26]
 8018ebe:	f043 0303 	orr.w	r3, r3, #3
 8018ec2:	b29a      	uxth	r2, r3
 8018ec4:	687b      	ldr	r3, [r7, #4]
 8018ec6:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8018ec8:	f06f 0301 	mvn.w	r3, #1
 8018ecc:	e023      	b.n	8018f16 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8018ece:	7dbb      	ldrb	r3, [r7, #22]
 8018ed0:	7dfa      	ldrb	r2, [r7, #23]
 8018ed2:	6939      	ldr	r1, [r7, #16]
 8018ed4:	6878      	ldr	r0, [r7, #4]
 8018ed6:	f7ff feed 	bl	8018cb4 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018eda:	687a      	ldr	r2, [r7, #4]
 8018edc:	687b      	ldr	r3, [r7, #4]
 8018ede:	3304      	adds	r3, #4
 8018ee0:	6939      	ldr	r1, [r7, #16]
 8018ee2:	6878      	ldr	r0, [r7, #4]
 8018ee4:	f7ff ff24 	bl	8018d30 <tcp_output_control_segment>
 8018ee8:	4603      	mov	r3, r0
 8018eea:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8018eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018ef0:	2b00      	cmp	r3, #0
 8018ef2:	d007      	beq.n	8018f04 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018ef4:	687b      	ldr	r3, [r7, #4]
 8018ef6:	8b5b      	ldrh	r3, [r3, #26]
 8018ef8:	f043 0303 	orr.w	r3, r3, #3
 8018efc:	b29a      	uxth	r2, r3
 8018efe:	687b      	ldr	r3, [r7, #4]
 8018f00:	835a      	strh	r2, [r3, #26]
 8018f02:	e006      	b.n	8018f12 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018f04:	687b      	ldr	r3, [r7, #4]
 8018f06:	8b5b      	ldrh	r3, [r3, #26]
 8018f08:	f023 0303 	bic.w	r3, r3, #3
 8018f0c:	b29a      	uxth	r2, r3
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8018f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018f16:	4618      	mov	r0, r3
 8018f18:	371c      	adds	r7, #28
 8018f1a:	46bd      	mov	sp, r7
 8018f1c:	bd90      	pop	{r4, r7, pc}
 8018f1e:	bf00      	nop
 8018f20:	08023900 	.word	0x08023900
 8018f24:	080240bc 	.word	0x080240bc
 8018f28:	08023954 	.word	0x08023954

08018f2c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8018f2c:	b590      	push	{r4, r7, lr}
 8018f2e:	b087      	sub	sp, #28
 8018f30:	af00      	add	r7, sp, #0
 8018f32:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018f34:	2300      	movs	r3, #0
 8018f36:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	2b00      	cmp	r3, #0
 8018f3c:	d106      	bne.n	8018f4c <tcp_keepalive+0x20>
 8018f3e:	4b18      	ldr	r3, [pc, #96]	@ (8018fa0 <tcp_keepalive+0x74>)
 8018f40:	f640 0224 	movw	r2, #2084	@ 0x824
 8018f44:	4917      	ldr	r1, [pc, #92]	@ (8018fa4 <tcp_keepalive+0x78>)
 8018f46:	4818      	ldr	r0, [pc, #96]	@ (8018fa8 <tcp_keepalive+0x7c>)
 8018f48:	f005 fa54 	bl	801e3f4 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8018f4c:	7dfb      	ldrb	r3, [r7, #23]
 8018f4e:	b29c      	uxth	r4, r3
 8018f50:	687b      	ldr	r3, [r7, #4]
 8018f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018f54:	3b01      	subs	r3, #1
 8018f56:	4618      	mov	r0, r3
 8018f58:	f7f7 fed4 	bl	8010d04 <lwip_htonl>
 8018f5c:	4603      	mov	r3, r0
 8018f5e:	2200      	movs	r2, #0
 8018f60:	4621      	mov	r1, r4
 8018f62:	6878      	ldr	r0, [r7, #4]
 8018f64:	f7ff fe68 	bl	8018c38 <tcp_output_alloc_header>
 8018f68:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018f6a:	693b      	ldr	r3, [r7, #16]
 8018f6c:	2b00      	cmp	r3, #0
 8018f6e:	d102      	bne.n	8018f76 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8018f70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018f74:	e010      	b.n	8018f98 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018f76:	7dfb      	ldrb	r3, [r7, #23]
 8018f78:	2200      	movs	r2, #0
 8018f7a:	6939      	ldr	r1, [r7, #16]
 8018f7c:	6878      	ldr	r0, [r7, #4]
 8018f7e:	f7ff fe99 	bl	8018cb4 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8018f82:	687a      	ldr	r2, [r7, #4]
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	3304      	adds	r3, #4
 8018f88:	6939      	ldr	r1, [r7, #16]
 8018f8a:	6878      	ldr	r0, [r7, #4]
 8018f8c:	f7ff fed0 	bl	8018d30 <tcp_output_control_segment>
 8018f90:	4603      	mov	r3, r0
 8018f92:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8018f94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018f98:	4618      	mov	r0, r3
 8018f9a:	371c      	adds	r7, #28
 8018f9c:	46bd      	mov	sp, r7
 8018f9e:	bd90      	pop	{r4, r7, pc}
 8018fa0:	08023900 	.word	0x08023900
 8018fa4:	080240dc 	.word	0x080240dc
 8018fa8:	08023954 	.word	0x08023954

08018fac <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8018fac:	b590      	push	{r4, r7, lr}
 8018fae:	b08b      	sub	sp, #44	@ 0x2c
 8018fb0:	af00      	add	r7, sp, #0
 8018fb2:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018fb4:	2300      	movs	r3, #0
 8018fb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8018fba:	687b      	ldr	r3, [r7, #4]
 8018fbc:	2b00      	cmp	r3, #0
 8018fbe:	d106      	bne.n	8018fce <tcp_zero_window_probe+0x22>
 8018fc0:	4b4c      	ldr	r3, [pc, #304]	@ (80190f4 <tcp_zero_window_probe+0x148>)
 8018fc2:	f640 024f 	movw	r2, #2127	@ 0x84f
 8018fc6:	494c      	ldr	r1, [pc, #304]	@ (80190f8 <tcp_zero_window_probe+0x14c>)
 8018fc8:	484c      	ldr	r0, [pc, #304]	@ (80190fc <tcp_zero_window_probe+0x150>)
 8018fca:	f005 fa13 	bl	801e3f4 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018fd2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8018fd4:	6a3b      	ldr	r3, [r7, #32]
 8018fd6:	2b00      	cmp	r3, #0
 8018fd8:	d101      	bne.n	8018fde <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8018fda:	2300      	movs	r3, #0
 8018fdc:	e086      	b.n	80190ec <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8018fde:	687b      	ldr	r3, [r7, #4]
 8018fe0:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8018fe4:	2bff      	cmp	r3, #255	@ 0xff
 8018fe6:	d007      	beq.n	8018ff8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8018fee:	3301      	adds	r3, #1
 8018ff0:	b2da      	uxtb	r2, r3
 8018ff2:	687b      	ldr	r3, [r7, #4]
 8018ff4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8018ff8:	6a3b      	ldr	r3, [r7, #32]
 8018ffa:	68db      	ldr	r3, [r3, #12]
 8018ffc:	899b      	ldrh	r3, [r3, #12]
 8018ffe:	b29b      	uxth	r3, r3
 8019000:	4618      	mov	r0, r3
 8019002:	f7f7 fe69 	bl	8010cd8 <lwip_htons>
 8019006:	4603      	mov	r3, r0
 8019008:	b2db      	uxtb	r3, r3
 801900a:	f003 0301 	and.w	r3, r3, #1
 801900e:	2b00      	cmp	r3, #0
 8019010:	d005      	beq.n	801901e <tcp_zero_window_probe+0x72>
 8019012:	6a3b      	ldr	r3, [r7, #32]
 8019014:	891b      	ldrh	r3, [r3, #8]
 8019016:	2b00      	cmp	r3, #0
 8019018:	d101      	bne.n	801901e <tcp_zero_window_probe+0x72>
 801901a:	2301      	movs	r3, #1
 801901c:	e000      	b.n	8019020 <tcp_zero_window_probe+0x74>
 801901e:	2300      	movs	r3, #0
 8019020:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019022:	7ffb      	ldrb	r3, [r7, #31]
 8019024:	2b00      	cmp	r3, #0
 8019026:	bf0c      	ite	eq
 8019028:	2301      	moveq	r3, #1
 801902a:	2300      	movne	r3, #0
 801902c:	b2db      	uxtb	r3, r3
 801902e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019030:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019034:	b299      	uxth	r1, r3
 8019036:	6a3b      	ldr	r3, [r7, #32]
 8019038:	68db      	ldr	r3, [r3, #12]
 801903a:	685b      	ldr	r3, [r3, #4]
 801903c:	8bba      	ldrh	r2, [r7, #28]
 801903e:	6878      	ldr	r0, [r7, #4]
 8019040:	f7ff fdfa 	bl	8018c38 <tcp_output_alloc_header>
 8019044:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019046:	69bb      	ldr	r3, [r7, #24]
 8019048:	2b00      	cmp	r3, #0
 801904a:	d102      	bne.n	8019052 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801904c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019050:	e04c      	b.n	80190ec <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019052:	69bb      	ldr	r3, [r7, #24]
 8019054:	685b      	ldr	r3, [r3, #4]
 8019056:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019058:	7ffb      	ldrb	r3, [r7, #31]
 801905a:	2b00      	cmp	r3, #0
 801905c:	d011      	beq.n	8019082 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801905e:	697b      	ldr	r3, [r7, #20]
 8019060:	899b      	ldrh	r3, [r3, #12]
 8019062:	b29b      	uxth	r3, r3
 8019064:	b21b      	sxth	r3, r3
 8019066:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801906a:	b21c      	sxth	r4, r3
 801906c:	2011      	movs	r0, #17
 801906e:	f7f7 fe33 	bl	8010cd8 <lwip_htons>
 8019072:	4603      	mov	r3, r0
 8019074:	b21b      	sxth	r3, r3
 8019076:	4323      	orrs	r3, r4
 8019078:	b21b      	sxth	r3, r3
 801907a:	b29a      	uxth	r2, r3
 801907c:	697b      	ldr	r3, [r7, #20]
 801907e:	819a      	strh	r2, [r3, #12]
 8019080:	e010      	b.n	80190a4 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019082:	69bb      	ldr	r3, [r7, #24]
 8019084:	685b      	ldr	r3, [r3, #4]
 8019086:	3314      	adds	r3, #20
 8019088:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801908a:	6a3b      	ldr	r3, [r7, #32]
 801908c:	6858      	ldr	r0, [r3, #4]
 801908e:	6a3b      	ldr	r3, [r7, #32]
 8019090:	685b      	ldr	r3, [r3, #4]
 8019092:	891a      	ldrh	r2, [r3, #8]
 8019094:	6a3b      	ldr	r3, [r7, #32]
 8019096:	891b      	ldrh	r3, [r3, #8]
 8019098:	1ad3      	subs	r3, r2, r3
 801909a:	b29b      	uxth	r3, r3
 801909c:	2201      	movs	r2, #1
 801909e:	6939      	ldr	r1, [r7, #16]
 80190a0:	f7f9 fc7c 	bl	801299c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80190a4:	6a3b      	ldr	r3, [r7, #32]
 80190a6:	68db      	ldr	r3, [r3, #12]
 80190a8:	685b      	ldr	r3, [r3, #4]
 80190aa:	4618      	mov	r0, r3
 80190ac:	f7f7 fe2a 	bl	8010d04 <lwip_htonl>
 80190b0:	4603      	mov	r3, r0
 80190b2:	3301      	adds	r3, #1
 80190b4:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80190b6:	687b      	ldr	r3, [r7, #4]
 80190b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80190ba:	68fb      	ldr	r3, [r7, #12]
 80190bc:	1ad3      	subs	r3, r2, r3
 80190be:	2b00      	cmp	r3, #0
 80190c0:	da02      	bge.n	80190c8 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80190c2:	687b      	ldr	r3, [r7, #4]
 80190c4:	68fa      	ldr	r2, [r7, #12]
 80190c6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80190c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80190cc:	2200      	movs	r2, #0
 80190ce:	69b9      	ldr	r1, [r7, #24]
 80190d0:	6878      	ldr	r0, [r7, #4]
 80190d2:	f7ff fdef 	bl	8018cb4 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80190d6:	687a      	ldr	r2, [r7, #4]
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	3304      	adds	r3, #4
 80190dc:	69b9      	ldr	r1, [r7, #24]
 80190de:	6878      	ldr	r0, [r7, #4]
 80190e0:	f7ff fe26 	bl	8018d30 <tcp_output_control_segment>
 80190e4:	4603      	mov	r3, r0
 80190e6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80190e8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80190ec:	4618      	mov	r0, r3
 80190ee:	372c      	adds	r7, #44	@ 0x2c
 80190f0:	46bd      	mov	sp, r7
 80190f2:	bd90      	pop	{r4, r7, pc}
 80190f4:	08023900 	.word	0x08023900
 80190f8:	080240f8 	.word	0x080240f8
 80190fc:	08023954 	.word	0x08023954

08019100 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8019100:	b580      	push	{r7, lr}
 8019102:	b082      	sub	sp, #8
 8019104:	af00      	add	r7, sp, #0
 8019106:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8019108:	f7f9 ffcc 	bl	80130a4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801910c:	4b0a      	ldr	r3, [pc, #40]	@ (8019138 <tcpip_tcp_timer+0x38>)
 801910e:	681b      	ldr	r3, [r3, #0]
 8019110:	2b00      	cmp	r3, #0
 8019112:	d103      	bne.n	801911c <tcpip_tcp_timer+0x1c>
 8019114:	4b09      	ldr	r3, [pc, #36]	@ (801913c <tcpip_tcp_timer+0x3c>)
 8019116:	681b      	ldr	r3, [r3, #0]
 8019118:	2b00      	cmp	r3, #0
 801911a:	d005      	beq.n	8019128 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801911c:	2200      	movs	r2, #0
 801911e:	4908      	ldr	r1, [pc, #32]	@ (8019140 <tcpip_tcp_timer+0x40>)
 8019120:	20fa      	movs	r0, #250	@ 0xfa
 8019122:	f000 f8f3 	bl	801930c <sys_timeout>
 8019126:	e003      	b.n	8019130 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019128:	4b06      	ldr	r3, [pc, #24]	@ (8019144 <tcpip_tcp_timer+0x44>)
 801912a:	2200      	movs	r2, #0
 801912c:	601a      	str	r2, [r3, #0]
  }
}
 801912e:	bf00      	nop
 8019130:	bf00      	nop
 8019132:	3708      	adds	r7, #8
 8019134:	46bd      	mov	sp, r7
 8019136:	bd80      	pop	{r7, pc}
 8019138:	2000f34c 	.word	0x2000f34c
 801913c:	2000f350 	.word	0x2000f350
 8019140:	08019101 	.word	0x08019101
 8019144:	2000f398 	.word	0x2000f398

08019148 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8019148:	b580      	push	{r7, lr}
 801914a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801914c:	4b0a      	ldr	r3, [pc, #40]	@ (8019178 <tcp_timer_needed+0x30>)
 801914e:	681b      	ldr	r3, [r3, #0]
 8019150:	2b00      	cmp	r3, #0
 8019152:	d10f      	bne.n	8019174 <tcp_timer_needed+0x2c>
 8019154:	4b09      	ldr	r3, [pc, #36]	@ (801917c <tcp_timer_needed+0x34>)
 8019156:	681b      	ldr	r3, [r3, #0]
 8019158:	2b00      	cmp	r3, #0
 801915a:	d103      	bne.n	8019164 <tcp_timer_needed+0x1c>
 801915c:	4b08      	ldr	r3, [pc, #32]	@ (8019180 <tcp_timer_needed+0x38>)
 801915e:	681b      	ldr	r3, [r3, #0]
 8019160:	2b00      	cmp	r3, #0
 8019162:	d007      	beq.n	8019174 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019164:	4b04      	ldr	r3, [pc, #16]	@ (8019178 <tcp_timer_needed+0x30>)
 8019166:	2201      	movs	r2, #1
 8019168:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801916a:	2200      	movs	r2, #0
 801916c:	4905      	ldr	r1, [pc, #20]	@ (8019184 <tcp_timer_needed+0x3c>)
 801916e:	20fa      	movs	r0, #250	@ 0xfa
 8019170:	f000 f8cc 	bl	801930c <sys_timeout>
  }
}
 8019174:	bf00      	nop
 8019176:	bd80      	pop	{r7, pc}
 8019178:	2000f398 	.word	0x2000f398
 801917c:	2000f34c 	.word	0x2000f34c
 8019180:	2000f350 	.word	0x2000f350
 8019184:	08019101 	.word	0x08019101

08019188 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8019188:	b580      	push	{r7, lr}
 801918a:	b086      	sub	sp, #24
 801918c:	af00      	add	r7, sp, #0
 801918e:	60f8      	str	r0, [r7, #12]
 8019190:	60b9      	str	r1, [r7, #8]
 8019192:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8019194:	200b      	movs	r0, #11
 8019196:	f7f8 fa73 	bl	8011680 <memp_malloc>
 801919a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801919c:	693b      	ldr	r3, [r7, #16]
 801919e:	2b00      	cmp	r3, #0
 80191a0:	d109      	bne.n	80191b6 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80191a2:	693b      	ldr	r3, [r7, #16]
 80191a4:	2b00      	cmp	r3, #0
 80191a6:	d151      	bne.n	801924c <sys_timeout_abs+0xc4>
 80191a8:	4b2a      	ldr	r3, [pc, #168]	@ (8019254 <sys_timeout_abs+0xcc>)
 80191aa:	22be      	movs	r2, #190	@ 0xbe
 80191ac:	492a      	ldr	r1, [pc, #168]	@ (8019258 <sys_timeout_abs+0xd0>)
 80191ae:	482b      	ldr	r0, [pc, #172]	@ (801925c <sys_timeout_abs+0xd4>)
 80191b0:	f005 f920 	bl	801e3f4 <iprintf>
    return;
 80191b4:	e04a      	b.n	801924c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80191b6:	693b      	ldr	r3, [r7, #16]
 80191b8:	2200      	movs	r2, #0
 80191ba:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80191bc:	693b      	ldr	r3, [r7, #16]
 80191be:	68ba      	ldr	r2, [r7, #8]
 80191c0:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80191c2:	693b      	ldr	r3, [r7, #16]
 80191c4:	687a      	ldr	r2, [r7, #4]
 80191c6:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80191c8:	693b      	ldr	r3, [r7, #16]
 80191ca:	68fa      	ldr	r2, [r7, #12]
 80191cc:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80191ce:	4b24      	ldr	r3, [pc, #144]	@ (8019260 <sys_timeout_abs+0xd8>)
 80191d0:	681b      	ldr	r3, [r3, #0]
 80191d2:	2b00      	cmp	r3, #0
 80191d4:	d103      	bne.n	80191de <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80191d6:	4a22      	ldr	r2, [pc, #136]	@ (8019260 <sys_timeout_abs+0xd8>)
 80191d8:	693b      	ldr	r3, [r7, #16]
 80191da:	6013      	str	r3, [r2, #0]
    return;
 80191dc:	e037      	b.n	801924e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80191de:	693b      	ldr	r3, [r7, #16]
 80191e0:	685a      	ldr	r2, [r3, #4]
 80191e2:	4b1f      	ldr	r3, [pc, #124]	@ (8019260 <sys_timeout_abs+0xd8>)
 80191e4:	681b      	ldr	r3, [r3, #0]
 80191e6:	685b      	ldr	r3, [r3, #4]
 80191e8:	1ad3      	subs	r3, r2, r3
 80191ea:	0fdb      	lsrs	r3, r3, #31
 80191ec:	f003 0301 	and.w	r3, r3, #1
 80191f0:	b2db      	uxtb	r3, r3
 80191f2:	2b00      	cmp	r3, #0
 80191f4:	d007      	beq.n	8019206 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80191f6:	4b1a      	ldr	r3, [pc, #104]	@ (8019260 <sys_timeout_abs+0xd8>)
 80191f8:	681a      	ldr	r2, [r3, #0]
 80191fa:	693b      	ldr	r3, [r7, #16]
 80191fc:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80191fe:	4a18      	ldr	r2, [pc, #96]	@ (8019260 <sys_timeout_abs+0xd8>)
 8019200:	693b      	ldr	r3, [r7, #16]
 8019202:	6013      	str	r3, [r2, #0]
 8019204:	e023      	b.n	801924e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8019206:	4b16      	ldr	r3, [pc, #88]	@ (8019260 <sys_timeout_abs+0xd8>)
 8019208:	681b      	ldr	r3, [r3, #0]
 801920a:	617b      	str	r3, [r7, #20]
 801920c:	e01a      	b.n	8019244 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801920e:	697b      	ldr	r3, [r7, #20]
 8019210:	681b      	ldr	r3, [r3, #0]
 8019212:	2b00      	cmp	r3, #0
 8019214:	d00b      	beq.n	801922e <sys_timeout_abs+0xa6>
 8019216:	693b      	ldr	r3, [r7, #16]
 8019218:	685a      	ldr	r2, [r3, #4]
 801921a:	697b      	ldr	r3, [r7, #20]
 801921c:	681b      	ldr	r3, [r3, #0]
 801921e:	685b      	ldr	r3, [r3, #4]
 8019220:	1ad3      	subs	r3, r2, r3
 8019222:	0fdb      	lsrs	r3, r3, #31
 8019224:	f003 0301 	and.w	r3, r3, #1
 8019228:	b2db      	uxtb	r3, r3
 801922a:	2b00      	cmp	r3, #0
 801922c:	d007      	beq.n	801923e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801922e:	697b      	ldr	r3, [r7, #20]
 8019230:	681a      	ldr	r2, [r3, #0]
 8019232:	693b      	ldr	r3, [r7, #16]
 8019234:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8019236:	697b      	ldr	r3, [r7, #20]
 8019238:	693a      	ldr	r2, [r7, #16]
 801923a:	601a      	str	r2, [r3, #0]
        break;
 801923c:	e007      	b.n	801924e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801923e:	697b      	ldr	r3, [r7, #20]
 8019240:	681b      	ldr	r3, [r3, #0]
 8019242:	617b      	str	r3, [r7, #20]
 8019244:	697b      	ldr	r3, [r7, #20]
 8019246:	2b00      	cmp	r3, #0
 8019248:	d1e1      	bne.n	801920e <sys_timeout_abs+0x86>
 801924a:	e000      	b.n	801924e <sys_timeout_abs+0xc6>
    return;
 801924c:	bf00      	nop
      }
    }
  }
}
 801924e:	3718      	adds	r7, #24
 8019250:	46bd      	mov	sp, r7
 8019252:	bd80      	pop	{r7, pc}
 8019254:	0802411c 	.word	0x0802411c
 8019258:	08024150 	.word	0x08024150
 801925c:	08024190 	.word	0x08024190
 8019260:	2000f390 	.word	0x2000f390

08019264 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019264:	b580      	push	{r7, lr}
 8019266:	b086      	sub	sp, #24
 8019268:	af00      	add	r7, sp, #0
 801926a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801926c:	687b      	ldr	r3, [r7, #4]
 801926e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019270:	697b      	ldr	r3, [r7, #20]
 8019272:	685b      	ldr	r3, [r3, #4]
 8019274:	4798      	blx	r3

  now = sys_now();
 8019276:	f7f0 f8a1 	bl	80093bc <sys_now>
 801927a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801927c:	697b      	ldr	r3, [r7, #20]
 801927e:	681a      	ldr	r2, [r3, #0]
 8019280:	4b0f      	ldr	r3, [pc, #60]	@ (80192c0 <lwip_cyclic_timer+0x5c>)
 8019282:	681b      	ldr	r3, [r3, #0]
 8019284:	4413      	add	r3, r2
 8019286:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8019288:	68fa      	ldr	r2, [r7, #12]
 801928a:	693b      	ldr	r3, [r7, #16]
 801928c:	1ad3      	subs	r3, r2, r3
 801928e:	0fdb      	lsrs	r3, r3, #31
 8019290:	f003 0301 	and.w	r3, r3, #1
 8019294:	b2db      	uxtb	r3, r3
 8019296:	2b00      	cmp	r3, #0
 8019298:	d009      	beq.n	80192ae <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801929a:	697b      	ldr	r3, [r7, #20]
 801929c:	681a      	ldr	r2, [r3, #0]
 801929e:	693b      	ldr	r3, [r7, #16]
 80192a0:	4413      	add	r3, r2
 80192a2:	687a      	ldr	r2, [r7, #4]
 80192a4:	4907      	ldr	r1, [pc, #28]	@ (80192c4 <lwip_cyclic_timer+0x60>)
 80192a6:	4618      	mov	r0, r3
 80192a8:	f7ff ff6e 	bl	8019188 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80192ac:	e004      	b.n	80192b8 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80192ae:	687a      	ldr	r2, [r7, #4]
 80192b0:	4904      	ldr	r1, [pc, #16]	@ (80192c4 <lwip_cyclic_timer+0x60>)
 80192b2:	68f8      	ldr	r0, [r7, #12]
 80192b4:	f7ff ff68 	bl	8019188 <sys_timeout_abs>
}
 80192b8:	bf00      	nop
 80192ba:	3718      	adds	r7, #24
 80192bc:	46bd      	mov	sp, r7
 80192be:	bd80      	pop	{r7, pc}
 80192c0:	2000f394 	.word	0x2000f394
 80192c4:	08019265 	.word	0x08019265

080192c8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80192c8:	b580      	push	{r7, lr}
 80192ca:	b082      	sub	sp, #8
 80192cc:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80192ce:	2301      	movs	r3, #1
 80192d0:	607b      	str	r3, [r7, #4]
 80192d2:	e00e      	b.n	80192f2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80192d4:	4a0b      	ldr	r2, [pc, #44]	@ (8019304 <sys_timeouts_init+0x3c>)
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80192dc:	687b      	ldr	r3, [r7, #4]
 80192de:	00db      	lsls	r3, r3, #3
 80192e0:	4a08      	ldr	r2, [pc, #32]	@ (8019304 <sys_timeouts_init+0x3c>)
 80192e2:	4413      	add	r3, r2
 80192e4:	461a      	mov	r2, r3
 80192e6:	4908      	ldr	r1, [pc, #32]	@ (8019308 <sys_timeouts_init+0x40>)
 80192e8:	f000 f810 	bl	801930c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	3301      	adds	r3, #1
 80192f0:	607b      	str	r3, [r7, #4]
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	2b02      	cmp	r3, #2
 80192f6:	d9ed      	bls.n	80192d4 <sys_timeouts_init+0xc>
  }
}
 80192f8:	bf00      	nop
 80192fa:	bf00      	nop
 80192fc:	3708      	adds	r7, #8
 80192fe:	46bd      	mov	sp, r7
 8019300:	bd80      	pop	{r7, pc}
 8019302:	bf00      	nop
 8019304:	08024da8 	.word	0x08024da8
 8019308:	08019265 	.word	0x08019265

0801930c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801930c:	b580      	push	{r7, lr}
 801930e:	b086      	sub	sp, #24
 8019310:	af00      	add	r7, sp, #0
 8019312:	60f8      	str	r0, [r7, #12]
 8019314:	60b9      	str	r1, [r7, #8]
 8019316:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8019318:	68fb      	ldr	r3, [r7, #12]
 801931a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801931e:	d306      	bcc.n	801932e <sys_timeout+0x22>
 8019320:	4b0a      	ldr	r3, [pc, #40]	@ (801934c <sys_timeout+0x40>)
 8019322:	f240 1229 	movw	r2, #297	@ 0x129
 8019326:	490a      	ldr	r1, [pc, #40]	@ (8019350 <sys_timeout+0x44>)
 8019328:	480a      	ldr	r0, [pc, #40]	@ (8019354 <sys_timeout+0x48>)
 801932a:	f005 f863 	bl	801e3f4 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801932e:	f7f0 f845 	bl	80093bc <sys_now>
 8019332:	4602      	mov	r2, r0
 8019334:	68fb      	ldr	r3, [r7, #12]
 8019336:	4413      	add	r3, r2
 8019338:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801933a:	687a      	ldr	r2, [r7, #4]
 801933c:	68b9      	ldr	r1, [r7, #8]
 801933e:	6978      	ldr	r0, [r7, #20]
 8019340:	f7ff ff22 	bl	8019188 <sys_timeout_abs>
#endif
}
 8019344:	bf00      	nop
 8019346:	3718      	adds	r7, #24
 8019348:	46bd      	mov	sp, r7
 801934a:	bd80      	pop	{r7, pc}
 801934c:	0802411c 	.word	0x0802411c
 8019350:	080241b8 	.word	0x080241b8
 8019354:	08024190 	.word	0x08024190

08019358 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8019358:	b580      	push	{r7, lr}
 801935a:	b084      	sub	sp, #16
 801935c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801935e:	f7f0 f82d 	bl	80093bc <sys_now>
 8019362:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8019364:	4b17      	ldr	r3, [pc, #92]	@ (80193c4 <sys_check_timeouts+0x6c>)
 8019366:	681b      	ldr	r3, [r3, #0]
 8019368:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801936a:	68bb      	ldr	r3, [r7, #8]
 801936c:	2b00      	cmp	r3, #0
 801936e:	d022      	beq.n	80193b6 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019370:	68bb      	ldr	r3, [r7, #8]
 8019372:	685b      	ldr	r3, [r3, #4]
 8019374:	68fa      	ldr	r2, [r7, #12]
 8019376:	1ad3      	subs	r3, r2, r3
 8019378:	0fdb      	lsrs	r3, r3, #31
 801937a:	f003 0301 	and.w	r3, r3, #1
 801937e:	b2db      	uxtb	r3, r3
 8019380:	2b00      	cmp	r3, #0
 8019382:	d11a      	bne.n	80193ba <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8019384:	68bb      	ldr	r3, [r7, #8]
 8019386:	681b      	ldr	r3, [r3, #0]
 8019388:	4a0e      	ldr	r2, [pc, #56]	@ (80193c4 <sys_check_timeouts+0x6c>)
 801938a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801938c:	68bb      	ldr	r3, [r7, #8]
 801938e:	689b      	ldr	r3, [r3, #8]
 8019390:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8019392:	68bb      	ldr	r3, [r7, #8]
 8019394:	68db      	ldr	r3, [r3, #12]
 8019396:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8019398:	68bb      	ldr	r3, [r7, #8]
 801939a:	685b      	ldr	r3, [r3, #4]
 801939c:	4a0a      	ldr	r2, [pc, #40]	@ (80193c8 <sys_check_timeouts+0x70>)
 801939e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80193a0:	68b9      	ldr	r1, [r7, #8]
 80193a2:	200b      	movs	r0, #11
 80193a4:	f7f8 f9e2 	bl	801176c <memp_free>
    if (handler != NULL) {
 80193a8:	687b      	ldr	r3, [r7, #4]
 80193aa:	2b00      	cmp	r3, #0
 80193ac:	d0da      	beq.n	8019364 <sys_check_timeouts+0xc>
      handler(arg);
 80193ae:	687b      	ldr	r3, [r7, #4]
 80193b0:	6838      	ldr	r0, [r7, #0]
 80193b2:	4798      	blx	r3
  do {
 80193b4:	e7d6      	b.n	8019364 <sys_check_timeouts+0xc>
      return;
 80193b6:	bf00      	nop
 80193b8:	e000      	b.n	80193bc <sys_check_timeouts+0x64>
      return;
 80193ba:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80193bc:	3710      	adds	r7, #16
 80193be:	46bd      	mov	sp, r7
 80193c0:	bd80      	pop	{r7, pc}
 80193c2:	bf00      	nop
 80193c4:	2000f390 	.word	0x2000f390
 80193c8:	2000f394 	.word	0x2000f394

080193cc <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80193cc:	b580      	push	{r7, lr}
 80193ce:	b082      	sub	sp, #8
 80193d0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80193d2:	4b16      	ldr	r3, [pc, #88]	@ (801942c <sys_timeouts_sleeptime+0x60>)
 80193d4:	681b      	ldr	r3, [r3, #0]
 80193d6:	2b00      	cmp	r3, #0
 80193d8:	d102      	bne.n	80193e0 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80193da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80193de:	e020      	b.n	8019422 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80193e0:	f7ef ffec 	bl	80093bc <sys_now>
 80193e4:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80193e6:	4b11      	ldr	r3, [pc, #68]	@ (801942c <sys_timeouts_sleeptime+0x60>)
 80193e8:	681b      	ldr	r3, [r3, #0]
 80193ea:	685a      	ldr	r2, [r3, #4]
 80193ec:	687b      	ldr	r3, [r7, #4]
 80193ee:	1ad3      	subs	r3, r2, r3
 80193f0:	0fdb      	lsrs	r3, r3, #31
 80193f2:	f003 0301 	and.w	r3, r3, #1
 80193f6:	b2db      	uxtb	r3, r3
 80193f8:	2b00      	cmp	r3, #0
 80193fa:	d001      	beq.n	8019400 <sys_timeouts_sleeptime+0x34>
    return 0;
 80193fc:	2300      	movs	r3, #0
 80193fe:	e010      	b.n	8019422 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8019400:	4b0a      	ldr	r3, [pc, #40]	@ (801942c <sys_timeouts_sleeptime+0x60>)
 8019402:	681b      	ldr	r3, [r3, #0]
 8019404:	685a      	ldr	r2, [r3, #4]
 8019406:	687b      	ldr	r3, [r7, #4]
 8019408:	1ad3      	subs	r3, r2, r3
 801940a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801940c:	683b      	ldr	r3, [r7, #0]
 801940e:	2b00      	cmp	r3, #0
 8019410:	da06      	bge.n	8019420 <sys_timeouts_sleeptime+0x54>
 8019412:	4b07      	ldr	r3, [pc, #28]	@ (8019430 <sys_timeouts_sleeptime+0x64>)
 8019414:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8019418:	4906      	ldr	r1, [pc, #24]	@ (8019434 <sys_timeouts_sleeptime+0x68>)
 801941a:	4807      	ldr	r0, [pc, #28]	@ (8019438 <sys_timeouts_sleeptime+0x6c>)
 801941c:	f004 ffea 	bl	801e3f4 <iprintf>
    return ret;
 8019420:	683b      	ldr	r3, [r7, #0]
  }
}
 8019422:	4618      	mov	r0, r3
 8019424:	3708      	adds	r7, #8
 8019426:	46bd      	mov	sp, r7
 8019428:	bd80      	pop	{r7, pc}
 801942a:	bf00      	nop
 801942c:	2000f390 	.word	0x2000f390
 8019430:	0802411c 	.word	0x0802411c
 8019434:	080241f0 	.word	0x080241f0
 8019438:	08024190 	.word	0x08024190

0801943c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801943c:	b580      	push	{r7, lr}
 801943e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019440:	f004 f84a 	bl	801d4d8 <rand>
 8019444:	4603      	mov	r3, r0
 8019446:	b29b      	uxth	r3, r3
 8019448:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801944c:	b29b      	uxth	r3, r3
 801944e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8019452:	b29a      	uxth	r2, r3
 8019454:	4b01      	ldr	r3, [pc, #4]	@ (801945c <udp_init+0x20>)
 8019456:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8019458:	bf00      	nop
 801945a:	bd80      	pop	{r7, pc}
 801945c:	2000003c 	.word	0x2000003c

08019460 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8019460:	b480      	push	{r7}
 8019462:	b083      	sub	sp, #12
 8019464:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8019466:	2300      	movs	r3, #0
 8019468:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801946a:	4b17      	ldr	r3, [pc, #92]	@ (80194c8 <udp_new_port+0x68>)
 801946c:	881b      	ldrh	r3, [r3, #0]
 801946e:	1c5a      	adds	r2, r3, #1
 8019470:	b291      	uxth	r1, r2
 8019472:	4a15      	ldr	r2, [pc, #84]	@ (80194c8 <udp_new_port+0x68>)
 8019474:	8011      	strh	r1, [r2, #0]
 8019476:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801947a:	4293      	cmp	r3, r2
 801947c:	d103      	bne.n	8019486 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801947e:	4b12      	ldr	r3, [pc, #72]	@ (80194c8 <udp_new_port+0x68>)
 8019480:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8019484:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019486:	4b11      	ldr	r3, [pc, #68]	@ (80194cc <udp_new_port+0x6c>)
 8019488:	681b      	ldr	r3, [r3, #0]
 801948a:	603b      	str	r3, [r7, #0]
 801948c:	e011      	b.n	80194b2 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801948e:	683b      	ldr	r3, [r7, #0]
 8019490:	8a5a      	ldrh	r2, [r3, #18]
 8019492:	4b0d      	ldr	r3, [pc, #52]	@ (80194c8 <udp_new_port+0x68>)
 8019494:	881b      	ldrh	r3, [r3, #0]
 8019496:	429a      	cmp	r2, r3
 8019498:	d108      	bne.n	80194ac <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801949a:	88fb      	ldrh	r3, [r7, #6]
 801949c:	3301      	adds	r3, #1
 801949e:	80fb      	strh	r3, [r7, #6]
 80194a0:	88fb      	ldrh	r3, [r7, #6]
 80194a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80194a6:	d3e0      	bcc.n	801946a <udp_new_port+0xa>
        return 0;
 80194a8:	2300      	movs	r3, #0
 80194aa:	e007      	b.n	80194bc <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80194ac:	683b      	ldr	r3, [r7, #0]
 80194ae:	68db      	ldr	r3, [r3, #12]
 80194b0:	603b      	str	r3, [r7, #0]
 80194b2:	683b      	ldr	r3, [r7, #0]
 80194b4:	2b00      	cmp	r3, #0
 80194b6:	d1ea      	bne.n	801948e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80194b8:	4b03      	ldr	r3, [pc, #12]	@ (80194c8 <udp_new_port+0x68>)
 80194ba:	881b      	ldrh	r3, [r3, #0]
}
 80194bc:	4618      	mov	r0, r3
 80194be:	370c      	adds	r7, #12
 80194c0:	46bd      	mov	sp, r7
 80194c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194c6:	4770      	bx	lr
 80194c8:	2000003c 	.word	0x2000003c
 80194cc:	2000f39c 	.word	0x2000f39c

080194d0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80194d0:	b580      	push	{r7, lr}
 80194d2:	b084      	sub	sp, #16
 80194d4:	af00      	add	r7, sp, #0
 80194d6:	60f8      	str	r0, [r7, #12]
 80194d8:	60b9      	str	r1, [r7, #8]
 80194da:	4613      	mov	r3, r2
 80194dc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80194de:	68fb      	ldr	r3, [r7, #12]
 80194e0:	2b00      	cmp	r3, #0
 80194e2:	d105      	bne.n	80194f0 <udp_input_local_match+0x20>
 80194e4:	4b27      	ldr	r3, [pc, #156]	@ (8019584 <udp_input_local_match+0xb4>)
 80194e6:	2287      	movs	r2, #135	@ 0x87
 80194e8:	4927      	ldr	r1, [pc, #156]	@ (8019588 <udp_input_local_match+0xb8>)
 80194ea:	4828      	ldr	r0, [pc, #160]	@ (801958c <udp_input_local_match+0xbc>)
 80194ec:	f004 ff82 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80194f0:	68bb      	ldr	r3, [r7, #8]
 80194f2:	2b00      	cmp	r3, #0
 80194f4:	d105      	bne.n	8019502 <udp_input_local_match+0x32>
 80194f6:	4b23      	ldr	r3, [pc, #140]	@ (8019584 <udp_input_local_match+0xb4>)
 80194f8:	2288      	movs	r2, #136	@ 0x88
 80194fa:	4925      	ldr	r1, [pc, #148]	@ (8019590 <udp_input_local_match+0xc0>)
 80194fc:	4823      	ldr	r0, [pc, #140]	@ (801958c <udp_input_local_match+0xbc>)
 80194fe:	f004 ff79 	bl	801e3f4 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019502:	68fb      	ldr	r3, [r7, #12]
 8019504:	7a1b      	ldrb	r3, [r3, #8]
 8019506:	2b00      	cmp	r3, #0
 8019508:	d00b      	beq.n	8019522 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801950a:	68fb      	ldr	r3, [r7, #12]
 801950c:	7a1a      	ldrb	r2, [r3, #8]
 801950e:	4b21      	ldr	r3, [pc, #132]	@ (8019594 <udp_input_local_match+0xc4>)
 8019510:	685b      	ldr	r3, [r3, #4]
 8019512:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8019516:	3301      	adds	r3, #1
 8019518:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801951a:	429a      	cmp	r2, r3
 801951c:	d001      	beq.n	8019522 <udp_input_local_match+0x52>
    return 0;
 801951e:	2300      	movs	r3, #0
 8019520:	e02b      	b.n	801957a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8019522:	79fb      	ldrb	r3, [r7, #7]
 8019524:	2b00      	cmp	r3, #0
 8019526:	d018      	beq.n	801955a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019528:	68fb      	ldr	r3, [r7, #12]
 801952a:	2b00      	cmp	r3, #0
 801952c:	d013      	beq.n	8019556 <udp_input_local_match+0x86>
 801952e:	68fb      	ldr	r3, [r7, #12]
 8019530:	681b      	ldr	r3, [r3, #0]
 8019532:	2b00      	cmp	r3, #0
 8019534:	d00f      	beq.n	8019556 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019536:	4b17      	ldr	r3, [pc, #92]	@ (8019594 <udp_input_local_match+0xc4>)
 8019538:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801953a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801953e:	d00a      	beq.n	8019556 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8019540:	68fb      	ldr	r3, [r7, #12]
 8019542:	681a      	ldr	r2, [r3, #0]
 8019544:	4b13      	ldr	r3, [pc, #76]	@ (8019594 <udp_input_local_match+0xc4>)
 8019546:	695b      	ldr	r3, [r3, #20]
 8019548:	405a      	eors	r2, r3
 801954a:	68bb      	ldr	r3, [r7, #8]
 801954c:	3308      	adds	r3, #8
 801954e:	681b      	ldr	r3, [r3, #0]
 8019550:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8019552:	2b00      	cmp	r3, #0
 8019554:	d110      	bne.n	8019578 <udp_input_local_match+0xa8>
          return 1;
 8019556:	2301      	movs	r3, #1
 8019558:	e00f      	b.n	801957a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801955a:	68fb      	ldr	r3, [r7, #12]
 801955c:	2b00      	cmp	r3, #0
 801955e:	d009      	beq.n	8019574 <udp_input_local_match+0xa4>
 8019560:	68fb      	ldr	r3, [r7, #12]
 8019562:	681b      	ldr	r3, [r3, #0]
 8019564:	2b00      	cmp	r3, #0
 8019566:	d005      	beq.n	8019574 <udp_input_local_match+0xa4>
 8019568:	68fb      	ldr	r3, [r7, #12]
 801956a:	681a      	ldr	r2, [r3, #0]
 801956c:	4b09      	ldr	r3, [pc, #36]	@ (8019594 <udp_input_local_match+0xc4>)
 801956e:	695b      	ldr	r3, [r3, #20]
 8019570:	429a      	cmp	r2, r3
 8019572:	d101      	bne.n	8019578 <udp_input_local_match+0xa8>
        return 1;
 8019574:	2301      	movs	r3, #1
 8019576:	e000      	b.n	801957a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8019578:	2300      	movs	r3, #0
}
 801957a:	4618      	mov	r0, r3
 801957c:	3710      	adds	r7, #16
 801957e:	46bd      	mov	sp, r7
 8019580:	bd80      	pop	{r7, pc}
 8019582:	bf00      	nop
 8019584:	08024204 	.word	0x08024204
 8019588:	08024234 	.word	0x08024234
 801958c:	08024258 	.word	0x08024258
 8019590:	08024280 	.word	0x08024280
 8019594:	2000c1c4 	.word	0x2000c1c4

08019598 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8019598:	b590      	push	{r4, r7, lr}
 801959a:	b08d      	sub	sp, #52	@ 0x34
 801959c:	af02      	add	r7, sp, #8
 801959e:	6078      	str	r0, [r7, #4]
 80195a0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80195a2:	2300      	movs	r3, #0
 80195a4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80195a6:	687b      	ldr	r3, [r7, #4]
 80195a8:	2b00      	cmp	r3, #0
 80195aa:	d105      	bne.n	80195b8 <udp_input+0x20>
 80195ac:	4b7c      	ldr	r3, [pc, #496]	@ (80197a0 <udp_input+0x208>)
 80195ae:	22cf      	movs	r2, #207	@ 0xcf
 80195b0:	497c      	ldr	r1, [pc, #496]	@ (80197a4 <udp_input+0x20c>)
 80195b2:	487d      	ldr	r0, [pc, #500]	@ (80197a8 <udp_input+0x210>)
 80195b4:	f004 ff1e 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80195b8:	683b      	ldr	r3, [r7, #0]
 80195ba:	2b00      	cmp	r3, #0
 80195bc:	d105      	bne.n	80195ca <udp_input+0x32>
 80195be:	4b78      	ldr	r3, [pc, #480]	@ (80197a0 <udp_input+0x208>)
 80195c0:	22d0      	movs	r2, #208	@ 0xd0
 80195c2:	497a      	ldr	r1, [pc, #488]	@ (80197ac <udp_input+0x214>)
 80195c4:	4878      	ldr	r0, [pc, #480]	@ (80197a8 <udp_input+0x210>)
 80195c6:	f004 ff15 	bl	801e3f4 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80195ca:	687b      	ldr	r3, [r7, #4]
 80195cc:	895b      	ldrh	r3, [r3, #10]
 80195ce:	2b07      	cmp	r3, #7
 80195d0:	d803      	bhi.n	80195da <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80195d2:	6878      	ldr	r0, [r7, #4]
 80195d4:	f7f8 ffdc 	bl	8012590 <pbuf_free>
    goto end;
 80195d8:	e0de      	b.n	8019798 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80195da:	687b      	ldr	r3, [r7, #4]
 80195dc:	685b      	ldr	r3, [r3, #4]
 80195de:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80195e0:	4b73      	ldr	r3, [pc, #460]	@ (80197b0 <udp_input+0x218>)
 80195e2:	695b      	ldr	r3, [r3, #20]
 80195e4:	4a72      	ldr	r2, [pc, #456]	@ (80197b0 <udp_input+0x218>)
 80195e6:	6812      	ldr	r2, [r2, #0]
 80195e8:	4611      	mov	r1, r2
 80195ea:	4618      	mov	r0, r3
 80195ec:	f001 ffa6 	bl	801b53c <ip4_addr_isbroadcast_u32>
 80195f0:	4603      	mov	r3, r0
 80195f2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80195f4:	697b      	ldr	r3, [r7, #20]
 80195f6:	881b      	ldrh	r3, [r3, #0]
 80195f8:	b29b      	uxth	r3, r3
 80195fa:	4618      	mov	r0, r3
 80195fc:	f7f7 fb6c 	bl	8010cd8 <lwip_htons>
 8019600:	4603      	mov	r3, r0
 8019602:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8019604:	697b      	ldr	r3, [r7, #20]
 8019606:	885b      	ldrh	r3, [r3, #2]
 8019608:	b29b      	uxth	r3, r3
 801960a:	4618      	mov	r0, r3
 801960c:	f7f7 fb64 	bl	8010cd8 <lwip_htons>
 8019610:	4603      	mov	r3, r0
 8019612:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8019614:	2300      	movs	r3, #0
 8019616:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8019618:	2300      	movs	r3, #0
 801961a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801961c:	2300      	movs	r3, #0
 801961e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8019620:	4b64      	ldr	r3, [pc, #400]	@ (80197b4 <udp_input+0x21c>)
 8019622:	681b      	ldr	r3, [r3, #0]
 8019624:	627b      	str	r3, [r7, #36]	@ 0x24
 8019626:	e054      	b.n	80196d2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8019628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801962a:	8a5b      	ldrh	r3, [r3, #18]
 801962c:	89fa      	ldrh	r2, [r7, #14]
 801962e:	429a      	cmp	r2, r3
 8019630:	d14a      	bne.n	80196c8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8019632:	7cfb      	ldrb	r3, [r7, #19]
 8019634:	461a      	mov	r2, r3
 8019636:	6839      	ldr	r1, [r7, #0]
 8019638:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801963a:	f7ff ff49 	bl	80194d0 <udp_input_local_match>
 801963e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8019640:	2b00      	cmp	r3, #0
 8019642:	d041      	beq.n	80196c8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8019644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019646:	7c1b      	ldrb	r3, [r3, #16]
 8019648:	f003 0304 	and.w	r3, r3, #4
 801964c:	2b00      	cmp	r3, #0
 801964e:	d11d      	bne.n	801968c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8019650:	69fb      	ldr	r3, [r7, #28]
 8019652:	2b00      	cmp	r3, #0
 8019654:	d102      	bne.n	801965c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8019656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019658:	61fb      	str	r3, [r7, #28]
 801965a:	e017      	b.n	801968c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801965c:	7cfb      	ldrb	r3, [r7, #19]
 801965e:	2b00      	cmp	r3, #0
 8019660:	d014      	beq.n	801968c <udp_input+0xf4>
 8019662:	4b53      	ldr	r3, [pc, #332]	@ (80197b0 <udp_input+0x218>)
 8019664:	695b      	ldr	r3, [r3, #20]
 8019666:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801966a:	d10f      	bne.n	801968c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801966c:	69fb      	ldr	r3, [r7, #28]
 801966e:	681a      	ldr	r2, [r3, #0]
 8019670:	683b      	ldr	r3, [r7, #0]
 8019672:	3304      	adds	r3, #4
 8019674:	681b      	ldr	r3, [r3, #0]
 8019676:	429a      	cmp	r2, r3
 8019678:	d008      	beq.n	801968c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801967a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801967c:	681a      	ldr	r2, [r3, #0]
 801967e:	683b      	ldr	r3, [r7, #0]
 8019680:	3304      	adds	r3, #4
 8019682:	681b      	ldr	r3, [r3, #0]
 8019684:	429a      	cmp	r2, r3
 8019686:	d101      	bne.n	801968c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8019688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801968a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801968c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801968e:	8a9b      	ldrh	r3, [r3, #20]
 8019690:	8a3a      	ldrh	r2, [r7, #16]
 8019692:	429a      	cmp	r2, r3
 8019694:	d118      	bne.n	80196c8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8019696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019698:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801969a:	2b00      	cmp	r3, #0
 801969c:	d005      	beq.n	80196aa <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801969e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196a0:	685a      	ldr	r2, [r3, #4]
 80196a2:	4b43      	ldr	r3, [pc, #268]	@ (80197b0 <udp_input+0x218>)
 80196a4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80196a6:	429a      	cmp	r2, r3
 80196a8:	d10e      	bne.n	80196c8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80196aa:	6a3b      	ldr	r3, [r7, #32]
 80196ac:	2b00      	cmp	r3, #0
 80196ae:	d014      	beq.n	80196da <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80196b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196b2:	68da      	ldr	r2, [r3, #12]
 80196b4:	6a3b      	ldr	r3, [r7, #32]
 80196b6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80196b8:	4b3e      	ldr	r3, [pc, #248]	@ (80197b4 <udp_input+0x21c>)
 80196ba:	681a      	ldr	r2, [r3, #0]
 80196bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196be:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80196c0:	4a3c      	ldr	r2, [pc, #240]	@ (80197b4 <udp_input+0x21c>)
 80196c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196c4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80196c6:	e008      	b.n	80196da <udp_input+0x142>
      }
    }

    prev = pcb;
 80196c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196ca:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80196cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196ce:	68db      	ldr	r3, [r3, #12]
 80196d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80196d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196d4:	2b00      	cmp	r3, #0
 80196d6:	d1a7      	bne.n	8019628 <udp_input+0x90>
 80196d8:	e000      	b.n	80196dc <udp_input+0x144>
        break;
 80196da:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80196dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196de:	2b00      	cmp	r3, #0
 80196e0:	d101      	bne.n	80196e6 <udp_input+0x14e>
    pcb = uncon_pcb;
 80196e2:	69fb      	ldr	r3, [r7, #28]
 80196e4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80196e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196e8:	2b00      	cmp	r3, #0
 80196ea:	d002      	beq.n	80196f2 <udp_input+0x15a>
    for_us = 1;
 80196ec:	2301      	movs	r3, #1
 80196ee:	76fb      	strb	r3, [r7, #27]
 80196f0:	e00a      	b.n	8019708 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80196f2:	683b      	ldr	r3, [r7, #0]
 80196f4:	3304      	adds	r3, #4
 80196f6:	681a      	ldr	r2, [r3, #0]
 80196f8:	4b2d      	ldr	r3, [pc, #180]	@ (80197b0 <udp_input+0x218>)
 80196fa:	695b      	ldr	r3, [r3, #20]
 80196fc:	429a      	cmp	r2, r3
 80196fe:	bf0c      	ite	eq
 8019700:	2301      	moveq	r3, #1
 8019702:	2300      	movne	r3, #0
 8019704:	b2db      	uxtb	r3, r3
 8019706:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8019708:	7efb      	ldrb	r3, [r7, #27]
 801970a:	2b00      	cmp	r3, #0
 801970c:	d041      	beq.n	8019792 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801970e:	2108      	movs	r1, #8
 8019710:	6878      	ldr	r0, [r7, #4]
 8019712:	f7f8 fe85 	bl	8012420 <pbuf_remove_header>
 8019716:	4603      	mov	r3, r0
 8019718:	2b00      	cmp	r3, #0
 801971a:	d00a      	beq.n	8019732 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801971c:	4b20      	ldr	r3, [pc, #128]	@ (80197a0 <udp_input+0x208>)
 801971e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8019722:	4925      	ldr	r1, [pc, #148]	@ (80197b8 <udp_input+0x220>)
 8019724:	4820      	ldr	r0, [pc, #128]	@ (80197a8 <udp_input+0x210>)
 8019726:	f004 fe65 	bl	801e3f4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801972a:	6878      	ldr	r0, [r7, #4]
 801972c:	f7f8 ff30 	bl	8012590 <pbuf_free>
      goto end;
 8019730:	e032      	b.n	8019798 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8019732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019734:	2b00      	cmp	r3, #0
 8019736:	d012      	beq.n	801975e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8019738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801973a:	699b      	ldr	r3, [r3, #24]
 801973c:	2b00      	cmp	r3, #0
 801973e:	d00a      	beq.n	8019756 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8019740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019742:	699c      	ldr	r4, [r3, #24]
 8019744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019746:	69d8      	ldr	r0, [r3, #28]
 8019748:	8a3b      	ldrh	r3, [r7, #16]
 801974a:	9300      	str	r3, [sp, #0]
 801974c:	4b1b      	ldr	r3, [pc, #108]	@ (80197bc <udp_input+0x224>)
 801974e:	687a      	ldr	r2, [r7, #4]
 8019750:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8019752:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8019754:	e021      	b.n	801979a <udp_input+0x202>
        pbuf_free(p);
 8019756:	6878      	ldr	r0, [r7, #4]
 8019758:	f7f8 ff1a 	bl	8012590 <pbuf_free>
        goto end;
 801975c:	e01c      	b.n	8019798 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801975e:	7cfb      	ldrb	r3, [r7, #19]
 8019760:	2b00      	cmp	r3, #0
 8019762:	d112      	bne.n	801978a <udp_input+0x1f2>
 8019764:	4b12      	ldr	r3, [pc, #72]	@ (80197b0 <udp_input+0x218>)
 8019766:	695b      	ldr	r3, [r3, #20]
 8019768:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801976c:	2be0      	cmp	r3, #224	@ 0xe0
 801976e:	d00c      	beq.n	801978a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8019770:	4b0f      	ldr	r3, [pc, #60]	@ (80197b0 <udp_input+0x218>)
 8019772:	899b      	ldrh	r3, [r3, #12]
 8019774:	3308      	adds	r3, #8
 8019776:	b29b      	uxth	r3, r3
 8019778:	b21b      	sxth	r3, r3
 801977a:	4619      	mov	r1, r3
 801977c:	6878      	ldr	r0, [r7, #4]
 801977e:	f7f8 fec2 	bl	8012506 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8019782:	2103      	movs	r1, #3
 8019784:	6878      	ldr	r0, [r7, #4]
 8019786:	f001 fbad 	bl	801aee4 <icmp_dest_unreach>
      pbuf_free(p);
 801978a:	6878      	ldr	r0, [r7, #4]
 801978c:	f7f8 ff00 	bl	8012590 <pbuf_free>
  return;
 8019790:	e003      	b.n	801979a <udp_input+0x202>
    pbuf_free(p);
 8019792:	6878      	ldr	r0, [r7, #4]
 8019794:	f7f8 fefc 	bl	8012590 <pbuf_free>
  return;
 8019798:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801979a:	372c      	adds	r7, #44	@ 0x2c
 801979c:	46bd      	mov	sp, r7
 801979e:	bd90      	pop	{r4, r7, pc}
 80197a0:	08024204 	.word	0x08024204
 80197a4:	080242a8 	.word	0x080242a8
 80197a8:	08024258 	.word	0x08024258
 80197ac:	080242c0 	.word	0x080242c0
 80197b0:	2000c1c4 	.word	0x2000c1c4
 80197b4:	2000f39c 	.word	0x2000f39c
 80197b8:	080242dc 	.word	0x080242dc
 80197bc:	2000c1d4 	.word	0x2000c1d4

080197c0 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 80197c0:	b580      	push	{r7, lr}
 80197c2:	b082      	sub	sp, #8
 80197c4:	af00      	add	r7, sp, #0
 80197c6:	6078      	str	r0, [r7, #4]
 80197c8:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 80197ca:	687b      	ldr	r3, [r7, #4]
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	d109      	bne.n	80197e4 <udp_send+0x24>
 80197d0:	4b11      	ldr	r3, [pc, #68]	@ (8019818 <udp_send+0x58>)
 80197d2:	f240 12d5 	movw	r2, #469	@ 0x1d5
 80197d6:	4911      	ldr	r1, [pc, #68]	@ (801981c <udp_send+0x5c>)
 80197d8:	4811      	ldr	r0, [pc, #68]	@ (8019820 <udp_send+0x60>)
 80197da:	f004 fe0b 	bl	801e3f4 <iprintf>
 80197de:	f06f 030f 	mvn.w	r3, #15
 80197e2:	e015      	b.n	8019810 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 80197e4:	683b      	ldr	r3, [r7, #0]
 80197e6:	2b00      	cmp	r3, #0
 80197e8:	d109      	bne.n	80197fe <udp_send+0x3e>
 80197ea:	4b0b      	ldr	r3, [pc, #44]	@ (8019818 <udp_send+0x58>)
 80197ec:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 80197f0:	490c      	ldr	r1, [pc, #48]	@ (8019824 <udp_send+0x64>)
 80197f2:	480b      	ldr	r0, [pc, #44]	@ (8019820 <udp_send+0x60>)
 80197f4:	f004 fdfe 	bl	801e3f4 <iprintf>
 80197f8:	f06f 030f 	mvn.w	r3, #15
 80197fc:	e008      	b.n	8019810 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 80197fe:	687b      	ldr	r3, [r7, #4]
 8019800:	1d1a      	adds	r2, r3, #4
 8019802:	687b      	ldr	r3, [r7, #4]
 8019804:	8a9b      	ldrh	r3, [r3, #20]
 8019806:	6839      	ldr	r1, [r7, #0]
 8019808:	6878      	ldr	r0, [r7, #4]
 801980a:	f000 f80d 	bl	8019828 <udp_sendto>
 801980e:	4603      	mov	r3, r0
}
 8019810:	4618      	mov	r0, r3
 8019812:	3708      	adds	r7, #8
 8019814:	46bd      	mov	sp, r7
 8019816:	bd80      	pop	{r7, pc}
 8019818:	08024204 	.word	0x08024204
 801981c:	080242f8 	.word	0x080242f8
 8019820:	08024258 	.word	0x08024258
 8019824:	08024310 	.word	0x08024310

08019828 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8019828:	b580      	push	{r7, lr}
 801982a:	b088      	sub	sp, #32
 801982c:	af02      	add	r7, sp, #8
 801982e:	60f8      	str	r0, [r7, #12]
 8019830:	60b9      	str	r1, [r7, #8]
 8019832:	607a      	str	r2, [r7, #4]
 8019834:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8019836:	68fb      	ldr	r3, [r7, #12]
 8019838:	2b00      	cmp	r3, #0
 801983a:	d109      	bne.n	8019850 <udp_sendto+0x28>
 801983c:	4b23      	ldr	r3, [pc, #140]	@ (80198cc <udp_sendto+0xa4>)
 801983e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8019842:	4923      	ldr	r1, [pc, #140]	@ (80198d0 <udp_sendto+0xa8>)
 8019844:	4823      	ldr	r0, [pc, #140]	@ (80198d4 <udp_sendto+0xac>)
 8019846:	f004 fdd5 	bl	801e3f4 <iprintf>
 801984a:	f06f 030f 	mvn.w	r3, #15
 801984e:	e038      	b.n	80198c2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8019850:	68bb      	ldr	r3, [r7, #8]
 8019852:	2b00      	cmp	r3, #0
 8019854:	d109      	bne.n	801986a <udp_sendto+0x42>
 8019856:	4b1d      	ldr	r3, [pc, #116]	@ (80198cc <udp_sendto+0xa4>)
 8019858:	f240 2219 	movw	r2, #537	@ 0x219
 801985c:	491e      	ldr	r1, [pc, #120]	@ (80198d8 <udp_sendto+0xb0>)
 801985e:	481d      	ldr	r0, [pc, #116]	@ (80198d4 <udp_sendto+0xac>)
 8019860:	f004 fdc8 	bl	801e3f4 <iprintf>
 8019864:	f06f 030f 	mvn.w	r3, #15
 8019868:	e02b      	b.n	80198c2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801986a:	687b      	ldr	r3, [r7, #4]
 801986c:	2b00      	cmp	r3, #0
 801986e:	d109      	bne.n	8019884 <udp_sendto+0x5c>
 8019870:	4b16      	ldr	r3, [pc, #88]	@ (80198cc <udp_sendto+0xa4>)
 8019872:	f240 221a 	movw	r2, #538	@ 0x21a
 8019876:	4919      	ldr	r1, [pc, #100]	@ (80198dc <udp_sendto+0xb4>)
 8019878:	4816      	ldr	r0, [pc, #88]	@ (80198d4 <udp_sendto+0xac>)
 801987a:	f004 fdbb 	bl	801e3f4 <iprintf>
 801987e:	f06f 030f 	mvn.w	r3, #15
 8019882:	e01e      	b.n	80198c2 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8019884:	68fb      	ldr	r3, [r7, #12]
 8019886:	7a1b      	ldrb	r3, [r3, #8]
 8019888:	2b00      	cmp	r3, #0
 801988a:	d006      	beq.n	801989a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801988c:	68fb      	ldr	r3, [r7, #12]
 801988e:	7a1b      	ldrb	r3, [r3, #8]
 8019890:	4618      	mov	r0, r3
 8019892:	f7f8 fa85 	bl	8011da0 <netif_get_by_index>
 8019896:	6178      	str	r0, [r7, #20]
 8019898:	e003      	b.n	80198a2 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801989a:	6878      	ldr	r0, [r7, #4]
 801989c:	f001 fbac 	bl	801aff8 <ip4_route>
 80198a0:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 80198a2:	697b      	ldr	r3, [r7, #20]
 80198a4:	2b00      	cmp	r3, #0
 80198a6:	d102      	bne.n	80198ae <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 80198a8:	f06f 0303 	mvn.w	r3, #3
 80198ac:	e009      	b.n	80198c2 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80198ae:	887a      	ldrh	r2, [r7, #2]
 80198b0:	697b      	ldr	r3, [r7, #20]
 80198b2:	9300      	str	r3, [sp, #0]
 80198b4:	4613      	mov	r3, r2
 80198b6:	687a      	ldr	r2, [r7, #4]
 80198b8:	68b9      	ldr	r1, [r7, #8]
 80198ba:	68f8      	ldr	r0, [r7, #12]
 80198bc:	f000 f810 	bl	80198e0 <udp_sendto_if>
 80198c0:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80198c2:	4618      	mov	r0, r3
 80198c4:	3718      	adds	r7, #24
 80198c6:	46bd      	mov	sp, r7
 80198c8:	bd80      	pop	{r7, pc}
 80198ca:	bf00      	nop
 80198cc:	08024204 	.word	0x08024204
 80198d0:	08024328 	.word	0x08024328
 80198d4:	08024258 	.word	0x08024258
 80198d8:	08024340 	.word	0x08024340
 80198dc:	0802435c 	.word	0x0802435c

080198e0 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80198e0:	b580      	push	{r7, lr}
 80198e2:	b088      	sub	sp, #32
 80198e4:	af02      	add	r7, sp, #8
 80198e6:	60f8      	str	r0, [r7, #12]
 80198e8:	60b9      	str	r1, [r7, #8]
 80198ea:	607a      	str	r2, [r7, #4]
 80198ec:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80198ee:	68fb      	ldr	r3, [r7, #12]
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	d109      	bne.n	8019908 <udp_sendto_if+0x28>
 80198f4:	4b2e      	ldr	r3, [pc, #184]	@ (80199b0 <udp_sendto_if+0xd0>)
 80198f6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80198fa:	492e      	ldr	r1, [pc, #184]	@ (80199b4 <udp_sendto_if+0xd4>)
 80198fc:	482e      	ldr	r0, [pc, #184]	@ (80199b8 <udp_sendto_if+0xd8>)
 80198fe:	f004 fd79 	bl	801e3f4 <iprintf>
 8019902:	f06f 030f 	mvn.w	r3, #15
 8019906:	e04f      	b.n	80199a8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8019908:	68bb      	ldr	r3, [r7, #8]
 801990a:	2b00      	cmp	r3, #0
 801990c:	d109      	bne.n	8019922 <udp_sendto_if+0x42>
 801990e:	4b28      	ldr	r3, [pc, #160]	@ (80199b0 <udp_sendto_if+0xd0>)
 8019910:	f240 2281 	movw	r2, #641	@ 0x281
 8019914:	4929      	ldr	r1, [pc, #164]	@ (80199bc <udp_sendto_if+0xdc>)
 8019916:	4828      	ldr	r0, [pc, #160]	@ (80199b8 <udp_sendto_if+0xd8>)
 8019918:	f004 fd6c 	bl	801e3f4 <iprintf>
 801991c:	f06f 030f 	mvn.w	r3, #15
 8019920:	e042      	b.n	80199a8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019922:	687b      	ldr	r3, [r7, #4]
 8019924:	2b00      	cmp	r3, #0
 8019926:	d109      	bne.n	801993c <udp_sendto_if+0x5c>
 8019928:	4b21      	ldr	r3, [pc, #132]	@ (80199b0 <udp_sendto_if+0xd0>)
 801992a:	f240 2282 	movw	r2, #642	@ 0x282
 801992e:	4924      	ldr	r1, [pc, #144]	@ (80199c0 <udp_sendto_if+0xe0>)
 8019930:	4821      	ldr	r0, [pc, #132]	@ (80199b8 <udp_sendto_if+0xd8>)
 8019932:	f004 fd5f 	bl	801e3f4 <iprintf>
 8019936:	f06f 030f 	mvn.w	r3, #15
 801993a:	e035      	b.n	80199a8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801993c:	6a3b      	ldr	r3, [r7, #32]
 801993e:	2b00      	cmp	r3, #0
 8019940:	d109      	bne.n	8019956 <udp_sendto_if+0x76>
 8019942:	4b1b      	ldr	r3, [pc, #108]	@ (80199b0 <udp_sendto_if+0xd0>)
 8019944:	f240 2283 	movw	r2, #643	@ 0x283
 8019948:	491e      	ldr	r1, [pc, #120]	@ (80199c4 <udp_sendto_if+0xe4>)
 801994a:	481b      	ldr	r0, [pc, #108]	@ (80199b8 <udp_sendto_if+0xd8>)
 801994c:	f004 fd52 	bl	801e3f4 <iprintf>
 8019950:	f06f 030f 	mvn.w	r3, #15
 8019954:	e028      	b.n	80199a8 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8019956:	68fb      	ldr	r3, [r7, #12]
 8019958:	2b00      	cmp	r3, #0
 801995a:	d009      	beq.n	8019970 <udp_sendto_if+0x90>
 801995c:	68fb      	ldr	r3, [r7, #12]
 801995e:	681b      	ldr	r3, [r3, #0]
 8019960:	2b00      	cmp	r3, #0
 8019962:	d005      	beq.n	8019970 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8019964:	68fb      	ldr	r3, [r7, #12]
 8019966:	681b      	ldr	r3, [r3, #0]
 8019968:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801996c:	2be0      	cmp	r3, #224	@ 0xe0
 801996e:	d103      	bne.n	8019978 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8019970:	6a3b      	ldr	r3, [r7, #32]
 8019972:	3304      	adds	r3, #4
 8019974:	617b      	str	r3, [r7, #20]
 8019976:	e00b      	b.n	8019990 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8019978:	68fb      	ldr	r3, [r7, #12]
 801997a:	681a      	ldr	r2, [r3, #0]
 801997c:	6a3b      	ldr	r3, [r7, #32]
 801997e:	3304      	adds	r3, #4
 8019980:	681b      	ldr	r3, [r3, #0]
 8019982:	429a      	cmp	r2, r3
 8019984:	d002      	beq.n	801998c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8019986:	f06f 0303 	mvn.w	r3, #3
 801998a:	e00d      	b.n	80199a8 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801998c:	68fb      	ldr	r3, [r7, #12]
 801998e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8019990:	887a      	ldrh	r2, [r7, #2]
 8019992:	697b      	ldr	r3, [r7, #20]
 8019994:	9301      	str	r3, [sp, #4]
 8019996:	6a3b      	ldr	r3, [r7, #32]
 8019998:	9300      	str	r3, [sp, #0]
 801999a:	4613      	mov	r3, r2
 801999c:	687a      	ldr	r2, [r7, #4]
 801999e:	68b9      	ldr	r1, [r7, #8]
 80199a0:	68f8      	ldr	r0, [r7, #12]
 80199a2:	f000 f811 	bl	80199c8 <udp_sendto_if_src>
 80199a6:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80199a8:	4618      	mov	r0, r3
 80199aa:	3718      	adds	r7, #24
 80199ac:	46bd      	mov	sp, r7
 80199ae:	bd80      	pop	{r7, pc}
 80199b0:	08024204 	.word	0x08024204
 80199b4:	08024378 	.word	0x08024378
 80199b8:	08024258 	.word	0x08024258
 80199bc:	08024394 	.word	0x08024394
 80199c0:	080243b0 	.word	0x080243b0
 80199c4:	080243d0 	.word	0x080243d0

080199c8 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80199c8:	b580      	push	{r7, lr}
 80199ca:	b08c      	sub	sp, #48	@ 0x30
 80199cc:	af04      	add	r7, sp, #16
 80199ce:	60f8      	str	r0, [r7, #12]
 80199d0:	60b9      	str	r1, [r7, #8]
 80199d2:	607a      	str	r2, [r7, #4]
 80199d4:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80199d6:	68fb      	ldr	r3, [r7, #12]
 80199d8:	2b00      	cmp	r3, #0
 80199da:	d109      	bne.n	80199f0 <udp_sendto_if_src+0x28>
 80199dc:	4b65      	ldr	r3, [pc, #404]	@ (8019b74 <udp_sendto_if_src+0x1ac>)
 80199de:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80199e2:	4965      	ldr	r1, [pc, #404]	@ (8019b78 <udp_sendto_if_src+0x1b0>)
 80199e4:	4865      	ldr	r0, [pc, #404]	@ (8019b7c <udp_sendto_if_src+0x1b4>)
 80199e6:	f004 fd05 	bl	801e3f4 <iprintf>
 80199ea:	f06f 030f 	mvn.w	r3, #15
 80199ee:	e0bc      	b.n	8019b6a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80199f0:	68bb      	ldr	r3, [r7, #8]
 80199f2:	2b00      	cmp	r3, #0
 80199f4:	d109      	bne.n	8019a0a <udp_sendto_if_src+0x42>
 80199f6:	4b5f      	ldr	r3, [pc, #380]	@ (8019b74 <udp_sendto_if_src+0x1ac>)
 80199f8:	f240 22d2 	movw	r2, #722	@ 0x2d2
 80199fc:	4960      	ldr	r1, [pc, #384]	@ (8019b80 <udp_sendto_if_src+0x1b8>)
 80199fe:	485f      	ldr	r0, [pc, #380]	@ (8019b7c <udp_sendto_if_src+0x1b4>)
 8019a00:	f004 fcf8 	bl	801e3f4 <iprintf>
 8019a04:	f06f 030f 	mvn.w	r3, #15
 8019a08:	e0af      	b.n	8019b6a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8019a0a:	687b      	ldr	r3, [r7, #4]
 8019a0c:	2b00      	cmp	r3, #0
 8019a0e:	d109      	bne.n	8019a24 <udp_sendto_if_src+0x5c>
 8019a10:	4b58      	ldr	r3, [pc, #352]	@ (8019b74 <udp_sendto_if_src+0x1ac>)
 8019a12:	f240 22d3 	movw	r2, #723	@ 0x2d3
 8019a16:	495b      	ldr	r1, [pc, #364]	@ (8019b84 <udp_sendto_if_src+0x1bc>)
 8019a18:	4858      	ldr	r0, [pc, #352]	@ (8019b7c <udp_sendto_if_src+0x1b4>)
 8019a1a:	f004 fceb 	bl	801e3f4 <iprintf>
 8019a1e:	f06f 030f 	mvn.w	r3, #15
 8019a22:	e0a2      	b.n	8019b6a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8019a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a26:	2b00      	cmp	r3, #0
 8019a28:	d109      	bne.n	8019a3e <udp_sendto_if_src+0x76>
 8019a2a:	4b52      	ldr	r3, [pc, #328]	@ (8019b74 <udp_sendto_if_src+0x1ac>)
 8019a2c:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8019a30:	4955      	ldr	r1, [pc, #340]	@ (8019b88 <udp_sendto_if_src+0x1c0>)
 8019a32:	4852      	ldr	r0, [pc, #328]	@ (8019b7c <udp_sendto_if_src+0x1b4>)
 8019a34:	f004 fcde 	bl	801e3f4 <iprintf>
 8019a38:	f06f 030f 	mvn.w	r3, #15
 8019a3c:	e095      	b.n	8019b6a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8019a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a40:	2b00      	cmp	r3, #0
 8019a42:	d109      	bne.n	8019a58 <udp_sendto_if_src+0x90>
 8019a44:	4b4b      	ldr	r3, [pc, #300]	@ (8019b74 <udp_sendto_if_src+0x1ac>)
 8019a46:	f240 22d5 	movw	r2, #725	@ 0x2d5
 8019a4a:	4950      	ldr	r1, [pc, #320]	@ (8019b8c <udp_sendto_if_src+0x1c4>)
 8019a4c:	484b      	ldr	r0, [pc, #300]	@ (8019b7c <udp_sendto_if_src+0x1b4>)
 8019a4e:	f004 fcd1 	bl	801e3f4 <iprintf>
 8019a52:	f06f 030f 	mvn.w	r3, #15
 8019a56:	e088      	b.n	8019b6a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8019a58:	68fb      	ldr	r3, [r7, #12]
 8019a5a:	8a5b      	ldrh	r3, [r3, #18]
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	d10f      	bne.n	8019a80 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8019a60:	68f9      	ldr	r1, [r7, #12]
 8019a62:	68fb      	ldr	r3, [r7, #12]
 8019a64:	8a5b      	ldrh	r3, [r3, #18]
 8019a66:	461a      	mov	r2, r3
 8019a68:	68f8      	ldr	r0, [r7, #12]
 8019a6a:	f000 f893 	bl	8019b94 <udp_bind>
 8019a6e:	4603      	mov	r3, r0
 8019a70:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8019a72:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019a76:	2b00      	cmp	r3, #0
 8019a78:	d002      	beq.n	8019a80 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8019a7a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019a7e:	e074      	b.n	8019b6a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8019a80:	68bb      	ldr	r3, [r7, #8]
 8019a82:	891b      	ldrh	r3, [r3, #8]
 8019a84:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8019a88:	4293      	cmp	r3, r2
 8019a8a:	d902      	bls.n	8019a92 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8019a8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019a90:	e06b      	b.n	8019b6a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8019a92:	2108      	movs	r1, #8
 8019a94:	68b8      	ldr	r0, [r7, #8]
 8019a96:	f7f8 fcb3 	bl	8012400 <pbuf_add_header>
 8019a9a:	4603      	mov	r3, r0
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	d015      	beq.n	8019acc <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8019aa0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019aa4:	2108      	movs	r1, #8
 8019aa6:	2022      	movs	r0, #34	@ 0x22
 8019aa8:	f7f8 fa5c 	bl	8011f64 <pbuf_alloc>
 8019aac:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8019aae:	69fb      	ldr	r3, [r7, #28]
 8019ab0:	2b00      	cmp	r3, #0
 8019ab2:	d102      	bne.n	8019aba <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8019ab4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019ab8:	e057      	b.n	8019b6a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8019aba:	68bb      	ldr	r3, [r7, #8]
 8019abc:	891b      	ldrh	r3, [r3, #8]
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	d006      	beq.n	8019ad0 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8019ac2:	68b9      	ldr	r1, [r7, #8]
 8019ac4:	69f8      	ldr	r0, [r7, #28]
 8019ac6:	f7f8 fe87 	bl	80127d8 <pbuf_chain>
 8019aca:	e001      	b.n	8019ad0 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8019acc:	68bb      	ldr	r3, [r7, #8]
 8019ace:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8019ad0:	69fb      	ldr	r3, [r7, #28]
 8019ad2:	895b      	ldrh	r3, [r3, #10]
 8019ad4:	2b07      	cmp	r3, #7
 8019ad6:	d806      	bhi.n	8019ae6 <udp_sendto_if_src+0x11e>
 8019ad8:	4b26      	ldr	r3, [pc, #152]	@ (8019b74 <udp_sendto_if_src+0x1ac>)
 8019ada:	f240 320d 	movw	r2, #781	@ 0x30d
 8019ade:	492c      	ldr	r1, [pc, #176]	@ (8019b90 <udp_sendto_if_src+0x1c8>)
 8019ae0:	4826      	ldr	r0, [pc, #152]	@ (8019b7c <udp_sendto_if_src+0x1b4>)
 8019ae2:	f004 fc87 	bl	801e3f4 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8019ae6:	69fb      	ldr	r3, [r7, #28]
 8019ae8:	685b      	ldr	r3, [r3, #4]
 8019aea:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8019aec:	68fb      	ldr	r3, [r7, #12]
 8019aee:	8a5b      	ldrh	r3, [r3, #18]
 8019af0:	4618      	mov	r0, r3
 8019af2:	f7f7 f8f1 	bl	8010cd8 <lwip_htons>
 8019af6:	4603      	mov	r3, r0
 8019af8:	461a      	mov	r2, r3
 8019afa:	697b      	ldr	r3, [r7, #20]
 8019afc:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8019afe:	887b      	ldrh	r3, [r7, #2]
 8019b00:	4618      	mov	r0, r3
 8019b02:	f7f7 f8e9 	bl	8010cd8 <lwip_htons>
 8019b06:	4603      	mov	r3, r0
 8019b08:	461a      	mov	r2, r3
 8019b0a:	697b      	ldr	r3, [r7, #20]
 8019b0c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8019b0e:	697b      	ldr	r3, [r7, #20]
 8019b10:	2200      	movs	r2, #0
 8019b12:	719a      	strb	r2, [r3, #6]
 8019b14:	2200      	movs	r2, #0
 8019b16:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8019b18:	69fb      	ldr	r3, [r7, #28]
 8019b1a:	891b      	ldrh	r3, [r3, #8]
 8019b1c:	4618      	mov	r0, r3
 8019b1e:	f7f7 f8db 	bl	8010cd8 <lwip_htons>
 8019b22:	4603      	mov	r3, r0
 8019b24:	461a      	mov	r2, r3
 8019b26:	697b      	ldr	r3, [r7, #20]
 8019b28:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8019b2a:	2311      	movs	r3, #17
 8019b2c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8019b2e:	68fb      	ldr	r3, [r7, #12]
 8019b30:	7adb      	ldrb	r3, [r3, #11]
 8019b32:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8019b34:	68fb      	ldr	r3, [r7, #12]
 8019b36:	7a9b      	ldrb	r3, [r3, #10]
 8019b38:	7cb9      	ldrb	r1, [r7, #18]
 8019b3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019b3c:	9202      	str	r2, [sp, #8]
 8019b3e:	7cfa      	ldrb	r2, [r7, #19]
 8019b40:	9201      	str	r2, [sp, #4]
 8019b42:	9300      	str	r3, [sp, #0]
 8019b44:	460b      	mov	r3, r1
 8019b46:	687a      	ldr	r2, [r7, #4]
 8019b48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019b4a:	69f8      	ldr	r0, [r7, #28]
 8019b4c:	f001 fc48 	bl	801b3e0 <ip4_output_if_src>
 8019b50:	4603      	mov	r3, r0
 8019b52:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8019b54:	69fa      	ldr	r2, [r7, #28]
 8019b56:	68bb      	ldr	r3, [r7, #8]
 8019b58:	429a      	cmp	r2, r3
 8019b5a:	d004      	beq.n	8019b66 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8019b5c:	69f8      	ldr	r0, [r7, #28]
 8019b5e:	f7f8 fd17 	bl	8012590 <pbuf_free>
    q = NULL;
 8019b62:	2300      	movs	r3, #0
 8019b64:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8019b66:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8019b6a:	4618      	mov	r0, r3
 8019b6c:	3720      	adds	r7, #32
 8019b6e:	46bd      	mov	sp, r7
 8019b70:	bd80      	pop	{r7, pc}
 8019b72:	bf00      	nop
 8019b74:	08024204 	.word	0x08024204
 8019b78:	080243f0 	.word	0x080243f0
 8019b7c:	08024258 	.word	0x08024258
 8019b80:	08024410 	.word	0x08024410
 8019b84:	08024430 	.word	0x08024430
 8019b88:	08024454 	.word	0x08024454
 8019b8c:	08024478 	.word	0x08024478
 8019b90:	0802449c 	.word	0x0802449c

08019b94 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8019b94:	b580      	push	{r7, lr}
 8019b96:	b086      	sub	sp, #24
 8019b98:	af00      	add	r7, sp, #0
 8019b9a:	60f8      	str	r0, [r7, #12]
 8019b9c:	60b9      	str	r1, [r7, #8]
 8019b9e:	4613      	mov	r3, r2
 8019ba0:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8019ba2:	68bb      	ldr	r3, [r7, #8]
 8019ba4:	2b00      	cmp	r3, #0
 8019ba6:	d101      	bne.n	8019bac <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8019ba8:	4b39      	ldr	r3, [pc, #228]	@ (8019c90 <udp_bind+0xfc>)
 8019baa:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8019bac:	68fb      	ldr	r3, [r7, #12]
 8019bae:	2b00      	cmp	r3, #0
 8019bb0:	d109      	bne.n	8019bc6 <udp_bind+0x32>
 8019bb2:	4b38      	ldr	r3, [pc, #224]	@ (8019c94 <udp_bind+0x100>)
 8019bb4:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8019bb8:	4937      	ldr	r1, [pc, #220]	@ (8019c98 <udp_bind+0x104>)
 8019bba:	4838      	ldr	r0, [pc, #224]	@ (8019c9c <udp_bind+0x108>)
 8019bbc:	f004 fc1a 	bl	801e3f4 <iprintf>
 8019bc0:	f06f 030f 	mvn.w	r3, #15
 8019bc4:	e060      	b.n	8019c88 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8019bc6:	2300      	movs	r3, #0
 8019bc8:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019bca:	4b35      	ldr	r3, [pc, #212]	@ (8019ca0 <udp_bind+0x10c>)
 8019bcc:	681b      	ldr	r3, [r3, #0]
 8019bce:	617b      	str	r3, [r7, #20]
 8019bd0:	e009      	b.n	8019be6 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8019bd2:	68fa      	ldr	r2, [r7, #12]
 8019bd4:	697b      	ldr	r3, [r7, #20]
 8019bd6:	429a      	cmp	r2, r3
 8019bd8:	d102      	bne.n	8019be0 <udp_bind+0x4c>
      rebind = 1;
 8019bda:	2301      	movs	r3, #1
 8019bdc:	74fb      	strb	r3, [r7, #19]
      break;
 8019bde:	e005      	b.n	8019bec <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019be0:	697b      	ldr	r3, [r7, #20]
 8019be2:	68db      	ldr	r3, [r3, #12]
 8019be4:	617b      	str	r3, [r7, #20]
 8019be6:	697b      	ldr	r3, [r7, #20]
 8019be8:	2b00      	cmp	r3, #0
 8019bea:	d1f2      	bne.n	8019bd2 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8019bec:	88fb      	ldrh	r3, [r7, #6]
 8019bee:	2b00      	cmp	r3, #0
 8019bf0:	d109      	bne.n	8019c06 <udp_bind+0x72>
    port = udp_new_port();
 8019bf2:	f7ff fc35 	bl	8019460 <udp_new_port>
 8019bf6:	4603      	mov	r3, r0
 8019bf8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8019bfa:	88fb      	ldrh	r3, [r7, #6]
 8019bfc:	2b00      	cmp	r3, #0
 8019bfe:	d12c      	bne.n	8019c5a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8019c00:	f06f 0307 	mvn.w	r3, #7
 8019c04:	e040      	b.n	8019c88 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019c06:	4b26      	ldr	r3, [pc, #152]	@ (8019ca0 <udp_bind+0x10c>)
 8019c08:	681b      	ldr	r3, [r3, #0]
 8019c0a:	617b      	str	r3, [r7, #20]
 8019c0c:	e022      	b.n	8019c54 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8019c0e:	68fa      	ldr	r2, [r7, #12]
 8019c10:	697b      	ldr	r3, [r7, #20]
 8019c12:	429a      	cmp	r2, r3
 8019c14:	d01b      	beq.n	8019c4e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8019c16:	697b      	ldr	r3, [r7, #20]
 8019c18:	8a5b      	ldrh	r3, [r3, #18]
 8019c1a:	88fa      	ldrh	r2, [r7, #6]
 8019c1c:	429a      	cmp	r2, r3
 8019c1e:	d116      	bne.n	8019c4e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019c20:	697b      	ldr	r3, [r7, #20]
 8019c22:	681a      	ldr	r2, [r3, #0]
 8019c24:	68bb      	ldr	r3, [r7, #8]
 8019c26:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8019c28:	429a      	cmp	r2, r3
 8019c2a:	d00d      	beq.n	8019c48 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019c2c:	68bb      	ldr	r3, [r7, #8]
 8019c2e:	2b00      	cmp	r3, #0
 8019c30:	d00a      	beq.n	8019c48 <udp_bind+0xb4>
 8019c32:	68bb      	ldr	r3, [r7, #8]
 8019c34:	681b      	ldr	r3, [r3, #0]
 8019c36:	2b00      	cmp	r3, #0
 8019c38:	d006      	beq.n	8019c48 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8019c3a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	d003      	beq.n	8019c48 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8019c40:	697b      	ldr	r3, [r7, #20]
 8019c42:	681b      	ldr	r3, [r3, #0]
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	d102      	bne.n	8019c4e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8019c48:	f06f 0307 	mvn.w	r3, #7
 8019c4c:	e01c      	b.n	8019c88 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8019c4e:	697b      	ldr	r3, [r7, #20]
 8019c50:	68db      	ldr	r3, [r3, #12]
 8019c52:	617b      	str	r3, [r7, #20]
 8019c54:	697b      	ldr	r3, [r7, #20]
 8019c56:	2b00      	cmp	r3, #0
 8019c58:	d1d9      	bne.n	8019c0e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8019c5a:	68bb      	ldr	r3, [r7, #8]
 8019c5c:	2b00      	cmp	r3, #0
 8019c5e:	d002      	beq.n	8019c66 <udp_bind+0xd2>
 8019c60:	68bb      	ldr	r3, [r7, #8]
 8019c62:	681b      	ldr	r3, [r3, #0]
 8019c64:	e000      	b.n	8019c68 <udp_bind+0xd4>
 8019c66:	2300      	movs	r3, #0
 8019c68:	68fa      	ldr	r2, [r7, #12]
 8019c6a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8019c6c:	68fb      	ldr	r3, [r7, #12]
 8019c6e:	88fa      	ldrh	r2, [r7, #6]
 8019c70:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8019c72:	7cfb      	ldrb	r3, [r7, #19]
 8019c74:	2b00      	cmp	r3, #0
 8019c76:	d106      	bne.n	8019c86 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8019c78:	4b09      	ldr	r3, [pc, #36]	@ (8019ca0 <udp_bind+0x10c>)
 8019c7a:	681a      	ldr	r2, [r3, #0]
 8019c7c:	68fb      	ldr	r3, [r7, #12]
 8019c7e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8019c80:	4a07      	ldr	r2, [pc, #28]	@ (8019ca0 <udp_bind+0x10c>)
 8019c82:	68fb      	ldr	r3, [r7, #12]
 8019c84:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8019c86:	2300      	movs	r3, #0
}
 8019c88:	4618      	mov	r0, r3
 8019c8a:	3718      	adds	r7, #24
 8019c8c:	46bd      	mov	sp, r7
 8019c8e:	bd80      	pop	{r7, pc}
 8019c90:	08024dc0 	.word	0x08024dc0
 8019c94:	08024204 	.word	0x08024204
 8019c98:	080244cc 	.word	0x080244cc
 8019c9c:	08024258 	.word	0x08024258
 8019ca0:	2000f39c 	.word	0x2000f39c

08019ca4 <udp_bind_netif>:
 *
 * @see udp_disconnect()
 */
void
udp_bind_netif(struct udp_pcb *pcb, const struct netif *netif)
{
 8019ca4:	b480      	push	{r7}
 8019ca6:	b083      	sub	sp, #12
 8019ca8:	af00      	add	r7, sp, #0
 8019caa:	6078      	str	r0, [r7, #4]
 8019cac:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif != NULL) {
 8019cae:	683b      	ldr	r3, [r7, #0]
 8019cb0:	2b00      	cmp	r3, #0
 8019cb2:	d007      	beq.n	8019cc4 <udp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 8019cb4:	683b      	ldr	r3, [r7, #0]
 8019cb6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8019cba:	3301      	adds	r3, #1
 8019cbc:	b2da      	uxtb	r2, r3
 8019cbe:	687b      	ldr	r3, [r7, #4]
 8019cc0:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8019cc2:	e002      	b.n	8019cca <udp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8019cc4:	687b      	ldr	r3, [r7, #4]
 8019cc6:	2200      	movs	r2, #0
 8019cc8:	721a      	strb	r2, [r3, #8]
}
 8019cca:	bf00      	nop
 8019ccc:	370c      	adds	r7, #12
 8019cce:	46bd      	mov	sp, r7
 8019cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cd4:	4770      	bx	lr
	...

08019cd8 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8019cd8:	b580      	push	{r7, lr}
 8019cda:	b084      	sub	sp, #16
 8019cdc:	af00      	add	r7, sp, #0
 8019cde:	60f8      	str	r0, [r7, #12]
 8019ce0:	60b9      	str	r1, [r7, #8]
 8019ce2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8019ce4:	68fb      	ldr	r3, [r7, #12]
 8019ce6:	2b00      	cmp	r3, #0
 8019ce8:	d107      	bne.n	8019cfa <udp_recv+0x22>
 8019cea:	4b08      	ldr	r3, [pc, #32]	@ (8019d0c <udp_recv+0x34>)
 8019cec:	f240 428a 	movw	r2, #1162	@ 0x48a
 8019cf0:	4907      	ldr	r1, [pc, #28]	@ (8019d10 <udp_recv+0x38>)
 8019cf2:	4808      	ldr	r0, [pc, #32]	@ (8019d14 <udp_recv+0x3c>)
 8019cf4:	f004 fb7e 	bl	801e3f4 <iprintf>
 8019cf8:	e005      	b.n	8019d06 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8019cfa:	68fb      	ldr	r3, [r7, #12]
 8019cfc:	68ba      	ldr	r2, [r7, #8]
 8019cfe:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8019d00:	68fb      	ldr	r3, [r7, #12]
 8019d02:	687a      	ldr	r2, [r7, #4]
 8019d04:	61da      	str	r2, [r3, #28]
}
 8019d06:	3710      	adds	r7, #16
 8019d08:	46bd      	mov	sp, r7
 8019d0a:	bd80      	pop	{r7, pc}
 8019d0c:	08024204 	.word	0x08024204
 8019d10:	08024538 	.word	0x08024538
 8019d14:	08024258 	.word	0x08024258

08019d18 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8019d18:	b580      	push	{r7, lr}
 8019d1a:	b084      	sub	sp, #16
 8019d1c:	af00      	add	r7, sp, #0
 8019d1e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8019d20:	687b      	ldr	r3, [r7, #4]
 8019d22:	2b00      	cmp	r3, #0
 8019d24:	d107      	bne.n	8019d36 <udp_remove+0x1e>
 8019d26:	4b19      	ldr	r3, [pc, #100]	@ (8019d8c <udp_remove+0x74>)
 8019d28:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8019d2c:	4918      	ldr	r1, [pc, #96]	@ (8019d90 <udp_remove+0x78>)
 8019d2e:	4819      	ldr	r0, [pc, #100]	@ (8019d94 <udp_remove+0x7c>)
 8019d30:	f004 fb60 	bl	801e3f4 <iprintf>
 8019d34:	e026      	b.n	8019d84 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8019d36:	4b18      	ldr	r3, [pc, #96]	@ (8019d98 <udp_remove+0x80>)
 8019d38:	681b      	ldr	r3, [r3, #0]
 8019d3a:	687a      	ldr	r2, [r7, #4]
 8019d3c:	429a      	cmp	r2, r3
 8019d3e:	d105      	bne.n	8019d4c <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8019d40:	4b15      	ldr	r3, [pc, #84]	@ (8019d98 <udp_remove+0x80>)
 8019d42:	681b      	ldr	r3, [r3, #0]
 8019d44:	68db      	ldr	r3, [r3, #12]
 8019d46:	4a14      	ldr	r2, [pc, #80]	@ (8019d98 <udp_remove+0x80>)
 8019d48:	6013      	str	r3, [r2, #0]
 8019d4a:	e017      	b.n	8019d7c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8019d4c:	4b12      	ldr	r3, [pc, #72]	@ (8019d98 <udp_remove+0x80>)
 8019d4e:	681b      	ldr	r3, [r3, #0]
 8019d50:	60fb      	str	r3, [r7, #12]
 8019d52:	e010      	b.n	8019d76 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8019d54:	68fb      	ldr	r3, [r7, #12]
 8019d56:	68db      	ldr	r3, [r3, #12]
 8019d58:	2b00      	cmp	r3, #0
 8019d5a:	d009      	beq.n	8019d70 <udp_remove+0x58>
 8019d5c:	68fb      	ldr	r3, [r7, #12]
 8019d5e:	68db      	ldr	r3, [r3, #12]
 8019d60:	687a      	ldr	r2, [r7, #4]
 8019d62:	429a      	cmp	r2, r3
 8019d64:	d104      	bne.n	8019d70 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8019d66:	687b      	ldr	r3, [r7, #4]
 8019d68:	68da      	ldr	r2, [r3, #12]
 8019d6a:	68fb      	ldr	r3, [r7, #12]
 8019d6c:	60da      	str	r2, [r3, #12]
        break;
 8019d6e:	e005      	b.n	8019d7c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8019d70:	68fb      	ldr	r3, [r7, #12]
 8019d72:	68db      	ldr	r3, [r3, #12]
 8019d74:	60fb      	str	r3, [r7, #12]
 8019d76:	68fb      	ldr	r3, [r7, #12]
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	d1eb      	bne.n	8019d54 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8019d7c:	6879      	ldr	r1, [r7, #4]
 8019d7e:	2001      	movs	r0, #1
 8019d80:	f7f7 fcf4 	bl	801176c <memp_free>
}
 8019d84:	3710      	adds	r7, #16
 8019d86:	46bd      	mov	sp, r7
 8019d88:	bd80      	pop	{r7, pc}
 8019d8a:	bf00      	nop
 8019d8c:	08024204 	.word	0x08024204
 8019d90:	08024550 	.word	0x08024550
 8019d94:	08024258 	.word	0x08024258
 8019d98:	2000f39c 	.word	0x2000f39c

08019d9c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8019d9c:	b580      	push	{r7, lr}
 8019d9e:	b082      	sub	sp, #8
 8019da0:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8019da2:	2001      	movs	r0, #1
 8019da4:	f7f7 fc6c 	bl	8011680 <memp_malloc>
 8019da8:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8019daa:	687b      	ldr	r3, [r7, #4]
 8019dac:	2b00      	cmp	r3, #0
 8019dae:	d007      	beq.n	8019dc0 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8019db0:	2220      	movs	r2, #32
 8019db2:	2100      	movs	r1, #0
 8019db4:	6878      	ldr	r0, [r7, #4]
 8019db6:	f004 fb59 	bl	801e46c <memset>
    pcb->ttl = UDP_TTL;
 8019dba:	687b      	ldr	r3, [r7, #4]
 8019dbc:	22ff      	movs	r2, #255	@ 0xff
 8019dbe:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8019dc0:	687b      	ldr	r3, [r7, #4]
}
 8019dc2:	4618      	mov	r0, r3
 8019dc4:	3708      	adds	r7, #8
 8019dc6:	46bd      	mov	sp, r7
 8019dc8:	bd80      	pop	{r7, pc}

08019dca <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8019dca:	b580      	push	{r7, lr}
 8019dcc:	b084      	sub	sp, #16
 8019dce:	af00      	add	r7, sp, #0
 8019dd0:	4603      	mov	r3, r0
 8019dd2:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8019dd4:	f7ff ffe2 	bl	8019d9c <udp_new>
 8019dd8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8019dda:	68fb      	ldr	r3, [r7, #12]
}
 8019ddc:	4618      	mov	r0, r3
 8019dde:	3710      	adds	r7, #16
 8019de0:	46bd      	mov	sp, r7
 8019de2:	bd80      	pop	{r7, pc}

08019de4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8019de4:	b480      	push	{r7}
 8019de6:	b085      	sub	sp, #20
 8019de8:	af00      	add	r7, sp, #0
 8019dea:	6078      	str	r0, [r7, #4]
 8019dec:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8019dee:	687b      	ldr	r3, [r7, #4]
 8019df0:	2b00      	cmp	r3, #0
 8019df2:	d01e      	beq.n	8019e32 <udp_netif_ip_addr_changed+0x4e>
 8019df4:	687b      	ldr	r3, [r7, #4]
 8019df6:	681b      	ldr	r3, [r3, #0]
 8019df8:	2b00      	cmp	r3, #0
 8019dfa:	d01a      	beq.n	8019e32 <udp_netif_ip_addr_changed+0x4e>
 8019dfc:	683b      	ldr	r3, [r7, #0]
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	d017      	beq.n	8019e32 <udp_netif_ip_addr_changed+0x4e>
 8019e02:	683b      	ldr	r3, [r7, #0]
 8019e04:	681b      	ldr	r3, [r3, #0]
 8019e06:	2b00      	cmp	r3, #0
 8019e08:	d013      	beq.n	8019e32 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8019e40 <udp_netif_ip_addr_changed+0x5c>)
 8019e0c:	681b      	ldr	r3, [r3, #0]
 8019e0e:	60fb      	str	r3, [r7, #12]
 8019e10:	e00c      	b.n	8019e2c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8019e12:	68fb      	ldr	r3, [r7, #12]
 8019e14:	681a      	ldr	r2, [r3, #0]
 8019e16:	687b      	ldr	r3, [r7, #4]
 8019e18:	681b      	ldr	r3, [r3, #0]
 8019e1a:	429a      	cmp	r2, r3
 8019e1c:	d103      	bne.n	8019e26 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8019e1e:	683b      	ldr	r3, [r7, #0]
 8019e20:	681a      	ldr	r2, [r3, #0]
 8019e22:	68fb      	ldr	r3, [r7, #12]
 8019e24:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8019e26:	68fb      	ldr	r3, [r7, #12]
 8019e28:	68db      	ldr	r3, [r3, #12]
 8019e2a:	60fb      	str	r3, [r7, #12]
 8019e2c:	68fb      	ldr	r3, [r7, #12]
 8019e2e:	2b00      	cmp	r3, #0
 8019e30:	d1ef      	bne.n	8019e12 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8019e32:	bf00      	nop
 8019e34:	3714      	adds	r7, #20
 8019e36:	46bd      	mov	sp, r7
 8019e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e3c:	4770      	bx	lr
 8019e3e:	bf00      	nop
 8019e40:	2000f39c 	.word	0x2000f39c

08019e44 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8019e44:	b580      	push	{r7, lr}
 8019e46:	b082      	sub	sp, #8
 8019e48:	af00      	add	r7, sp, #0
 8019e4a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8019e4c:	4915      	ldr	r1, [pc, #84]	@ (8019ea4 <etharp_free_entry+0x60>)
 8019e4e:	687a      	ldr	r2, [r7, #4]
 8019e50:	4613      	mov	r3, r2
 8019e52:	005b      	lsls	r3, r3, #1
 8019e54:	4413      	add	r3, r2
 8019e56:	00db      	lsls	r3, r3, #3
 8019e58:	440b      	add	r3, r1
 8019e5a:	681b      	ldr	r3, [r3, #0]
 8019e5c:	2b00      	cmp	r3, #0
 8019e5e:	d013      	beq.n	8019e88 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8019e60:	4910      	ldr	r1, [pc, #64]	@ (8019ea4 <etharp_free_entry+0x60>)
 8019e62:	687a      	ldr	r2, [r7, #4]
 8019e64:	4613      	mov	r3, r2
 8019e66:	005b      	lsls	r3, r3, #1
 8019e68:	4413      	add	r3, r2
 8019e6a:	00db      	lsls	r3, r3, #3
 8019e6c:	440b      	add	r3, r1
 8019e6e:	681b      	ldr	r3, [r3, #0]
 8019e70:	4618      	mov	r0, r3
 8019e72:	f7f8 fb8d 	bl	8012590 <pbuf_free>
    arp_table[i].q = NULL;
 8019e76:	490b      	ldr	r1, [pc, #44]	@ (8019ea4 <etharp_free_entry+0x60>)
 8019e78:	687a      	ldr	r2, [r7, #4]
 8019e7a:	4613      	mov	r3, r2
 8019e7c:	005b      	lsls	r3, r3, #1
 8019e7e:	4413      	add	r3, r2
 8019e80:	00db      	lsls	r3, r3, #3
 8019e82:	440b      	add	r3, r1
 8019e84:	2200      	movs	r2, #0
 8019e86:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8019e88:	4906      	ldr	r1, [pc, #24]	@ (8019ea4 <etharp_free_entry+0x60>)
 8019e8a:	687a      	ldr	r2, [r7, #4]
 8019e8c:	4613      	mov	r3, r2
 8019e8e:	005b      	lsls	r3, r3, #1
 8019e90:	4413      	add	r3, r2
 8019e92:	00db      	lsls	r3, r3, #3
 8019e94:	440b      	add	r3, r1
 8019e96:	3314      	adds	r3, #20
 8019e98:	2200      	movs	r2, #0
 8019e9a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8019e9c:	bf00      	nop
 8019e9e:	3708      	adds	r7, #8
 8019ea0:	46bd      	mov	sp, r7
 8019ea2:	bd80      	pop	{r7, pc}
 8019ea4:	2000f3a0 	.word	0x2000f3a0

08019ea8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8019ea8:	b580      	push	{r7, lr}
 8019eaa:	b082      	sub	sp, #8
 8019eac:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019eae:	2300      	movs	r3, #0
 8019eb0:	607b      	str	r3, [r7, #4]
 8019eb2:	e096      	b.n	8019fe2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8019eb4:	494f      	ldr	r1, [pc, #316]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019eb6:	687a      	ldr	r2, [r7, #4]
 8019eb8:	4613      	mov	r3, r2
 8019eba:	005b      	lsls	r3, r3, #1
 8019ebc:	4413      	add	r3, r2
 8019ebe:	00db      	lsls	r3, r3, #3
 8019ec0:	440b      	add	r3, r1
 8019ec2:	3314      	adds	r3, #20
 8019ec4:	781b      	ldrb	r3, [r3, #0]
 8019ec6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8019ec8:	78fb      	ldrb	r3, [r7, #3]
 8019eca:	2b00      	cmp	r3, #0
 8019ecc:	f000 8086 	beq.w	8019fdc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8019ed0:	4948      	ldr	r1, [pc, #288]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019ed2:	687a      	ldr	r2, [r7, #4]
 8019ed4:	4613      	mov	r3, r2
 8019ed6:	005b      	lsls	r3, r3, #1
 8019ed8:	4413      	add	r3, r2
 8019eda:	00db      	lsls	r3, r3, #3
 8019edc:	440b      	add	r3, r1
 8019ede:	3312      	adds	r3, #18
 8019ee0:	881b      	ldrh	r3, [r3, #0]
 8019ee2:	3301      	adds	r3, #1
 8019ee4:	b298      	uxth	r0, r3
 8019ee6:	4943      	ldr	r1, [pc, #268]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019ee8:	687a      	ldr	r2, [r7, #4]
 8019eea:	4613      	mov	r3, r2
 8019eec:	005b      	lsls	r3, r3, #1
 8019eee:	4413      	add	r3, r2
 8019ef0:	00db      	lsls	r3, r3, #3
 8019ef2:	440b      	add	r3, r1
 8019ef4:	3312      	adds	r3, #18
 8019ef6:	4602      	mov	r2, r0
 8019ef8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019efa:	493e      	ldr	r1, [pc, #248]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019efc:	687a      	ldr	r2, [r7, #4]
 8019efe:	4613      	mov	r3, r2
 8019f00:	005b      	lsls	r3, r3, #1
 8019f02:	4413      	add	r3, r2
 8019f04:	00db      	lsls	r3, r3, #3
 8019f06:	440b      	add	r3, r1
 8019f08:	3312      	adds	r3, #18
 8019f0a:	881b      	ldrh	r3, [r3, #0]
 8019f0c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8019f10:	d215      	bcs.n	8019f3e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8019f12:	4938      	ldr	r1, [pc, #224]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019f14:	687a      	ldr	r2, [r7, #4]
 8019f16:	4613      	mov	r3, r2
 8019f18:	005b      	lsls	r3, r3, #1
 8019f1a:	4413      	add	r3, r2
 8019f1c:	00db      	lsls	r3, r3, #3
 8019f1e:	440b      	add	r3, r1
 8019f20:	3314      	adds	r3, #20
 8019f22:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019f24:	2b01      	cmp	r3, #1
 8019f26:	d10e      	bne.n	8019f46 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8019f28:	4932      	ldr	r1, [pc, #200]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019f2a:	687a      	ldr	r2, [r7, #4]
 8019f2c:	4613      	mov	r3, r2
 8019f2e:	005b      	lsls	r3, r3, #1
 8019f30:	4413      	add	r3, r2
 8019f32:	00db      	lsls	r3, r3, #3
 8019f34:	440b      	add	r3, r1
 8019f36:	3312      	adds	r3, #18
 8019f38:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8019f3a:	2b04      	cmp	r3, #4
 8019f3c:	d903      	bls.n	8019f46 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8019f3e:	6878      	ldr	r0, [r7, #4]
 8019f40:	f7ff ff80 	bl	8019e44 <etharp_free_entry>
 8019f44:	e04a      	b.n	8019fdc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8019f46:	492b      	ldr	r1, [pc, #172]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019f48:	687a      	ldr	r2, [r7, #4]
 8019f4a:	4613      	mov	r3, r2
 8019f4c:	005b      	lsls	r3, r3, #1
 8019f4e:	4413      	add	r3, r2
 8019f50:	00db      	lsls	r3, r3, #3
 8019f52:	440b      	add	r3, r1
 8019f54:	3314      	adds	r3, #20
 8019f56:	781b      	ldrb	r3, [r3, #0]
 8019f58:	2b03      	cmp	r3, #3
 8019f5a:	d10a      	bne.n	8019f72 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8019f5c:	4925      	ldr	r1, [pc, #148]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019f5e:	687a      	ldr	r2, [r7, #4]
 8019f60:	4613      	mov	r3, r2
 8019f62:	005b      	lsls	r3, r3, #1
 8019f64:	4413      	add	r3, r2
 8019f66:	00db      	lsls	r3, r3, #3
 8019f68:	440b      	add	r3, r1
 8019f6a:	3314      	adds	r3, #20
 8019f6c:	2204      	movs	r2, #4
 8019f6e:	701a      	strb	r2, [r3, #0]
 8019f70:	e034      	b.n	8019fdc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8019f72:	4920      	ldr	r1, [pc, #128]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019f74:	687a      	ldr	r2, [r7, #4]
 8019f76:	4613      	mov	r3, r2
 8019f78:	005b      	lsls	r3, r3, #1
 8019f7a:	4413      	add	r3, r2
 8019f7c:	00db      	lsls	r3, r3, #3
 8019f7e:	440b      	add	r3, r1
 8019f80:	3314      	adds	r3, #20
 8019f82:	781b      	ldrb	r3, [r3, #0]
 8019f84:	2b04      	cmp	r3, #4
 8019f86:	d10a      	bne.n	8019f9e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8019f88:	491a      	ldr	r1, [pc, #104]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019f8a:	687a      	ldr	r2, [r7, #4]
 8019f8c:	4613      	mov	r3, r2
 8019f8e:	005b      	lsls	r3, r3, #1
 8019f90:	4413      	add	r3, r2
 8019f92:	00db      	lsls	r3, r3, #3
 8019f94:	440b      	add	r3, r1
 8019f96:	3314      	adds	r3, #20
 8019f98:	2202      	movs	r2, #2
 8019f9a:	701a      	strb	r2, [r3, #0]
 8019f9c:	e01e      	b.n	8019fdc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8019f9e:	4915      	ldr	r1, [pc, #84]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019fa0:	687a      	ldr	r2, [r7, #4]
 8019fa2:	4613      	mov	r3, r2
 8019fa4:	005b      	lsls	r3, r3, #1
 8019fa6:	4413      	add	r3, r2
 8019fa8:	00db      	lsls	r3, r3, #3
 8019faa:	440b      	add	r3, r1
 8019fac:	3314      	adds	r3, #20
 8019fae:	781b      	ldrb	r3, [r3, #0]
 8019fb0:	2b01      	cmp	r3, #1
 8019fb2:	d113      	bne.n	8019fdc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8019fb4:	490f      	ldr	r1, [pc, #60]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019fb6:	687a      	ldr	r2, [r7, #4]
 8019fb8:	4613      	mov	r3, r2
 8019fba:	005b      	lsls	r3, r3, #1
 8019fbc:	4413      	add	r3, r2
 8019fbe:	00db      	lsls	r3, r3, #3
 8019fc0:	440b      	add	r3, r1
 8019fc2:	3308      	adds	r3, #8
 8019fc4:	6818      	ldr	r0, [r3, #0]
 8019fc6:	687a      	ldr	r2, [r7, #4]
 8019fc8:	4613      	mov	r3, r2
 8019fca:	005b      	lsls	r3, r3, #1
 8019fcc:	4413      	add	r3, r2
 8019fce:	00db      	lsls	r3, r3, #3
 8019fd0:	4a08      	ldr	r2, [pc, #32]	@ (8019ff4 <etharp_tmr+0x14c>)
 8019fd2:	4413      	add	r3, r2
 8019fd4:	3304      	adds	r3, #4
 8019fd6:	4619      	mov	r1, r3
 8019fd8:	f000 fe6e 	bl	801acb8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019fdc:	687b      	ldr	r3, [r7, #4]
 8019fde:	3301      	adds	r3, #1
 8019fe0:	607b      	str	r3, [r7, #4]
 8019fe2:	687b      	ldr	r3, [r7, #4]
 8019fe4:	2b09      	cmp	r3, #9
 8019fe6:	f77f af65 	ble.w	8019eb4 <etharp_tmr+0xc>
      }
    }
  }
}
 8019fea:	bf00      	nop
 8019fec:	bf00      	nop
 8019fee:	3708      	adds	r7, #8
 8019ff0:	46bd      	mov	sp, r7
 8019ff2:	bd80      	pop	{r7, pc}
 8019ff4:	2000f3a0 	.word	0x2000f3a0

08019ff8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8019ff8:	b580      	push	{r7, lr}
 8019ffa:	b08a      	sub	sp, #40	@ 0x28
 8019ffc:	af00      	add	r7, sp, #0
 8019ffe:	60f8      	str	r0, [r7, #12]
 801a000:	460b      	mov	r3, r1
 801a002:	607a      	str	r2, [r7, #4]
 801a004:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801a006:	230a      	movs	r3, #10
 801a008:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801a00a:	230a      	movs	r3, #10
 801a00c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801a00e:	230a      	movs	r3, #10
 801a010:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801a012:	2300      	movs	r3, #0
 801a014:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801a016:	230a      	movs	r3, #10
 801a018:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801a01a:	2300      	movs	r3, #0
 801a01c:	83bb      	strh	r3, [r7, #28]
 801a01e:	2300      	movs	r3, #0
 801a020:	837b      	strh	r3, [r7, #26]
 801a022:	2300      	movs	r3, #0
 801a024:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a026:	2300      	movs	r3, #0
 801a028:	843b      	strh	r3, [r7, #32]
 801a02a:	e0ae      	b.n	801a18a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801a02c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a030:	49a6      	ldr	r1, [pc, #664]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a032:	4613      	mov	r3, r2
 801a034:	005b      	lsls	r3, r3, #1
 801a036:	4413      	add	r3, r2
 801a038:	00db      	lsls	r3, r3, #3
 801a03a:	440b      	add	r3, r1
 801a03c:	3314      	adds	r3, #20
 801a03e:	781b      	ldrb	r3, [r3, #0]
 801a040:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801a042:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a046:	2b0a      	cmp	r3, #10
 801a048:	d105      	bne.n	801a056 <etharp_find_entry+0x5e>
 801a04a:	7dfb      	ldrb	r3, [r7, #23]
 801a04c:	2b00      	cmp	r3, #0
 801a04e:	d102      	bne.n	801a056 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801a050:	8c3b      	ldrh	r3, [r7, #32]
 801a052:	847b      	strh	r3, [r7, #34]	@ 0x22
 801a054:	e095      	b.n	801a182 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801a056:	7dfb      	ldrb	r3, [r7, #23]
 801a058:	2b00      	cmp	r3, #0
 801a05a:	f000 8092 	beq.w	801a182 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801a05e:	7dfb      	ldrb	r3, [r7, #23]
 801a060:	2b01      	cmp	r3, #1
 801a062:	d009      	beq.n	801a078 <etharp_find_entry+0x80>
 801a064:	7dfb      	ldrb	r3, [r7, #23]
 801a066:	2b01      	cmp	r3, #1
 801a068:	d806      	bhi.n	801a078 <etharp_find_entry+0x80>
 801a06a:	4b99      	ldr	r3, [pc, #612]	@ (801a2d0 <etharp_find_entry+0x2d8>)
 801a06c:	f240 1223 	movw	r2, #291	@ 0x123
 801a070:	4998      	ldr	r1, [pc, #608]	@ (801a2d4 <etharp_find_entry+0x2dc>)
 801a072:	4899      	ldr	r0, [pc, #612]	@ (801a2d8 <etharp_find_entry+0x2e0>)
 801a074:	f004 f9be 	bl	801e3f4 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801a078:	68fb      	ldr	r3, [r7, #12]
 801a07a:	2b00      	cmp	r3, #0
 801a07c:	d020      	beq.n	801a0c0 <etharp_find_entry+0xc8>
 801a07e:	68fb      	ldr	r3, [r7, #12]
 801a080:	6819      	ldr	r1, [r3, #0]
 801a082:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a086:	4891      	ldr	r0, [pc, #580]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a088:	4613      	mov	r3, r2
 801a08a:	005b      	lsls	r3, r3, #1
 801a08c:	4413      	add	r3, r2
 801a08e:	00db      	lsls	r3, r3, #3
 801a090:	4403      	add	r3, r0
 801a092:	3304      	adds	r3, #4
 801a094:	681b      	ldr	r3, [r3, #0]
 801a096:	4299      	cmp	r1, r3
 801a098:	d112      	bne.n	801a0c0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801a09a:	687b      	ldr	r3, [r7, #4]
 801a09c:	2b00      	cmp	r3, #0
 801a09e:	d00c      	beq.n	801a0ba <etharp_find_entry+0xc2>
 801a0a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0a4:	4989      	ldr	r1, [pc, #548]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a0a6:	4613      	mov	r3, r2
 801a0a8:	005b      	lsls	r3, r3, #1
 801a0aa:	4413      	add	r3, r2
 801a0ac:	00db      	lsls	r3, r3, #3
 801a0ae:	440b      	add	r3, r1
 801a0b0:	3308      	adds	r3, #8
 801a0b2:	681b      	ldr	r3, [r3, #0]
 801a0b4:	687a      	ldr	r2, [r7, #4]
 801a0b6:	429a      	cmp	r2, r3
 801a0b8:	d102      	bne.n	801a0c0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801a0ba:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a0be:	e100      	b.n	801a2c2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801a0c0:	7dfb      	ldrb	r3, [r7, #23]
 801a0c2:	2b01      	cmp	r3, #1
 801a0c4:	d140      	bne.n	801a148 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801a0c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0ca:	4980      	ldr	r1, [pc, #512]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a0cc:	4613      	mov	r3, r2
 801a0ce:	005b      	lsls	r3, r3, #1
 801a0d0:	4413      	add	r3, r2
 801a0d2:	00db      	lsls	r3, r3, #3
 801a0d4:	440b      	add	r3, r1
 801a0d6:	681b      	ldr	r3, [r3, #0]
 801a0d8:	2b00      	cmp	r3, #0
 801a0da:	d01a      	beq.n	801a112 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801a0dc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0e0:	497a      	ldr	r1, [pc, #488]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a0e2:	4613      	mov	r3, r2
 801a0e4:	005b      	lsls	r3, r3, #1
 801a0e6:	4413      	add	r3, r2
 801a0e8:	00db      	lsls	r3, r3, #3
 801a0ea:	440b      	add	r3, r1
 801a0ec:	3312      	adds	r3, #18
 801a0ee:	881b      	ldrh	r3, [r3, #0]
 801a0f0:	8bba      	ldrh	r2, [r7, #28]
 801a0f2:	429a      	cmp	r2, r3
 801a0f4:	d845      	bhi.n	801a182 <etharp_find_entry+0x18a>
            old_queue = i;
 801a0f6:	8c3b      	ldrh	r3, [r7, #32]
 801a0f8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801a0fa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a0fe:	4973      	ldr	r1, [pc, #460]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a100:	4613      	mov	r3, r2
 801a102:	005b      	lsls	r3, r3, #1
 801a104:	4413      	add	r3, r2
 801a106:	00db      	lsls	r3, r3, #3
 801a108:	440b      	add	r3, r1
 801a10a:	3312      	adds	r3, #18
 801a10c:	881b      	ldrh	r3, [r3, #0]
 801a10e:	83bb      	strh	r3, [r7, #28]
 801a110:	e037      	b.n	801a182 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801a112:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a116:	496d      	ldr	r1, [pc, #436]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a118:	4613      	mov	r3, r2
 801a11a:	005b      	lsls	r3, r3, #1
 801a11c:	4413      	add	r3, r2
 801a11e:	00db      	lsls	r3, r3, #3
 801a120:	440b      	add	r3, r1
 801a122:	3312      	adds	r3, #18
 801a124:	881b      	ldrh	r3, [r3, #0]
 801a126:	8b7a      	ldrh	r2, [r7, #26]
 801a128:	429a      	cmp	r2, r3
 801a12a:	d82a      	bhi.n	801a182 <etharp_find_entry+0x18a>
            old_pending = i;
 801a12c:	8c3b      	ldrh	r3, [r7, #32]
 801a12e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801a130:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a134:	4965      	ldr	r1, [pc, #404]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a136:	4613      	mov	r3, r2
 801a138:	005b      	lsls	r3, r3, #1
 801a13a:	4413      	add	r3, r2
 801a13c:	00db      	lsls	r3, r3, #3
 801a13e:	440b      	add	r3, r1
 801a140:	3312      	adds	r3, #18
 801a142:	881b      	ldrh	r3, [r3, #0]
 801a144:	837b      	strh	r3, [r7, #26]
 801a146:	e01c      	b.n	801a182 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801a148:	7dfb      	ldrb	r3, [r7, #23]
 801a14a:	2b01      	cmp	r3, #1
 801a14c:	d919      	bls.n	801a182 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801a14e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a152:	495e      	ldr	r1, [pc, #376]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a154:	4613      	mov	r3, r2
 801a156:	005b      	lsls	r3, r3, #1
 801a158:	4413      	add	r3, r2
 801a15a:	00db      	lsls	r3, r3, #3
 801a15c:	440b      	add	r3, r1
 801a15e:	3312      	adds	r3, #18
 801a160:	881b      	ldrh	r3, [r3, #0]
 801a162:	8b3a      	ldrh	r2, [r7, #24]
 801a164:	429a      	cmp	r2, r3
 801a166:	d80c      	bhi.n	801a182 <etharp_find_entry+0x18a>
            old_stable = i;
 801a168:	8c3b      	ldrh	r3, [r7, #32]
 801a16a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801a16c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a170:	4956      	ldr	r1, [pc, #344]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a172:	4613      	mov	r3, r2
 801a174:	005b      	lsls	r3, r3, #1
 801a176:	4413      	add	r3, r2
 801a178:	00db      	lsls	r3, r3, #3
 801a17a:	440b      	add	r3, r1
 801a17c:	3312      	adds	r3, #18
 801a17e:	881b      	ldrh	r3, [r3, #0]
 801a180:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a182:	8c3b      	ldrh	r3, [r7, #32]
 801a184:	3301      	adds	r3, #1
 801a186:	b29b      	uxth	r3, r3
 801a188:	843b      	strh	r3, [r7, #32]
 801a18a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a18e:	2b09      	cmp	r3, #9
 801a190:	f77f af4c 	ble.w	801a02c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801a194:	7afb      	ldrb	r3, [r7, #11]
 801a196:	f003 0302 	and.w	r3, r3, #2
 801a19a:	2b00      	cmp	r3, #0
 801a19c:	d108      	bne.n	801a1b0 <etharp_find_entry+0x1b8>
 801a19e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a1a2:	2b0a      	cmp	r3, #10
 801a1a4:	d107      	bne.n	801a1b6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801a1a6:	7afb      	ldrb	r3, [r7, #11]
 801a1a8:	f003 0301 	and.w	r3, r3, #1
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	d102      	bne.n	801a1b6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801a1b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801a1b4:	e085      	b.n	801a2c2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801a1b6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a1ba:	2b09      	cmp	r3, #9
 801a1bc:	dc02      	bgt.n	801a1c4 <etharp_find_entry+0x1cc>
    i = empty;
 801a1be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801a1c0:	843b      	strh	r3, [r7, #32]
 801a1c2:	e039      	b.n	801a238 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801a1c4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801a1c8:	2b09      	cmp	r3, #9
 801a1ca:	dc14      	bgt.n	801a1f6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801a1cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a1ce:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801a1d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a1d4:	493d      	ldr	r1, [pc, #244]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a1d6:	4613      	mov	r3, r2
 801a1d8:	005b      	lsls	r3, r3, #1
 801a1da:	4413      	add	r3, r2
 801a1dc:	00db      	lsls	r3, r3, #3
 801a1de:	440b      	add	r3, r1
 801a1e0:	681b      	ldr	r3, [r3, #0]
 801a1e2:	2b00      	cmp	r3, #0
 801a1e4:	d018      	beq.n	801a218 <etharp_find_entry+0x220>
 801a1e6:	4b3a      	ldr	r3, [pc, #232]	@ (801a2d0 <etharp_find_entry+0x2d8>)
 801a1e8:	f240 126d 	movw	r2, #365	@ 0x16d
 801a1ec:	493b      	ldr	r1, [pc, #236]	@ (801a2dc <etharp_find_entry+0x2e4>)
 801a1ee:	483a      	ldr	r0, [pc, #232]	@ (801a2d8 <etharp_find_entry+0x2e0>)
 801a1f0:	f004 f900 	bl	801e3f4 <iprintf>
 801a1f4:	e010      	b.n	801a218 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801a1f6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801a1fa:	2b09      	cmp	r3, #9
 801a1fc:	dc02      	bgt.n	801a204 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801a1fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a200:	843b      	strh	r3, [r7, #32]
 801a202:	e009      	b.n	801a218 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801a204:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801a208:	2b09      	cmp	r3, #9
 801a20a:	dc02      	bgt.n	801a212 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801a20c:	8bfb      	ldrh	r3, [r7, #30]
 801a20e:	843b      	strh	r3, [r7, #32]
 801a210:	e002      	b.n	801a218 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801a212:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801a216:	e054      	b.n	801a2c2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a218:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a21c:	2b09      	cmp	r3, #9
 801a21e:	dd06      	ble.n	801a22e <etharp_find_entry+0x236>
 801a220:	4b2b      	ldr	r3, [pc, #172]	@ (801a2d0 <etharp_find_entry+0x2d8>)
 801a222:	f240 127f 	movw	r2, #383	@ 0x17f
 801a226:	492e      	ldr	r1, [pc, #184]	@ (801a2e0 <etharp_find_entry+0x2e8>)
 801a228:	482b      	ldr	r0, [pc, #172]	@ (801a2d8 <etharp_find_entry+0x2e0>)
 801a22a:	f004 f8e3 	bl	801e3f4 <iprintf>
    etharp_free_entry(i);
 801a22e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a232:	4618      	mov	r0, r3
 801a234:	f7ff fe06 	bl	8019e44 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a238:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a23c:	2b09      	cmp	r3, #9
 801a23e:	dd06      	ble.n	801a24e <etharp_find_entry+0x256>
 801a240:	4b23      	ldr	r3, [pc, #140]	@ (801a2d0 <etharp_find_entry+0x2d8>)
 801a242:	f240 1283 	movw	r2, #387	@ 0x183
 801a246:	4926      	ldr	r1, [pc, #152]	@ (801a2e0 <etharp_find_entry+0x2e8>)
 801a248:	4823      	ldr	r0, [pc, #140]	@ (801a2d8 <etharp_find_entry+0x2e0>)
 801a24a:	f004 f8d3 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801a24e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a252:	491e      	ldr	r1, [pc, #120]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a254:	4613      	mov	r3, r2
 801a256:	005b      	lsls	r3, r3, #1
 801a258:	4413      	add	r3, r2
 801a25a:	00db      	lsls	r3, r3, #3
 801a25c:	440b      	add	r3, r1
 801a25e:	3314      	adds	r3, #20
 801a260:	781b      	ldrb	r3, [r3, #0]
 801a262:	2b00      	cmp	r3, #0
 801a264:	d006      	beq.n	801a274 <etharp_find_entry+0x27c>
 801a266:	4b1a      	ldr	r3, [pc, #104]	@ (801a2d0 <etharp_find_entry+0x2d8>)
 801a268:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801a26c:	491d      	ldr	r1, [pc, #116]	@ (801a2e4 <etharp_find_entry+0x2ec>)
 801a26e:	481a      	ldr	r0, [pc, #104]	@ (801a2d8 <etharp_find_entry+0x2e0>)
 801a270:	f004 f8c0 	bl	801e3f4 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801a274:	68fb      	ldr	r3, [r7, #12]
 801a276:	2b00      	cmp	r3, #0
 801a278:	d00b      	beq.n	801a292 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801a27a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a27e:	68fb      	ldr	r3, [r7, #12]
 801a280:	6819      	ldr	r1, [r3, #0]
 801a282:	4812      	ldr	r0, [pc, #72]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a284:	4613      	mov	r3, r2
 801a286:	005b      	lsls	r3, r3, #1
 801a288:	4413      	add	r3, r2
 801a28a:	00db      	lsls	r3, r3, #3
 801a28c:	4403      	add	r3, r0
 801a28e:	3304      	adds	r3, #4
 801a290:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801a292:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a296:	490d      	ldr	r1, [pc, #52]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a298:	4613      	mov	r3, r2
 801a29a:	005b      	lsls	r3, r3, #1
 801a29c:	4413      	add	r3, r2
 801a29e:	00db      	lsls	r3, r3, #3
 801a2a0:	440b      	add	r3, r1
 801a2a2:	3312      	adds	r3, #18
 801a2a4:	2200      	movs	r2, #0
 801a2a6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801a2a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a2ac:	4907      	ldr	r1, [pc, #28]	@ (801a2cc <etharp_find_entry+0x2d4>)
 801a2ae:	4613      	mov	r3, r2
 801a2b0:	005b      	lsls	r3, r3, #1
 801a2b2:	4413      	add	r3, r2
 801a2b4:	00db      	lsls	r3, r3, #3
 801a2b6:	440b      	add	r3, r1
 801a2b8:	3308      	adds	r3, #8
 801a2ba:	687a      	ldr	r2, [r7, #4]
 801a2bc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801a2be:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801a2c2:	4618      	mov	r0, r3
 801a2c4:	3728      	adds	r7, #40	@ 0x28
 801a2c6:	46bd      	mov	sp, r7
 801a2c8:	bd80      	pop	{r7, pc}
 801a2ca:	bf00      	nop
 801a2cc:	2000f3a0 	.word	0x2000f3a0
 801a2d0:	08024568 	.word	0x08024568
 801a2d4:	080245a0 	.word	0x080245a0
 801a2d8:	080245e0 	.word	0x080245e0
 801a2dc:	08024608 	.word	0x08024608
 801a2e0:	08024620 	.word	0x08024620
 801a2e4:	08024634 	.word	0x08024634

0801a2e8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801a2e8:	b580      	push	{r7, lr}
 801a2ea:	b088      	sub	sp, #32
 801a2ec:	af02      	add	r7, sp, #8
 801a2ee:	60f8      	str	r0, [r7, #12]
 801a2f0:	60b9      	str	r1, [r7, #8]
 801a2f2:	607a      	str	r2, [r7, #4]
 801a2f4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801a2f6:	68fb      	ldr	r3, [r7, #12]
 801a2f8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801a2fc:	2b06      	cmp	r3, #6
 801a2fe:	d006      	beq.n	801a30e <etharp_update_arp_entry+0x26>
 801a300:	4b48      	ldr	r3, [pc, #288]	@ (801a424 <etharp_update_arp_entry+0x13c>)
 801a302:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801a306:	4948      	ldr	r1, [pc, #288]	@ (801a428 <etharp_update_arp_entry+0x140>)
 801a308:	4848      	ldr	r0, [pc, #288]	@ (801a42c <etharp_update_arp_entry+0x144>)
 801a30a:	f004 f873 	bl	801e3f4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801a30e:	68bb      	ldr	r3, [r7, #8]
 801a310:	2b00      	cmp	r3, #0
 801a312:	d012      	beq.n	801a33a <etharp_update_arp_entry+0x52>
 801a314:	68bb      	ldr	r3, [r7, #8]
 801a316:	681b      	ldr	r3, [r3, #0]
 801a318:	2b00      	cmp	r3, #0
 801a31a:	d00e      	beq.n	801a33a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a31c:	68bb      	ldr	r3, [r7, #8]
 801a31e:	681b      	ldr	r3, [r3, #0]
 801a320:	68f9      	ldr	r1, [r7, #12]
 801a322:	4618      	mov	r0, r3
 801a324:	f001 f90a 	bl	801b53c <ip4_addr_isbroadcast_u32>
 801a328:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801a32a:	2b00      	cmp	r3, #0
 801a32c:	d105      	bne.n	801a33a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801a32e:	68bb      	ldr	r3, [r7, #8]
 801a330:	681b      	ldr	r3, [r3, #0]
 801a332:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a336:	2be0      	cmp	r3, #224	@ 0xe0
 801a338:	d102      	bne.n	801a340 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a33a:	f06f 030f 	mvn.w	r3, #15
 801a33e:	e06c      	b.n	801a41a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801a340:	78fb      	ldrb	r3, [r7, #3]
 801a342:	68fa      	ldr	r2, [r7, #12]
 801a344:	4619      	mov	r1, r3
 801a346:	68b8      	ldr	r0, [r7, #8]
 801a348:	f7ff fe56 	bl	8019ff8 <etharp_find_entry>
 801a34c:	4603      	mov	r3, r0
 801a34e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801a350:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801a354:	2b00      	cmp	r3, #0
 801a356:	da02      	bge.n	801a35e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801a358:	8afb      	ldrh	r3, [r7, #22]
 801a35a:	b25b      	sxtb	r3, r3
 801a35c:	e05d      	b.n	801a41a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801a35e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a362:	4933      	ldr	r1, [pc, #204]	@ (801a430 <etharp_update_arp_entry+0x148>)
 801a364:	4613      	mov	r3, r2
 801a366:	005b      	lsls	r3, r3, #1
 801a368:	4413      	add	r3, r2
 801a36a:	00db      	lsls	r3, r3, #3
 801a36c:	440b      	add	r3, r1
 801a36e:	3314      	adds	r3, #20
 801a370:	2202      	movs	r2, #2
 801a372:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801a374:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a378:	492d      	ldr	r1, [pc, #180]	@ (801a430 <etharp_update_arp_entry+0x148>)
 801a37a:	4613      	mov	r3, r2
 801a37c:	005b      	lsls	r3, r3, #1
 801a37e:	4413      	add	r3, r2
 801a380:	00db      	lsls	r3, r3, #3
 801a382:	440b      	add	r3, r1
 801a384:	3308      	adds	r3, #8
 801a386:	68fa      	ldr	r2, [r7, #12]
 801a388:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801a38a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a38e:	4613      	mov	r3, r2
 801a390:	005b      	lsls	r3, r3, #1
 801a392:	4413      	add	r3, r2
 801a394:	00db      	lsls	r3, r3, #3
 801a396:	3308      	adds	r3, #8
 801a398:	4a25      	ldr	r2, [pc, #148]	@ (801a430 <etharp_update_arp_entry+0x148>)
 801a39a:	4413      	add	r3, r2
 801a39c:	3304      	adds	r3, #4
 801a39e:	2206      	movs	r2, #6
 801a3a0:	6879      	ldr	r1, [r7, #4]
 801a3a2:	4618      	mov	r0, r3
 801a3a4:	f004 f922 	bl	801e5ec <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801a3a8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a3ac:	4920      	ldr	r1, [pc, #128]	@ (801a430 <etharp_update_arp_entry+0x148>)
 801a3ae:	4613      	mov	r3, r2
 801a3b0:	005b      	lsls	r3, r3, #1
 801a3b2:	4413      	add	r3, r2
 801a3b4:	00db      	lsls	r3, r3, #3
 801a3b6:	440b      	add	r3, r1
 801a3b8:	3312      	adds	r3, #18
 801a3ba:	2200      	movs	r2, #0
 801a3bc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801a3be:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a3c2:	491b      	ldr	r1, [pc, #108]	@ (801a430 <etharp_update_arp_entry+0x148>)
 801a3c4:	4613      	mov	r3, r2
 801a3c6:	005b      	lsls	r3, r3, #1
 801a3c8:	4413      	add	r3, r2
 801a3ca:	00db      	lsls	r3, r3, #3
 801a3cc:	440b      	add	r3, r1
 801a3ce:	681b      	ldr	r3, [r3, #0]
 801a3d0:	2b00      	cmp	r3, #0
 801a3d2:	d021      	beq.n	801a418 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801a3d4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a3d8:	4915      	ldr	r1, [pc, #84]	@ (801a430 <etharp_update_arp_entry+0x148>)
 801a3da:	4613      	mov	r3, r2
 801a3dc:	005b      	lsls	r3, r3, #1
 801a3de:	4413      	add	r3, r2
 801a3e0:	00db      	lsls	r3, r3, #3
 801a3e2:	440b      	add	r3, r1
 801a3e4:	681b      	ldr	r3, [r3, #0]
 801a3e6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801a3e8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a3ec:	4910      	ldr	r1, [pc, #64]	@ (801a430 <etharp_update_arp_entry+0x148>)
 801a3ee:	4613      	mov	r3, r2
 801a3f0:	005b      	lsls	r3, r3, #1
 801a3f2:	4413      	add	r3, r2
 801a3f4:	00db      	lsls	r3, r3, #3
 801a3f6:	440b      	add	r3, r1
 801a3f8:	2200      	movs	r2, #0
 801a3fa:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801a3fc:	68fb      	ldr	r3, [r7, #12]
 801a3fe:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801a402:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801a406:	9300      	str	r3, [sp, #0]
 801a408:	687b      	ldr	r3, [r7, #4]
 801a40a:	6939      	ldr	r1, [r7, #16]
 801a40c:	68f8      	ldr	r0, [r7, #12]
 801a40e:	f001 ffa3 	bl	801c358 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801a412:	6938      	ldr	r0, [r7, #16]
 801a414:	f7f8 f8bc 	bl	8012590 <pbuf_free>
  }
  return ERR_OK;
 801a418:	2300      	movs	r3, #0
}
 801a41a:	4618      	mov	r0, r3
 801a41c:	3718      	adds	r7, #24
 801a41e:	46bd      	mov	sp, r7
 801a420:	bd80      	pop	{r7, pc}
 801a422:	bf00      	nop
 801a424:	08024568 	.word	0x08024568
 801a428:	08024660 	.word	0x08024660
 801a42c:	080245e0 	.word	0x080245e0
 801a430:	2000f3a0 	.word	0x2000f3a0

0801a434 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801a434:	b580      	push	{r7, lr}
 801a436:	b084      	sub	sp, #16
 801a438:	af00      	add	r7, sp, #0
 801a43a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a43c:	2300      	movs	r3, #0
 801a43e:	60fb      	str	r3, [r7, #12]
 801a440:	e01e      	b.n	801a480 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801a442:	4913      	ldr	r1, [pc, #76]	@ (801a490 <etharp_cleanup_netif+0x5c>)
 801a444:	68fa      	ldr	r2, [r7, #12]
 801a446:	4613      	mov	r3, r2
 801a448:	005b      	lsls	r3, r3, #1
 801a44a:	4413      	add	r3, r2
 801a44c:	00db      	lsls	r3, r3, #3
 801a44e:	440b      	add	r3, r1
 801a450:	3314      	adds	r3, #20
 801a452:	781b      	ldrb	r3, [r3, #0]
 801a454:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801a456:	7afb      	ldrb	r3, [r7, #11]
 801a458:	2b00      	cmp	r3, #0
 801a45a:	d00e      	beq.n	801a47a <etharp_cleanup_netif+0x46>
 801a45c:	490c      	ldr	r1, [pc, #48]	@ (801a490 <etharp_cleanup_netif+0x5c>)
 801a45e:	68fa      	ldr	r2, [r7, #12]
 801a460:	4613      	mov	r3, r2
 801a462:	005b      	lsls	r3, r3, #1
 801a464:	4413      	add	r3, r2
 801a466:	00db      	lsls	r3, r3, #3
 801a468:	440b      	add	r3, r1
 801a46a:	3308      	adds	r3, #8
 801a46c:	681b      	ldr	r3, [r3, #0]
 801a46e:	687a      	ldr	r2, [r7, #4]
 801a470:	429a      	cmp	r2, r3
 801a472:	d102      	bne.n	801a47a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801a474:	68f8      	ldr	r0, [r7, #12]
 801a476:	f7ff fce5 	bl	8019e44 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a47a:	68fb      	ldr	r3, [r7, #12]
 801a47c:	3301      	adds	r3, #1
 801a47e:	60fb      	str	r3, [r7, #12]
 801a480:	68fb      	ldr	r3, [r7, #12]
 801a482:	2b09      	cmp	r3, #9
 801a484:	dddd      	ble.n	801a442 <etharp_cleanup_netif+0xe>
    }
  }
}
 801a486:	bf00      	nop
 801a488:	bf00      	nop
 801a48a:	3710      	adds	r7, #16
 801a48c:	46bd      	mov	sp, r7
 801a48e:	bd80      	pop	{r7, pc}
 801a490:	2000f3a0 	.word	0x2000f3a0

0801a494 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801a494:	b5b0      	push	{r4, r5, r7, lr}
 801a496:	b08a      	sub	sp, #40	@ 0x28
 801a498:	af04      	add	r7, sp, #16
 801a49a:	6078      	str	r0, [r7, #4]
 801a49c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801a49e:	683b      	ldr	r3, [r7, #0]
 801a4a0:	2b00      	cmp	r3, #0
 801a4a2:	d107      	bne.n	801a4b4 <etharp_input+0x20>
 801a4a4:	4b3d      	ldr	r3, [pc, #244]	@ (801a59c <etharp_input+0x108>)
 801a4a6:	f240 228a 	movw	r2, #650	@ 0x28a
 801a4aa:	493d      	ldr	r1, [pc, #244]	@ (801a5a0 <etharp_input+0x10c>)
 801a4ac:	483d      	ldr	r0, [pc, #244]	@ (801a5a4 <etharp_input+0x110>)
 801a4ae:	f003 ffa1 	bl	801e3f4 <iprintf>
 801a4b2:	e06f      	b.n	801a594 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801a4b4:	687b      	ldr	r3, [r7, #4]
 801a4b6:	685b      	ldr	r3, [r3, #4]
 801a4b8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a4ba:	693b      	ldr	r3, [r7, #16]
 801a4bc:	881b      	ldrh	r3, [r3, #0]
 801a4be:	b29b      	uxth	r3, r3
 801a4c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a4c4:	d10c      	bne.n	801a4e0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a4c6:	693b      	ldr	r3, [r7, #16]
 801a4c8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a4ca:	2b06      	cmp	r3, #6
 801a4cc:	d108      	bne.n	801a4e0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a4ce:	693b      	ldr	r3, [r7, #16]
 801a4d0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a4d2:	2b04      	cmp	r3, #4
 801a4d4:	d104      	bne.n	801a4e0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801a4d6:	693b      	ldr	r3, [r7, #16]
 801a4d8:	885b      	ldrh	r3, [r3, #2]
 801a4da:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a4dc:	2b08      	cmp	r3, #8
 801a4de:	d003      	beq.n	801a4e8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801a4e0:	6878      	ldr	r0, [r7, #4]
 801a4e2:	f7f8 f855 	bl	8012590 <pbuf_free>
    return;
 801a4e6:	e055      	b.n	801a594 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801a4e8:	693b      	ldr	r3, [r7, #16]
 801a4ea:	330e      	adds	r3, #14
 801a4ec:	681b      	ldr	r3, [r3, #0]
 801a4ee:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801a4f0:	693b      	ldr	r3, [r7, #16]
 801a4f2:	3318      	adds	r3, #24
 801a4f4:	681b      	ldr	r3, [r3, #0]
 801a4f6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801a4f8:	683b      	ldr	r3, [r7, #0]
 801a4fa:	3304      	adds	r3, #4
 801a4fc:	681b      	ldr	r3, [r3, #0]
 801a4fe:	2b00      	cmp	r3, #0
 801a500:	d102      	bne.n	801a508 <etharp_input+0x74>
    for_us = 0;
 801a502:	2300      	movs	r3, #0
 801a504:	75fb      	strb	r3, [r7, #23]
 801a506:	e009      	b.n	801a51c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801a508:	68ba      	ldr	r2, [r7, #8]
 801a50a:	683b      	ldr	r3, [r7, #0]
 801a50c:	3304      	adds	r3, #4
 801a50e:	681b      	ldr	r3, [r3, #0]
 801a510:	429a      	cmp	r2, r3
 801a512:	bf0c      	ite	eq
 801a514:	2301      	moveq	r3, #1
 801a516:	2300      	movne	r3, #0
 801a518:	b2db      	uxtb	r3, r3
 801a51a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801a51c:	693b      	ldr	r3, [r7, #16]
 801a51e:	f103 0208 	add.w	r2, r3, #8
 801a522:	7dfb      	ldrb	r3, [r7, #23]
 801a524:	2b00      	cmp	r3, #0
 801a526:	d001      	beq.n	801a52c <etharp_input+0x98>
 801a528:	2301      	movs	r3, #1
 801a52a:	e000      	b.n	801a52e <etharp_input+0x9a>
 801a52c:	2302      	movs	r3, #2
 801a52e:	f107 010c 	add.w	r1, r7, #12
 801a532:	6838      	ldr	r0, [r7, #0]
 801a534:	f7ff fed8 	bl	801a2e8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801a538:	693b      	ldr	r3, [r7, #16]
 801a53a:	88db      	ldrh	r3, [r3, #6]
 801a53c:	b29b      	uxth	r3, r3
 801a53e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a542:	d003      	beq.n	801a54c <etharp_input+0xb8>
 801a544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a548:	d01e      	beq.n	801a588 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801a54a:	e020      	b.n	801a58e <etharp_input+0xfa>
      if (for_us) {
 801a54c:	7dfb      	ldrb	r3, [r7, #23]
 801a54e:	2b00      	cmp	r3, #0
 801a550:	d01c      	beq.n	801a58c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801a552:	683b      	ldr	r3, [r7, #0]
 801a554:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801a558:	693b      	ldr	r3, [r7, #16]
 801a55a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801a55e:	683b      	ldr	r3, [r7, #0]
 801a560:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801a564:	683b      	ldr	r3, [r7, #0]
 801a566:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801a568:	693a      	ldr	r2, [r7, #16]
 801a56a:	3208      	adds	r2, #8
        etharp_raw(netif,
 801a56c:	2102      	movs	r1, #2
 801a56e:	9103      	str	r1, [sp, #12]
 801a570:	f107 010c 	add.w	r1, r7, #12
 801a574:	9102      	str	r1, [sp, #8]
 801a576:	9201      	str	r2, [sp, #4]
 801a578:	9300      	str	r3, [sp, #0]
 801a57a:	462b      	mov	r3, r5
 801a57c:	4622      	mov	r2, r4
 801a57e:	4601      	mov	r1, r0
 801a580:	6838      	ldr	r0, [r7, #0]
 801a582:	f000 faeb 	bl	801ab5c <etharp_raw>
      break;
 801a586:	e001      	b.n	801a58c <etharp_input+0xf8>
      break;
 801a588:	bf00      	nop
 801a58a:	e000      	b.n	801a58e <etharp_input+0xfa>
      break;
 801a58c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801a58e:	6878      	ldr	r0, [r7, #4]
 801a590:	f7f7 fffe 	bl	8012590 <pbuf_free>
}
 801a594:	3718      	adds	r7, #24
 801a596:	46bd      	mov	sp, r7
 801a598:	bdb0      	pop	{r4, r5, r7, pc}
 801a59a:	bf00      	nop
 801a59c:	08024568 	.word	0x08024568
 801a5a0:	080246b8 	.word	0x080246b8
 801a5a4:	080245e0 	.word	0x080245e0

0801a5a8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801a5a8:	b580      	push	{r7, lr}
 801a5aa:	b086      	sub	sp, #24
 801a5ac:	af02      	add	r7, sp, #8
 801a5ae:	60f8      	str	r0, [r7, #12]
 801a5b0:	60b9      	str	r1, [r7, #8]
 801a5b2:	4613      	mov	r3, r2
 801a5b4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801a5b6:	79fa      	ldrb	r2, [r7, #7]
 801a5b8:	4944      	ldr	r1, [pc, #272]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a5ba:	4613      	mov	r3, r2
 801a5bc:	005b      	lsls	r3, r3, #1
 801a5be:	4413      	add	r3, r2
 801a5c0:	00db      	lsls	r3, r3, #3
 801a5c2:	440b      	add	r3, r1
 801a5c4:	3314      	adds	r3, #20
 801a5c6:	781b      	ldrb	r3, [r3, #0]
 801a5c8:	2b01      	cmp	r3, #1
 801a5ca:	d806      	bhi.n	801a5da <etharp_output_to_arp_index+0x32>
 801a5cc:	4b40      	ldr	r3, [pc, #256]	@ (801a6d0 <etharp_output_to_arp_index+0x128>)
 801a5ce:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801a5d2:	4940      	ldr	r1, [pc, #256]	@ (801a6d4 <etharp_output_to_arp_index+0x12c>)
 801a5d4:	4840      	ldr	r0, [pc, #256]	@ (801a6d8 <etharp_output_to_arp_index+0x130>)
 801a5d6:	f003 ff0d 	bl	801e3f4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801a5da:	79fa      	ldrb	r2, [r7, #7]
 801a5dc:	493b      	ldr	r1, [pc, #236]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a5de:	4613      	mov	r3, r2
 801a5e0:	005b      	lsls	r3, r3, #1
 801a5e2:	4413      	add	r3, r2
 801a5e4:	00db      	lsls	r3, r3, #3
 801a5e6:	440b      	add	r3, r1
 801a5e8:	3314      	adds	r3, #20
 801a5ea:	781b      	ldrb	r3, [r3, #0]
 801a5ec:	2b02      	cmp	r3, #2
 801a5ee:	d153      	bne.n	801a698 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801a5f0:	79fa      	ldrb	r2, [r7, #7]
 801a5f2:	4936      	ldr	r1, [pc, #216]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a5f4:	4613      	mov	r3, r2
 801a5f6:	005b      	lsls	r3, r3, #1
 801a5f8:	4413      	add	r3, r2
 801a5fa:	00db      	lsls	r3, r3, #3
 801a5fc:	440b      	add	r3, r1
 801a5fe:	3312      	adds	r3, #18
 801a600:	881b      	ldrh	r3, [r3, #0]
 801a602:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801a606:	d919      	bls.n	801a63c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801a608:	79fa      	ldrb	r2, [r7, #7]
 801a60a:	4613      	mov	r3, r2
 801a60c:	005b      	lsls	r3, r3, #1
 801a60e:	4413      	add	r3, r2
 801a610:	00db      	lsls	r3, r3, #3
 801a612:	4a2e      	ldr	r2, [pc, #184]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a614:	4413      	add	r3, r2
 801a616:	3304      	adds	r3, #4
 801a618:	4619      	mov	r1, r3
 801a61a:	68f8      	ldr	r0, [r7, #12]
 801a61c:	f000 fb4c 	bl	801acb8 <etharp_request>
 801a620:	4603      	mov	r3, r0
 801a622:	2b00      	cmp	r3, #0
 801a624:	d138      	bne.n	801a698 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801a626:	79fa      	ldrb	r2, [r7, #7]
 801a628:	4928      	ldr	r1, [pc, #160]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a62a:	4613      	mov	r3, r2
 801a62c:	005b      	lsls	r3, r3, #1
 801a62e:	4413      	add	r3, r2
 801a630:	00db      	lsls	r3, r3, #3
 801a632:	440b      	add	r3, r1
 801a634:	3314      	adds	r3, #20
 801a636:	2203      	movs	r2, #3
 801a638:	701a      	strb	r2, [r3, #0]
 801a63a:	e02d      	b.n	801a698 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801a63c:	79fa      	ldrb	r2, [r7, #7]
 801a63e:	4923      	ldr	r1, [pc, #140]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a640:	4613      	mov	r3, r2
 801a642:	005b      	lsls	r3, r3, #1
 801a644:	4413      	add	r3, r2
 801a646:	00db      	lsls	r3, r3, #3
 801a648:	440b      	add	r3, r1
 801a64a:	3312      	adds	r3, #18
 801a64c:	881b      	ldrh	r3, [r3, #0]
 801a64e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801a652:	d321      	bcc.n	801a698 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801a654:	79fa      	ldrb	r2, [r7, #7]
 801a656:	4613      	mov	r3, r2
 801a658:	005b      	lsls	r3, r3, #1
 801a65a:	4413      	add	r3, r2
 801a65c:	00db      	lsls	r3, r3, #3
 801a65e:	4a1b      	ldr	r2, [pc, #108]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a660:	4413      	add	r3, r2
 801a662:	1d19      	adds	r1, r3, #4
 801a664:	79fa      	ldrb	r2, [r7, #7]
 801a666:	4613      	mov	r3, r2
 801a668:	005b      	lsls	r3, r3, #1
 801a66a:	4413      	add	r3, r2
 801a66c:	00db      	lsls	r3, r3, #3
 801a66e:	3308      	adds	r3, #8
 801a670:	4a16      	ldr	r2, [pc, #88]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a672:	4413      	add	r3, r2
 801a674:	3304      	adds	r3, #4
 801a676:	461a      	mov	r2, r3
 801a678:	68f8      	ldr	r0, [r7, #12]
 801a67a:	f000 fafb 	bl	801ac74 <etharp_request_dst>
 801a67e:	4603      	mov	r3, r0
 801a680:	2b00      	cmp	r3, #0
 801a682:	d109      	bne.n	801a698 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801a684:	79fa      	ldrb	r2, [r7, #7]
 801a686:	4911      	ldr	r1, [pc, #68]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a688:	4613      	mov	r3, r2
 801a68a:	005b      	lsls	r3, r3, #1
 801a68c:	4413      	add	r3, r2
 801a68e:	00db      	lsls	r3, r3, #3
 801a690:	440b      	add	r3, r1
 801a692:	3314      	adds	r3, #20
 801a694:	2203      	movs	r2, #3
 801a696:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801a698:	68fb      	ldr	r3, [r7, #12]
 801a69a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801a69e:	79fa      	ldrb	r2, [r7, #7]
 801a6a0:	4613      	mov	r3, r2
 801a6a2:	005b      	lsls	r3, r3, #1
 801a6a4:	4413      	add	r3, r2
 801a6a6:	00db      	lsls	r3, r3, #3
 801a6a8:	3308      	adds	r3, #8
 801a6aa:	4a08      	ldr	r2, [pc, #32]	@ (801a6cc <etharp_output_to_arp_index+0x124>)
 801a6ac:	4413      	add	r3, r2
 801a6ae:	3304      	adds	r3, #4
 801a6b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801a6b4:	9200      	str	r2, [sp, #0]
 801a6b6:	460a      	mov	r2, r1
 801a6b8:	68b9      	ldr	r1, [r7, #8]
 801a6ba:	68f8      	ldr	r0, [r7, #12]
 801a6bc:	f001 fe4c 	bl	801c358 <ethernet_output>
 801a6c0:	4603      	mov	r3, r0
}
 801a6c2:	4618      	mov	r0, r3
 801a6c4:	3710      	adds	r7, #16
 801a6c6:	46bd      	mov	sp, r7
 801a6c8:	bd80      	pop	{r7, pc}
 801a6ca:	bf00      	nop
 801a6cc:	2000f3a0 	.word	0x2000f3a0
 801a6d0:	08024568 	.word	0x08024568
 801a6d4:	080246d8 	.word	0x080246d8
 801a6d8:	080245e0 	.word	0x080245e0

0801a6dc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801a6dc:	b580      	push	{r7, lr}
 801a6de:	b08a      	sub	sp, #40	@ 0x28
 801a6e0:	af02      	add	r7, sp, #8
 801a6e2:	60f8      	str	r0, [r7, #12]
 801a6e4:	60b9      	str	r1, [r7, #8]
 801a6e6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801a6e8:	687b      	ldr	r3, [r7, #4]
 801a6ea:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801a6ec:	68fb      	ldr	r3, [r7, #12]
 801a6ee:	2b00      	cmp	r3, #0
 801a6f0:	d106      	bne.n	801a700 <etharp_output+0x24>
 801a6f2:	4b73      	ldr	r3, [pc, #460]	@ (801a8c0 <etharp_output+0x1e4>)
 801a6f4:	f240 321e 	movw	r2, #798	@ 0x31e
 801a6f8:	4972      	ldr	r1, [pc, #456]	@ (801a8c4 <etharp_output+0x1e8>)
 801a6fa:	4873      	ldr	r0, [pc, #460]	@ (801a8c8 <etharp_output+0x1ec>)
 801a6fc:	f003 fe7a 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801a700:	68bb      	ldr	r3, [r7, #8]
 801a702:	2b00      	cmp	r3, #0
 801a704:	d106      	bne.n	801a714 <etharp_output+0x38>
 801a706:	4b6e      	ldr	r3, [pc, #440]	@ (801a8c0 <etharp_output+0x1e4>)
 801a708:	f240 321f 	movw	r2, #799	@ 0x31f
 801a70c:	496f      	ldr	r1, [pc, #444]	@ (801a8cc <etharp_output+0x1f0>)
 801a70e:	486e      	ldr	r0, [pc, #440]	@ (801a8c8 <etharp_output+0x1ec>)
 801a710:	f003 fe70 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801a714:	687b      	ldr	r3, [r7, #4]
 801a716:	2b00      	cmp	r3, #0
 801a718:	d106      	bne.n	801a728 <etharp_output+0x4c>
 801a71a:	4b69      	ldr	r3, [pc, #420]	@ (801a8c0 <etharp_output+0x1e4>)
 801a71c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801a720:	496b      	ldr	r1, [pc, #428]	@ (801a8d0 <etharp_output+0x1f4>)
 801a722:	4869      	ldr	r0, [pc, #420]	@ (801a8c8 <etharp_output+0x1ec>)
 801a724:	f003 fe66 	bl	801e3f4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801a728:	687b      	ldr	r3, [r7, #4]
 801a72a:	681b      	ldr	r3, [r3, #0]
 801a72c:	68f9      	ldr	r1, [r7, #12]
 801a72e:	4618      	mov	r0, r3
 801a730:	f000 ff04 	bl	801b53c <ip4_addr_isbroadcast_u32>
 801a734:	4603      	mov	r3, r0
 801a736:	2b00      	cmp	r3, #0
 801a738:	d002      	beq.n	801a740 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801a73a:	4b66      	ldr	r3, [pc, #408]	@ (801a8d4 <etharp_output+0x1f8>)
 801a73c:	61fb      	str	r3, [r7, #28]
 801a73e:	e0af      	b.n	801a8a0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801a740:	687b      	ldr	r3, [r7, #4]
 801a742:	681b      	ldr	r3, [r3, #0]
 801a744:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a748:	2be0      	cmp	r3, #224	@ 0xe0
 801a74a:	d118      	bne.n	801a77e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801a74c:	2301      	movs	r3, #1
 801a74e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801a750:	2300      	movs	r3, #0
 801a752:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801a754:	235e      	movs	r3, #94	@ 0x5e
 801a756:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801a758:	687b      	ldr	r3, [r7, #4]
 801a75a:	3301      	adds	r3, #1
 801a75c:	781b      	ldrb	r3, [r3, #0]
 801a75e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801a762:	b2db      	uxtb	r3, r3
 801a764:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801a766:	687b      	ldr	r3, [r7, #4]
 801a768:	3302      	adds	r3, #2
 801a76a:	781b      	ldrb	r3, [r3, #0]
 801a76c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801a76e:	687b      	ldr	r3, [r7, #4]
 801a770:	3303      	adds	r3, #3
 801a772:	781b      	ldrb	r3, [r3, #0]
 801a774:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801a776:	f107 0310 	add.w	r3, r7, #16
 801a77a:	61fb      	str	r3, [r7, #28]
 801a77c:	e090      	b.n	801a8a0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801a77e:	687b      	ldr	r3, [r7, #4]
 801a780:	681a      	ldr	r2, [r3, #0]
 801a782:	68fb      	ldr	r3, [r7, #12]
 801a784:	3304      	adds	r3, #4
 801a786:	681b      	ldr	r3, [r3, #0]
 801a788:	405a      	eors	r2, r3
 801a78a:	68fb      	ldr	r3, [r7, #12]
 801a78c:	3308      	adds	r3, #8
 801a78e:	681b      	ldr	r3, [r3, #0]
 801a790:	4013      	ands	r3, r2
 801a792:	2b00      	cmp	r3, #0
 801a794:	d012      	beq.n	801a7bc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801a796:	687b      	ldr	r3, [r7, #4]
 801a798:	681b      	ldr	r3, [r3, #0]
 801a79a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801a79c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801a7a0:	4293      	cmp	r3, r2
 801a7a2:	d00b      	beq.n	801a7bc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801a7a4:	68fb      	ldr	r3, [r7, #12]
 801a7a6:	330c      	adds	r3, #12
 801a7a8:	681b      	ldr	r3, [r3, #0]
 801a7aa:	2b00      	cmp	r3, #0
 801a7ac:	d003      	beq.n	801a7b6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801a7ae:	68fb      	ldr	r3, [r7, #12]
 801a7b0:	330c      	adds	r3, #12
 801a7b2:	61bb      	str	r3, [r7, #24]
 801a7b4:	e002      	b.n	801a7bc <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801a7b6:	f06f 0303 	mvn.w	r3, #3
 801a7ba:	e07d      	b.n	801a8b8 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a7bc:	4b46      	ldr	r3, [pc, #280]	@ (801a8d8 <etharp_output+0x1fc>)
 801a7be:	781b      	ldrb	r3, [r3, #0]
 801a7c0:	4619      	mov	r1, r3
 801a7c2:	4a46      	ldr	r2, [pc, #280]	@ (801a8dc <etharp_output+0x200>)
 801a7c4:	460b      	mov	r3, r1
 801a7c6:	005b      	lsls	r3, r3, #1
 801a7c8:	440b      	add	r3, r1
 801a7ca:	00db      	lsls	r3, r3, #3
 801a7cc:	4413      	add	r3, r2
 801a7ce:	3314      	adds	r3, #20
 801a7d0:	781b      	ldrb	r3, [r3, #0]
 801a7d2:	2b01      	cmp	r3, #1
 801a7d4:	d925      	bls.n	801a822 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801a7d6:	4b40      	ldr	r3, [pc, #256]	@ (801a8d8 <etharp_output+0x1fc>)
 801a7d8:	781b      	ldrb	r3, [r3, #0]
 801a7da:	4619      	mov	r1, r3
 801a7dc:	4a3f      	ldr	r2, [pc, #252]	@ (801a8dc <etharp_output+0x200>)
 801a7de:	460b      	mov	r3, r1
 801a7e0:	005b      	lsls	r3, r3, #1
 801a7e2:	440b      	add	r3, r1
 801a7e4:	00db      	lsls	r3, r3, #3
 801a7e6:	4413      	add	r3, r2
 801a7e8:	3308      	adds	r3, #8
 801a7ea:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a7ec:	68fa      	ldr	r2, [r7, #12]
 801a7ee:	429a      	cmp	r2, r3
 801a7f0:	d117      	bne.n	801a822 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801a7f2:	69bb      	ldr	r3, [r7, #24]
 801a7f4:	681a      	ldr	r2, [r3, #0]
 801a7f6:	4b38      	ldr	r3, [pc, #224]	@ (801a8d8 <etharp_output+0x1fc>)
 801a7f8:	781b      	ldrb	r3, [r3, #0]
 801a7fa:	4618      	mov	r0, r3
 801a7fc:	4937      	ldr	r1, [pc, #220]	@ (801a8dc <etharp_output+0x200>)
 801a7fe:	4603      	mov	r3, r0
 801a800:	005b      	lsls	r3, r3, #1
 801a802:	4403      	add	r3, r0
 801a804:	00db      	lsls	r3, r3, #3
 801a806:	440b      	add	r3, r1
 801a808:	3304      	adds	r3, #4
 801a80a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801a80c:	429a      	cmp	r2, r3
 801a80e:	d108      	bne.n	801a822 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801a810:	4b31      	ldr	r3, [pc, #196]	@ (801a8d8 <etharp_output+0x1fc>)
 801a812:	781b      	ldrb	r3, [r3, #0]
 801a814:	461a      	mov	r2, r3
 801a816:	68b9      	ldr	r1, [r7, #8]
 801a818:	68f8      	ldr	r0, [r7, #12]
 801a81a:	f7ff fec5 	bl	801a5a8 <etharp_output_to_arp_index>
 801a81e:	4603      	mov	r3, r0
 801a820:	e04a      	b.n	801a8b8 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a822:	2300      	movs	r3, #0
 801a824:	75fb      	strb	r3, [r7, #23]
 801a826:	e031      	b.n	801a88c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a828:	7dfa      	ldrb	r2, [r7, #23]
 801a82a:	492c      	ldr	r1, [pc, #176]	@ (801a8dc <etharp_output+0x200>)
 801a82c:	4613      	mov	r3, r2
 801a82e:	005b      	lsls	r3, r3, #1
 801a830:	4413      	add	r3, r2
 801a832:	00db      	lsls	r3, r3, #3
 801a834:	440b      	add	r3, r1
 801a836:	3314      	adds	r3, #20
 801a838:	781b      	ldrb	r3, [r3, #0]
 801a83a:	2b01      	cmp	r3, #1
 801a83c:	d923      	bls.n	801a886 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801a83e:	7dfa      	ldrb	r2, [r7, #23]
 801a840:	4926      	ldr	r1, [pc, #152]	@ (801a8dc <etharp_output+0x200>)
 801a842:	4613      	mov	r3, r2
 801a844:	005b      	lsls	r3, r3, #1
 801a846:	4413      	add	r3, r2
 801a848:	00db      	lsls	r3, r3, #3
 801a84a:	440b      	add	r3, r1
 801a84c:	3308      	adds	r3, #8
 801a84e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a850:	68fa      	ldr	r2, [r7, #12]
 801a852:	429a      	cmp	r2, r3
 801a854:	d117      	bne.n	801a886 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801a856:	69bb      	ldr	r3, [r7, #24]
 801a858:	6819      	ldr	r1, [r3, #0]
 801a85a:	7dfa      	ldrb	r2, [r7, #23]
 801a85c:	481f      	ldr	r0, [pc, #124]	@ (801a8dc <etharp_output+0x200>)
 801a85e:	4613      	mov	r3, r2
 801a860:	005b      	lsls	r3, r3, #1
 801a862:	4413      	add	r3, r2
 801a864:	00db      	lsls	r3, r3, #3
 801a866:	4403      	add	r3, r0
 801a868:	3304      	adds	r3, #4
 801a86a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801a86c:	4299      	cmp	r1, r3
 801a86e:	d10a      	bne.n	801a886 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801a870:	4a19      	ldr	r2, [pc, #100]	@ (801a8d8 <etharp_output+0x1fc>)
 801a872:	7dfb      	ldrb	r3, [r7, #23]
 801a874:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801a876:	7dfb      	ldrb	r3, [r7, #23]
 801a878:	461a      	mov	r2, r3
 801a87a:	68b9      	ldr	r1, [r7, #8]
 801a87c:	68f8      	ldr	r0, [r7, #12]
 801a87e:	f7ff fe93 	bl	801a5a8 <etharp_output_to_arp_index>
 801a882:	4603      	mov	r3, r0
 801a884:	e018      	b.n	801a8b8 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a886:	7dfb      	ldrb	r3, [r7, #23]
 801a888:	3301      	adds	r3, #1
 801a88a:	75fb      	strb	r3, [r7, #23]
 801a88c:	7dfb      	ldrb	r3, [r7, #23]
 801a88e:	2b09      	cmp	r3, #9
 801a890:	d9ca      	bls.n	801a828 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801a892:	68ba      	ldr	r2, [r7, #8]
 801a894:	69b9      	ldr	r1, [r7, #24]
 801a896:	68f8      	ldr	r0, [r7, #12]
 801a898:	f000 f822 	bl	801a8e0 <etharp_query>
 801a89c:	4603      	mov	r3, r0
 801a89e:	e00b      	b.n	801a8b8 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801a8a0:	68fb      	ldr	r3, [r7, #12]
 801a8a2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801a8a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801a8aa:	9300      	str	r3, [sp, #0]
 801a8ac:	69fb      	ldr	r3, [r7, #28]
 801a8ae:	68b9      	ldr	r1, [r7, #8]
 801a8b0:	68f8      	ldr	r0, [r7, #12]
 801a8b2:	f001 fd51 	bl	801c358 <ethernet_output>
 801a8b6:	4603      	mov	r3, r0
}
 801a8b8:	4618      	mov	r0, r3
 801a8ba:	3720      	adds	r7, #32
 801a8bc:	46bd      	mov	sp, r7
 801a8be:	bd80      	pop	{r7, pc}
 801a8c0:	08024568 	.word	0x08024568
 801a8c4:	080246b8 	.word	0x080246b8
 801a8c8:	080245e0 	.word	0x080245e0
 801a8cc:	08024708 	.word	0x08024708
 801a8d0:	080246a8 	.word	0x080246a8
 801a8d4:	08024dc4 	.word	0x08024dc4
 801a8d8:	2000f490 	.word	0x2000f490
 801a8dc:	2000f3a0 	.word	0x2000f3a0

0801a8e0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801a8e0:	b580      	push	{r7, lr}
 801a8e2:	b08c      	sub	sp, #48	@ 0x30
 801a8e4:	af02      	add	r7, sp, #8
 801a8e6:	60f8      	str	r0, [r7, #12]
 801a8e8:	60b9      	str	r1, [r7, #8]
 801a8ea:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801a8ec:	68fb      	ldr	r3, [r7, #12]
 801a8ee:	3326      	adds	r3, #38	@ 0x26
 801a8f0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801a8f2:	23ff      	movs	r3, #255	@ 0xff
 801a8f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801a8f8:	2300      	movs	r3, #0
 801a8fa:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a8fc:	68bb      	ldr	r3, [r7, #8]
 801a8fe:	681b      	ldr	r3, [r3, #0]
 801a900:	68f9      	ldr	r1, [r7, #12]
 801a902:	4618      	mov	r0, r3
 801a904:	f000 fe1a 	bl	801b53c <ip4_addr_isbroadcast_u32>
 801a908:	4603      	mov	r3, r0
 801a90a:	2b00      	cmp	r3, #0
 801a90c:	d10c      	bne.n	801a928 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a90e:	68bb      	ldr	r3, [r7, #8]
 801a910:	681b      	ldr	r3, [r3, #0]
 801a912:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a916:	2be0      	cmp	r3, #224	@ 0xe0
 801a918:	d006      	beq.n	801a928 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a91a:	68bb      	ldr	r3, [r7, #8]
 801a91c:	2b00      	cmp	r3, #0
 801a91e:	d003      	beq.n	801a928 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801a920:	68bb      	ldr	r3, [r7, #8]
 801a922:	681b      	ldr	r3, [r3, #0]
 801a924:	2b00      	cmp	r3, #0
 801a926:	d102      	bne.n	801a92e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a928:	f06f 030f 	mvn.w	r3, #15
 801a92c:	e101      	b.n	801ab32 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801a92e:	68fa      	ldr	r2, [r7, #12]
 801a930:	2101      	movs	r1, #1
 801a932:	68b8      	ldr	r0, [r7, #8]
 801a934:	f7ff fb60 	bl	8019ff8 <etharp_find_entry>
 801a938:	4603      	mov	r3, r0
 801a93a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801a93c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801a940:	2b00      	cmp	r3, #0
 801a942:	da02      	bge.n	801a94a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801a944:	8a7b      	ldrh	r3, [r7, #18]
 801a946:	b25b      	sxtb	r3, r3
 801a948:	e0f3      	b.n	801ab32 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801a94a:	8a7b      	ldrh	r3, [r7, #18]
 801a94c:	2b7e      	cmp	r3, #126	@ 0x7e
 801a94e:	d906      	bls.n	801a95e <etharp_query+0x7e>
 801a950:	4b7a      	ldr	r3, [pc, #488]	@ (801ab3c <etharp_query+0x25c>)
 801a952:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801a956:	497a      	ldr	r1, [pc, #488]	@ (801ab40 <etharp_query+0x260>)
 801a958:	487a      	ldr	r0, [pc, #488]	@ (801ab44 <etharp_query+0x264>)
 801a95a:	f003 fd4b 	bl	801e3f4 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801a95e:	8a7b      	ldrh	r3, [r7, #18]
 801a960:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801a962:	7c7a      	ldrb	r2, [r7, #17]
 801a964:	4978      	ldr	r1, [pc, #480]	@ (801ab48 <etharp_query+0x268>)
 801a966:	4613      	mov	r3, r2
 801a968:	005b      	lsls	r3, r3, #1
 801a96a:	4413      	add	r3, r2
 801a96c:	00db      	lsls	r3, r3, #3
 801a96e:	440b      	add	r3, r1
 801a970:	3314      	adds	r3, #20
 801a972:	781b      	ldrb	r3, [r3, #0]
 801a974:	2b00      	cmp	r3, #0
 801a976:	d115      	bne.n	801a9a4 <etharp_query+0xc4>
    is_new_entry = 1;
 801a978:	2301      	movs	r3, #1
 801a97a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801a97c:	7c7a      	ldrb	r2, [r7, #17]
 801a97e:	4972      	ldr	r1, [pc, #456]	@ (801ab48 <etharp_query+0x268>)
 801a980:	4613      	mov	r3, r2
 801a982:	005b      	lsls	r3, r3, #1
 801a984:	4413      	add	r3, r2
 801a986:	00db      	lsls	r3, r3, #3
 801a988:	440b      	add	r3, r1
 801a98a:	3314      	adds	r3, #20
 801a98c:	2201      	movs	r2, #1
 801a98e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801a990:	7c7a      	ldrb	r2, [r7, #17]
 801a992:	496d      	ldr	r1, [pc, #436]	@ (801ab48 <etharp_query+0x268>)
 801a994:	4613      	mov	r3, r2
 801a996:	005b      	lsls	r3, r3, #1
 801a998:	4413      	add	r3, r2
 801a99a:	00db      	lsls	r3, r3, #3
 801a99c:	440b      	add	r3, r1
 801a99e:	3308      	adds	r3, #8
 801a9a0:	68fa      	ldr	r2, [r7, #12]
 801a9a2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801a9a4:	7c7a      	ldrb	r2, [r7, #17]
 801a9a6:	4968      	ldr	r1, [pc, #416]	@ (801ab48 <etharp_query+0x268>)
 801a9a8:	4613      	mov	r3, r2
 801a9aa:	005b      	lsls	r3, r3, #1
 801a9ac:	4413      	add	r3, r2
 801a9ae:	00db      	lsls	r3, r3, #3
 801a9b0:	440b      	add	r3, r1
 801a9b2:	3314      	adds	r3, #20
 801a9b4:	781b      	ldrb	r3, [r3, #0]
 801a9b6:	2b01      	cmp	r3, #1
 801a9b8:	d011      	beq.n	801a9de <etharp_query+0xfe>
 801a9ba:	7c7a      	ldrb	r2, [r7, #17]
 801a9bc:	4962      	ldr	r1, [pc, #392]	@ (801ab48 <etharp_query+0x268>)
 801a9be:	4613      	mov	r3, r2
 801a9c0:	005b      	lsls	r3, r3, #1
 801a9c2:	4413      	add	r3, r2
 801a9c4:	00db      	lsls	r3, r3, #3
 801a9c6:	440b      	add	r3, r1
 801a9c8:	3314      	adds	r3, #20
 801a9ca:	781b      	ldrb	r3, [r3, #0]
 801a9cc:	2b01      	cmp	r3, #1
 801a9ce:	d806      	bhi.n	801a9de <etharp_query+0xfe>
 801a9d0:	4b5a      	ldr	r3, [pc, #360]	@ (801ab3c <etharp_query+0x25c>)
 801a9d2:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801a9d6:	495d      	ldr	r1, [pc, #372]	@ (801ab4c <etharp_query+0x26c>)
 801a9d8:	485a      	ldr	r0, [pc, #360]	@ (801ab44 <etharp_query+0x264>)
 801a9da:	f003 fd0b 	bl	801e3f4 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801a9de:	6a3b      	ldr	r3, [r7, #32]
 801a9e0:	2b00      	cmp	r3, #0
 801a9e2:	d102      	bne.n	801a9ea <etharp_query+0x10a>
 801a9e4:	687b      	ldr	r3, [r7, #4]
 801a9e6:	2b00      	cmp	r3, #0
 801a9e8:	d10c      	bne.n	801aa04 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801a9ea:	68b9      	ldr	r1, [r7, #8]
 801a9ec:	68f8      	ldr	r0, [r7, #12]
 801a9ee:	f000 f963 	bl	801acb8 <etharp_request>
 801a9f2:	4603      	mov	r3, r0
 801a9f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801a9f8:	687b      	ldr	r3, [r7, #4]
 801a9fa:	2b00      	cmp	r3, #0
 801a9fc:	d102      	bne.n	801aa04 <etharp_query+0x124>
      return result;
 801a9fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801aa02:	e096      	b.n	801ab32 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801aa04:	687b      	ldr	r3, [r7, #4]
 801aa06:	2b00      	cmp	r3, #0
 801aa08:	d106      	bne.n	801aa18 <etharp_query+0x138>
 801aa0a:	4b4c      	ldr	r3, [pc, #304]	@ (801ab3c <etharp_query+0x25c>)
 801aa0c:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801aa10:	494f      	ldr	r1, [pc, #316]	@ (801ab50 <etharp_query+0x270>)
 801aa12:	484c      	ldr	r0, [pc, #304]	@ (801ab44 <etharp_query+0x264>)
 801aa14:	f003 fcee 	bl	801e3f4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801aa18:	7c7a      	ldrb	r2, [r7, #17]
 801aa1a:	494b      	ldr	r1, [pc, #300]	@ (801ab48 <etharp_query+0x268>)
 801aa1c:	4613      	mov	r3, r2
 801aa1e:	005b      	lsls	r3, r3, #1
 801aa20:	4413      	add	r3, r2
 801aa22:	00db      	lsls	r3, r3, #3
 801aa24:	440b      	add	r3, r1
 801aa26:	3314      	adds	r3, #20
 801aa28:	781b      	ldrb	r3, [r3, #0]
 801aa2a:	2b01      	cmp	r3, #1
 801aa2c:	d917      	bls.n	801aa5e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801aa2e:	4a49      	ldr	r2, [pc, #292]	@ (801ab54 <etharp_query+0x274>)
 801aa30:	7c7b      	ldrb	r3, [r7, #17]
 801aa32:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801aa34:	7c7a      	ldrb	r2, [r7, #17]
 801aa36:	4613      	mov	r3, r2
 801aa38:	005b      	lsls	r3, r3, #1
 801aa3a:	4413      	add	r3, r2
 801aa3c:	00db      	lsls	r3, r3, #3
 801aa3e:	3308      	adds	r3, #8
 801aa40:	4a41      	ldr	r2, [pc, #260]	@ (801ab48 <etharp_query+0x268>)
 801aa42:	4413      	add	r3, r2
 801aa44:	3304      	adds	r3, #4
 801aa46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801aa4a:	9200      	str	r2, [sp, #0]
 801aa4c:	697a      	ldr	r2, [r7, #20]
 801aa4e:	6879      	ldr	r1, [r7, #4]
 801aa50:	68f8      	ldr	r0, [r7, #12]
 801aa52:	f001 fc81 	bl	801c358 <ethernet_output>
 801aa56:	4603      	mov	r3, r0
 801aa58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801aa5c:	e067      	b.n	801ab2e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801aa5e:	7c7a      	ldrb	r2, [r7, #17]
 801aa60:	4939      	ldr	r1, [pc, #228]	@ (801ab48 <etharp_query+0x268>)
 801aa62:	4613      	mov	r3, r2
 801aa64:	005b      	lsls	r3, r3, #1
 801aa66:	4413      	add	r3, r2
 801aa68:	00db      	lsls	r3, r3, #3
 801aa6a:	440b      	add	r3, r1
 801aa6c:	3314      	adds	r3, #20
 801aa6e:	781b      	ldrb	r3, [r3, #0]
 801aa70:	2b01      	cmp	r3, #1
 801aa72:	d15c      	bne.n	801ab2e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801aa74:	2300      	movs	r3, #0
 801aa76:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801aa78:	687b      	ldr	r3, [r7, #4]
 801aa7a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801aa7c:	e01c      	b.n	801aab8 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801aa7e:	69fb      	ldr	r3, [r7, #28]
 801aa80:	895a      	ldrh	r2, [r3, #10]
 801aa82:	69fb      	ldr	r3, [r7, #28]
 801aa84:	891b      	ldrh	r3, [r3, #8]
 801aa86:	429a      	cmp	r2, r3
 801aa88:	d10a      	bne.n	801aaa0 <etharp_query+0x1c0>
 801aa8a:	69fb      	ldr	r3, [r7, #28]
 801aa8c:	681b      	ldr	r3, [r3, #0]
 801aa8e:	2b00      	cmp	r3, #0
 801aa90:	d006      	beq.n	801aaa0 <etharp_query+0x1c0>
 801aa92:	4b2a      	ldr	r3, [pc, #168]	@ (801ab3c <etharp_query+0x25c>)
 801aa94:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801aa98:	492f      	ldr	r1, [pc, #188]	@ (801ab58 <etharp_query+0x278>)
 801aa9a:	482a      	ldr	r0, [pc, #168]	@ (801ab44 <etharp_query+0x264>)
 801aa9c:	f003 fcaa 	bl	801e3f4 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801aaa0:	69fb      	ldr	r3, [r7, #28]
 801aaa2:	7b1b      	ldrb	r3, [r3, #12]
 801aaa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801aaa8:	2b00      	cmp	r3, #0
 801aaaa:	d002      	beq.n	801aab2 <etharp_query+0x1d2>
        copy_needed = 1;
 801aaac:	2301      	movs	r3, #1
 801aaae:	61bb      	str	r3, [r7, #24]
        break;
 801aab0:	e005      	b.n	801aabe <etharp_query+0x1de>
      }
      p = p->next;
 801aab2:	69fb      	ldr	r3, [r7, #28]
 801aab4:	681b      	ldr	r3, [r3, #0]
 801aab6:	61fb      	str	r3, [r7, #28]
    while (p) {
 801aab8:	69fb      	ldr	r3, [r7, #28]
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	d1df      	bne.n	801aa7e <etharp_query+0x19e>
    }
    if (copy_needed) {
 801aabe:	69bb      	ldr	r3, [r7, #24]
 801aac0:	2b00      	cmp	r3, #0
 801aac2:	d007      	beq.n	801aad4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801aac4:	687a      	ldr	r2, [r7, #4]
 801aac6:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801aaca:	200e      	movs	r0, #14
 801aacc:	f7f7 ffd8 	bl	8012a80 <pbuf_clone>
 801aad0:	61f8      	str	r0, [r7, #28]
 801aad2:	e004      	b.n	801aade <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801aad4:	687b      	ldr	r3, [r7, #4]
 801aad6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801aad8:	69f8      	ldr	r0, [r7, #28]
 801aada:	f7f7 fdff 	bl	80126dc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801aade:	69fb      	ldr	r3, [r7, #28]
 801aae0:	2b00      	cmp	r3, #0
 801aae2:	d021      	beq.n	801ab28 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801aae4:	7c7a      	ldrb	r2, [r7, #17]
 801aae6:	4918      	ldr	r1, [pc, #96]	@ (801ab48 <etharp_query+0x268>)
 801aae8:	4613      	mov	r3, r2
 801aaea:	005b      	lsls	r3, r3, #1
 801aaec:	4413      	add	r3, r2
 801aaee:	00db      	lsls	r3, r3, #3
 801aaf0:	440b      	add	r3, r1
 801aaf2:	681b      	ldr	r3, [r3, #0]
 801aaf4:	2b00      	cmp	r3, #0
 801aaf6:	d00a      	beq.n	801ab0e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801aaf8:	7c7a      	ldrb	r2, [r7, #17]
 801aafa:	4913      	ldr	r1, [pc, #76]	@ (801ab48 <etharp_query+0x268>)
 801aafc:	4613      	mov	r3, r2
 801aafe:	005b      	lsls	r3, r3, #1
 801ab00:	4413      	add	r3, r2
 801ab02:	00db      	lsls	r3, r3, #3
 801ab04:	440b      	add	r3, r1
 801ab06:	681b      	ldr	r3, [r3, #0]
 801ab08:	4618      	mov	r0, r3
 801ab0a:	f7f7 fd41 	bl	8012590 <pbuf_free>
      }
      arp_table[i].q = p;
 801ab0e:	7c7a      	ldrb	r2, [r7, #17]
 801ab10:	490d      	ldr	r1, [pc, #52]	@ (801ab48 <etharp_query+0x268>)
 801ab12:	4613      	mov	r3, r2
 801ab14:	005b      	lsls	r3, r3, #1
 801ab16:	4413      	add	r3, r2
 801ab18:	00db      	lsls	r3, r3, #3
 801ab1a:	440b      	add	r3, r1
 801ab1c:	69fa      	ldr	r2, [r7, #28]
 801ab1e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801ab20:	2300      	movs	r3, #0
 801ab22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801ab26:	e002      	b.n	801ab2e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801ab28:	23ff      	movs	r3, #255	@ 0xff
 801ab2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801ab2e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801ab32:	4618      	mov	r0, r3
 801ab34:	3728      	adds	r7, #40	@ 0x28
 801ab36:	46bd      	mov	sp, r7
 801ab38:	bd80      	pop	{r7, pc}
 801ab3a:	bf00      	nop
 801ab3c:	08024568 	.word	0x08024568
 801ab40:	08024714 	.word	0x08024714
 801ab44:	080245e0 	.word	0x080245e0
 801ab48:	2000f3a0 	.word	0x2000f3a0
 801ab4c:	08024724 	.word	0x08024724
 801ab50:	08024708 	.word	0x08024708
 801ab54:	2000f490 	.word	0x2000f490
 801ab58:	0802474c 	.word	0x0802474c

0801ab5c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801ab5c:	b580      	push	{r7, lr}
 801ab5e:	b08a      	sub	sp, #40	@ 0x28
 801ab60:	af02      	add	r7, sp, #8
 801ab62:	60f8      	str	r0, [r7, #12]
 801ab64:	60b9      	str	r1, [r7, #8]
 801ab66:	607a      	str	r2, [r7, #4]
 801ab68:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801ab6a:	2300      	movs	r3, #0
 801ab6c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801ab6e:	68fb      	ldr	r3, [r7, #12]
 801ab70:	2b00      	cmp	r3, #0
 801ab72:	d106      	bne.n	801ab82 <etharp_raw+0x26>
 801ab74:	4b3a      	ldr	r3, [pc, #232]	@ (801ac60 <etharp_raw+0x104>)
 801ab76:	f240 4257 	movw	r2, #1111	@ 0x457
 801ab7a:	493a      	ldr	r1, [pc, #232]	@ (801ac64 <etharp_raw+0x108>)
 801ab7c:	483a      	ldr	r0, [pc, #232]	@ (801ac68 <etharp_raw+0x10c>)
 801ab7e:	f003 fc39 	bl	801e3f4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801ab82:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ab86:	211c      	movs	r1, #28
 801ab88:	200e      	movs	r0, #14
 801ab8a:	f7f7 f9eb 	bl	8011f64 <pbuf_alloc>
 801ab8e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801ab90:	69bb      	ldr	r3, [r7, #24]
 801ab92:	2b00      	cmp	r3, #0
 801ab94:	d102      	bne.n	801ab9c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801ab96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801ab9a:	e05d      	b.n	801ac58 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801ab9c:	69bb      	ldr	r3, [r7, #24]
 801ab9e:	895b      	ldrh	r3, [r3, #10]
 801aba0:	2b1b      	cmp	r3, #27
 801aba2:	d806      	bhi.n	801abb2 <etharp_raw+0x56>
 801aba4:	4b2e      	ldr	r3, [pc, #184]	@ (801ac60 <etharp_raw+0x104>)
 801aba6:	f240 4262 	movw	r2, #1122	@ 0x462
 801abaa:	4930      	ldr	r1, [pc, #192]	@ (801ac6c <etharp_raw+0x110>)
 801abac:	482e      	ldr	r0, [pc, #184]	@ (801ac68 <etharp_raw+0x10c>)
 801abae:	f003 fc21 	bl	801e3f4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801abb2:	69bb      	ldr	r3, [r7, #24]
 801abb4:	685b      	ldr	r3, [r3, #4]
 801abb6:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801abb8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801abba:	4618      	mov	r0, r3
 801abbc:	f7f6 f88c 	bl	8010cd8 <lwip_htons>
 801abc0:	4603      	mov	r3, r0
 801abc2:	461a      	mov	r2, r3
 801abc4:	697b      	ldr	r3, [r7, #20]
 801abc6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801abc8:	68fb      	ldr	r3, [r7, #12]
 801abca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801abce:	2b06      	cmp	r3, #6
 801abd0:	d006      	beq.n	801abe0 <etharp_raw+0x84>
 801abd2:	4b23      	ldr	r3, [pc, #140]	@ (801ac60 <etharp_raw+0x104>)
 801abd4:	f240 4269 	movw	r2, #1129	@ 0x469
 801abd8:	4925      	ldr	r1, [pc, #148]	@ (801ac70 <etharp_raw+0x114>)
 801abda:	4823      	ldr	r0, [pc, #140]	@ (801ac68 <etharp_raw+0x10c>)
 801abdc:	f003 fc0a 	bl	801e3f4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801abe0:	697b      	ldr	r3, [r7, #20]
 801abe2:	3308      	adds	r3, #8
 801abe4:	2206      	movs	r2, #6
 801abe6:	6839      	ldr	r1, [r7, #0]
 801abe8:	4618      	mov	r0, r3
 801abea:	f003 fcff 	bl	801e5ec <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801abee:	697b      	ldr	r3, [r7, #20]
 801abf0:	3312      	adds	r3, #18
 801abf2:	2206      	movs	r2, #6
 801abf4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801abf6:	4618      	mov	r0, r3
 801abf8:	f003 fcf8 	bl	801e5ec <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801abfc:	697b      	ldr	r3, [r7, #20]
 801abfe:	330e      	adds	r3, #14
 801ac00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ac02:	6812      	ldr	r2, [r2, #0]
 801ac04:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801ac06:	697b      	ldr	r3, [r7, #20]
 801ac08:	3318      	adds	r3, #24
 801ac0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ac0c:	6812      	ldr	r2, [r2, #0]
 801ac0e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801ac10:	697b      	ldr	r3, [r7, #20]
 801ac12:	2200      	movs	r2, #0
 801ac14:	701a      	strb	r2, [r3, #0]
 801ac16:	2200      	movs	r2, #0
 801ac18:	f042 0201 	orr.w	r2, r2, #1
 801ac1c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801ac1e:	697b      	ldr	r3, [r7, #20]
 801ac20:	2200      	movs	r2, #0
 801ac22:	f042 0208 	orr.w	r2, r2, #8
 801ac26:	709a      	strb	r2, [r3, #2]
 801ac28:	2200      	movs	r2, #0
 801ac2a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801ac2c:	697b      	ldr	r3, [r7, #20]
 801ac2e:	2206      	movs	r2, #6
 801ac30:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801ac32:	697b      	ldr	r3, [r7, #20]
 801ac34:	2204      	movs	r2, #4
 801ac36:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801ac38:	f640 0306 	movw	r3, #2054	@ 0x806
 801ac3c:	9300      	str	r3, [sp, #0]
 801ac3e:	687b      	ldr	r3, [r7, #4]
 801ac40:	68ba      	ldr	r2, [r7, #8]
 801ac42:	69b9      	ldr	r1, [r7, #24]
 801ac44:	68f8      	ldr	r0, [r7, #12]
 801ac46:	f001 fb87 	bl	801c358 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801ac4a:	69b8      	ldr	r0, [r7, #24]
 801ac4c:	f7f7 fca0 	bl	8012590 <pbuf_free>
  p = NULL;
 801ac50:	2300      	movs	r3, #0
 801ac52:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801ac54:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ac58:	4618      	mov	r0, r3
 801ac5a:	3720      	adds	r7, #32
 801ac5c:	46bd      	mov	sp, r7
 801ac5e:	bd80      	pop	{r7, pc}
 801ac60:	08024568 	.word	0x08024568
 801ac64:	080246b8 	.word	0x080246b8
 801ac68:	080245e0 	.word	0x080245e0
 801ac6c:	08024768 	.word	0x08024768
 801ac70:	0802479c 	.word	0x0802479c

0801ac74 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801ac74:	b580      	push	{r7, lr}
 801ac76:	b088      	sub	sp, #32
 801ac78:	af04      	add	r7, sp, #16
 801ac7a:	60f8      	str	r0, [r7, #12]
 801ac7c:	60b9      	str	r1, [r7, #8]
 801ac7e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ac80:	68fb      	ldr	r3, [r7, #12]
 801ac82:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801ac86:	68fb      	ldr	r3, [r7, #12]
 801ac88:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801ac8c:	68fb      	ldr	r3, [r7, #12]
 801ac8e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801ac90:	2201      	movs	r2, #1
 801ac92:	9203      	str	r2, [sp, #12]
 801ac94:	68ba      	ldr	r2, [r7, #8]
 801ac96:	9202      	str	r2, [sp, #8]
 801ac98:	4a06      	ldr	r2, [pc, #24]	@ (801acb4 <etharp_request_dst+0x40>)
 801ac9a:	9201      	str	r2, [sp, #4]
 801ac9c:	9300      	str	r3, [sp, #0]
 801ac9e:	4603      	mov	r3, r0
 801aca0:	687a      	ldr	r2, [r7, #4]
 801aca2:	68f8      	ldr	r0, [r7, #12]
 801aca4:	f7ff ff5a 	bl	801ab5c <etharp_raw>
 801aca8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801acaa:	4618      	mov	r0, r3
 801acac:	3710      	adds	r7, #16
 801acae:	46bd      	mov	sp, r7
 801acb0:	bd80      	pop	{r7, pc}
 801acb2:	bf00      	nop
 801acb4:	08024dcc 	.word	0x08024dcc

0801acb8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801acb8:	b580      	push	{r7, lr}
 801acba:	b082      	sub	sp, #8
 801acbc:	af00      	add	r7, sp, #0
 801acbe:	6078      	str	r0, [r7, #4]
 801acc0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801acc2:	4a05      	ldr	r2, [pc, #20]	@ (801acd8 <etharp_request+0x20>)
 801acc4:	6839      	ldr	r1, [r7, #0]
 801acc6:	6878      	ldr	r0, [r7, #4]
 801acc8:	f7ff ffd4 	bl	801ac74 <etharp_request_dst>
 801accc:	4603      	mov	r3, r0
}
 801acce:	4618      	mov	r0, r3
 801acd0:	3708      	adds	r7, #8
 801acd2:	46bd      	mov	sp, r7
 801acd4:	bd80      	pop	{r7, pc}
 801acd6:	bf00      	nop
 801acd8:	08024dc4 	.word	0x08024dc4

0801acdc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801acdc:	b580      	push	{r7, lr}
 801acde:	b08e      	sub	sp, #56	@ 0x38
 801ace0:	af04      	add	r7, sp, #16
 801ace2:	6078      	str	r0, [r7, #4]
 801ace4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801ace6:	4b79      	ldr	r3, [pc, #484]	@ (801aecc <icmp_input+0x1f0>)
 801ace8:	689b      	ldr	r3, [r3, #8]
 801acea:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801acec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acee:	781b      	ldrb	r3, [r3, #0]
 801acf0:	f003 030f 	and.w	r3, r3, #15
 801acf4:	b2db      	uxtb	r3, r3
 801acf6:	009b      	lsls	r3, r3, #2
 801acf8:	b2db      	uxtb	r3, r3
 801acfa:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801acfc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801acfe:	2b13      	cmp	r3, #19
 801ad00:	f240 80cd 	bls.w	801ae9e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801ad04:	687b      	ldr	r3, [r7, #4]
 801ad06:	895b      	ldrh	r3, [r3, #10]
 801ad08:	2b03      	cmp	r3, #3
 801ad0a:	f240 80ca 	bls.w	801aea2 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801ad0e:	687b      	ldr	r3, [r7, #4]
 801ad10:	685b      	ldr	r3, [r3, #4]
 801ad12:	781b      	ldrb	r3, [r3, #0]
 801ad14:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801ad18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801ad1c:	2b00      	cmp	r3, #0
 801ad1e:	f000 80b7 	beq.w	801ae90 <icmp_input+0x1b4>
 801ad22:	2b08      	cmp	r3, #8
 801ad24:	f040 80b7 	bne.w	801ae96 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801ad28:	4b69      	ldr	r3, [pc, #420]	@ (801aed0 <icmp_input+0x1f4>)
 801ad2a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ad2c:	4b67      	ldr	r3, [pc, #412]	@ (801aecc <icmp_input+0x1f0>)
 801ad2e:	695b      	ldr	r3, [r3, #20]
 801ad30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ad34:	2be0      	cmp	r3, #224	@ 0xe0
 801ad36:	f000 80bb 	beq.w	801aeb0 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801ad3a:	4b64      	ldr	r3, [pc, #400]	@ (801aecc <icmp_input+0x1f0>)
 801ad3c:	695b      	ldr	r3, [r3, #20]
 801ad3e:	4a63      	ldr	r2, [pc, #396]	@ (801aecc <icmp_input+0x1f0>)
 801ad40:	6812      	ldr	r2, [r2, #0]
 801ad42:	4611      	mov	r1, r2
 801ad44:	4618      	mov	r0, r3
 801ad46:	f000 fbf9 	bl	801b53c <ip4_addr_isbroadcast_u32>
 801ad4a:	4603      	mov	r3, r0
 801ad4c:	2b00      	cmp	r3, #0
 801ad4e:	f040 80b1 	bne.w	801aeb4 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801ad52:	687b      	ldr	r3, [r7, #4]
 801ad54:	891b      	ldrh	r3, [r3, #8]
 801ad56:	2b07      	cmp	r3, #7
 801ad58:	f240 80a5 	bls.w	801aea6 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ad5c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ad5e:	330e      	adds	r3, #14
 801ad60:	4619      	mov	r1, r3
 801ad62:	6878      	ldr	r0, [r7, #4]
 801ad64:	f7f7 fb4c 	bl	8012400 <pbuf_add_header>
 801ad68:	4603      	mov	r3, r0
 801ad6a:	2b00      	cmp	r3, #0
 801ad6c:	d04b      	beq.n	801ae06 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801ad6e:	687b      	ldr	r3, [r7, #4]
 801ad70:	891a      	ldrh	r2, [r3, #8]
 801ad72:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ad74:	4413      	add	r3, r2
 801ad76:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801ad78:	687b      	ldr	r3, [r7, #4]
 801ad7a:	891b      	ldrh	r3, [r3, #8]
 801ad7c:	8b7a      	ldrh	r2, [r7, #26]
 801ad7e:	429a      	cmp	r2, r3
 801ad80:	f0c0 809a 	bcc.w	801aeb8 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801ad84:	8b7b      	ldrh	r3, [r7, #26]
 801ad86:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ad8a:	4619      	mov	r1, r3
 801ad8c:	200e      	movs	r0, #14
 801ad8e:	f7f7 f8e9 	bl	8011f64 <pbuf_alloc>
 801ad92:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801ad94:	697b      	ldr	r3, [r7, #20]
 801ad96:	2b00      	cmp	r3, #0
 801ad98:	f000 8090 	beq.w	801aebc <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801ad9c:	697b      	ldr	r3, [r7, #20]
 801ad9e:	895b      	ldrh	r3, [r3, #10]
 801ada0:	461a      	mov	r2, r3
 801ada2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ada4:	3308      	adds	r3, #8
 801ada6:	429a      	cmp	r2, r3
 801ada8:	d203      	bcs.n	801adb2 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801adaa:	6978      	ldr	r0, [r7, #20]
 801adac:	f7f7 fbf0 	bl	8012590 <pbuf_free>
          goto icmperr;
 801adb0:	e085      	b.n	801aebe <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801adb2:	697b      	ldr	r3, [r7, #20]
 801adb4:	685b      	ldr	r3, [r3, #4]
 801adb6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801adb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801adba:	4618      	mov	r0, r3
 801adbc:	f003 fc16 	bl	801e5ec <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801adc0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801adc2:	4619      	mov	r1, r3
 801adc4:	6978      	ldr	r0, [r7, #20]
 801adc6:	f7f7 fb2b 	bl	8012420 <pbuf_remove_header>
 801adca:	4603      	mov	r3, r0
 801adcc:	2b00      	cmp	r3, #0
 801adce:	d009      	beq.n	801ade4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801add0:	4b40      	ldr	r3, [pc, #256]	@ (801aed4 <icmp_input+0x1f8>)
 801add2:	22b6      	movs	r2, #182	@ 0xb6
 801add4:	4940      	ldr	r1, [pc, #256]	@ (801aed8 <icmp_input+0x1fc>)
 801add6:	4841      	ldr	r0, [pc, #260]	@ (801aedc <icmp_input+0x200>)
 801add8:	f003 fb0c 	bl	801e3f4 <iprintf>
          pbuf_free(r);
 801addc:	6978      	ldr	r0, [r7, #20]
 801adde:	f7f7 fbd7 	bl	8012590 <pbuf_free>
          goto icmperr;
 801ade2:	e06c      	b.n	801aebe <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801ade4:	6879      	ldr	r1, [r7, #4]
 801ade6:	6978      	ldr	r0, [r7, #20]
 801ade8:	f7f7 fd06 	bl	80127f8 <pbuf_copy>
 801adec:	4603      	mov	r3, r0
 801adee:	2b00      	cmp	r3, #0
 801adf0:	d003      	beq.n	801adfa <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801adf2:	6978      	ldr	r0, [r7, #20]
 801adf4:	f7f7 fbcc 	bl	8012590 <pbuf_free>
          goto icmperr;
 801adf8:	e061      	b.n	801aebe <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801adfa:	6878      	ldr	r0, [r7, #4]
 801adfc:	f7f7 fbc8 	bl	8012590 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801ae00:	697b      	ldr	r3, [r7, #20]
 801ae02:	607b      	str	r3, [r7, #4]
 801ae04:	e00f      	b.n	801ae26 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ae06:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ae08:	330e      	adds	r3, #14
 801ae0a:	4619      	mov	r1, r3
 801ae0c:	6878      	ldr	r0, [r7, #4]
 801ae0e:	f7f7 fb07 	bl	8012420 <pbuf_remove_header>
 801ae12:	4603      	mov	r3, r0
 801ae14:	2b00      	cmp	r3, #0
 801ae16:	d006      	beq.n	801ae26 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801ae18:	4b2e      	ldr	r3, [pc, #184]	@ (801aed4 <icmp_input+0x1f8>)
 801ae1a:	22c7      	movs	r2, #199	@ 0xc7
 801ae1c:	4930      	ldr	r1, [pc, #192]	@ (801aee0 <icmp_input+0x204>)
 801ae1e:	482f      	ldr	r0, [pc, #188]	@ (801aedc <icmp_input+0x200>)
 801ae20:	f003 fae8 	bl	801e3f4 <iprintf>
          goto icmperr;
 801ae24:	e04b      	b.n	801aebe <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801ae26:	687b      	ldr	r3, [r7, #4]
 801ae28:	685b      	ldr	r3, [r3, #4]
 801ae2a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801ae2c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ae2e:	4619      	mov	r1, r3
 801ae30:	6878      	ldr	r0, [r7, #4]
 801ae32:	f7f7 fae5 	bl	8012400 <pbuf_add_header>
 801ae36:	4603      	mov	r3, r0
 801ae38:	2b00      	cmp	r3, #0
 801ae3a:	d12b      	bne.n	801ae94 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801ae3c:	687b      	ldr	r3, [r7, #4]
 801ae3e:	685b      	ldr	r3, [r3, #4]
 801ae40:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801ae42:	69fb      	ldr	r3, [r7, #28]
 801ae44:	681a      	ldr	r2, [r3, #0]
 801ae46:	68fb      	ldr	r3, [r7, #12]
 801ae48:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801ae4a:	4b20      	ldr	r3, [pc, #128]	@ (801aecc <icmp_input+0x1f0>)
 801ae4c:	691a      	ldr	r2, [r3, #16]
 801ae4e:	68fb      	ldr	r3, [r7, #12]
 801ae50:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801ae52:	693b      	ldr	r3, [r7, #16]
 801ae54:	2200      	movs	r2, #0
 801ae56:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801ae58:	693b      	ldr	r3, [r7, #16]
 801ae5a:	2200      	movs	r2, #0
 801ae5c:	709a      	strb	r2, [r3, #2]
 801ae5e:	2200      	movs	r2, #0
 801ae60:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801ae62:	68fb      	ldr	r3, [r7, #12]
 801ae64:	22ff      	movs	r2, #255	@ 0xff
 801ae66:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801ae68:	68fb      	ldr	r3, [r7, #12]
 801ae6a:	2200      	movs	r2, #0
 801ae6c:	729a      	strb	r2, [r3, #10]
 801ae6e:	2200      	movs	r2, #0
 801ae70:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801ae72:	683b      	ldr	r3, [r7, #0]
 801ae74:	9302      	str	r3, [sp, #8]
 801ae76:	2301      	movs	r3, #1
 801ae78:	9301      	str	r3, [sp, #4]
 801ae7a:	2300      	movs	r3, #0
 801ae7c:	9300      	str	r3, [sp, #0]
 801ae7e:	23ff      	movs	r3, #255	@ 0xff
 801ae80:	2200      	movs	r2, #0
 801ae82:	69f9      	ldr	r1, [r7, #28]
 801ae84:	6878      	ldr	r0, [r7, #4]
 801ae86:	f000 fa81 	bl	801b38c <ip4_output_if>
 801ae8a:	4603      	mov	r3, r0
 801ae8c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ae8e:	e001      	b.n	801ae94 <icmp_input+0x1b8>
      break;
 801ae90:	bf00      	nop
 801ae92:	e000      	b.n	801ae96 <icmp_input+0x1ba>
      break;
 801ae94:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ae96:	6878      	ldr	r0, [r7, #4]
 801ae98:	f7f7 fb7a 	bl	8012590 <pbuf_free>
  return;
 801ae9c:	e013      	b.n	801aec6 <icmp_input+0x1ea>
    goto lenerr;
 801ae9e:	bf00      	nop
 801aea0:	e002      	b.n	801aea8 <icmp_input+0x1cc>
    goto lenerr;
 801aea2:	bf00      	nop
 801aea4:	e000      	b.n	801aea8 <icmp_input+0x1cc>
        goto lenerr;
 801aea6:	bf00      	nop
lenerr:
  pbuf_free(p);
 801aea8:	6878      	ldr	r0, [r7, #4]
 801aeaa:	f7f7 fb71 	bl	8012590 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801aeae:	e00a      	b.n	801aec6 <icmp_input+0x1ea>
        goto icmperr;
 801aeb0:	bf00      	nop
 801aeb2:	e004      	b.n	801aebe <icmp_input+0x1e2>
        goto icmperr;
 801aeb4:	bf00      	nop
 801aeb6:	e002      	b.n	801aebe <icmp_input+0x1e2>
          goto icmperr;
 801aeb8:	bf00      	nop
 801aeba:	e000      	b.n	801aebe <icmp_input+0x1e2>
          goto icmperr;
 801aebc:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801aebe:	6878      	ldr	r0, [r7, #4]
 801aec0:	f7f7 fb66 	bl	8012590 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801aec4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801aec6:	3728      	adds	r7, #40	@ 0x28
 801aec8:	46bd      	mov	sp, r7
 801aeca:	bd80      	pop	{r7, pc}
 801aecc:	2000c1c4 	.word	0x2000c1c4
 801aed0:	2000c1d8 	.word	0x2000c1d8
 801aed4:	080247e0 	.word	0x080247e0
 801aed8:	08024818 	.word	0x08024818
 801aedc:	08024850 	.word	0x08024850
 801aee0:	08024878 	.word	0x08024878

0801aee4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801aee4:	b580      	push	{r7, lr}
 801aee6:	b082      	sub	sp, #8
 801aee8:	af00      	add	r7, sp, #0
 801aeea:	6078      	str	r0, [r7, #4]
 801aeec:	460b      	mov	r3, r1
 801aeee:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801aef0:	78fb      	ldrb	r3, [r7, #3]
 801aef2:	461a      	mov	r2, r3
 801aef4:	2103      	movs	r1, #3
 801aef6:	6878      	ldr	r0, [r7, #4]
 801aef8:	f000 f814 	bl	801af24 <icmp_send_response>
}
 801aefc:	bf00      	nop
 801aefe:	3708      	adds	r7, #8
 801af00:	46bd      	mov	sp, r7
 801af02:	bd80      	pop	{r7, pc}

0801af04 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801af04:	b580      	push	{r7, lr}
 801af06:	b082      	sub	sp, #8
 801af08:	af00      	add	r7, sp, #0
 801af0a:	6078      	str	r0, [r7, #4]
 801af0c:	460b      	mov	r3, r1
 801af0e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801af10:	78fb      	ldrb	r3, [r7, #3]
 801af12:	461a      	mov	r2, r3
 801af14:	210b      	movs	r1, #11
 801af16:	6878      	ldr	r0, [r7, #4]
 801af18:	f000 f804 	bl	801af24 <icmp_send_response>
}
 801af1c:	bf00      	nop
 801af1e:	3708      	adds	r7, #8
 801af20:	46bd      	mov	sp, r7
 801af22:	bd80      	pop	{r7, pc}

0801af24 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801af24:	b580      	push	{r7, lr}
 801af26:	b08c      	sub	sp, #48	@ 0x30
 801af28:	af04      	add	r7, sp, #16
 801af2a:	6078      	str	r0, [r7, #4]
 801af2c:	460b      	mov	r3, r1
 801af2e:	70fb      	strb	r3, [r7, #3]
 801af30:	4613      	mov	r3, r2
 801af32:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801af34:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801af38:	2124      	movs	r1, #36	@ 0x24
 801af3a:	2022      	movs	r0, #34	@ 0x22
 801af3c:	f7f7 f812 	bl	8011f64 <pbuf_alloc>
 801af40:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801af42:	69fb      	ldr	r3, [r7, #28]
 801af44:	2b00      	cmp	r3, #0
 801af46:	d04c      	beq.n	801afe2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801af48:	69fb      	ldr	r3, [r7, #28]
 801af4a:	895b      	ldrh	r3, [r3, #10]
 801af4c:	2b23      	cmp	r3, #35	@ 0x23
 801af4e:	d806      	bhi.n	801af5e <icmp_send_response+0x3a>
 801af50:	4b26      	ldr	r3, [pc, #152]	@ (801afec <icmp_send_response+0xc8>)
 801af52:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801af56:	4926      	ldr	r1, [pc, #152]	@ (801aff0 <icmp_send_response+0xcc>)
 801af58:	4826      	ldr	r0, [pc, #152]	@ (801aff4 <icmp_send_response+0xd0>)
 801af5a:	f003 fa4b 	bl	801e3f4 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801af5e:	687b      	ldr	r3, [r7, #4]
 801af60:	685b      	ldr	r3, [r3, #4]
 801af62:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801af64:	69fb      	ldr	r3, [r7, #28]
 801af66:	685b      	ldr	r3, [r3, #4]
 801af68:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801af6a:	697b      	ldr	r3, [r7, #20]
 801af6c:	78fa      	ldrb	r2, [r7, #3]
 801af6e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801af70:	697b      	ldr	r3, [r7, #20]
 801af72:	78ba      	ldrb	r2, [r7, #2]
 801af74:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801af76:	697b      	ldr	r3, [r7, #20]
 801af78:	2200      	movs	r2, #0
 801af7a:	711a      	strb	r2, [r3, #4]
 801af7c:	2200      	movs	r2, #0
 801af7e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801af80:	697b      	ldr	r3, [r7, #20]
 801af82:	2200      	movs	r2, #0
 801af84:	719a      	strb	r2, [r3, #6]
 801af86:	2200      	movs	r2, #0
 801af88:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801af8a:	69fb      	ldr	r3, [r7, #28]
 801af8c:	685b      	ldr	r3, [r3, #4]
 801af8e:	f103 0008 	add.w	r0, r3, #8
 801af92:	687b      	ldr	r3, [r7, #4]
 801af94:	685b      	ldr	r3, [r3, #4]
 801af96:	221c      	movs	r2, #28
 801af98:	4619      	mov	r1, r3
 801af9a:	f003 fb27 	bl	801e5ec <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801af9e:	69bb      	ldr	r3, [r7, #24]
 801afa0:	68db      	ldr	r3, [r3, #12]
 801afa2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801afa4:	f107 030c 	add.w	r3, r7, #12
 801afa8:	4618      	mov	r0, r3
 801afaa:	f000 f825 	bl	801aff8 <ip4_route>
 801afae:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801afb0:	693b      	ldr	r3, [r7, #16]
 801afb2:	2b00      	cmp	r3, #0
 801afb4:	d011      	beq.n	801afda <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801afb6:	697b      	ldr	r3, [r7, #20]
 801afb8:	2200      	movs	r2, #0
 801afba:	709a      	strb	r2, [r3, #2]
 801afbc:	2200      	movs	r2, #0
 801afbe:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801afc0:	f107 020c 	add.w	r2, r7, #12
 801afc4:	693b      	ldr	r3, [r7, #16]
 801afc6:	9302      	str	r3, [sp, #8]
 801afc8:	2301      	movs	r3, #1
 801afca:	9301      	str	r3, [sp, #4]
 801afcc:	2300      	movs	r3, #0
 801afce:	9300      	str	r3, [sp, #0]
 801afd0:	23ff      	movs	r3, #255	@ 0xff
 801afd2:	2100      	movs	r1, #0
 801afd4:	69f8      	ldr	r0, [r7, #28]
 801afd6:	f000 f9d9 	bl	801b38c <ip4_output_if>
  }
  pbuf_free(q);
 801afda:	69f8      	ldr	r0, [r7, #28]
 801afdc:	f7f7 fad8 	bl	8012590 <pbuf_free>
 801afe0:	e000      	b.n	801afe4 <icmp_send_response+0xc0>
    return;
 801afe2:	bf00      	nop
}
 801afe4:	3720      	adds	r7, #32
 801afe6:	46bd      	mov	sp, r7
 801afe8:	bd80      	pop	{r7, pc}
 801afea:	bf00      	nop
 801afec:	080247e0 	.word	0x080247e0
 801aff0:	080248ac 	.word	0x080248ac
 801aff4:	08024850 	.word	0x08024850

0801aff8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801aff8:	b480      	push	{r7}
 801affa:	b085      	sub	sp, #20
 801affc:	af00      	add	r7, sp, #0
 801affe:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801b000:	4b33      	ldr	r3, [pc, #204]	@ (801b0d0 <ip4_route+0xd8>)
 801b002:	681b      	ldr	r3, [r3, #0]
 801b004:	60fb      	str	r3, [r7, #12]
 801b006:	e036      	b.n	801b076 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b008:	68fb      	ldr	r3, [r7, #12]
 801b00a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b00e:	f003 0301 	and.w	r3, r3, #1
 801b012:	b2db      	uxtb	r3, r3
 801b014:	2b00      	cmp	r3, #0
 801b016:	d02b      	beq.n	801b070 <ip4_route+0x78>
 801b018:	68fb      	ldr	r3, [r7, #12]
 801b01a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b01e:	089b      	lsrs	r3, r3, #2
 801b020:	f003 0301 	and.w	r3, r3, #1
 801b024:	b2db      	uxtb	r3, r3
 801b026:	2b00      	cmp	r3, #0
 801b028:	d022      	beq.n	801b070 <ip4_route+0x78>
 801b02a:	68fb      	ldr	r3, [r7, #12]
 801b02c:	3304      	adds	r3, #4
 801b02e:	681b      	ldr	r3, [r3, #0]
 801b030:	2b00      	cmp	r3, #0
 801b032:	d01d      	beq.n	801b070 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801b034:	687b      	ldr	r3, [r7, #4]
 801b036:	681a      	ldr	r2, [r3, #0]
 801b038:	68fb      	ldr	r3, [r7, #12]
 801b03a:	3304      	adds	r3, #4
 801b03c:	681b      	ldr	r3, [r3, #0]
 801b03e:	405a      	eors	r2, r3
 801b040:	68fb      	ldr	r3, [r7, #12]
 801b042:	3308      	adds	r3, #8
 801b044:	681b      	ldr	r3, [r3, #0]
 801b046:	4013      	ands	r3, r2
 801b048:	2b00      	cmp	r3, #0
 801b04a:	d101      	bne.n	801b050 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801b04c:	68fb      	ldr	r3, [r7, #12]
 801b04e:	e038      	b.n	801b0c2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801b050:	68fb      	ldr	r3, [r7, #12]
 801b052:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b056:	f003 0302 	and.w	r3, r3, #2
 801b05a:	2b00      	cmp	r3, #0
 801b05c:	d108      	bne.n	801b070 <ip4_route+0x78>
 801b05e:	687b      	ldr	r3, [r7, #4]
 801b060:	681a      	ldr	r2, [r3, #0]
 801b062:	68fb      	ldr	r3, [r7, #12]
 801b064:	330c      	adds	r3, #12
 801b066:	681b      	ldr	r3, [r3, #0]
 801b068:	429a      	cmp	r2, r3
 801b06a:	d101      	bne.n	801b070 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801b06c:	68fb      	ldr	r3, [r7, #12]
 801b06e:	e028      	b.n	801b0c2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801b070:	68fb      	ldr	r3, [r7, #12]
 801b072:	681b      	ldr	r3, [r3, #0]
 801b074:	60fb      	str	r3, [r7, #12]
 801b076:	68fb      	ldr	r3, [r7, #12]
 801b078:	2b00      	cmp	r3, #0
 801b07a:	d1c5      	bne.n	801b008 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b07c:	4b15      	ldr	r3, [pc, #84]	@ (801b0d4 <ip4_route+0xdc>)
 801b07e:	681b      	ldr	r3, [r3, #0]
 801b080:	2b00      	cmp	r3, #0
 801b082:	d01a      	beq.n	801b0ba <ip4_route+0xc2>
 801b084:	4b13      	ldr	r3, [pc, #76]	@ (801b0d4 <ip4_route+0xdc>)
 801b086:	681b      	ldr	r3, [r3, #0]
 801b088:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b08c:	f003 0301 	and.w	r3, r3, #1
 801b090:	2b00      	cmp	r3, #0
 801b092:	d012      	beq.n	801b0ba <ip4_route+0xc2>
 801b094:	4b0f      	ldr	r3, [pc, #60]	@ (801b0d4 <ip4_route+0xdc>)
 801b096:	681b      	ldr	r3, [r3, #0]
 801b098:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b09c:	f003 0304 	and.w	r3, r3, #4
 801b0a0:	2b00      	cmp	r3, #0
 801b0a2:	d00a      	beq.n	801b0ba <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b0a4:	4b0b      	ldr	r3, [pc, #44]	@ (801b0d4 <ip4_route+0xdc>)
 801b0a6:	681b      	ldr	r3, [r3, #0]
 801b0a8:	3304      	adds	r3, #4
 801b0aa:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b0ac:	2b00      	cmp	r3, #0
 801b0ae:	d004      	beq.n	801b0ba <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b0b0:	687b      	ldr	r3, [r7, #4]
 801b0b2:	681b      	ldr	r3, [r3, #0]
 801b0b4:	b2db      	uxtb	r3, r3
 801b0b6:	2b7f      	cmp	r3, #127	@ 0x7f
 801b0b8:	d101      	bne.n	801b0be <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801b0ba:	2300      	movs	r3, #0
 801b0bc:	e001      	b.n	801b0c2 <ip4_route+0xca>
  }

  return netif_default;
 801b0be:	4b05      	ldr	r3, [pc, #20]	@ (801b0d4 <ip4_route+0xdc>)
 801b0c0:	681b      	ldr	r3, [r3, #0]
}
 801b0c2:	4618      	mov	r0, r3
 801b0c4:	3714      	adds	r7, #20
 801b0c6:	46bd      	mov	sp, r7
 801b0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0cc:	4770      	bx	lr
 801b0ce:	bf00      	nop
 801b0d0:	2000f330 	.word	0x2000f330
 801b0d4:	2000f334 	.word	0x2000f334

0801b0d8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801b0d8:	b580      	push	{r7, lr}
 801b0da:	b082      	sub	sp, #8
 801b0dc:	af00      	add	r7, sp, #0
 801b0de:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801b0e0:	687b      	ldr	r3, [r7, #4]
 801b0e2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b0e6:	f003 0301 	and.w	r3, r3, #1
 801b0ea:	b2db      	uxtb	r3, r3
 801b0ec:	2b00      	cmp	r3, #0
 801b0ee:	d016      	beq.n	801b11e <ip4_input_accept+0x46>
 801b0f0:	687b      	ldr	r3, [r7, #4]
 801b0f2:	3304      	adds	r3, #4
 801b0f4:	681b      	ldr	r3, [r3, #0]
 801b0f6:	2b00      	cmp	r3, #0
 801b0f8:	d011      	beq.n	801b11e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b0fa:	4b0b      	ldr	r3, [pc, #44]	@ (801b128 <ip4_input_accept+0x50>)
 801b0fc:	695a      	ldr	r2, [r3, #20]
 801b0fe:	687b      	ldr	r3, [r7, #4]
 801b100:	3304      	adds	r3, #4
 801b102:	681b      	ldr	r3, [r3, #0]
 801b104:	429a      	cmp	r2, r3
 801b106:	d008      	beq.n	801b11a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801b108:	4b07      	ldr	r3, [pc, #28]	@ (801b128 <ip4_input_accept+0x50>)
 801b10a:	695b      	ldr	r3, [r3, #20]
 801b10c:	6879      	ldr	r1, [r7, #4]
 801b10e:	4618      	mov	r0, r3
 801b110:	f000 fa14 	bl	801b53c <ip4_addr_isbroadcast_u32>
 801b114:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b116:	2b00      	cmp	r3, #0
 801b118:	d001      	beq.n	801b11e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801b11a:	2301      	movs	r3, #1
 801b11c:	e000      	b.n	801b120 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801b11e:	2300      	movs	r3, #0
}
 801b120:	4618      	mov	r0, r3
 801b122:	3708      	adds	r7, #8
 801b124:	46bd      	mov	sp, r7
 801b126:	bd80      	pop	{r7, pc}
 801b128:	2000c1c4 	.word	0x2000c1c4

0801b12c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801b12c:	b580      	push	{r7, lr}
 801b12e:	b086      	sub	sp, #24
 801b130:	af00      	add	r7, sp, #0
 801b132:	6078      	str	r0, [r7, #4]
 801b134:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801b136:	687b      	ldr	r3, [r7, #4]
 801b138:	685b      	ldr	r3, [r3, #4]
 801b13a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801b13c:	697b      	ldr	r3, [r7, #20]
 801b13e:	781b      	ldrb	r3, [r3, #0]
 801b140:	091b      	lsrs	r3, r3, #4
 801b142:	b2db      	uxtb	r3, r3
 801b144:	2b04      	cmp	r3, #4
 801b146:	d004      	beq.n	801b152 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801b148:	6878      	ldr	r0, [r7, #4]
 801b14a:	f7f7 fa21 	bl	8012590 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801b14e:	2300      	movs	r3, #0
 801b150:	e113      	b.n	801b37a <ip4_input+0x24e>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801b152:	697b      	ldr	r3, [r7, #20]
 801b154:	781b      	ldrb	r3, [r3, #0]
 801b156:	f003 030f 	and.w	r3, r3, #15
 801b15a:	b2db      	uxtb	r3, r3
 801b15c:	009b      	lsls	r3, r3, #2
 801b15e:	b2db      	uxtb	r3, r3
 801b160:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801b162:	697b      	ldr	r3, [r7, #20]
 801b164:	885b      	ldrh	r3, [r3, #2]
 801b166:	b29b      	uxth	r3, r3
 801b168:	4618      	mov	r0, r3
 801b16a:	f7f5 fdb5 	bl	8010cd8 <lwip_htons>
 801b16e:	4603      	mov	r3, r0
 801b170:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801b172:	687b      	ldr	r3, [r7, #4]
 801b174:	891b      	ldrh	r3, [r3, #8]
 801b176:	89ba      	ldrh	r2, [r7, #12]
 801b178:	429a      	cmp	r2, r3
 801b17a:	d204      	bcs.n	801b186 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801b17c:	89bb      	ldrh	r3, [r7, #12]
 801b17e:	4619      	mov	r1, r3
 801b180:	6878      	ldr	r0, [r7, #4]
 801b182:	f7f7 f84d 	bl	8012220 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801b186:	687b      	ldr	r3, [r7, #4]
 801b188:	895b      	ldrh	r3, [r3, #10]
 801b18a:	89fa      	ldrh	r2, [r7, #14]
 801b18c:	429a      	cmp	r2, r3
 801b18e:	d807      	bhi.n	801b1a0 <ip4_input+0x74>
 801b190:	687b      	ldr	r3, [r7, #4]
 801b192:	891b      	ldrh	r3, [r3, #8]
 801b194:	89ba      	ldrh	r2, [r7, #12]
 801b196:	429a      	cmp	r2, r3
 801b198:	d802      	bhi.n	801b1a0 <ip4_input+0x74>
 801b19a:	89fb      	ldrh	r3, [r7, #14]
 801b19c:	2b13      	cmp	r3, #19
 801b19e:	d804      	bhi.n	801b1aa <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801b1a0:	6878      	ldr	r0, [r7, #4]
 801b1a2:	f7f7 f9f5 	bl	8012590 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801b1a6:	2300      	movs	r3, #0
 801b1a8:	e0e7      	b.n	801b37a <ip4_input+0x24e>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801b1aa:	697b      	ldr	r3, [r7, #20]
 801b1ac:	691b      	ldr	r3, [r3, #16]
 801b1ae:	4a75      	ldr	r2, [pc, #468]	@ (801b384 <ip4_input+0x258>)
 801b1b0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801b1b2:	697b      	ldr	r3, [r7, #20]
 801b1b4:	68db      	ldr	r3, [r3, #12]
 801b1b6:	4a73      	ldr	r2, [pc, #460]	@ (801b384 <ip4_input+0x258>)
 801b1b8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b1ba:	4b72      	ldr	r3, [pc, #456]	@ (801b384 <ip4_input+0x258>)
 801b1bc:	695b      	ldr	r3, [r3, #20]
 801b1be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b1c2:	2be0      	cmp	r3, #224	@ 0xe0
 801b1c4:	d112      	bne.n	801b1ec <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801b1c6:	683b      	ldr	r3, [r7, #0]
 801b1c8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b1cc:	f003 0301 	and.w	r3, r3, #1
 801b1d0:	b2db      	uxtb	r3, r3
 801b1d2:	2b00      	cmp	r3, #0
 801b1d4:	d007      	beq.n	801b1e6 <ip4_input+0xba>
 801b1d6:	683b      	ldr	r3, [r7, #0]
 801b1d8:	3304      	adds	r3, #4
 801b1da:	681b      	ldr	r3, [r3, #0]
 801b1dc:	2b00      	cmp	r3, #0
 801b1de:	d002      	beq.n	801b1e6 <ip4_input+0xba>
      netif = inp;
 801b1e0:	683b      	ldr	r3, [r7, #0]
 801b1e2:	613b      	str	r3, [r7, #16]
 801b1e4:	e02a      	b.n	801b23c <ip4_input+0x110>
    } else {
      netif = NULL;
 801b1e6:	2300      	movs	r3, #0
 801b1e8:	613b      	str	r3, [r7, #16]
 801b1ea:	e027      	b.n	801b23c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801b1ec:	6838      	ldr	r0, [r7, #0]
 801b1ee:	f7ff ff73 	bl	801b0d8 <ip4_input_accept>
 801b1f2:	4603      	mov	r3, r0
 801b1f4:	2b00      	cmp	r3, #0
 801b1f6:	d002      	beq.n	801b1fe <ip4_input+0xd2>
      netif = inp;
 801b1f8:	683b      	ldr	r3, [r7, #0]
 801b1fa:	613b      	str	r3, [r7, #16]
 801b1fc:	e01e      	b.n	801b23c <ip4_input+0x110>
    } else {
      netif = NULL;
 801b1fe:	2300      	movs	r3, #0
 801b200:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801b202:	4b60      	ldr	r3, [pc, #384]	@ (801b384 <ip4_input+0x258>)
 801b204:	695b      	ldr	r3, [r3, #20]
 801b206:	b2db      	uxtb	r3, r3
 801b208:	2b7f      	cmp	r3, #127	@ 0x7f
 801b20a:	d017      	beq.n	801b23c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801b20c:	4b5e      	ldr	r3, [pc, #376]	@ (801b388 <ip4_input+0x25c>)
 801b20e:	681b      	ldr	r3, [r3, #0]
 801b210:	613b      	str	r3, [r7, #16]
 801b212:	e00e      	b.n	801b232 <ip4_input+0x106>
          if (netif == inp) {
 801b214:	693a      	ldr	r2, [r7, #16]
 801b216:	683b      	ldr	r3, [r7, #0]
 801b218:	429a      	cmp	r2, r3
 801b21a:	d006      	beq.n	801b22a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801b21c:	6938      	ldr	r0, [r7, #16]
 801b21e:	f7ff ff5b 	bl	801b0d8 <ip4_input_accept>
 801b222:	4603      	mov	r3, r0
 801b224:	2b00      	cmp	r3, #0
 801b226:	d108      	bne.n	801b23a <ip4_input+0x10e>
 801b228:	e000      	b.n	801b22c <ip4_input+0x100>
            continue;
 801b22a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801b22c:	693b      	ldr	r3, [r7, #16]
 801b22e:	681b      	ldr	r3, [r3, #0]
 801b230:	613b      	str	r3, [r7, #16]
 801b232:	693b      	ldr	r3, [r7, #16]
 801b234:	2b00      	cmp	r3, #0
 801b236:	d1ed      	bne.n	801b214 <ip4_input+0xe8>
 801b238:	e000      	b.n	801b23c <ip4_input+0x110>
            break;
 801b23a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b23c:	4b51      	ldr	r3, [pc, #324]	@ (801b384 <ip4_input+0x258>)
 801b23e:	691b      	ldr	r3, [r3, #16]
 801b240:	6839      	ldr	r1, [r7, #0]
 801b242:	4618      	mov	r0, r3
 801b244:	f000 f97a 	bl	801b53c <ip4_addr_isbroadcast_u32>
 801b248:	4603      	mov	r3, r0
 801b24a:	2b00      	cmp	r3, #0
 801b24c:	d105      	bne.n	801b25a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801b24e:	4b4d      	ldr	r3, [pc, #308]	@ (801b384 <ip4_input+0x258>)
 801b250:	691b      	ldr	r3, [r3, #16]
 801b252:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b256:	2be0      	cmp	r3, #224	@ 0xe0
 801b258:	d104      	bne.n	801b264 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801b25a:	6878      	ldr	r0, [r7, #4]
 801b25c:	f7f7 f998 	bl	8012590 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801b260:	2300      	movs	r3, #0
 801b262:	e08a      	b.n	801b37a <ip4_input+0x24e>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801b264:	693b      	ldr	r3, [r7, #16]
 801b266:	2b00      	cmp	r3, #0
 801b268:	d104      	bne.n	801b274 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801b26a:	6878      	ldr	r0, [r7, #4]
 801b26c:	f7f7 f990 	bl	8012590 <pbuf_free>
    return ERR_OK;
 801b270:	2300      	movs	r3, #0
 801b272:	e082      	b.n	801b37a <ip4_input+0x24e>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801b274:	697b      	ldr	r3, [r7, #20]
 801b276:	88db      	ldrh	r3, [r3, #6]
 801b278:	b29b      	uxth	r3, r3
 801b27a:	461a      	mov	r2, r3
 801b27c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801b280:	4013      	ands	r3, r2
 801b282:	2b00      	cmp	r3, #0
 801b284:	d00b      	beq.n	801b29e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801b286:	6878      	ldr	r0, [r7, #4]
 801b288:	f000 fc9e 	bl	801bbc8 <ip4_reass>
 801b28c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801b28e:	687b      	ldr	r3, [r7, #4]
 801b290:	2b00      	cmp	r3, #0
 801b292:	d101      	bne.n	801b298 <ip4_input+0x16c>
      return ERR_OK;
 801b294:	2300      	movs	r3, #0
 801b296:	e070      	b.n	801b37a <ip4_input+0x24e>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801b298:	687b      	ldr	r3, [r7, #4]
 801b29a:	685b      	ldr	r3, [r3, #4]
 801b29c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801b29e:	4a39      	ldr	r2, [pc, #228]	@ (801b384 <ip4_input+0x258>)
 801b2a0:	693b      	ldr	r3, [r7, #16]
 801b2a2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801b2a4:	4a37      	ldr	r2, [pc, #220]	@ (801b384 <ip4_input+0x258>)
 801b2a6:	683b      	ldr	r3, [r7, #0]
 801b2a8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801b2aa:	4a36      	ldr	r2, [pc, #216]	@ (801b384 <ip4_input+0x258>)
 801b2ac:	697b      	ldr	r3, [r7, #20]
 801b2ae:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801b2b0:	697b      	ldr	r3, [r7, #20]
 801b2b2:	781b      	ldrb	r3, [r3, #0]
 801b2b4:	f003 030f 	and.w	r3, r3, #15
 801b2b8:	b2db      	uxtb	r3, r3
 801b2ba:	009b      	lsls	r3, r3, #2
 801b2bc:	b2db      	uxtb	r3, r3
 801b2be:	461a      	mov	r2, r3
 801b2c0:	4b30      	ldr	r3, [pc, #192]	@ (801b384 <ip4_input+0x258>)
 801b2c2:	819a      	strh	r2, [r3, #12]

#if LWIP_RAW
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
 801b2c4:	6839      	ldr	r1, [r7, #0]
 801b2c6:	6878      	ldr	r0, [r7, #4]
 801b2c8:	f7f7 fc46 	bl	8012b58 <raw_input>
 801b2cc:	4603      	mov	r3, r0
 801b2ce:	72fb      	strb	r3, [r7, #11]
  if (raw_status != RAW_INPUT_EATEN)
 801b2d0:	7afb      	ldrb	r3, [r7, #11]
 801b2d2:	2b01      	cmp	r3, #1
 801b2d4:	d03e      	beq.n	801b354 <ip4_input+0x228>
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801b2d6:	89fb      	ldrh	r3, [r7, #14]
 801b2d8:	4619      	mov	r1, r3
 801b2da:	6878      	ldr	r0, [r7, #4]
 801b2dc:	f7f7 f8a0 	bl	8012420 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801b2e0:	697b      	ldr	r3, [r7, #20]
 801b2e2:	7a5b      	ldrb	r3, [r3, #9]
 801b2e4:	2b11      	cmp	r3, #17
 801b2e6:	d006      	beq.n	801b2f6 <ip4_input+0x1ca>
 801b2e8:	2b11      	cmp	r3, #17
 801b2ea:	dc13      	bgt.n	801b314 <ip4_input+0x1e8>
 801b2ec:	2b01      	cmp	r3, #1
 801b2ee:	d00c      	beq.n	801b30a <ip4_input+0x1de>
 801b2f0:	2b06      	cmp	r3, #6
 801b2f2:	d005      	beq.n	801b300 <ip4_input+0x1d4>
 801b2f4:	e00e      	b.n	801b314 <ip4_input+0x1e8>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801b2f6:	6839      	ldr	r1, [r7, #0]
 801b2f8:	6878      	ldr	r0, [r7, #4]
 801b2fa:	f7fe f94d 	bl	8019598 <udp_input>
        break;
 801b2fe:	e029      	b.n	801b354 <ip4_input+0x228>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801b300:	6839      	ldr	r1, [r7, #0]
 801b302:	6878      	ldr	r0, [r7, #4]
 801b304:	f7f9 fd0c 	bl	8014d20 <tcp_input>
        break;
 801b308:	e024      	b.n	801b354 <ip4_input+0x228>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801b30a:	6839      	ldr	r1, [r7, #0]
 801b30c:	6878      	ldr	r0, [r7, #4]
 801b30e:	f7ff fce5 	bl	801acdc <icmp_input>
        break;
 801b312:	e01f      	b.n	801b354 <ip4_input+0x228>
        igmp_input(p, inp, ip4_current_dest_addr());
        break;
#endif /* LWIP_IGMP */
      default:
#if LWIP_RAW
        if (raw_status == RAW_INPUT_DELIVERED) {
 801b314:	7afb      	ldrb	r3, [r7, #11]
 801b316:	2b02      	cmp	r3, #2
 801b318:	d018      	beq.n	801b34c <ip4_input+0x220>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b31a:	4b1a      	ldr	r3, [pc, #104]	@ (801b384 <ip4_input+0x258>)
 801b31c:	695b      	ldr	r3, [r3, #20]
 801b31e:	6939      	ldr	r1, [r7, #16]
 801b320:	4618      	mov	r0, r3
 801b322:	f000 f90b 	bl	801b53c <ip4_addr_isbroadcast_u32>
 801b326:	4603      	mov	r3, r0
 801b328:	2b00      	cmp	r3, #0
 801b32a:	d10f      	bne.n	801b34c <ip4_input+0x220>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b32c:	4b15      	ldr	r3, [pc, #84]	@ (801b384 <ip4_input+0x258>)
 801b32e:	695b      	ldr	r3, [r3, #20]
 801b330:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b334:	2be0      	cmp	r3, #224	@ 0xe0
 801b336:	d009      	beq.n	801b34c <ip4_input+0x220>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801b338:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801b33c:	4619      	mov	r1, r3
 801b33e:	6878      	ldr	r0, [r7, #4]
 801b340:	f7f7 f8e1 	bl	8012506 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801b344:	2102      	movs	r1, #2
 801b346:	6878      	ldr	r0, [r7, #4]
 801b348:	f7ff fdcc 	bl	801aee4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801b34c:	6878      	ldr	r0, [r7, #4]
 801b34e:	f7f7 f91f 	bl	8012590 <pbuf_free>
        break;
 801b352:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801b354:	4b0b      	ldr	r3, [pc, #44]	@ (801b384 <ip4_input+0x258>)
 801b356:	2200      	movs	r2, #0
 801b358:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801b35a:	4b0a      	ldr	r3, [pc, #40]	@ (801b384 <ip4_input+0x258>)
 801b35c:	2200      	movs	r2, #0
 801b35e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801b360:	4b08      	ldr	r3, [pc, #32]	@ (801b384 <ip4_input+0x258>)
 801b362:	2200      	movs	r2, #0
 801b364:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801b366:	4b07      	ldr	r3, [pc, #28]	@ (801b384 <ip4_input+0x258>)
 801b368:	2200      	movs	r2, #0
 801b36a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801b36c:	4b05      	ldr	r3, [pc, #20]	@ (801b384 <ip4_input+0x258>)
 801b36e:	2200      	movs	r2, #0
 801b370:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801b372:	4b04      	ldr	r3, [pc, #16]	@ (801b384 <ip4_input+0x258>)
 801b374:	2200      	movs	r2, #0
 801b376:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801b378:	2300      	movs	r3, #0
}
 801b37a:	4618      	mov	r0, r3
 801b37c:	3718      	adds	r7, #24
 801b37e:	46bd      	mov	sp, r7
 801b380:	bd80      	pop	{r7, pc}
 801b382:	bf00      	nop
 801b384:	2000c1c4 	.word	0x2000c1c4
 801b388:	2000f330 	.word	0x2000f330

0801b38c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801b38c:	b580      	push	{r7, lr}
 801b38e:	b08a      	sub	sp, #40	@ 0x28
 801b390:	af04      	add	r7, sp, #16
 801b392:	60f8      	str	r0, [r7, #12]
 801b394:	60b9      	str	r1, [r7, #8]
 801b396:	607a      	str	r2, [r7, #4]
 801b398:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801b39a:	68bb      	ldr	r3, [r7, #8]
 801b39c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801b39e:	687b      	ldr	r3, [r7, #4]
 801b3a0:	2b00      	cmp	r3, #0
 801b3a2:	d009      	beq.n	801b3b8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801b3a4:	68bb      	ldr	r3, [r7, #8]
 801b3a6:	2b00      	cmp	r3, #0
 801b3a8:	d003      	beq.n	801b3b2 <ip4_output_if+0x26>
 801b3aa:	68bb      	ldr	r3, [r7, #8]
 801b3ac:	681b      	ldr	r3, [r3, #0]
 801b3ae:	2b00      	cmp	r3, #0
 801b3b0:	d102      	bne.n	801b3b8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801b3b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b3b4:	3304      	adds	r3, #4
 801b3b6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801b3b8:	78fa      	ldrb	r2, [r7, #3]
 801b3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b3bc:	9302      	str	r3, [sp, #8]
 801b3be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b3c2:	9301      	str	r3, [sp, #4]
 801b3c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b3c8:	9300      	str	r3, [sp, #0]
 801b3ca:	4613      	mov	r3, r2
 801b3cc:	687a      	ldr	r2, [r7, #4]
 801b3ce:	6979      	ldr	r1, [r7, #20]
 801b3d0:	68f8      	ldr	r0, [r7, #12]
 801b3d2:	f000 f805 	bl	801b3e0 <ip4_output_if_src>
 801b3d6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801b3d8:	4618      	mov	r0, r3
 801b3da:	3718      	adds	r7, #24
 801b3dc:	46bd      	mov	sp, r7
 801b3de:	bd80      	pop	{r7, pc}

0801b3e0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801b3e0:	b580      	push	{r7, lr}
 801b3e2:	b088      	sub	sp, #32
 801b3e4:	af00      	add	r7, sp, #0
 801b3e6:	60f8      	str	r0, [r7, #12]
 801b3e8:	60b9      	str	r1, [r7, #8]
 801b3ea:	607a      	str	r2, [r7, #4]
 801b3ec:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801b3ee:	68fb      	ldr	r3, [r7, #12]
 801b3f0:	7b9b      	ldrb	r3, [r3, #14]
 801b3f2:	2b01      	cmp	r3, #1
 801b3f4:	d006      	beq.n	801b404 <ip4_output_if_src+0x24>
 801b3f6:	4b4b      	ldr	r3, [pc, #300]	@ (801b524 <ip4_output_if_src+0x144>)
 801b3f8:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801b3fc:	494a      	ldr	r1, [pc, #296]	@ (801b528 <ip4_output_if_src+0x148>)
 801b3fe:	484b      	ldr	r0, [pc, #300]	@ (801b52c <ip4_output_if_src+0x14c>)
 801b400:	f002 fff8 	bl	801e3f4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801b404:	687b      	ldr	r3, [r7, #4]
 801b406:	2b00      	cmp	r3, #0
 801b408:	d060      	beq.n	801b4cc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801b40a:	2314      	movs	r3, #20
 801b40c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801b40e:	2114      	movs	r1, #20
 801b410:	68f8      	ldr	r0, [r7, #12]
 801b412:	f7f6 fff5 	bl	8012400 <pbuf_add_header>
 801b416:	4603      	mov	r3, r0
 801b418:	2b00      	cmp	r3, #0
 801b41a:	d002      	beq.n	801b422 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b41c:	f06f 0301 	mvn.w	r3, #1
 801b420:	e07c      	b.n	801b51c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801b422:	68fb      	ldr	r3, [r7, #12]
 801b424:	685b      	ldr	r3, [r3, #4]
 801b426:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801b428:	68fb      	ldr	r3, [r7, #12]
 801b42a:	895b      	ldrh	r3, [r3, #10]
 801b42c:	2b13      	cmp	r3, #19
 801b42e:	d806      	bhi.n	801b43e <ip4_output_if_src+0x5e>
 801b430:	4b3c      	ldr	r3, [pc, #240]	@ (801b524 <ip4_output_if_src+0x144>)
 801b432:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801b436:	493e      	ldr	r1, [pc, #248]	@ (801b530 <ip4_output_if_src+0x150>)
 801b438:	483c      	ldr	r0, [pc, #240]	@ (801b52c <ip4_output_if_src+0x14c>)
 801b43a:	f002 ffdb 	bl	801e3f4 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801b43e:	69fb      	ldr	r3, [r7, #28]
 801b440:	78fa      	ldrb	r2, [r7, #3]
 801b442:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801b444:	69fb      	ldr	r3, [r7, #28]
 801b446:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801b44a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801b44c:	687b      	ldr	r3, [r7, #4]
 801b44e:	681a      	ldr	r2, [r3, #0]
 801b450:	69fb      	ldr	r3, [r7, #28]
 801b452:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801b454:	8b7b      	ldrh	r3, [r7, #26]
 801b456:	089b      	lsrs	r3, r3, #2
 801b458:	b29b      	uxth	r3, r3
 801b45a:	b2db      	uxtb	r3, r3
 801b45c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b460:	b2da      	uxtb	r2, r3
 801b462:	69fb      	ldr	r3, [r7, #28]
 801b464:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801b466:	69fb      	ldr	r3, [r7, #28]
 801b468:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801b46c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801b46e:	68fb      	ldr	r3, [r7, #12]
 801b470:	891b      	ldrh	r3, [r3, #8]
 801b472:	4618      	mov	r0, r3
 801b474:	f7f5 fc30 	bl	8010cd8 <lwip_htons>
 801b478:	4603      	mov	r3, r0
 801b47a:	461a      	mov	r2, r3
 801b47c:	69fb      	ldr	r3, [r7, #28]
 801b47e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801b480:	69fb      	ldr	r3, [r7, #28]
 801b482:	2200      	movs	r2, #0
 801b484:	719a      	strb	r2, [r3, #6]
 801b486:	2200      	movs	r2, #0
 801b488:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801b48a:	4b2a      	ldr	r3, [pc, #168]	@ (801b534 <ip4_output_if_src+0x154>)
 801b48c:	881b      	ldrh	r3, [r3, #0]
 801b48e:	4618      	mov	r0, r3
 801b490:	f7f5 fc22 	bl	8010cd8 <lwip_htons>
 801b494:	4603      	mov	r3, r0
 801b496:	461a      	mov	r2, r3
 801b498:	69fb      	ldr	r3, [r7, #28]
 801b49a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801b49c:	4b25      	ldr	r3, [pc, #148]	@ (801b534 <ip4_output_if_src+0x154>)
 801b49e:	881b      	ldrh	r3, [r3, #0]
 801b4a0:	3301      	adds	r3, #1
 801b4a2:	b29a      	uxth	r2, r3
 801b4a4:	4b23      	ldr	r3, [pc, #140]	@ (801b534 <ip4_output_if_src+0x154>)
 801b4a6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801b4a8:	68bb      	ldr	r3, [r7, #8]
 801b4aa:	2b00      	cmp	r3, #0
 801b4ac:	d104      	bne.n	801b4b8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801b4ae:	4b22      	ldr	r3, [pc, #136]	@ (801b538 <ip4_output_if_src+0x158>)
 801b4b0:	681a      	ldr	r2, [r3, #0]
 801b4b2:	69fb      	ldr	r3, [r7, #28]
 801b4b4:	60da      	str	r2, [r3, #12]
 801b4b6:	e003      	b.n	801b4c0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801b4b8:	68bb      	ldr	r3, [r7, #8]
 801b4ba:	681a      	ldr	r2, [r3, #0]
 801b4bc:	69fb      	ldr	r3, [r7, #28]
 801b4be:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801b4c0:	69fb      	ldr	r3, [r7, #28]
 801b4c2:	2200      	movs	r2, #0
 801b4c4:	729a      	strb	r2, [r3, #10]
 801b4c6:	2200      	movs	r2, #0
 801b4c8:	72da      	strb	r2, [r3, #11]
 801b4ca:	e00f      	b.n	801b4ec <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801b4cc:	68fb      	ldr	r3, [r7, #12]
 801b4ce:	895b      	ldrh	r3, [r3, #10]
 801b4d0:	2b13      	cmp	r3, #19
 801b4d2:	d802      	bhi.n	801b4da <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b4d4:	f06f 0301 	mvn.w	r3, #1
 801b4d8:	e020      	b.n	801b51c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801b4da:	68fb      	ldr	r3, [r7, #12]
 801b4dc:	685b      	ldr	r3, [r3, #4]
 801b4de:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801b4e0:	69fb      	ldr	r3, [r7, #28]
 801b4e2:	691b      	ldr	r3, [r3, #16]
 801b4e4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801b4e6:	f107 0314 	add.w	r3, r7, #20
 801b4ea:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801b4ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b4ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801b4f0:	2b00      	cmp	r3, #0
 801b4f2:	d00c      	beq.n	801b50e <ip4_output_if_src+0x12e>
 801b4f4:	68fb      	ldr	r3, [r7, #12]
 801b4f6:	891a      	ldrh	r2, [r3, #8]
 801b4f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b4fa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801b4fc:	429a      	cmp	r2, r3
 801b4fe:	d906      	bls.n	801b50e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801b500:	687a      	ldr	r2, [r7, #4]
 801b502:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801b504:	68f8      	ldr	r0, [r7, #12]
 801b506:	f000 fd53 	bl	801bfb0 <ip4_frag>
 801b50a:	4603      	mov	r3, r0
 801b50c:	e006      	b.n	801b51c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801b50e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b510:	695b      	ldr	r3, [r3, #20]
 801b512:	687a      	ldr	r2, [r7, #4]
 801b514:	68f9      	ldr	r1, [r7, #12]
 801b516:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801b518:	4798      	blx	r3
 801b51a:	4603      	mov	r3, r0
}
 801b51c:	4618      	mov	r0, r3
 801b51e:	3720      	adds	r7, #32
 801b520:	46bd      	mov	sp, r7
 801b522:	bd80      	pop	{r7, pc}
 801b524:	080248d8 	.word	0x080248d8
 801b528:	0802490c 	.word	0x0802490c
 801b52c:	08024918 	.word	0x08024918
 801b530:	08024940 	.word	0x08024940
 801b534:	2000f492 	.word	0x2000f492
 801b538:	08024dc0 	.word	0x08024dc0

0801b53c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801b53c:	b480      	push	{r7}
 801b53e:	b085      	sub	sp, #20
 801b540:	af00      	add	r7, sp, #0
 801b542:	6078      	str	r0, [r7, #4]
 801b544:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801b546:	687b      	ldr	r3, [r7, #4]
 801b548:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801b54a:	687b      	ldr	r3, [r7, #4]
 801b54c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801b550:	d002      	beq.n	801b558 <ip4_addr_isbroadcast_u32+0x1c>
 801b552:	687b      	ldr	r3, [r7, #4]
 801b554:	2b00      	cmp	r3, #0
 801b556:	d101      	bne.n	801b55c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801b558:	2301      	movs	r3, #1
 801b55a:	e02a      	b.n	801b5b2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801b55c:	683b      	ldr	r3, [r7, #0]
 801b55e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801b562:	f003 0302 	and.w	r3, r3, #2
 801b566:	2b00      	cmp	r3, #0
 801b568:	d101      	bne.n	801b56e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801b56a:	2300      	movs	r3, #0
 801b56c:	e021      	b.n	801b5b2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801b56e:	683b      	ldr	r3, [r7, #0]
 801b570:	3304      	adds	r3, #4
 801b572:	681b      	ldr	r3, [r3, #0]
 801b574:	687a      	ldr	r2, [r7, #4]
 801b576:	429a      	cmp	r2, r3
 801b578:	d101      	bne.n	801b57e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801b57a:	2300      	movs	r3, #0
 801b57c:	e019      	b.n	801b5b2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801b57e:	68fa      	ldr	r2, [r7, #12]
 801b580:	683b      	ldr	r3, [r7, #0]
 801b582:	3304      	adds	r3, #4
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	405a      	eors	r2, r3
 801b588:	683b      	ldr	r3, [r7, #0]
 801b58a:	3308      	adds	r3, #8
 801b58c:	681b      	ldr	r3, [r3, #0]
 801b58e:	4013      	ands	r3, r2
 801b590:	2b00      	cmp	r3, #0
 801b592:	d10d      	bne.n	801b5b0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801b594:	683b      	ldr	r3, [r7, #0]
 801b596:	3308      	adds	r3, #8
 801b598:	681b      	ldr	r3, [r3, #0]
 801b59a:	43da      	mvns	r2, r3
 801b59c:	687b      	ldr	r3, [r7, #4]
 801b59e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801b5a0:	683b      	ldr	r3, [r7, #0]
 801b5a2:	3308      	adds	r3, #8
 801b5a4:	681b      	ldr	r3, [r3, #0]
 801b5a6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801b5a8:	429a      	cmp	r2, r3
 801b5aa:	d101      	bne.n	801b5b0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801b5ac:	2301      	movs	r3, #1
 801b5ae:	e000      	b.n	801b5b2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801b5b0:	2300      	movs	r3, #0
  }
}
 801b5b2:	4618      	mov	r0, r3
 801b5b4:	3714      	adds	r7, #20
 801b5b6:	46bd      	mov	sp, r7
 801b5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b5bc:	4770      	bx	lr
	...

0801b5c0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801b5c0:	b580      	push	{r7, lr}
 801b5c2:	b084      	sub	sp, #16
 801b5c4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801b5c6:	2300      	movs	r3, #0
 801b5c8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801b5ca:	4b12      	ldr	r3, [pc, #72]	@ (801b614 <ip_reass_tmr+0x54>)
 801b5cc:	681b      	ldr	r3, [r3, #0]
 801b5ce:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801b5d0:	e018      	b.n	801b604 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801b5d2:	68fb      	ldr	r3, [r7, #12]
 801b5d4:	7fdb      	ldrb	r3, [r3, #31]
 801b5d6:	2b00      	cmp	r3, #0
 801b5d8:	d00b      	beq.n	801b5f2 <ip_reass_tmr+0x32>
      r->timer--;
 801b5da:	68fb      	ldr	r3, [r7, #12]
 801b5dc:	7fdb      	ldrb	r3, [r3, #31]
 801b5de:	3b01      	subs	r3, #1
 801b5e0:	b2da      	uxtb	r2, r3
 801b5e2:	68fb      	ldr	r3, [r7, #12]
 801b5e4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801b5e6:	68fb      	ldr	r3, [r7, #12]
 801b5e8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801b5ea:	68fb      	ldr	r3, [r7, #12]
 801b5ec:	681b      	ldr	r3, [r3, #0]
 801b5ee:	60fb      	str	r3, [r7, #12]
 801b5f0:	e008      	b.n	801b604 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801b5f2:	68fb      	ldr	r3, [r7, #12]
 801b5f4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801b5f6:	68fb      	ldr	r3, [r7, #12]
 801b5f8:	681b      	ldr	r3, [r3, #0]
 801b5fa:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801b5fc:	68b9      	ldr	r1, [r7, #8]
 801b5fe:	6878      	ldr	r0, [r7, #4]
 801b600:	f000 f80a 	bl	801b618 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801b604:	68fb      	ldr	r3, [r7, #12]
 801b606:	2b00      	cmp	r3, #0
 801b608:	d1e3      	bne.n	801b5d2 <ip_reass_tmr+0x12>
    }
  }
}
 801b60a:	bf00      	nop
 801b60c:	bf00      	nop
 801b60e:	3710      	adds	r7, #16
 801b610:	46bd      	mov	sp, r7
 801b612:	bd80      	pop	{r7, pc}
 801b614:	2000f494 	.word	0x2000f494

0801b618 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b618:	b580      	push	{r7, lr}
 801b61a:	b088      	sub	sp, #32
 801b61c:	af00      	add	r7, sp, #0
 801b61e:	6078      	str	r0, [r7, #4]
 801b620:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801b622:	2300      	movs	r3, #0
 801b624:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801b626:	683a      	ldr	r2, [r7, #0]
 801b628:	687b      	ldr	r3, [r7, #4]
 801b62a:	429a      	cmp	r2, r3
 801b62c:	d105      	bne.n	801b63a <ip_reass_free_complete_datagram+0x22>
 801b62e:	4b45      	ldr	r3, [pc, #276]	@ (801b744 <ip_reass_free_complete_datagram+0x12c>)
 801b630:	22ab      	movs	r2, #171	@ 0xab
 801b632:	4945      	ldr	r1, [pc, #276]	@ (801b748 <ip_reass_free_complete_datagram+0x130>)
 801b634:	4845      	ldr	r0, [pc, #276]	@ (801b74c <ip_reass_free_complete_datagram+0x134>)
 801b636:	f002 fedd 	bl	801e3f4 <iprintf>
  if (prev != NULL) {
 801b63a:	683b      	ldr	r3, [r7, #0]
 801b63c:	2b00      	cmp	r3, #0
 801b63e:	d00a      	beq.n	801b656 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801b640:	683b      	ldr	r3, [r7, #0]
 801b642:	681b      	ldr	r3, [r3, #0]
 801b644:	687a      	ldr	r2, [r7, #4]
 801b646:	429a      	cmp	r2, r3
 801b648:	d005      	beq.n	801b656 <ip_reass_free_complete_datagram+0x3e>
 801b64a:	4b3e      	ldr	r3, [pc, #248]	@ (801b744 <ip_reass_free_complete_datagram+0x12c>)
 801b64c:	22ad      	movs	r2, #173	@ 0xad
 801b64e:	4940      	ldr	r1, [pc, #256]	@ (801b750 <ip_reass_free_complete_datagram+0x138>)
 801b650:	483e      	ldr	r0, [pc, #248]	@ (801b74c <ip_reass_free_complete_datagram+0x134>)
 801b652:	f002 fecf 	bl	801e3f4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801b656:	687b      	ldr	r3, [r7, #4]
 801b658:	685b      	ldr	r3, [r3, #4]
 801b65a:	685b      	ldr	r3, [r3, #4]
 801b65c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801b65e:	697b      	ldr	r3, [r7, #20]
 801b660:	889b      	ldrh	r3, [r3, #4]
 801b662:	b29b      	uxth	r3, r3
 801b664:	2b00      	cmp	r3, #0
 801b666:	d12a      	bne.n	801b6be <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801b668:	687b      	ldr	r3, [r7, #4]
 801b66a:	685b      	ldr	r3, [r3, #4]
 801b66c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801b66e:	697b      	ldr	r3, [r7, #20]
 801b670:	681a      	ldr	r2, [r3, #0]
 801b672:	687b      	ldr	r3, [r7, #4]
 801b674:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801b676:	69bb      	ldr	r3, [r7, #24]
 801b678:	6858      	ldr	r0, [r3, #4]
 801b67a:	687b      	ldr	r3, [r7, #4]
 801b67c:	3308      	adds	r3, #8
 801b67e:	2214      	movs	r2, #20
 801b680:	4619      	mov	r1, r3
 801b682:	f002 ffb3 	bl	801e5ec <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801b686:	2101      	movs	r1, #1
 801b688:	69b8      	ldr	r0, [r7, #24]
 801b68a:	f7ff fc3b 	bl	801af04 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801b68e:	69b8      	ldr	r0, [r7, #24]
 801b690:	f7f7 f80c 	bl	80126ac <pbuf_clen>
 801b694:	4603      	mov	r3, r0
 801b696:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b698:	8bfa      	ldrh	r2, [r7, #30]
 801b69a:	8a7b      	ldrh	r3, [r7, #18]
 801b69c:	4413      	add	r3, r2
 801b69e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b6a2:	db05      	blt.n	801b6b0 <ip_reass_free_complete_datagram+0x98>
 801b6a4:	4b27      	ldr	r3, [pc, #156]	@ (801b744 <ip_reass_free_complete_datagram+0x12c>)
 801b6a6:	22bc      	movs	r2, #188	@ 0xbc
 801b6a8:	492a      	ldr	r1, [pc, #168]	@ (801b754 <ip_reass_free_complete_datagram+0x13c>)
 801b6aa:	4828      	ldr	r0, [pc, #160]	@ (801b74c <ip_reass_free_complete_datagram+0x134>)
 801b6ac:	f002 fea2 	bl	801e3f4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801b6b0:	8bfa      	ldrh	r2, [r7, #30]
 801b6b2:	8a7b      	ldrh	r3, [r7, #18]
 801b6b4:	4413      	add	r3, r2
 801b6b6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801b6b8:	69b8      	ldr	r0, [r7, #24]
 801b6ba:	f7f6 ff69 	bl	8012590 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801b6be:	687b      	ldr	r3, [r7, #4]
 801b6c0:	685b      	ldr	r3, [r3, #4]
 801b6c2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801b6c4:	e01f      	b.n	801b706 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801b6c6:	69bb      	ldr	r3, [r7, #24]
 801b6c8:	685b      	ldr	r3, [r3, #4]
 801b6ca:	617b      	str	r3, [r7, #20]
    pcur = p;
 801b6cc:	69bb      	ldr	r3, [r7, #24]
 801b6ce:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801b6d0:	697b      	ldr	r3, [r7, #20]
 801b6d2:	681b      	ldr	r3, [r3, #0]
 801b6d4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801b6d6:	68f8      	ldr	r0, [r7, #12]
 801b6d8:	f7f6 ffe8 	bl	80126ac <pbuf_clen>
 801b6dc:	4603      	mov	r3, r0
 801b6de:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b6e0:	8bfa      	ldrh	r2, [r7, #30]
 801b6e2:	8a7b      	ldrh	r3, [r7, #18]
 801b6e4:	4413      	add	r3, r2
 801b6e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b6ea:	db05      	blt.n	801b6f8 <ip_reass_free_complete_datagram+0xe0>
 801b6ec:	4b15      	ldr	r3, [pc, #84]	@ (801b744 <ip_reass_free_complete_datagram+0x12c>)
 801b6ee:	22cc      	movs	r2, #204	@ 0xcc
 801b6f0:	4918      	ldr	r1, [pc, #96]	@ (801b754 <ip_reass_free_complete_datagram+0x13c>)
 801b6f2:	4816      	ldr	r0, [pc, #88]	@ (801b74c <ip_reass_free_complete_datagram+0x134>)
 801b6f4:	f002 fe7e 	bl	801e3f4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801b6f8:	8bfa      	ldrh	r2, [r7, #30]
 801b6fa:	8a7b      	ldrh	r3, [r7, #18]
 801b6fc:	4413      	add	r3, r2
 801b6fe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801b700:	68f8      	ldr	r0, [r7, #12]
 801b702:	f7f6 ff45 	bl	8012590 <pbuf_free>
  while (p != NULL) {
 801b706:	69bb      	ldr	r3, [r7, #24]
 801b708:	2b00      	cmp	r3, #0
 801b70a:	d1dc      	bne.n	801b6c6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801b70c:	6839      	ldr	r1, [r7, #0]
 801b70e:	6878      	ldr	r0, [r7, #4]
 801b710:	f000 f8c2 	bl	801b898 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801b714:	4b10      	ldr	r3, [pc, #64]	@ (801b758 <ip_reass_free_complete_datagram+0x140>)
 801b716:	881b      	ldrh	r3, [r3, #0]
 801b718:	8bfa      	ldrh	r2, [r7, #30]
 801b71a:	429a      	cmp	r2, r3
 801b71c:	d905      	bls.n	801b72a <ip_reass_free_complete_datagram+0x112>
 801b71e:	4b09      	ldr	r3, [pc, #36]	@ (801b744 <ip_reass_free_complete_datagram+0x12c>)
 801b720:	22d2      	movs	r2, #210	@ 0xd2
 801b722:	490e      	ldr	r1, [pc, #56]	@ (801b75c <ip_reass_free_complete_datagram+0x144>)
 801b724:	4809      	ldr	r0, [pc, #36]	@ (801b74c <ip_reass_free_complete_datagram+0x134>)
 801b726:	f002 fe65 	bl	801e3f4 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801b72a:	4b0b      	ldr	r3, [pc, #44]	@ (801b758 <ip_reass_free_complete_datagram+0x140>)
 801b72c:	881a      	ldrh	r2, [r3, #0]
 801b72e:	8bfb      	ldrh	r3, [r7, #30]
 801b730:	1ad3      	subs	r3, r2, r3
 801b732:	b29a      	uxth	r2, r3
 801b734:	4b08      	ldr	r3, [pc, #32]	@ (801b758 <ip_reass_free_complete_datagram+0x140>)
 801b736:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801b738:	8bfb      	ldrh	r3, [r7, #30]
}
 801b73a:	4618      	mov	r0, r3
 801b73c:	3720      	adds	r7, #32
 801b73e:	46bd      	mov	sp, r7
 801b740:	bd80      	pop	{r7, pc}
 801b742:	bf00      	nop
 801b744:	08024970 	.word	0x08024970
 801b748:	080249ac 	.word	0x080249ac
 801b74c:	080249b8 	.word	0x080249b8
 801b750:	080249e0 	.word	0x080249e0
 801b754:	080249f4 	.word	0x080249f4
 801b758:	2000f498 	.word	0x2000f498
 801b75c:	08024a14 	.word	0x08024a14

0801b760 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801b760:	b580      	push	{r7, lr}
 801b762:	b08a      	sub	sp, #40	@ 0x28
 801b764:	af00      	add	r7, sp, #0
 801b766:	6078      	str	r0, [r7, #4]
 801b768:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801b76a:	2300      	movs	r3, #0
 801b76c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801b76e:	2300      	movs	r3, #0
 801b770:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801b772:	2300      	movs	r3, #0
 801b774:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801b776:	2300      	movs	r3, #0
 801b778:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801b77a:	2300      	movs	r3, #0
 801b77c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801b77e:	4b28      	ldr	r3, [pc, #160]	@ (801b820 <ip_reass_remove_oldest_datagram+0xc0>)
 801b780:	681b      	ldr	r3, [r3, #0]
 801b782:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801b784:	e030      	b.n	801b7e8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801b786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b788:	695a      	ldr	r2, [r3, #20]
 801b78a:	687b      	ldr	r3, [r7, #4]
 801b78c:	68db      	ldr	r3, [r3, #12]
 801b78e:	429a      	cmp	r2, r3
 801b790:	d10c      	bne.n	801b7ac <ip_reass_remove_oldest_datagram+0x4c>
 801b792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b794:	699a      	ldr	r2, [r3, #24]
 801b796:	687b      	ldr	r3, [r7, #4]
 801b798:	691b      	ldr	r3, [r3, #16]
 801b79a:	429a      	cmp	r2, r3
 801b79c:	d106      	bne.n	801b7ac <ip_reass_remove_oldest_datagram+0x4c>
 801b79e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7a0:	899a      	ldrh	r2, [r3, #12]
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	889b      	ldrh	r3, [r3, #4]
 801b7a6:	b29b      	uxth	r3, r3
 801b7a8:	429a      	cmp	r2, r3
 801b7aa:	d014      	beq.n	801b7d6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801b7ac:	693b      	ldr	r3, [r7, #16]
 801b7ae:	3301      	adds	r3, #1
 801b7b0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801b7b2:	6a3b      	ldr	r3, [r7, #32]
 801b7b4:	2b00      	cmp	r3, #0
 801b7b6:	d104      	bne.n	801b7c2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801b7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7ba:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b7bc:	69fb      	ldr	r3, [r7, #28]
 801b7be:	61bb      	str	r3, [r7, #24]
 801b7c0:	e009      	b.n	801b7d6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801b7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7c4:	7fda      	ldrb	r2, [r3, #31]
 801b7c6:	6a3b      	ldr	r3, [r7, #32]
 801b7c8:	7fdb      	ldrb	r3, [r3, #31]
 801b7ca:	429a      	cmp	r2, r3
 801b7cc:	d803      	bhi.n	801b7d6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801b7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7d0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b7d2:	69fb      	ldr	r3, [r7, #28]
 801b7d4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801b7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7d8:	681b      	ldr	r3, [r3, #0]
 801b7da:	2b00      	cmp	r3, #0
 801b7dc:	d001      	beq.n	801b7e2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801b7de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7e0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801b7e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7e4:	681b      	ldr	r3, [r3, #0]
 801b7e6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801b7e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7ea:	2b00      	cmp	r3, #0
 801b7ec:	d1cb      	bne.n	801b786 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801b7ee:	6a3b      	ldr	r3, [r7, #32]
 801b7f0:	2b00      	cmp	r3, #0
 801b7f2:	d008      	beq.n	801b806 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801b7f4:	69b9      	ldr	r1, [r7, #24]
 801b7f6:	6a38      	ldr	r0, [r7, #32]
 801b7f8:	f7ff ff0e 	bl	801b618 <ip_reass_free_complete_datagram>
 801b7fc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801b7fe:	697a      	ldr	r2, [r7, #20]
 801b800:	68fb      	ldr	r3, [r7, #12]
 801b802:	4413      	add	r3, r2
 801b804:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801b806:	697a      	ldr	r2, [r7, #20]
 801b808:	683b      	ldr	r3, [r7, #0]
 801b80a:	429a      	cmp	r2, r3
 801b80c:	da02      	bge.n	801b814 <ip_reass_remove_oldest_datagram+0xb4>
 801b80e:	693b      	ldr	r3, [r7, #16]
 801b810:	2b01      	cmp	r3, #1
 801b812:	dcac      	bgt.n	801b76e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801b814:	697b      	ldr	r3, [r7, #20]
}
 801b816:	4618      	mov	r0, r3
 801b818:	3728      	adds	r7, #40	@ 0x28
 801b81a:	46bd      	mov	sp, r7
 801b81c:	bd80      	pop	{r7, pc}
 801b81e:	bf00      	nop
 801b820:	2000f494 	.word	0x2000f494

0801b824 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801b824:	b580      	push	{r7, lr}
 801b826:	b084      	sub	sp, #16
 801b828:	af00      	add	r7, sp, #0
 801b82a:	6078      	str	r0, [r7, #4]
 801b82c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b82e:	2005      	movs	r0, #5
 801b830:	f7f5 ff26 	bl	8011680 <memp_malloc>
 801b834:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801b836:	68fb      	ldr	r3, [r7, #12]
 801b838:	2b00      	cmp	r3, #0
 801b83a:	d110      	bne.n	801b85e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801b83c:	6839      	ldr	r1, [r7, #0]
 801b83e:	6878      	ldr	r0, [r7, #4]
 801b840:	f7ff ff8e 	bl	801b760 <ip_reass_remove_oldest_datagram>
 801b844:	4602      	mov	r2, r0
 801b846:	683b      	ldr	r3, [r7, #0]
 801b848:	4293      	cmp	r3, r2
 801b84a:	dc03      	bgt.n	801b854 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b84c:	2005      	movs	r0, #5
 801b84e:	f7f5 ff17 	bl	8011680 <memp_malloc>
 801b852:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801b854:	68fb      	ldr	r3, [r7, #12]
 801b856:	2b00      	cmp	r3, #0
 801b858:	d101      	bne.n	801b85e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801b85a:	2300      	movs	r3, #0
 801b85c:	e016      	b.n	801b88c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801b85e:	2220      	movs	r2, #32
 801b860:	2100      	movs	r1, #0
 801b862:	68f8      	ldr	r0, [r7, #12]
 801b864:	f002 fe02 	bl	801e46c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801b868:	68fb      	ldr	r3, [r7, #12]
 801b86a:	220f      	movs	r2, #15
 801b86c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801b86e:	4b09      	ldr	r3, [pc, #36]	@ (801b894 <ip_reass_enqueue_new_datagram+0x70>)
 801b870:	681a      	ldr	r2, [r3, #0]
 801b872:	68fb      	ldr	r3, [r7, #12]
 801b874:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801b876:	4a07      	ldr	r2, [pc, #28]	@ (801b894 <ip_reass_enqueue_new_datagram+0x70>)
 801b878:	68fb      	ldr	r3, [r7, #12]
 801b87a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801b87c:	68fb      	ldr	r3, [r7, #12]
 801b87e:	3308      	adds	r3, #8
 801b880:	2214      	movs	r2, #20
 801b882:	6879      	ldr	r1, [r7, #4]
 801b884:	4618      	mov	r0, r3
 801b886:	f002 feb1 	bl	801e5ec <memcpy>
  return ipr;
 801b88a:	68fb      	ldr	r3, [r7, #12]
}
 801b88c:	4618      	mov	r0, r3
 801b88e:	3710      	adds	r7, #16
 801b890:	46bd      	mov	sp, r7
 801b892:	bd80      	pop	{r7, pc}
 801b894:	2000f494 	.word	0x2000f494

0801b898 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b898:	b580      	push	{r7, lr}
 801b89a:	b082      	sub	sp, #8
 801b89c:	af00      	add	r7, sp, #0
 801b89e:	6078      	str	r0, [r7, #4]
 801b8a0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801b8a2:	4b10      	ldr	r3, [pc, #64]	@ (801b8e4 <ip_reass_dequeue_datagram+0x4c>)
 801b8a4:	681b      	ldr	r3, [r3, #0]
 801b8a6:	687a      	ldr	r2, [r7, #4]
 801b8a8:	429a      	cmp	r2, r3
 801b8aa:	d104      	bne.n	801b8b6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801b8ac:	687b      	ldr	r3, [r7, #4]
 801b8ae:	681b      	ldr	r3, [r3, #0]
 801b8b0:	4a0c      	ldr	r2, [pc, #48]	@ (801b8e4 <ip_reass_dequeue_datagram+0x4c>)
 801b8b2:	6013      	str	r3, [r2, #0]
 801b8b4:	e00d      	b.n	801b8d2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801b8b6:	683b      	ldr	r3, [r7, #0]
 801b8b8:	2b00      	cmp	r3, #0
 801b8ba:	d106      	bne.n	801b8ca <ip_reass_dequeue_datagram+0x32>
 801b8bc:	4b0a      	ldr	r3, [pc, #40]	@ (801b8e8 <ip_reass_dequeue_datagram+0x50>)
 801b8be:	f240 1245 	movw	r2, #325	@ 0x145
 801b8c2:	490a      	ldr	r1, [pc, #40]	@ (801b8ec <ip_reass_dequeue_datagram+0x54>)
 801b8c4:	480a      	ldr	r0, [pc, #40]	@ (801b8f0 <ip_reass_dequeue_datagram+0x58>)
 801b8c6:	f002 fd95 	bl	801e3f4 <iprintf>
    prev->next = ipr->next;
 801b8ca:	687b      	ldr	r3, [r7, #4]
 801b8cc:	681a      	ldr	r2, [r3, #0]
 801b8ce:	683b      	ldr	r3, [r7, #0]
 801b8d0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801b8d2:	6879      	ldr	r1, [r7, #4]
 801b8d4:	2005      	movs	r0, #5
 801b8d6:	f7f5 ff49 	bl	801176c <memp_free>
}
 801b8da:	bf00      	nop
 801b8dc:	3708      	adds	r7, #8
 801b8de:	46bd      	mov	sp, r7
 801b8e0:	bd80      	pop	{r7, pc}
 801b8e2:	bf00      	nop
 801b8e4:	2000f494 	.word	0x2000f494
 801b8e8:	08024970 	.word	0x08024970
 801b8ec:	08024a38 	.word	0x08024a38
 801b8f0:	080249b8 	.word	0x080249b8

0801b8f4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801b8f4:	b580      	push	{r7, lr}
 801b8f6:	b08c      	sub	sp, #48	@ 0x30
 801b8f8:	af00      	add	r7, sp, #0
 801b8fa:	60f8      	str	r0, [r7, #12]
 801b8fc:	60b9      	str	r1, [r7, #8]
 801b8fe:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801b900:	2300      	movs	r3, #0
 801b902:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801b904:	2301      	movs	r3, #1
 801b906:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801b908:	68bb      	ldr	r3, [r7, #8]
 801b90a:	685b      	ldr	r3, [r3, #4]
 801b90c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801b90e:	69fb      	ldr	r3, [r7, #28]
 801b910:	885b      	ldrh	r3, [r3, #2]
 801b912:	b29b      	uxth	r3, r3
 801b914:	4618      	mov	r0, r3
 801b916:	f7f5 f9df 	bl	8010cd8 <lwip_htons>
 801b91a:	4603      	mov	r3, r0
 801b91c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801b91e:	69fb      	ldr	r3, [r7, #28]
 801b920:	781b      	ldrb	r3, [r3, #0]
 801b922:	f003 030f 	and.w	r3, r3, #15
 801b926:	b2db      	uxtb	r3, r3
 801b928:	009b      	lsls	r3, r3, #2
 801b92a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801b92c:	7e7b      	ldrb	r3, [r7, #25]
 801b92e:	b29b      	uxth	r3, r3
 801b930:	8b7a      	ldrh	r2, [r7, #26]
 801b932:	429a      	cmp	r2, r3
 801b934:	d202      	bcs.n	801b93c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b936:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b93a:	e135      	b.n	801bba8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801b93c:	7e7b      	ldrb	r3, [r7, #25]
 801b93e:	b29b      	uxth	r3, r3
 801b940:	8b7a      	ldrh	r2, [r7, #26]
 801b942:	1ad3      	subs	r3, r2, r3
 801b944:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801b946:	69fb      	ldr	r3, [r7, #28]
 801b948:	88db      	ldrh	r3, [r3, #6]
 801b94a:	b29b      	uxth	r3, r3
 801b94c:	4618      	mov	r0, r3
 801b94e:	f7f5 f9c3 	bl	8010cd8 <lwip_htons>
 801b952:	4603      	mov	r3, r0
 801b954:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b958:	b29b      	uxth	r3, r3
 801b95a:	00db      	lsls	r3, r3, #3
 801b95c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801b95e:	68bb      	ldr	r3, [r7, #8]
 801b960:	685b      	ldr	r3, [r3, #4]
 801b962:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801b964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b966:	2200      	movs	r2, #0
 801b968:	701a      	strb	r2, [r3, #0]
 801b96a:	2200      	movs	r2, #0
 801b96c:	705a      	strb	r2, [r3, #1]
 801b96e:	2200      	movs	r2, #0
 801b970:	709a      	strb	r2, [r3, #2]
 801b972:	2200      	movs	r2, #0
 801b974:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801b976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b978:	8afa      	ldrh	r2, [r7, #22]
 801b97a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801b97c:	8afa      	ldrh	r2, [r7, #22]
 801b97e:	8b7b      	ldrh	r3, [r7, #26]
 801b980:	4413      	add	r3, r2
 801b982:	b29a      	uxth	r2, r3
 801b984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b986:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801b988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b98a:	88db      	ldrh	r3, [r3, #6]
 801b98c:	b29b      	uxth	r3, r3
 801b98e:	8afa      	ldrh	r2, [r7, #22]
 801b990:	429a      	cmp	r2, r3
 801b992:	d902      	bls.n	801b99a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b994:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b998:	e106      	b.n	801bba8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801b99a:	68fb      	ldr	r3, [r7, #12]
 801b99c:	685b      	ldr	r3, [r3, #4]
 801b99e:	627b      	str	r3, [r7, #36]	@ 0x24
 801b9a0:	e068      	b.n	801ba74 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801b9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b9a4:	685b      	ldr	r3, [r3, #4]
 801b9a6:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801b9a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9aa:	889b      	ldrh	r3, [r3, #4]
 801b9ac:	b29a      	uxth	r2, r3
 801b9ae:	693b      	ldr	r3, [r7, #16]
 801b9b0:	889b      	ldrh	r3, [r3, #4]
 801b9b2:	b29b      	uxth	r3, r3
 801b9b4:	429a      	cmp	r2, r3
 801b9b6:	d235      	bcs.n	801ba24 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801b9b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b9bc:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801b9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9c0:	2b00      	cmp	r3, #0
 801b9c2:	d020      	beq.n	801ba06 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801b9c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9c6:	889b      	ldrh	r3, [r3, #4]
 801b9c8:	b29a      	uxth	r2, r3
 801b9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9cc:	88db      	ldrh	r3, [r3, #6]
 801b9ce:	b29b      	uxth	r3, r3
 801b9d0:	429a      	cmp	r2, r3
 801b9d2:	d307      	bcc.n	801b9e4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801b9d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9d6:	88db      	ldrh	r3, [r3, #6]
 801b9d8:	b29a      	uxth	r2, r3
 801b9da:	693b      	ldr	r3, [r7, #16]
 801b9dc:	889b      	ldrh	r3, [r3, #4]
 801b9de:	b29b      	uxth	r3, r3
 801b9e0:	429a      	cmp	r2, r3
 801b9e2:	d902      	bls.n	801b9ea <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b9e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b9e8:	e0de      	b.n	801bba8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801b9ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9ec:	68ba      	ldr	r2, [r7, #8]
 801b9ee:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801b9f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9f2:	88db      	ldrh	r3, [r3, #6]
 801b9f4:	b29a      	uxth	r2, r3
 801b9f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9f8:	889b      	ldrh	r3, [r3, #4]
 801b9fa:	b29b      	uxth	r3, r3
 801b9fc:	429a      	cmp	r2, r3
 801b9fe:	d03d      	beq.n	801ba7c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ba00:	2300      	movs	r3, #0
 801ba02:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801ba04:	e03a      	b.n	801ba7c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801ba06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba08:	88db      	ldrh	r3, [r3, #6]
 801ba0a:	b29a      	uxth	r2, r3
 801ba0c:	693b      	ldr	r3, [r7, #16]
 801ba0e:	889b      	ldrh	r3, [r3, #4]
 801ba10:	b29b      	uxth	r3, r3
 801ba12:	429a      	cmp	r2, r3
 801ba14:	d902      	bls.n	801ba1c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ba16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801ba1a:	e0c5      	b.n	801bba8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801ba1c:	68fb      	ldr	r3, [r7, #12]
 801ba1e:	68ba      	ldr	r2, [r7, #8]
 801ba20:	605a      	str	r2, [r3, #4]
      break;
 801ba22:	e02b      	b.n	801ba7c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801ba24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba26:	889b      	ldrh	r3, [r3, #4]
 801ba28:	b29a      	uxth	r2, r3
 801ba2a:	693b      	ldr	r3, [r7, #16]
 801ba2c:	889b      	ldrh	r3, [r3, #4]
 801ba2e:	b29b      	uxth	r3, r3
 801ba30:	429a      	cmp	r2, r3
 801ba32:	d102      	bne.n	801ba3a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ba34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801ba38:	e0b6      	b.n	801bba8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801ba3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba3c:	889b      	ldrh	r3, [r3, #4]
 801ba3e:	b29a      	uxth	r2, r3
 801ba40:	693b      	ldr	r3, [r7, #16]
 801ba42:	88db      	ldrh	r3, [r3, #6]
 801ba44:	b29b      	uxth	r3, r3
 801ba46:	429a      	cmp	r2, r3
 801ba48:	d202      	bcs.n	801ba50 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ba4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801ba4e:	e0ab      	b.n	801bba8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801ba50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba52:	2b00      	cmp	r3, #0
 801ba54:	d009      	beq.n	801ba6a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801ba56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba58:	88db      	ldrh	r3, [r3, #6]
 801ba5a:	b29a      	uxth	r2, r3
 801ba5c:	693b      	ldr	r3, [r7, #16]
 801ba5e:	889b      	ldrh	r3, [r3, #4]
 801ba60:	b29b      	uxth	r3, r3
 801ba62:	429a      	cmp	r2, r3
 801ba64:	d001      	beq.n	801ba6a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ba66:	2300      	movs	r3, #0
 801ba68:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801ba6a:	693b      	ldr	r3, [r7, #16]
 801ba6c:	681b      	ldr	r3, [r3, #0]
 801ba6e:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801ba70:	693b      	ldr	r3, [r7, #16]
 801ba72:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801ba74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba76:	2b00      	cmp	r3, #0
 801ba78:	d193      	bne.n	801b9a2 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801ba7a:	e000      	b.n	801ba7e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801ba7c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801ba7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ba80:	2b00      	cmp	r3, #0
 801ba82:	d12d      	bne.n	801bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801ba84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba86:	2b00      	cmp	r3, #0
 801ba88:	d01c      	beq.n	801bac4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801ba8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba8c:	88db      	ldrh	r3, [r3, #6]
 801ba8e:	b29a      	uxth	r2, r3
 801ba90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba92:	889b      	ldrh	r3, [r3, #4]
 801ba94:	b29b      	uxth	r3, r3
 801ba96:	429a      	cmp	r2, r3
 801ba98:	d906      	bls.n	801baa8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801ba9a:	4b45      	ldr	r3, [pc, #276]	@ (801bbb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ba9c:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801baa0:	4944      	ldr	r1, [pc, #272]	@ (801bbb4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801baa2:	4845      	ldr	r0, [pc, #276]	@ (801bbb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801baa4:	f002 fca6 	bl	801e3f4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801baa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801baaa:	68ba      	ldr	r2, [r7, #8]
 801baac:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801baae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bab0:	88db      	ldrh	r3, [r3, #6]
 801bab2:	b29a      	uxth	r2, r3
 801bab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bab6:	889b      	ldrh	r3, [r3, #4]
 801bab8:	b29b      	uxth	r3, r3
 801baba:	429a      	cmp	r2, r3
 801babc:	d010      	beq.n	801bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801babe:	2300      	movs	r3, #0
 801bac0:	623b      	str	r3, [r7, #32]
 801bac2:	e00d      	b.n	801bae0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801bac4:	68fb      	ldr	r3, [r7, #12]
 801bac6:	685b      	ldr	r3, [r3, #4]
 801bac8:	2b00      	cmp	r3, #0
 801baca:	d006      	beq.n	801bada <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801bacc:	4b38      	ldr	r3, [pc, #224]	@ (801bbb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bace:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801bad2:	493a      	ldr	r1, [pc, #232]	@ (801bbbc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801bad4:	4838      	ldr	r0, [pc, #224]	@ (801bbb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bad6:	f002 fc8d 	bl	801e3f4 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801bada:	68fb      	ldr	r3, [r7, #12]
 801badc:	68ba      	ldr	r2, [r7, #8]
 801bade:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801bae0:	687b      	ldr	r3, [r7, #4]
 801bae2:	2b00      	cmp	r3, #0
 801bae4:	d105      	bne.n	801baf2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801bae6:	68fb      	ldr	r3, [r7, #12]
 801bae8:	7f9b      	ldrb	r3, [r3, #30]
 801baea:	f003 0301 	and.w	r3, r3, #1
 801baee:	2b00      	cmp	r3, #0
 801baf0:	d059      	beq.n	801bba6 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801baf2:	6a3b      	ldr	r3, [r7, #32]
 801baf4:	2b00      	cmp	r3, #0
 801baf6:	d04f      	beq.n	801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801baf8:	68fb      	ldr	r3, [r7, #12]
 801bafa:	685b      	ldr	r3, [r3, #4]
 801bafc:	2b00      	cmp	r3, #0
 801bafe:	d006      	beq.n	801bb0e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801bb00:	68fb      	ldr	r3, [r7, #12]
 801bb02:	685b      	ldr	r3, [r3, #4]
 801bb04:	685b      	ldr	r3, [r3, #4]
 801bb06:	889b      	ldrh	r3, [r3, #4]
 801bb08:	b29b      	uxth	r3, r3
 801bb0a:	2b00      	cmp	r3, #0
 801bb0c:	d002      	beq.n	801bb14 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801bb0e:	2300      	movs	r3, #0
 801bb10:	623b      	str	r3, [r7, #32]
 801bb12:	e041      	b.n	801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801bb14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb16:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801bb18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb1a:	681b      	ldr	r3, [r3, #0]
 801bb1c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801bb1e:	e012      	b.n	801bb46 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801bb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb22:	685b      	ldr	r3, [r3, #4]
 801bb24:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801bb26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bb28:	88db      	ldrh	r3, [r3, #6]
 801bb2a:	b29a      	uxth	r2, r3
 801bb2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb2e:	889b      	ldrh	r3, [r3, #4]
 801bb30:	b29b      	uxth	r3, r3
 801bb32:	429a      	cmp	r2, r3
 801bb34:	d002      	beq.n	801bb3c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801bb36:	2300      	movs	r3, #0
 801bb38:	623b      	str	r3, [r7, #32]
            break;
 801bb3a:	e007      	b.n	801bb4c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801bb3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb3e:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801bb40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb42:	681b      	ldr	r3, [r3, #0]
 801bb44:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801bb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb48:	2b00      	cmp	r3, #0
 801bb4a:	d1e9      	bne.n	801bb20 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801bb4c:	6a3b      	ldr	r3, [r7, #32]
 801bb4e:	2b00      	cmp	r3, #0
 801bb50:	d022      	beq.n	801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801bb52:	68fb      	ldr	r3, [r7, #12]
 801bb54:	685b      	ldr	r3, [r3, #4]
 801bb56:	2b00      	cmp	r3, #0
 801bb58:	d106      	bne.n	801bb68 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801bb5a:	4b15      	ldr	r3, [pc, #84]	@ (801bbb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bb5c:	f240 12df 	movw	r2, #479	@ 0x1df
 801bb60:	4917      	ldr	r1, [pc, #92]	@ (801bbc0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801bb62:	4815      	ldr	r0, [pc, #84]	@ (801bbb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bb64:	f002 fc46 	bl	801e3f4 <iprintf>
          LWIP_ASSERT("sanity check",
 801bb68:	68fb      	ldr	r3, [r7, #12]
 801bb6a:	685b      	ldr	r3, [r3, #4]
 801bb6c:	685b      	ldr	r3, [r3, #4]
 801bb6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801bb70:	429a      	cmp	r2, r3
 801bb72:	d106      	bne.n	801bb82 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801bb74:	4b0e      	ldr	r3, [pc, #56]	@ (801bbb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bb76:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801bb7a:	4911      	ldr	r1, [pc, #68]	@ (801bbc0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801bb7c:	480e      	ldr	r0, [pc, #56]	@ (801bbb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bb7e:	f002 fc39 	bl	801e3f4 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801bb82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb84:	681b      	ldr	r3, [r3, #0]
 801bb86:	2b00      	cmp	r3, #0
 801bb88:	d006      	beq.n	801bb98 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801bb8a:	4b09      	ldr	r3, [pc, #36]	@ (801bbb0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bb8c:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801bb90:	490c      	ldr	r1, [pc, #48]	@ (801bbc4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801bb92:	4809      	ldr	r0, [pc, #36]	@ (801bbb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bb94:	f002 fc2e 	bl	801e3f4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801bb98:	6a3b      	ldr	r3, [r7, #32]
 801bb9a:	2b00      	cmp	r3, #0
 801bb9c:	bf14      	ite	ne
 801bb9e:	2301      	movne	r3, #1
 801bba0:	2300      	moveq	r3, #0
 801bba2:	b2db      	uxtb	r3, r3
 801bba4:	e000      	b.n	801bba8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801bba6:	2300      	movs	r3, #0
}
 801bba8:	4618      	mov	r0, r3
 801bbaa:	3730      	adds	r7, #48	@ 0x30
 801bbac:	46bd      	mov	sp, r7
 801bbae:	bd80      	pop	{r7, pc}
 801bbb0:	08024970 	.word	0x08024970
 801bbb4:	08024a54 	.word	0x08024a54
 801bbb8:	080249b8 	.word	0x080249b8
 801bbbc:	08024a74 	.word	0x08024a74
 801bbc0:	08024aac 	.word	0x08024aac
 801bbc4:	08024abc 	.word	0x08024abc

0801bbc8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801bbc8:	b580      	push	{r7, lr}
 801bbca:	b08e      	sub	sp, #56	@ 0x38
 801bbcc:	af00      	add	r7, sp, #0
 801bbce:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801bbd0:	687b      	ldr	r3, [r7, #4]
 801bbd2:	685b      	ldr	r3, [r3, #4]
 801bbd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801bbd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bbd8:	781b      	ldrb	r3, [r3, #0]
 801bbda:	f003 030f 	and.w	r3, r3, #15
 801bbde:	b2db      	uxtb	r3, r3
 801bbe0:	009b      	lsls	r3, r3, #2
 801bbe2:	b2db      	uxtb	r3, r3
 801bbe4:	2b14      	cmp	r3, #20
 801bbe6:	f040 8171 	bne.w	801becc <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801bbea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bbec:	88db      	ldrh	r3, [r3, #6]
 801bbee:	b29b      	uxth	r3, r3
 801bbf0:	4618      	mov	r0, r3
 801bbf2:	f7f5 f871 	bl	8010cd8 <lwip_htons>
 801bbf6:	4603      	mov	r3, r0
 801bbf8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bbfc:	b29b      	uxth	r3, r3
 801bbfe:	00db      	lsls	r3, r3, #3
 801bc00:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801bc02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc04:	885b      	ldrh	r3, [r3, #2]
 801bc06:	b29b      	uxth	r3, r3
 801bc08:	4618      	mov	r0, r3
 801bc0a:	f7f5 f865 	bl	8010cd8 <lwip_htons>
 801bc0e:	4603      	mov	r3, r0
 801bc10:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801bc12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc14:	781b      	ldrb	r3, [r3, #0]
 801bc16:	f003 030f 	and.w	r3, r3, #15
 801bc1a:	b2db      	uxtb	r3, r3
 801bc1c:	009b      	lsls	r3, r3, #2
 801bc1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801bc22:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801bc26:	b29b      	uxth	r3, r3
 801bc28:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801bc2a:	429a      	cmp	r2, r3
 801bc2c:	f0c0 8150 	bcc.w	801bed0 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801bc30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801bc34:	b29b      	uxth	r3, r3
 801bc36:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801bc38:	1ad3      	subs	r3, r2, r3
 801bc3a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801bc3c:	6878      	ldr	r0, [r7, #4]
 801bc3e:	f7f6 fd35 	bl	80126ac <pbuf_clen>
 801bc42:	4603      	mov	r3, r0
 801bc44:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801bc46:	4b8c      	ldr	r3, [pc, #560]	@ (801be78 <ip4_reass+0x2b0>)
 801bc48:	881b      	ldrh	r3, [r3, #0]
 801bc4a:	461a      	mov	r2, r3
 801bc4c:	8c3b      	ldrh	r3, [r7, #32]
 801bc4e:	4413      	add	r3, r2
 801bc50:	2b0a      	cmp	r3, #10
 801bc52:	dd10      	ble.n	801bc76 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801bc54:	8c3b      	ldrh	r3, [r7, #32]
 801bc56:	4619      	mov	r1, r3
 801bc58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801bc5a:	f7ff fd81 	bl	801b760 <ip_reass_remove_oldest_datagram>
 801bc5e:	4603      	mov	r3, r0
 801bc60:	2b00      	cmp	r3, #0
 801bc62:	f000 8137 	beq.w	801bed4 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801bc66:	4b84      	ldr	r3, [pc, #528]	@ (801be78 <ip4_reass+0x2b0>)
 801bc68:	881b      	ldrh	r3, [r3, #0]
 801bc6a:	461a      	mov	r2, r3
 801bc6c:	8c3b      	ldrh	r3, [r7, #32]
 801bc6e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801bc70:	2b0a      	cmp	r3, #10
 801bc72:	f300 812f 	bgt.w	801bed4 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801bc76:	4b81      	ldr	r3, [pc, #516]	@ (801be7c <ip4_reass+0x2b4>)
 801bc78:	681b      	ldr	r3, [r3, #0]
 801bc7a:	633b      	str	r3, [r7, #48]	@ 0x30
 801bc7c:	e015      	b.n	801bcaa <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801bc7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc80:	695a      	ldr	r2, [r3, #20]
 801bc82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc84:	68db      	ldr	r3, [r3, #12]
 801bc86:	429a      	cmp	r2, r3
 801bc88:	d10c      	bne.n	801bca4 <ip4_reass+0xdc>
 801bc8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc8c:	699a      	ldr	r2, [r3, #24]
 801bc8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc90:	691b      	ldr	r3, [r3, #16]
 801bc92:	429a      	cmp	r2, r3
 801bc94:	d106      	bne.n	801bca4 <ip4_reass+0xdc>
 801bc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bc98:	899a      	ldrh	r2, [r3, #12]
 801bc9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc9c:	889b      	ldrh	r3, [r3, #4]
 801bc9e:	b29b      	uxth	r3, r3
 801bca0:	429a      	cmp	r2, r3
 801bca2:	d006      	beq.n	801bcb2 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801bca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bca6:	681b      	ldr	r3, [r3, #0]
 801bca8:	633b      	str	r3, [r7, #48]	@ 0x30
 801bcaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bcac:	2b00      	cmp	r3, #0
 801bcae:	d1e6      	bne.n	801bc7e <ip4_reass+0xb6>
 801bcb0:	e000      	b.n	801bcb4 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801bcb2:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801bcb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bcb6:	2b00      	cmp	r3, #0
 801bcb8:	d109      	bne.n	801bcce <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801bcba:	8c3b      	ldrh	r3, [r7, #32]
 801bcbc:	4619      	mov	r1, r3
 801bcbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801bcc0:	f7ff fdb0 	bl	801b824 <ip_reass_enqueue_new_datagram>
 801bcc4:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801bcc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bcc8:	2b00      	cmp	r3, #0
 801bcca:	d11c      	bne.n	801bd06 <ip4_reass+0x13e>
      goto nullreturn;
 801bccc:	e105      	b.n	801beda <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801bcce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bcd0:	88db      	ldrh	r3, [r3, #6]
 801bcd2:	b29b      	uxth	r3, r3
 801bcd4:	4618      	mov	r0, r3
 801bcd6:	f7f4 ffff 	bl	8010cd8 <lwip_htons>
 801bcda:	4603      	mov	r3, r0
 801bcdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bce0:	2b00      	cmp	r3, #0
 801bce2:	d110      	bne.n	801bd06 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801bce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bce6:	89db      	ldrh	r3, [r3, #14]
 801bce8:	4618      	mov	r0, r3
 801bcea:	f7f4 fff5 	bl	8010cd8 <lwip_htons>
 801bcee:	4603      	mov	r3, r0
 801bcf0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801bcf4:	2b00      	cmp	r3, #0
 801bcf6:	d006      	beq.n	801bd06 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801bcf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bcfa:	3308      	adds	r3, #8
 801bcfc:	2214      	movs	r2, #20
 801bcfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801bd00:	4618      	mov	r0, r3
 801bd02:	f002 fc73 	bl	801e5ec <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801bd06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bd08:	88db      	ldrh	r3, [r3, #6]
 801bd0a:	b29b      	uxth	r3, r3
 801bd0c:	f003 0320 	and.w	r3, r3, #32
 801bd10:	2b00      	cmp	r3, #0
 801bd12:	bf0c      	ite	eq
 801bd14:	2301      	moveq	r3, #1
 801bd16:	2300      	movne	r3, #0
 801bd18:	b2db      	uxtb	r3, r3
 801bd1a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801bd1c:	69fb      	ldr	r3, [r7, #28]
 801bd1e:	2b00      	cmp	r3, #0
 801bd20:	d00e      	beq.n	801bd40 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801bd22:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801bd24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bd26:	4413      	add	r3, r2
 801bd28:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801bd2a:	8b7a      	ldrh	r2, [r7, #26]
 801bd2c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801bd2e:	429a      	cmp	r2, r3
 801bd30:	f0c0 80a0 	bcc.w	801be74 <ip4_reass+0x2ac>
 801bd34:	8b7b      	ldrh	r3, [r7, #26]
 801bd36:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801bd3a:	4293      	cmp	r3, r2
 801bd3c:	f200 809a 	bhi.w	801be74 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801bd40:	69fa      	ldr	r2, [r7, #28]
 801bd42:	6879      	ldr	r1, [r7, #4]
 801bd44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801bd46:	f7ff fdd5 	bl	801b8f4 <ip_reass_chain_frag_into_datagram_and_validate>
 801bd4a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801bd4c:	697b      	ldr	r3, [r7, #20]
 801bd4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801bd52:	f000 809b 	beq.w	801be8c <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801bd56:	4b48      	ldr	r3, [pc, #288]	@ (801be78 <ip4_reass+0x2b0>)
 801bd58:	881a      	ldrh	r2, [r3, #0]
 801bd5a:	8c3b      	ldrh	r3, [r7, #32]
 801bd5c:	4413      	add	r3, r2
 801bd5e:	b29a      	uxth	r2, r3
 801bd60:	4b45      	ldr	r3, [pc, #276]	@ (801be78 <ip4_reass+0x2b0>)
 801bd62:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801bd64:	69fb      	ldr	r3, [r7, #28]
 801bd66:	2b00      	cmp	r3, #0
 801bd68:	d00d      	beq.n	801bd86 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801bd6a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801bd6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bd6e:	4413      	add	r3, r2
 801bd70:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801bd72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd74:	8a7a      	ldrh	r2, [r7, #18]
 801bd76:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801bd78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd7a:	7f9b      	ldrb	r3, [r3, #30]
 801bd7c:	f043 0301 	orr.w	r3, r3, #1
 801bd80:	b2da      	uxtb	r2, r3
 801bd82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd84:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801bd86:	697b      	ldr	r3, [r7, #20]
 801bd88:	2b01      	cmp	r3, #1
 801bd8a:	d171      	bne.n	801be70 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801bd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd8e:	8b9b      	ldrh	r3, [r3, #28]
 801bd90:	3314      	adds	r3, #20
 801bd92:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801bd94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd96:	685b      	ldr	r3, [r3, #4]
 801bd98:	685b      	ldr	r3, [r3, #4]
 801bd9a:	681b      	ldr	r3, [r3, #0]
 801bd9c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801bd9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bda0:	685b      	ldr	r3, [r3, #4]
 801bda2:	685b      	ldr	r3, [r3, #4]
 801bda4:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801bda6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bda8:	3308      	adds	r3, #8
 801bdaa:	2214      	movs	r2, #20
 801bdac:	4619      	mov	r1, r3
 801bdae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801bdb0:	f002 fc1c 	bl	801e5ec <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801bdb4:	8a3b      	ldrh	r3, [r7, #16]
 801bdb6:	4618      	mov	r0, r3
 801bdb8:	f7f4 ff8e 	bl	8010cd8 <lwip_htons>
 801bdbc:	4603      	mov	r3, r0
 801bdbe:	461a      	mov	r2, r3
 801bdc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bdc2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801bdc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bdc6:	2200      	movs	r2, #0
 801bdc8:	719a      	strb	r2, [r3, #6]
 801bdca:	2200      	movs	r2, #0
 801bdcc:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801bdce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bdd0:	2200      	movs	r2, #0
 801bdd2:	729a      	strb	r2, [r3, #10]
 801bdd4:	2200      	movs	r2, #0
 801bdd6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801bdd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bdda:	685b      	ldr	r3, [r3, #4]
 801bddc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801bdde:	e00d      	b.n	801bdfc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801bde0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bde2:	685b      	ldr	r3, [r3, #4]
 801bde4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801bde6:	2114      	movs	r1, #20
 801bde8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801bdea:	f7f6 fb19 	bl	8012420 <pbuf_remove_header>
      pbuf_cat(p, r);
 801bdee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801bdf0:	6878      	ldr	r0, [r7, #4]
 801bdf2:	f7f6 fc9b 	bl	801272c <pbuf_cat>
      r = iprh->next_pbuf;
 801bdf6:	68fb      	ldr	r3, [r7, #12]
 801bdf8:	681b      	ldr	r3, [r3, #0]
 801bdfa:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801bdfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bdfe:	2b00      	cmp	r3, #0
 801be00:	d1ee      	bne.n	801bde0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801be02:	4b1e      	ldr	r3, [pc, #120]	@ (801be7c <ip4_reass+0x2b4>)
 801be04:	681b      	ldr	r3, [r3, #0]
 801be06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801be08:	429a      	cmp	r2, r3
 801be0a:	d102      	bne.n	801be12 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801be0c:	2300      	movs	r3, #0
 801be0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801be10:	e010      	b.n	801be34 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801be12:	4b1a      	ldr	r3, [pc, #104]	@ (801be7c <ip4_reass+0x2b4>)
 801be14:	681b      	ldr	r3, [r3, #0]
 801be16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801be18:	e007      	b.n	801be2a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801be1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be1c:	681b      	ldr	r3, [r3, #0]
 801be1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801be20:	429a      	cmp	r2, r3
 801be22:	d006      	beq.n	801be32 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801be24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be26:	681b      	ldr	r3, [r3, #0]
 801be28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801be2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be2c:	2b00      	cmp	r3, #0
 801be2e:	d1f4      	bne.n	801be1a <ip4_reass+0x252>
 801be30:	e000      	b.n	801be34 <ip4_reass+0x26c>
          break;
 801be32:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801be34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801be36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801be38:	f7ff fd2e 	bl	801b898 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801be3c:	6878      	ldr	r0, [r7, #4]
 801be3e:	f7f6 fc35 	bl	80126ac <pbuf_clen>
 801be42:	4603      	mov	r3, r0
 801be44:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801be46:	4b0c      	ldr	r3, [pc, #48]	@ (801be78 <ip4_reass+0x2b0>)
 801be48:	881b      	ldrh	r3, [r3, #0]
 801be4a:	8c3a      	ldrh	r2, [r7, #32]
 801be4c:	429a      	cmp	r2, r3
 801be4e:	d906      	bls.n	801be5e <ip4_reass+0x296>
 801be50:	4b0b      	ldr	r3, [pc, #44]	@ (801be80 <ip4_reass+0x2b8>)
 801be52:	f240 229b 	movw	r2, #667	@ 0x29b
 801be56:	490b      	ldr	r1, [pc, #44]	@ (801be84 <ip4_reass+0x2bc>)
 801be58:	480b      	ldr	r0, [pc, #44]	@ (801be88 <ip4_reass+0x2c0>)
 801be5a:	f002 facb 	bl	801e3f4 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801be5e:	4b06      	ldr	r3, [pc, #24]	@ (801be78 <ip4_reass+0x2b0>)
 801be60:	881a      	ldrh	r2, [r3, #0]
 801be62:	8c3b      	ldrh	r3, [r7, #32]
 801be64:	1ad3      	subs	r3, r2, r3
 801be66:	b29a      	uxth	r2, r3
 801be68:	4b03      	ldr	r3, [pc, #12]	@ (801be78 <ip4_reass+0x2b0>)
 801be6a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801be6c:	687b      	ldr	r3, [r7, #4]
 801be6e:	e038      	b.n	801bee2 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801be70:	2300      	movs	r3, #0
 801be72:	e036      	b.n	801bee2 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801be74:	bf00      	nop
 801be76:	e00a      	b.n	801be8e <ip4_reass+0x2c6>
 801be78:	2000f498 	.word	0x2000f498
 801be7c:	2000f494 	.word	0x2000f494
 801be80:	08024970 	.word	0x08024970
 801be84:	08024ae0 	.word	0x08024ae0
 801be88:	080249b8 	.word	0x080249b8
    goto nullreturn_ipr;
 801be8c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801be8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801be90:	2b00      	cmp	r3, #0
 801be92:	d106      	bne.n	801bea2 <ip4_reass+0x2da>
 801be94:	4b15      	ldr	r3, [pc, #84]	@ (801beec <ip4_reass+0x324>)
 801be96:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801be9a:	4915      	ldr	r1, [pc, #84]	@ (801bef0 <ip4_reass+0x328>)
 801be9c:	4815      	ldr	r0, [pc, #84]	@ (801bef4 <ip4_reass+0x32c>)
 801be9e:	f002 faa9 	bl	801e3f4 <iprintf>
  if (ipr->p == NULL) {
 801bea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bea4:	685b      	ldr	r3, [r3, #4]
 801bea6:	2b00      	cmp	r3, #0
 801bea8:	d116      	bne.n	801bed8 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801beaa:	4b13      	ldr	r3, [pc, #76]	@ (801bef8 <ip4_reass+0x330>)
 801beac:	681b      	ldr	r3, [r3, #0]
 801beae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801beb0:	429a      	cmp	r2, r3
 801beb2:	d006      	beq.n	801bec2 <ip4_reass+0x2fa>
 801beb4:	4b0d      	ldr	r3, [pc, #52]	@ (801beec <ip4_reass+0x324>)
 801beb6:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801beba:	4910      	ldr	r1, [pc, #64]	@ (801befc <ip4_reass+0x334>)
 801bebc:	480d      	ldr	r0, [pc, #52]	@ (801bef4 <ip4_reass+0x32c>)
 801bebe:	f002 fa99 	bl	801e3f4 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801bec2:	2100      	movs	r1, #0
 801bec4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801bec6:	f7ff fce7 	bl	801b898 <ip_reass_dequeue_datagram>
 801beca:	e006      	b.n	801beda <ip4_reass+0x312>
    goto nullreturn;
 801becc:	bf00      	nop
 801bece:	e004      	b.n	801beda <ip4_reass+0x312>
    goto nullreturn;
 801bed0:	bf00      	nop
 801bed2:	e002      	b.n	801beda <ip4_reass+0x312>
      goto nullreturn;
 801bed4:	bf00      	nop
 801bed6:	e000      	b.n	801beda <ip4_reass+0x312>
  }

nullreturn:
 801bed8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801beda:	6878      	ldr	r0, [r7, #4]
 801bedc:	f7f6 fb58 	bl	8012590 <pbuf_free>
  return NULL;
 801bee0:	2300      	movs	r3, #0
}
 801bee2:	4618      	mov	r0, r3
 801bee4:	3738      	adds	r7, #56	@ 0x38
 801bee6:	46bd      	mov	sp, r7
 801bee8:	bd80      	pop	{r7, pc}
 801beea:	bf00      	nop
 801beec:	08024970 	.word	0x08024970
 801bef0:	08024afc 	.word	0x08024afc
 801bef4:	080249b8 	.word	0x080249b8
 801bef8:	2000f494 	.word	0x2000f494
 801befc:	08024b08 	.word	0x08024b08

0801bf00 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801bf00:	b580      	push	{r7, lr}
 801bf02:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801bf04:	2006      	movs	r0, #6
 801bf06:	f7f5 fbbb 	bl	8011680 <memp_malloc>
 801bf0a:	4603      	mov	r3, r0
}
 801bf0c:	4618      	mov	r0, r3
 801bf0e:	bd80      	pop	{r7, pc}

0801bf10 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801bf10:	b580      	push	{r7, lr}
 801bf12:	b082      	sub	sp, #8
 801bf14:	af00      	add	r7, sp, #0
 801bf16:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801bf18:	687b      	ldr	r3, [r7, #4]
 801bf1a:	2b00      	cmp	r3, #0
 801bf1c:	d106      	bne.n	801bf2c <ip_frag_free_pbuf_custom_ref+0x1c>
 801bf1e:	4b07      	ldr	r3, [pc, #28]	@ (801bf3c <ip_frag_free_pbuf_custom_ref+0x2c>)
 801bf20:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801bf24:	4906      	ldr	r1, [pc, #24]	@ (801bf40 <ip_frag_free_pbuf_custom_ref+0x30>)
 801bf26:	4807      	ldr	r0, [pc, #28]	@ (801bf44 <ip_frag_free_pbuf_custom_ref+0x34>)
 801bf28:	f002 fa64 	bl	801e3f4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801bf2c:	6879      	ldr	r1, [r7, #4]
 801bf2e:	2006      	movs	r0, #6
 801bf30:	f7f5 fc1c 	bl	801176c <memp_free>
}
 801bf34:	bf00      	nop
 801bf36:	3708      	adds	r7, #8
 801bf38:	46bd      	mov	sp, r7
 801bf3a:	bd80      	pop	{r7, pc}
 801bf3c:	08024970 	.word	0x08024970
 801bf40:	08024b28 	.word	0x08024b28
 801bf44:	080249b8 	.word	0x080249b8

0801bf48 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801bf48:	b580      	push	{r7, lr}
 801bf4a:	b084      	sub	sp, #16
 801bf4c:	af00      	add	r7, sp, #0
 801bf4e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801bf50:	687b      	ldr	r3, [r7, #4]
 801bf52:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801bf54:	68fb      	ldr	r3, [r7, #12]
 801bf56:	2b00      	cmp	r3, #0
 801bf58:	d106      	bne.n	801bf68 <ipfrag_free_pbuf_custom+0x20>
 801bf5a:	4b11      	ldr	r3, [pc, #68]	@ (801bfa0 <ipfrag_free_pbuf_custom+0x58>)
 801bf5c:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801bf60:	4910      	ldr	r1, [pc, #64]	@ (801bfa4 <ipfrag_free_pbuf_custom+0x5c>)
 801bf62:	4811      	ldr	r0, [pc, #68]	@ (801bfa8 <ipfrag_free_pbuf_custom+0x60>)
 801bf64:	f002 fa46 	bl	801e3f4 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801bf68:	68fa      	ldr	r2, [r7, #12]
 801bf6a:	687b      	ldr	r3, [r7, #4]
 801bf6c:	429a      	cmp	r2, r3
 801bf6e:	d006      	beq.n	801bf7e <ipfrag_free_pbuf_custom+0x36>
 801bf70:	4b0b      	ldr	r3, [pc, #44]	@ (801bfa0 <ipfrag_free_pbuf_custom+0x58>)
 801bf72:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801bf76:	490d      	ldr	r1, [pc, #52]	@ (801bfac <ipfrag_free_pbuf_custom+0x64>)
 801bf78:	480b      	ldr	r0, [pc, #44]	@ (801bfa8 <ipfrag_free_pbuf_custom+0x60>)
 801bf7a:	f002 fa3b 	bl	801e3f4 <iprintf>
  if (pcr->original != NULL) {
 801bf7e:	68fb      	ldr	r3, [r7, #12]
 801bf80:	695b      	ldr	r3, [r3, #20]
 801bf82:	2b00      	cmp	r3, #0
 801bf84:	d004      	beq.n	801bf90 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801bf86:	68fb      	ldr	r3, [r7, #12]
 801bf88:	695b      	ldr	r3, [r3, #20]
 801bf8a:	4618      	mov	r0, r3
 801bf8c:	f7f6 fb00 	bl	8012590 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801bf90:	68f8      	ldr	r0, [r7, #12]
 801bf92:	f7ff ffbd 	bl	801bf10 <ip_frag_free_pbuf_custom_ref>
}
 801bf96:	bf00      	nop
 801bf98:	3710      	adds	r7, #16
 801bf9a:	46bd      	mov	sp, r7
 801bf9c:	bd80      	pop	{r7, pc}
 801bf9e:	bf00      	nop
 801bfa0:	08024970 	.word	0x08024970
 801bfa4:	08024b34 	.word	0x08024b34
 801bfa8:	080249b8 	.word	0x080249b8
 801bfac:	08024b40 	.word	0x08024b40

0801bfb0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801bfb0:	b580      	push	{r7, lr}
 801bfb2:	b094      	sub	sp, #80	@ 0x50
 801bfb4:	af02      	add	r7, sp, #8
 801bfb6:	60f8      	str	r0, [r7, #12]
 801bfb8:	60b9      	str	r1, [r7, #8]
 801bfba:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801bfbc:	2300      	movs	r3, #0
 801bfbe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801bfc2:	68bb      	ldr	r3, [r7, #8]
 801bfc4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801bfc6:	3b14      	subs	r3, #20
 801bfc8:	2b00      	cmp	r3, #0
 801bfca:	da00      	bge.n	801bfce <ip4_frag+0x1e>
 801bfcc:	3307      	adds	r3, #7
 801bfce:	10db      	asrs	r3, r3, #3
 801bfd0:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801bfd2:	2314      	movs	r3, #20
 801bfd4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801bfd6:	68fb      	ldr	r3, [r7, #12]
 801bfd8:	685b      	ldr	r3, [r3, #4]
 801bfda:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801bfdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bfde:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801bfe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bfe2:	781b      	ldrb	r3, [r3, #0]
 801bfe4:	f003 030f 	and.w	r3, r3, #15
 801bfe8:	b2db      	uxtb	r3, r3
 801bfea:	009b      	lsls	r3, r3, #2
 801bfec:	b2db      	uxtb	r3, r3
 801bfee:	2b14      	cmp	r3, #20
 801bff0:	d002      	beq.n	801bff8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801bff2:	f06f 0305 	mvn.w	r3, #5
 801bff6:	e110      	b.n	801c21a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801bff8:	68fb      	ldr	r3, [r7, #12]
 801bffa:	895b      	ldrh	r3, [r3, #10]
 801bffc:	2b13      	cmp	r3, #19
 801bffe:	d809      	bhi.n	801c014 <ip4_frag+0x64>
 801c000:	4b88      	ldr	r3, [pc, #544]	@ (801c224 <ip4_frag+0x274>)
 801c002:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801c006:	4988      	ldr	r1, [pc, #544]	@ (801c228 <ip4_frag+0x278>)
 801c008:	4888      	ldr	r0, [pc, #544]	@ (801c22c <ip4_frag+0x27c>)
 801c00a:	f002 f9f3 	bl	801e3f4 <iprintf>
 801c00e:	f06f 0305 	mvn.w	r3, #5
 801c012:	e102      	b.n	801c21a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801c014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c016:	88db      	ldrh	r3, [r3, #6]
 801c018:	b29b      	uxth	r3, r3
 801c01a:	4618      	mov	r0, r3
 801c01c:	f7f4 fe5c 	bl	8010cd8 <lwip_htons>
 801c020:	4603      	mov	r3, r0
 801c022:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801c024:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c026:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c02a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801c02e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c030:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801c034:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801c036:	68fb      	ldr	r3, [r7, #12]
 801c038:	891b      	ldrh	r3, [r3, #8]
 801c03a:	3b14      	subs	r3, #20
 801c03c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801c040:	e0e1      	b.n	801c206 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801c042:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c044:	00db      	lsls	r3, r3, #3
 801c046:	b29b      	uxth	r3, r3
 801c048:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c04c:	4293      	cmp	r3, r2
 801c04e:	bf28      	it	cs
 801c050:	4613      	movcs	r3, r2
 801c052:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801c054:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c058:	2114      	movs	r1, #20
 801c05a:	200e      	movs	r0, #14
 801c05c:	f7f5 ff82 	bl	8011f64 <pbuf_alloc>
 801c060:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801c062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c064:	2b00      	cmp	r3, #0
 801c066:	f000 80d5 	beq.w	801c214 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801c06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c06c:	895b      	ldrh	r3, [r3, #10]
 801c06e:	2b13      	cmp	r3, #19
 801c070:	d806      	bhi.n	801c080 <ip4_frag+0xd0>
 801c072:	4b6c      	ldr	r3, [pc, #432]	@ (801c224 <ip4_frag+0x274>)
 801c074:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801c078:	496d      	ldr	r1, [pc, #436]	@ (801c230 <ip4_frag+0x280>)
 801c07a:	486c      	ldr	r0, [pc, #432]	@ (801c22c <ip4_frag+0x27c>)
 801c07c:	f002 f9ba 	bl	801e3f4 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801c080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c082:	685b      	ldr	r3, [r3, #4]
 801c084:	2214      	movs	r2, #20
 801c086:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c088:	4618      	mov	r0, r3
 801c08a:	f002 faaf 	bl	801e5ec <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801c08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c090:	685b      	ldr	r3, [r3, #4]
 801c092:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801c094:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c096:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801c09a:	e064      	b.n	801c166 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801c09c:	68fb      	ldr	r3, [r7, #12]
 801c09e:	895a      	ldrh	r2, [r3, #10]
 801c0a0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c0a2:	1ad3      	subs	r3, r2, r3
 801c0a4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801c0a6:	68fb      	ldr	r3, [r7, #12]
 801c0a8:	895b      	ldrh	r3, [r3, #10]
 801c0aa:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c0ac:	429a      	cmp	r2, r3
 801c0ae:	d906      	bls.n	801c0be <ip4_frag+0x10e>
 801c0b0:	4b5c      	ldr	r3, [pc, #368]	@ (801c224 <ip4_frag+0x274>)
 801c0b2:	f240 322d 	movw	r2, #813	@ 0x32d
 801c0b6:	495f      	ldr	r1, [pc, #380]	@ (801c234 <ip4_frag+0x284>)
 801c0b8:	485c      	ldr	r0, [pc, #368]	@ (801c22c <ip4_frag+0x27c>)
 801c0ba:	f002 f99b 	bl	801e3f4 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801c0be:	8bfa      	ldrh	r2, [r7, #30]
 801c0c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c0c4:	4293      	cmp	r3, r2
 801c0c6:	bf28      	it	cs
 801c0c8:	4613      	movcs	r3, r2
 801c0ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801c0ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c0d2:	2b00      	cmp	r3, #0
 801c0d4:	d105      	bne.n	801c0e2 <ip4_frag+0x132>
        poff = 0;
 801c0d6:	2300      	movs	r3, #0
 801c0d8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c0da:	68fb      	ldr	r3, [r7, #12]
 801c0dc:	681b      	ldr	r3, [r3, #0]
 801c0de:	60fb      	str	r3, [r7, #12]
        continue;
 801c0e0:	e041      	b.n	801c166 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801c0e2:	f7ff ff0d 	bl	801bf00 <ip_frag_alloc_pbuf_custom_ref>
 801c0e6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801c0e8:	69bb      	ldr	r3, [r7, #24]
 801c0ea:	2b00      	cmp	r3, #0
 801c0ec:	d103      	bne.n	801c0f6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801c0ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c0f0:	f7f6 fa4e 	bl	8012590 <pbuf_free>
        goto memerr;
 801c0f4:	e08f      	b.n	801c216 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c0f6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801c0f8:	68fb      	ldr	r3, [r7, #12]
 801c0fa:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c0fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c0fe:	4413      	add	r3, r2
 801c100:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801c104:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801c108:	9201      	str	r2, [sp, #4]
 801c10a:	9300      	str	r3, [sp, #0]
 801c10c:	4603      	mov	r3, r0
 801c10e:	2241      	movs	r2, #65	@ 0x41
 801c110:	2000      	movs	r0, #0
 801c112:	f7f6 f851 	bl	80121b8 <pbuf_alloced_custom>
 801c116:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801c118:	697b      	ldr	r3, [r7, #20]
 801c11a:	2b00      	cmp	r3, #0
 801c11c:	d106      	bne.n	801c12c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801c11e:	69b8      	ldr	r0, [r7, #24]
 801c120:	f7ff fef6 	bl	801bf10 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801c124:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c126:	f7f6 fa33 	bl	8012590 <pbuf_free>
        goto memerr;
 801c12a:	e074      	b.n	801c216 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801c12c:	68f8      	ldr	r0, [r7, #12]
 801c12e:	f7f6 fad5 	bl	80126dc <pbuf_ref>
      pcr->original = p;
 801c132:	69bb      	ldr	r3, [r7, #24]
 801c134:	68fa      	ldr	r2, [r7, #12]
 801c136:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801c138:	69bb      	ldr	r3, [r7, #24]
 801c13a:	4a3f      	ldr	r2, [pc, #252]	@ (801c238 <ip4_frag+0x288>)
 801c13c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801c13e:	6979      	ldr	r1, [r7, #20]
 801c140:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c142:	f7f6 faf3 	bl	801272c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801c146:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801c14a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c14e:	1ad3      	subs	r3, r2, r3
 801c150:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801c154:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c158:	2b00      	cmp	r3, #0
 801c15a:	d004      	beq.n	801c166 <ip4_frag+0x1b6>
        poff = 0;
 801c15c:	2300      	movs	r3, #0
 801c15e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c160:	68fb      	ldr	r3, [r7, #12]
 801c162:	681b      	ldr	r3, [r3, #0]
 801c164:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801c166:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c16a:	2b00      	cmp	r3, #0
 801c16c:	d196      	bne.n	801c09c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801c16e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c170:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c174:	4413      	add	r3, r2
 801c176:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801c178:	68bb      	ldr	r3, [r7, #8]
 801c17a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c17c:	f1a3 0213 	sub.w	r2, r3, #19
 801c180:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c184:	429a      	cmp	r2, r3
 801c186:	bfcc      	ite	gt
 801c188:	2301      	movgt	r3, #1
 801c18a:	2300      	movle	r3, #0
 801c18c:	b2db      	uxtb	r3, r3
 801c18e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801c190:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801c194:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c198:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801c19a:	6a3b      	ldr	r3, [r7, #32]
 801c19c:	2b00      	cmp	r3, #0
 801c19e:	d002      	beq.n	801c1a6 <ip4_frag+0x1f6>
 801c1a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c1a2:	2b00      	cmp	r3, #0
 801c1a4:	d003      	beq.n	801c1ae <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801c1a6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c1a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801c1ac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801c1ae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c1b0:	4618      	mov	r0, r3
 801c1b2:	f7f4 fd91 	bl	8010cd8 <lwip_htons>
 801c1b6:	4603      	mov	r3, r0
 801c1b8:	461a      	mov	r2, r3
 801c1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1bc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801c1be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c1c0:	3314      	adds	r3, #20
 801c1c2:	b29b      	uxth	r3, r3
 801c1c4:	4618      	mov	r0, r3
 801c1c6:	f7f4 fd87 	bl	8010cd8 <lwip_htons>
 801c1ca:	4603      	mov	r3, r0
 801c1cc:	461a      	mov	r2, r3
 801c1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1d0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801c1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1d4:	2200      	movs	r2, #0
 801c1d6:	729a      	strb	r2, [r3, #10]
 801c1d8:	2200      	movs	r2, #0
 801c1da:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801c1dc:	68bb      	ldr	r3, [r7, #8]
 801c1de:	695b      	ldr	r3, [r3, #20]
 801c1e0:	687a      	ldr	r2, [r7, #4]
 801c1e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c1e4:	68b8      	ldr	r0, [r7, #8]
 801c1e6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801c1e8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c1ea:	f7f6 f9d1 	bl	8012590 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801c1ee:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c1f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c1f4:	1ad3      	subs	r3, r2, r3
 801c1f6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801c1fa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801c1fe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c200:	4413      	add	r3, r2
 801c202:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801c206:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c20a:	2b00      	cmp	r3, #0
 801c20c:	f47f af19 	bne.w	801c042 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801c210:	2300      	movs	r3, #0
 801c212:	e002      	b.n	801c21a <ip4_frag+0x26a>
      goto memerr;
 801c214:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801c216:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 801c21a:	4618      	mov	r0, r3
 801c21c:	3748      	adds	r7, #72	@ 0x48
 801c21e:	46bd      	mov	sp, r7
 801c220:	bd80      	pop	{r7, pc}
 801c222:	bf00      	nop
 801c224:	08024970 	.word	0x08024970
 801c228:	08024b4c 	.word	0x08024b4c
 801c22c:	080249b8 	.word	0x080249b8
 801c230:	08024b68 	.word	0x08024b68
 801c234:	08024b88 	.word	0x08024b88
 801c238:	0801bf49 	.word	0x0801bf49

0801c23c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c23c:	b580      	push	{r7, lr}
 801c23e:	b086      	sub	sp, #24
 801c240:	af00      	add	r7, sp, #0
 801c242:	6078      	str	r0, [r7, #4]
 801c244:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c246:	230e      	movs	r3, #14
 801c248:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801c24a:	687b      	ldr	r3, [r7, #4]
 801c24c:	895b      	ldrh	r3, [r3, #10]
 801c24e:	2b0e      	cmp	r3, #14
 801c250:	d96e      	bls.n	801c330 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801c252:	687b      	ldr	r3, [r7, #4]
 801c254:	7bdb      	ldrb	r3, [r3, #15]
 801c256:	2b00      	cmp	r3, #0
 801c258:	d106      	bne.n	801c268 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801c25a:	683b      	ldr	r3, [r7, #0]
 801c25c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801c260:	3301      	adds	r3, #1
 801c262:	b2da      	uxtb	r2, r3
 801c264:	687b      	ldr	r3, [r7, #4]
 801c266:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801c268:	687b      	ldr	r3, [r7, #4]
 801c26a:	685b      	ldr	r3, [r3, #4]
 801c26c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801c26e:	693b      	ldr	r3, [r7, #16]
 801c270:	7b1a      	ldrb	r2, [r3, #12]
 801c272:	7b5b      	ldrb	r3, [r3, #13]
 801c274:	021b      	lsls	r3, r3, #8
 801c276:	4313      	orrs	r3, r2
 801c278:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801c27a:	693b      	ldr	r3, [r7, #16]
 801c27c:	781b      	ldrb	r3, [r3, #0]
 801c27e:	f003 0301 	and.w	r3, r3, #1
 801c282:	2b00      	cmp	r3, #0
 801c284:	d023      	beq.n	801c2ce <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801c286:	693b      	ldr	r3, [r7, #16]
 801c288:	781b      	ldrb	r3, [r3, #0]
 801c28a:	2b01      	cmp	r3, #1
 801c28c:	d10f      	bne.n	801c2ae <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c28e:	693b      	ldr	r3, [r7, #16]
 801c290:	785b      	ldrb	r3, [r3, #1]
 801c292:	2b00      	cmp	r3, #0
 801c294:	d11b      	bne.n	801c2ce <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801c296:	693b      	ldr	r3, [r7, #16]
 801c298:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c29a:	2b5e      	cmp	r3, #94	@ 0x5e
 801c29c:	d117      	bne.n	801c2ce <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801c29e:	687b      	ldr	r3, [r7, #4]
 801c2a0:	7b5b      	ldrb	r3, [r3, #13]
 801c2a2:	f043 0310 	orr.w	r3, r3, #16
 801c2a6:	b2da      	uxtb	r2, r3
 801c2a8:	687b      	ldr	r3, [r7, #4]
 801c2aa:	735a      	strb	r2, [r3, #13]
 801c2ac:	e00f      	b.n	801c2ce <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801c2ae:	693b      	ldr	r3, [r7, #16]
 801c2b0:	2206      	movs	r2, #6
 801c2b2:	4928      	ldr	r1, [pc, #160]	@ (801c354 <ethernet_input+0x118>)
 801c2b4:	4618      	mov	r0, r3
 801c2b6:	f002 f8af 	bl	801e418 <memcmp>
 801c2ba:	4603      	mov	r3, r0
 801c2bc:	2b00      	cmp	r3, #0
 801c2be:	d106      	bne.n	801c2ce <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	7b5b      	ldrb	r3, [r3, #13]
 801c2c4:	f043 0308 	orr.w	r3, r3, #8
 801c2c8:	b2da      	uxtb	r2, r3
 801c2ca:	687b      	ldr	r3, [r7, #4]
 801c2cc:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801c2ce:	89fb      	ldrh	r3, [r7, #14]
 801c2d0:	2b08      	cmp	r3, #8
 801c2d2:	d003      	beq.n	801c2dc <ethernet_input+0xa0>
 801c2d4:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801c2d8:	d014      	beq.n	801c304 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801c2da:	e032      	b.n	801c342 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c2dc:	683b      	ldr	r3, [r7, #0]
 801c2de:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c2e2:	f003 0308 	and.w	r3, r3, #8
 801c2e6:	2b00      	cmp	r3, #0
 801c2e8:	d024      	beq.n	801c334 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c2ea:	8afb      	ldrh	r3, [r7, #22]
 801c2ec:	4619      	mov	r1, r3
 801c2ee:	6878      	ldr	r0, [r7, #4]
 801c2f0:	f7f6 f896 	bl	8012420 <pbuf_remove_header>
 801c2f4:	4603      	mov	r3, r0
 801c2f6:	2b00      	cmp	r3, #0
 801c2f8:	d11e      	bne.n	801c338 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801c2fa:	6839      	ldr	r1, [r7, #0]
 801c2fc:	6878      	ldr	r0, [r7, #4]
 801c2fe:	f7fe ff15 	bl	801b12c <ip4_input>
      break;
 801c302:	e013      	b.n	801c32c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c304:	683b      	ldr	r3, [r7, #0]
 801c306:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c30a:	f003 0308 	and.w	r3, r3, #8
 801c30e:	2b00      	cmp	r3, #0
 801c310:	d014      	beq.n	801c33c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c312:	8afb      	ldrh	r3, [r7, #22]
 801c314:	4619      	mov	r1, r3
 801c316:	6878      	ldr	r0, [r7, #4]
 801c318:	f7f6 f882 	bl	8012420 <pbuf_remove_header>
 801c31c:	4603      	mov	r3, r0
 801c31e:	2b00      	cmp	r3, #0
 801c320:	d10e      	bne.n	801c340 <ethernet_input+0x104>
        etharp_input(p, netif);
 801c322:	6839      	ldr	r1, [r7, #0]
 801c324:	6878      	ldr	r0, [r7, #4]
 801c326:	f7fe f8b5 	bl	801a494 <etharp_input>
      break;
 801c32a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801c32c:	2300      	movs	r3, #0
 801c32e:	e00c      	b.n	801c34a <ethernet_input+0x10e>
    goto free_and_return;
 801c330:	bf00      	nop
 801c332:	e006      	b.n	801c342 <ethernet_input+0x106>
        goto free_and_return;
 801c334:	bf00      	nop
 801c336:	e004      	b.n	801c342 <ethernet_input+0x106>
        goto free_and_return;
 801c338:	bf00      	nop
 801c33a:	e002      	b.n	801c342 <ethernet_input+0x106>
        goto free_and_return;
 801c33c:	bf00      	nop
 801c33e:	e000      	b.n	801c342 <ethernet_input+0x106>
        goto free_and_return;
 801c340:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801c342:	6878      	ldr	r0, [r7, #4]
 801c344:	f7f6 f924 	bl	8012590 <pbuf_free>
  return ERR_OK;
 801c348:	2300      	movs	r3, #0
}
 801c34a:	4618      	mov	r0, r3
 801c34c:	3718      	adds	r7, #24
 801c34e:	46bd      	mov	sp, r7
 801c350:	bd80      	pop	{r7, pc}
 801c352:	bf00      	nop
 801c354:	08024dc4 	.word	0x08024dc4

0801c358 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801c358:	b580      	push	{r7, lr}
 801c35a:	b086      	sub	sp, #24
 801c35c:	af00      	add	r7, sp, #0
 801c35e:	60f8      	str	r0, [r7, #12]
 801c360:	60b9      	str	r1, [r7, #8]
 801c362:	607a      	str	r2, [r7, #4]
 801c364:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801c366:	8c3b      	ldrh	r3, [r7, #32]
 801c368:	4618      	mov	r0, r3
 801c36a:	f7f4 fcb5 	bl	8010cd8 <lwip_htons>
 801c36e:	4603      	mov	r3, r0
 801c370:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801c372:	210e      	movs	r1, #14
 801c374:	68b8      	ldr	r0, [r7, #8]
 801c376:	f7f6 f843 	bl	8012400 <pbuf_add_header>
 801c37a:	4603      	mov	r3, r0
 801c37c:	2b00      	cmp	r3, #0
 801c37e:	d125      	bne.n	801c3cc <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801c380:	68bb      	ldr	r3, [r7, #8]
 801c382:	685b      	ldr	r3, [r3, #4]
 801c384:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801c386:	693b      	ldr	r3, [r7, #16]
 801c388:	8afa      	ldrh	r2, [r7, #22]
 801c38a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801c38c:	693b      	ldr	r3, [r7, #16]
 801c38e:	2206      	movs	r2, #6
 801c390:	6839      	ldr	r1, [r7, #0]
 801c392:	4618      	mov	r0, r3
 801c394:	f002 f92a 	bl	801e5ec <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801c398:	693b      	ldr	r3, [r7, #16]
 801c39a:	3306      	adds	r3, #6
 801c39c:	2206      	movs	r2, #6
 801c39e:	6879      	ldr	r1, [r7, #4]
 801c3a0:	4618      	mov	r0, r3
 801c3a2:	f002 f923 	bl	801e5ec <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801c3a6:	68fb      	ldr	r3, [r7, #12]
 801c3a8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c3ac:	2b06      	cmp	r3, #6
 801c3ae:	d006      	beq.n	801c3be <ethernet_output+0x66>
 801c3b0:	4b0a      	ldr	r3, [pc, #40]	@ (801c3dc <ethernet_output+0x84>)
 801c3b2:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801c3b6:	490a      	ldr	r1, [pc, #40]	@ (801c3e0 <ethernet_output+0x88>)
 801c3b8:	480a      	ldr	r0, [pc, #40]	@ (801c3e4 <ethernet_output+0x8c>)
 801c3ba:	f002 f81b 	bl	801e3f4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801c3be:	68fb      	ldr	r3, [r7, #12]
 801c3c0:	699b      	ldr	r3, [r3, #24]
 801c3c2:	68b9      	ldr	r1, [r7, #8]
 801c3c4:	68f8      	ldr	r0, [r7, #12]
 801c3c6:	4798      	blx	r3
 801c3c8:	4603      	mov	r3, r0
 801c3ca:	e002      	b.n	801c3d2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801c3cc:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801c3ce:	f06f 0301 	mvn.w	r3, #1
}
 801c3d2:	4618      	mov	r0, r3
 801c3d4:	3718      	adds	r7, #24
 801c3d6:	46bd      	mov	sp, r7
 801c3d8:	bd80      	pop	{r7, pc}
 801c3da:	bf00      	nop
 801c3dc:	08024b98 	.word	0x08024b98
 801c3e0:	08024bd0 	.word	0x08024bd0
 801c3e4:	08024c04 	.word	0x08024c04

0801c3e8 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801c3e8:	b580      	push	{r7, lr}
 801c3ea:	b086      	sub	sp, #24
 801c3ec:	af00      	add	r7, sp, #0
 801c3ee:	6078      	str	r0, [r7, #4]
 801c3f0:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801c3f2:	683b      	ldr	r3, [r7, #0]
 801c3f4:	60bb      	str	r3, [r7, #8]
 801c3f6:	2304      	movs	r3, #4
 801c3f8:	60fb      	str	r3, [r7, #12]
 801c3fa:	2300      	movs	r3, #0
 801c3fc:	613b      	str	r3, [r7, #16]
 801c3fe:	2300      	movs	r3, #0
 801c400:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801c402:	f107 0308 	add.w	r3, r7, #8
 801c406:	2100      	movs	r1, #0
 801c408:	4618      	mov	r0, r3
 801c40a:	f7ed fc40 	bl	8009c8e <osMessageCreate>
 801c40e:	4602      	mov	r2, r0
 801c410:	687b      	ldr	r3, [r7, #4]
 801c412:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801c414:	687b      	ldr	r3, [r7, #4]
 801c416:	681b      	ldr	r3, [r3, #0]
 801c418:	2b00      	cmp	r3, #0
 801c41a:	d102      	bne.n	801c422 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801c41c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c420:	e000      	b.n	801c424 <sys_mbox_new+0x3c>

  return ERR_OK;
 801c422:	2300      	movs	r3, #0
}
 801c424:	4618      	mov	r0, r3
 801c426:	3718      	adds	r7, #24
 801c428:	46bd      	mov	sp, r7
 801c42a:	bd80      	pop	{r7, pc}

0801c42c <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801c42c:	b580      	push	{r7, lr}
 801c42e:	b082      	sub	sp, #8
 801c430:	af00      	add	r7, sp, #0
 801c432:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801c434:	687b      	ldr	r3, [r7, #4]
 801c436:	681b      	ldr	r3, [r3, #0]
 801c438:	4618      	mov	r0, r3
 801c43a:	f7ed fd05 	bl	8009e48 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801c43e:	687b      	ldr	r3, [r7, #4]
 801c440:	681b      	ldr	r3, [r3, #0]
 801c442:	4618      	mov	r0, r3
 801c444:	f7ed fd16 	bl	8009e74 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801c448:	bf00      	nop
 801c44a:	3708      	adds	r7, #8
 801c44c:	46bd      	mov	sp, r7
 801c44e:	bd80      	pop	{r7, pc}

0801c450 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801c450:	b580      	push	{r7, lr}
 801c452:	b084      	sub	sp, #16
 801c454:	af00      	add	r7, sp, #0
 801c456:	6078      	str	r0, [r7, #4]
 801c458:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801c45a:	687b      	ldr	r3, [r7, #4]
 801c45c:	681b      	ldr	r3, [r3, #0]
 801c45e:	6839      	ldr	r1, [r7, #0]
 801c460:	2200      	movs	r2, #0
 801c462:	4618      	mov	r0, r3
 801c464:	f7ed fc3c 	bl	8009ce0 <osMessagePut>
 801c468:	4603      	mov	r3, r0
 801c46a:	2b00      	cmp	r3, #0
 801c46c:	d102      	bne.n	801c474 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801c46e:	2300      	movs	r3, #0
 801c470:	73fb      	strb	r3, [r7, #15]
 801c472:	e001      	b.n	801c478 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801c474:	23ff      	movs	r3, #255	@ 0xff
 801c476:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801c478:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c47c:	4618      	mov	r0, r3
 801c47e:	3710      	adds	r7, #16
 801c480:	46bd      	mov	sp, r7
 801c482:	bd80      	pop	{r7, pc}

0801c484 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801c484:	b580      	push	{r7, lr}
 801c486:	b08c      	sub	sp, #48	@ 0x30
 801c488:	af00      	add	r7, sp, #0
 801c48a:	61f8      	str	r0, [r7, #28]
 801c48c:	61b9      	str	r1, [r7, #24]
 801c48e:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801c490:	f7ed fa1b 	bl	80098ca <osKernelSysTick>
 801c494:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801c496:	697b      	ldr	r3, [r7, #20]
 801c498:	2b00      	cmp	r3, #0
 801c49a:	d017      	beq.n	801c4cc <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801c49c:	69fb      	ldr	r3, [r7, #28]
 801c49e:	6819      	ldr	r1, [r3, #0]
 801c4a0:	f107 0320 	add.w	r3, r7, #32
 801c4a4:	697a      	ldr	r2, [r7, #20]
 801c4a6:	4618      	mov	r0, r3
 801c4a8:	f7ed fc5a 	bl	8009d60 <osMessageGet>

    if(event.status == osEventMessage)
 801c4ac:	6a3b      	ldr	r3, [r7, #32]
 801c4ae:	2b10      	cmp	r3, #16
 801c4b0:	d109      	bne.n	801c4c6 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801c4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c4b4:	461a      	mov	r2, r3
 801c4b6:	69bb      	ldr	r3, [r7, #24]
 801c4b8:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801c4ba:	f7ed fa06 	bl	80098ca <osKernelSysTick>
 801c4be:	4602      	mov	r2, r0
 801c4c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4c2:	1ad3      	subs	r3, r2, r3
 801c4c4:	e019      	b.n	801c4fa <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801c4c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c4ca:	e016      	b.n	801c4fa <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801c4cc:	69fb      	ldr	r3, [r7, #28]
 801c4ce:	6819      	ldr	r1, [r3, #0]
 801c4d0:	463b      	mov	r3, r7
 801c4d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801c4d6:	4618      	mov	r0, r3
 801c4d8:	f7ed fc42 	bl	8009d60 <osMessageGet>
 801c4dc:	f107 0320 	add.w	r3, r7, #32
 801c4e0:	463a      	mov	r2, r7
 801c4e2:	ca07      	ldmia	r2, {r0, r1, r2}
 801c4e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801c4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c4ea:	461a      	mov	r2, r3
 801c4ec:	69bb      	ldr	r3, [r7, #24]
 801c4ee:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801c4f0:	f7ed f9eb 	bl	80098ca <osKernelSysTick>
 801c4f4:	4602      	mov	r2, r0
 801c4f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4f8:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801c4fa:	4618      	mov	r0, r3
 801c4fc:	3730      	adds	r7, #48	@ 0x30
 801c4fe:	46bd      	mov	sp, r7
 801c500:	bd80      	pop	{r7, pc}

0801c502 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801c502:	b580      	push	{r7, lr}
 801c504:	b086      	sub	sp, #24
 801c506:	af00      	add	r7, sp, #0
 801c508:	6078      	str	r0, [r7, #4]
 801c50a:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801c50c:	687b      	ldr	r3, [r7, #4]
 801c50e:	6819      	ldr	r1, [r3, #0]
 801c510:	f107 030c 	add.w	r3, r7, #12
 801c514:	2200      	movs	r2, #0
 801c516:	4618      	mov	r0, r3
 801c518:	f7ed fc22 	bl	8009d60 <osMessageGet>

  if(event.status == osEventMessage)
 801c51c:	68fb      	ldr	r3, [r7, #12]
 801c51e:	2b10      	cmp	r3, #16
 801c520:	d105      	bne.n	801c52e <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801c522:	693b      	ldr	r3, [r7, #16]
 801c524:	461a      	mov	r2, r3
 801c526:	683b      	ldr	r3, [r7, #0]
 801c528:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801c52a:	2300      	movs	r3, #0
 801c52c:	e001      	b.n	801c532 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801c52e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  }
}
 801c532:	4618      	mov	r0, r3
 801c534:	3718      	adds	r7, #24
 801c536:	46bd      	mov	sp, r7
 801c538:	bd80      	pop	{r7, pc}

0801c53a <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801c53a:	b480      	push	{r7}
 801c53c:	b083      	sub	sp, #12
 801c53e:	af00      	add	r7, sp, #0
 801c540:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801c542:	687b      	ldr	r3, [r7, #4]
 801c544:	681b      	ldr	r3, [r3, #0]
 801c546:	2b00      	cmp	r3, #0
 801c548:	d101      	bne.n	801c54e <sys_mbox_valid+0x14>
    return 0;
 801c54a:	2300      	movs	r3, #0
 801c54c:	e000      	b.n	801c550 <sys_mbox_valid+0x16>
  else
    return 1;
 801c54e:	2301      	movs	r3, #1
}
 801c550:	4618      	mov	r0, r3
 801c552:	370c      	adds	r7, #12
 801c554:	46bd      	mov	sp, r7
 801c556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c55a:	4770      	bx	lr

0801c55c <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801c55c:	b480      	push	{r7}
 801c55e:	b083      	sub	sp, #12
 801c560:	af00      	add	r7, sp, #0
 801c562:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801c564:	687b      	ldr	r3, [r7, #4]
 801c566:	2200      	movs	r2, #0
 801c568:	601a      	str	r2, [r3, #0]
}
 801c56a:	bf00      	nop
 801c56c:	370c      	adds	r7, #12
 801c56e:	46bd      	mov	sp, r7
 801c570:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c574:	4770      	bx	lr

0801c576 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801c576:	b580      	push	{r7, lr}
 801c578:	b084      	sub	sp, #16
 801c57a:	af00      	add	r7, sp, #0
 801c57c:	6078      	str	r0, [r7, #4]
 801c57e:	460b      	mov	r3, r1
 801c580:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801c582:	2300      	movs	r3, #0
 801c584:	60bb      	str	r3, [r7, #8]
 801c586:	2300      	movs	r3, #0
 801c588:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801c58a:	f107 0308 	add.w	r3, r7, #8
 801c58e:	2101      	movs	r1, #1
 801c590:	4618      	mov	r0, r3
 801c592:	f7ed fab3 	bl	8009afc <osSemaphoreCreate>
 801c596:	4602      	mov	r2, r0
 801c598:	687b      	ldr	r3, [r7, #4]
 801c59a:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801c59c:	687b      	ldr	r3, [r7, #4]
 801c59e:	681b      	ldr	r3, [r3, #0]
 801c5a0:	2b00      	cmp	r3, #0
 801c5a2:	d102      	bne.n	801c5aa <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801c5a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c5a8:	e009      	b.n	801c5be <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801c5aa:	78fb      	ldrb	r3, [r7, #3]
 801c5ac:	2b00      	cmp	r3, #0
 801c5ae:	d105      	bne.n	801c5bc <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801c5b0:	687b      	ldr	r3, [r7, #4]
 801c5b2:	681b      	ldr	r3, [r3, #0]
 801c5b4:	2100      	movs	r1, #0
 801c5b6:	4618      	mov	r0, r3
 801c5b8:	f7ed fad2 	bl	8009b60 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801c5bc:	2300      	movs	r3, #0
}
 801c5be:	4618      	mov	r0, r3
 801c5c0:	3710      	adds	r7, #16
 801c5c2:	46bd      	mov	sp, r7
 801c5c4:	bd80      	pop	{r7, pc}

0801c5c6 <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801c5c6:	b580      	push	{r7, lr}
 801c5c8:	b084      	sub	sp, #16
 801c5ca:	af00      	add	r7, sp, #0
 801c5cc:	6078      	str	r0, [r7, #4]
 801c5ce:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801c5d0:	f7ed f97b 	bl	80098ca <osKernelSysTick>
 801c5d4:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801c5d6:	683b      	ldr	r3, [r7, #0]
 801c5d8:	2b00      	cmp	r3, #0
 801c5da:	d011      	beq.n	801c600 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801c5dc:	687b      	ldr	r3, [r7, #4]
 801c5de:	681b      	ldr	r3, [r3, #0]
 801c5e0:	6839      	ldr	r1, [r7, #0]
 801c5e2:	4618      	mov	r0, r3
 801c5e4:	f7ed fabc 	bl	8009b60 <osSemaphoreWait>
 801c5e8:	4603      	mov	r3, r0
 801c5ea:	2b00      	cmp	r3, #0
 801c5ec:	d105      	bne.n	801c5fa <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801c5ee:	f7ed f96c 	bl	80098ca <osKernelSysTick>
 801c5f2:	4602      	mov	r2, r0
 801c5f4:	68fb      	ldr	r3, [r7, #12]
 801c5f6:	1ad3      	subs	r3, r2, r3
 801c5f8:	e012      	b.n	801c620 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801c5fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c5fe:	e00f      	b.n	801c620 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801c600:	bf00      	nop
 801c602:	687b      	ldr	r3, [r7, #4]
 801c604:	681b      	ldr	r3, [r3, #0]
 801c606:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801c60a:	4618      	mov	r0, r3
 801c60c:	f7ed faa8 	bl	8009b60 <osSemaphoreWait>
 801c610:	4603      	mov	r3, r0
 801c612:	2b00      	cmp	r3, #0
 801c614:	d1f5      	bne.n	801c602 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801c616:	f7ed f958 	bl	80098ca <osKernelSysTick>
 801c61a:	4602      	mov	r2, r0
 801c61c:	68fb      	ldr	r3, [r7, #12]
 801c61e:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801c620:	4618      	mov	r0, r3
 801c622:	3710      	adds	r7, #16
 801c624:	46bd      	mov	sp, r7
 801c626:	bd80      	pop	{r7, pc}

0801c628 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801c628:	b580      	push	{r7, lr}
 801c62a:	b082      	sub	sp, #8
 801c62c:	af00      	add	r7, sp, #0
 801c62e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801c630:	687b      	ldr	r3, [r7, #4]
 801c632:	681b      	ldr	r3, [r3, #0]
 801c634:	4618      	mov	r0, r3
 801c636:	f7ed fae1 	bl	8009bfc <osSemaphoreRelease>
}
 801c63a:	bf00      	nop
 801c63c:	3708      	adds	r7, #8
 801c63e:	46bd      	mov	sp, r7
 801c640:	bd80      	pop	{r7, pc}

0801c642 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801c642:	b580      	push	{r7, lr}
 801c644:	b082      	sub	sp, #8
 801c646:	af00      	add	r7, sp, #0
 801c648:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801c64a:	687b      	ldr	r3, [r7, #4]
 801c64c:	681b      	ldr	r3, [r3, #0]
 801c64e:	4618      	mov	r0, r3
 801c650:	f7ed fb0a 	bl	8009c68 <osSemaphoreDelete>
}
 801c654:	bf00      	nop
 801c656:	3708      	adds	r7, #8
 801c658:	46bd      	mov	sp, r7
 801c65a:	bd80      	pop	{r7, pc}

0801c65c <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801c65c:	b480      	push	{r7}
 801c65e:	b083      	sub	sp, #12
 801c660:	af00      	add	r7, sp, #0
 801c662:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801c664:	687b      	ldr	r3, [r7, #4]
 801c666:	681b      	ldr	r3, [r3, #0]
 801c668:	2b00      	cmp	r3, #0
 801c66a:	d101      	bne.n	801c670 <sys_sem_valid+0x14>
    return 0;
 801c66c:	2300      	movs	r3, #0
 801c66e:	e000      	b.n	801c672 <sys_sem_valid+0x16>
  else
    return 1;
 801c670:	2301      	movs	r3, #1
}
 801c672:	4618      	mov	r0, r3
 801c674:	370c      	adds	r7, #12
 801c676:	46bd      	mov	sp, r7
 801c678:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c67c:	4770      	bx	lr

0801c67e <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801c67e:	b480      	push	{r7}
 801c680:	b083      	sub	sp, #12
 801c682:	af00      	add	r7, sp, #0
 801c684:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801c686:	687b      	ldr	r3, [r7, #4]
 801c688:	2200      	movs	r2, #0
 801c68a:	601a      	str	r2, [r3, #0]
}
 801c68c:	bf00      	nop
 801c68e:	370c      	adds	r7, #12
 801c690:	46bd      	mov	sp, r7
 801c692:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c696:	4770      	bx	lr

0801c698 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801c698:	b580      	push	{r7, lr}
 801c69a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801c69c:	4803      	ldr	r0, [pc, #12]	@ (801c6ac <sys_init+0x14>)
 801c69e:	f7ed f990 	bl	80099c2 <osMutexCreate>
 801c6a2:	4603      	mov	r3, r0
 801c6a4:	4a02      	ldr	r2, [pc, #8]	@ (801c6b0 <sys_init+0x18>)
 801c6a6:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801c6a8:	bf00      	nop
 801c6aa:	bd80      	pop	{r7, pc}
 801c6ac:	08024dd4 	.word	0x08024dd4
 801c6b0:	2000f49c 	.word	0x2000f49c

0801c6b4 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801c6b4:	b580      	push	{r7, lr}
 801c6b6:	b084      	sub	sp, #16
 801c6b8:	af00      	add	r7, sp, #0
 801c6ba:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801c6bc:	2300      	movs	r3, #0
 801c6be:	60bb      	str	r3, [r7, #8]
 801c6c0:	2300      	movs	r3, #0
 801c6c2:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801c6c4:	f107 0308 	add.w	r3, r7, #8
 801c6c8:	4618      	mov	r0, r3
 801c6ca:	f7ed f97a 	bl	80099c2 <osMutexCreate>
 801c6ce:	4602      	mov	r2, r0
 801c6d0:	687b      	ldr	r3, [r7, #4]
 801c6d2:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801c6d4:	687b      	ldr	r3, [r7, #4]
 801c6d6:	681b      	ldr	r3, [r3, #0]
 801c6d8:	2b00      	cmp	r3, #0
 801c6da:	d102      	bne.n	801c6e2 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801c6dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c6e0:	e000      	b.n	801c6e4 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801c6e2:	2300      	movs	r3, #0
}
 801c6e4:	4618      	mov	r0, r3
 801c6e6:	3710      	adds	r7, #16
 801c6e8:	46bd      	mov	sp, r7
 801c6ea:	bd80      	pop	{r7, pc}

0801c6ec <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801c6ec:	b580      	push	{r7, lr}
 801c6ee:	b082      	sub	sp, #8
 801c6f0:	af00      	add	r7, sp, #0
 801c6f2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801c6f4:	687b      	ldr	r3, [r7, #4]
 801c6f6:	681b      	ldr	r3, [r3, #0]
 801c6f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801c6fc:	4618      	mov	r0, r3
 801c6fe:	f7ed f979 	bl	80099f4 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801c702:	bf00      	nop
 801c704:	3708      	adds	r7, #8
 801c706:	46bd      	mov	sp, r7
 801c708:	bd80      	pop	{r7, pc}

0801c70a <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801c70a:	b580      	push	{r7, lr}
 801c70c:	b082      	sub	sp, #8
 801c70e:	af00      	add	r7, sp, #0
 801c710:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801c712:	687b      	ldr	r3, [r7, #4]
 801c714:	681b      	ldr	r3, [r3, #0]
 801c716:	4618      	mov	r0, r3
 801c718:	f7ed f9ba 	bl	8009a90 <osMutexRelease>
}
 801c71c:	bf00      	nop
 801c71e:	3708      	adds	r7, #8
 801c720:	46bd      	mov	sp, r7
 801c722:	bd80      	pop	{r7, pc}

0801c724 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801c724:	b580      	push	{r7, lr}
 801c726:	b08c      	sub	sp, #48	@ 0x30
 801c728:	af00      	add	r7, sp, #0
 801c72a:	60f8      	str	r0, [r7, #12]
 801c72c:	60b9      	str	r1, [r7, #8]
 801c72e:	607a      	str	r2, [r7, #4]
 801c730:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801c732:	f107 0314 	add.w	r3, r7, #20
 801c736:	2200      	movs	r2, #0
 801c738:	601a      	str	r2, [r3, #0]
 801c73a:	605a      	str	r2, [r3, #4]
 801c73c:	609a      	str	r2, [r3, #8]
 801c73e:	60da      	str	r2, [r3, #12]
 801c740:	611a      	str	r2, [r3, #16]
 801c742:	615a      	str	r2, [r3, #20]
 801c744:	619a      	str	r2, [r3, #24]
 801c746:	68fb      	ldr	r3, [r7, #12]
 801c748:	617b      	str	r3, [r7, #20]
 801c74a:	68bb      	ldr	r3, [r7, #8]
 801c74c:	61bb      	str	r3, [r7, #24]
 801c74e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c750:	b21b      	sxth	r3, r3
 801c752:	83bb      	strh	r3, [r7, #28]
 801c754:	683b      	ldr	r3, [r7, #0]
 801c756:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801c758:	f107 0314 	add.w	r3, r7, #20
 801c75c:	6879      	ldr	r1, [r7, #4]
 801c75e:	4618      	mov	r0, r3
 801c760:	f7ed f8c3 	bl	80098ea <osThreadCreate>
 801c764:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801c766:	4618      	mov	r0, r3
 801c768:	3730      	adds	r7, #48	@ 0x30
 801c76a:	46bd      	mov	sp, r7
 801c76c:	bd80      	pop	{r7, pc}
	...

0801c770 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801c770:	b580      	push	{r7, lr}
 801c772:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801c774:	4b04      	ldr	r3, [pc, #16]	@ (801c788 <sys_arch_protect+0x18>)
 801c776:	681b      	ldr	r3, [r3, #0]
 801c778:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801c77c:	4618      	mov	r0, r3
 801c77e:	f7ed f939 	bl	80099f4 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801c782:	2301      	movs	r3, #1
}
 801c784:	4618      	mov	r0, r3
 801c786:	bd80      	pop	{r7, pc}
 801c788:	2000f49c 	.word	0x2000f49c

0801c78c <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801c78c:	b580      	push	{r7, lr}
 801c78e:	b082      	sub	sp, #8
 801c790:	af00      	add	r7, sp, #0
 801c792:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801c794:	4b04      	ldr	r3, [pc, #16]	@ (801c7a8 <sys_arch_unprotect+0x1c>)
 801c796:	681b      	ldr	r3, [r3, #0]
 801c798:	4618      	mov	r0, r3
 801c79a:	f7ed f979 	bl	8009a90 <osMutexRelease>
}
 801c79e:	bf00      	nop
 801c7a0:	3708      	adds	r7, #8
 801c7a2:	46bd      	mov	sp, r7
 801c7a4:	bd80      	pop	{r7, pc}
 801c7a6:	bf00      	nop
 801c7a8:	2000f49c 	.word	0x2000f49c

0801c7ac <atoi>:
 801c7ac:	220a      	movs	r2, #10
 801c7ae:	2100      	movs	r1, #0
 801c7b0:	f001 bdf8 	b.w	801e3a4 <strtol>

0801c7b4 <__cvt>:
 801c7b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c7b6:	ed2d 8b02 	vpush	{d8}
 801c7ba:	eeb0 8b40 	vmov.f64	d8, d0
 801c7be:	b085      	sub	sp, #20
 801c7c0:	4617      	mov	r7, r2
 801c7c2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801c7c4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801c7c6:	ee18 2a90 	vmov	r2, s17
 801c7ca:	f025 0520 	bic.w	r5, r5, #32
 801c7ce:	2a00      	cmp	r2, #0
 801c7d0:	bfb6      	itet	lt
 801c7d2:	222d      	movlt	r2, #45	@ 0x2d
 801c7d4:	2200      	movge	r2, #0
 801c7d6:	eeb1 8b40 	vneglt.f64	d8, d0
 801c7da:	2d46      	cmp	r5, #70	@ 0x46
 801c7dc:	460c      	mov	r4, r1
 801c7de:	701a      	strb	r2, [r3, #0]
 801c7e0:	d004      	beq.n	801c7ec <__cvt+0x38>
 801c7e2:	2d45      	cmp	r5, #69	@ 0x45
 801c7e4:	d100      	bne.n	801c7e8 <__cvt+0x34>
 801c7e6:	3401      	adds	r4, #1
 801c7e8:	2102      	movs	r1, #2
 801c7ea:	e000      	b.n	801c7ee <__cvt+0x3a>
 801c7ec:	2103      	movs	r1, #3
 801c7ee:	ab03      	add	r3, sp, #12
 801c7f0:	9301      	str	r3, [sp, #4]
 801c7f2:	ab02      	add	r3, sp, #8
 801c7f4:	9300      	str	r3, [sp, #0]
 801c7f6:	4622      	mov	r2, r4
 801c7f8:	4633      	mov	r3, r6
 801c7fa:	eeb0 0b48 	vmov.f64	d0, d8
 801c7fe:	f001 ffb7 	bl	801e770 <_dtoa_r>
 801c802:	2d47      	cmp	r5, #71	@ 0x47
 801c804:	d114      	bne.n	801c830 <__cvt+0x7c>
 801c806:	07fb      	lsls	r3, r7, #31
 801c808:	d50a      	bpl.n	801c820 <__cvt+0x6c>
 801c80a:	1902      	adds	r2, r0, r4
 801c80c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c814:	bf08      	it	eq
 801c816:	9203      	streq	r2, [sp, #12]
 801c818:	2130      	movs	r1, #48	@ 0x30
 801c81a:	9b03      	ldr	r3, [sp, #12]
 801c81c:	4293      	cmp	r3, r2
 801c81e:	d319      	bcc.n	801c854 <__cvt+0xa0>
 801c820:	9b03      	ldr	r3, [sp, #12]
 801c822:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c824:	1a1b      	subs	r3, r3, r0
 801c826:	6013      	str	r3, [r2, #0]
 801c828:	b005      	add	sp, #20
 801c82a:	ecbd 8b02 	vpop	{d8}
 801c82e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c830:	2d46      	cmp	r5, #70	@ 0x46
 801c832:	eb00 0204 	add.w	r2, r0, r4
 801c836:	d1e9      	bne.n	801c80c <__cvt+0x58>
 801c838:	7803      	ldrb	r3, [r0, #0]
 801c83a:	2b30      	cmp	r3, #48	@ 0x30
 801c83c:	d107      	bne.n	801c84e <__cvt+0x9a>
 801c83e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c846:	bf1c      	itt	ne
 801c848:	f1c4 0401 	rsbne	r4, r4, #1
 801c84c:	6034      	strne	r4, [r6, #0]
 801c84e:	6833      	ldr	r3, [r6, #0]
 801c850:	441a      	add	r2, r3
 801c852:	e7db      	b.n	801c80c <__cvt+0x58>
 801c854:	1c5c      	adds	r4, r3, #1
 801c856:	9403      	str	r4, [sp, #12]
 801c858:	7019      	strb	r1, [r3, #0]
 801c85a:	e7de      	b.n	801c81a <__cvt+0x66>

0801c85c <__exponent>:
 801c85c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c85e:	2900      	cmp	r1, #0
 801c860:	bfba      	itte	lt
 801c862:	4249      	neglt	r1, r1
 801c864:	232d      	movlt	r3, #45	@ 0x2d
 801c866:	232b      	movge	r3, #43	@ 0x2b
 801c868:	2909      	cmp	r1, #9
 801c86a:	7002      	strb	r2, [r0, #0]
 801c86c:	7043      	strb	r3, [r0, #1]
 801c86e:	dd29      	ble.n	801c8c4 <__exponent+0x68>
 801c870:	f10d 0307 	add.w	r3, sp, #7
 801c874:	461d      	mov	r5, r3
 801c876:	270a      	movs	r7, #10
 801c878:	461a      	mov	r2, r3
 801c87a:	fbb1 f6f7 	udiv	r6, r1, r7
 801c87e:	fb07 1416 	mls	r4, r7, r6, r1
 801c882:	3430      	adds	r4, #48	@ 0x30
 801c884:	f802 4c01 	strb.w	r4, [r2, #-1]
 801c888:	460c      	mov	r4, r1
 801c88a:	2c63      	cmp	r4, #99	@ 0x63
 801c88c:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801c890:	4631      	mov	r1, r6
 801c892:	dcf1      	bgt.n	801c878 <__exponent+0x1c>
 801c894:	3130      	adds	r1, #48	@ 0x30
 801c896:	1e94      	subs	r4, r2, #2
 801c898:	f803 1c01 	strb.w	r1, [r3, #-1]
 801c89c:	1c41      	adds	r1, r0, #1
 801c89e:	4623      	mov	r3, r4
 801c8a0:	42ab      	cmp	r3, r5
 801c8a2:	d30a      	bcc.n	801c8ba <__exponent+0x5e>
 801c8a4:	f10d 0309 	add.w	r3, sp, #9
 801c8a8:	1a9b      	subs	r3, r3, r2
 801c8aa:	42ac      	cmp	r4, r5
 801c8ac:	bf88      	it	hi
 801c8ae:	2300      	movhi	r3, #0
 801c8b0:	3302      	adds	r3, #2
 801c8b2:	4403      	add	r3, r0
 801c8b4:	1a18      	subs	r0, r3, r0
 801c8b6:	b003      	add	sp, #12
 801c8b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c8ba:	f813 6b01 	ldrb.w	r6, [r3], #1
 801c8be:	f801 6f01 	strb.w	r6, [r1, #1]!
 801c8c2:	e7ed      	b.n	801c8a0 <__exponent+0x44>
 801c8c4:	2330      	movs	r3, #48	@ 0x30
 801c8c6:	3130      	adds	r1, #48	@ 0x30
 801c8c8:	7083      	strb	r3, [r0, #2]
 801c8ca:	70c1      	strb	r1, [r0, #3]
 801c8cc:	1d03      	adds	r3, r0, #4
 801c8ce:	e7f1      	b.n	801c8b4 <__exponent+0x58>

0801c8d0 <_printf_float>:
 801c8d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8d4:	b08d      	sub	sp, #52	@ 0x34
 801c8d6:	460c      	mov	r4, r1
 801c8d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801c8dc:	4616      	mov	r6, r2
 801c8de:	461f      	mov	r7, r3
 801c8e0:	4605      	mov	r5, r0
 801c8e2:	f001 fe21 	bl	801e528 <_localeconv_r>
 801c8e6:	f8d0 b000 	ldr.w	fp, [r0]
 801c8ea:	4658      	mov	r0, fp
 801c8ec:	f7e3 fcf8 	bl	80002e0 <strlen>
 801c8f0:	2300      	movs	r3, #0
 801c8f2:	930a      	str	r3, [sp, #40]	@ 0x28
 801c8f4:	f8d8 3000 	ldr.w	r3, [r8]
 801c8f8:	f894 9018 	ldrb.w	r9, [r4, #24]
 801c8fc:	6822      	ldr	r2, [r4, #0]
 801c8fe:	9005      	str	r0, [sp, #20]
 801c900:	3307      	adds	r3, #7
 801c902:	f023 0307 	bic.w	r3, r3, #7
 801c906:	f103 0108 	add.w	r1, r3, #8
 801c90a:	f8c8 1000 	str.w	r1, [r8]
 801c90e:	ed93 0b00 	vldr	d0, [r3]
 801c912:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801cb70 <_printf_float+0x2a0>
 801c916:	eeb0 7bc0 	vabs.f64	d7, d0
 801c91a:	eeb4 7b46 	vcmp.f64	d7, d6
 801c91e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c922:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801c926:	dd24      	ble.n	801c972 <_printf_float+0xa2>
 801c928:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801c92c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c930:	d502      	bpl.n	801c938 <_printf_float+0x68>
 801c932:	232d      	movs	r3, #45	@ 0x2d
 801c934:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c938:	498f      	ldr	r1, [pc, #572]	@ (801cb78 <_printf_float+0x2a8>)
 801c93a:	4b90      	ldr	r3, [pc, #576]	@ (801cb7c <_printf_float+0x2ac>)
 801c93c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801c940:	bf8c      	ite	hi
 801c942:	4688      	movhi	r8, r1
 801c944:	4698      	movls	r8, r3
 801c946:	f022 0204 	bic.w	r2, r2, #4
 801c94a:	2303      	movs	r3, #3
 801c94c:	6123      	str	r3, [r4, #16]
 801c94e:	6022      	str	r2, [r4, #0]
 801c950:	f04f 0a00 	mov.w	sl, #0
 801c954:	9700      	str	r7, [sp, #0]
 801c956:	4633      	mov	r3, r6
 801c958:	aa0b      	add	r2, sp, #44	@ 0x2c
 801c95a:	4621      	mov	r1, r4
 801c95c:	4628      	mov	r0, r5
 801c95e:	f000 f9d1 	bl	801cd04 <_printf_common>
 801c962:	3001      	adds	r0, #1
 801c964:	f040 8089 	bne.w	801ca7a <_printf_float+0x1aa>
 801c968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c96c:	b00d      	add	sp, #52	@ 0x34
 801c96e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c972:	eeb4 0b40 	vcmp.f64	d0, d0
 801c976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c97a:	d709      	bvc.n	801c990 <_printf_float+0xc0>
 801c97c:	ee10 3a90 	vmov	r3, s1
 801c980:	2b00      	cmp	r3, #0
 801c982:	bfbc      	itt	lt
 801c984:	232d      	movlt	r3, #45	@ 0x2d
 801c986:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801c98a:	497d      	ldr	r1, [pc, #500]	@ (801cb80 <_printf_float+0x2b0>)
 801c98c:	4b7d      	ldr	r3, [pc, #500]	@ (801cb84 <_printf_float+0x2b4>)
 801c98e:	e7d5      	b.n	801c93c <_printf_float+0x6c>
 801c990:	6863      	ldr	r3, [r4, #4]
 801c992:	1c59      	adds	r1, r3, #1
 801c994:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801c998:	d139      	bne.n	801ca0e <_printf_float+0x13e>
 801c99a:	2306      	movs	r3, #6
 801c99c:	6063      	str	r3, [r4, #4]
 801c99e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801c9a2:	2300      	movs	r3, #0
 801c9a4:	6022      	str	r2, [r4, #0]
 801c9a6:	9303      	str	r3, [sp, #12]
 801c9a8:	ab0a      	add	r3, sp, #40	@ 0x28
 801c9aa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801c9ae:	ab09      	add	r3, sp, #36	@ 0x24
 801c9b0:	9300      	str	r3, [sp, #0]
 801c9b2:	6861      	ldr	r1, [r4, #4]
 801c9b4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801c9b8:	4628      	mov	r0, r5
 801c9ba:	f7ff fefb 	bl	801c7b4 <__cvt>
 801c9be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801c9c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c9c4:	4680      	mov	r8, r0
 801c9c6:	d129      	bne.n	801ca1c <_printf_float+0x14c>
 801c9c8:	1cc8      	adds	r0, r1, #3
 801c9ca:	db02      	blt.n	801c9d2 <_printf_float+0x102>
 801c9cc:	6863      	ldr	r3, [r4, #4]
 801c9ce:	4299      	cmp	r1, r3
 801c9d0:	dd41      	ble.n	801ca56 <_printf_float+0x186>
 801c9d2:	f1a9 0902 	sub.w	r9, r9, #2
 801c9d6:	fa5f f989 	uxtb.w	r9, r9
 801c9da:	3901      	subs	r1, #1
 801c9dc:	464a      	mov	r2, r9
 801c9de:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801c9e2:	9109      	str	r1, [sp, #36]	@ 0x24
 801c9e4:	f7ff ff3a 	bl	801c85c <__exponent>
 801c9e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c9ea:	1813      	adds	r3, r2, r0
 801c9ec:	2a01      	cmp	r2, #1
 801c9ee:	4682      	mov	sl, r0
 801c9f0:	6123      	str	r3, [r4, #16]
 801c9f2:	dc02      	bgt.n	801c9fa <_printf_float+0x12a>
 801c9f4:	6822      	ldr	r2, [r4, #0]
 801c9f6:	07d2      	lsls	r2, r2, #31
 801c9f8:	d501      	bpl.n	801c9fe <_printf_float+0x12e>
 801c9fa:	3301      	adds	r3, #1
 801c9fc:	6123      	str	r3, [r4, #16]
 801c9fe:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801ca02:	2b00      	cmp	r3, #0
 801ca04:	d0a6      	beq.n	801c954 <_printf_float+0x84>
 801ca06:	232d      	movs	r3, #45	@ 0x2d
 801ca08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ca0c:	e7a2      	b.n	801c954 <_printf_float+0x84>
 801ca0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801ca12:	d1c4      	bne.n	801c99e <_printf_float+0xce>
 801ca14:	2b00      	cmp	r3, #0
 801ca16:	d1c2      	bne.n	801c99e <_printf_float+0xce>
 801ca18:	2301      	movs	r3, #1
 801ca1a:	e7bf      	b.n	801c99c <_printf_float+0xcc>
 801ca1c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801ca20:	d9db      	bls.n	801c9da <_printf_float+0x10a>
 801ca22:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801ca26:	d118      	bne.n	801ca5a <_printf_float+0x18a>
 801ca28:	2900      	cmp	r1, #0
 801ca2a:	6863      	ldr	r3, [r4, #4]
 801ca2c:	dd0b      	ble.n	801ca46 <_printf_float+0x176>
 801ca2e:	6121      	str	r1, [r4, #16]
 801ca30:	b913      	cbnz	r3, 801ca38 <_printf_float+0x168>
 801ca32:	6822      	ldr	r2, [r4, #0]
 801ca34:	07d0      	lsls	r0, r2, #31
 801ca36:	d502      	bpl.n	801ca3e <_printf_float+0x16e>
 801ca38:	3301      	adds	r3, #1
 801ca3a:	440b      	add	r3, r1
 801ca3c:	6123      	str	r3, [r4, #16]
 801ca3e:	65a1      	str	r1, [r4, #88]	@ 0x58
 801ca40:	f04f 0a00 	mov.w	sl, #0
 801ca44:	e7db      	b.n	801c9fe <_printf_float+0x12e>
 801ca46:	b913      	cbnz	r3, 801ca4e <_printf_float+0x17e>
 801ca48:	6822      	ldr	r2, [r4, #0]
 801ca4a:	07d2      	lsls	r2, r2, #31
 801ca4c:	d501      	bpl.n	801ca52 <_printf_float+0x182>
 801ca4e:	3302      	adds	r3, #2
 801ca50:	e7f4      	b.n	801ca3c <_printf_float+0x16c>
 801ca52:	2301      	movs	r3, #1
 801ca54:	e7f2      	b.n	801ca3c <_printf_float+0x16c>
 801ca56:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801ca5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ca5c:	4299      	cmp	r1, r3
 801ca5e:	db05      	blt.n	801ca6c <_printf_float+0x19c>
 801ca60:	6823      	ldr	r3, [r4, #0]
 801ca62:	6121      	str	r1, [r4, #16]
 801ca64:	07d8      	lsls	r0, r3, #31
 801ca66:	d5ea      	bpl.n	801ca3e <_printf_float+0x16e>
 801ca68:	1c4b      	adds	r3, r1, #1
 801ca6a:	e7e7      	b.n	801ca3c <_printf_float+0x16c>
 801ca6c:	2900      	cmp	r1, #0
 801ca6e:	bfd4      	ite	le
 801ca70:	f1c1 0202 	rsble	r2, r1, #2
 801ca74:	2201      	movgt	r2, #1
 801ca76:	4413      	add	r3, r2
 801ca78:	e7e0      	b.n	801ca3c <_printf_float+0x16c>
 801ca7a:	6823      	ldr	r3, [r4, #0]
 801ca7c:	055a      	lsls	r2, r3, #21
 801ca7e:	d407      	bmi.n	801ca90 <_printf_float+0x1c0>
 801ca80:	6923      	ldr	r3, [r4, #16]
 801ca82:	4642      	mov	r2, r8
 801ca84:	4631      	mov	r1, r6
 801ca86:	4628      	mov	r0, r5
 801ca88:	47b8      	blx	r7
 801ca8a:	3001      	adds	r0, #1
 801ca8c:	d12a      	bne.n	801cae4 <_printf_float+0x214>
 801ca8e:	e76b      	b.n	801c968 <_printf_float+0x98>
 801ca90:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801ca94:	f240 80e0 	bls.w	801cc58 <_printf_float+0x388>
 801ca98:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801ca9c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801caa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801caa4:	d133      	bne.n	801cb0e <_printf_float+0x23e>
 801caa6:	4a38      	ldr	r2, [pc, #224]	@ (801cb88 <_printf_float+0x2b8>)
 801caa8:	2301      	movs	r3, #1
 801caaa:	4631      	mov	r1, r6
 801caac:	4628      	mov	r0, r5
 801caae:	47b8      	blx	r7
 801cab0:	3001      	adds	r0, #1
 801cab2:	f43f af59 	beq.w	801c968 <_printf_float+0x98>
 801cab6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801caba:	4543      	cmp	r3, r8
 801cabc:	db02      	blt.n	801cac4 <_printf_float+0x1f4>
 801cabe:	6823      	ldr	r3, [r4, #0]
 801cac0:	07d8      	lsls	r0, r3, #31
 801cac2:	d50f      	bpl.n	801cae4 <_printf_float+0x214>
 801cac4:	9b05      	ldr	r3, [sp, #20]
 801cac6:	465a      	mov	r2, fp
 801cac8:	4631      	mov	r1, r6
 801caca:	4628      	mov	r0, r5
 801cacc:	47b8      	blx	r7
 801cace:	3001      	adds	r0, #1
 801cad0:	f43f af4a 	beq.w	801c968 <_printf_float+0x98>
 801cad4:	f04f 0900 	mov.w	r9, #0
 801cad8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801cadc:	f104 0a1a 	add.w	sl, r4, #26
 801cae0:	45c8      	cmp	r8, r9
 801cae2:	dc09      	bgt.n	801caf8 <_printf_float+0x228>
 801cae4:	6823      	ldr	r3, [r4, #0]
 801cae6:	079b      	lsls	r3, r3, #30
 801cae8:	f100 8107 	bmi.w	801ccfa <_printf_float+0x42a>
 801caec:	68e0      	ldr	r0, [r4, #12]
 801caee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801caf0:	4298      	cmp	r0, r3
 801caf2:	bfb8      	it	lt
 801caf4:	4618      	movlt	r0, r3
 801caf6:	e739      	b.n	801c96c <_printf_float+0x9c>
 801caf8:	2301      	movs	r3, #1
 801cafa:	4652      	mov	r2, sl
 801cafc:	4631      	mov	r1, r6
 801cafe:	4628      	mov	r0, r5
 801cb00:	47b8      	blx	r7
 801cb02:	3001      	adds	r0, #1
 801cb04:	f43f af30 	beq.w	801c968 <_printf_float+0x98>
 801cb08:	f109 0901 	add.w	r9, r9, #1
 801cb0c:	e7e8      	b.n	801cae0 <_printf_float+0x210>
 801cb0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cb10:	2b00      	cmp	r3, #0
 801cb12:	dc3b      	bgt.n	801cb8c <_printf_float+0x2bc>
 801cb14:	4a1c      	ldr	r2, [pc, #112]	@ (801cb88 <_printf_float+0x2b8>)
 801cb16:	2301      	movs	r3, #1
 801cb18:	4631      	mov	r1, r6
 801cb1a:	4628      	mov	r0, r5
 801cb1c:	47b8      	blx	r7
 801cb1e:	3001      	adds	r0, #1
 801cb20:	f43f af22 	beq.w	801c968 <_printf_float+0x98>
 801cb24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801cb28:	ea59 0303 	orrs.w	r3, r9, r3
 801cb2c:	d102      	bne.n	801cb34 <_printf_float+0x264>
 801cb2e:	6823      	ldr	r3, [r4, #0]
 801cb30:	07d9      	lsls	r1, r3, #31
 801cb32:	d5d7      	bpl.n	801cae4 <_printf_float+0x214>
 801cb34:	9b05      	ldr	r3, [sp, #20]
 801cb36:	465a      	mov	r2, fp
 801cb38:	4631      	mov	r1, r6
 801cb3a:	4628      	mov	r0, r5
 801cb3c:	47b8      	blx	r7
 801cb3e:	3001      	adds	r0, #1
 801cb40:	f43f af12 	beq.w	801c968 <_printf_float+0x98>
 801cb44:	f04f 0a00 	mov.w	sl, #0
 801cb48:	f104 0b1a 	add.w	fp, r4, #26
 801cb4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cb4e:	425b      	negs	r3, r3
 801cb50:	4553      	cmp	r3, sl
 801cb52:	dc01      	bgt.n	801cb58 <_printf_float+0x288>
 801cb54:	464b      	mov	r3, r9
 801cb56:	e794      	b.n	801ca82 <_printf_float+0x1b2>
 801cb58:	2301      	movs	r3, #1
 801cb5a:	465a      	mov	r2, fp
 801cb5c:	4631      	mov	r1, r6
 801cb5e:	4628      	mov	r0, r5
 801cb60:	47b8      	blx	r7
 801cb62:	3001      	adds	r0, #1
 801cb64:	f43f af00 	beq.w	801c968 <_printf_float+0x98>
 801cb68:	f10a 0a01 	add.w	sl, sl, #1
 801cb6c:	e7ee      	b.n	801cb4c <_printf_float+0x27c>
 801cb6e:	bf00      	nop
 801cb70:	ffffffff 	.word	0xffffffff
 801cb74:	7fefffff 	.word	0x7fefffff
 801cb78:	08024de0 	.word	0x08024de0
 801cb7c:	08024ddc 	.word	0x08024ddc
 801cb80:	08024de8 	.word	0x08024de8
 801cb84:	08024de4 	.word	0x08024de4
 801cb88:	08024dec 	.word	0x08024dec
 801cb8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801cb8e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801cb92:	4553      	cmp	r3, sl
 801cb94:	bfa8      	it	ge
 801cb96:	4653      	movge	r3, sl
 801cb98:	2b00      	cmp	r3, #0
 801cb9a:	4699      	mov	r9, r3
 801cb9c:	dc37      	bgt.n	801cc0e <_printf_float+0x33e>
 801cb9e:	2300      	movs	r3, #0
 801cba0:	9307      	str	r3, [sp, #28]
 801cba2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801cba6:	f104 021a 	add.w	r2, r4, #26
 801cbaa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801cbac:	9907      	ldr	r1, [sp, #28]
 801cbae:	9306      	str	r3, [sp, #24]
 801cbb0:	eba3 0309 	sub.w	r3, r3, r9
 801cbb4:	428b      	cmp	r3, r1
 801cbb6:	dc31      	bgt.n	801cc1c <_printf_float+0x34c>
 801cbb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cbba:	459a      	cmp	sl, r3
 801cbbc:	dc3b      	bgt.n	801cc36 <_printf_float+0x366>
 801cbbe:	6823      	ldr	r3, [r4, #0]
 801cbc0:	07da      	lsls	r2, r3, #31
 801cbc2:	d438      	bmi.n	801cc36 <_printf_float+0x366>
 801cbc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cbc6:	ebaa 0903 	sub.w	r9, sl, r3
 801cbca:	9b06      	ldr	r3, [sp, #24]
 801cbcc:	ebaa 0303 	sub.w	r3, sl, r3
 801cbd0:	4599      	cmp	r9, r3
 801cbd2:	bfa8      	it	ge
 801cbd4:	4699      	movge	r9, r3
 801cbd6:	f1b9 0f00 	cmp.w	r9, #0
 801cbda:	dc34      	bgt.n	801cc46 <_printf_float+0x376>
 801cbdc:	f04f 0800 	mov.w	r8, #0
 801cbe0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801cbe4:	f104 0b1a 	add.w	fp, r4, #26
 801cbe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cbea:	ebaa 0303 	sub.w	r3, sl, r3
 801cbee:	eba3 0309 	sub.w	r3, r3, r9
 801cbf2:	4543      	cmp	r3, r8
 801cbf4:	f77f af76 	ble.w	801cae4 <_printf_float+0x214>
 801cbf8:	2301      	movs	r3, #1
 801cbfa:	465a      	mov	r2, fp
 801cbfc:	4631      	mov	r1, r6
 801cbfe:	4628      	mov	r0, r5
 801cc00:	47b8      	blx	r7
 801cc02:	3001      	adds	r0, #1
 801cc04:	f43f aeb0 	beq.w	801c968 <_printf_float+0x98>
 801cc08:	f108 0801 	add.w	r8, r8, #1
 801cc0c:	e7ec      	b.n	801cbe8 <_printf_float+0x318>
 801cc0e:	4642      	mov	r2, r8
 801cc10:	4631      	mov	r1, r6
 801cc12:	4628      	mov	r0, r5
 801cc14:	47b8      	blx	r7
 801cc16:	3001      	adds	r0, #1
 801cc18:	d1c1      	bne.n	801cb9e <_printf_float+0x2ce>
 801cc1a:	e6a5      	b.n	801c968 <_printf_float+0x98>
 801cc1c:	2301      	movs	r3, #1
 801cc1e:	4631      	mov	r1, r6
 801cc20:	4628      	mov	r0, r5
 801cc22:	9206      	str	r2, [sp, #24]
 801cc24:	47b8      	blx	r7
 801cc26:	3001      	adds	r0, #1
 801cc28:	f43f ae9e 	beq.w	801c968 <_printf_float+0x98>
 801cc2c:	9b07      	ldr	r3, [sp, #28]
 801cc2e:	9a06      	ldr	r2, [sp, #24]
 801cc30:	3301      	adds	r3, #1
 801cc32:	9307      	str	r3, [sp, #28]
 801cc34:	e7b9      	b.n	801cbaa <_printf_float+0x2da>
 801cc36:	9b05      	ldr	r3, [sp, #20]
 801cc38:	465a      	mov	r2, fp
 801cc3a:	4631      	mov	r1, r6
 801cc3c:	4628      	mov	r0, r5
 801cc3e:	47b8      	blx	r7
 801cc40:	3001      	adds	r0, #1
 801cc42:	d1bf      	bne.n	801cbc4 <_printf_float+0x2f4>
 801cc44:	e690      	b.n	801c968 <_printf_float+0x98>
 801cc46:	9a06      	ldr	r2, [sp, #24]
 801cc48:	464b      	mov	r3, r9
 801cc4a:	4442      	add	r2, r8
 801cc4c:	4631      	mov	r1, r6
 801cc4e:	4628      	mov	r0, r5
 801cc50:	47b8      	blx	r7
 801cc52:	3001      	adds	r0, #1
 801cc54:	d1c2      	bne.n	801cbdc <_printf_float+0x30c>
 801cc56:	e687      	b.n	801c968 <_printf_float+0x98>
 801cc58:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801cc5c:	f1b9 0f01 	cmp.w	r9, #1
 801cc60:	dc01      	bgt.n	801cc66 <_printf_float+0x396>
 801cc62:	07db      	lsls	r3, r3, #31
 801cc64:	d536      	bpl.n	801ccd4 <_printf_float+0x404>
 801cc66:	2301      	movs	r3, #1
 801cc68:	4642      	mov	r2, r8
 801cc6a:	4631      	mov	r1, r6
 801cc6c:	4628      	mov	r0, r5
 801cc6e:	47b8      	blx	r7
 801cc70:	3001      	adds	r0, #1
 801cc72:	f43f ae79 	beq.w	801c968 <_printf_float+0x98>
 801cc76:	9b05      	ldr	r3, [sp, #20]
 801cc78:	465a      	mov	r2, fp
 801cc7a:	4631      	mov	r1, r6
 801cc7c:	4628      	mov	r0, r5
 801cc7e:	47b8      	blx	r7
 801cc80:	3001      	adds	r0, #1
 801cc82:	f43f ae71 	beq.w	801c968 <_printf_float+0x98>
 801cc86:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801cc8a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cc8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cc92:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 801cc96:	d018      	beq.n	801ccca <_printf_float+0x3fa>
 801cc98:	464b      	mov	r3, r9
 801cc9a:	f108 0201 	add.w	r2, r8, #1
 801cc9e:	4631      	mov	r1, r6
 801cca0:	4628      	mov	r0, r5
 801cca2:	47b8      	blx	r7
 801cca4:	3001      	adds	r0, #1
 801cca6:	d10c      	bne.n	801ccc2 <_printf_float+0x3f2>
 801cca8:	e65e      	b.n	801c968 <_printf_float+0x98>
 801ccaa:	2301      	movs	r3, #1
 801ccac:	465a      	mov	r2, fp
 801ccae:	4631      	mov	r1, r6
 801ccb0:	4628      	mov	r0, r5
 801ccb2:	47b8      	blx	r7
 801ccb4:	3001      	adds	r0, #1
 801ccb6:	f43f ae57 	beq.w	801c968 <_printf_float+0x98>
 801ccba:	f108 0801 	add.w	r8, r8, #1
 801ccbe:	45c8      	cmp	r8, r9
 801ccc0:	dbf3      	blt.n	801ccaa <_printf_float+0x3da>
 801ccc2:	4653      	mov	r3, sl
 801ccc4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801ccc8:	e6dc      	b.n	801ca84 <_printf_float+0x1b4>
 801ccca:	f04f 0800 	mov.w	r8, #0
 801ccce:	f104 0b1a 	add.w	fp, r4, #26
 801ccd2:	e7f4      	b.n	801ccbe <_printf_float+0x3ee>
 801ccd4:	2301      	movs	r3, #1
 801ccd6:	4642      	mov	r2, r8
 801ccd8:	e7e1      	b.n	801cc9e <_printf_float+0x3ce>
 801ccda:	2301      	movs	r3, #1
 801ccdc:	464a      	mov	r2, r9
 801ccde:	4631      	mov	r1, r6
 801cce0:	4628      	mov	r0, r5
 801cce2:	47b8      	blx	r7
 801cce4:	3001      	adds	r0, #1
 801cce6:	f43f ae3f 	beq.w	801c968 <_printf_float+0x98>
 801ccea:	f108 0801 	add.w	r8, r8, #1
 801ccee:	68e3      	ldr	r3, [r4, #12]
 801ccf0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801ccf2:	1a5b      	subs	r3, r3, r1
 801ccf4:	4543      	cmp	r3, r8
 801ccf6:	dcf0      	bgt.n	801ccda <_printf_float+0x40a>
 801ccf8:	e6f8      	b.n	801caec <_printf_float+0x21c>
 801ccfa:	f04f 0800 	mov.w	r8, #0
 801ccfe:	f104 0919 	add.w	r9, r4, #25
 801cd02:	e7f4      	b.n	801ccee <_printf_float+0x41e>

0801cd04 <_printf_common>:
 801cd04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cd08:	4616      	mov	r6, r2
 801cd0a:	4698      	mov	r8, r3
 801cd0c:	688a      	ldr	r2, [r1, #8]
 801cd0e:	690b      	ldr	r3, [r1, #16]
 801cd10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801cd14:	4293      	cmp	r3, r2
 801cd16:	bfb8      	it	lt
 801cd18:	4613      	movlt	r3, r2
 801cd1a:	6033      	str	r3, [r6, #0]
 801cd1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801cd20:	4607      	mov	r7, r0
 801cd22:	460c      	mov	r4, r1
 801cd24:	b10a      	cbz	r2, 801cd2a <_printf_common+0x26>
 801cd26:	3301      	adds	r3, #1
 801cd28:	6033      	str	r3, [r6, #0]
 801cd2a:	6823      	ldr	r3, [r4, #0]
 801cd2c:	0699      	lsls	r1, r3, #26
 801cd2e:	bf42      	ittt	mi
 801cd30:	6833      	ldrmi	r3, [r6, #0]
 801cd32:	3302      	addmi	r3, #2
 801cd34:	6033      	strmi	r3, [r6, #0]
 801cd36:	6825      	ldr	r5, [r4, #0]
 801cd38:	f015 0506 	ands.w	r5, r5, #6
 801cd3c:	d106      	bne.n	801cd4c <_printf_common+0x48>
 801cd3e:	f104 0a19 	add.w	sl, r4, #25
 801cd42:	68e3      	ldr	r3, [r4, #12]
 801cd44:	6832      	ldr	r2, [r6, #0]
 801cd46:	1a9b      	subs	r3, r3, r2
 801cd48:	42ab      	cmp	r3, r5
 801cd4a:	dc26      	bgt.n	801cd9a <_printf_common+0x96>
 801cd4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801cd50:	6822      	ldr	r2, [r4, #0]
 801cd52:	3b00      	subs	r3, #0
 801cd54:	bf18      	it	ne
 801cd56:	2301      	movne	r3, #1
 801cd58:	0692      	lsls	r2, r2, #26
 801cd5a:	d42b      	bmi.n	801cdb4 <_printf_common+0xb0>
 801cd5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801cd60:	4641      	mov	r1, r8
 801cd62:	4638      	mov	r0, r7
 801cd64:	47c8      	blx	r9
 801cd66:	3001      	adds	r0, #1
 801cd68:	d01e      	beq.n	801cda8 <_printf_common+0xa4>
 801cd6a:	6823      	ldr	r3, [r4, #0]
 801cd6c:	6922      	ldr	r2, [r4, #16]
 801cd6e:	f003 0306 	and.w	r3, r3, #6
 801cd72:	2b04      	cmp	r3, #4
 801cd74:	bf02      	ittt	eq
 801cd76:	68e5      	ldreq	r5, [r4, #12]
 801cd78:	6833      	ldreq	r3, [r6, #0]
 801cd7a:	1aed      	subeq	r5, r5, r3
 801cd7c:	68a3      	ldr	r3, [r4, #8]
 801cd7e:	bf0c      	ite	eq
 801cd80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801cd84:	2500      	movne	r5, #0
 801cd86:	4293      	cmp	r3, r2
 801cd88:	bfc4      	itt	gt
 801cd8a:	1a9b      	subgt	r3, r3, r2
 801cd8c:	18ed      	addgt	r5, r5, r3
 801cd8e:	2600      	movs	r6, #0
 801cd90:	341a      	adds	r4, #26
 801cd92:	42b5      	cmp	r5, r6
 801cd94:	d11a      	bne.n	801cdcc <_printf_common+0xc8>
 801cd96:	2000      	movs	r0, #0
 801cd98:	e008      	b.n	801cdac <_printf_common+0xa8>
 801cd9a:	2301      	movs	r3, #1
 801cd9c:	4652      	mov	r2, sl
 801cd9e:	4641      	mov	r1, r8
 801cda0:	4638      	mov	r0, r7
 801cda2:	47c8      	blx	r9
 801cda4:	3001      	adds	r0, #1
 801cda6:	d103      	bne.n	801cdb0 <_printf_common+0xac>
 801cda8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cdac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cdb0:	3501      	adds	r5, #1
 801cdb2:	e7c6      	b.n	801cd42 <_printf_common+0x3e>
 801cdb4:	18e1      	adds	r1, r4, r3
 801cdb6:	1c5a      	adds	r2, r3, #1
 801cdb8:	2030      	movs	r0, #48	@ 0x30
 801cdba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801cdbe:	4422      	add	r2, r4
 801cdc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801cdc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801cdc8:	3302      	adds	r3, #2
 801cdca:	e7c7      	b.n	801cd5c <_printf_common+0x58>
 801cdcc:	2301      	movs	r3, #1
 801cdce:	4622      	mov	r2, r4
 801cdd0:	4641      	mov	r1, r8
 801cdd2:	4638      	mov	r0, r7
 801cdd4:	47c8      	blx	r9
 801cdd6:	3001      	adds	r0, #1
 801cdd8:	d0e6      	beq.n	801cda8 <_printf_common+0xa4>
 801cdda:	3601      	adds	r6, #1
 801cddc:	e7d9      	b.n	801cd92 <_printf_common+0x8e>
	...

0801cde0 <_printf_i>:
 801cde0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801cde4:	7e0f      	ldrb	r7, [r1, #24]
 801cde6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801cde8:	2f78      	cmp	r7, #120	@ 0x78
 801cdea:	4691      	mov	r9, r2
 801cdec:	4680      	mov	r8, r0
 801cdee:	460c      	mov	r4, r1
 801cdf0:	469a      	mov	sl, r3
 801cdf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801cdf6:	d807      	bhi.n	801ce08 <_printf_i+0x28>
 801cdf8:	2f62      	cmp	r7, #98	@ 0x62
 801cdfa:	d80a      	bhi.n	801ce12 <_printf_i+0x32>
 801cdfc:	2f00      	cmp	r7, #0
 801cdfe:	f000 80d1 	beq.w	801cfa4 <_printf_i+0x1c4>
 801ce02:	2f58      	cmp	r7, #88	@ 0x58
 801ce04:	f000 80b8 	beq.w	801cf78 <_printf_i+0x198>
 801ce08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ce0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801ce10:	e03a      	b.n	801ce88 <_printf_i+0xa8>
 801ce12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801ce16:	2b15      	cmp	r3, #21
 801ce18:	d8f6      	bhi.n	801ce08 <_printf_i+0x28>
 801ce1a:	a101      	add	r1, pc, #4	@ (adr r1, 801ce20 <_printf_i+0x40>)
 801ce1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ce20:	0801ce79 	.word	0x0801ce79
 801ce24:	0801ce8d 	.word	0x0801ce8d
 801ce28:	0801ce09 	.word	0x0801ce09
 801ce2c:	0801ce09 	.word	0x0801ce09
 801ce30:	0801ce09 	.word	0x0801ce09
 801ce34:	0801ce09 	.word	0x0801ce09
 801ce38:	0801ce8d 	.word	0x0801ce8d
 801ce3c:	0801ce09 	.word	0x0801ce09
 801ce40:	0801ce09 	.word	0x0801ce09
 801ce44:	0801ce09 	.word	0x0801ce09
 801ce48:	0801ce09 	.word	0x0801ce09
 801ce4c:	0801cf8b 	.word	0x0801cf8b
 801ce50:	0801ceb7 	.word	0x0801ceb7
 801ce54:	0801cf45 	.word	0x0801cf45
 801ce58:	0801ce09 	.word	0x0801ce09
 801ce5c:	0801ce09 	.word	0x0801ce09
 801ce60:	0801cfad 	.word	0x0801cfad
 801ce64:	0801ce09 	.word	0x0801ce09
 801ce68:	0801ceb7 	.word	0x0801ceb7
 801ce6c:	0801ce09 	.word	0x0801ce09
 801ce70:	0801ce09 	.word	0x0801ce09
 801ce74:	0801cf4d 	.word	0x0801cf4d
 801ce78:	6833      	ldr	r3, [r6, #0]
 801ce7a:	1d1a      	adds	r2, r3, #4
 801ce7c:	681b      	ldr	r3, [r3, #0]
 801ce7e:	6032      	str	r2, [r6, #0]
 801ce80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ce84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ce88:	2301      	movs	r3, #1
 801ce8a:	e09c      	b.n	801cfc6 <_printf_i+0x1e6>
 801ce8c:	6833      	ldr	r3, [r6, #0]
 801ce8e:	6820      	ldr	r0, [r4, #0]
 801ce90:	1d19      	adds	r1, r3, #4
 801ce92:	6031      	str	r1, [r6, #0]
 801ce94:	0606      	lsls	r6, r0, #24
 801ce96:	d501      	bpl.n	801ce9c <_printf_i+0xbc>
 801ce98:	681d      	ldr	r5, [r3, #0]
 801ce9a:	e003      	b.n	801cea4 <_printf_i+0xc4>
 801ce9c:	0645      	lsls	r5, r0, #25
 801ce9e:	d5fb      	bpl.n	801ce98 <_printf_i+0xb8>
 801cea0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801cea4:	2d00      	cmp	r5, #0
 801cea6:	da03      	bge.n	801ceb0 <_printf_i+0xd0>
 801cea8:	232d      	movs	r3, #45	@ 0x2d
 801ceaa:	426d      	negs	r5, r5
 801ceac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ceb0:	4858      	ldr	r0, [pc, #352]	@ (801d014 <_printf_i+0x234>)
 801ceb2:	230a      	movs	r3, #10
 801ceb4:	e011      	b.n	801ceda <_printf_i+0xfa>
 801ceb6:	6821      	ldr	r1, [r4, #0]
 801ceb8:	6833      	ldr	r3, [r6, #0]
 801ceba:	0608      	lsls	r0, r1, #24
 801cebc:	f853 5b04 	ldr.w	r5, [r3], #4
 801cec0:	d402      	bmi.n	801cec8 <_printf_i+0xe8>
 801cec2:	0649      	lsls	r1, r1, #25
 801cec4:	bf48      	it	mi
 801cec6:	b2ad      	uxthmi	r5, r5
 801cec8:	2f6f      	cmp	r7, #111	@ 0x6f
 801ceca:	4852      	ldr	r0, [pc, #328]	@ (801d014 <_printf_i+0x234>)
 801cecc:	6033      	str	r3, [r6, #0]
 801cece:	bf14      	ite	ne
 801ced0:	230a      	movne	r3, #10
 801ced2:	2308      	moveq	r3, #8
 801ced4:	2100      	movs	r1, #0
 801ced6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ceda:	6866      	ldr	r6, [r4, #4]
 801cedc:	60a6      	str	r6, [r4, #8]
 801cede:	2e00      	cmp	r6, #0
 801cee0:	db05      	blt.n	801ceee <_printf_i+0x10e>
 801cee2:	6821      	ldr	r1, [r4, #0]
 801cee4:	432e      	orrs	r6, r5
 801cee6:	f021 0104 	bic.w	r1, r1, #4
 801ceea:	6021      	str	r1, [r4, #0]
 801ceec:	d04b      	beq.n	801cf86 <_printf_i+0x1a6>
 801ceee:	4616      	mov	r6, r2
 801cef0:	fbb5 f1f3 	udiv	r1, r5, r3
 801cef4:	fb03 5711 	mls	r7, r3, r1, r5
 801cef8:	5dc7      	ldrb	r7, [r0, r7]
 801cefa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801cefe:	462f      	mov	r7, r5
 801cf00:	42bb      	cmp	r3, r7
 801cf02:	460d      	mov	r5, r1
 801cf04:	d9f4      	bls.n	801cef0 <_printf_i+0x110>
 801cf06:	2b08      	cmp	r3, #8
 801cf08:	d10b      	bne.n	801cf22 <_printf_i+0x142>
 801cf0a:	6823      	ldr	r3, [r4, #0]
 801cf0c:	07df      	lsls	r7, r3, #31
 801cf0e:	d508      	bpl.n	801cf22 <_printf_i+0x142>
 801cf10:	6923      	ldr	r3, [r4, #16]
 801cf12:	6861      	ldr	r1, [r4, #4]
 801cf14:	4299      	cmp	r1, r3
 801cf16:	bfde      	ittt	le
 801cf18:	2330      	movle	r3, #48	@ 0x30
 801cf1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801cf1e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801cf22:	1b92      	subs	r2, r2, r6
 801cf24:	6122      	str	r2, [r4, #16]
 801cf26:	f8cd a000 	str.w	sl, [sp]
 801cf2a:	464b      	mov	r3, r9
 801cf2c:	aa03      	add	r2, sp, #12
 801cf2e:	4621      	mov	r1, r4
 801cf30:	4640      	mov	r0, r8
 801cf32:	f7ff fee7 	bl	801cd04 <_printf_common>
 801cf36:	3001      	adds	r0, #1
 801cf38:	d14a      	bne.n	801cfd0 <_printf_i+0x1f0>
 801cf3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cf3e:	b004      	add	sp, #16
 801cf40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf44:	6823      	ldr	r3, [r4, #0]
 801cf46:	f043 0320 	orr.w	r3, r3, #32
 801cf4a:	6023      	str	r3, [r4, #0]
 801cf4c:	4832      	ldr	r0, [pc, #200]	@ (801d018 <_printf_i+0x238>)
 801cf4e:	2778      	movs	r7, #120	@ 0x78
 801cf50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801cf54:	6823      	ldr	r3, [r4, #0]
 801cf56:	6831      	ldr	r1, [r6, #0]
 801cf58:	061f      	lsls	r7, r3, #24
 801cf5a:	f851 5b04 	ldr.w	r5, [r1], #4
 801cf5e:	d402      	bmi.n	801cf66 <_printf_i+0x186>
 801cf60:	065f      	lsls	r7, r3, #25
 801cf62:	bf48      	it	mi
 801cf64:	b2ad      	uxthmi	r5, r5
 801cf66:	6031      	str	r1, [r6, #0]
 801cf68:	07d9      	lsls	r1, r3, #31
 801cf6a:	bf44      	itt	mi
 801cf6c:	f043 0320 	orrmi.w	r3, r3, #32
 801cf70:	6023      	strmi	r3, [r4, #0]
 801cf72:	b11d      	cbz	r5, 801cf7c <_printf_i+0x19c>
 801cf74:	2310      	movs	r3, #16
 801cf76:	e7ad      	b.n	801ced4 <_printf_i+0xf4>
 801cf78:	4826      	ldr	r0, [pc, #152]	@ (801d014 <_printf_i+0x234>)
 801cf7a:	e7e9      	b.n	801cf50 <_printf_i+0x170>
 801cf7c:	6823      	ldr	r3, [r4, #0]
 801cf7e:	f023 0320 	bic.w	r3, r3, #32
 801cf82:	6023      	str	r3, [r4, #0]
 801cf84:	e7f6      	b.n	801cf74 <_printf_i+0x194>
 801cf86:	4616      	mov	r6, r2
 801cf88:	e7bd      	b.n	801cf06 <_printf_i+0x126>
 801cf8a:	6833      	ldr	r3, [r6, #0]
 801cf8c:	6825      	ldr	r5, [r4, #0]
 801cf8e:	6961      	ldr	r1, [r4, #20]
 801cf90:	1d18      	adds	r0, r3, #4
 801cf92:	6030      	str	r0, [r6, #0]
 801cf94:	062e      	lsls	r6, r5, #24
 801cf96:	681b      	ldr	r3, [r3, #0]
 801cf98:	d501      	bpl.n	801cf9e <_printf_i+0x1be>
 801cf9a:	6019      	str	r1, [r3, #0]
 801cf9c:	e002      	b.n	801cfa4 <_printf_i+0x1c4>
 801cf9e:	0668      	lsls	r0, r5, #25
 801cfa0:	d5fb      	bpl.n	801cf9a <_printf_i+0x1ba>
 801cfa2:	8019      	strh	r1, [r3, #0]
 801cfa4:	2300      	movs	r3, #0
 801cfa6:	6123      	str	r3, [r4, #16]
 801cfa8:	4616      	mov	r6, r2
 801cfaa:	e7bc      	b.n	801cf26 <_printf_i+0x146>
 801cfac:	6833      	ldr	r3, [r6, #0]
 801cfae:	1d1a      	adds	r2, r3, #4
 801cfb0:	6032      	str	r2, [r6, #0]
 801cfb2:	681e      	ldr	r6, [r3, #0]
 801cfb4:	6862      	ldr	r2, [r4, #4]
 801cfb6:	2100      	movs	r1, #0
 801cfb8:	4630      	mov	r0, r6
 801cfba:	f7e3 f941 	bl	8000240 <memchr>
 801cfbe:	b108      	cbz	r0, 801cfc4 <_printf_i+0x1e4>
 801cfc0:	1b80      	subs	r0, r0, r6
 801cfc2:	6060      	str	r0, [r4, #4]
 801cfc4:	6863      	ldr	r3, [r4, #4]
 801cfc6:	6123      	str	r3, [r4, #16]
 801cfc8:	2300      	movs	r3, #0
 801cfca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cfce:	e7aa      	b.n	801cf26 <_printf_i+0x146>
 801cfd0:	6923      	ldr	r3, [r4, #16]
 801cfd2:	4632      	mov	r2, r6
 801cfd4:	4649      	mov	r1, r9
 801cfd6:	4640      	mov	r0, r8
 801cfd8:	47d0      	blx	sl
 801cfda:	3001      	adds	r0, #1
 801cfdc:	d0ad      	beq.n	801cf3a <_printf_i+0x15a>
 801cfde:	6823      	ldr	r3, [r4, #0]
 801cfe0:	079b      	lsls	r3, r3, #30
 801cfe2:	d413      	bmi.n	801d00c <_printf_i+0x22c>
 801cfe4:	68e0      	ldr	r0, [r4, #12]
 801cfe6:	9b03      	ldr	r3, [sp, #12]
 801cfe8:	4298      	cmp	r0, r3
 801cfea:	bfb8      	it	lt
 801cfec:	4618      	movlt	r0, r3
 801cfee:	e7a6      	b.n	801cf3e <_printf_i+0x15e>
 801cff0:	2301      	movs	r3, #1
 801cff2:	4632      	mov	r2, r6
 801cff4:	4649      	mov	r1, r9
 801cff6:	4640      	mov	r0, r8
 801cff8:	47d0      	blx	sl
 801cffa:	3001      	adds	r0, #1
 801cffc:	d09d      	beq.n	801cf3a <_printf_i+0x15a>
 801cffe:	3501      	adds	r5, #1
 801d000:	68e3      	ldr	r3, [r4, #12]
 801d002:	9903      	ldr	r1, [sp, #12]
 801d004:	1a5b      	subs	r3, r3, r1
 801d006:	42ab      	cmp	r3, r5
 801d008:	dcf2      	bgt.n	801cff0 <_printf_i+0x210>
 801d00a:	e7eb      	b.n	801cfe4 <_printf_i+0x204>
 801d00c:	2500      	movs	r5, #0
 801d00e:	f104 0619 	add.w	r6, r4, #25
 801d012:	e7f5      	b.n	801d000 <_printf_i+0x220>
 801d014:	08024dee 	.word	0x08024dee
 801d018:	08024dff 	.word	0x08024dff

0801d01c <_scanf_float>:
 801d01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d020:	b087      	sub	sp, #28
 801d022:	4691      	mov	r9, r2
 801d024:	9303      	str	r3, [sp, #12]
 801d026:	688b      	ldr	r3, [r1, #8]
 801d028:	1e5a      	subs	r2, r3, #1
 801d02a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801d02e:	bf81      	itttt	hi
 801d030:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801d034:	eb03 0b05 	addhi.w	fp, r3, r5
 801d038:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801d03c:	608b      	strhi	r3, [r1, #8]
 801d03e:	680b      	ldr	r3, [r1, #0]
 801d040:	460a      	mov	r2, r1
 801d042:	f04f 0500 	mov.w	r5, #0
 801d046:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801d04a:	f842 3b1c 	str.w	r3, [r2], #28
 801d04e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801d052:	4680      	mov	r8, r0
 801d054:	460c      	mov	r4, r1
 801d056:	bf98      	it	ls
 801d058:	f04f 0b00 	movls.w	fp, #0
 801d05c:	9201      	str	r2, [sp, #4]
 801d05e:	4616      	mov	r6, r2
 801d060:	46aa      	mov	sl, r5
 801d062:	462f      	mov	r7, r5
 801d064:	9502      	str	r5, [sp, #8]
 801d066:	68a2      	ldr	r2, [r4, #8]
 801d068:	b15a      	cbz	r2, 801d082 <_scanf_float+0x66>
 801d06a:	f8d9 3000 	ldr.w	r3, [r9]
 801d06e:	781b      	ldrb	r3, [r3, #0]
 801d070:	2b4e      	cmp	r3, #78	@ 0x4e
 801d072:	d863      	bhi.n	801d13c <_scanf_float+0x120>
 801d074:	2b40      	cmp	r3, #64	@ 0x40
 801d076:	d83b      	bhi.n	801d0f0 <_scanf_float+0xd4>
 801d078:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801d07c:	b2c8      	uxtb	r0, r1
 801d07e:	280e      	cmp	r0, #14
 801d080:	d939      	bls.n	801d0f6 <_scanf_float+0xda>
 801d082:	b11f      	cbz	r7, 801d08c <_scanf_float+0x70>
 801d084:	6823      	ldr	r3, [r4, #0]
 801d086:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801d08a:	6023      	str	r3, [r4, #0]
 801d08c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801d090:	f1ba 0f01 	cmp.w	sl, #1
 801d094:	f200 8114 	bhi.w	801d2c0 <_scanf_float+0x2a4>
 801d098:	9b01      	ldr	r3, [sp, #4]
 801d09a:	429e      	cmp	r6, r3
 801d09c:	f200 8105 	bhi.w	801d2aa <_scanf_float+0x28e>
 801d0a0:	2001      	movs	r0, #1
 801d0a2:	b007      	add	sp, #28
 801d0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d0a8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801d0ac:	2a0d      	cmp	r2, #13
 801d0ae:	d8e8      	bhi.n	801d082 <_scanf_float+0x66>
 801d0b0:	a101      	add	r1, pc, #4	@ (adr r1, 801d0b8 <_scanf_float+0x9c>)
 801d0b2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d0b6:	bf00      	nop
 801d0b8:	0801d201 	.word	0x0801d201
 801d0bc:	0801d083 	.word	0x0801d083
 801d0c0:	0801d083 	.word	0x0801d083
 801d0c4:	0801d083 	.word	0x0801d083
 801d0c8:	0801d25d 	.word	0x0801d25d
 801d0cc:	0801d237 	.word	0x0801d237
 801d0d0:	0801d083 	.word	0x0801d083
 801d0d4:	0801d083 	.word	0x0801d083
 801d0d8:	0801d20f 	.word	0x0801d20f
 801d0dc:	0801d083 	.word	0x0801d083
 801d0e0:	0801d083 	.word	0x0801d083
 801d0e4:	0801d083 	.word	0x0801d083
 801d0e8:	0801d083 	.word	0x0801d083
 801d0ec:	0801d1cb 	.word	0x0801d1cb
 801d0f0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801d0f4:	e7da      	b.n	801d0ac <_scanf_float+0x90>
 801d0f6:	290e      	cmp	r1, #14
 801d0f8:	d8c3      	bhi.n	801d082 <_scanf_float+0x66>
 801d0fa:	a001      	add	r0, pc, #4	@ (adr r0, 801d100 <_scanf_float+0xe4>)
 801d0fc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801d100:	0801d1bb 	.word	0x0801d1bb
 801d104:	0801d083 	.word	0x0801d083
 801d108:	0801d1bb 	.word	0x0801d1bb
 801d10c:	0801d24b 	.word	0x0801d24b
 801d110:	0801d083 	.word	0x0801d083
 801d114:	0801d15d 	.word	0x0801d15d
 801d118:	0801d1a1 	.word	0x0801d1a1
 801d11c:	0801d1a1 	.word	0x0801d1a1
 801d120:	0801d1a1 	.word	0x0801d1a1
 801d124:	0801d1a1 	.word	0x0801d1a1
 801d128:	0801d1a1 	.word	0x0801d1a1
 801d12c:	0801d1a1 	.word	0x0801d1a1
 801d130:	0801d1a1 	.word	0x0801d1a1
 801d134:	0801d1a1 	.word	0x0801d1a1
 801d138:	0801d1a1 	.word	0x0801d1a1
 801d13c:	2b6e      	cmp	r3, #110	@ 0x6e
 801d13e:	d809      	bhi.n	801d154 <_scanf_float+0x138>
 801d140:	2b60      	cmp	r3, #96	@ 0x60
 801d142:	d8b1      	bhi.n	801d0a8 <_scanf_float+0x8c>
 801d144:	2b54      	cmp	r3, #84	@ 0x54
 801d146:	d07b      	beq.n	801d240 <_scanf_float+0x224>
 801d148:	2b59      	cmp	r3, #89	@ 0x59
 801d14a:	d19a      	bne.n	801d082 <_scanf_float+0x66>
 801d14c:	2d07      	cmp	r5, #7
 801d14e:	d198      	bne.n	801d082 <_scanf_float+0x66>
 801d150:	2508      	movs	r5, #8
 801d152:	e02f      	b.n	801d1b4 <_scanf_float+0x198>
 801d154:	2b74      	cmp	r3, #116	@ 0x74
 801d156:	d073      	beq.n	801d240 <_scanf_float+0x224>
 801d158:	2b79      	cmp	r3, #121	@ 0x79
 801d15a:	e7f6      	b.n	801d14a <_scanf_float+0x12e>
 801d15c:	6821      	ldr	r1, [r4, #0]
 801d15e:	05c8      	lsls	r0, r1, #23
 801d160:	d51e      	bpl.n	801d1a0 <_scanf_float+0x184>
 801d162:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801d166:	6021      	str	r1, [r4, #0]
 801d168:	3701      	adds	r7, #1
 801d16a:	f1bb 0f00 	cmp.w	fp, #0
 801d16e:	d003      	beq.n	801d178 <_scanf_float+0x15c>
 801d170:	3201      	adds	r2, #1
 801d172:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 801d176:	60a2      	str	r2, [r4, #8]
 801d178:	68a3      	ldr	r3, [r4, #8]
 801d17a:	3b01      	subs	r3, #1
 801d17c:	60a3      	str	r3, [r4, #8]
 801d17e:	6923      	ldr	r3, [r4, #16]
 801d180:	3301      	adds	r3, #1
 801d182:	6123      	str	r3, [r4, #16]
 801d184:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801d188:	3b01      	subs	r3, #1
 801d18a:	2b00      	cmp	r3, #0
 801d18c:	f8c9 3004 	str.w	r3, [r9, #4]
 801d190:	f340 8082 	ble.w	801d298 <_scanf_float+0x27c>
 801d194:	f8d9 3000 	ldr.w	r3, [r9]
 801d198:	3301      	adds	r3, #1
 801d19a:	f8c9 3000 	str.w	r3, [r9]
 801d19e:	e762      	b.n	801d066 <_scanf_float+0x4a>
 801d1a0:	eb1a 0105 	adds.w	r1, sl, r5
 801d1a4:	f47f af6d 	bne.w	801d082 <_scanf_float+0x66>
 801d1a8:	6822      	ldr	r2, [r4, #0]
 801d1aa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801d1ae:	6022      	str	r2, [r4, #0]
 801d1b0:	460d      	mov	r5, r1
 801d1b2:	468a      	mov	sl, r1
 801d1b4:	f806 3b01 	strb.w	r3, [r6], #1
 801d1b8:	e7de      	b.n	801d178 <_scanf_float+0x15c>
 801d1ba:	6822      	ldr	r2, [r4, #0]
 801d1bc:	0610      	lsls	r0, r2, #24
 801d1be:	f57f af60 	bpl.w	801d082 <_scanf_float+0x66>
 801d1c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801d1c6:	6022      	str	r2, [r4, #0]
 801d1c8:	e7f4      	b.n	801d1b4 <_scanf_float+0x198>
 801d1ca:	f1ba 0f00 	cmp.w	sl, #0
 801d1ce:	d10c      	bne.n	801d1ea <_scanf_float+0x1ce>
 801d1d0:	b977      	cbnz	r7, 801d1f0 <_scanf_float+0x1d4>
 801d1d2:	6822      	ldr	r2, [r4, #0]
 801d1d4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801d1d8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801d1dc:	d108      	bne.n	801d1f0 <_scanf_float+0x1d4>
 801d1de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d1e2:	6022      	str	r2, [r4, #0]
 801d1e4:	f04f 0a01 	mov.w	sl, #1
 801d1e8:	e7e4      	b.n	801d1b4 <_scanf_float+0x198>
 801d1ea:	f1ba 0f02 	cmp.w	sl, #2
 801d1ee:	d050      	beq.n	801d292 <_scanf_float+0x276>
 801d1f0:	2d01      	cmp	r5, #1
 801d1f2:	d002      	beq.n	801d1fa <_scanf_float+0x1de>
 801d1f4:	2d04      	cmp	r5, #4
 801d1f6:	f47f af44 	bne.w	801d082 <_scanf_float+0x66>
 801d1fa:	3501      	adds	r5, #1
 801d1fc:	b2ed      	uxtb	r5, r5
 801d1fe:	e7d9      	b.n	801d1b4 <_scanf_float+0x198>
 801d200:	f1ba 0f01 	cmp.w	sl, #1
 801d204:	f47f af3d 	bne.w	801d082 <_scanf_float+0x66>
 801d208:	f04f 0a02 	mov.w	sl, #2
 801d20c:	e7d2      	b.n	801d1b4 <_scanf_float+0x198>
 801d20e:	b975      	cbnz	r5, 801d22e <_scanf_float+0x212>
 801d210:	2f00      	cmp	r7, #0
 801d212:	f47f af37 	bne.w	801d084 <_scanf_float+0x68>
 801d216:	6822      	ldr	r2, [r4, #0]
 801d218:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801d21c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801d220:	f040 80fc 	bne.w	801d41c <_scanf_float+0x400>
 801d224:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d228:	6022      	str	r2, [r4, #0]
 801d22a:	2501      	movs	r5, #1
 801d22c:	e7c2      	b.n	801d1b4 <_scanf_float+0x198>
 801d22e:	2d03      	cmp	r5, #3
 801d230:	d0e3      	beq.n	801d1fa <_scanf_float+0x1de>
 801d232:	2d05      	cmp	r5, #5
 801d234:	e7df      	b.n	801d1f6 <_scanf_float+0x1da>
 801d236:	2d02      	cmp	r5, #2
 801d238:	f47f af23 	bne.w	801d082 <_scanf_float+0x66>
 801d23c:	2503      	movs	r5, #3
 801d23e:	e7b9      	b.n	801d1b4 <_scanf_float+0x198>
 801d240:	2d06      	cmp	r5, #6
 801d242:	f47f af1e 	bne.w	801d082 <_scanf_float+0x66>
 801d246:	2507      	movs	r5, #7
 801d248:	e7b4      	b.n	801d1b4 <_scanf_float+0x198>
 801d24a:	6822      	ldr	r2, [r4, #0]
 801d24c:	0591      	lsls	r1, r2, #22
 801d24e:	f57f af18 	bpl.w	801d082 <_scanf_float+0x66>
 801d252:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801d256:	6022      	str	r2, [r4, #0]
 801d258:	9702      	str	r7, [sp, #8]
 801d25a:	e7ab      	b.n	801d1b4 <_scanf_float+0x198>
 801d25c:	6822      	ldr	r2, [r4, #0]
 801d25e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801d262:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801d266:	d005      	beq.n	801d274 <_scanf_float+0x258>
 801d268:	0550      	lsls	r0, r2, #21
 801d26a:	f57f af0a 	bpl.w	801d082 <_scanf_float+0x66>
 801d26e:	2f00      	cmp	r7, #0
 801d270:	f000 80d4 	beq.w	801d41c <_scanf_float+0x400>
 801d274:	0591      	lsls	r1, r2, #22
 801d276:	bf58      	it	pl
 801d278:	9902      	ldrpl	r1, [sp, #8]
 801d27a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d27e:	bf58      	it	pl
 801d280:	1a79      	subpl	r1, r7, r1
 801d282:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801d286:	bf58      	it	pl
 801d288:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801d28c:	6022      	str	r2, [r4, #0]
 801d28e:	2700      	movs	r7, #0
 801d290:	e790      	b.n	801d1b4 <_scanf_float+0x198>
 801d292:	f04f 0a03 	mov.w	sl, #3
 801d296:	e78d      	b.n	801d1b4 <_scanf_float+0x198>
 801d298:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801d29c:	4649      	mov	r1, r9
 801d29e:	4640      	mov	r0, r8
 801d2a0:	4798      	blx	r3
 801d2a2:	2800      	cmp	r0, #0
 801d2a4:	f43f aedf 	beq.w	801d066 <_scanf_float+0x4a>
 801d2a8:	e6eb      	b.n	801d082 <_scanf_float+0x66>
 801d2aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d2ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d2b2:	464a      	mov	r2, r9
 801d2b4:	4640      	mov	r0, r8
 801d2b6:	4798      	blx	r3
 801d2b8:	6923      	ldr	r3, [r4, #16]
 801d2ba:	3b01      	subs	r3, #1
 801d2bc:	6123      	str	r3, [r4, #16]
 801d2be:	e6eb      	b.n	801d098 <_scanf_float+0x7c>
 801d2c0:	1e6b      	subs	r3, r5, #1
 801d2c2:	2b06      	cmp	r3, #6
 801d2c4:	d824      	bhi.n	801d310 <_scanf_float+0x2f4>
 801d2c6:	2d02      	cmp	r5, #2
 801d2c8:	d836      	bhi.n	801d338 <_scanf_float+0x31c>
 801d2ca:	9b01      	ldr	r3, [sp, #4]
 801d2cc:	429e      	cmp	r6, r3
 801d2ce:	f67f aee7 	bls.w	801d0a0 <_scanf_float+0x84>
 801d2d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d2d6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d2da:	464a      	mov	r2, r9
 801d2dc:	4640      	mov	r0, r8
 801d2de:	4798      	blx	r3
 801d2e0:	6923      	ldr	r3, [r4, #16]
 801d2e2:	3b01      	subs	r3, #1
 801d2e4:	6123      	str	r3, [r4, #16]
 801d2e6:	e7f0      	b.n	801d2ca <_scanf_float+0x2ae>
 801d2e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d2ec:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801d2f0:	464a      	mov	r2, r9
 801d2f2:	4640      	mov	r0, r8
 801d2f4:	4798      	blx	r3
 801d2f6:	6923      	ldr	r3, [r4, #16]
 801d2f8:	3b01      	subs	r3, #1
 801d2fa:	6123      	str	r3, [r4, #16]
 801d2fc:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801d300:	fa5f fa8a 	uxtb.w	sl, sl
 801d304:	f1ba 0f02 	cmp.w	sl, #2
 801d308:	d1ee      	bne.n	801d2e8 <_scanf_float+0x2cc>
 801d30a:	3d03      	subs	r5, #3
 801d30c:	b2ed      	uxtb	r5, r5
 801d30e:	1b76      	subs	r6, r6, r5
 801d310:	6823      	ldr	r3, [r4, #0]
 801d312:	05da      	lsls	r2, r3, #23
 801d314:	d530      	bpl.n	801d378 <_scanf_float+0x35c>
 801d316:	055b      	lsls	r3, r3, #21
 801d318:	d511      	bpl.n	801d33e <_scanf_float+0x322>
 801d31a:	9b01      	ldr	r3, [sp, #4]
 801d31c:	429e      	cmp	r6, r3
 801d31e:	f67f aebf 	bls.w	801d0a0 <_scanf_float+0x84>
 801d322:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d326:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d32a:	464a      	mov	r2, r9
 801d32c:	4640      	mov	r0, r8
 801d32e:	4798      	blx	r3
 801d330:	6923      	ldr	r3, [r4, #16]
 801d332:	3b01      	subs	r3, #1
 801d334:	6123      	str	r3, [r4, #16]
 801d336:	e7f0      	b.n	801d31a <_scanf_float+0x2fe>
 801d338:	46aa      	mov	sl, r5
 801d33a:	46b3      	mov	fp, r6
 801d33c:	e7de      	b.n	801d2fc <_scanf_float+0x2e0>
 801d33e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801d342:	6923      	ldr	r3, [r4, #16]
 801d344:	2965      	cmp	r1, #101	@ 0x65
 801d346:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801d34a:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 801d34e:	6123      	str	r3, [r4, #16]
 801d350:	d00c      	beq.n	801d36c <_scanf_float+0x350>
 801d352:	2945      	cmp	r1, #69	@ 0x45
 801d354:	d00a      	beq.n	801d36c <_scanf_float+0x350>
 801d356:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d35a:	464a      	mov	r2, r9
 801d35c:	4640      	mov	r0, r8
 801d35e:	4798      	blx	r3
 801d360:	6923      	ldr	r3, [r4, #16]
 801d362:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801d366:	3b01      	subs	r3, #1
 801d368:	1eb5      	subs	r5, r6, #2
 801d36a:	6123      	str	r3, [r4, #16]
 801d36c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d370:	464a      	mov	r2, r9
 801d372:	4640      	mov	r0, r8
 801d374:	4798      	blx	r3
 801d376:	462e      	mov	r6, r5
 801d378:	6822      	ldr	r2, [r4, #0]
 801d37a:	f012 0210 	ands.w	r2, r2, #16
 801d37e:	d001      	beq.n	801d384 <_scanf_float+0x368>
 801d380:	2000      	movs	r0, #0
 801d382:	e68e      	b.n	801d0a2 <_scanf_float+0x86>
 801d384:	7032      	strb	r2, [r6, #0]
 801d386:	6823      	ldr	r3, [r4, #0]
 801d388:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801d38c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801d390:	d123      	bne.n	801d3da <_scanf_float+0x3be>
 801d392:	9b02      	ldr	r3, [sp, #8]
 801d394:	429f      	cmp	r7, r3
 801d396:	d00a      	beq.n	801d3ae <_scanf_float+0x392>
 801d398:	1bda      	subs	r2, r3, r7
 801d39a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801d39e:	429e      	cmp	r6, r3
 801d3a0:	bf28      	it	cs
 801d3a2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801d3a6:	491e      	ldr	r1, [pc, #120]	@ (801d420 <_scanf_float+0x404>)
 801d3a8:	4630      	mov	r0, r6
 801d3aa:	f000 f873 	bl	801d494 <siprintf>
 801d3ae:	9901      	ldr	r1, [sp, #4]
 801d3b0:	2200      	movs	r2, #0
 801d3b2:	4640      	mov	r0, r8
 801d3b4:	f000 ff26 	bl	801e204 <_strtod_r>
 801d3b8:	9b03      	ldr	r3, [sp, #12]
 801d3ba:	6821      	ldr	r1, [r4, #0]
 801d3bc:	681b      	ldr	r3, [r3, #0]
 801d3be:	f011 0f02 	tst.w	r1, #2
 801d3c2:	f103 0204 	add.w	r2, r3, #4
 801d3c6:	d015      	beq.n	801d3f4 <_scanf_float+0x3d8>
 801d3c8:	9903      	ldr	r1, [sp, #12]
 801d3ca:	600a      	str	r2, [r1, #0]
 801d3cc:	681b      	ldr	r3, [r3, #0]
 801d3ce:	ed83 0b00 	vstr	d0, [r3]
 801d3d2:	68e3      	ldr	r3, [r4, #12]
 801d3d4:	3301      	adds	r3, #1
 801d3d6:	60e3      	str	r3, [r4, #12]
 801d3d8:	e7d2      	b.n	801d380 <_scanf_float+0x364>
 801d3da:	9b04      	ldr	r3, [sp, #16]
 801d3dc:	2b00      	cmp	r3, #0
 801d3de:	d0e6      	beq.n	801d3ae <_scanf_float+0x392>
 801d3e0:	9905      	ldr	r1, [sp, #20]
 801d3e2:	230a      	movs	r3, #10
 801d3e4:	3101      	adds	r1, #1
 801d3e6:	4640      	mov	r0, r8
 801d3e8:	f000 ffda 	bl	801e3a0 <_strtol_r>
 801d3ec:	9b04      	ldr	r3, [sp, #16]
 801d3ee:	9e05      	ldr	r6, [sp, #20]
 801d3f0:	1ac2      	subs	r2, r0, r3
 801d3f2:	e7d2      	b.n	801d39a <_scanf_float+0x37e>
 801d3f4:	f011 0f04 	tst.w	r1, #4
 801d3f8:	9903      	ldr	r1, [sp, #12]
 801d3fa:	600a      	str	r2, [r1, #0]
 801d3fc:	d1e6      	bne.n	801d3cc <_scanf_float+0x3b0>
 801d3fe:	eeb4 0b40 	vcmp.f64	d0, d0
 801d402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d406:	681d      	ldr	r5, [r3, #0]
 801d408:	d705      	bvc.n	801d416 <_scanf_float+0x3fa>
 801d40a:	4806      	ldr	r0, [pc, #24]	@ (801d424 <_scanf_float+0x408>)
 801d40c:	f001 f904 	bl	801e618 <nanf>
 801d410:	ed85 0a00 	vstr	s0, [r5]
 801d414:	e7dd      	b.n	801d3d2 <_scanf_float+0x3b6>
 801d416:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801d41a:	e7f9      	b.n	801d410 <_scanf_float+0x3f4>
 801d41c:	2700      	movs	r7, #0
 801d41e:	e635      	b.n	801d08c <_scanf_float+0x70>
 801d420:	08024e10 	.word	0x08024e10
 801d424:	08024ec9 	.word	0x08024ec9

0801d428 <sniprintf>:
 801d428:	b40c      	push	{r2, r3}
 801d42a:	b530      	push	{r4, r5, lr}
 801d42c:	4b18      	ldr	r3, [pc, #96]	@ (801d490 <sniprintf+0x68>)
 801d42e:	1e0c      	subs	r4, r1, #0
 801d430:	681d      	ldr	r5, [r3, #0]
 801d432:	b09d      	sub	sp, #116	@ 0x74
 801d434:	da08      	bge.n	801d448 <sniprintf+0x20>
 801d436:	238b      	movs	r3, #139	@ 0x8b
 801d438:	602b      	str	r3, [r5, #0]
 801d43a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d43e:	b01d      	add	sp, #116	@ 0x74
 801d440:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d444:	b002      	add	sp, #8
 801d446:	4770      	bx	lr
 801d448:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801d44c:	f8ad 3014 	strh.w	r3, [sp, #20]
 801d450:	f04f 0300 	mov.w	r3, #0
 801d454:	931b      	str	r3, [sp, #108]	@ 0x6c
 801d456:	bf14      	ite	ne
 801d458:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801d45c:	4623      	moveq	r3, r4
 801d45e:	9304      	str	r3, [sp, #16]
 801d460:	9307      	str	r3, [sp, #28]
 801d462:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801d466:	9002      	str	r0, [sp, #8]
 801d468:	9006      	str	r0, [sp, #24]
 801d46a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801d46e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801d470:	ab21      	add	r3, sp, #132	@ 0x84
 801d472:	a902      	add	r1, sp, #8
 801d474:	4628      	mov	r0, r5
 801d476:	9301      	str	r3, [sp, #4]
 801d478:	f002 fab6 	bl	801f9e8 <_svfiprintf_r>
 801d47c:	1c43      	adds	r3, r0, #1
 801d47e:	bfbc      	itt	lt
 801d480:	238b      	movlt	r3, #139	@ 0x8b
 801d482:	602b      	strlt	r3, [r5, #0]
 801d484:	2c00      	cmp	r4, #0
 801d486:	d0da      	beq.n	801d43e <sniprintf+0x16>
 801d488:	9b02      	ldr	r3, [sp, #8]
 801d48a:	2200      	movs	r2, #0
 801d48c:	701a      	strb	r2, [r3, #0]
 801d48e:	e7d6      	b.n	801d43e <sniprintf+0x16>
 801d490:	200001b8 	.word	0x200001b8

0801d494 <siprintf>:
 801d494:	b40e      	push	{r1, r2, r3}
 801d496:	b510      	push	{r4, lr}
 801d498:	b09d      	sub	sp, #116	@ 0x74
 801d49a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801d49c:	9002      	str	r0, [sp, #8]
 801d49e:	9006      	str	r0, [sp, #24]
 801d4a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801d4a4:	480a      	ldr	r0, [pc, #40]	@ (801d4d0 <siprintf+0x3c>)
 801d4a6:	9107      	str	r1, [sp, #28]
 801d4a8:	9104      	str	r1, [sp, #16]
 801d4aa:	490a      	ldr	r1, [pc, #40]	@ (801d4d4 <siprintf+0x40>)
 801d4ac:	f853 2b04 	ldr.w	r2, [r3], #4
 801d4b0:	9105      	str	r1, [sp, #20]
 801d4b2:	2400      	movs	r4, #0
 801d4b4:	a902      	add	r1, sp, #8
 801d4b6:	6800      	ldr	r0, [r0, #0]
 801d4b8:	9301      	str	r3, [sp, #4]
 801d4ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 801d4bc:	f002 fa94 	bl	801f9e8 <_svfiprintf_r>
 801d4c0:	9b02      	ldr	r3, [sp, #8]
 801d4c2:	701c      	strb	r4, [r3, #0]
 801d4c4:	b01d      	add	sp, #116	@ 0x74
 801d4c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d4ca:	b003      	add	sp, #12
 801d4cc:	4770      	bx	lr
 801d4ce:	bf00      	nop
 801d4d0:	200001b8 	.word	0x200001b8
 801d4d4:	ffff0208 	.word	0xffff0208

0801d4d8 <rand>:
 801d4d8:	4b16      	ldr	r3, [pc, #88]	@ (801d534 <rand+0x5c>)
 801d4da:	b510      	push	{r4, lr}
 801d4dc:	681c      	ldr	r4, [r3, #0]
 801d4de:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801d4e0:	b9b3      	cbnz	r3, 801d510 <rand+0x38>
 801d4e2:	2018      	movs	r0, #24
 801d4e4:	f002 fcbe 	bl	801fe64 <malloc>
 801d4e8:	4602      	mov	r2, r0
 801d4ea:	6320      	str	r0, [r4, #48]	@ 0x30
 801d4ec:	b920      	cbnz	r0, 801d4f8 <rand+0x20>
 801d4ee:	4b12      	ldr	r3, [pc, #72]	@ (801d538 <rand+0x60>)
 801d4f0:	4812      	ldr	r0, [pc, #72]	@ (801d53c <rand+0x64>)
 801d4f2:	2152      	movs	r1, #82	@ 0x52
 801d4f4:	f001 f896 	bl	801e624 <__assert_func>
 801d4f8:	4911      	ldr	r1, [pc, #68]	@ (801d540 <rand+0x68>)
 801d4fa:	4b12      	ldr	r3, [pc, #72]	@ (801d544 <rand+0x6c>)
 801d4fc:	e9c0 1300 	strd	r1, r3, [r0]
 801d500:	4b11      	ldr	r3, [pc, #68]	@ (801d548 <rand+0x70>)
 801d502:	6083      	str	r3, [r0, #8]
 801d504:	230b      	movs	r3, #11
 801d506:	8183      	strh	r3, [r0, #12]
 801d508:	2100      	movs	r1, #0
 801d50a:	2001      	movs	r0, #1
 801d50c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801d510:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801d512:	480e      	ldr	r0, [pc, #56]	@ (801d54c <rand+0x74>)
 801d514:	690b      	ldr	r3, [r1, #16]
 801d516:	694c      	ldr	r4, [r1, #20]
 801d518:	4a0d      	ldr	r2, [pc, #52]	@ (801d550 <rand+0x78>)
 801d51a:	4358      	muls	r0, r3
 801d51c:	fb02 0004 	mla	r0, r2, r4, r0
 801d520:	fba3 3202 	umull	r3, r2, r3, r2
 801d524:	3301      	adds	r3, #1
 801d526:	eb40 0002 	adc.w	r0, r0, r2
 801d52a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801d52e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801d532:	bd10      	pop	{r4, pc}
 801d534:	200001b8 	.word	0x200001b8
 801d538:	08024e15 	.word	0x08024e15
 801d53c:	08024e2c 	.word	0x08024e2c
 801d540:	abcd330e 	.word	0xabcd330e
 801d544:	e66d1234 	.word	0xe66d1234
 801d548:	0005deec 	.word	0x0005deec
 801d54c:	5851f42d 	.word	0x5851f42d
 801d550:	4c957f2d 	.word	0x4c957f2d

0801d554 <std>:
 801d554:	2300      	movs	r3, #0
 801d556:	b510      	push	{r4, lr}
 801d558:	4604      	mov	r4, r0
 801d55a:	e9c0 3300 	strd	r3, r3, [r0]
 801d55e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d562:	6083      	str	r3, [r0, #8]
 801d564:	8181      	strh	r1, [r0, #12]
 801d566:	6643      	str	r3, [r0, #100]	@ 0x64
 801d568:	81c2      	strh	r2, [r0, #14]
 801d56a:	6183      	str	r3, [r0, #24]
 801d56c:	4619      	mov	r1, r3
 801d56e:	2208      	movs	r2, #8
 801d570:	305c      	adds	r0, #92	@ 0x5c
 801d572:	f000 ff7b 	bl	801e46c <memset>
 801d576:	4b0d      	ldr	r3, [pc, #52]	@ (801d5ac <std+0x58>)
 801d578:	6263      	str	r3, [r4, #36]	@ 0x24
 801d57a:	4b0d      	ldr	r3, [pc, #52]	@ (801d5b0 <std+0x5c>)
 801d57c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801d57e:	4b0d      	ldr	r3, [pc, #52]	@ (801d5b4 <std+0x60>)
 801d580:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801d582:	4b0d      	ldr	r3, [pc, #52]	@ (801d5b8 <std+0x64>)
 801d584:	6323      	str	r3, [r4, #48]	@ 0x30
 801d586:	4b0d      	ldr	r3, [pc, #52]	@ (801d5bc <std+0x68>)
 801d588:	6224      	str	r4, [r4, #32]
 801d58a:	429c      	cmp	r4, r3
 801d58c:	d006      	beq.n	801d59c <std+0x48>
 801d58e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801d592:	4294      	cmp	r4, r2
 801d594:	d002      	beq.n	801d59c <std+0x48>
 801d596:	33d0      	adds	r3, #208	@ 0xd0
 801d598:	429c      	cmp	r4, r3
 801d59a:	d105      	bne.n	801d5a8 <std+0x54>
 801d59c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801d5a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d5a4:	f000 bfbc 	b.w	801e520 <__retarget_lock_init_recursive>
 801d5a8:	bd10      	pop	{r4, pc}
 801d5aa:	bf00      	nop
 801d5ac:	08020a9b 	.word	0x08020a9b
 801d5b0:	08020abd 	.word	0x08020abd
 801d5b4:	08020af5 	.word	0x08020af5
 801d5b8:	08020b19 	.word	0x08020b19
 801d5bc:	2000f4a0 	.word	0x2000f4a0

0801d5c0 <stdio_exit_handler>:
 801d5c0:	4a02      	ldr	r2, [pc, #8]	@ (801d5cc <stdio_exit_handler+0xc>)
 801d5c2:	4903      	ldr	r1, [pc, #12]	@ (801d5d0 <stdio_exit_handler+0x10>)
 801d5c4:	4803      	ldr	r0, [pc, #12]	@ (801d5d4 <stdio_exit_handler+0x14>)
 801d5c6:	f000 bef7 	b.w	801e3b8 <_fwalk_sglue>
 801d5ca:	bf00      	nop
 801d5cc:	20000040 	.word	0x20000040
 801d5d0:	080200e5 	.word	0x080200e5
 801d5d4:	200001bc 	.word	0x200001bc

0801d5d8 <cleanup_stdio>:
 801d5d8:	6841      	ldr	r1, [r0, #4]
 801d5da:	4b0c      	ldr	r3, [pc, #48]	@ (801d60c <cleanup_stdio+0x34>)
 801d5dc:	4299      	cmp	r1, r3
 801d5de:	b510      	push	{r4, lr}
 801d5e0:	4604      	mov	r4, r0
 801d5e2:	d001      	beq.n	801d5e8 <cleanup_stdio+0x10>
 801d5e4:	f002 fd7e 	bl	80200e4 <_fflush_r>
 801d5e8:	68a1      	ldr	r1, [r4, #8]
 801d5ea:	4b09      	ldr	r3, [pc, #36]	@ (801d610 <cleanup_stdio+0x38>)
 801d5ec:	4299      	cmp	r1, r3
 801d5ee:	d002      	beq.n	801d5f6 <cleanup_stdio+0x1e>
 801d5f0:	4620      	mov	r0, r4
 801d5f2:	f002 fd77 	bl	80200e4 <_fflush_r>
 801d5f6:	68e1      	ldr	r1, [r4, #12]
 801d5f8:	4b06      	ldr	r3, [pc, #24]	@ (801d614 <cleanup_stdio+0x3c>)
 801d5fa:	4299      	cmp	r1, r3
 801d5fc:	d004      	beq.n	801d608 <cleanup_stdio+0x30>
 801d5fe:	4620      	mov	r0, r4
 801d600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d604:	f002 bd6e 	b.w	80200e4 <_fflush_r>
 801d608:	bd10      	pop	{r4, pc}
 801d60a:	bf00      	nop
 801d60c:	2000f4a0 	.word	0x2000f4a0
 801d610:	2000f508 	.word	0x2000f508
 801d614:	2000f570 	.word	0x2000f570

0801d618 <global_stdio_init.part.0>:
 801d618:	b510      	push	{r4, lr}
 801d61a:	4b0b      	ldr	r3, [pc, #44]	@ (801d648 <global_stdio_init.part.0+0x30>)
 801d61c:	4c0b      	ldr	r4, [pc, #44]	@ (801d64c <global_stdio_init.part.0+0x34>)
 801d61e:	4a0c      	ldr	r2, [pc, #48]	@ (801d650 <global_stdio_init.part.0+0x38>)
 801d620:	601a      	str	r2, [r3, #0]
 801d622:	4620      	mov	r0, r4
 801d624:	2200      	movs	r2, #0
 801d626:	2104      	movs	r1, #4
 801d628:	f7ff ff94 	bl	801d554 <std>
 801d62c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801d630:	2201      	movs	r2, #1
 801d632:	2109      	movs	r1, #9
 801d634:	f7ff ff8e 	bl	801d554 <std>
 801d638:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801d63c:	2202      	movs	r2, #2
 801d63e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d642:	2112      	movs	r1, #18
 801d644:	f7ff bf86 	b.w	801d554 <std>
 801d648:	2000f5d8 	.word	0x2000f5d8
 801d64c:	2000f4a0 	.word	0x2000f4a0
 801d650:	0801d5c1 	.word	0x0801d5c1

0801d654 <__sfp_lock_acquire>:
 801d654:	4801      	ldr	r0, [pc, #4]	@ (801d65c <__sfp_lock_acquire+0x8>)
 801d656:	f000 bf64 	b.w	801e522 <__retarget_lock_acquire_recursive>
 801d65a:	bf00      	nop
 801d65c:	2000f5dd 	.word	0x2000f5dd

0801d660 <__sfp_lock_release>:
 801d660:	4801      	ldr	r0, [pc, #4]	@ (801d668 <__sfp_lock_release+0x8>)
 801d662:	f000 bf5f 	b.w	801e524 <__retarget_lock_release_recursive>
 801d666:	bf00      	nop
 801d668:	2000f5dd 	.word	0x2000f5dd

0801d66c <__sinit>:
 801d66c:	b510      	push	{r4, lr}
 801d66e:	4604      	mov	r4, r0
 801d670:	f7ff fff0 	bl	801d654 <__sfp_lock_acquire>
 801d674:	6a23      	ldr	r3, [r4, #32]
 801d676:	b11b      	cbz	r3, 801d680 <__sinit+0x14>
 801d678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d67c:	f7ff bff0 	b.w	801d660 <__sfp_lock_release>
 801d680:	4b04      	ldr	r3, [pc, #16]	@ (801d694 <__sinit+0x28>)
 801d682:	6223      	str	r3, [r4, #32]
 801d684:	4b04      	ldr	r3, [pc, #16]	@ (801d698 <__sinit+0x2c>)
 801d686:	681b      	ldr	r3, [r3, #0]
 801d688:	2b00      	cmp	r3, #0
 801d68a:	d1f5      	bne.n	801d678 <__sinit+0xc>
 801d68c:	f7ff ffc4 	bl	801d618 <global_stdio_init.part.0>
 801d690:	e7f2      	b.n	801d678 <__sinit+0xc>
 801d692:	bf00      	nop
 801d694:	0801d5d9 	.word	0x0801d5d9
 801d698:	2000f5d8 	.word	0x2000f5d8

0801d69c <sulp>:
 801d69c:	b570      	push	{r4, r5, r6, lr}
 801d69e:	4604      	mov	r4, r0
 801d6a0:	460d      	mov	r5, r1
 801d6a2:	4616      	mov	r6, r2
 801d6a4:	ec45 4b10 	vmov	d0, r4, r5
 801d6a8:	f003 f8bc 	bl	8020824 <__ulp>
 801d6ac:	b17e      	cbz	r6, 801d6ce <sulp+0x32>
 801d6ae:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801d6b2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801d6b6:	2b00      	cmp	r3, #0
 801d6b8:	dd09      	ble.n	801d6ce <sulp+0x32>
 801d6ba:	051b      	lsls	r3, r3, #20
 801d6bc:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801d6c0:	2000      	movs	r0, #0
 801d6c2:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801d6c6:	ec41 0b17 	vmov	d7, r0, r1
 801d6ca:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d6ce:	bd70      	pop	{r4, r5, r6, pc}

0801d6d0 <_strtod_l>:
 801d6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6d4:	ed2d 8b0a 	vpush	{d8-d12}
 801d6d8:	b097      	sub	sp, #92	@ 0x5c
 801d6da:	4688      	mov	r8, r1
 801d6dc:	920e      	str	r2, [sp, #56]	@ 0x38
 801d6de:	2200      	movs	r2, #0
 801d6e0:	9212      	str	r2, [sp, #72]	@ 0x48
 801d6e2:	9005      	str	r0, [sp, #20]
 801d6e4:	f04f 0a00 	mov.w	sl, #0
 801d6e8:	f04f 0b00 	mov.w	fp, #0
 801d6ec:	460a      	mov	r2, r1
 801d6ee:	9211      	str	r2, [sp, #68]	@ 0x44
 801d6f0:	7811      	ldrb	r1, [r2, #0]
 801d6f2:	292b      	cmp	r1, #43	@ 0x2b
 801d6f4:	d04c      	beq.n	801d790 <_strtod_l+0xc0>
 801d6f6:	d839      	bhi.n	801d76c <_strtod_l+0x9c>
 801d6f8:	290d      	cmp	r1, #13
 801d6fa:	d833      	bhi.n	801d764 <_strtod_l+0x94>
 801d6fc:	2908      	cmp	r1, #8
 801d6fe:	d833      	bhi.n	801d768 <_strtod_l+0x98>
 801d700:	2900      	cmp	r1, #0
 801d702:	d03c      	beq.n	801d77e <_strtod_l+0xae>
 801d704:	2200      	movs	r2, #0
 801d706:	9208      	str	r2, [sp, #32]
 801d708:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801d70a:	782a      	ldrb	r2, [r5, #0]
 801d70c:	2a30      	cmp	r2, #48	@ 0x30
 801d70e:	f040 80b7 	bne.w	801d880 <_strtod_l+0x1b0>
 801d712:	786a      	ldrb	r2, [r5, #1]
 801d714:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801d718:	2a58      	cmp	r2, #88	@ 0x58
 801d71a:	d170      	bne.n	801d7fe <_strtod_l+0x12e>
 801d71c:	9302      	str	r3, [sp, #8]
 801d71e:	9b08      	ldr	r3, [sp, #32]
 801d720:	9301      	str	r3, [sp, #4]
 801d722:	ab12      	add	r3, sp, #72	@ 0x48
 801d724:	9300      	str	r3, [sp, #0]
 801d726:	4a90      	ldr	r2, [pc, #576]	@ (801d968 <_strtod_l+0x298>)
 801d728:	9805      	ldr	r0, [sp, #20]
 801d72a:	ab13      	add	r3, sp, #76	@ 0x4c
 801d72c:	a911      	add	r1, sp, #68	@ 0x44
 801d72e:	f001 fe2f 	bl	801f390 <__gethex>
 801d732:	f010 060f 	ands.w	r6, r0, #15
 801d736:	4604      	mov	r4, r0
 801d738:	d005      	beq.n	801d746 <_strtod_l+0x76>
 801d73a:	2e06      	cmp	r6, #6
 801d73c:	d12a      	bne.n	801d794 <_strtod_l+0xc4>
 801d73e:	3501      	adds	r5, #1
 801d740:	2300      	movs	r3, #0
 801d742:	9511      	str	r5, [sp, #68]	@ 0x44
 801d744:	9308      	str	r3, [sp, #32]
 801d746:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d748:	2b00      	cmp	r3, #0
 801d74a:	f040 8537 	bne.w	801e1bc <_strtod_l+0xaec>
 801d74e:	9b08      	ldr	r3, [sp, #32]
 801d750:	ec4b ab10 	vmov	d0, sl, fp
 801d754:	b1cb      	cbz	r3, 801d78a <_strtod_l+0xba>
 801d756:	eeb1 0b40 	vneg.f64	d0, d0
 801d75a:	b017      	add	sp, #92	@ 0x5c
 801d75c:	ecbd 8b0a 	vpop	{d8-d12}
 801d760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d764:	2920      	cmp	r1, #32
 801d766:	d1cd      	bne.n	801d704 <_strtod_l+0x34>
 801d768:	3201      	adds	r2, #1
 801d76a:	e7c0      	b.n	801d6ee <_strtod_l+0x1e>
 801d76c:	292d      	cmp	r1, #45	@ 0x2d
 801d76e:	d1c9      	bne.n	801d704 <_strtod_l+0x34>
 801d770:	2101      	movs	r1, #1
 801d772:	9108      	str	r1, [sp, #32]
 801d774:	1c51      	adds	r1, r2, #1
 801d776:	9111      	str	r1, [sp, #68]	@ 0x44
 801d778:	7852      	ldrb	r2, [r2, #1]
 801d77a:	2a00      	cmp	r2, #0
 801d77c:	d1c4      	bne.n	801d708 <_strtod_l+0x38>
 801d77e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d780:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801d784:	2b00      	cmp	r3, #0
 801d786:	f040 8517 	bne.w	801e1b8 <_strtod_l+0xae8>
 801d78a:	ec4b ab10 	vmov	d0, sl, fp
 801d78e:	e7e4      	b.n	801d75a <_strtod_l+0x8a>
 801d790:	2100      	movs	r1, #0
 801d792:	e7ee      	b.n	801d772 <_strtod_l+0xa2>
 801d794:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801d796:	b13a      	cbz	r2, 801d7a8 <_strtod_l+0xd8>
 801d798:	2135      	movs	r1, #53	@ 0x35
 801d79a:	a814      	add	r0, sp, #80	@ 0x50
 801d79c:	f003 f939 	bl	8020a12 <__copybits>
 801d7a0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d7a2:	9805      	ldr	r0, [sp, #20]
 801d7a4:	f002 fd12 	bl	80201cc <_Bfree>
 801d7a8:	1e73      	subs	r3, r6, #1
 801d7aa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801d7ac:	2b04      	cmp	r3, #4
 801d7ae:	d806      	bhi.n	801d7be <_strtod_l+0xee>
 801d7b0:	e8df f003 	tbb	[pc, r3]
 801d7b4:	201d0314 	.word	0x201d0314
 801d7b8:	14          	.byte	0x14
 801d7b9:	00          	.byte	0x00
 801d7ba:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801d7be:	05e3      	lsls	r3, r4, #23
 801d7c0:	bf48      	it	mi
 801d7c2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801d7c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d7ca:	0d1b      	lsrs	r3, r3, #20
 801d7cc:	051b      	lsls	r3, r3, #20
 801d7ce:	2b00      	cmp	r3, #0
 801d7d0:	d1b9      	bne.n	801d746 <_strtod_l+0x76>
 801d7d2:	f000 fe7b 	bl	801e4cc <__errno>
 801d7d6:	2322      	movs	r3, #34	@ 0x22
 801d7d8:	6003      	str	r3, [r0, #0]
 801d7da:	e7b4      	b.n	801d746 <_strtod_l+0x76>
 801d7dc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801d7e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801d7e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801d7e8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801d7ec:	e7e7      	b.n	801d7be <_strtod_l+0xee>
 801d7ee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801d970 <_strtod_l+0x2a0>
 801d7f2:	e7e4      	b.n	801d7be <_strtod_l+0xee>
 801d7f4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801d7f8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801d7fc:	e7df      	b.n	801d7be <_strtod_l+0xee>
 801d7fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d800:	1c5a      	adds	r2, r3, #1
 801d802:	9211      	str	r2, [sp, #68]	@ 0x44
 801d804:	785b      	ldrb	r3, [r3, #1]
 801d806:	2b30      	cmp	r3, #48	@ 0x30
 801d808:	d0f9      	beq.n	801d7fe <_strtod_l+0x12e>
 801d80a:	2b00      	cmp	r3, #0
 801d80c:	d09b      	beq.n	801d746 <_strtod_l+0x76>
 801d80e:	2301      	movs	r3, #1
 801d810:	9307      	str	r3, [sp, #28]
 801d812:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d814:	930a      	str	r3, [sp, #40]	@ 0x28
 801d816:	2300      	movs	r3, #0
 801d818:	9306      	str	r3, [sp, #24]
 801d81a:	4699      	mov	r9, r3
 801d81c:	461d      	mov	r5, r3
 801d81e:	220a      	movs	r2, #10
 801d820:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801d822:	7804      	ldrb	r4, [r0, #0]
 801d824:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801d828:	b2d9      	uxtb	r1, r3
 801d82a:	2909      	cmp	r1, #9
 801d82c:	d92a      	bls.n	801d884 <_strtod_l+0x1b4>
 801d82e:	494f      	ldr	r1, [pc, #316]	@ (801d96c <_strtod_l+0x29c>)
 801d830:	2201      	movs	r2, #1
 801d832:	f000 fe23 	bl	801e47c <strncmp>
 801d836:	b398      	cbz	r0, 801d8a0 <_strtod_l+0x1d0>
 801d838:	2000      	movs	r0, #0
 801d83a:	4622      	mov	r2, r4
 801d83c:	462b      	mov	r3, r5
 801d83e:	4607      	mov	r7, r0
 801d840:	4601      	mov	r1, r0
 801d842:	2a65      	cmp	r2, #101	@ 0x65
 801d844:	d001      	beq.n	801d84a <_strtod_l+0x17a>
 801d846:	2a45      	cmp	r2, #69	@ 0x45
 801d848:	d118      	bne.n	801d87c <_strtod_l+0x1ac>
 801d84a:	b91b      	cbnz	r3, 801d854 <_strtod_l+0x184>
 801d84c:	9b07      	ldr	r3, [sp, #28]
 801d84e:	4303      	orrs	r3, r0
 801d850:	d095      	beq.n	801d77e <_strtod_l+0xae>
 801d852:	2300      	movs	r3, #0
 801d854:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801d858:	f108 0201 	add.w	r2, r8, #1
 801d85c:	9211      	str	r2, [sp, #68]	@ 0x44
 801d85e:	f898 2001 	ldrb.w	r2, [r8, #1]
 801d862:	2a2b      	cmp	r2, #43	@ 0x2b
 801d864:	d074      	beq.n	801d950 <_strtod_l+0x280>
 801d866:	2a2d      	cmp	r2, #45	@ 0x2d
 801d868:	d07a      	beq.n	801d960 <_strtod_l+0x290>
 801d86a:	f04f 0e00 	mov.w	lr, #0
 801d86e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801d872:	2c09      	cmp	r4, #9
 801d874:	f240 8082 	bls.w	801d97c <_strtod_l+0x2ac>
 801d878:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801d87c:	2400      	movs	r4, #0
 801d87e:	e09d      	b.n	801d9bc <_strtod_l+0x2ec>
 801d880:	2300      	movs	r3, #0
 801d882:	e7c5      	b.n	801d810 <_strtod_l+0x140>
 801d884:	2d08      	cmp	r5, #8
 801d886:	bfc8      	it	gt
 801d888:	9906      	ldrgt	r1, [sp, #24]
 801d88a:	f100 0001 	add.w	r0, r0, #1
 801d88e:	bfca      	itet	gt
 801d890:	fb02 3301 	mlagt	r3, r2, r1, r3
 801d894:	fb02 3909 	mlale	r9, r2, r9, r3
 801d898:	9306      	strgt	r3, [sp, #24]
 801d89a:	3501      	adds	r5, #1
 801d89c:	9011      	str	r0, [sp, #68]	@ 0x44
 801d89e:	e7bf      	b.n	801d820 <_strtod_l+0x150>
 801d8a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d8a2:	1c5a      	adds	r2, r3, #1
 801d8a4:	9211      	str	r2, [sp, #68]	@ 0x44
 801d8a6:	785a      	ldrb	r2, [r3, #1]
 801d8a8:	b3bd      	cbz	r5, 801d91a <_strtod_l+0x24a>
 801d8aa:	4607      	mov	r7, r0
 801d8ac:	462b      	mov	r3, r5
 801d8ae:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801d8b2:	2909      	cmp	r1, #9
 801d8b4:	d912      	bls.n	801d8dc <_strtod_l+0x20c>
 801d8b6:	2101      	movs	r1, #1
 801d8b8:	e7c3      	b.n	801d842 <_strtod_l+0x172>
 801d8ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d8bc:	1c5a      	adds	r2, r3, #1
 801d8be:	9211      	str	r2, [sp, #68]	@ 0x44
 801d8c0:	785a      	ldrb	r2, [r3, #1]
 801d8c2:	3001      	adds	r0, #1
 801d8c4:	2a30      	cmp	r2, #48	@ 0x30
 801d8c6:	d0f8      	beq.n	801d8ba <_strtod_l+0x1ea>
 801d8c8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801d8cc:	2b08      	cmp	r3, #8
 801d8ce:	f200 847a 	bhi.w	801e1c6 <_strtod_l+0xaf6>
 801d8d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d8d4:	930a      	str	r3, [sp, #40]	@ 0x28
 801d8d6:	4607      	mov	r7, r0
 801d8d8:	2000      	movs	r0, #0
 801d8da:	4603      	mov	r3, r0
 801d8dc:	3a30      	subs	r2, #48	@ 0x30
 801d8de:	f100 0101 	add.w	r1, r0, #1
 801d8e2:	d014      	beq.n	801d90e <_strtod_l+0x23e>
 801d8e4:	440f      	add	r7, r1
 801d8e6:	469c      	mov	ip, r3
 801d8e8:	f04f 0e0a 	mov.w	lr, #10
 801d8ec:	f10c 0401 	add.w	r4, ip, #1
 801d8f0:	1ae6      	subs	r6, r4, r3
 801d8f2:	42b1      	cmp	r1, r6
 801d8f4:	dc13      	bgt.n	801d91e <_strtod_l+0x24e>
 801d8f6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801d8fa:	1819      	adds	r1, r3, r0
 801d8fc:	2908      	cmp	r1, #8
 801d8fe:	f103 0301 	add.w	r3, r3, #1
 801d902:	4403      	add	r3, r0
 801d904:	dc19      	bgt.n	801d93a <_strtod_l+0x26a>
 801d906:	210a      	movs	r1, #10
 801d908:	fb01 2909 	mla	r9, r1, r9, r2
 801d90c:	2100      	movs	r1, #0
 801d90e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d910:	1c50      	adds	r0, r2, #1
 801d912:	9011      	str	r0, [sp, #68]	@ 0x44
 801d914:	7852      	ldrb	r2, [r2, #1]
 801d916:	4608      	mov	r0, r1
 801d918:	e7c9      	b.n	801d8ae <_strtod_l+0x1de>
 801d91a:	4628      	mov	r0, r5
 801d91c:	e7d2      	b.n	801d8c4 <_strtod_l+0x1f4>
 801d91e:	f1bc 0f08 	cmp.w	ip, #8
 801d922:	dc03      	bgt.n	801d92c <_strtod_l+0x25c>
 801d924:	fb0e f909 	mul.w	r9, lr, r9
 801d928:	46a4      	mov	ip, r4
 801d92a:	e7df      	b.n	801d8ec <_strtod_l+0x21c>
 801d92c:	2c10      	cmp	r4, #16
 801d92e:	bfde      	ittt	le
 801d930:	9e06      	ldrle	r6, [sp, #24]
 801d932:	fb0e f606 	mulle.w	r6, lr, r6
 801d936:	9606      	strle	r6, [sp, #24]
 801d938:	e7f6      	b.n	801d928 <_strtod_l+0x258>
 801d93a:	290f      	cmp	r1, #15
 801d93c:	bfdf      	itttt	le
 801d93e:	9806      	ldrle	r0, [sp, #24]
 801d940:	210a      	movle	r1, #10
 801d942:	fb01 2200 	mlale	r2, r1, r0, r2
 801d946:	9206      	strle	r2, [sp, #24]
 801d948:	e7e0      	b.n	801d90c <_strtod_l+0x23c>
 801d94a:	2700      	movs	r7, #0
 801d94c:	2101      	movs	r1, #1
 801d94e:	e77d      	b.n	801d84c <_strtod_l+0x17c>
 801d950:	f04f 0e00 	mov.w	lr, #0
 801d954:	f108 0202 	add.w	r2, r8, #2
 801d958:	9211      	str	r2, [sp, #68]	@ 0x44
 801d95a:	f898 2002 	ldrb.w	r2, [r8, #2]
 801d95e:	e786      	b.n	801d86e <_strtod_l+0x19e>
 801d960:	f04f 0e01 	mov.w	lr, #1
 801d964:	e7f6      	b.n	801d954 <_strtod_l+0x284>
 801d966:	bf00      	nop
 801d968:	08025020 	.word	0x08025020
 801d96c:	08024e84 	.word	0x08024e84
 801d970:	7ff00000 	.word	0x7ff00000
 801d974:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d976:	1c54      	adds	r4, r2, #1
 801d978:	9411      	str	r4, [sp, #68]	@ 0x44
 801d97a:	7852      	ldrb	r2, [r2, #1]
 801d97c:	2a30      	cmp	r2, #48	@ 0x30
 801d97e:	d0f9      	beq.n	801d974 <_strtod_l+0x2a4>
 801d980:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801d984:	2c08      	cmp	r4, #8
 801d986:	f63f af79 	bhi.w	801d87c <_strtod_l+0x1ac>
 801d98a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801d98e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d990:	9209      	str	r2, [sp, #36]	@ 0x24
 801d992:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d994:	1c54      	adds	r4, r2, #1
 801d996:	9411      	str	r4, [sp, #68]	@ 0x44
 801d998:	7852      	ldrb	r2, [r2, #1]
 801d99a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801d99e:	2e09      	cmp	r6, #9
 801d9a0:	d937      	bls.n	801da12 <_strtod_l+0x342>
 801d9a2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801d9a4:	1ba4      	subs	r4, r4, r6
 801d9a6:	2c08      	cmp	r4, #8
 801d9a8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801d9ac:	dc02      	bgt.n	801d9b4 <_strtod_l+0x2e4>
 801d9ae:	4564      	cmp	r4, ip
 801d9b0:	bfa8      	it	ge
 801d9b2:	4664      	movge	r4, ip
 801d9b4:	f1be 0f00 	cmp.w	lr, #0
 801d9b8:	d000      	beq.n	801d9bc <_strtod_l+0x2ec>
 801d9ba:	4264      	negs	r4, r4
 801d9bc:	2b00      	cmp	r3, #0
 801d9be:	d14d      	bne.n	801da5c <_strtod_l+0x38c>
 801d9c0:	9b07      	ldr	r3, [sp, #28]
 801d9c2:	4318      	orrs	r0, r3
 801d9c4:	f47f aebf 	bne.w	801d746 <_strtod_l+0x76>
 801d9c8:	2900      	cmp	r1, #0
 801d9ca:	f47f aed8 	bne.w	801d77e <_strtod_l+0xae>
 801d9ce:	2a69      	cmp	r2, #105	@ 0x69
 801d9d0:	d027      	beq.n	801da22 <_strtod_l+0x352>
 801d9d2:	dc24      	bgt.n	801da1e <_strtod_l+0x34e>
 801d9d4:	2a49      	cmp	r2, #73	@ 0x49
 801d9d6:	d024      	beq.n	801da22 <_strtod_l+0x352>
 801d9d8:	2a4e      	cmp	r2, #78	@ 0x4e
 801d9da:	f47f aed0 	bne.w	801d77e <_strtod_l+0xae>
 801d9de:	4997      	ldr	r1, [pc, #604]	@ (801dc3c <_strtod_l+0x56c>)
 801d9e0:	a811      	add	r0, sp, #68	@ 0x44
 801d9e2:	f001 fef7 	bl	801f7d4 <__match>
 801d9e6:	2800      	cmp	r0, #0
 801d9e8:	f43f aec9 	beq.w	801d77e <_strtod_l+0xae>
 801d9ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d9ee:	781b      	ldrb	r3, [r3, #0]
 801d9f0:	2b28      	cmp	r3, #40	@ 0x28
 801d9f2:	d12d      	bne.n	801da50 <_strtod_l+0x380>
 801d9f4:	4992      	ldr	r1, [pc, #584]	@ (801dc40 <_strtod_l+0x570>)
 801d9f6:	aa14      	add	r2, sp, #80	@ 0x50
 801d9f8:	a811      	add	r0, sp, #68	@ 0x44
 801d9fa:	f001 feff 	bl	801f7fc <__hexnan>
 801d9fe:	2805      	cmp	r0, #5
 801da00:	d126      	bne.n	801da50 <_strtod_l+0x380>
 801da02:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801da04:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801da08:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801da0c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801da10:	e699      	b.n	801d746 <_strtod_l+0x76>
 801da12:	240a      	movs	r4, #10
 801da14:	fb04 2c0c 	mla	ip, r4, ip, r2
 801da18:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801da1c:	e7b9      	b.n	801d992 <_strtod_l+0x2c2>
 801da1e:	2a6e      	cmp	r2, #110	@ 0x6e
 801da20:	e7db      	b.n	801d9da <_strtod_l+0x30a>
 801da22:	4988      	ldr	r1, [pc, #544]	@ (801dc44 <_strtod_l+0x574>)
 801da24:	a811      	add	r0, sp, #68	@ 0x44
 801da26:	f001 fed5 	bl	801f7d4 <__match>
 801da2a:	2800      	cmp	r0, #0
 801da2c:	f43f aea7 	beq.w	801d77e <_strtod_l+0xae>
 801da30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801da32:	4985      	ldr	r1, [pc, #532]	@ (801dc48 <_strtod_l+0x578>)
 801da34:	3b01      	subs	r3, #1
 801da36:	a811      	add	r0, sp, #68	@ 0x44
 801da38:	9311      	str	r3, [sp, #68]	@ 0x44
 801da3a:	f001 fecb 	bl	801f7d4 <__match>
 801da3e:	b910      	cbnz	r0, 801da46 <_strtod_l+0x376>
 801da40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801da42:	3301      	adds	r3, #1
 801da44:	9311      	str	r3, [sp, #68]	@ 0x44
 801da46:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801dc5c <_strtod_l+0x58c>
 801da4a:	f04f 0a00 	mov.w	sl, #0
 801da4e:	e67a      	b.n	801d746 <_strtod_l+0x76>
 801da50:	487e      	ldr	r0, [pc, #504]	@ (801dc4c <_strtod_l+0x57c>)
 801da52:	f000 fdd9 	bl	801e608 <nan>
 801da56:	ec5b ab10 	vmov	sl, fp, d0
 801da5a:	e674      	b.n	801d746 <_strtod_l+0x76>
 801da5c:	ee07 9a90 	vmov	s15, r9
 801da60:	1be2      	subs	r2, r4, r7
 801da62:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801da66:	2d00      	cmp	r5, #0
 801da68:	bf08      	it	eq
 801da6a:	461d      	moveq	r5, r3
 801da6c:	2b10      	cmp	r3, #16
 801da6e:	9209      	str	r2, [sp, #36]	@ 0x24
 801da70:	461a      	mov	r2, r3
 801da72:	bfa8      	it	ge
 801da74:	2210      	movge	r2, #16
 801da76:	2b09      	cmp	r3, #9
 801da78:	ec5b ab17 	vmov	sl, fp, d7
 801da7c:	dc15      	bgt.n	801daaa <_strtod_l+0x3da>
 801da7e:	1be1      	subs	r1, r4, r7
 801da80:	2900      	cmp	r1, #0
 801da82:	f43f ae60 	beq.w	801d746 <_strtod_l+0x76>
 801da86:	eba4 0107 	sub.w	r1, r4, r7
 801da8a:	dd72      	ble.n	801db72 <_strtod_l+0x4a2>
 801da8c:	2916      	cmp	r1, #22
 801da8e:	dc59      	bgt.n	801db44 <_strtod_l+0x474>
 801da90:	4b6f      	ldr	r3, [pc, #444]	@ (801dc50 <_strtod_l+0x580>)
 801da92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801da94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801da98:	ed93 7b00 	vldr	d7, [r3]
 801da9c:	ec4b ab16 	vmov	d6, sl, fp
 801daa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801daa4:	ec5b ab17 	vmov	sl, fp, d7
 801daa8:	e64d      	b.n	801d746 <_strtod_l+0x76>
 801daaa:	4969      	ldr	r1, [pc, #420]	@ (801dc50 <_strtod_l+0x580>)
 801daac:	eddd 6a06 	vldr	s13, [sp, #24]
 801dab0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801dab4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801dab8:	2b0f      	cmp	r3, #15
 801daba:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801dabe:	eea7 6b05 	vfma.f64	d6, d7, d5
 801dac2:	ec5b ab16 	vmov	sl, fp, d6
 801dac6:	ddda      	ble.n	801da7e <_strtod_l+0x3ae>
 801dac8:	1a9a      	subs	r2, r3, r2
 801daca:	1be1      	subs	r1, r4, r7
 801dacc:	440a      	add	r2, r1
 801dace:	2a00      	cmp	r2, #0
 801dad0:	f340 8094 	ble.w	801dbfc <_strtod_l+0x52c>
 801dad4:	f012 000f 	ands.w	r0, r2, #15
 801dad8:	d00a      	beq.n	801daf0 <_strtod_l+0x420>
 801dada:	495d      	ldr	r1, [pc, #372]	@ (801dc50 <_strtod_l+0x580>)
 801dadc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801dae0:	ed91 7b00 	vldr	d7, [r1]
 801dae4:	ec4b ab16 	vmov	d6, sl, fp
 801dae8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801daec:	ec5b ab17 	vmov	sl, fp, d7
 801daf0:	f032 020f 	bics.w	r2, r2, #15
 801daf4:	d073      	beq.n	801dbde <_strtod_l+0x50e>
 801daf6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801dafa:	dd47      	ble.n	801db8c <_strtod_l+0x4bc>
 801dafc:	2400      	movs	r4, #0
 801dafe:	4625      	mov	r5, r4
 801db00:	9407      	str	r4, [sp, #28]
 801db02:	4626      	mov	r6, r4
 801db04:	9a05      	ldr	r2, [sp, #20]
 801db06:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801dc5c <_strtod_l+0x58c>
 801db0a:	2322      	movs	r3, #34	@ 0x22
 801db0c:	6013      	str	r3, [r2, #0]
 801db0e:	f04f 0a00 	mov.w	sl, #0
 801db12:	9b07      	ldr	r3, [sp, #28]
 801db14:	2b00      	cmp	r3, #0
 801db16:	f43f ae16 	beq.w	801d746 <_strtod_l+0x76>
 801db1a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801db1c:	9805      	ldr	r0, [sp, #20]
 801db1e:	f002 fb55 	bl	80201cc <_Bfree>
 801db22:	9805      	ldr	r0, [sp, #20]
 801db24:	4631      	mov	r1, r6
 801db26:	f002 fb51 	bl	80201cc <_Bfree>
 801db2a:	9805      	ldr	r0, [sp, #20]
 801db2c:	4629      	mov	r1, r5
 801db2e:	f002 fb4d 	bl	80201cc <_Bfree>
 801db32:	9907      	ldr	r1, [sp, #28]
 801db34:	9805      	ldr	r0, [sp, #20]
 801db36:	f002 fb49 	bl	80201cc <_Bfree>
 801db3a:	9805      	ldr	r0, [sp, #20]
 801db3c:	4621      	mov	r1, r4
 801db3e:	f002 fb45 	bl	80201cc <_Bfree>
 801db42:	e600      	b.n	801d746 <_strtod_l+0x76>
 801db44:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801db48:	1be0      	subs	r0, r4, r7
 801db4a:	4281      	cmp	r1, r0
 801db4c:	dbbc      	blt.n	801dac8 <_strtod_l+0x3f8>
 801db4e:	4a40      	ldr	r2, [pc, #256]	@ (801dc50 <_strtod_l+0x580>)
 801db50:	f1c3 030f 	rsb	r3, r3, #15
 801db54:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801db58:	ed91 7b00 	vldr	d7, [r1]
 801db5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801db5e:	ec4b ab16 	vmov	d6, sl, fp
 801db62:	1acb      	subs	r3, r1, r3
 801db64:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801db68:	ee27 7b06 	vmul.f64	d7, d7, d6
 801db6c:	ed92 6b00 	vldr	d6, [r2]
 801db70:	e796      	b.n	801daa0 <_strtod_l+0x3d0>
 801db72:	3116      	adds	r1, #22
 801db74:	dba8      	blt.n	801dac8 <_strtod_l+0x3f8>
 801db76:	4b36      	ldr	r3, [pc, #216]	@ (801dc50 <_strtod_l+0x580>)
 801db78:	1b3c      	subs	r4, r7, r4
 801db7a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801db7e:	ed94 7b00 	vldr	d7, [r4]
 801db82:	ec4b ab16 	vmov	d6, sl, fp
 801db86:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801db8a:	e78b      	b.n	801daa4 <_strtod_l+0x3d4>
 801db8c:	2000      	movs	r0, #0
 801db8e:	ec4b ab17 	vmov	d7, sl, fp
 801db92:	4e30      	ldr	r6, [pc, #192]	@ (801dc54 <_strtod_l+0x584>)
 801db94:	1112      	asrs	r2, r2, #4
 801db96:	4601      	mov	r1, r0
 801db98:	2a01      	cmp	r2, #1
 801db9a:	dc23      	bgt.n	801dbe4 <_strtod_l+0x514>
 801db9c:	b108      	cbz	r0, 801dba2 <_strtod_l+0x4d2>
 801db9e:	ec5b ab17 	vmov	sl, fp, d7
 801dba2:	4a2c      	ldr	r2, [pc, #176]	@ (801dc54 <_strtod_l+0x584>)
 801dba4:	482c      	ldr	r0, [pc, #176]	@ (801dc58 <_strtod_l+0x588>)
 801dba6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801dbaa:	ed92 7b00 	vldr	d7, [r2]
 801dbae:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801dbb2:	ec4b ab16 	vmov	d6, sl, fp
 801dbb6:	4a29      	ldr	r2, [pc, #164]	@ (801dc5c <_strtod_l+0x58c>)
 801dbb8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dbbc:	ee17 1a90 	vmov	r1, s15
 801dbc0:	400a      	ands	r2, r1
 801dbc2:	4282      	cmp	r2, r0
 801dbc4:	ec5b ab17 	vmov	sl, fp, d7
 801dbc8:	d898      	bhi.n	801dafc <_strtod_l+0x42c>
 801dbca:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801dbce:	4282      	cmp	r2, r0
 801dbd0:	bf86      	itte	hi
 801dbd2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801dc60 <_strtod_l+0x590>
 801dbd6:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 801dbda:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801dbde:	2200      	movs	r2, #0
 801dbe0:	9206      	str	r2, [sp, #24]
 801dbe2:	e076      	b.n	801dcd2 <_strtod_l+0x602>
 801dbe4:	f012 0f01 	tst.w	r2, #1
 801dbe8:	d004      	beq.n	801dbf4 <_strtod_l+0x524>
 801dbea:	ed96 6b00 	vldr	d6, [r6]
 801dbee:	2001      	movs	r0, #1
 801dbf0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dbf4:	3101      	adds	r1, #1
 801dbf6:	1052      	asrs	r2, r2, #1
 801dbf8:	3608      	adds	r6, #8
 801dbfa:	e7cd      	b.n	801db98 <_strtod_l+0x4c8>
 801dbfc:	d0ef      	beq.n	801dbde <_strtod_l+0x50e>
 801dbfe:	4252      	negs	r2, r2
 801dc00:	f012 000f 	ands.w	r0, r2, #15
 801dc04:	d00a      	beq.n	801dc1c <_strtod_l+0x54c>
 801dc06:	4912      	ldr	r1, [pc, #72]	@ (801dc50 <_strtod_l+0x580>)
 801dc08:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801dc0c:	ed91 7b00 	vldr	d7, [r1]
 801dc10:	ec4b ab16 	vmov	d6, sl, fp
 801dc14:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801dc18:	ec5b ab17 	vmov	sl, fp, d7
 801dc1c:	1112      	asrs	r2, r2, #4
 801dc1e:	d0de      	beq.n	801dbde <_strtod_l+0x50e>
 801dc20:	2a1f      	cmp	r2, #31
 801dc22:	dd1f      	ble.n	801dc64 <_strtod_l+0x594>
 801dc24:	2400      	movs	r4, #0
 801dc26:	4625      	mov	r5, r4
 801dc28:	9407      	str	r4, [sp, #28]
 801dc2a:	4626      	mov	r6, r4
 801dc2c:	9a05      	ldr	r2, [sp, #20]
 801dc2e:	2322      	movs	r3, #34	@ 0x22
 801dc30:	f04f 0a00 	mov.w	sl, #0
 801dc34:	f04f 0b00 	mov.w	fp, #0
 801dc38:	6013      	str	r3, [r2, #0]
 801dc3a:	e76a      	b.n	801db12 <_strtod_l+0x442>
 801dc3c:	08024de9 	.word	0x08024de9
 801dc40:	0802500c 	.word	0x0802500c
 801dc44:	08024de1 	.word	0x08024de1
 801dc48:	08024ecd 	.word	0x08024ecd
 801dc4c:	08024ec9 	.word	0x08024ec9
 801dc50:	08025198 	.word	0x08025198
 801dc54:	08025170 	.word	0x08025170
 801dc58:	7ca00000 	.word	0x7ca00000
 801dc5c:	7ff00000 	.word	0x7ff00000
 801dc60:	7fefffff 	.word	0x7fefffff
 801dc64:	f012 0110 	ands.w	r1, r2, #16
 801dc68:	bf18      	it	ne
 801dc6a:	216a      	movne	r1, #106	@ 0x6a
 801dc6c:	9106      	str	r1, [sp, #24]
 801dc6e:	ec4b ab17 	vmov	d7, sl, fp
 801dc72:	49af      	ldr	r1, [pc, #700]	@ (801df30 <_strtod_l+0x860>)
 801dc74:	2000      	movs	r0, #0
 801dc76:	07d6      	lsls	r6, r2, #31
 801dc78:	d504      	bpl.n	801dc84 <_strtod_l+0x5b4>
 801dc7a:	ed91 6b00 	vldr	d6, [r1]
 801dc7e:	2001      	movs	r0, #1
 801dc80:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dc84:	1052      	asrs	r2, r2, #1
 801dc86:	f101 0108 	add.w	r1, r1, #8
 801dc8a:	d1f4      	bne.n	801dc76 <_strtod_l+0x5a6>
 801dc8c:	b108      	cbz	r0, 801dc92 <_strtod_l+0x5c2>
 801dc8e:	ec5b ab17 	vmov	sl, fp, d7
 801dc92:	9a06      	ldr	r2, [sp, #24]
 801dc94:	b1b2      	cbz	r2, 801dcc4 <_strtod_l+0x5f4>
 801dc96:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801dc9a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801dc9e:	2a00      	cmp	r2, #0
 801dca0:	4658      	mov	r0, fp
 801dca2:	dd0f      	ble.n	801dcc4 <_strtod_l+0x5f4>
 801dca4:	2a1f      	cmp	r2, #31
 801dca6:	dd55      	ble.n	801dd54 <_strtod_l+0x684>
 801dca8:	2a34      	cmp	r2, #52	@ 0x34
 801dcaa:	bfde      	ittt	le
 801dcac:	f04f 32ff 	movle.w	r2, #4294967295	@ 0xffffffff
 801dcb0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801dcb4:	408a      	lslle	r2, r1
 801dcb6:	f04f 0a00 	mov.w	sl, #0
 801dcba:	bfcc      	ite	gt
 801dcbc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801dcc0:	ea02 0b00 	andle.w	fp, r2, r0
 801dcc4:	ec4b ab17 	vmov	d7, sl, fp
 801dcc8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801dccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dcd0:	d0a8      	beq.n	801dc24 <_strtod_l+0x554>
 801dcd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801dcd4:	9805      	ldr	r0, [sp, #20]
 801dcd6:	f8cd 9000 	str.w	r9, [sp]
 801dcda:	462a      	mov	r2, r5
 801dcdc:	f002 fade 	bl	802029c <__s2b>
 801dce0:	9007      	str	r0, [sp, #28]
 801dce2:	2800      	cmp	r0, #0
 801dce4:	f43f af0a 	beq.w	801dafc <_strtod_l+0x42c>
 801dce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dcea:	1b3f      	subs	r7, r7, r4
 801dcec:	2b00      	cmp	r3, #0
 801dcee:	bfb4      	ite	lt
 801dcf0:	463b      	movlt	r3, r7
 801dcf2:	2300      	movge	r3, #0
 801dcf4:	930a      	str	r3, [sp, #40]	@ 0x28
 801dcf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dcf8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801df20 <_strtod_l+0x850>
 801dcfc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801dd00:	2400      	movs	r4, #0
 801dd02:	930d      	str	r3, [sp, #52]	@ 0x34
 801dd04:	4625      	mov	r5, r4
 801dd06:	9b07      	ldr	r3, [sp, #28]
 801dd08:	9805      	ldr	r0, [sp, #20]
 801dd0a:	6859      	ldr	r1, [r3, #4]
 801dd0c:	f002 fa1e 	bl	802014c <_Balloc>
 801dd10:	4606      	mov	r6, r0
 801dd12:	2800      	cmp	r0, #0
 801dd14:	f43f aef6 	beq.w	801db04 <_strtod_l+0x434>
 801dd18:	9b07      	ldr	r3, [sp, #28]
 801dd1a:	691a      	ldr	r2, [r3, #16]
 801dd1c:	ec4b ab19 	vmov	d9, sl, fp
 801dd20:	3202      	adds	r2, #2
 801dd22:	f103 010c 	add.w	r1, r3, #12
 801dd26:	0092      	lsls	r2, r2, #2
 801dd28:	300c      	adds	r0, #12
 801dd2a:	f000 fc5f 	bl	801e5ec <memcpy>
 801dd2e:	eeb0 0b49 	vmov.f64	d0, d9
 801dd32:	9805      	ldr	r0, [sp, #20]
 801dd34:	aa14      	add	r2, sp, #80	@ 0x50
 801dd36:	a913      	add	r1, sp, #76	@ 0x4c
 801dd38:	f002 fde4 	bl	8020904 <__d2b>
 801dd3c:	9012      	str	r0, [sp, #72]	@ 0x48
 801dd3e:	2800      	cmp	r0, #0
 801dd40:	f43f aee0 	beq.w	801db04 <_strtod_l+0x434>
 801dd44:	9805      	ldr	r0, [sp, #20]
 801dd46:	2101      	movs	r1, #1
 801dd48:	f002 fb3e 	bl	80203c8 <__i2b>
 801dd4c:	4605      	mov	r5, r0
 801dd4e:	b940      	cbnz	r0, 801dd62 <_strtod_l+0x692>
 801dd50:	2500      	movs	r5, #0
 801dd52:	e6d7      	b.n	801db04 <_strtod_l+0x434>
 801dd54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801dd58:	fa01 f202 	lsl.w	r2, r1, r2
 801dd5c:	ea02 0a0a 	and.w	sl, r2, sl
 801dd60:	e7b0      	b.n	801dcc4 <_strtod_l+0x5f4>
 801dd62:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801dd64:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801dd66:	2f00      	cmp	r7, #0
 801dd68:	bfab      	itete	ge
 801dd6a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801dd6c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801dd6e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801dd72:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801dd76:	bfac      	ite	ge
 801dd78:	eb07 0903 	addge.w	r9, r7, r3
 801dd7c:	eba3 0807 	sublt.w	r8, r3, r7
 801dd80:	9b06      	ldr	r3, [sp, #24]
 801dd82:	1aff      	subs	r7, r7, r3
 801dd84:	4417      	add	r7, r2
 801dd86:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801dd8a:	4a6a      	ldr	r2, [pc, #424]	@ (801df34 <_strtod_l+0x864>)
 801dd8c:	3f01      	subs	r7, #1
 801dd8e:	4297      	cmp	r7, r2
 801dd90:	da51      	bge.n	801de36 <_strtod_l+0x766>
 801dd92:	1bd1      	subs	r1, r2, r7
 801dd94:	291f      	cmp	r1, #31
 801dd96:	eba3 0301 	sub.w	r3, r3, r1
 801dd9a:	f04f 0201 	mov.w	r2, #1
 801dd9e:	dc3e      	bgt.n	801de1e <_strtod_l+0x74e>
 801dda0:	408a      	lsls	r2, r1
 801dda2:	920c      	str	r2, [sp, #48]	@ 0x30
 801dda4:	2200      	movs	r2, #0
 801dda6:	920b      	str	r2, [sp, #44]	@ 0x2c
 801dda8:	eb09 0703 	add.w	r7, r9, r3
 801ddac:	4498      	add	r8, r3
 801ddae:	9b06      	ldr	r3, [sp, #24]
 801ddb0:	45b9      	cmp	r9, r7
 801ddb2:	4498      	add	r8, r3
 801ddb4:	464b      	mov	r3, r9
 801ddb6:	bfa8      	it	ge
 801ddb8:	463b      	movge	r3, r7
 801ddba:	4543      	cmp	r3, r8
 801ddbc:	bfa8      	it	ge
 801ddbe:	4643      	movge	r3, r8
 801ddc0:	2b00      	cmp	r3, #0
 801ddc2:	bfc2      	ittt	gt
 801ddc4:	1aff      	subgt	r7, r7, r3
 801ddc6:	eba8 0803 	subgt.w	r8, r8, r3
 801ddca:	eba9 0903 	subgt.w	r9, r9, r3
 801ddce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ddd0:	2b00      	cmp	r3, #0
 801ddd2:	dd16      	ble.n	801de02 <_strtod_l+0x732>
 801ddd4:	4629      	mov	r1, r5
 801ddd6:	9805      	ldr	r0, [sp, #20]
 801ddd8:	461a      	mov	r2, r3
 801ddda:	f002 fbad 	bl	8020538 <__pow5mult>
 801ddde:	4605      	mov	r5, r0
 801dde0:	2800      	cmp	r0, #0
 801dde2:	d0b5      	beq.n	801dd50 <_strtod_l+0x680>
 801dde4:	4601      	mov	r1, r0
 801dde6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801dde8:	9805      	ldr	r0, [sp, #20]
 801ddea:	f002 fb03 	bl	80203f4 <__multiply>
 801ddee:	900f      	str	r0, [sp, #60]	@ 0x3c
 801ddf0:	2800      	cmp	r0, #0
 801ddf2:	f43f ae87 	beq.w	801db04 <_strtod_l+0x434>
 801ddf6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ddf8:	9805      	ldr	r0, [sp, #20]
 801ddfa:	f002 f9e7 	bl	80201cc <_Bfree>
 801ddfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801de00:	9312      	str	r3, [sp, #72]	@ 0x48
 801de02:	2f00      	cmp	r7, #0
 801de04:	dc1b      	bgt.n	801de3e <_strtod_l+0x76e>
 801de06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801de08:	2b00      	cmp	r3, #0
 801de0a:	dd21      	ble.n	801de50 <_strtod_l+0x780>
 801de0c:	4631      	mov	r1, r6
 801de0e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801de10:	9805      	ldr	r0, [sp, #20]
 801de12:	f002 fb91 	bl	8020538 <__pow5mult>
 801de16:	4606      	mov	r6, r0
 801de18:	b9d0      	cbnz	r0, 801de50 <_strtod_l+0x780>
 801de1a:	2600      	movs	r6, #0
 801de1c:	e672      	b.n	801db04 <_strtod_l+0x434>
 801de1e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801de22:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801de26:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801de2a:	37e2      	adds	r7, #226	@ 0xe2
 801de2c:	fa02 f107 	lsl.w	r1, r2, r7
 801de30:	910b      	str	r1, [sp, #44]	@ 0x2c
 801de32:	920c      	str	r2, [sp, #48]	@ 0x30
 801de34:	e7b8      	b.n	801dda8 <_strtod_l+0x6d8>
 801de36:	2200      	movs	r2, #0
 801de38:	920b      	str	r2, [sp, #44]	@ 0x2c
 801de3a:	2201      	movs	r2, #1
 801de3c:	e7f9      	b.n	801de32 <_strtod_l+0x762>
 801de3e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801de40:	9805      	ldr	r0, [sp, #20]
 801de42:	463a      	mov	r2, r7
 801de44:	f002 fbd2 	bl	80205ec <__lshift>
 801de48:	9012      	str	r0, [sp, #72]	@ 0x48
 801de4a:	2800      	cmp	r0, #0
 801de4c:	d1db      	bne.n	801de06 <_strtod_l+0x736>
 801de4e:	e659      	b.n	801db04 <_strtod_l+0x434>
 801de50:	f1b8 0f00 	cmp.w	r8, #0
 801de54:	dd07      	ble.n	801de66 <_strtod_l+0x796>
 801de56:	4631      	mov	r1, r6
 801de58:	9805      	ldr	r0, [sp, #20]
 801de5a:	4642      	mov	r2, r8
 801de5c:	f002 fbc6 	bl	80205ec <__lshift>
 801de60:	4606      	mov	r6, r0
 801de62:	2800      	cmp	r0, #0
 801de64:	d0d9      	beq.n	801de1a <_strtod_l+0x74a>
 801de66:	f1b9 0f00 	cmp.w	r9, #0
 801de6a:	dd08      	ble.n	801de7e <_strtod_l+0x7ae>
 801de6c:	4629      	mov	r1, r5
 801de6e:	9805      	ldr	r0, [sp, #20]
 801de70:	464a      	mov	r2, r9
 801de72:	f002 fbbb 	bl	80205ec <__lshift>
 801de76:	4605      	mov	r5, r0
 801de78:	2800      	cmp	r0, #0
 801de7a:	f43f ae43 	beq.w	801db04 <_strtod_l+0x434>
 801de7e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801de80:	9805      	ldr	r0, [sp, #20]
 801de82:	4632      	mov	r2, r6
 801de84:	f002 fc3a 	bl	80206fc <__mdiff>
 801de88:	4604      	mov	r4, r0
 801de8a:	2800      	cmp	r0, #0
 801de8c:	f43f ae3a 	beq.w	801db04 <_strtod_l+0x434>
 801de90:	2300      	movs	r3, #0
 801de92:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801de96:	60c3      	str	r3, [r0, #12]
 801de98:	4629      	mov	r1, r5
 801de9a:	f002 fc13 	bl	80206c4 <__mcmp>
 801de9e:	2800      	cmp	r0, #0
 801dea0:	da4c      	bge.n	801df3c <_strtod_l+0x86c>
 801dea2:	ea58 080a 	orrs.w	r8, r8, sl
 801dea6:	d172      	bne.n	801df8e <_strtod_l+0x8be>
 801dea8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801deac:	2b00      	cmp	r3, #0
 801deae:	d16e      	bne.n	801df8e <_strtod_l+0x8be>
 801deb0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801deb4:	0d1b      	lsrs	r3, r3, #20
 801deb6:	051b      	lsls	r3, r3, #20
 801deb8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801debc:	d967      	bls.n	801df8e <_strtod_l+0x8be>
 801debe:	6963      	ldr	r3, [r4, #20]
 801dec0:	b913      	cbnz	r3, 801dec8 <_strtod_l+0x7f8>
 801dec2:	6923      	ldr	r3, [r4, #16]
 801dec4:	2b01      	cmp	r3, #1
 801dec6:	dd62      	ble.n	801df8e <_strtod_l+0x8be>
 801dec8:	4621      	mov	r1, r4
 801deca:	2201      	movs	r2, #1
 801decc:	9805      	ldr	r0, [sp, #20]
 801dece:	f002 fb8d 	bl	80205ec <__lshift>
 801ded2:	4629      	mov	r1, r5
 801ded4:	4604      	mov	r4, r0
 801ded6:	f002 fbf5 	bl	80206c4 <__mcmp>
 801deda:	2800      	cmp	r0, #0
 801dedc:	dd57      	ble.n	801df8e <_strtod_l+0x8be>
 801dede:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801dee2:	9a06      	ldr	r2, [sp, #24]
 801dee4:	0d1b      	lsrs	r3, r3, #20
 801dee6:	051b      	lsls	r3, r3, #20
 801dee8:	2a00      	cmp	r2, #0
 801deea:	d06e      	beq.n	801dfca <_strtod_l+0x8fa>
 801deec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801def0:	d86b      	bhi.n	801dfca <_strtod_l+0x8fa>
 801def2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801def6:	f67f ae99 	bls.w	801dc2c <_strtod_l+0x55c>
 801defa:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801df28 <_strtod_l+0x858>
 801defe:	ec4b ab16 	vmov	d6, sl, fp
 801df02:	4b0d      	ldr	r3, [pc, #52]	@ (801df38 <_strtod_l+0x868>)
 801df04:	ee26 7b07 	vmul.f64	d7, d6, d7
 801df08:	ee17 2a90 	vmov	r2, s15
 801df0c:	4013      	ands	r3, r2
 801df0e:	ec5b ab17 	vmov	sl, fp, d7
 801df12:	2b00      	cmp	r3, #0
 801df14:	f47f ae01 	bne.w	801db1a <_strtod_l+0x44a>
 801df18:	9a05      	ldr	r2, [sp, #20]
 801df1a:	2322      	movs	r3, #34	@ 0x22
 801df1c:	6013      	str	r3, [r2, #0]
 801df1e:	e5fc      	b.n	801db1a <_strtod_l+0x44a>
 801df20:	ffc00000 	.word	0xffc00000
 801df24:	41dfffff 	.word	0x41dfffff
 801df28:	00000000 	.word	0x00000000
 801df2c:	39500000 	.word	0x39500000
 801df30:	08025038 	.word	0x08025038
 801df34:	fffffc02 	.word	0xfffffc02
 801df38:	7ff00000 	.word	0x7ff00000
 801df3c:	46d9      	mov	r9, fp
 801df3e:	d15d      	bne.n	801dffc <_strtod_l+0x92c>
 801df40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801df44:	f1b8 0f00 	cmp.w	r8, #0
 801df48:	d02a      	beq.n	801dfa0 <_strtod_l+0x8d0>
 801df4a:	4aa9      	ldr	r2, [pc, #676]	@ (801e1f0 <_strtod_l+0xb20>)
 801df4c:	4293      	cmp	r3, r2
 801df4e:	d12a      	bne.n	801dfa6 <_strtod_l+0x8d6>
 801df50:	9b06      	ldr	r3, [sp, #24]
 801df52:	4652      	mov	r2, sl
 801df54:	b1fb      	cbz	r3, 801df96 <_strtod_l+0x8c6>
 801df56:	4ba7      	ldr	r3, [pc, #668]	@ (801e1f4 <_strtod_l+0xb24>)
 801df58:	ea0b 0303 	and.w	r3, fp, r3
 801df5c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801df60:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801df64:	d81a      	bhi.n	801df9c <_strtod_l+0x8cc>
 801df66:	0d1b      	lsrs	r3, r3, #20
 801df68:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801df6c:	fa01 f303 	lsl.w	r3, r1, r3
 801df70:	429a      	cmp	r2, r3
 801df72:	d118      	bne.n	801dfa6 <_strtod_l+0x8d6>
 801df74:	4ba0      	ldr	r3, [pc, #640]	@ (801e1f8 <_strtod_l+0xb28>)
 801df76:	4599      	cmp	r9, r3
 801df78:	d102      	bne.n	801df80 <_strtod_l+0x8b0>
 801df7a:	3201      	adds	r2, #1
 801df7c:	f43f adc2 	beq.w	801db04 <_strtod_l+0x434>
 801df80:	4b9c      	ldr	r3, [pc, #624]	@ (801e1f4 <_strtod_l+0xb24>)
 801df82:	ea09 0303 	and.w	r3, r9, r3
 801df86:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801df8a:	f04f 0a00 	mov.w	sl, #0
 801df8e:	9b06      	ldr	r3, [sp, #24]
 801df90:	2b00      	cmp	r3, #0
 801df92:	d1b2      	bne.n	801defa <_strtod_l+0x82a>
 801df94:	e5c1      	b.n	801db1a <_strtod_l+0x44a>
 801df96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801df9a:	e7e9      	b.n	801df70 <_strtod_l+0x8a0>
 801df9c:	460b      	mov	r3, r1
 801df9e:	e7e7      	b.n	801df70 <_strtod_l+0x8a0>
 801dfa0:	ea53 030a 	orrs.w	r3, r3, sl
 801dfa4:	d09b      	beq.n	801dede <_strtod_l+0x80e>
 801dfa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801dfa8:	b1c3      	cbz	r3, 801dfdc <_strtod_l+0x90c>
 801dfaa:	ea13 0f09 	tst.w	r3, r9
 801dfae:	d0ee      	beq.n	801df8e <_strtod_l+0x8be>
 801dfb0:	9a06      	ldr	r2, [sp, #24]
 801dfb2:	4650      	mov	r0, sl
 801dfb4:	4659      	mov	r1, fp
 801dfb6:	f1b8 0f00 	cmp.w	r8, #0
 801dfba:	d013      	beq.n	801dfe4 <_strtod_l+0x914>
 801dfbc:	f7ff fb6e 	bl	801d69c <sulp>
 801dfc0:	ee39 7b00 	vadd.f64	d7, d9, d0
 801dfc4:	ec5b ab17 	vmov	sl, fp, d7
 801dfc8:	e7e1      	b.n	801df8e <_strtod_l+0x8be>
 801dfca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801dfce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801dfd2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801dfd6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801dfda:	e7d8      	b.n	801df8e <_strtod_l+0x8be>
 801dfdc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801dfde:	ea13 0f0a 	tst.w	r3, sl
 801dfe2:	e7e4      	b.n	801dfae <_strtod_l+0x8de>
 801dfe4:	f7ff fb5a 	bl	801d69c <sulp>
 801dfe8:	ee39 0b40 	vsub.f64	d0, d9, d0
 801dfec:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801dff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dff4:	ec5b ab10 	vmov	sl, fp, d0
 801dff8:	d1c9      	bne.n	801df8e <_strtod_l+0x8be>
 801dffa:	e617      	b.n	801dc2c <_strtod_l+0x55c>
 801dffc:	4629      	mov	r1, r5
 801dffe:	4620      	mov	r0, r4
 801e000:	f002 fcd8 	bl	80209b4 <__ratio>
 801e004:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801e008:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801e00c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e010:	d85d      	bhi.n	801e0ce <_strtod_l+0x9fe>
 801e012:	f1b8 0f00 	cmp.w	r8, #0
 801e016:	d164      	bne.n	801e0e2 <_strtod_l+0xa12>
 801e018:	f1ba 0f00 	cmp.w	sl, #0
 801e01c:	d14b      	bne.n	801e0b6 <_strtod_l+0x9e6>
 801e01e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801e022:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801e026:	2b00      	cmp	r3, #0
 801e028:	d160      	bne.n	801e0ec <_strtod_l+0xa1c>
 801e02a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801e02e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801e032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e036:	d401      	bmi.n	801e03c <_strtod_l+0x96c>
 801e038:	ee20 8b08 	vmul.f64	d8, d0, d8
 801e03c:	eeb1 ab48 	vneg.f64	d10, d8
 801e040:	486c      	ldr	r0, [pc, #432]	@ (801e1f4 <_strtod_l+0xb24>)
 801e042:	496e      	ldr	r1, [pc, #440]	@ (801e1fc <_strtod_l+0xb2c>)
 801e044:	ea09 0700 	and.w	r7, r9, r0
 801e048:	428f      	cmp	r7, r1
 801e04a:	ec53 2b1a 	vmov	r2, r3, d10
 801e04e:	d17d      	bne.n	801e14c <_strtod_l+0xa7c>
 801e050:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801e054:	ec4b ab1c 	vmov	d12, sl, fp
 801e058:	eeb0 0b4c 	vmov.f64	d0, d12
 801e05c:	f002 fbe2 	bl	8020824 <__ulp>
 801e060:	4864      	ldr	r0, [pc, #400]	@ (801e1f4 <_strtod_l+0xb24>)
 801e062:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801e066:	ee1c 3a90 	vmov	r3, s25
 801e06a:	4a65      	ldr	r2, [pc, #404]	@ (801e200 <_strtod_l+0xb30>)
 801e06c:	ea03 0100 	and.w	r1, r3, r0
 801e070:	4291      	cmp	r1, r2
 801e072:	ec5b ab1c 	vmov	sl, fp, d12
 801e076:	d93c      	bls.n	801e0f2 <_strtod_l+0xa22>
 801e078:	ee19 2a90 	vmov	r2, s19
 801e07c:	4b5e      	ldr	r3, [pc, #376]	@ (801e1f8 <_strtod_l+0xb28>)
 801e07e:	429a      	cmp	r2, r3
 801e080:	d104      	bne.n	801e08c <_strtod_l+0x9bc>
 801e082:	ee19 3a10 	vmov	r3, s18
 801e086:	3301      	adds	r3, #1
 801e088:	f43f ad3c 	beq.w	801db04 <_strtod_l+0x434>
 801e08c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801e1f8 <_strtod_l+0xb28>
 801e090:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801e094:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801e096:	9805      	ldr	r0, [sp, #20]
 801e098:	f002 f898 	bl	80201cc <_Bfree>
 801e09c:	9805      	ldr	r0, [sp, #20]
 801e09e:	4631      	mov	r1, r6
 801e0a0:	f002 f894 	bl	80201cc <_Bfree>
 801e0a4:	9805      	ldr	r0, [sp, #20]
 801e0a6:	4629      	mov	r1, r5
 801e0a8:	f002 f890 	bl	80201cc <_Bfree>
 801e0ac:	9805      	ldr	r0, [sp, #20]
 801e0ae:	4621      	mov	r1, r4
 801e0b0:	f002 f88c 	bl	80201cc <_Bfree>
 801e0b4:	e627      	b.n	801dd06 <_strtod_l+0x636>
 801e0b6:	f1ba 0f01 	cmp.w	sl, #1
 801e0ba:	d103      	bne.n	801e0c4 <_strtod_l+0x9f4>
 801e0bc:	f1bb 0f00 	cmp.w	fp, #0
 801e0c0:	f43f adb4 	beq.w	801dc2c <_strtod_l+0x55c>
 801e0c4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801e0c8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801e0cc:	e7b8      	b.n	801e040 <_strtod_l+0x970>
 801e0ce:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801e0d2:	ee20 8b08 	vmul.f64	d8, d0, d8
 801e0d6:	f1b8 0f00 	cmp.w	r8, #0
 801e0da:	d0af      	beq.n	801e03c <_strtod_l+0x96c>
 801e0dc:	eeb0 ab48 	vmov.f64	d10, d8
 801e0e0:	e7ae      	b.n	801e040 <_strtod_l+0x970>
 801e0e2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801e0e6:	eeb0 8b4a 	vmov.f64	d8, d10
 801e0ea:	e7a9      	b.n	801e040 <_strtod_l+0x970>
 801e0ec:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801e0f0:	e7a6      	b.n	801e040 <_strtod_l+0x970>
 801e0f2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801e0f6:	9b06      	ldr	r3, [sp, #24]
 801e0f8:	46d9      	mov	r9, fp
 801e0fa:	2b00      	cmp	r3, #0
 801e0fc:	d1ca      	bne.n	801e094 <_strtod_l+0x9c4>
 801e0fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801e102:	0d1b      	lsrs	r3, r3, #20
 801e104:	051b      	lsls	r3, r3, #20
 801e106:	429f      	cmp	r7, r3
 801e108:	d1c4      	bne.n	801e094 <_strtod_l+0x9c4>
 801e10a:	ec51 0b18 	vmov	r0, r1, d8
 801e10e:	f7e2 fac3 	bl	8000698 <__aeabi_d2lz>
 801e112:	f7e2 fa7b 	bl	800060c <__aeabi_l2d>
 801e116:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801e11a:	ec41 0b17 	vmov	d7, r0, r1
 801e11e:	ea49 090a 	orr.w	r9, r9, sl
 801e122:	ea59 0908 	orrs.w	r9, r9, r8
 801e126:	ee38 8b47 	vsub.f64	d8, d8, d7
 801e12a:	d03c      	beq.n	801e1a6 <_strtod_l+0xad6>
 801e12c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801e1d8 <_strtod_l+0xb08>
 801e130:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e138:	f53f acef 	bmi.w	801db1a <_strtod_l+0x44a>
 801e13c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801e1e0 <_strtod_l+0xb10>
 801e140:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e148:	dda4      	ble.n	801e094 <_strtod_l+0x9c4>
 801e14a:	e4e6      	b.n	801db1a <_strtod_l+0x44a>
 801e14c:	9906      	ldr	r1, [sp, #24]
 801e14e:	b1e1      	cbz	r1, 801e18a <_strtod_l+0xaba>
 801e150:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801e154:	d819      	bhi.n	801e18a <_strtod_l+0xaba>
 801e156:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801e15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e15e:	d811      	bhi.n	801e184 <_strtod_l+0xab4>
 801e160:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801e164:	ee18 3a10 	vmov	r3, s16
 801e168:	2b01      	cmp	r3, #1
 801e16a:	bf38      	it	cc
 801e16c:	2301      	movcc	r3, #1
 801e16e:	ee08 3a10 	vmov	s16, r3
 801e172:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801e176:	f1b8 0f00 	cmp.w	r8, #0
 801e17a:	d111      	bne.n	801e1a0 <_strtod_l+0xad0>
 801e17c:	eeb1 7b48 	vneg.f64	d7, d8
 801e180:	ec53 2b17 	vmov	r2, r3, d7
 801e184:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801e188:	1bcb      	subs	r3, r1, r7
 801e18a:	eeb0 0b49 	vmov.f64	d0, d9
 801e18e:	ec43 2b1a 	vmov	d10, r2, r3
 801e192:	f002 fb47 	bl	8020824 <__ulp>
 801e196:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801e19a:	ec5b ab19 	vmov	sl, fp, d9
 801e19e:	e7aa      	b.n	801e0f6 <_strtod_l+0xa26>
 801e1a0:	eeb0 7b48 	vmov.f64	d7, d8
 801e1a4:	e7ec      	b.n	801e180 <_strtod_l+0xab0>
 801e1a6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801e1e8 <_strtod_l+0xb18>
 801e1aa:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1b2:	f57f af6f 	bpl.w	801e094 <_strtod_l+0x9c4>
 801e1b6:	e4b0      	b.n	801db1a <_strtod_l+0x44a>
 801e1b8:	2300      	movs	r3, #0
 801e1ba:	9308      	str	r3, [sp, #32]
 801e1bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e1be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801e1c0:	6013      	str	r3, [r2, #0]
 801e1c2:	f7ff bac4 	b.w	801d74e <_strtod_l+0x7e>
 801e1c6:	2a65      	cmp	r2, #101	@ 0x65
 801e1c8:	f43f abbf 	beq.w	801d94a <_strtod_l+0x27a>
 801e1cc:	2a45      	cmp	r2, #69	@ 0x45
 801e1ce:	f43f abbc 	beq.w	801d94a <_strtod_l+0x27a>
 801e1d2:	2101      	movs	r1, #1
 801e1d4:	f7ff bbf4 	b.w	801d9c0 <_strtod_l+0x2f0>
 801e1d8:	94a03595 	.word	0x94a03595
 801e1dc:	3fdfffff 	.word	0x3fdfffff
 801e1e0:	35afe535 	.word	0x35afe535
 801e1e4:	3fe00000 	.word	0x3fe00000
 801e1e8:	94a03595 	.word	0x94a03595
 801e1ec:	3fcfffff 	.word	0x3fcfffff
 801e1f0:	000fffff 	.word	0x000fffff
 801e1f4:	7ff00000 	.word	0x7ff00000
 801e1f8:	7fefffff 	.word	0x7fefffff
 801e1fc:	7fe00000 	.word	0x7fe00000
 801e200:	7c9fffff 	.word	0x7c9fffff

0801e204 <_strtod_r>:
 801e204:	4b01      	ldr	r3, [pc, #4]	@ (801e20c <_strtod_r+0x8>)
 801e206:	f7ff ba63 	b.w	801d6d0 <_strtod_l>
 801e20a:	bf00      	nop
 801e20c:	2000004c 	.word	0x2000004c

0801e210 <strtof>:
 801e210:	b510      	push	{r4, lr}
 801e212:	4c21      	ldr	r4, [pc, #132]	@ (801e298 <strtof+0x88>)
 801e214:	4b21      	ldr	r3, [pc, #132]	@ (801e29c <strtof+0x8c>)
 801e216:	460a      	mov	r2, r1
 801e218:	4601      	mov	r1, r0
 801e21a:	6820      	ldr	r0, [r4, #0]
 801e21c:	f7ff fa58 	bl	801d6d0 <_strtod_l>
 801e220:	eeb4 0b40 	vcmp.f64	d0, d0
 801e224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e228:	eeb0 7b40 	vmov.f64	d7, d0
 801e22c:	d70d      	bvc.n	801e24a <strtof+0x3a>
 801e22e:	ee17 3a90 	vmov	r3, s15
 801e232:	2b00      	cmp	r3, #0
 801e234:	481a      	ldr	r0, [pc, #104]	@ (801e2a0 <strtof+0x90>)
 801e236:	da04      	bge.n	801e242 <strtof+0x32>
 801e238:	f000 f9ee 	bl	801e618 <nanf>
 801e23c:	eeb1 0a40 	vneg.f32	s0, s0
 801e240:	bd10      	pop	{r4, pc}
 801e242:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e246:	f000 b9e7 	b.w	801e618 <nanf>
 801e24a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801e24e:	eddf 6a15 	vldr	s13, [pc, #84]	@ 801e2a4 <strtof+0x94>
 801e252:	eeb0 6ac0 	vabs.f32	s12, s0
 801e256:	eeb4 6a66 	vcmp.f32	s12, s13
 801e25a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e25e:	dd08      	ble.n	801e272 <strtof+0x62>
 801e260:	eeb0 6bc7 	vabs.f64	d6, d7
 801e264:	ed9f 5b0a 	vldr	d5, [pc, #40]	@ 801e290 <strtof+0x80>
 801e268:	eeb4 6b45 	vcmp.f64	d6, d5
 801e26c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e270:	dd0a      	ble.n	801e288 <strtof+0x78>
 801e272:	ee10 3a10 	vmov	r3, s0
 801e276:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801e27a:	d1e1      	bne.n	801e240 <strtof+0x30>
 801e27c:	ee17 2a90 	vmov	r2, s15
 801e280:	4b09      	ldr	r3, [pc, #36]	@ (801e2a8 <strtof+0x98>)
 801e282:	4013      	ands	r3, r2
 801e284:	2b00      	cmp	r3, #0
 801e286:	d0db      	beq.n	801e240 <strtof+0x30>
 801e288:	6823      	ldr	r3, [r4, #0]
 801e28a:	2222      	movs	r2, #34	@ 0x22
 801e28c:	601a      	str	r2, [r3, #0]
 801e28e:	e7d7      	b.n	801e240 <strtof+0x30>
 801e290:	ffffffff 	.word	0xffffffff
 801e294:	7fefffff 	.word	0x7fefffff
 801e298:	200001b8 	.word	0x200001b8
 801e29c:	2000004c 	.word	0x2000004c
 801e2a0:	08024ec9 	.word	0x08024ec9
 801e2a4:	7f7fffff 	.word	0x7f7fffff
 801e2a8:	7ff00000 	.word	0x7ff00000

0801e2ac <_strtol_l.isra.0>:
 801e2ac:	2b24      	cmp	r3, #36	@ 0x24
 801e2ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e2b2:	4686      	mov	lr, r0
 801e2b4:	4690      	mov	r8, r2
 801e2b6:	d801      	bhi.n	801e2bc <_strtol_l.isra.0+0x10>
 801e2b8:	2b01      	cmp	r3, #1
 801e2ba:	d106      	bne.n	801e2ca <_strtol_l.isra.0+0x1e>
 801e2bc:	f000 f906 	bl	801e4cc <__errno>
 801e2c0:	2316      	movs	r3, #22
 801e2c2:	6003      	str	r3, [r0, #0]
 801e2c4:	2000      	movs	r0, #0
 801e2c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e2ca:	4834      	ldr	r0, [pc, #208]	@ (801e39c <_strtol_l.isra.0+0xf0>)
 801e2cc:	460d      	mov	r5, r1
 801e2ce:	462a      	mov	r2, r5
 801e2d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e2d4:	5d06      	ldrb	r6, [r0, r4]
 801e2d6:	f016 0608 	ands.w	r6, r6, #8
 801e2da:	d1f8      	bne.n	801e2ce <_strtol_l.isra.0+0x22>
 801e2dc:	2c2d      	cmp	r4, #45	@ 0x2d
 801e2de:	d110      	bne.n	801e302 <_strtol_l.isra.0+0x56>
 801e2e0:	782c      	ldrb	r4, [r5, #0]
 801e2e2:	2601      	movs	r6, #1
 801e2e4:	1c95      	adds	r5, r2, #2
 801e2e6:	f033 0210 	bics.w	r2, r3, #16
 801e2ea:	d115      	bne.n	801e318 <_strtol_l.isra.0+0x6c>
 801e2ec:	2c30      	cmp	r4, #48	@ 0x30
 801e2ee:	d10d      	bne.n	801e30c <_strtol_l.isra.0+0x60>
 801e2f0:	782a      	ldrb	r2, [r5, #0]
 801e2f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801e2f6:	2a58      	cmp	r2, #88	@ 0x58
 801e2f8:	d108      	bne.n	801e30c <_strtol_l.isra.0+0x60>
 801e2fa:	786c      	ldrb	r4, [r5, #1]
 801e2fc:	3502      	adds	r5, #2
 801e2fe:	2310      	movs	r3, #16
 801e300:	e00a      	b.n	801e318 <_strtol_l.isra.0+0x6c>
 801e302:	2c2b      	cmp	r4, #43	@ 0x2b
 801e304:	bf04      	itt	eq
 801e306:	782c      	ldrbeq	r4, [r5, #0]
 801e308:	1c95      	addeq	r5, r2, #2
 801e30a:	e7ec      	b.n	801e2e6 <_strtol_l.isra.0+0x3a>
 801e30c:	2b00      	cmp	r3, #0
 801e30e:	d1f6      	bne.n	801e2fe <_strtol_l.isra.0+0x52>
 801e310:	2c30      	cmp	r4, #48	@ 0x30
 801e312:	bf14      	ite	ne
 801e314:	230a      	movne	r3, #10
 801e316:	2308      	moveq	r3, #8
 801e318:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801e31c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 801e320:	2200      	movs	r2, #0
 801e322:	fbbc f9f3 	udiv	r9, ip, r3
 801e326:	4610      	mov	r0, r2
 801e328:	fb03 ca19 	mls	sl, r3, r9, ip
 801e32c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801e330:	2f09      	cmp	r7, #9
 801e332:	d80f      	bhi.n	801e354 <_strtol_l.isra.0+0xa8>
 801e334:	463c      	mov	r4, r7
 801e336:	42a3      	cmp	r3, r4
 801e338:	dd1b      	ble.n	801e372 <_strtol_l.isra.0+0xc6>
 801e33a:	1c57      	adds	r7, r2, #1
 801e33c:	d007      	beq.n	801e34e <_strtol_l.isra.0+0xa2>
 801e33e:	4581      	cmp	r9, r0
 801e340:	d314      	bcc.n	801e36c <_strtol_l.isra.0+0xc0>
 801e342:	d101      	bne.n	801e348 <_strtol_l.isra.0+0x9c>
 801e344:	45a2      	cmp	sl, r4
 801e346:	db11      	blt.n	801e36c <_strtol_l.isra.0+0xc0>
 801e348:	fb00 4003 	mla	r0, r0, r3, r4
 801e34c:	2201      	movs	r2, #1
 801e34e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e352:	e7eb      	b.n	801e32c <_strtol_l.isra.0+0x80>
 801e354:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801e358:	2f19      	cmp	r7, #25
 801e35a:	d801      	bhi.n	801e360 <_strtol_l.isra.0+0xb4>
 801e35c:	3c37      	subs	r4, #55	@ 0x37
 801e35e:	e7ea      	b.n	801e336 <_strtol_l.isra.0+0x8a>
 801e360:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801e364:	2f19      	cmp	r7, #25
 801e366:	d804      	bhi.n	801e372 <_strtol_l.isra.0+0xc6>
 801e368:	3c57      	subs	r4, #87	@ 0x57
 801e36a:	e7e4      	b.n	801e336 <_strtol_l.isra.0+0x8a>
 801e36c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801e370:	e7ed      	b.n	801e34e <_strtol_l.isra.0+0xa2>
 801e372:	1c53      	adds	r3, r2, #1
 801e374:	d108      	bne.n	801e388 <_strtol_l.isra.0+0xdc>
 801e376:	2322      	movs	r3, #34	@ 0x22
 801e378:	f8ce 3000 	str.w	r3, [lr]
 801e37c:	4660      	mov	r0, ip
 801e37e:	f1b8 0f00 	cmp.w	r8, #0
 801e382:	d0a0      	beq.n	801e2c6 <_strtol_l.isra.0+0x1a>
 801e384:	1e69      	subs	r1, r5, #1
 801e386:	e006      	b.n	801e396 <_strtol_l.isra.0+0xea>
 801e388:	b106      	cbz	r6, 801e38c <_strtol_l.isra.0+0xe0>
 801e38a:	4240      	negs	r0, r0
 801e38c:	f1b8 0f00 	cmp.w	r8, #0
 801e390:	d099      	beq.n	801e2c6 <_strtol_l.isra.0+0x1a>
 801e392:	2a00      	cmp	r2, #0
 801e394:	d1f6      	bne.n	801e384 <_strtol_l.isra.0+0xd8>
 801e396:	f8c8 1000 	str.w	r1, [r8]
 801e39a:	e794      	b.n	801e2c6 <_strtol_l.isra.0+0x1a>
 801e39c:	08025061 	.word	0x08025061

0801e3a0 <_strtol_r>:
 801e3a0:	f7ff bf84 	b.w	801e2ac <_strtol_l.isra.0>

0801e3a4 <strtol>:
 801e3a4:	4613      	mov	r3, r2
 801e3a6:	460a      	mov	r2, r1
 801e3a8:	4601      	mov	r1, r0
 801e3aa:	4802      	ldr	r0, [pc, #8]	@ (801e3b4 <strtol+0x10>)
 801e3ac:	6800      	ldr	r0, [r0, #0]
 801e3ae:	f7ff bf7d 	b.w	801e2ac <_strtol_l.isra.0>
 801e3b2:	bf00      	nop
 801e3b4:	200001b8 	.word	0x200001b8

0801e3b8 <_fwalk_sglue>:
 801e3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e3bc:	4607      	mov	r7, r0
 801e3be:	4688      	mov	r8, r1
 801e3c0:	4614      	mov	r4, r2
 801e3c2:	2600      	movs	r6, #0
 801e3c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e3c8:	f1b9 0901 	subs.w	r9, r9, #1
 801e3cc:	d505      	bpl.n	801e3da <_fwalk_sglue+0x22>
 801e3ce:	6824      	ldr	r4, [r4, #0]
 801e3d0:	2c00      	cmp	r4, #0
 801e3d2:	d1f7      	bne.n	801e3c4 <_fwalk_sglue+0xc>
 801e3d4:	4630      	mov	r0, r6
 801e3d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e3da:	89ab      	ldrh	r3, [r5, #12]
 801e3dc:	2b01      	cmp	r3, #1
 801e3de:	d907      	bls.n	801e3f0 <_fwalk_sglue+0x38>
 801e3e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e3e4:	3301      	adds	r3, #1
 801e3e6:	d003      	beq.n	801e3f0 <_fwalk_sglue+0x38>
 801e3e8:	4629      	mov	r1, r5
 801e3ea:	4638      	mov	r0, r7
 801e3ec:	47c0      	blx	r8
 801e3ee:	4306      	orrs	r6, r0
 801e3f0:	3568      	adds	r5, #104	@ 0x68
 801e3f2:	e7e9      	b.n	801e3c8 <_fwalk_sglue+0x10>

0801e3f4 <iprintf>:
 801e3f4:	b40f      	push	{r0, r1, r2, r3}
 801e3f6:	b507      	push	{r0, r1, r2, lr}
 801e3f8:	4906      	ldr	r1, [pc, #24]	@ (801e414 <iprintf+0x20>)
 801e3fa:	ab04      	add	r3, sp, #16
 801e3fc:	6808      	ldr	r0, [r1, #0]
 801e3fe:	f853 2b04 	ldr.w	r2, [r3], #4
 801e402:	6881      	ldr	r1, [r0, #8]
 801e404:	9301      	str	r3, [sp, #4]
 801e406:	f001 fc15 	bl	801fc34 <_vfiprintf_r>
 801e40a:	b003      	add	sp, #12
 801e40c:	f85d eb04 	ldr.w	lr, [sp], #4
 801e410:	b004      	add	sp, #16
 801e412:	4770      	bx	lr
 801e414:	200001b8 	.word	0x200001b8

0801e418 <memcmp>:
 801e418:	b510      	push	{r4, lr}
 801e41a:	3901      	subs	r1, #1
 801e41c:	4402      	add	r2, r0
 801e41e:	4290      	cmp	r0, r2
 801e420:	d101      	bne.n	801e426 <memcmp+0xe>
 801e422:	2000      	movs	r0, #0
 801e424:	e005      	b.n	801e432 <memcmp+0x1a>
 801e426:	7803      	ldrb	r3, [r0, #0]
 801e428:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e42c:	42a3      	cmp	r3, r4
 801e42e:	d001      	beq.n	801e434 <memcmp+0x1c>
 801e430:	1b18      	subs	r0, r3, r4
 801e432:	bd10      	pop	{r4, pc}
 801e434:	3001      	adds	r0, #1
 801e436:	e7f2      	b.n	801e41e <memcmp+0x6>

0801e438 <memmove>:
 801e438:	4288      	cmp	r0, r1
 801e43a:	b510      	push	{r4, lr}
 801e43c:	eb01 0402 	add.w	r4, r1, r2
 801e440:	d902      	bls.n	801e448 <memmove+0x10>
 801e442:	4284      	cmp	r4, r0
 801e444:	4623      	mov	r3, r4
 801e446:	d807      	bhi.n	801e458 <memmove+0x20>
 801e448:	1e43      	subs	r3, r0, #1
 801e44a:	42a1      	cmp	r1, r4
 801e44c:	d008      	beq.n	801e460 <memmove+0x28>
 801e44e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e452:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e456:	e7f8      	b.n	801e44a <memmove+0x12>
 801e458:	4402      	add	r2, r0
 801e45a:	4601      	mov	r1, r0
 801e45c:	428a      	cmp	r2, r1
 801e45e:	d100      	bne.n	801e462 <memmove+0x2a>
 801e460:	bd10      	pop	{r4, pc}
 801e462:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e466:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e46a:	e7f7      	b.n	801e45c <memmove+0x24>

0801e46c <memset>:
 801e46c:	4402      	add	r2, r0
 801e46e:	4603      	mov	r3, r0
 801e470:	4293      	cmp	r3, r2
 801e472:	d100      	bne.n	801e476 <memset+0xa>
 801e474:	4770      	bx	lr
 801e476:	f803 1b01 	strb.w	r1, [r3], #1
 801e47a:	e7f9      	b.n	801e470 <memset+0x4>

0801e47c <strncmp>:
 801e47c:	b510      	push	{r4, lr}
 801e47e:	b16a      	cbz	r2, 801e49c <strncmp+0x20>
 801e480:	3901      	subs	r1, #1
 801e482:	1884      	adds	r4, r0, r2
 801e484:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e488:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e48c:	429a      	cmp	r2, r3
 801e48e:	d103      	bne.n	801e498 <strncmp+0x1c>
 801e490:	42a0      	cmp	r0, r4
 801e492:	d001      	beq.n	801e498 <strncmp+0x1c>
 801e494:	2a00      	cmp	r2, #0
 801e496:	d1f5      	bne.n	801e484 <strncmp+0x8>
 801e498:	1ad0      	subs	r0, r2, r3
 801e49a:	bd10      	pop	{r4, pc}
 801e49c:	4610      	mov	r0, r2
 801e49e:	e7fc      	b.n	801e49a <strncmp+0x1e>

0801e4a0 <strstr>:
 801e4a0:	780a      	ldrb	r2, [r1, #0]
 801e4a2:	b570      	push	{r4, r5, r6, lr}
 801e4a4:	b96a      	cbnz	r2, 801e4c2 <strstr+0x22>
 801e4a6:	bd70      	pop	{r4, r5, r6, pc}
 801e4a8:	429a      	cmp	r2, r3
 801e4aa:	d109      	bne.n	801e4c0 <strstr+0x20>
 801e4ac:	460c      	mov	r4, r1
 801e4ae:	4605      	mov	r5, r0
 801e4b0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801e4b4:	2b00      	cmp	r3, #0
 801e4b6:	d0f6      	beq.n	801e4a6 <strstr+0x6>
 801e4b8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801e4bc:	429e      	cmp	r6, r3
 801e4be:	d0f7      	beq.n	801e4b0 <strstr+0x10>
 801e4c0:	3001      	adds	r0, #1
 801e4c2:	7803      	ldrb	r3, [r0, #0]
 801e4c4:	2b00      	cmp	r3, #0
 801e4c6:	d1ef      	bne.n	801e4a8 <strstr+0x8>
 801e4c8:	4618      	mov	r0, r3
 801e4ca:	e7ec      	b.n	801e4a6 <strstr+0x6>

0801e4cc <__errno>:
 801e4cc:	4b01      	ldr	r3, [pc, #4]	@ (801e4d4 <__errno+0x8>)
 801e4ce:	6818      	ldr	r0, [r3, #0]
 801e4d0:	4770      	bx	lr
 801e4d2:	bf00      	nop
 801e4d4:	200001b8 	.word	0x200001b8

0801e4d8 <__libc_init_array>:
 801e4d8:	b570      	push	{r4, r5, r6, lr}
 801e4da:	4d0d      	ldr	r5, [pc, #52]	@ (801e510 <__libc_init_array+0x38>)
 801e4dc:	4c0d      	ldr	r4, [pc, #52]	@ (801e514 <__libc_init_array+0x3c>)
 801e4de:	1b64      	subs	r4, r4, r5
 801e4e0:	10a4      	asrs	r4, r4, #2
 801e4e2:	2600      	movs	r6, #0
 801e4e4:	42a6      	cmp	r6, r4
 801e4e6:	d109      	bne.n	801e4fc <__libc_init_array+0x24>
 801e4e8:	4d0b      	ldr	r5, [pc, #44]	@ (801e518 <__libc_init_array+0x40>)
 801e4ea:	4c0c      	ldr	r4, [pc, #48]	@ (801e51c <__libc_init_array+0x44>)
 801e4ec:	f002 fd3c 	bl	8020f68 <_init>
 801e4f0:	1b64      	subs	r4, r4, r5
 801e4f2:	10a4      	asrs	r4, r4, #2
 801e4f4:	2600      	movs	r6, #0
 801e4f6:	42a6      	cmp	r6, r4
 801e4f8:	d105      	bne.n	801e506 <__libc_init_array+0x2e>
 801e4fa:	bd70      	pop	{r4, r5, r6, pc}
 801e4fc:	f855 3b04 	ldr.w	r3, [r5], #4
 801e500:	4798      	blx	r3
 801e502:	3601      	adds	r6, #1
 801e504:	e7ee      	b.n	801e4e4 <__libc_init_array+0xc>
 801e506:	f855 3b04 	ldr.w	r3, [r5], #4
 801e50a:	4798      	blx	r3
 801e50c:	3601      	adds	r6, #1
 801e50e:	e7f2      	b.n	801e4f6 <__libc_init_array+0x1e>
 801e510:	08025268 	.word	0x08025268
 801e514:	08025268 	.word	0x08025268
 801e518:	08025268 	.word	0x08025268
 801e51c:	0802526c 	.word	0x0802526c

0801e520 <__retarget_lock_init_recursive>:
 801e520:	4770      	bx	lr

0801e522 <__retarget_lock_acquire_recursive>:
 801e522:	4770      	bx	lr

0801e524 <__retarget_lock_release_recursive>:
 801e524:	4770      	bx	lr
	...

0801e528 <_localeconv_r>:
 801e528:	4800      	ldr	r0, [pc, #0]	@ (801e52c <_localeconv_r+0x4>)
 801e52a:	4770      	bx	lr
 801e52c:	2000013c 	.word	0x2000013c

0801e530 <_reclaim_reent>:
 801e530:	4b2d      	ldr	r3, [pc, #180]	@ (801e5e8 <_reclaim_reent+0xb8>)
 801e532:	681b      	ldr	r3, [r3, #0]
 801e534:	4283      	cmp	r3, r0
 801e536:	b570      	push	{r4, r5, r6, lr}
 801e538:	4604      	mov	r4, r0
 801e53a:	d053      	beq.n	801e5e4 <_reclaim_reent+0xb4>
 801e53c:	69c3      	ldr	r3, [r0, #28]
 801e53e:	b31b      	cbz	r3, 801e588 <_reclaim_reent+0x58>
 801e540:	68db      	ldr	r3, [r3, #12]
 801e542:	b163      	cbz	r3, 801e55e <_reclaim_reent+0x2e>
 801e544:	2500      	movs	r5, #0
 801e546:	69e3      	ldr	r3, [r4, #28]
 801e548:	68db      	ldr	r3, [r3, #12]
 801e54a:	5959      	ldr	r1, [r3, r5]
 801e54c:	b9b1      	cbnz	r1, 801e57c <_reclaim_reent+0x4c>
 801e54e:	3504      	adds	r5, #4
 801e550:	2d80      	cmp	r5, #128	@ 0x80
 801e552:	d1f8      	bne.n	801e546 <_reclaim_reent+0x16>
 801e554:	69e3      	ldr	r3, [r4, #28]
 801e556:	4620      	mov	r0, r4
 801e558:	68d9      	ldr	r1, [r3, #12]
 801e55a:	f000 fe67 	bl	801f22c <_free_r>
 801e55e:	69e3      	ldr	r3, [r4, #28]
 801e560:	6819      	ldr	r1, [r3, #0]
 801e562:	b111      	cbz	r1, 801e56a <_reclaim_reent+0x3a>
 801e564:	4620      	mov	r0, r4
 801e566:	f000 fe61 	bl	801f22c <_free_r>
 801e56a:	69e3      	ldr	r3, [r4, #28]
 801e56c:	689d      	ldr	r5, [r3, #8]
 801e56e:	b15d      	cbz	r5, 801e588 <_reclaim_reent+0x58>
 801e570:	4629      	mov	r1, r5
 801e572:	4620      	mov	r0, r4
 801e574:	682d      	ldr	r5, [r5, #0]
 801e576:	f000 fe59 	bl	801f22c <_free_r>
 801e57a:	e7f8      	b.n	801e56e <_reclaim_reent+0x3e>
 801e57c:	680e      	ldr	r6, [r1, #0]
 801e57e:	4620      	mov	r0, r4
 801e580:	f000 fe54 	bl	801f22c <_free_r>
 801e584:	4631      	mov	r1, r6
 801e586:	e7e1      	b.n	801e54c <_reclaim_reent+0x1c>
 801e588:	6961      	ldr	r1, [r4, #20]
 801e58a:	b111      	cbz	r1, 801e592 <_reclaim_reent+0x62>
 801e58c:	4620      	mov	r0, r4
 801e58e:	f000 fe4d 	bl	801f22c <_free_r>
 801e592:	69e1      	ldr	r1, [r4, #28]
 801e594:	b111      	cbz	r1, 801e59c <_reclaim_reent+0x6c>
 801e596:	4620      	mov	r0, r4
 801e598:	f000 fe48 	bl	801f22c <_free_r>
 801e59c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e59e:	b111      	cbz	r1, 801e5a6 <_reclaim_reent+0x76>
 801e5a0:	4620      	mov	r0, r4
 801e5a2:	f000 fe43 	bl	801f22c <_free_r>
 801e5a6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e5a8:	b111      	cbz	r1, 801e5b0 <_reclaim_reent+0x80>
 801e5aa:	4620      	mov	r0, r4
 801e5ac:	f000 fe3e 	bl	801f22c <_free_r>
 801e5b0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801e5b2:	b111      	cbz	r1, 801e5ba <_reclaim_reent+0x8a>
 801e5b4:	4620      	mov	r0, r4
 801e5b6:	f000 fe39 	bl	801f22c <_free_r>
 801e5ba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801e5bc:	b111      	cbz	r1, 801e5c4 <_reclaim_reent+0x94>
 801e5be:	4620      	mov	r0, r4
 801e5c0:	f000 fe34 	bl	801f22c <_free_r>
 801e5c4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801e5c6:	b111      	cbz	r1, 801e5ce <_reclaim_reent+0x9e>
 801e5c8:	4620      	mov	r0, r4
 801e5ca:	f000 fe2f 	bl	801f22c <_free_r>
 801e5ce:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801e5d0:	b111      	cbz	r1, 801e5d8 <_reclaim_reent+0xa8>
 801e5d2:	4620      	mov	r0, r4
 801e5d4:	f000 fe2a 	bl	801f22c <_free_r>
 801e5d8:	6a23      	ldr	r3, [r4, #32]
 801e5da:	b11b      	cbz	r3, 801e5e4 <_reclaim_reent+0xb4>
 801e5dc:	4620      	mov	r0, r4
 801e5de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e5e2:	4718      	bx	r3
 801e5e4:	bd70      	pop	{r4, r5, r6, pc}
 801e5e6:	bf00      	nop
 801e5e8:	200001b8 	.word	0x200001b8

0801e5ec <memcpy>:
 801e5ec:	440a      	add	r2, r1
 801e5ee:	4291      	cmp	r1, r2
 801e5f0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801e5f4:	d100      	bne.n	801e5f8 <memcpy+0xc>
 801e5f6:	4770      	bx	lr
 801e5f8:	b510      	push	{r4, lr}
 801e5fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e5fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e602:	4291      	cmp	r1, r2
 801e604:	d1f9      	bne.n	801e5fa <memcpy+0xe>
 801e606:	bd10      	pop	{r4, pc}

0801e608 <nan>:
 801e608:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801e610 <nan+0x8>
 801e60c:	4770      	bx	lr
 801e60e:	bf00      	nop
 801e610:	00000000 	.word	0x00000000
 801e614:	7ff80000 	.word	0x7ff80000

0801e618 <nanf>:
 801e618:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801e620 <nanf+0x8>
 801e61c:	4770      	bx	lr
 801e61e:	bf00      	nop
 801e620:	7fc00000 	.word	0x7fc00000

0801e624 <__assert_func>:
 801e624:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e626:	4614      	mov	r4, r2
 801e628:	461a      	mov	r2, r3
 801e62a:	4b09      	ldr	r3, [pc, #36]	@ (801e650 <__assert_func+0x2c>)
 801e62c:	681b      	ldr	r3, [r3, #0]
 801e62e:	4605      	mov	r5, r0
 801e630:	68d8      	ldr	r0, [r3, #12]
 801e632:	b14c      	cbz	r4, 801e648 <__assert_func+0x24>
 801e634:	4b07      	ldr	r3, [pc, #28]	@ (801e654 <__assert_func+0x30>)
 801e636:	9100      	str	r1, [sp, #0]
 801e638:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e63c:	4906      	ldr	r1, [pc, #24]	@ (801e658 <__assert_func+0x34>)
 801e63e:	462b      	mov	r3, r5
 801e640:	f002 fa6e 	bl	8020b20 <fiprintf>
 801e644:	f002 fc28 	bl	8020e98 <abort>
 801e648:	4b04      	ldr	r3, [pc, #16]	@ (801e65c <__assert_func+0x38>)
 801e64a:	461c      	mov	r4, r3
 801e64c:	e7f3      	b.n	801e636 <__assert_func+0x12>
 801e64e:	bf00      	nop
 801e650:	200001b8 	.word	0x200001b8
 801e654:	08024e8e 	.word	0x08024e8e
 801e658:	08024e9b 	.word	0x08024e9b
 801e65c:	08024ec9 	.word	0x08024ec9

0801e660 <quorem>:
 801e660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e664:	6903      	ldr	r3, [r0, #16]
 801e666:	690c      	ldr	r4, [r1, #16]
 801e668:	42a3      	cmp	r3, r4
 801e66a:	4607      	mov	r7, r0
 801e66c:	db7e      	blt.n	801e76c <quorem+0x10c>
 801e66e:	3c01      	subs	r4, #1
 801e670:	f101 0814 	add.w	r8, r1, #20
 801e674:	00a3      	lsls	r3, r4, #2
 801e676:	f100 0514 	add.w	r5, r0, #20
 801e67a:	9300      	str	r3, [sp, #0]
 801e67c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e680:	9301      	str	r3, [sp, #4]
 801e682:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801e686:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e68a:	3301      	adds	r3, #1
 801e68c:	429a      	cmp	r2, r3
 801e68e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801e692:	fbb2 f6f3 	udiv	r6, r2, r3
 801e696:	d32e      	bcc.n	801e6f6 <quorem+0x96>
 801e698:	f04f 0a00 	mov.w	sl, #0
 801e69c:	46c4      	mov	ip, r8
 801e69e:	46ae      	mov	lr, r5
 801e6a0:	46d3      	mov	fp, sl
 801e6a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 801e6a6:	b298      	uxth	r0, r3
 801e6a8:	fb06 a000 	mla	r0, r6, r0, sl
 801e6ac:	0c02      	lsrs	r2, r0, #16
 801e6ae:	0c1b      	lsrs	r3, r3, #16
 801e6b0:	fb06 2303 	mla	r3, r6, r3, r2
 801e6b4:	f8de 2000 	ldr.w	r2, [lr]
 801e6b8:	b280      	uxth	r0, r0
 801e6ba:	b292      	uxth	r2, r2
 801e6bc:	1a12      	subs	r2, r2, r0
 801e6be:	445a      	add	r2, fp
 801e6c0:	f8de 0000 	ldr.w	r0, [lr]
 801e6c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801e6c8:	b29b      	uxth	r3, r3
 801e6ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801e6ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801e6d2:	b292      	uxth	r2, r2
 801e6d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801e6d8:	45e1      	cmp	r9, ip
 801e6da:	f84e 2b04 	str.w	r2, [lr], #4
 801e6de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801e6e2:	d2de      	bcs.n	801e6a2 <quorem+0x42>
 801e6e4:	9b00      	ldr	r3, [sp, #0]
 801e6e6:	58eb      	ldr	r3, [r5, r3]
 801e6e8:	b92b      	cbnz	r3, 801e6f6 <quorem+0x96>
 801e6ea:	9b01      	ldr	r3, [sp, #4]
 801e6ec:	3b04      	subs	r3, #4
 801e6ee:	429d      	cmp	r5, r3
 801e6f0:	461a      	mov	r2, r3
 801e6f2:	d32f      	bcc.n	801e754 <quorem+0xf4>
 801e6f4:	613c      	str	r4, [r7, #16]
 801e6f6:	4638      	mov	r0, r7
 801e6f8:	f001 ffe4 	bl	80206c4 <__mcmp>
 801e6fc:	2800      	cmp	r0, #0
 801e6fe:	db25      	blt.n	801e74c <quorem+0xec>
 801e700:	4629      	mov	r1, r5
 801e702:	2000      	movs	r0, #0
 801e704:	f858 2b04 	ldr.w	r2, [r8], #4
 801e708:	f8d1 c000 	ldr.w	ip, [r1]
 801e70c:	fa1f fe82 	uxth.w	lr, r2
 801e710:	fa1f f38c 	uxth.w	r3, ip
 801e714:	eba3 030e 	sub.w	r3, r3, lr
 801e718:	4403      	add	r3, r0
 801e71a:	0c12      	lsrs	r2, r2, #16
 801e71c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801e720:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801e724:	b29b      	uxth	r3, r3
 801e726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e72a:	45c1      	cmp	r9, r8
 801e72c:	f841 3b04 	str.w	r3, [r1], #4
 801e730:	ea4f 4022 	mov.w	r0, r2, asr #16
 801e734:	d2e6      	bcs.n	801e704 <quorem+0xa4>
 801e736:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e73a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e73e:	b922      	cbnz	r2, 801e74a <quorem+0xea>
 801e740:	3b04      	subs	r3, #4
 801e742:	429d      	cmp	r5, r3
 801e744:	461a      	mov	r2, r3
 801e746:	d30b      	bcc.n	801e760 <quorem+0x100>
 801e748:	613c      	str	r4, [r7, #16]
 801e74a:	3601      	adds	r6, #1
 801e74c:	4630      	mov	r0, r6
 801e74e:	b003      	add	sp, #12
 801e750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e754:	6812      	ldr	r2, [r2, #0]
 801e756:	3b04      	subs	r3, #4
 801e758:	2a00      	cmp	r2, #0
 801e75a:	d1cb      	bne.n	801e6f4 <quorem+0x94>
 801e75c:	3c01      	subs	r4, #1
 801e75e:	e7c6      	b.n	801e6ee <quorem+0x8e>
 801e760:	6812      	ldr	r2, [r2, #0]
 801e762:	3b04      	subs	r3, #4
 801e764:	2a00      	cmp	r2, #0
 801e766:	d1ef      	bne.n	801e748 <quorem+0xe8>
 801e768:	3c01      	subs	r4, #1
 801e76a:	e7ea      	b.n	801e742 <quorem+0xe2>
 801e76c:	2000      	movs	r0, #0
 801e76e:	e7ee      	b.n	801e74e <quorem+0xee>

0801e770 <_dtoa_r>:
 801e770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e774:	ed2d 8b02 	vpush	{d8}
 801e778:	69c7      	ldr	r7, [r0, #28]
 801e77a:	b091      	sub	sp, #68	@ 0x44
 801e77c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801e780:	ec55 4b10 	vmov	r4, r5, d0
 801e784:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801e786:	9107      	str	r1, [sp, #28]
 801e788:	4681      	mov	r9, r0
 801e78a:	9209      	str	r2, [sp, #36]	@ 0x24
 801e78c:	930d      	str	r3, [sp, #52]	@ 0x34
 801e78e:	b97f      	cbnz	r7, 801e7b0 <_dtoa_r+0x40>
 801e790:	2010      	movs	r0, #16
 801e792:	f001 fb67 	bl	801fe64 <malloc>
 801e796:	4602      	mov	r2, r0
 801e798:	f8c9 001c 	str.w	r0, [r9, #28]
 801e79c:	b920      	cbnz	r0, 801e7a8 <_dtoa_r+0x38>
 801e79e:	4ba0      	ldr	r3, [pc, #640]	@ (801ea20 <_dtoa_r+0x2b0>)
 801e7a0:	21ef      	movs	r1, #239	@ 0xef
 801e7a2:	48a0      	ldr	r0, [pc, #640]	@ (801ea24 <_dtoa_r+0x2b4>)
 801e7a4:	f7ff ff3e 	bl	801e624 <__assert_func>
 801e7a8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801e7ac:	6007      	str	r7, [r0, #0]
 801e7ae:	60c7      	str	r7, [r0, #12]
 801e7b0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801e7b4:	6819      	ldr	r1, [r3, #0]
 801e7b6:	b159      	cbz	r1, 801e7d0 <_dtoa_r+0x60>
 801e7b8:	685a      	ldr	r2, [r3, #4]
 801e7ba:	604a      	str	r2, [r1, #4]
 801e7bc:	2301      	movs	r3, #1
 801e7be:	4093      	lsls	r3, r2
 801e7c0:	608b      	str	r3, [r1, #8]
 801e7c2:	4648      	mov	r0, r9
 801e7c4:	f001 fd02 	bl	80201cc <_Bfree>
 801e7c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801e7cc:	2200      	movs	r2, #0
 801e7ce:	601a      	str	r2, [r3, #0]
 801e7d0:	1e2b      	subs	r3, r5, #0
 801e7d2:	bfbb      	ittet	lt
 801e7d4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801e7d8:	9303      	strlt	r3, [sp, #12]
 801e7da:	2300      	movge	r3, #0
 801e7dc:	2201      	movlt	r2, #1
 801e7de:	bfac      	ite	ge
 801e7e0:	6033      	strge	r3, [r6, #0]
 801e7e2:	6032      	strlt	r2, [r6, #0]
 801e7e4:	4b90      	ldr	r3, [pc, #576]	@ (801ea28 <_dtoa_r+0x2b8>)
 801e7e6:	9e03      	ldr	r6, [sp, #12]
 801e7e8:	43b3      	bics	r3, r6
 801e7ea:	d110      	bne.n	801e80e <_dtoa_r+0x9e>
 801e7ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801e7ee:	f242 730f 	movw	r3, #9999	@ 0x270f
 801e7f2:	6013      	str	r3, [r2, #0]
 801e7f4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801e7f8:	4323      	orrs	r3, r4
 801e7fa:	f000 84e6 	beq.w	801f1ca <_dtoa_r+0xa5a>
 801e7fe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801e800:	4f8a      	ldr	r7, [pc, #552]	@ (801ea2c <_dtoa_r+0x2bc>)
 801e802:	2b00      	cmp	r3, #0
 801e804:	f000 84e8 	beq.w	801f1d8 <_dtoa_r+0xa68>
 801e808:	1cfb      	adds	r3, r7, #3
 801e80a:	f000 bce3 	b.w	801f1d4 <_dtoa_r+0xa64>
 801e80e:	ed9d 8b02 	vldr	d8, [sp, #8]
 801e812:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e81a:	d10a      	bne.n	801e832 <_dtoa_r+0xc2>
 801e81c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801e81e:	2301      	movs	r3, #1
 801e820:	6013      	str	r3, [r2, #0]
 801e822:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801e824:	b113      	cbz	r3, 801e82c <_dtoa_r+0xbc>
 801e826:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801e828:	4b81      	ldr	r3, [pc, #516]	@ (801ea30 <_dtoa_r+0x2c0>)
 801e82a:	6013      	str	r3, [r2, #0]
 801e82c:	4f81      	ldr	r7, [pc, #516]	@ (801ea34 <_dtoa_r+0x2c4>)
 801e82e:	f000 bcd3 	b.w	801f1d8 <_dtoa_r+0xa68>
 801e832:	aa0e      	add	r2, sp, #56	@ 0x38
 801e834:	a90f      	add	r1, sp, #60	@ 0x3c
 801e836:	4648      	mov	r0, r9
 801e838:	eeb0 0b48 	vmov.f64	d0, d8
 801e83c:	f002 f862 	bl	8020904 <__d2b>
 801e840:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801e844:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e846:	9001      	str	r0, [sp, #4]
 801e848:	2b00      	cmp	r3, #0
 801e84a:	d045      	beq.n	801e8d8 <_dtoa_r+0x168>
 801e84c:	eeb0 7b48 	vmov.f64	d7, d8
 801e850:	ee18 1a90 	vmov	r1, s17
 801e854:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801e858:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801e85c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801e860:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801e864:	2500      	movs	r5, #0
 801e866:	ee07 1a90 	vmov	s15, r1
 801e86a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801e86e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801ea08 <_dtoa_r+0x298>
 801e872:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e876:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801ea10 <_dtoa_r+0x2a0>
 801e87a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801e87e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801ea18 <_dtoa_r+0x2a8>
 801e882:	ee07 3a90 	vmov	s15, r3
 801e886:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801e88a:	eeb0 7b46 	vmov.f64	d7, d6
 801e88e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801e892:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801e896:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801e89a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e89e:	ee16 8a90 	vmov	r8, s13
 801e8a2:	d508      	bpl.n	801e8b6 <_dtoa_r+0x146>
 801e8a4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801e8a8:	eeb4 6b47 	vcmp.f64	d6, d7
 801e8ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e8b0:	bf18      	it	ne
 801e8b2:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 801e8b6:	f1b8 0f16 	cmp.w	r8, #22
 801e8ba:	d82b      	bhi.n	801e914 <_dtoa_r+0x1a4>
 801e8bc:	495e      	ldr	r1, [pc, #376]	@ (801ea38 <_dtoa_r+0x2c8>)
 801e8be:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801e8c2:	ed91 7b00 	vldr	d7, [r1]
 801e8c6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e8ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e8ce:	d501      	bpl.n	801e8d4 <_dtoa_r+0x164>
 801e8d0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e8d4:	2100      	movs	r1, #0
 801e8d6:	e01e      	b.n	801e916 <_dtoa_r+0x1a6>
 801e8d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e8da:	4413      	add	r3, r2
 801e8dc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801e8e0:	2920      	cmp	r1, #32
 801e8e2:	bfc1      	itttt	gt
 801e8e4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801e8e8:	408e      	lslgt	r6, r1
 801e8ea:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801e8ee:	fa24 f101 	lsrgt.w	r1, r4, r1
 801e8f2:	bfd6      	itet	le
 801e8f4:	f1c1 0120 	rsble	r1, r1, #32
 801e8f8:	4331      	orrgt	r1, r6
 801e8fa:	fa04 f101 	lslle.w	r1, r4, r1
 801e8fe:	ee07 1a90 	vmov	s15, r1
 801e902:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801e906:	3b01      	subs	r3, #1
 801e908:	ee17 1a90 	vmov	r1, s15
 801e90c:	2501      	movs	r5, #1
 801e90e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801e912:	e7a8      	b.n	801e866 <_dtoa_r+0xf6>
 801e914:	2101      	movs	r1, #1
 801e916:	1ad2      	subs	r2, r2, r3
 801e918:	1e53      	subs	r3, r2, #1
 801e91a:	9306      	str	r3, [sp, #24]
 801e91c:	bf45      	ittet	mi
 801e91e:	f1c2 0301 	rsbmi	r3, r2, #1
 801e922:	9304      	strmi	r3, [sp, #16]
 801e924:	2300      	movpl	r3, #0
 801e926:	2300      	movmi	r3, #0
 801e928:	bf4c      	ite	mi
 801e92a:	9306      	strmi	r3, [sp, #24]
 801e92c:	9304      	strpl	r3, [sp, #16]
 801e92e:	f1b8 0f00 	cmp.w	r8, #0
 801e932:	910c      	str	r1, [sp, #48]	@ 0x30
 801e934:	db18      	blt.n	801e968 <_dtoa_r+0x1f8>
 801e936:	9b06      	ldr	r3, [sp, #24]
 801e938:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801e93c:	4443      	add	r3, r8
 801e93e:	9306      	str	r3, [sp, #24]
 801e940:	2300      	movs	r3, #0
 801e942:	9a07      	ldr	r2, [sp, #28]
 801e944:	2a09      	cmp	r2, #9
 801e946:	d845      	bhi.n	801e9d4 <_dtoa_r+0x264>
 801e948:	2a05      	cmp	r2, #5
 801e94a:	bfc4      	itt	gt
 801e94c:	3a04      	subgt	r2, #4
 801e94e:	9207      	strgt	r2, [sp, #28]
 801e950:	9a07      	ldr	r2, [sp, #28]
 801e952:	f1a2 0202 	sub.w	r2, r2, #2
 801e956:	bfcc      	ite	gt
 801e958:	2400      	movgt	r4, #0
 801e95a:	2401      	movle	r4, #1
 801e95c:	2a03      	cmp	r2, #3
 801e95e:	d844      	bhi.n	801e9ea <_dtoa_r+0x27a>
 801e960:	e8df f002 	tbb	[pc, r2]
 801e964:	0b173634 	.word	0x0b173634
 801e968:	9b04      	ldr	r3, [sp, #16]
 801e96a:	2200      	movs	r2, #0
 801e96c:	eba3 0308 	sub.w	r3, r3, r8
 801e970:	9304      	str	r3, [sp, #16]
 801e972:	920a      	str	r2, [sp, #40]	@ 0x28
 801e974:	f1c8 0300 	rsb	r3, r8, #0
 801e978:	e7e3      	b.n	801e942 <_dtoa_r+0x1d2>
 801e97a:	2201      	movs	r2, #1
 801e97c:	9208      	str	r2, [sp, #32]
 801e97e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e980:	eb08 0b02 	add.w	fp, r8, r2
 801e984:	f10b 0a01 	add.w	sl, fp, #1
 801e988:	4652      	mov	r2, sl
 801e98a:	2a01      	cmp	r2, #1
 801e98c:	bfb8      	it	lt
 801e98e:	2201      	movlt	r2, #1
 801e990:	e006      	b.n	801e9a0 <_dtoa_r+0x230>
 801e992:	2201      	movs	r2, #1
 801e994:	9208      	str	r2, [sp, #32]
 801e996:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e998:	2a00      	cmp	r2, #0
 801e99a:	dd29      	ble.n	801e9f0 <_dtoa_r+0x280>
 801e99c:	4693      	mov	fp, r2
 801e99e:	4692      	mov	sl, r2
 801e9a0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801e9a4:	2100      	movs	r1, #0
 801e9a6:	2004      	movs	r0, #4
 801e9a8:	f100 0614 	add.w	r6, r0, #20
 801e9ac:	4296      	cmp	r6, r2
 801e9ae:	d926      	bls.n	801e9fe <_dtoa_r+0x28e>
 801e9b0:	6079      	str	r1, [r7, #4]
 801e9b2:	4648      	mov	r0, r9
 801e9b4:	9305      	str	r3, [sp, #20]
 801e9b6:	f001 fbc9 	bl	802014c <_Balloc>
 801e9ba:	9b05      	ldr	r3, [sp, #20]
 801e9bc:	4607      	mov	r7, r0
 801e9be:	2800      	cmp	r0, #0
 801e9c0:	d13e      	bne.n	801ea40 <_dtoa_r+0x2d0>
 801e9c2:	4b1e      	ldr	r3, [pc, #120]	@ (801ea3c <_dtoa_r+0x2cc>)
 801e9c4:	4602      	mov	r2, r0
 801e9c6:	f240 11af 	movw	r1, #431	@ 0x1af
 801e9ca:	e6ea      	b.n	801e7a2 <_dtoa_r+0x32>
 801e9cc:	2200      	movs	r2, #0
 801e9ce:	e7e1      	b.n	801e994 <_dtoa_r+0x224>
 801e9d0:	2200      	movs	r2, #0
 801e9d2:	e7d3      	b.n	801e97c <_dtoa_r+0x20c>
 801e9d4:	2401      	movs	r4, #1
 801e9d6:	2200      	movs	r2, #0
 801e9d8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801e9dc:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 801e9e0:	2100      	movs	r1, #0
 801e9e2:	46da      	mov	sl, fp
 801e9e4:	2212      	movs	r2, #18
 801e9e6:	9109      	str	r1, [sp, #36]	@ 0x24
 801e9e8:	e7da      	b.n	801e9a0 <_dtoa_r+0x230>
 801e9ea:	2201      	movs	r2, #1
 801e9ec:	9208      	str	r2, [sp, #32]
 801e9ee:	e7f5      	b.n	801e9dc <_dtoa_r+0x26c>
 801e9f0:	f04f 0b01 	mov.w	fp, #1
 801e9f4:	46da      	mov	sl, fp
 801e9f6:	465a      	mov	r2, fp
 801e9f8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801e9fc:	e7d0      	b.n	801e9a0 <_dtoa_r+0x230>
 801e9fe:	3101      	adds	r1, #1
 801ea00:	0040      	lsls	r0, r0, #1
 801ea02:	e7d1      	b.n	801e9a8 <_dtoa_r+0x238>
 801ea04:	f3af 8000 	nop.w
 801ea08:	636f4361 	.word	0x636f4361
 801ea0c:	3fd287a7 	.word	0x3fd287a7
 801ea10:	8b60c8b3 	.word	0x8b60c8b3
 801ea14:	3fc68a28 	.word	0x3fc68a28
 801ea18:	509f79fb 	.word	0x509f79fb
 801ea1c:	3fd34413 	.word	0x3fd34413
 801ea20:	08024e15 	.word	0x08024e15
 801ea24:	08024ed7 	.word	0x08024ed7
 801ea28:	7ff00000 	.word	0x7ff00000
 801ea2c:	08024ed3 	.word	0x08024ed3
 801ea30:	08024ded 	.word	0x08024ded
 801ea34:	08024dec 	.word	0x08024dec
 801ea38:	08025198 	.word	0x08025198
 801ea3c:	08024f2f 	.word	0x08024f2f
 801ea40:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801ea44:	f1ba 0f0e 	cmp.w	sl, #14
 801ea48:	6010      	str	r0, [r2, #0]
 801ea4a:	d86e      	bhi.n	801eb2a <_dtoa_r+0x3ba>
 801ea4c:	2c00      	cmp	r4, #0
 801ea4e:	d06c      	beq.n	801eb2a <_dtoa_r+0x3ba>
 801ea50:	f1b8 0f00 	cmp.w	r8, #0
 801ea54:	f340 80b4 	ble.w	801ebc0 <_dtoa_r+0x450>
 801ea58:	4ac8      	ldr	r2, [pc, #800]	@ (801ed7c <_dtoa_r+0x60c>)
 801ea5a:	f008 010f 	and.w	r1, r8, #15
 801ea5e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801ea62:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801ea66:	ed92 7b00 	vldr	d7, [r2]
 801ea6a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801ea6e:	f000 809b 	beq.w	801eba8 <_dtoa_r+0x438>
 801ea72:	4ac3      	ldr	r2, [pc, #780]	@ (801ed80 <_dtoa_r+0x610>)
 801ea74:	ed92 6b08 	vldr	d6, [r2, #32]
 801ea78:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801ea7c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801ea80:	f001 010f 	and.w	r1, r1, #15
 801ea84:	2203      	movs	r2, #3
 801ea86:	48be      	ldr	r0, [pc, #760]	@ (801ed80 <_dtoa_r+0x610>)
 801ea88:	2900      	cmp	r1, #0
 801ea8a:	f040 808f 	bne.w	801ebac <_dtoa_r+0x43c>
 801ea8e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801ea92:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801ea96:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ea9a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801ea9c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801eaa0:	2900      	cmp	r1, #0
 801eaa2:	f000 80b3 	beq.w	801ec0c <_dtoa_r+0x49c>
 801eaa6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801eaaa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801eaae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eab2:	f140 80ab 	bpl.w	801ec0c <_dtoa_r+0x49c>
 801eab6:	f1ba 0f00 	cmp.w	sl, #0
 801eaba:	f000 80a7 	beq.w	801ec0c <_dtoa_r+0x49c>
 801eabe:	f1bb 0f00 	cmp.w	fp, #0
 801eac2:	dd30      	ble.n	801eb26 <_dtoa_r+0x3b6>
 801eac4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801eac8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801eacc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ead0:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801ead4:	9105      	str	r1, [sp, #20]
 801ead6:	3201      	adds	r2, #1
 801ead8:	465c      	mov	r4, fp
 801eada:	ed9d 6b02 	vldr	d6, [sp, #8]
 801eade:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801eae2:	ee07 2a90 	vmov	s15, r2
 801eae6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801eaea:	eea7 5b06 	vfma.f64	d5, d7, d6
 801eaee:	ee15 2a90 	vmov	r2, s11
 801eaf2:	ec51 0b15 	vmov	r0, r1, d5
 801eaf6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801eafa:	2c00      	cmp	r4, #0
 801eafc:	f040 808a 	bne.w	801ec14 <_dtoa_r+0x4a4>
 801eb00:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801eb04:	ee36 6b47 	vsub.f64	d6, d6, d7
 801eb08:	ec41 0b17 	vmov	d7, r0, r1
 801eb0c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801eb10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb14:	f300 826a 	bgt.w	801efec <_dtoa_r+0x87c>
 801eb18:	eeb1 7b47 	vneg.f64	d7, d7
 801eb1c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801eb20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb24:	d423      	bmi.n	801eb6e <_dtoa_r+0x3fe>
 801eb26:	ed8d 8b02 	vstr	d8, [sp, #8]
 801eb2a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801eb2c:	2a00      	cmp	r2, #0
 801eb2e:	f2c0 8129 	blt.w	801ed84 <_dtoa_r+0x614>
 801eb32:	f1b8 0f0e 	cmp.w	r8, #14
 801eb36:	f300 8125 	bgt.w	801ed84 <_dtoa_r+0x614>
 801eb3a:	4b90      	ldr	r3, [pc, #576]	@ (801ed7c <_dtoa_r+0x60c>)
 801eb3c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801eb40:	ed93 6b00 	vldr	d6, [r3]
 801eb44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eb46:	2b00      	cmp	r3, #0
 801eb48:	f280 80c8 	bge.w	801ecdc <_dtoa_r+0x56c>
 801eb4c:	f1ba 0f00 	cmp.w	sl, #0
 801eb50:	f300 80c4 	bgt.w	801ecdc <_dtoa_r+0x56c>
 801eb54:	d10b      	bne.n	801eb6e <_dtoa_r+0x3fe>
 801eb56:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801eb5a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801eb5e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801eb62:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801eb66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb6a:	f2c0 823c 	blt.w	801efe6 <_dtoa_r+0x876>
 801eb6e:	2400      	movs	r4, #0
 801eb70:	4625      	mov	r5, r4
 801eb72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eb74:	43db      	mvns	r3, r3
 801eb76:	9305      	str	r3, [sp, #20]
 801eb78:	463e      	mov	r6, r7
 801eb7a:	f04f 0800 	mov.w	r8, #0
 801eb7e:	4621      	mov	r1, r4
 801eb80:	4648      	mov	r0, r9
 801eb82:	f001 fb23 	bl	80201cc <_Bfree>
 801eb86:	2d00      	cmp	r5, #0
 801eb88:	f000 80a2 	beq.w	801ecd0 <_dtoa_r+0x560>
 801eb8c:	f1b8 0f00 	cmp.w	r8, #0
 801eb90:	d005      	beq.n	801eb9e <_dtoa_r+0x42e>
 801eb92:	45a8      	cmp	r8, r5
 801eb94:	d003      	beq.n	801eb9e <_dtoa_r+0x42e>
 801eb96:	4641      	mov	r1, r8
 801eb98:	4648      	mov	r0, r9
 801eb9a:	f001 fb17 	bl	80201cc <_Bfree>
 801eb9e:	4629      	mov	r1, r5
 801eba0:	4648      	mov	r0, r9
 801eba2:	f001 fb13 	bl	80201cc <_Bfree>
 801eba6:	e093      	b.n	801ecd0 <_dtoa_r+0x560>
 801eba8:	2202      	movs	r2, #2
 801ebaa:	e76c      	b.n	801ea86 <_dtoa_r+0x316>
 801ebac:	07cc      	lsls	r4, r1, #31
 801ebae:	d504      	bpl.n	801ebba <_dtoa_r+0x44a>
 801ebb0:	ed90 6b00 	vldr	d6, [r0]
 801ebb4:	3201      	adds	r2, #1
 801ebb6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ebba:	1049      	asrs	r1, r1, #1
 801ebbc:	3008      	adds	r0, #8
 801ebbe:	e763      	b.n	801ea88 <_dtoa_r+0x318>
 801ebc0:	d022      	beq.n	801ec08 <_dtoa_r+0x498>
 801ebc2:	f1c8 0100 	rsb	r1, r8, #0
 801ebc6:	4a6d      	ldr	r2, [pc, #436]	@ (801ed7c <_dtoa_r+0x60c>)
 801ebc8:	f001 000f 	and.w	r0, r1, #15
 801ebcc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801ebd0:	ed92 7b00 	vldr	d7, [r2]
 801ebd4:	ee28 7b07 	vmul.f64	d7, d8, d7
 801ebd8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ebdc:	4868      	ldr	r0, [pc, #416]	@ (801ed80 <_dtoa_r+0x610>)
 801ebde:	1109      	asrs	r1, r1, #4
 801ebe0:	2400      	movs	r4, #0
 801ebe2:	2202      	movs	r2, #2
 801ebe4:	b929      	cbnz	r1, 801ebf2 <_dtoa_r+0x482>
 801ebe6:	2c00      	cmp	r4, #0
 801ebe8:	f43f af57 	beq.w	801ea9a <_dtoa_r+0x32a>
 801ebec:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ebf0:	e753      	b.n	801ea9a <_dtoa_r+0x32a>
 801ebf2:	07ce      	lsls	r6, r1, #31
 801ebf4:	d505      	bpl.n	801ec02 <_dtoa_r+0x492>
 801ebf6:	ed90 6b00 	vldr	d6, [r0]
 801ebfa:	3201      	adds	r2, #1
 801ebfc:	2401      	movs	r4, #1
 801ebfe:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ec02:	1049      	asrs	r1, r1, #1
 801ec04:	3008      	adds	r0, #8
 801ec06:	e7ed      	b.n	801ebe4 <_dtoa_r+0x474>
 801ec08:	2202      	movs	r2, #2
 801ec0a:	e746      	b.n	801ea9a <_dtoa_r+0x32a>
 801ec0c:	f8cd 8014 	str.w	r8, [sp, #20]
 801ec10:	4654      	mov	r4, sl
 801ec12:	e762      	b.n	801eada <_dtoa_r+0x36a>
 801ec14:	4a59      	ldr	r2, [pc, #356]	@ (801ed7c <_dtoa_r+0x60c>)
 801ec16:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801ec1a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801ec1e:	9a08      	ldr	r2, [sp, #32]
 801ec20:	ec41 0b17 	vmov	d7, r0, r1
 801ec24:	443c      	add	r4, r7
 801ec26:	b34a      	cbz	r2, 801ec7c <_dtoa_r+0x50c>
 801ec28:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801ec2c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801ec30:	463e      	mov	r6, r7
 801ec32:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801ec36:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801ec3a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801ec3e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ec42:	ee14 2a90 	vmov	r2, s9
 801ec46:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ec4a:	3230      	adds	r2, #48	@ 0x30
 801ec4c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ec50:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801ec54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ec58:	f806 2b01 	strb.w	r2, [r6], #1
 801ec5c:	d438      	bmi.n	801ecd0 <_dtoa_r+0x560>
 801ec5e:	ee32 5b46 	vsub.f64	d5, d2, d6
 801ec62:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801ec66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ec6a:	d46e      	bmi.n	801ed4a <_dtoa_r+0x5da>
 801ec6c:	42a6      	cmp	r6, r4
 801ec6e:	f43f af5a 	beq.w	801eb26 <_dtoa_r+0x3b6>
 801ec72:	ee27 7b03 	vmul.f64	d7, d7, d3
 801ec76:	ee26 6b03 	vmul.f64	d6, d6, d3
 801ec7a:	e7e0      	b.n	801ec3e <_dtoa_r+0x4ce>
 801ec7c:	4621      	mov	r1, r4
 801ec7e:	463e      	mov	r6, r7
 801ec80:	ee27 7b04 	vmul.f64	d7, d7, d4
 801ec84:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801ec88:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ec8c:	ee14 2a90 	vmov	r2, s9
 801ec90:	3230      	adds	r2, #48	@ 0x30
 801ec92:	f806 2b01 	strb.w	r2, [r6], #1
 801ec96:	42a6      	cmp	r6, r4
 801ec98:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ec9c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801eca0:	d119      	bne.n	801ecd6 <_dtoa_r+0x566>
 801eca2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801eca6:	ee37 4b05 	vadd.f64	d4, d7, d5
 801ecaa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801ecae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ecb2:	dc4a      	bgt.n	801ed4a <_dtoa_r+0x5da>
 801ecb4:	ee35 5b47 	vsub.f64	d5, d5, d7
 801ecb8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801ecbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ecc0:	f57f af31 	bpl.w	801eb26 <_dtoa_r+0x3b6>
 801ecc4:	460e      	mov	r6, r1
 801ecc6:	3901      	subs	r1, #1
 801ecc8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801eccc:	2b30      	cmp	r3, #48	@ 0x30
 801ecce:	d0f9      	beq.n	801ecc4 <_dtoa_r+0x554>
 801ecd0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801ecd4:	e027      	b.n	801ed26 <_dtoa_r+0x5b6>
 801ecd6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801ecda:	e7d5      	b.n	801ec88 <_dtoa_r+0x518>
 801ecdc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ece0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801ece4:	463e      	mov	r6, r7
 801ece6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801ecea:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801ecee:	ee15 3a10 	vmov	r3, s10
 801ecf2:	3330      	adds	r3, #48	@ 0x30
 801ecf4:	f806 3b01 	strb.w	r3, [r6], #1
 801ecf8:	1bf3      	subs	r3, r6, r7
 801ecfa:	459a      	cmp	sl, r3
 801ecfc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801ed00:	eea3 7b46 	vfms.f64	d7, d3, d6
 801ed04:	d132      	bne.n	801ed6c <_dtoa_r+0x5fc>
 801ed06:	ee37 7b07 	vadd.f64	d7, d7, d7
 801ed0a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801ed0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ed12:	dc18      	bgt.n	801ed46 <_dtoa_r+0x5d6>
 801ed14:	eeb4 7b46 	vcmp.f64	d7, d6
 801ed18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ed1c:	d103      	bne.n	801ed26 <_dtoa_r+0x5b6>
 801ed1e:	ee15 3a10 	vmov	r3, s10
 801ed22:	07db      	lsls	r3, r3, #31
 801ed24:	d40f      	bmi.n	801ed46 <_dtoa_r+0x5d6>
 801ed26:	9901      	ldr	r1, [sp, #4]
 801ed28:	4648      	mov	r0, r9
 801ed2a:	f001 fa4f 	bl	80201cc <_Bfree>
 801ed2e:	2300      	movs	r3, #0
 801ed30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ed32:	7033      	strb	r3, [r6, #0]
 801ed34:	f108 0301 	add.w	r3, r8, #1
 801ed38:	6013      	str	r3, [r2, #0]
 801ed3a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ed3c:	2b00      	cmp	r3, #0
 801ed3e:	f000 824b 	beq.w	801f1d8 <_dtoa_r+0xa68>
 801ed42:	601e      	str	r6, [r3, #0]
 801ed44:	e248      	b.n	801f1d8 <_dtoa_r+0xa68>
 801ed46:	f8cd 8014 	str.w	r8, [sp, #20]
 801ed4a:	4633      	mov	r3, r6
 801ed4c:	461e      	mov	r6, r3
 801ed4e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ed52:	2a39      	cmp	r2, #57	@ 0x39
 801ed54:	d106      	bne.n	801ed64 <_dtoa_r+0x5f4>
 801ed56:	429f      	cmp	r7, r3
 801ed58:	d1f8      	bne.n	801ed4c <_dtoa_r+0x5dc>
 801ed5a:	9a05      	ldr	r2, [sp, #20]
 801ed5c:	3201      	adds	r2, #1
 801ed5e:	9205      	str	r2, [sp, #20]
 801ed60:	2230      	movs	r2, #48	@ 0x30
 801ed62:	703a      	strb	r2, [r7, #0]
 801ed64:	781a      	ldrb	r2, [r3, #0]
 801ed66:	3201      	adds	r2, #1
 801ed68:	701a      	strb	r2, [r3, #0]
 801ed6a:	e7b1      	b.n	801ecd0 <_dtoa_r+0x560>
 801ed6c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801ed70:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ed74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ed78:	d1b5      	bne.n	801ece6 <_dtoa_r+0x576>
 801ed7a:	e7d4      	b.n	801ed26 <_dtoa_r+0x5b6>
 801ed7c:	08025198 	.word	0x08025198
 801ed80:	08025170 	.word	0x08025170
 801ed84:	9908      	ldr	r1, [sp, #32]
 801ed86:	2900      	cmp	r1, #0
 801ed88:	f000 80e9 	beq.w	801ef5e <_dtoa_r+0x7ee>
 801ed8c:	9907      	ldr	r1, [sp, #28]
 801ed8e:	2901      	cmp	r1, #1
 801ed90:	f300 80cb 	bgt.w	801ef2a <_dtoa_r+0x7ba>
 801ed94:	2d00      	cmp	r5, #0
 801ed96:	f000 80c4 	beq.w	801ef22 <_dtoa_r+0x7b2>
 801ed9a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801ed9e:	9e04      	ldr	r6, [sp, #16]
 801eda0:	461c      	mov	r4, r3
 801eda2:	9305      	str	r3, [sp, #20]
 801eda4:	9b04      	ldr	r3, [sp, #16]
 801eda6:	4413      	add	r3, r2
 801eda8:	9304      	str	r3, [sp, #16]
 801edaa:	9b06      	ldr	r3, [sp, #24]
 801edac:	2101      	movs	r1, #1
 801edae:	4413      	add	r3, r2
 801edb0:	4648      	mov	r0, r9
 801edb2:	9306      	str	r3, [sp, #24]
 801edb4:	f001 fb08 	bl	80203c8 <__i2b>
 801edb8:	9b05      	ldr	r3, [sp, #20]
 801edba:	4605      	mov	r5, r0
 801edbc:	b166      	cbz	r6, 801edd8 <_dtoa_r+0x668>
 801edbe:	9a06      	ldr	r2, [sp, #24]
 801edc0:	2a00      	cmp	r2, #0
 801edc2:	dd09      	ble.n	801edd8 <_dtoa_r+0x668>
 801edc4:	42b2      	cmp	r2, r6
 801edc6:	9904      	ldr	r1, [sp, #16]
 801edc8:	bfa8      	it	ge
 801edca:	4632      	movge	r2, r6
 801edcc:	1a89      	subs	r1, r1, r2
 801edce:	9104      	str	r1, [sp, #16]
 801edd0:	9906      	ldr	r1, [sp, #24]
 801edd2:	1ab6      	subs	r6, r6, r2
 801edd4:	1a8a      	subs	r2, r1, r2
 801edd6:	9206      	str	r2, [sp, #24]
 801edd8:	b30b      	cbz	r3, 801ee1e <_dtoa_r+0x6ae>
 801edda:	9a08      	ldr	r2, [sp, #32]
 801eddc:	2a00      	cmp	r2, #0
 801edde:	f000 80c5 	beq.w	801ef6c <_dtoa_r+0x7fc>
 801ede2:	2c00      	cmp	r4, #0
 801ede4:	f000 80bf 	beq.w	801ef66 <_dtoa_r+0x7f6>
 801ede8:	4629      	mov	r1, r5
 801edea:	4622      	mov	r2, r4
 801edec:	4648      	mov	r0, r9
 801edee:	930b      	str	r3, [sp, #44]	@ 0x2c
 801edf0:	f001 fba2 	bl	8020538 <__pow5mult>
 801edf4:	9a01      	ldr	r2, [sp, #4]
 801edf6:	4601      	mov	r1, r0
 801edf8:	4605      	mov	r5, r0
 801edfa:	4648      	mov	r0, r9
 801edfc:	f001 fafa 	bl	80203f4 <__multiply>
 801ee00:	9901      	ldr	r1, [sp, #4]
 801ee02:	9005      	str	r0, [sp, #20]
 801ee04:	4648      	mov	r0, r9
 801ee06:	f001 f9e1 	bl	80201cc <_Bfree>
 801ee0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ee0c:	1b1b      	subs	r3, r3, r4
 801ee0e:	f000 80b0 	beq.w	801ef72 <_dtoa_r+0x802>
 801ee12:	9905      	ldr	r1, [sp, #20]
 801ee14:	461a      	mov	r2, r3
 801ee16:	4648      	mov	r0, r9
 801ee18:	f001 fb8e 	bl	8020538 <__pow5mult>
 801ee1c:	9001      	str	r0, [sp, #4]
 801ee1e:	2101      	movs	r1, #1
 801ee20:	4648      	mov	r0, r9
 801ee22:	f001 fad1 	bl	80203c8 <__i2b>
 801ee26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ee28:	4604      	mov	r4, r0
 801ee2a:	2b00      	cmp	r3, #0
 801ee2c:	f000 81da 	beq.w	801f1e4 <_dtoa_r+0xa74>
 801ee30:	461a      	mov	r2, r3
 801ee32:	4601      	mov	r1, r0
 801ee34:	4648      	mov	r0, r9
 801ee36:	f001 fb7f 	bl	8020538 <__pow5mult>
 801ee3a:	9b07      	ldr	r3, [sp, #28]
 801ee3c:	2b01      	cmp	r3, #1
 801ee3e:	4604      	mov	r4, r0
 801ee40:	f300 80a0 	bgt.w	801ef84 <_dtoa_r+0x814>
 801ee44:	9b02      	ldr	r3, [sp, #8]
 801ee46:	2b00      	cmp	r3, #0
 801ee48:	f040 8096 	bne.w	801ef78 <_dtoa_r+0x808>
 801ee4c:	9b03      	ldr	r3, [sp, #12]
 801ee4e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801ee52:	2a00      	cmp	r2, #0
 801ee54:	f040 8092 	bne.w	801ef7c <_dtoa_r+0x80c>
 801ee58:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801ee5c:	0d12      	lsrs	r2, r2, #20
 801ee5e:	0512      	lsls	r2, r2, #20
 801ee60:	2a00      	cmp	r2, #0
 801ee62:	f000 808d 	beq.w	801ef80 <_dtoa_r+0x810>
 801ee66:	9b04      	ldr	r3, [sp, #16]
 801ee68:	3301      	adds	r3, #1
 801ee6a:	9304      	str	r3, [sp, #16]
 801ee6c:	9b06      	ldr	r3, [sp, #24]
 801ee6e:	3301      	adds	r3, #1
 801ee70:	9306      	str	r3, [sp, #24]
 801ee72:	2301      	movs	r3, #1
 801ee74:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ee76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ee78:	2b00      	cmp	r3, #0
 801ee7a:	f000 81b9 	beq.w	801f1f0 <_dtoa_r+0xa80>
 801ee7e:	6922      	ldr	r2, [r4, #16]
 801ee80:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801ee84:	6910      	ldr	r0, [r2, #16]
 801ee86:	f001 fa53 	bl	8020330 <__hi0bits>
 801ee8a:	f1c0 0020 	rsb	r0, r0, #32
 801ee8e:	9b06      	ldr	r3, [sp, #24]
 801ee90:	4418      	add	r0, r3
 801ee92:	f010 001f 	ands.w	r0, r0, #31
 801ee96:	f000 8081 	beq.w	801ef9c <_dtoa_r+0x82c>
 801ee9a:	f1c0 0220 	rsb	r2, r0, #32
 801ee9e:	2a04      	cmp	r2, #4
 801eea0:	dd73      	ble.n	801ef8a <_dtoa_r+0x81a>
 801eea2:	9b04      	ldr	r3, [sp, #16]
 801eea4:	f1c0 001c 	rsb	r0, r0, #28
 801eea8:	4403      	add	r3, r0
 801eeaa:	9304      	str	r3, [sp, #16]
 801eeac:	9b06      	ldr	r3, [sp, #24]
 801eeae:	4406      	add	r6, r0
 801eeb0:	4403      	add	r3, r0
 801eeb2:	9306      	str	r3, [sp, #24]
 801eeb4:	9b04      	ldr	r3, [sp, #16]
 801eeb6:	2b00      	cmp	r3, #0
 801eeb8:	dd05      	ble.n	801eec6 <_dtoa_r+0x756>
 801eeba:	9901      	ldr	r1, [sp, #4]
 801eebc:	461a      	mov	r2, r3
 801eebe:	4648      	mov	r0, r9
 801eec0:	f001 fb94 	bl	80205ec <__lshift>
 801eec4:	9001      	str	r0, [sp, #4]
 801eec6:	9b06      	ldr	r3, [sp, #24]
 801eec8:	2b00      	cmp	r3, #0
 801eeca:	dd05      	ble.n	801eed8 <_dtoa_r+0x768>
 801eecc:	4621      	mov	r1, r4
 801eece:	461a      	mov	r2, r3
 801eed0:	4648      	mov	r0, r9
 801eed2:	f001 fb8b 	bl	80205ec <__lshift>
 801eed6:	4604      	mov	r4, r0
 801eed8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801eeda:	2b00      	cmp	r3, #0
 801eedc:	d060      	beq.n	801efa0 <_dtoa_r+0x830>
 801eede:	9801      	ldr	r0, [sp, #4]
 801eee0:	4621      	mov	r1, r4
 801eee2:	f001 fbef 	bl	80206c4 <__mcmp>
 801eee6:	2800      	cmp	r0, #0
 801eee8:	da5a      	bge.n	801efa0 <_dtoa_r+0x830>
 801eeea:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801eeee:	9305      	str	r3, [sp, #20]
 801eef0:	9901      	ldr	r1, [sp, #4]
 801eef2:	2300      	movs	r3, #0
 801eef4:	220a      	movs	r2, #10
 801eef6:	4648      	mov	r0, r9
 801eef8:	f001 f98a 	bl	8020210 <__multadd>
 801eefc:	9b08      	ldr	r3, [sp, #32]
 801eefe:	9001      	str	r0, [sp, #4]
 801ef00:	2b00      	cmp	r3, #0
 801ef02:	f000 8177 	beq.w	801f1f4 <_dtoa_r+0xa84>
 801ef06:	4629      	mov	r1, r5
 801ef08:	2300      	movs	r3, #0
 801ef0a:	220a      	movs	r2, #10
 801ef0c:	4648      	mov	r0, r9
 801ef0e:	f001 f97f 	bl	8020210 <__multadd>
 801ef12:	f1bb 0f00 	cmp.w	fp, #0
 801ef16:	4605      	mov	r5, r0
 801ef18:	dc6e      	bgt.n	801eff8 <_dtoa_r+0x888>
 801ef1a:	9b07      	ldr	r3, [sp, #28]
 801ef1c:	2b02      	cmp	r3, #2
 801ef1e:	dc48      	bgt.n	801efb2 <_dtoa_r+0x842>
 801ef20:	e06a      	b.n	801eff8 <_dtoa_r+0x888>
 801ef22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ef24:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801ef28:	e739      	b.n	801ed9e <_dtoa_r+0x62e>
 801ef2a:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 801ef2e:	42a3      	cmp	r3, r4
 801ef30:	db07      	blt.n	801ef42 <_dtoa_r+0x7d2>
 801ef32:	f1ba 0f00 	cmp.w	sl, #0
 801ef36:	eba3 0404 	sub.w	r4, r3, r4
 801ef3a:	db0b      	blt.n	801ef54 <_dtoa_r+0x7e4>
 801ef3c:	9e04      	ldr	r6, [sp, #16]
 801ef3e:	4652      	mov	r2, sl
 801ef40:	e72f      	b.n	801eda2 <_dtoa_r+0x632>
 801ef42:	1ae2      	subs	r2, r4, r3
 801ef44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ef46:	9e04      	ldr	r6, [sp, #16]
 801ef48:	4413      	add	r3, r2
 801ef4a:	930a      	str	r3, [sp, #40]	@ 0x28
 801ef4c:	4652      	mov	r2, sl
 801ef4e:	4623      	mov	r3, r4
 801ef50:	2400      	movs	r4, #0
 801ef52:	e726      	b.n	801eda2 <_dtoa_r+0x632>
 801ef54:	9a04      	ldr	r2, [sp, #16]
 801ef56:	eba2 060a 	sub.w	r6, r2, sl
 801ef5a:	2200      	movs	r2, #0
 801ef5c:	e721      	b.n	801eda2 <_dtoa_r+0x632>
 801ef5e:	9e04      	ldr	r6, [sp, #16]
 801ef60:	9d08      	ldr	r5, [sp, #32]
 801ef62:	461c      	mov	r4, r3
 801ef64:	e72a      	b.n	801edbc <_dtoa_r+0x64c>
 801ef66:	9a01      	ldr	r2, [sp, #4]
 801ef68:	9205      	str	r2, [sp, #20]
 801ef6a:	e752      	b.n	801ee12 <_dtoa_r+0x6a2>
 801ef6c:	9901      	ldr	r1, [sp, #4]
 801ef6e:	461a      	mov	r2, r3
 801ef70:	e751      	b.n	801ee16 <_dtoa_r+0x6a6>
 801ef72:	9b05      	ldr	r3, [sp, #20]
 801ef74:	9301      	str	r3, [sp, #4]
 801ef76:	e752      	b.n	801ee1e <_dtoa_r+0x6ae>
 801ef78:	2300      	movs	r3, #0
 801ef7a:	e77b      	b.n	801ee74 <_dtoa_r+0x704>
 801ef7c:	9b02      	ldr	r3, [sp, #8]
 801ef7e:	e779      	b.n	801ee74 <_dtoa_r+0x704>
 801ef80:	920b      	str	r2, [sp, #44]	@ 0x2c
 801ef82:	e778      	b.n	801ee76 <_dtoa_r+0x706>
 801ef84:	2300      	movs	r3, #0
 801ef86:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ef88:	e779      	b.n	801ee7e <_dtoa_r+0x70e>
 801ef8a:	d093      	beq.n	801eeb4 <_dtoa_r+0x744>
 801ef8c:	9b04      	ldr	r3, [sp, #16]
 801ef8e:	321c      	adds	r2, #28
 801ef90:	4413      	add	r3, r2
 801ef92:	9304      	str	r3, [sp, #16]
 801ef94:	9b06      	ldr	r3, [sp, #24]
 801ef96:	4416      	add	r6, r2
 801ef98:	4413      	add	r3, r2
 801ef9a:	e78a      	b.n	801eeb2 <_dtoa_r+0x742>
 801ef9c:	4602      	mov	r2, r0
 801ef9e:	e7f5      	b.n	801ef8c <_dtoa_r+0x81c>
 801efa0:	f1ba 0f00 	cmp.w	sl, #0
 801efa4:	f8cd 8014 	str.w	r8, [sp, #20]
 801efa8:	46d3      	mov	fp, sl
 801efaa:	dc21      	bgt.n	801eff0 <_dtoa_r+0x880>
 801efac:	9b07      	ldr	r3, [sp, #28]
 801efae:	2b02      	cmp	r3, #2
 801efb0:	dd1e      	ble.n	801eff0 <_dtoa_r+0x880>
 801efb2:	f1bb 0f00 	cmp.w	fp, #0
 801efb6:	f47f addc 	bne.w	801eb72 <_dtoa_r+0x402>
 801efba:	4621      	mov	r1, r4
 801efbc:	465b      	mov	r3, fp
 801efbe:	2205      	movs	r2, #5
 801efc0:	4648      	mov	r0, r9
 801efc2:	f001 f925 	bl	8020210 <__multadd>
 801efc6:	4601      	mov	r1, r0
 801efc8:	4604      	mov	r4, r0
 801efca:	9801      	ldr	r0, [sp, #4]
 801efcc:	f001 fb7a 	bl	80206c4 <__mcmp>
 801efd0:	2800      	cmp	r0, #0
 801efd2:	f77f adce 	ble.w	801eb72 <_dtoa_r+0x402>
 801efd6:	463e      	mov	r6, r7
 801efd8:	2331      	movs	r3, #49	@ 0x31
 801efda:	f806 3b01 	strb.w	r3, [r6], #1
 801efde:	9b05      	ldr	r3, [sp, #20]
 801efe0:	3301      	adds	r3, #1
 801efe2:	9305      	str	r3, [sp, #20]
 801efe4:	e5c9      	b.n	801eb7a <_dtoa_r+0x40a>
 801efe6:	f8cd 8014 	str.w	r8, [sp, #20]
 801efea:	4654      	mov	r4, sl
 801efec:	4625      	mov	r5, r4
 801efee:	e7f2      	b.n	801efd6 <_dtoa_r+0x866>
 801eff0:	9b08      	ldr	r3, [sp, #32]
 801eff2:	2b00      	cmp	r3, #0
 801eff4:	f000 8102 	beq.w	801f1fc <_dtoa_r+0xa8c>
 801eff8:	2e00      	cmp	r6, #0
 801effa:	dd05      	ble.n	801f008 <_dtoa_r+0x898>
 801effc:	4629      	mov	r1, r5
 801effe:	4632      	mov	r2, r6
 801f000:	4648      	mov	r0, r9
 801f002:	f001 faf3 	bl	80205ec <__lshift>
 801f006:	4605      	mov	r5, r0
 801f008:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f00a:	2b00      	cmp	r3, #0
 801f00c:	d058      	beq.n	801f0c0 <_dtoa_r+0x950>
 801f00e:	6869      	ldr	r1, [r5, #4]
 801f010:	4648      	mov	r0, r9
 801f012:	f001 f89b 	bl	802014c <_Balloc>
 801f016:	4606      	mov	r6, r0
 801f018:	b928      	cbnz	r0, 801f026 <_dtoa_r+0x8b6>
 801f01a:	4b82      	ldr	r3, [pc, #520]	@ (801f224 <_dtoa_r+0xab4>)
 801f01c:	4602      	mov	r2, r0
 801f01e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801f022:	f7ff bbbe 	b.w	801e7a2 <_dtoa_r+0x32>
 801f026:	692a      	ldr	r2, [r5, #16]
 801f028:	3202      	adds	r2, #2
 801f02a:	0092      	lsls	r2, r2, #2
 801f02c:	f105 010c 	add.w	r1, r5, #12
 801f030:	300c      	adds	r0, #12
 801f032:	f7ff fadb 	bl	801e5ec <memcpy>
 801f036:	2201      	movs	r2, #1
 801f038:	4631      	mov	r1, r6
 801f03a:	4648      	mov	r0, r9
 801f03c:	f001 fad6 	bl	80205ec <__lshift>
 801f040:	1c7b      	adds	r3, r7, #1
 801f042:	9304      	str	r3, [sp, #16]
 801f044:	eb07 030b 	add.w	r3, r7, fp
 801f048:	9309      	str	r3, [sp, #36]	@ 0x24
 801f04a:	9b02      	ldr	r3, [sp, #8]
 801f04c:	f003 0301 	and.w	r3, r3, #1
 801f050:	46a8      	mov	r8, r5
 801f052:	9308      	str	r3, [sp, #32]
 801f054:	4605      	mov	r5, r0
 801f056:	9b04      	ldr	r3, [sp, #16]
 801f058:	9801      	ldr	r0, [sp, #4]
 801f05a:	4621      	mov	r1, r4
 801f05c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801f060:	f7ff fafe 	bl	801e660 <quorem>
 801f064:	4641      	mov	r1, r8
 801f066:	9002      	str	r0, [sp, #8]
 801f068:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801f06c:	9801      	ldr	r0, [sp, #4]
 801f06e:	f001 fb29 	bl	80206c4 <__mcmp>
 801f072:	462a      	mov	r2, r5
 801f074:	9006      	str	r0, [sp, #24]
 801f076:	4621      	mov	r1, r4
 801f078:	4648      	mov	r0, r9
 801f07a:	f001 fb3f 	bl	80206fc <__mdiff>
 801f07e:	68c2      	ldr	r2, [r0, #12]
 801f080:	4606      	mov	r6, r0
 801f082:	b9fa      	cbnz	r2, 801f0c4 <_dtoa_r+0x954>
 801f084:	4601      	mov	r1, r0
 801f086:	9801      	ldr	r0, [sp, #4]
 801f088:	f001 fb1c 	bl	80206c4 <__mcmp>
 801f08c:	4602      	mov	r2, r0
 801f08e:	4631      	mov	r1, r6
 801f090:	4648      	mov	r0, r9
 801f092:	920a      	str	r2, [sp, #40]	@ 0x28
 801f094:	f001 f89a 	bl	80201cc <_Bfree>
 801f098:	9b07      	ldr	r3, [sp, #28]
 801f09a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801f09c:	9e04      	ldr	r6, [sp, #16]
 801f09e:	ea42 0103 	orr.w	r1, r2, r3
 801f0a2:	9b08      	ldr	r3, [sp, #32]
 801f0a4:	4319      	orrs	r1, r3
 801f0a6:	d10f      	bne.n	801f0c8 <_dtoa_r+0x958>
 801f0a8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801f0ac:	d028      	beq.n	801f100 <_dtoa_r+0x990>
 801f0ae:	9b06      	ldr	r3, [sp, #24]
 801f0b0:	2b00      	cmp	r3, #0
 801f0b2:	dd02      	ble.n	801f0ba <_dtoa_r+0x94a>
 801f0b4:	9b02      	ldr	r3, [sp, #8]
 801f0b6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801f0ba:	f88b a000 	strb.w	sl, [fp]
 801f0be:	e55e      	b.n	801eb7e <_dtoa_r+0x40e>
 801f0c0:	4628      	mov	r0, r5
 801f0c2:	e7bd      	b.n	801f040 <_dtoa_r+0x8d0>
 801f0c4:	2201      	movs	r2, #1
 801f0c6:	e7e2      	b.n	801f08e <_dtoa_r+0x91e>
 801f0c8:	9b06      	ldr	r3, [sp, #24]
 801f0ca:	2b00      	cmp	r3, #0
 801f0cc:	db04      	blt.n	801f0d8 <_dtoa_r+0x968>
 801f0ce:	9907      	ldr	r1, [sp, #28]
 801f0d0:	430b      	orrs	r3, r1
 801f0d2:	9908      	ldr	r1, [sp, #32]
 801f0d4:	430b      	orrs	r3, r1
 801f0d6:	d120      	bne.n	801f11a <_dtoa_r+0x9aa>
 801f0d8:	2a00      	cmp	r2, #0
 801f0da:	ddee      	ble.n	801f0ba <_dtoa_r+0x94a>
 801f0dc:	9901      	ldr	r1, [sp, #4]
 801f0de:	2201      	movs	r2, #1
 801f0e0:	4648      	mov	r0, r9
 801f0e2:	f001 fa83 	bl	80205ec <__lshift>
 801f0e6:	4621      	mov	r1, r4
 801f0e8:	9001      	str	r0, [sp, #4]
 801f0ea:	f001 faeb 	bl	80206c4 <__mcmp>
 801f0ee:	2800      	cmp	r0, #0
 801f0f0:	dc03      	bgt.n	801f0fa <_dtoa_r+0x98a>
 801f0f2:	d1e2      	bne.n	801f0ba <_dtoa_r+0x94a>
 801f0f4:	f01a 0f01 	tst.w	sl, #1
 801f0f8:	d0df      	beq.n	801f0ba <_dtoa_r+0x94a>
 801f0fa:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801f0fe:	d1d9      	bne.n	801f0b4 <_dtoa_r+0x944>
 801f100:	2339      	movs	r3, #57	@ 0x39
 801f102:	f88b 3000 	strb.w	r3, [fp]
 801f106:	4633      	mov	r3, r6
 801f108:	461e      	mov	r6, r3
 801f10a:	3b01      	subs	r3, #1
 801f10c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801f110:	2a39      	cmp	r2, #57	@ 0x39
 801f112:	d052      	beq.n	801f1ba <_dtoa_r+0xa4a>
 801f114:	3201      	adds	r2, #1
 801f116:	701a      	strb	r2, [r3, #0]
 801f118:	e531      	b.n	801eb7e <_dtoa_r+0x40e>
 801f11a:	2a00      	cmp	r2, #0
 801f11c:	dd07      	ble.n	801f12e <_dtoa_r+0x9be>
 801f11e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801f122:	d0ed      	beq.n	801f100 <_dtoa_r+0x990>
 801f124:	f10a 0301 	add.w	r3, sl, #1
 801f128:	f88b 3000 	strb.w	r3, [fp]
 801f12c:	e527      	b.n	801eb7e <_dtoa_r+0x40e>
 801f12e:	9b04      	ldr	r3, [sp, #16]
 801f130:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f132:	f803 ac01 	strb.w	sl, [r3, #-1]
 801f136:	4293      	cmp	r3, r2
 801f138:	d029      	beq.n	801f18e <_dtoa_r+0xa1e>
 801f13a:	9901      	ldr	r1, [sp, #4]
 801f13c:	2300      	movs	r3, #0
 801f13e:	220a      	movs	r2, #10
 801f140:	4648      	mov	r0, r9
 801f142:	f001 f865 	bl	8020210 <__multadd>
 801f146:	45a8      	cmp	r8, r5
 801f148:	9001      	str	r0, [sp, #4]
 801f14a:	f04f 0300 	mov.w	r3, #0
 801f14e:	f04f 020a 	mov.w	r2, #10
 801f152:	4641      	mov	r1, r8
 801f154:	4648      	mov	r0, r9
 801f156:	d107      	bne.n	801f168 <_dtoa_r+0x9f8>
 801f158:	f001 f85a 	bl	8020210 <__multadd>
 801f15c:	4680      	mov	r8, r0
 801f15e:	4605      	mov	r5, r0
 801f160:	9b04      	ldr	r3, [sp, #16]
 801f162:	3301      	adds	r3, #1
 801f164:	9304      	str	r3, [sp, #16]
 801f166:	e776      	b.n	801f056 <_dtoa_r+0x8e6>
 801f168:	f001 f852 	bl	8020210 <__multadd>
 801f16c:	4629      	mov	r1, r5
 801f16e:	4680      	mov	r8, r0
 801f170:	2300      	movs	r3, #0
 801f172:	220a      	movs	r2, #10
 801f174:	4648      	mov	r0, r9
 801f176:	f001 f84b 	bl	8020210 <__multadd>
 801f17a:	4605      	mov	r5, r0
 801f17c:	e7f0      	b.n	801f160 <_dtoa_r+0x9f0>
 801f17e:	f1bb 0f00 	cmp.w	fp, #0
 801f182:	bfcc      	ite	gt
 801f184:	465e      	movgt	r6, fp
 801f186:	2601      	movle	r6, #1
 801f188:	443e      	add	r6, r7
 801f18a:	f04f 0800 	mov.w	r8, #0
 801f18e:	9901      	ldr	r1, [sp, #4]
 801f190:	2201      	movs	r2, #1
 801f192:	4648      	mov	r0, r9
 801f194:	f001 fa2a 	bl	80205ec <__lshift>
 801f198:	4621      	mov	r1, r4
 801f19a:	9001      	str	r0, [sp, #4]
 801f19c:	f001 fa92 	bl	80206c4 <__mcmp>
 801f1a0:	2800      	cmp	r0, #0
 801f1a2:	dcb0      	bgt.n	801f106 <_dtoa_r+0x996>
 801f1a4:	d102      	bne.n	801f1ac <_dtoa_r+0xa3c>
 801f1a6:	f01a 0f01 	tst.w	sl, #1
 801f1aa:	d1ac      	bne.n	801f106 <_dtoa_r+0x996>
 801f1ac:	4633      	mov	r3, r6
 801f1ae:	461e      	mov	r6, r3
 801f1b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f1b4:	2a30      	cmp	r2, #48	@ 0x30
 801f1b6:	d0fa      	beq.n	801f1ae <_dtoa_r+0xa3e>
 801f1b8:	e4e1      	b.n	801eb7e <_dtoa_r+0x40e>
 801f1ba:	429f      	cmp	r7, r3
 801f1bc:	d1a4      	bne.n	801f108 <_dtoa_r+0x998>
 801f1be:	9b05      	ldr	r3, [sp, #20]
 801f1c0:	3301      	adds	r3, #1
 801f1c2:	9305      	str	r3, [sp, #20]
 801f1c4:	2331      	movs	r3, #49	@ 0x31
 801f1c6:	703b      	strb	r3, [r7, #0]
 801f1c8:	e4d9      	b.n	801eb7e <_dtoa_r+0x40e>
 801f1ca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f1cc:	4f16      	ldr	r7, [pc, #88]	@ (801f228 <_dtoa_r+0xab8>)
 801f1ce:	b11b      	cbz	r3, 801f1d8 <_dtoa_r+0xa68>
 801f1d0:	f107 0308 	add.w	r3, r7, #8
 801f1d4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801f1d6:	6013      	str	r3, [r2, #0]
 801f1d8:	4638      	mov	r0, r7
 801f1da:	b011      	add	sp, #68	@ 0x44
 801f1dc:	ecbd 8b02 	vpop	{d8}
 801f1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f1e4:	9b07      	ldr	r3, [sp, #28]
 801f1e6:	2b01      	cmp	r3, #1
 801f1e8:	f77f ae2c 	ble.w	801ee44 <_dtoa_r+0x6d4>
 801f1ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f1ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f1f0:	2001      	movs	r0, #1
 801f1f2:	e64c      	b.n	801ee8e <_dtoa_r+0x71e>
 801f1f4:	f1bb 0f00 	cmp.w	fp, #0
 801f1f8:	f77f aed8 	ble.w	801efac <_dtoa_r+0x83c>
 801f1fc:	463e      	mov	r6, r7
 801f1fe:	9801      	ldr	r0, [sp, #4]
 801f200:	4621      	mov	r1, r4
 801f202:	f7ff fa2d 	bl	801e660 <quorem>
 801f206:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801f20a:	f806 ab01 	strb.w	sl, [r6], #1
 801f20e:	1bf2      	subs	r2, r6, r7
 801f210:	4593      	cmp	fp, r2
 801f212:	ddb4      	ble.n	801f17e <_dtoa_r+0xa0e>
 801f214:	9901      	ldr	r1, [sp, #4]
 801f216:	2300      	movs	r3, #0
 801f218:	220a      	movs	r2, #10
 801f21a:	4648      	mov	r0, r9
 801f21c:	f000 fff8 	bl	8020210 <__multadd>
 801f220:	9001      	str	r0, [sp, #4]
 801f222:	e7ec      	b.n	801f1fe <_dtoa_r+0xa8e>
 801f224:	08024f2f 	.word	0x08024f2f
 801f228:	08024eca 	.word	0x08024eca

0801f22c <_free_r>:
 801f22c:	b538      	push	{r3, r4, r5, lr}
 801f22e:	4605      	mov	r5, r0
 801f230:	2900      	cmp	r1, #0
 801f232:	d041      	beq.n	801f2b8 <_free_r+0x8c>
 801f234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f238:	1f0c      	subs	r4, r1, #4
 801f23a:	2b00      	cmp	r3, #0
 801f23c:	bfb8      	it	lt
 801f23e:	18e4      	addlt	r4, r4, r3
 801f240:	f000 ff78 	bl	8020134 <__malloc_lock>
 801f244:	4a1d      	ldr	r2, [pc, #116]	@ (801f2bc <_free_r+0x90>)
 801f246:	6813      	ldr	r3, [r2, #0]
 801f248:	b933      	cbnz	r3, 801f258 <_free_r+0x2c>
 801f24a:	6063      	str	r3, [r4, #4]
 801f24c:	6014      	str	r4, [r2, #0]
 801f24e:	4628      	mov	r0, r5
 801f250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f254:	f000 bf74 	b.w	8020140 <__malloc_unlock>
 801f258:	42a3      	cmp	r3, r4
 801f25a:	d908      	bls.n	801f26e <_free_r+0x42>
 801f25c:	6820      	ldr	r0, [r4, #0]
 801f25e:	1821      	adds	r1, r4, r0
 801f260:	428b      	cmp	r3, r1
 801f262:	bf01      	itttt	eq
 801f264:	6819      	ldreq	r1, [r3, #0]
 801f266:	685b      	ldreq	r3, [r3, #4]
 801f268:	1809      	addeq	r1, r1, r0
 801f26a:	6021      	streq	r1, [r4, #0]
 801f26c:	e7ed      	b.n	801f24a <_free_r+0x1e>
 801f26e:	461a      	mov	r2, r3
 801f270:	685b      	ldr	r3, [r3, #4]
 801f272:	b10b      	cbz	r3, 801f278 <_free_r+0x4c>
 801f274:	42a3      	cmp	r3, r4
 801f276:	d9fa      	bls.n	801f26e <_free_r+0x42>
 801f278:	6811      	ldr	r1, [r2, #0]
 801f27a:	1850      	adds	r0, r2, r1
 801f27c:	42a0      	cmp	r0, r4
 801f27e:	d10b      	bne.n	801f298 <_free_r+0x6c>
 801f280:	6820      	ldr	r0, [r4, #0]
 801f282:	4401      	add	r1, r0
 801f284:	1850      	adds	r0, r2, r1
 801f286:	4283      	cmp	r3, r0
 801f288:	6011      	str	r1, [r2, #0]
 801f28a:	d1e0      	bne.n	801f24e <_free_r+0x22>
 801f28c:	6818      	ldr	r0, [r3, #0]
 801f28e:	685b      	ldr	r3, [r3, #4]
 801f290:	6053      	str	r3, [r2, #4]
 801f292:	4408      	add	r0, r1
 801f294:	6010      	str	r0, [r2, #0]
 801f296:	e7da      	b.n	801f24e <_free_r+0x22>
 801f298:	d902      	bls.n	801f2a0 <_free_r+0x74>
 801f29a:	230c      	movs	r3, #12
 801f29c:	602b      	str	r3, [r5, #0]
 801f29e:	e7d6      	b.n	801f24e <_free_r+0x22>
 801f2a0:	6820      	ldr	r0, [r4, #0]
 801f2a2:	1821      	adds	r1, r4, r0
 801f2a4:	428b      	cmp	r3, r1
 801f2a6:	bf04      	itt	eq
 801f2a8:	6819      	ldreq	r1, [r3, #0]
 801f2aa:	685b      	ldreq	r3, [r3, #4]
 801f2ac:	6063      	str	r3, [r4, #4]
 801f2ae:	bf04      	itt	eq
 801f2b0:	1809      	addeq	r1, r1, r0
 801f2b2:	6021      	streq	r1, [r4, #0]
 801f2b4:	6054      	str	r4, [r2, #4]
 801f2b6:	e7ca      	b.n	801f24e <_free_r+0x22>
 801f2b8:	bd38      	pop	{r3, r4, r5, pc}
 801f2ba:	bf00      	nop
 801f2bc:	2000f5e8 	.word	0x2000f5e8

0801f2c0 <rshift>:
 801f2c0:	6903      	ldr	r3, [r0, #16]
 801f2c2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801f2c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f2ca:	ea4f 1261 	mov.w	r2, r1, asr #5
 801f2ce:	f100 0414 	add.w	r4, r0, #20
 801f2d2:	dd45      	ble.n	801f360 <rshift+0xa0>
 801f2d4:	f011 011f 	ands.w	r1, r1, #31
 801f2d8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801f2dc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801f2e0:	d10c      	bne.n	801f2fc <rshift+0x3c>
 801f2e2:	f100 0710 	add.w	r7, r0, #16
 801f2e6:	4629      	mov	r1, r5
 801f2e8:	42b1      	cmp	r1, r6
 801f2ea:	d334      	bcc.n	801f356 <rshift+0x96>
 801f2ec:	1a9b      	subs	r3, r3, r2
 801f2ee:	009b      	lsls	r3, r3, #2
 801f2f0:	1eea      	subs	r2, r5, #3
 801f2f2:	4296      	cmp	r6, r2
 801f2f4:	bf38      	it	cc
 801f2f6:	2300      	movcc	r3, #0
 801f2f8:	4423      	add	r3, r4
 801f2fa:	e015      	b.n	801f328 <rshift+0x68>
 801f2fc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801f300:	f1c1 0820 	rsb	r8, r1, #32
 801f304:	40cf      	lsrs	r7, r1
 801f306:	f105 0e04 	add.w	lr, r5, #4
 801f30a:	46a1      	mov	r9, r4
 801f30c:	4576      	cmp	r6, lr
 801f30e:	46f4      	mov	ip, lr
 801f310:	d815      	bhi.n	801f33e <rshift+0x7e>
 801f312:	1a9a      	subs	r2, r3, r2
 801f314:	0092      	lsls	r2, r2, #2
 801f316:	3a04      	subs	r2, #4
 801f318:	3501      	adds	r5, #1
 801f31a:	42ae      	cmp	r6, r5
 801f31c:	bf38      	it	cc
 801f31e:	2200      	movcc	r2, #0
 801f320:	18a3      	adds	r3, r4, r2
 801f322:	50a7      	str	r7, [r4, r2]
 801f324:	b107      	cbz	r7, 801f328 <rshift+0x68>
 801f326:	3304      	adds	r3, #4
 801f328:	1b1a      	subs	r2, r3, r4
 801f32a:	42a3      	cmp	r3, r4
 801f32c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801f330:	bf08      	it	eq
 801f332:	2300      	moveq	r3, #0
 801f334:	6102      	str	r2, [r0, #16]
 801f336:	bf08      	it	eq
 801f338:	6143      	streq	r3, [r0, #20]
 801f33a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f33e:	f8dc c000 	ldr.w	ip, [ip]
 801f342:	fa0c fc08 	lsl.w	ip, ip, r8
 801f346:	ea4c 0707 	orr.w	r7, ip, r7
 801f34a:	f849 7b04 	str.w	r7, [r9], #4
 801f34e:	f85e 7b04 	ldr.w	r7, [lr], #4
 801f352:	40cf      	lsrs	r7, r1
 801f354:	e7da      	b.n	801f30c <rshift+0x4c>
 801f356:	f851 cb04 	ldr.w	ip, [r1], #4
 801f35a:	f847 cf04 	str.w	ip, [r7, #4]!
 801f35e:	e7c3      	b.n	801f2e8 <rshift+0x28>
 801f360:	4623      	mov	r3, r4
 801f362:	e7e1      	b.n	801f328 <rshift+0x68>

0801f364 <__hexdig_fun>:
 801f364:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801f368:	2b09      	cmp	r3, #9
 801f36a:	d802      	bhi.n	801f372 <__hexdig_fun+0xe>
 801f36c:	3820      	subs	r0, #32
 801f36e:	b2c0      	uxtb	r0, r0
 801f370:	4770      	bx	lr
 801f372:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801f376:	2b05      	cmp	r3, #5
 801f378:	d801      	bhi.n	801f37e <__hexdig_fun+0x1a>
 801f37a:	3847      	subs	r0, #71	@ 0x47
 801f37c:	e7f7      	b.n	801f36e <__hexdig_fun+0xa>
 801f37e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801f382:	2b05      	cmp	r3, #5
 801f384:	d801      	bhi.n	801f38a <__hexdig_fun+0x26>
 801f386:	3827      	subs	r0, #39	@ 0x27
 801f388:	e7f1      	b.n	801f36e <__hexdig_fun+0xa>
 801f38a:	2000      	movs	r0, #0
 801f38c:	4770      	bx	lr
	...

0801f390 <__gethex>:
 801f390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f394:	b085      	sub	sp, #20
 801f396:	468a      	mov	sl, r1
 801f398:	9302      	str	r3, [sp, #8]
 801f39a:	680b      	ldr	r3, [r1, #0]
 801f39c:	9001      	str	r0, [sp, #4]
 801f39e:	4690      	mov	r8, r2
 801f3a0:	1c9c      	adds	r4, r3, #2
 801f3a2:	46a1      	mov	r9, r4
 801f3a4:	f814 0b01 	ldrb.w	r0, [r4], #1
 801f3a8:	2830      	cmp	r0, #48	@ 0x30
 801f3aa:	d0fa      	beq.n	801f3a2 <__gethex+0x12>
 801f3ac:	eba9 0303 	sub.w	r3, r9, r3
 801f3b0:	f1a3 0b02 	sub.w	fp, r3, #2
 801f3b4:	f7ff ffd6 	bl	801f364 <__hexdig_fun>
 801f3b8:	4605      	mov	r5, r0
 801f3ba:	2800      	cmp	r0, #0
 801f3bc:	d168      	bne.n	801f490 <__gethex+0x100>
 801f3be:	49a0      	ldr	r1, [pc, #640]	@ (801f640 <__gethex+0x2b0>)
 801f3c0:	2201      	movs	r2, #1
 801f3c2:	4648      	mov	r0, r9
 801f3c4:	f7ff f85a 	bl	801e47c <strncmp>
 801f3c8:	4607      	mov	r7, r0
 801f3ca:	2800      	cmp	r0, #0
 801f3cc:	d167      	bne.n	801f49e <__gethex+0x10e>
 801f3ce:	f899 0001 	ldrb.w	r0, [r9, #1]
 801f3d2:	4626      	mov	r6, r4
 801f3d4:	f7ff ffc6 	bl	801f364 <__hexdig_fun>
 801f3d8:	2800      	cmp	r0, #0
 801f3da:	d062      	beq.n	801f4a2 <__gethex+0x112>
 801f3dc:	4623      	mov	r3, r4
 801f3de:	7818      	ldrb	r0, [r3, #0]
 801f3e0:	2830      	cmp	r0, #48	@ 0x30
 801f3e2:	4699      	mov	r9, r3
 801f3e4:	f103 0301 	add.w	r3, r3, #1
 801f3e8:	d0f9      	beq.n	801f3de <__gethex+0x4e>
 801f3ea:	f7ff ffbb 	bl	801f364 <__hexdig_fun>
 801f3ee:	fab0 f580 	clz	r5, r0
 801f3f2:	096d      	lsrs	r5, r5, #5
 801f3f4:	f04f 0b01 	mov.w	fp, #1
 801f3f8:	464a      	mov	r2, r9
 801f3fa:	4616      	mov	r6, r2
 801f3fc:	3201      	adds	r2, #1
 801f3fe:	7830      	ldrb	r0, [r6, #0]
 801f400:	f7ff ffb0 	bl	801f364 <__hexdig_fun>
 801f404:	2800      	cmp	r0, #0
 801f406:	d1f8      	bne.n	801f3fa <__gethex+0x6a>
 801f408:	498d      	ldr	r1, [pc, #564]	@ (801f640 <__gethex+0x2b0>)
 801f40a:	2201      	movs	r2, #1
 801f40c:	4630      	mov	r0, r6
 801f40e:	f7ff f835 	bl	801e47c <strncmp>
 801f412:	2800      	cmp	r0, #0
 801f414:	d13f      	bne.n	801f496 <__gethex+0x106>
 801f416:	b944      	cbnz	r4, 801f42a <__gethex+0x9a>
 801f418:	1c74      	adds	r4, r6, #1
 801f41a:	4622      	mov	r2, r4
 801f41c:	4616      	mov	r6, r2
 801f41e:	3201      	adds	r2, #1
 801f420:	7830      	ldrb	r0, [r6, #0]
 801f422:	f7ff ff9f 	bl	801f364 <__hexdig_fun>
 801f426:	2800      	cmp	r0, #0
 801f428:	d1f8      	bne.n	801f41c <__gethex+0x8c>
 801f42a:	1ba4      	subs	r4, r4, r6
 801f42c:	00a7      	lsls	r7, r4, #2
 801f42e:	7833      	ldrb	r3, [r6, #0]
 801f430:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801f434:	2b50      	cmp	r3, #80	@ 0x50
 801f436:	d13e      	bne.n	801f4b6 <__gethex+0x126>
 801f438:	7873      	ldrb	r3, [r6, #1]
 801f43a:	2b2b      	cmp	r3, #43	@ 0x2b
 801f43c:	d033      	beq.n	801f4a6 <__gethex+0x116>
 801f43e:	2b2d      	cmp	r3, #45	@ 0x2d
 801f440:	d034      	beq.n	801f4ac <__gethex+0x11c>
 801f442:	1c71      	adds	r1, r6, #1
 801f444:	2400      	movs	r4, #0
 801f446:	7808      	ldrb	r0, [r1, #0]
 801f448:	f7ff ff8c 	bl	801f364 <__hexdig_fun>
 801f44c:	1e43      	subs	r3, r0, #1
 801f44e:	b2db      	uxtb	r3, r3
 801f450:	2b18      	cmp	r3, #24
 801f452:	d830      	bhi.n	801f4b6 <__gethex+0x126>
 801f454:	f1a0 0210 	sub.w	r2, r0, #16
 801f458:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801f45c:	f7ff ff82 	bl	801f364 <__hexdig_fun>
 801f460:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 801f464:	fa5f fc8c 	uxtb.w	ip, ip
 801f468:	f1bc 0f18 	cmp.w	ip, #24
 801f46c:	f04f 030a 	mov.w	r3, #10
 801f470:	d91e      	bls.n	801f4b0 <__gethex+0x120>
 801f472:	b104      	cbz	r4, 801f476 <__gethex+0xe6>
 801f474:	4252      	negs	r2, r2
 801f476:	4417      	add	r7, r2
 801f478:	f8ca 1000 	str.w	r1, [sl]
 801f47c:	b1ed      	cbz	r5, 801f4ba <__gethex+0x12a>
 801f47e:	f1bb 0f00 	cmp.w	fp, #0
 801f482:	bf0c      	ite	eq
 801f484:	2506      	moveq	r5, #6
 801f486:	2500      	movne	r5, #0
 801f488:	4628      	mov	r0, r5
 801f48a:	b005      	add	sp, #20
 801f48c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f490:	2500      	movs	r5, #0
 801f492:	462c      	mov	r4, r5
 801f494:	e7b0      	b.n	801f3f8 <__gethex+0x68>
 801f496:	2c00      	cmp	r4, #0
 801f498:	d1c7      	bne.n	801f42a <__gethex+0x9a>
 801f49a:	4627      	mov	r7, r4
 801f49c:	e7c7      	b.n	801f42e <__gethex+0x9e>
 801f49e:	464e      	mov	r6, r9
 801f4a0:	462f      	mov	r7, r5
 801f4a2:	2501      	movs	r5, #1
 801f4a4:	e7c3      	b.n	801f42e <__gethex+0x9e>
 801f4a6:	2400      	movs	r4, #0
 801f4a8:	1cb1      	adds	r1, r6, #2
 801f4aa:	e7cc      	b.n	801f446 <__gethex+0xb6>
 801f4ac:	2401      	movs	r4, #1
 801f4ae:	e7fb      	b.n	801f4a8 <__gethex+0x118>
 801f4b0:	fb03 0002 	mla	r0, r3, r2, r0
 801f4b4:	e7ce      	b.n	801f454 <__gethex+0xc4>
 801f4b6:	4631      	mov	r1, r6
 801f4b8:	e7de      	b.n	801f478 <__gethex+0xe8>
 801f4ba:	eba6 0309 	sub.w	r3, r6, r9
 801f4be:	3b01      	subs	r3, #1
 801f4c0:	4629      	mov	r1, r5
 801f4c2:	2b07      	cmp	r3, #7
 801f4c4:	dc0a      	bgt.n	801f4dc <__gethex+0x14c>
 801f4c6:	9801      	ldr	r0, [sp, #4]
 801f4c8:	f000 fe40 	bl	802014c <_Balloc>
 801f4cc:	4604      	mov	r4, r0
 801f4ce:	b940      	cbnz	r0, 801f4e2 <__gethex+0x152>
 801f4d0:	4b5c      	ldr	r3, [pc, #368]	@ (801f644 <__gethex+0x2b4>)
 801f4d2:	4602      	mov	r2, r0
 801f4d4:	21e4      	movs	r1, #228	@ 0xe4
 801f4d6:	485c      	ldr	r0, [pc, #368]	@ (801f648 <__gethex+0x2b8>)
 801f4d8:	f7ff f8a4 	bl	801e624 <__assert_func>
 801f4dc:	3101      	adds	r1, #1
 801f4de:	105b      	asrs	r3, r3, #1
 801f4e0:	e7ef      	b.n	801f4c2 <__gethex+0x132>
 801f4e2:	f100 0a14 	add.w	sl, r0, #20
 801f4e6:	2300      	movs	r3, #0
 801f4e8:	4655      	mov	r5, sl
 801f4ea:	469b      	mov	fp, r3
 801f4ec:	45b1      	cmp	r9, r6
 801f4ee:	d337      	bcc.n	801f560 <__gethex+0x1d0>
 801f4f0:	f845 bb04 	str.w	fp, [r5], #4
 801f4f4:	eba5 050a 	sub.w	r5, r5, sl
 801f4f8:	10ad      	asrs	r5, r5, #2
 801f4fa:	6125      	str	r5, [r4, #16]
 801f4fc:	4658      	mov	r0, fp
 801f4fe:	f000 ff17 	bl	8020330 <__hi0bits>
 801f502:	016d      	lsls	r5, r5, #5
 801f504:	f8d8 6000 	ldr.w	r6, [r8]
 801f508:	1a2d      	subs	r5, r5, r0
 801f50a:	42b5      	cmp	r5, r6
 801f50c:	dd54      	ble.n	801f5b8 <__gethex+0x228>
 801f50e:	1bad      	subs	r5, r5, r6
 801f510:	4629      	mov	r1, r5
 801f512:	4620      	mov	r0, r4
 801f514:	f001 faa0 	bl	8020a58 <__any_on>
 801f518:	4681      	mov	r9, r0
 801f51a:	b178      	cbz	r0, 801f53c <__gethex+0x1ac>
 801f51c:	1e6b      	subs	r3, r5, #1
 801f51e:	1159      	asrs	r1, r3, #5
 801f520:	f003 021f 	and.w	r2, r3, #31
 801f524:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801f528:	f04f 0901 	mov.w	r9, #1
 801f52c:	fa09 f202 	lsl.w	r2, r9, r2
 801f530:	420a      	tst	r2, r1
 801f532:	d003      	beq.n	801f53c <__gethex+0x1ac>
 801f534:	454b      	cmp	r3, r9
 801f536:	dc36      	bgt.n	801f5a6 <__gethex+0x216>
 801f538:	f04f 0902 	mov.w	r9, #2
 801f53c:	4629      	mov	r1, r5
 801f53e:	4620      	mov	r0, r4
 801f540:	f7ff febe 	bl	801f2c0 <rshift>
 801f544:	442f      	add	r7, r5
 801f546:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f54a:	42bb      	cmp	r3, r7
 801f54c:	da42      	bge.n	801f5d4 <__gethex+0x244>
 801f54e:	9801      	ldr	r0, [sp, #4]
 801f550:	4621      	mov	r1, r4
 801f552:	f000 fe3b 	bl	80201cc <_Bfree>
 801f556:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f558:	2300      	movs	r3, #0
 801f55a:	6013      	str	r3, [r2, #0]
 801f55c:	25a3      	movs	r5, #163	@ 0xa3
 801f55e:	e793      	b.n	801f488 <__gethex+0xf8>
 801f560:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801f564:	2a2e      	cmp	r2, #46	@ 0x2e
 801f566:	d012      	beq.n	801f58e <__gethex+0x1fe>
 801f568:	2b20      	cmp	r3, #32
 801f56a:	d104      	bne.n	801f576 <__gethex+0x1e6>
 801f56c:	f845 bb04 	str.w	fp, [r5], #4
 801f570:	f04f 0b00 	mov.w	fp, #0
 801f574:	465b      	mov	r3, fp
 801f576:	7830      	ldrb	r0, [r6, #0]
 801f578:	9303      	str	r3, [sp, #12]
 801f57a:	f7ff fef3 	bl	801f364 <__hexdig_fun>
 801f57e:	9b03      	ldr	r3, [sp, #12]
 801f580:	f000 000f 	and.w	r0, r0, #15
 801f584:	4098      	lsls	r0, r3
 801f586:	ea4b 0b00 	orr.w	fp, fp, r0
 801f58a:	3304      	adds	r3, #4
 801f58c:	e7ae      	b.n	801f4ec <__gethex+0x15c>
 801f58e:	45b1      	cmp	r9, r6
 801f590:	d8ea      	bhi.n	801f568 <__gethex+0x1d8>
 801f592:	492b      	ldr	r1, [pc, #172]	@ (801f640 <__gethex+0x2b0>)
 801f594:	9303      	str	r3, [sp, #12]
 801f596:	2201      	movs	r2, #1
 801f598:	4630      	mov	r0, r6
 801f59a:	f7fe ff6f 	bl	801e47c <strncmp>
 801f59e:	9b03      	ldr	r3, [sp, #12]
 801f5a0:	2800      	cmp	r0, #0
 801f5a2:	d1e1      	bne.n	801f568 <__gethex+0x1d8>
 801f5a4:	e7a2      	b.n	801f4ec <__gethex+0x15c>
 801f5a6:	1ea9      	subs	r1, r5, #2
 801f5a8:	4620      	mov	r0, r4
 801f5aa:	f001 fa55 	bl	8020a58 <__any_on>
 801f5ae:	2800      	cmp	r0, #0
 801f5b0:	d0c2      	beq.n	801f538 <__gethex+0x1a8>
 801f5b2:	f04f 0903 	mov.w	r9, #3
 801f5b6:	e7c1      	b.n	801f53c <__gethex+0x1ac>
 801f5b8:	da09      	bge.n	801f5ce <__gethex+0x23e>
 801f5ba:	1b75      	subs	r5, r6, r5
 801f5bc:	4621      	mov	r1, r4
 801f5be:	9801      	ldr	r0, [sp, #4]
 801f5c0:	462a      	mov	r2, r5
 801f5c2:	f001 f813 	bl	80205ec <__lshift>
 801f5c6:	1b7f      	subs	r7, r7, r5
 801f5c8:	4604      	mov	r4, r0
 801f5ca:	f100 0a14 	add.w	sl, r0, #20
 801f5ce:	f04f 0900 	mov.w	r9, #0
 801f5d2:	e7b8      	b.n	801f546 <__gethex+0x1b6>
 801f5d4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801f5d8:	42bd      	cmp	r5, r7
 801f5da:	dd6f      	ble.n	801f6bc <__gethex+0x32c>
 801f5dc:	1bed      	subs	r5, r5, r7
 801f5de:	42ae      	cmp	r6, r5
 801f5e0:	dc34      	bgt.n	801f64c <__gethex+0x2bc>
 801f5e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f5e6:	2b02      	cmp	r3, #2
 801f5e8:	d022      	beq.n	801f630 <__gethex+0x2a0>
 801f5ea:	2b03      	cmp	r3, #3
 801f5ec:	d024      	beq.n	801f638 <__gethex+0x2a8>
 801f5ee:	2b01      	cmp	r3, #1
 801f5f0:	d115      	bne.n	801f61e <__gethex+0x28e>
 801f5f2:	42ae      	cmp	r6, r5
 801f5f4:	d113      	bne.n	801f61e <__gethex+0x28e>
 801f5f6:	2e01      	cmp	r6, #1
 801f5f8:	d10b      	bne.n	801f612 <__gethex+0x282>
 801f5fa:	9a02      	ldr	r2, [sp, #8]
 801f5fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801f600:	6013      	str	r3, [r2, #0]
 801f602:	2301      	movs	r3, #1
 801f604:	6123      	str	r3, [r4, #16]
 801f606:	f8ca 3000 	str.w	r3, [sl]
 801f60a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f60c:	2562      	movs	r5, #98	@ 0x62
 801f60e:	601c      	str	r4, [r3, #0]
 801f610:	e73a      	b.n	801f488 <__gethex+0xf8>
 801f612:	1e71      	subs	r1, r6, #1
 801f614:	4620      	mov	r0, r4
 801f616:	f001 fa1f 	bl	8020a58 <__any_on>
 801f61a:	2800      	cmp	r0, #0
 801f61c:	d1ed      	bne.n	801f5fa <__gethex+0x26a>
 801f61e:	9801      	ldr	r0, [sp, #4]
 801f620:	4621      	mov	r1, r4
 801f622:	f000 fdd3 	bl	80201cc <_Bfree>
 801f626:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f628:	2300      	movs	r3, #0
 801f62a:	6013      	str	r3, [r2, #0]
 801f62c:	2550      	movs	r5, #80	@ 0x50
 801f62e:	e72b      	b.n	801f488 <__gethex+0xf8>
 801f630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f632:	2b00      	cmp	r3, #0
 801f634:	d1f3      	bne.n	801f61e <__gethex+0x28e>
 801f636:	e7e0      	b.n	801f5fa <__gethex+0x26a>
 801f638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f63a:	2b00      	cmp	r3, #0
 801f63c:	d1dd      	bne.n	801f5fa <__gethex+0x26a>
 801f63e:	e7ee      	b.n	801f61e <__gethex+0x28e>
 801f640:	08024e84 	.word	0x08024e84
 801f644:	08024f2f 	.word	0x08024f2f
 801f648:	08024f40 	.word	0x08024f40
 801f64c:	1e6f      	subs	r7, r5, #1
 801f64e:	f1b9 0f00 	cmp.w	r9, #0
 801f652:	d130      	bne.n	801f6b6 <__gethex+0x326>
 801f654:	b127      	cbz	r7, 801f660 <__gethex+0x2d0>
 801f656:	4639      	mov	r1, r7
 801f658:	4620      	mov	r0, r4
 801f65a:	f001 f9fd 	bl	8020a58 <__any_on>
 801f65e:	4681      	mov	r9, r0
 801f660:	117a      	asrs	r2, r7, #5
 801f662:	2301      	movs	r3, #1
 801f664:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801f668:	f007 071f 	and.w	r7, r7, #31
 801f66c:	40bb      	lsls	r3, r7
 801f66e:	4213      	tst	r3, r2
 801f670:	4629      	mov	r1, r5
 801f672:	4620      	mov	r0, r4
 801f674:	bf18      	it	ne
 801f676:	f049 0902 	orrne.w	r9, r9, #2
 801f67a:	f7ff fe21 	bl	801f2c0 <rshift>
 801f67e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801f682:	1b76      	subs	r6, r6, r5
 801f684:	2502      	movs	r5, #2
 801f686:	f1b9 0f00 	cmp.w	r9, #0
 801f68a:	d047      	beq.n	801f71c <__gethex+0x38c>
 801f68c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f690:	2b02      	cmp	r3, #2
 801f692:	d015      	beq.n	801f6c0 <__gethex+0x330>
 801f694:	2b03      	cmp	r3, #3
 801f696:	d017      	beq.n	801f6c8 <__gethex+0x338>
 801f698:	2b01      	cmp	r3, #1
 801f69a:	d109      	bne.n	801f6b0 <__gethex+0x320>
 801f69c:	f019 0f02 	tst.w	r9, #2
 801f6a0:	d006      	beq.n	801f6b0 <__gethex+0x320>
 801f6a2:	f8da 3000 	ldr.w	r3, [sl]
 801f6a6:	ea49 0903 	orr.w	r9, r9, r3
 801f6aa:	f019 0f01 	tst.w	r9, #1
 801f6ae:	d10e      	bne.n	801f6ce <__gethex+0x33e>
 801f6b0:	f045 0510 	orr.w	r5, r5, #16
 801f6b4:	e032      	b.n	801f71c <__gethex+0x38c>
 801f6b6:	f04f 0901 	mov.w	r9, #1
 801f6ba:	e7d1      	b.n	801f660 <__gethex+0x2d0>
 801f6bc:	2501      	movs	r5, #1
 801f6be:	e7e2      	b.n	801f686 <__gethex+0x2f6>
 801f6c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f6c2:	f1c3 0301 	rsb	r3, r3, #1
 801f6c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 801f6c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f6ca:	2b00      	cmp	r3, #0
 801f6cc:	d0f0      	beq.n	801f6b0 <__gethex+0x320>
 801f6ce:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f6d2:	f104 0314 	add.w	r3, r4, #20
 801f6d6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801f6da:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801f6de:	f04f 0c00 	mov.w	ip, #0
 801f6e2:	4618      	mov	r0, r3
 801f6e4:	f853 2b04 	ldr.w	r2, [r3], #4
 801f6e8:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 801f6ec:	d01b      	beq.n	801f726 <__gethex+0x396>
 801f6ee:	3201      	adds	r2, #1
 801f6f0:	6002      	str	r2, [r0, #0]
 801f6f2:	2d02      	cmp	r5, #2
 801f6f4:	f104 0314 	add.w	r3, r4, #20
 801f6f8:	d13c      	bne.n	801f774 <__gethex+0x3e4>
 801f6fa:	f8d8 2000 	ldr.w	r2, [r8]
 801f6fe:	3a01      	subs	r2, #1
 801f700:	42b2      	cmp	r2, r6
 801f702:	d109      	bne.n	801f718 <__gethex+0x388>
 801f704:	1171      	asrs	r1, r6, #5
 801f706:	2201      	movs	r2, #1
 801f708:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801f70c:	f006 061f 	and.w	r6, r6, #31
 801f710:	fa02 f606 	lsl.w	r6, r2, r6
 801f714:	421e      	tst	r6, r3
 801f716:	d13a      	bne.n	801f78e <__gethex+0x3fe>
 801f718:	f045 0520 	orr.w	r5, r5, #32
 801f71c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f71e:	601c      	str	r4, [r3, #0]
 801f720:	9b02      	ldr	r3, [sp, #8]
 801f722:	601f      	str	r7, [r3, #0]
 801f724:	e6b0      	b.n	801f488 <__gethex+0xf8>
 801f726:	4299      	cmp	r1, r3
 801f728:	f843 cc04 	str.w	ip, [r3, #-4]
 801f72c:	d8d9      	bhi.n	801f6e2 <__gethex+0x352>
 801f72e:	68a3      	ldr	r3, [r4, #8]
 801f730:	459b      	cmp	fp, r3
 801f732:	db17      	blt.n	801f764 <__gethex+0x3d4>
 801f734:	6861      	ldr	r1, [r4, #4]
 801f736:	9801      	ldr	r0, [sp, #4]
 801f738:	3101      	adds	r1, #1
 801f73a:	f000 fd07 	bl	802014c <_Balloc>
 801f73e:	4681      	mov	r9, r0
 801f740:	b918      	cbnz	r0, 801f74a <__gethex+0x3ba>
 801f742:	4b1a      	ldr	r3, [pc, #104]	@ (801f7ac <__gethex+0x41c>)
 801f744:	4602      	mov	r2, r0
 801f746:	2184      	movs	r1, #132	@ 0x84
 801f748:	e6c5      	b.n	801f4d6 <__gethex+0x146>
 801f74a:	6922      	ldr	r2, [r4, #16]
 801f74c:	3202      	adds	r2, #2
 801f74e:	f104 010c 	add.w	r1, r4, #12
 801f752:	0092      	lsls	r2, r2, #2
 801f754:	300c      	adds	r0, #12
 801f756:	f7fe ff49 	bl	801e5ec <memcpy>
 801f75a:	4621      	mov	r1, r4
 801f75c:	9801      	ldr	r0, [sp, #4]
 801f75e:	f000 fd35 	bl	80201cc <_Bfree>
 801f762:	464c      	mov	r4, r9
 801f764:	6923      	ldr	r3, [r4, #16]
 801f766:	1c5a      	adds	r2, r3, #1
 801f768:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801f76c:	6122      	str	r2, [r4, #16]
 801f76e:	2201      	movs	r2, #1
 801f770:	615a      	str	r2, [r3, #20]
 801f772:	e7be      	b.n	801f6f2 <__gethex+0x362>
 801f774:	6922      	ldr	r2, [r4, #16]
 801f776:	455a      	cmp	r2, fp
 801f778:	dd0b      	ble.n	801f792 <__gethex+0x402>
 801f77a:	2101      	movs	r1, #1
 801f77c:	4620      	mov	r0, r4
 801f77e:	f7ff fd9f 	bl	801f2c0 <rshift>
 801f782:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f786:	3701      	adds	r7, #1
 801f788:	42bb      	cmp	r3, r7
 801f78a:	f6ff aee0 	blt.w	801f54e <__gethex+0x1be>
 801f78e:	2501      	movs	r5, #1
 801f790:	e7c2      	b.n	801f718 <__gethex+0x388>
 801f792:	f016 061f 	ands.w	r6, r6, #31
 801f796:	d0fa      	beq.n	801f78e <__gethex+0x3fe>
 801f798:	4453      	add	r3, sl
 801f79a:	f1c6 0620 	rsb	r6, r6, #32
 801f79e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801f7a2:	f000 fdc5 	bl	8020330 <__hi0bits>
 801f7a6:	42b0      	cmp	r0, r6
 801f7a8:	dbe7      	blt.n	801f77a <__gethex+0x3ea>
 801f7aa:	e7f0      	b.n	801f78e <__gethex+0x3fe>
 801f7ac:	08024f2f 	.word	0x08024f2f

0801f7b0 <L_shift>:
 801f7b0:	f1c2 0208 	rsb	r2, r2, #8
 801f7b4:	0092      	lsls	r2, r2, #2
 801f7b6:	b570      	push	{r4, r5, r6, lr}
 801f7b8:	f1c2 0620 	rsb	r6, r2, #32
 801f7bc:	6843      	ldr	r3, [r0, #4]
 801f7be:	6804      	ldr	r4, [r0, #0]
 801f7c0:	fa03 f506 	lsl.w	r5, r3, r6
 801f7c4:	432c      	orrs	r4, r5
 801f7c6:	40d3      	lsrs	r3, r2
 801f7c8:	6004      	str	r4, [r0, #0]
 801f7ca:	f840 3f04 	str.w	r3, [r0, #4]!
 801f7ce:	4288      	cmp	r0, r1
 801f7d0:	d3f4      	bcc.n	801f7bc <L_shift+0xc>
 801f7d2:	bd70      	pop	{r4, r5, r6, pc}

0801f7d4 <__match>:
 801f7d4:	b530      	push	{r4, r5, lr}
 801f7d6:	6803      	ldr	r3, [r0, #0]
 801f7d8:	3301      	adds	r3, #1
 801f7da:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f7de:	b914      	cbnz	r4, 801f7e6 <__match+0x12>
 801f7e0:	6003      	str	r3, [r0, #0]
 801f7e2:	2001      	movs	r0, #1
 801f7e4:	bd30      	pop	{r4, r5, pc}
 801f7e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f7ea:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801f7ee:	2d19      	cmp	r5, #25
 801f7f0:	bf98      	it	ls
 801f7f2:	3220      	addls	r2, #32
 801f7f4:	42a2      	cmp	r2, r4
 801f7f6:	d0f0      	beq.n	801f7da <__match+0x6>
 801f7f8:	2000      	movs	r0, #0
 801f7fa:	e7f3      	b.n	801f7e4 <__match+0x10>

0801f7fc <__hexnan>:
 801f7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f800:	680b      	ldr	r3, [r1, #0]
 801f802:	6801      	ldr	r1, [r0, #0]
 801f804:	115e      	asrs	r6, r3, #5
 801f806:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f80a:	f013 031f 	ands.w	r3, r3, #31
 801f80e:	b087      	sub	sp, #28
 801f810:	bf18      	it	ne
 801f812:	3604      	addne	r6, #4
 801f814:	2500      	movs	r5, #0
 801f816:	1f37      	subs	r7, r6, #4
 801f818:	4682      	mov	sl, r0
 801f81a:	4690      	mov	r8, r2
 801f81c:	9301      	str	r3, [sp, #4]
 801f81e:	f846 5c04 	str.w	r5, [r6, #-4]
 801f822:	46b9      	mov	r9, r7
 801f824:	463c      	mov	r4, r7
 801f826:	9502      	str	r5, [sp, #8]
 801f828:	46ab      	mov	fp, r5
 801f82a:	784a      	ldrb	r2, [r1, #1]
 801f82c:	1c4b      	adds	r3, r1, #1
 801f82e:	9303      	str	r3, [sp, #12]
 801f830:	b342      	cbz	r2, 801f884 <__hexnan+0x88>
 801f832:	4610      	mov	r0, r2
 801f834:	9105      	str	r1, [sp, #20]
 801f836:	9204      	str	r2, [sp, #16]
 801f838:	f7ff fd94 	bl	801f364 <__hexdig_fun>
 801f83c:	2800      	cmp	r0, #0
 801f83e:	d151      	bne.n	801f8e4 <__hexnan+0xe8>
 801f840:	9a04      	ldr	r2, [sp, #16]
 801f842:	9905      	ldr	r1, [sp, #20]
 801f844:	2a20      	cmp	r2, #32
 801f846:	d818      	bhi.n	801f87a <__hexnan+0x7e>
 801f848:	9b02      	ldr	r3, [sp, #8]
 801f84a:	459b      	cmp	fp, r3
 801f84c:	dd13      	ble.n	801f876 <__hexnan+0x7a>
 801f84e:	454c      	cmp	r4, r9
 801f850:	d206      	bcs.n	801f860 <__hexnan+0x64>
 801f852:	2d07      	cmp	r5, #7
 801f854:	dc04      	bgt.n	801f860 <__hexnan+0x64>
 801f856:	462a      	mov	r2, r5
 801f858:	4649      	mov	r1, r9
 801f85a:	4620      	mov	r0, r4
 801f85c:	f7ff ffa8 	bl	801f7b0 <L_shift>
 801f860:	4544      	cmp	r4, r8
 801f862:	d952      	bls.n	801f90a <__hexnan+0x10e>
 801f864:	2300      	movs	r3, #0
 801f866:	f1a4 0904 	sub.w	r9, r4, #4
 801f86a:	f844 3c04 	str.w	r3, [r4, #-4]
 801f86e:	f8cd b008 	str.w	fp, [sp, #8]
 801f872:	464c      	mov	r4, r9
 801f874:	461d      	mov	r5, r3
 801f876:	9903      	ldr	r1, [sp, #12]
 801f878:	e7d7      	b.n	801f82a <__hexnan+0x2e>
 801f87a:	2a29      	cmp	r2, #41	@ 0x29
 801f87c:	d157      	bne.n	801f92e <__hexnan+0x132>
 801f87e:	3102      	adds	r1, #2
 801f880:	f8ca 1000 	str.w	r1, [sl]
 801f884:	f1bb 0f00 	cmp.w	fp, #0
 801f888:	d051      	beq.n	801f92e <__hexnan+0x132>
 801f88a:	454c      	cmp	r4, r9
 801f88c:	d206      	bcs.n	801f89c <__hexnan+0xa0>
 801f88e:	2d07      	cmp	r5, #7
 801f890:	dc04      	bgt.n	801f89c <__hexnan+0xa0>
 801f892:	462a      	mov	r2, r5
 801f894:	4649      	mov	r1, r9
 801f896:	4620      	mov	r0, r4
 801f898:	f7ff ff8a 	bl	801f7b0 <L_shift>
 801f89c:	4544      	cmp	r4, r8
 801f89e:	d936      	bls.n	801f90e <__hexnan+0x112>
 801f8a0:	f1a8 0204 	sub.w	r2, r8, #4
 801f8a4:	4623      	mov	r3, r4
 801f8a6:	f853 1b04 	ldr.w	r1, [r3], #4
 801f8aa:	f842 1f04 	str.w	r1, [r2, #4]!
 801f8ae:	429f      	cmp	r7, r3
 801f8b0:	d2f9      	bcs.n	801f8a6 <__hexnan+0xaa>
 801f8b2:	1b3b      	subs	r3, r7, r4
 801f8b4:	f023 0303 	bic.w	r3, r3, #3
 801f8b8:	3304      	adds	r3, #4
 801f8ba:	3401      	adds	r4, #1
 801f8bc:	3e03      	subs	r6, #3
 801f8be:	42b4      	cmp	r4, r6
 801f8c0:	bf88      	it	hi
 801f8c2:	2304      	movhi	r3, #4
 801f8c4:	4443      	add	r3, r8
 801f8c6:	2200      	movs	r2, #0
 801f8c8:	f843 2b04 	str.w	r2, [r3], #4
 801f8cc:	429f      	cmp	r7, r3
 801f8ce:	d2fb      	bcs.n	801f8c8 <__hexnan+0xcc>
 801f8d0:	683b      	ldr	r3, [r7, #0]
 801f8d2:	b91b      	cbnz	r3, 801f8dc <__hexnan+0xe0>
 801f8d4:	4547      	cmp	r7, r8
 801f8d6:	d128      	bne.n	801f92a <__hexnan+0x12e>
 801f8d8:	2301      	movs	r3, #1
 801f8da:	603b      	str	r3, [r7, #0]
 801f8dc:	2005      	movs	r0, #5
 801f8de:	b007      	add	sp, #28
 801f8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f8e4:	3501      	adds	r5, #1
 801f8e6:	2d08      	cmp	r5, #8
 801f8e8:	f10b 0b01 	add.w	fp, fp, #1
 801f8ec:	dd06      	ble.n	801f8fc <__hexnan+0x100>
 801f8ee:	4544      	cmp	r4, r8
 801f8f0:	d9c1      	bls.n	801f876 <__hexnan+0x7a>
 801f8f2:	2300      	movs	r3, #0
 801f8f4:	f844 3c04 	str.w	r3, [r4, #-4]
 801f8f8:	2501      	movs	r5, #1
 801f8fa:	3c04      	subs	r4, #4
 801f8fc:	6822      	ldr	r2, [r4, #0]
 801f8fe:	f000 000f 	and.w	r0, r0, #15
 801f902:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801f906:	6020      	str	r0, [r4, #0]
 801f908:	e7b5      	b.n	801f876 <__hexnan+0x7a>
 801f90a:	2508      	movs	r5, #8
 801f90c:	e7b3      	b.n	801f876 <__hexnan+0x7a>
 801f90e:	9b01      	ldr	r3, [sp, #4]
 801f910:	2b00      	cmp	r3, #0
 801f912:	d0dd      	beq.n	801f8d0 <__hexnan+0xd4>
 801f914:	f1c3 0320 	rsb	r3, r3, #32
 801f918:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801f91c:	40da      	lsrs	r2, r3
 801f91e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801f922:	4013      	ands	r3, r2
 801f924:	f846 3c04 	str.w	r3, [r6, #-4]
 801f928:	e7d2      	b.n	801f8d0 <__hexnan+0xd4>
 801f92a:	3f04      	subs	r7, #4
 801f92c:	e7d0      	b.n	801f8d0 <__hexnan+0xd4>
 801f92e:	2004      	movs	r0, #4
 801f930:	e7d5      	b.n	801f8de <__hexnan+0xe2>

0801f932 <__ssputs_r>:
 801f932:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f936:	688e      	ldr	r6, [r1, #8]
 801f938:	461f      	mov	r7, r3
 801f93a:	42be      	cmp	r6, r7
 801f93c:	680b      	ldr	r3, [r1, #0]
 801f93e:	4682      	mov	sl, r0
 801f940:	460c      	mov	r4, r1
 801f942:	4690      	mov	r8, r2
 801f944:	d82d      	bhi.n	801f9a2 <__ssputs_r+0x70>
 801f946:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f94a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801f94e:	d026      	beq.n	801f99e <__ssputs_r+0x6c>
 801f950:	6965      	ldr	r5, [r4, #20]
 801f952:	6909      	ldr	r1, [r1, #16]
 801f954:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f958:	eba3 0901 	sub.w	r9, r3, r1
 801f95c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801f960:	1c7b      	adds	r3, r7, #1
 801f962:	444b      	add	r3, r9
 801f964:	106d      	asrs	r5, r5, #1
 801f966:	429d      	cmp	r5, r3
 801f968:	bf38      	it	cc
 801f96a:	461d      	movcc	r5, r3
 801f96c:	0553      	lsls	r3, r2, #21
 801f96e:	d527      	bpl.n	801f9c0 <__ssputs_r+0x8e>
 801f970:	4629      	mov	r1, r5
 801f972:	f000 faa1 	bl	801feb8 <_malloc_r>
 801f976:	4606      	mov	r6, r0
 801f978:	b360      	cbz	r0, 801f9d4 <__ssputs_r+0xa2>
 801f97a:	6921      	ldr	r1, [r4, #16]
 801f97c:	464a      	mov	r2, r9
 801f97e:	f7fe fe35 	bl	801e5ec <memcpy>
 801f982:	89a3      	ldrh	r3, [r4, #12]
 801f984:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801f988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f98c:	81a3      	strh	r3, [r4, #12]
 801f98e:	6126      	str	r6, [r4, #16]
 801f990:	6165      	str	r5, [r4, #20]
 801f992:	444e      	add	r6, r9
 801f994:	eba5 0509 	sub.w	r5, r5, r9
 801f998:	6026      	str	r6, [r4, #0]
 801f99a:	60a5      	str	r5, [r4, #8]
 801f99c:	463e      	mov	r6, r7
 801f99e:	42be      	cmp	r6, r7
 801f9a0:	d900      	bls.n	801f9a4 <__ssputs_r+0x72>
 801f9a2:	463e      	mov	r6, r7
 801f9a4:	6820      	ldr	r0, [r4, #0]
 801f9a6:	4632      	mov	r2, r6
 801f9a8:	4641      	mov	r1, r8
 801f9aa:	f7fe fd45 	bl	801e438 <memmove>
 801f9ae:	68a3      	ldr	r3, [r4, #8]
 801f9b0:	1b9b      	subs	r3, r3, r6
 801f9b2:	60a3      	str	r3, [r4, #8]
 801f9b4:	6823      	ldr	r3, [r4, #0]
 801f9b6:	4433      	add	r3, r6
 801f9b8:	6023      	str	r3, [r4, #0]
 801f9ba:	2000      	movs	r0, #0
 801f9bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f9c0:	462a      	mov	r2, r5
 801f9c2:	f001 f8bf 	bl	8020b44 <_realloc_r>
 801f9c6:	4606      	mov	r6, r0
 801f9c8:	2800      	cmp	r0, #0
 801f9ca:	d1e0      	bne.n	801f98e <__ssputs_r+0x5c>
 801f9cc:	6921      	ldr	r1, [r4, #16]
 801f9ce:	4650      	mov	r0, sl
 801f9d0:	f7ff fc2c 	bl	801f22c <_free_r>
 801f9d4:	230c      	movs	r3, #12
 801f9d6:	f8ca 3000 	str.w	r3, [sl]
 801f9da:	89a3      	ldrh	r3, [r4, #12]
 801f9dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f9e0:	81a3      	strh	r3, [r4, #12]
 801f9e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801f9e6:	e7e9      	b.n	801f9bc <__ssputs_r+0x8a>

0801f9e8 <_svfiprintf_r>:
 801f9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f9ec:	4698      	mov	r8, r3
 801f9ee:	898b      	ldrh	r3, [r1, #12]
 801f9f0:	061b      	lsls	r3, r3, #24
 801f9f2:	b09d      	sub	sp, #116	@ 0x74
 801f9f4:	4607      	mov	r7, r0
 801f9f6:	460d      	mov	r5, r1
 801f9f8:	4614      	mov	r4, r2
 801f9fa:	d510      	bpl.n	801fa1e <_svfiprintf_r+0x36>
 801f9fc:	690b      	ldr	r3, [r1, #16]
 801f9fe:	b973      	cbnz	r3, 801fa1e <_svfiprintf_r+0x36>
 801fa00:	2140      	movs	r1, #64	@ 0x40
 801fa02:	f000 fa59 	bl	801feb8 <_malloc_r>
 801fa06:	6028      	str	r0, [r5, #0]
 801fa08:	6128      	str	r0, [r5, #16]
 801fa0a:	b930      	cbnz	r0, 801fa1a <_svfiprintf_r+0x32>
 801fa0c:	230c      	movs	r3, #12
 801fa0e:	603b      	str	r3, [r7, #0]
 801fa10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801fa14:	b01d      	add	sp, #116	@ 0x74
 801fa16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fa1a:	2340      	movs	r3, #64	@ 0x40
 801fa1c:	616b      	str	r3, [r5, #20]
 801fa1e:	2300      	movs	r3, #0
 801fa20:	9309      	str	r3, [sp, #36]	@ 0x24
 801fa22:	2320      	movs	r3, #32
 801fa24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801fa28:	f8cd 800c 	str.w	r8, [sp, #12]
 801fa2c:	2330      	movs	r3, #48	@ 0x30
 801fa2e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801fbcc <_svfiprintf_r+0x1e4>
 801fa32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fa36:	f04f 0901 	mov.w	r9, #1
 801fa3a:	4623      	mov	r3, r4
 801fa3c:	469a      	mov	sl, r3
 801fa3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fa42:	b10a      	cbz	r2, 801fa48 <_svfiprintf_r+0x60>
 801fa44:	2a25      	cmp	r2, #37	@ 0x25
 801fa46:	d1f9      	bne.n	801fa3c <_svfiprintf_r+0x54>
 801fa48:	ebba 0b04 	subs.w	fp, sl, r4
 801fa4c:	d00b      	beq.n	801fa66 <_svfiprintf_r+0x7e>
 801fa4e:	465b      	mov	r3, fp
 801fa50:	4622      	mov	r2, r4
 801fa52:	4629      	mov	r1, r5
 801fa54:	4638      	mov	r0, r7
 801fa56:	f7ff ff6c 	bl	801f932 <__ssputs_r>
 801fa5a:	3001      	adds	r0, #1
 801fa5c:	f000 80a7 	beq.w	801fbae <_svfiprintf_r+0x1c6>
 801fa60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fa62:	445a      	add	r2, fp
 801fa64:	9209      	str	r2, [sp, #36]	@ 0x24
 801fa66:	f89a 3000 	ldrb.w	r3, [sl]
 801fa6a:	2b00      	cmp	r3, #0
 801fa6c:	f000 809f 	beq.w	801fbae <_svfiprintf_r+0x1c6>
 801fa70:	2300      	movs	r3, #0
 801fa72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801fa76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fa7a:	f10a 0a01 	add.w	sl, sl, #1
 801fa7e:	9304      	str	r3, [sp, #16]
 801fa80:	9307      	str	r3, [sp, #28]
 801fa82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801fa86:	931a      	str	r3, [sp, #104]	@ 0x68
 801fa88:	4654      	mov	r4, sl
 801fa8a:	2205      	movs	r2, #5
 801fa8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fa90:	484e      	ldr	r0, [pc, #312]	@ (801fbcc <_svfiprintf_r+0x1e4>)
 801fa92:	f7e0 fbd5 	bl	8000240 <memchr>
 801fa96:	9a04      	ldr	r2, [sp, #16]
 801fa98:	b9d8      	cbnz	r0, 801fad2 <_svfiprintf_r+0xea>
 801fa9a:	06d0      	lsls	r0, r2, #27
 801fa9c:	bf44      	itt	mi
 801fa9e:	2320      	movmi	r3, #32
 801faa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801faa4:	0711      	lsls	r1, r2, #28
 801faa6:	bf44      	itt	mi
 801faa8:	232b      	movmi	r3, #43	@ 0x2b
 801faaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801faae:	f89a 3000 	ldrb.w	r3, [sl]
 801fab2:	2b2a      	cmp	r3, #42	@ 0x2a
 801fab4:	d015      	beq.n	801fae2 <_svfiprintf_r+0xfa>
 801fab6:	9a07      	ldr	r2, [sp, #28]
 801fab8:	4654      	mov	r4, sl
 801faba:	2000      	movs	r0, #0
 801fabc:	f04f 0c0a 	mov.w	ip, #10
 801fac0:	4621      	mov	r1, r4
 801fac2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801fac6:	3b30      	subs	r3, #48	@ 0x30
 801fac8:	2b09      	cmp	r3, #9
 801faca:	d94b      	bls.n	801fb64 <_svfiprintf_r+0x17c>
 801facc:	b1b0      	cbz	r0, 801fafc <_svfiprintf_r+0x114>
 801face:	9207      	str	r2, [sp, #28]
 801fad0:	e014      	b.n	801fafc <_svfiprintf_r+0x114>
 801fad2:	eba0 0308 	sub.w	r3, r0, r8
 801fad6:	fa09 f303 	lsl.w	r3, r9, r3
 801fada:	4313      	orrs	r3, r2
 801fadc:	9304      	str	r3, [sp, #16]
 801fade:	46a2      	mov	sl, r4
 801fae0:	e7d2      	b.n	801fa88 <_svfiprintf_r+0xa0>
 801fae2:	9b03      	ldr	r3, [sp, #12]
 801fae4:	1d19      	adds	r1, r3, #4
 801fae6:	681b      	ldr	r3, [r3, #0]
 801fae8:	9103      	str	r1, [sp, #12]
 801faea:	2b00      	cmp	r3, #0
 801faec:	bfbb      	ittet	lt
 801faee:	425b      	neglt	r3, r3
 801faf0:	f042 0202 	orrlt.w	r2, r2, #2
 801faf4:	9307      	strge	r3, [sp, #28]
 801faf6:	9307      	strlt	r3, [sp, #28]
 801faf8:	bfb8      	it	lt
 801fafa:	9204      	strlt	r2, [sp, #16]
 801fafc:	7823      	ldrb	r3, [r4, #0]
 801fafe:	2b2e      	cmp	r3, #46	@ 0x2e
 801fb00:	d10a      	bne.n	801fb18 <_svfiprintf_r+0x130>
 801fb02:	7863      	ldrb	r3, [r4, #1]
 801fb04:	2b2a      	cmp	r3, #42	@ 0x2a
 801fb06:	d132      	bne.n	801fb6e <_svfiprintf_r+0x186>
 801fb08:	9b03      	ldr	r3, [sp, #12]
 801fb0a:	1d1a      	adds	r2, r3, #4
 801fb0c:	681b      	ldr	r3, [r3, #0]
 801fb0e:	9203      	str	r2, [sp, #12]
 801fb10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801fb14:	3402      	adds	r4, #2
 801fb16:	9305      	str	r3, [sp, #20]
 801fb18:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801fbdc <_svfiprintf_r+0x1f4>
 801fb1c:	7821      	ldrb	r1, [r4, #0]
 801fb1e:	2203      	movs	r2, #3
 801fb20:	4650      	mov	r0, sl
 801fb22:	f7e0 fb8d 	bl	8000240 <memchr>
 801fb26:	b138      	cbz	r0, 801fb38 <_svfiprintf_r+0x150>
 801fb28:	9b04      	ldr	r3, [sp, #16]
 801fb2a:	eba0 000a 	sub.w	r0, r0, sl
 801fb2e:	2240      	movs	r2, #64	@ 0x40
 801fb30:	4082      	lsls	r2, r0
 801fb32:	4313      	orrs	r3, r2
 801fb34:	3401      	adds	r4, #1
 801fb36:	9304      	str	r3, [sp, #16]
 801fb38:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fb3c:	4824      	ldr	r0, [pc, #144]	@ (801fbd0 <_svfiprintf_r+0x1e8>)
 801fb3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801fb42:	2206      	movs	r2, #6
 801fb44:	f7e0 fb7c 	bl	8000240 <memchr>
 801fb48:	2800      	cmp	r0, #0
 801fb4a:	d036      	beq.n	801fbba <_svfiprintf_r+0x1d2>
 801fb4c:	4b21      	ldr	r3, [pc, #132]	@ (801fbd4 <_svfiprintf_r+0x1ec>)
 801fb4e:	bb1b      	cbnz	r3, 801fb98 <_svfiprintf_r+0x1b0>
 801fb50:	9b03      	ldr	r3, [sp, #12]
 801fb52:	3307      	adds	r3, #7
 801fb54:	f023 0307 	bic.w	r3, r3, #7
 801fb58:	3308      	adds	r3, #8
 801fb5a:	9303      	str	r3, [sp, #12]
 801fb5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fb5e:	4433      	add	r3, r6
 801fb60:	9309      	str	r3, [sp, #36]	@ 0x24
 801fb62:	e76a      	b.n	801fa3a <_svfiprintf_r+0x52>
 801fb64:	fb0c 3202 	mla	r2, ip, r2, r3
 801fb68:	460c      	mov	r4, r1
 801fb6a:	2001      	movs	r0, #1
 801fb6c:	e7a8      	b.n	801fac0 <_svfiprintf_r+0xd8>
 801fb6e:	2300      	movs	r3, #0
 801fb70:	3401      	adds	r4, #1
 801fb72:	9305      	str	r3, [sp, #20]
 801fb74:	4619      	mov	r1, r3
 801fb76:	f04f 0c0a 	mov.w	ip, #10
 801fb7a:	4620      	mov	r0, r4
 801fb7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fb80:	3a30      	subs	r2, #48	@ 0x30
 801fb82:	2a09      	cmp	r2, #9
 801fb84:	d903      	bls.n	801fb8e <_svfiprintf_r+0x1a6>
 801fb86:	2b00      	cmp	r3, #0
 801fb88:	d0c6      	beq.n	801fb18 <_svfiprintf_r+0x130>
 801fb8a:	9105      	str	r1, [sp, #20]
 801fb8c:	e7c4      	b.n	801fb18 <_svfiprintf_r+0x130>
 801fb8e:	fb0c 2101 	mla	r1, ip, r1, r2
 801fb92:	4604      	mov	r4, r0
 801fb94:	2301      	movs	r3, #1
 801fb96:	e7f0      	b.n	801fb7a <_svfiprintf_r+0x192>
 801fb98:	ab03      	add	r3, sp, #12
 801fb9a:	9300      	str	r3, [sp, #0]
 801fb9c:	462a      	mov	r2, r5
 801fb9e:	4b0e      	ldr	r3, [pc, #56]	@ (801fbd8 <_svfiprintf_r+0x1f0>)
 801fba0:	a904      	add	r1, sp, #16
 801fba2:	4638      	mov	r0, r7
 801fba4:	f7fc fe94 	bl	801c8d0 <_printf_float>
 801fba8:	1c42      	adds	r2, r0, #1
 801fbaa:	4606      	mov	r6, r0
 801fbac:	d1d6      	bne.n	801fb5c <_svfiprintf_r+0x174>
 801fbae:	89ab      	ldrh	r3, [r5, #12]
 801fbb0:	065b      	lsls	r3, r3, #25
 801fbb2:	f53f af2d 	bmi.w	801fa10 <_svfiprintf_r+0x28>
 801fbb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fbb8:	e72c      	b.n	801fa14 <_svfiprintf_r+0x2c>
 801fbba:	ab03      	add	r3, sp, #12
 801fbbc:	9300      	str	r3, [sp, #0]
 801fbbe:	462a      	mov	r2, r5
 801fbc0:	4b05      	ldr	r3, [pc, #20]	@ (801fbd8 <_svfiprintf_r+0x1f0>)
 801fbc2:	a904      	add	r1, sp, #16
 801fbc4:	4638      	mov	r0, r7
 801fbc6:	f7fd f90b 	bl	801cde0 <_printf_i>
 801fbca:	e7ed      	b.n	801fba8 <_svfiprintf_r+0x1c0>
 801fbcc:	08024fa0 	.word	0x08024fa0
 801fbd0:	08024faa 	.word	0x08024faa
 801fbd4:	0801c8d1 	.word	0x0801c8d1
 801fbd8:	0801f933 	.word	0x0801f933
 801fbdc:	08024fa6 	.word	0x08024fa6

0801fbe0 <__sfputc_r>:
 801fbe0:	6893      	ldr	r3, [r2, #8]
 801fbe2:	3b01      	subs	r3, #1
 801fbe4:	2b00      	cmp	r3, #0
 801fbe6:	b410      	push	{r4}
 801fbe8:	6093      	str	r3, [r2, #8]
 801fbea:	da08      	bge.n	801fbfe <__sfputc_r+0x1e>
 801fbec:	6994      	ldr	r4, [r2, #24]
 801fbee:	42a3      	cmp	r3, r4
 801fbf0:	db01      	blt.n	801fbf6 <__sfputc_r+0x16>
 801fbf2:	290a      	cmp	r1, #10
 801fbf4:	d103      	bne.n	801fbfe <__sfputc_r+0x1e>
 801fbf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fbfa:	f000 bfd1 	b.w	8020ba0 <__swbuf_r>
 801fbfe:	6813      	ldr	r3, [r2, #0]
 801fc00:	1c58      	adds	r0, r3, #1
 801fc02:	6010      	str	r0, [r2, #0]
 801fc04:	7019      	strb	r1, [r3, #0]
 801fc06:	4608      	mov	r0, r1
 801fc08:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fc0c:	4770      	bx	lr

0801fc0e <__sfputs_r>:
 801fc0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fc10:	4606      	mov	r6, r0
 801fc12:	460f      	mov	r7, r1
 801fc14:	4614      	mov	r4, r2
 801fc16:	18d5      	adds	r5, r2, r3
 801fc18:	42ac      	cmp	r4, r5
 801fc1a:	d101      	bne.n	801fc20 <__sfputs_r+0x12>
 801fc1c:	2000      	movs	r0, #0
 801fc1e:	e007      	b.n	801fc30 <__sfputs_r+0x22>
 801fc20:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fc24:	463a      	mov	r2, r7
 801fc26:	4630      	mov	r0, r6
 801fc28:	f7ff ffda 	bl	801fbe0 <__sfputc_r>
 801fc2c:	1c43      	adds	r3, r0, #1
 801fc2e:	d1f3      	bne.n	801fc18 <__sfputs_r+0xa>
 801fc30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801fc34 <_vfiprintf_r>:
 801fc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc38:	460d      	mov	r5, r1
 801fc3a:	b09d      	sub	sp, #116	@ 0x74
 801fc3c:	4614      	mov	r4, r2
 801fc3e:	4698      	mov	r8, r3
 801fc40:	4606      	mov	r6, r0
 801fc42:	b118      	cbz	r0, 801fc4c <_vfiprintf_r+0x18>
 801fc44:	6a03      	ldr	r3, [r0, #32]
 801fc46:	b90b      	cbnz	r3, 801fc4c <_vfiprintf_r+0x18>
 801fc48:	f7fd fd10 	bl	801d66c <__sinit>
 801fc4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fc4e:	07d9      	lsls	r1, r3, #31
 801fc50:	d405      	bmi.n	801fc5e <_vfiprintf_r+0x2a>
 801fc52:	89ab      	ldrh	r3, [r5, #12]
 801fc54:	059a      	lsls	r2, r3, #22
 801fc56:	d402      	bmi.n	801fc5e <_vfiprintf_r+0x2a>
 801fc58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fc5a:	f7fe fc62 	bl	801e522 <__retarget_lock_acquire_recursive>
 801fc5e:	89ab      	ldrh	r3, [r5, #12]
 801fc60:	071b      	lsls	r3, r3, #28
 801fc62:	d501      	bpl.n	801fc68 <_vfiprintf_r+0x34>
 801fc64:	692b      	ldr	r3, [r5, #16]
 801fc66:	b99b      	cbnz	r3, 801fc90 <_vfiprintf_r+0x5c>
 801fc68:	4629      	mov	r1, r5
 801fc6a:	4630      	mov	r0, r6
 801fc6c:	f000 ffd6 	bl	8020c1c <__swsetup_r>
 801fc70:	b170      	cbz	r0, 801fc90 <_vfiprintf_r+0x5c>
 801fc72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fc74:	07dc      	lsls	r4, r3, #31
 801fc76:	d504      	bpl.n	801fc82 <_vfiprintf_r+0x4e>
 801fc78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801fc7c:	b01d      	add	sp, #116	@ 0x74
 801fc7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc82:	89ab      	ldrh	r3, [r5, #12]
 801fc84:	0598      	lsls	r0, r3, #22
 801fc86:	d4f7      	bmi.n	801fc78 <_vfiprintf_r+0x44>
 801fc88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fc8a:	f7fe fc4b 	bl	801e524 <__retarget_lock_release_recursive>
 801fc8e:	e7f3      	b.n	801fc78 <_vfiprintf_r+0x44>
 801fc90:	2300      	movs	r3, #0
 801fc92:	9309      	str	r3, [sp, #36]	@ 0x24
 801fc94:	2320      	movs	r3, #32
 801fc96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801fc9a:	f8cd 800c 	str.w	r8, [sp, #12]
 801fc9e:	2330      	movs	r3, #48	@ 0x30
 801fca0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801fe50 <_vfiprintf_r+0x21c>
 801fca4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fca8:	f04f 0901 	mov.w	r9, #1
 801fcac:	4623      	mov	r3, r4
 801fcae:	469a      	mov	sl, r3
 801fcb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fcb4:	b10a      	cbz	r2, 801fcba <_vfiprintf_r+0x86>
 801fcb6:	2a25      	cmp	r2, #37	@ 0x25
 801fcb8:	d1f9      	bne.n	801fcae <_vfiprintf_r+0x7a>
 801fcba:	ebba 0b04 	subs.w	fp, sl, r4
 801fcbe:	d00b      	beq.n	801fcd8 <_vfiprintf_r+0xa4>
 801fcc0:	465b      	mov	r3, fp
 801fcc2:	4622      	mov	r2, r4
 801fcc4:	4629      	mov	r1, r5
 801fcc6:	4630      	mov	r0, r6
 801fcc8:	f7ff ffa1 	bl	801fc0e <__sfputs_r>
 801fccc:	3001      	adds	r0, #1
 801fcce:	f000 80a7 	beq.w	801fe20 <_vfiprintf_r+0x1ec>
 801fcd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fcd4:	445a      	add	r2, fp
 801fcd6:	9209      	str	r2, [sp, #36]	@ 0x24
 801fcd8:	f89a 3000 	ldrb.w	r3, [sl]
 801fcdc:	2b00      	cmp	r3, #0
 801fcde:	f000 809f 	beq.w	801fe20 <_vfiprintf_r+0x1ec>
 801fce2:	2300      	movs	r3, #0
 801fce4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801fce8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fcec:	f10a 0a01 	add.w	sl, sl, #1
 801fcf0:	9304      	str	r3, [sp, #16]
 801fcf2:	9307      	str	r3, [sp, #28]
 801fcf4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801fcf8:	931a      	str	r3, [sp, #104]	@ 0x68
 801fcfa:	4654      	mov	r4, sl
 801fcfc:	2205      	movs	r2, #5
 801fcfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fd02:	4853      	ldr	r0, [pc, #332]	@ (801fe50 <_vfiprintf_r+0x21c>)
 801fd04:	f7e0 fa9c 	bl	8000240 <memchr>
 801fd08:	9a04      	ldr	r2, [sp, #16]
 801fd0a:	b9d8      	cbnz	r0, 801fd44 <_vfiprintf_r+0x110>
 801fd0c:	06d1      	lsls	r1, r2, #27
 801fd0e:	bf44      	itt	mi
 801fd10:	2320      	movmi	r3, #32
 801fd12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fd16:	0713      	lsls	r3, r2, #28
 801fd18:	bf44      	itt	mi
 801fd1a:	232b      	movmi	r3, #43	@ 0x2b
 801fd1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fd20:	f89a 3000 	ldrb.w	r3, [sl]
 801fd24:	2b2a      	cmp	r3, #42	@ 0x2a
 801fd26:	d015      	beq.n	801fd54 <_vfiprintf_r+0x120>
 801fd28:	9a07      	ldr	r2, [sp, #28]
 801fd2a:	4654      	mov	r4, sl
 801fd2c:	2000      	movs	r0, #0
 801fd2e:	f04f 0c0a 	mov.w	ip, #10
 801fd32:	4621      	mov	r1, r4
 801fd34:	f811 3b01 	ldrb.w	r3, [r1], #1
 801fd38:	3b30      	subs	r3, #48	@ 0x30
 801fd3a:	2b09      	cmp	r3, #9
 801fd3c:	d94b      	bls.n	801fdd6 <_vfiprintf_r+0x1a2>
 801fd3e:	b1b0      	cbz	r0, 801fd6e <_vfiprintf_r+0x13a>
 801fd40:	9207      	str	r2, [sp, #28]
 801fd42:	e014      	b.n	801fd6e <_vfiprintf_r+0x13a>
 801fd44:	eba0 0308 	sub.w	r3, r0, r8
 801fd48:	fa09 f303 	lsl.w	r3, r9, r3
 801fd4c:	4313      	orrs	r3, r2
 801fd4e:	9304      	str	r3, [sp, #16]
 801fd50:	46a2      	mov	sl, r4
 801fd52:	e7d2      	b.n	801fcfa <_vfiprintf_r+0xc6>
 801fd54:	9b03      	ldr	r3, [sp, #12]
 801fd56:	1d19      	adds	r1, r3, #4
 801fd58:	681b      	ldr	r3, [r3, #0]
 801fd5a:	9103      	str	r1, [sp, #12]
 801fd5c:	2b00      	cmp	r3, #0
 801fd5e:	bfbb      	ittet	lt
 801fd60:	425b      	neglt	r3, r3
 801fd62:	f042 0202 	orrlt.w	r2, r2, #2
 801fd66:	9307      	strge	r3, [sp, #28]
 801fd68:	9307      	strlt	r3, [sp, #28]
 801fd6a:	bfb8      	it	lt
 801fd6c:	9204      	strlt	r2, [sp, #16]
 801fd6e:	7823      	ldrb	r3, [r4, #0]
 801fd70:	2b2e      	cmp	r3, #46	@ 0x2e
 801fd72:	d10a      	bne.n	801fd8a <_vfiprintf_r+0x156>
 801fd74:	7863      	ldrb	r3, [r4, #1]
 801fd76:	2b2a      	cmp	r3, #42	@ 0x2a
 801fd78:	d132      	bne.n	801fde0 <_vfiprintf_r+0x1ac>
 801fd7a:	9b03      	ldr	r3, [sp, #12]
 801fd7c:	1d1a      	adds	r2, r3, #4
 801fd7e:	681b      	ldr	r3, [r3, #0]
 801fd80:	9203      	str	r2, [sp, #12]
 801fd82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801fd86:	3402      	adds	r4, #2
 801fd88:	9305      	str	r3, [sp, #20]
 801fd8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801fe60 <_vfiprintf_r+0x22c>
 801fd8e:	7821      	ldrb	r1, [r4, #0]
 801fd90:	2203      	movs	r2, #3
 801fd92:	4650      	mov	r0, sl
 801fd94:	f7e0 fa54 	bl	8000240 <memchr>
 801fd98:	b138      	cbz	r0, 801fdaa <_vfiprintf_r+0x176>
 801fd9a:	9b04      	ldr	r3, [sp, #16]
 801fd9c:	eba0 000a 	sub.w	r0, r0, sl
 801fda0:	2240      	movs	r2, #64	@ 0x40
 801fda2:	4082      	lsls	r2, r0
 801fda4:	4313      	orrs	r3, r2
 801fda6:	3401      	adds	r4, #1
 801fda8:	9304      	str	r3, [sp, #16]
 801fdaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fdae:	4829      	ldr	r0, [pc, #164]	@ (801fe54 <_vfiprintf_r+0x220>)
 801fdb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801fdb4:	2206      	movs	r2, #6
 801fdb6:	f7e0 fa43 	bl	8000240 <memchr>
 801fdba:	2800      	cmp	r0, #0
 801fdbc:	d03f      	beq.n	801fe3e <_vfiprintf_r+0x20a>
 801fdbe:	4b26      	ldr	r3, [pc, #152]	@ (801fe58 <_vfiprintf_r+0x224>)
 801fdc0:	bb1b      	cbnz	r3, 801fe0a <_vfiprintf_r+0x1d6>
 801fdc2:	9b03      	ldr	r3, [sp, #12]
 801fdc4:	3307      	adds	r3, #7
 801fdc6:	f023 0307 	bic.w	r3, r3, #7
 801fdca:	3308      	adds	r3, #8
 801fdcc:	9303      	str	r3, [sp, #12]
 801fdce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fdd0:	443b      	add	r3, r7
 801fdd2:	9309      	str	r3, [sp, #36]	@ 0x24
 801fdd4:	e76a      	b.n	801fcac <_vfiprintf_r+0x78>
 801fdd6:	fb0c 3202 	mla	r2, ip, r2, r3
 801fdda:	460c      	mov	r4, r1
 801fddc:	2001      	movs	r0, #1
 801fdde:	e7a8      	b.n	801fd32 <_vfiprintf_r+0xfe>
 801fde0:	2300      	movs	r3, #0
 801fde2:	3401      	adds	r4, #1
 801fde4:	9305      	str	r3, [sp, #20]
 801fde6:	4619      	mov	r1, r3
 801fde8:	f04f 0c0a 	mov.w	ip, #10
 801fdec:	4620      	mov	r0, r4
 801fdee:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fdf2:	3a30      	subs	r2, #48	@ 0x30
 801fdf4:	2a09      	cmp	r2, #9
 801fdf6:	d903      	bls.n	801fe00 <_vfiprintf_r+0x1cc>
 801fdf8:	2b00      	cmp	r3, #0
 801fdfa:	d0c6      	beq.n	801fd8a <_vfiprintf_r+0x156>
 801fdfc:	9105      	str	r1, [sp, #20]
 801fdfe:	e7c4      	b.n	801fd8a <_vfiprintf_r+0x156>
 801fe00:	fb0c 2101 	mla	r1, ip, r1, r2
 801fe04:	4604      	mov	r4, r0
 801fe06:	2301      	movs	r3, #1
 801fe08:	e7f0      	b.n	801fdec <_vfiprintf_r+0x1b8>
 801fe0a:	ab03      	add	r3, sp, #12
 801fe0c:	9300      	str	r3, [sp, #0]
 801fe0e:	462a      	mov	r2, r5
 801fe10:	4b12      	ldr	r3, [pc, #72]	@ (801fe5c <_vfiprintf_r+0x228>)
 801fe12:	a904      	add	r1, sp, #16
 801fe14:	4630      	mov	r0, r6
 801fe16:	f7fc fd5b 	bl	801c8d0 <_printf_float>
 801fe1a:	4607      	mov	r7, r0
 801fe1c:	1c78      	adds	r0, r7, #1
 801fe1e:	d1d6      	bne.n	801fdce <_vfiprintf_r+0x19a>
 801fe20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fe22:	07d9      	lsls	r1, r3, #31
 801fe24:	d405      	bmi.n	801fe32 <_vfiprintf_r+0x1fe>
 801fe26:	89ab      	ldrh	r3, [r5, #12]
 801fe28:	059a      	lsls	r2, r3, #22
 801fe2a:	d402      	bmi.n	801fe32 <_vfiprintf_r+0x1fe>
 801fe2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fe2e:	f7fe fb79 	bl	801e524 <__retarget_lock_release_recursive>
 801fe32:	89ab      	ldrh	r3, [r5, #12]
 801fe34:	065b      	lsls	r3, r3, #25
 801fe36:	f53f af1f 	bmi.w	801fc78 <_vfiprintf_r+0x44>
 801fe3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fe3c:	e71e      	b.n	801fc7c <_vfiprintf_r+0x48>
 801fe3e:	ab03      	add	r3, sp, #12
 801fe40:	9300      	str	r3, [sp, #0]
 801fe42:	462a      	mov	r2, r5
 801fe44:	4b05      	ldr	r3, [pc, #20]	@ (801fe5c <_vfiprintf_r+0x228>)
 801fe46:	a904      	add	r1, sp, #16
 801fe48:	4630      	mov	r0, r6
 801fe4a:	f7fc ffc9 	bl	801cde0 <_printf_i>
 801fe4e:	e7e4      	b.n	801fe1a <_vfiprintf_r+0x1e6>
 801fe50:	08024fa0 	.word	0x08024fa0
 801fe54:	08024faa 	.word	0x08024faa
 801fe58:	0801c8d1 	.word	0x0801c8d1
 801fe5c:	0801fc0f 	.word	0x0801fc0f
 801fe60:	08024fa6 	.word	0x08024fa6

0801fe64 <malloc>:
 801fe64:	4b02      	ldr	r3, [pc, #8]	@ (801fe70 <malloc+0xc>)
 801fe66:	4601      	mov	r1, r0
 801fe68:	6818      	ldr	r0, [r3, #0]
 801fe6a:	f000 b825 	b.w	801feb8 <_malloc_r>
 801fe6e:	bf00      	nop
 801fe70:	200001b8 	.word	0x200001b8

0801fe74 <sbrk_aligned>:
 801fe74:	b570      	push	{r4, r5, r6, lr}
 801fe76:	4e0f      	ldr	r6, [pc, #60]	@ (801feb4 <sbrk_aligned+0x40>)
 801fe78:	460c      	mov	r4, r1
 801fe7a:	6831      	ldr	r1, [r6, #0]
 801fe7c:	4605      	mov	r5, r0
 801fe7e:	b911      	cbnz	r1, 801fe86 <sbrk_aligned+0x12>
 801fe80:	f000 ffc6 	bl	8020e10 <_sbrk_r>
 801fe84:	6030      	str	r0, [r6, #0]
 801fe86:	4621      	mov	r1, r4
 801fe88:	4628      	mov	r0, r5
 801fe8a:	f000 ffc1 	bl	8020e10 <_sbrk_r>
 801fe8e:	1c43      	adds	r3, r0, #1
 801fe90:	d103      	bne.n	801fe9a <sbrk_aligned+0x26>
 801fe92:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801fe96:	4620      	mov	r0, r4
 801fe98:	bd70      	pop	{r4, r5, r6, pc}
 801fe9a:	1cc4      	adds	r4, r0, #3
 801fe9c:	f024 0403 	bic.w	r4, r4, #3
 801fea0:	42a0      	cmp	r0, r4
 801fea2:	d0f8      	beq.n	801fe96 <sbrk_aligned+0x22>
 801fea4:	1a21      	subs	r1, r4, r0
 801fea6:	4628      	mov	r0, r5
 801fea8:	f000 ffb2 	bl	8020e10 <_sbrk_r>
 801feac:	3001      	adds	r0, #1
 801feae:	d1f2      	bne.n	801fe96 <sbrk_aligned+0x22>
 801feb0:	e7ef      	b.n	801fe92 <sbrk_aligned+0x1e>
 801feb2:	bf00      	nop
 801feb4:	2000f5e4 	.word	0x2000f5e4

0801feb8 <_malloc_r>:
 801feb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801febc:	1ccd      	adds	r5, r1, #3
 801febe:	f025 0503 	bic.w	r5, r5, #3
 801fec2:	3508      	adds	r5, #8
 801fec4:	2d0c      	cmp	r5, #12
 801fec6:	bf38      	it	cc
 801fec8:	250c      	movcc	r5, #12
 801feca:	2d00      	cmp	r5, #0
 801fecc:	4606      	mov	r6, r0
 801fece:	db01      	blt.n	801fed4 <_malloc_r+0x1c>
 801fed0:	42a9      	cmp	r1, r5
 801fed2:	d904      	bls.n	801fede <_malloc_r+0x26>
 801fed4:	230c      	movs	r3, #12
 801fed6:	6033      	str	r3, [r6, #0]
 801fed8:	2000      	movs	r0, #0
 801feda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fede:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ffb4 <_malloc_r+0xfc>
 801fee2:	f000 f927 	bl	8020134 <__malloc_lock>
 801fee6:	f8d8 3000 	ldr.w	r3, [r8]
 801feea:	461c      	mov	r4, r3
 801feec:	bb44      	cbnz	r4, 801ff40 <_malloc_r+0x88>
 801feee:	4629      	mov	r1, r5
 801fef0:	4630      	mov	r0, r6
 801fef2:	f7ff ffbf 	bl	801fe74 <sbrk_aligned>
 801fef6:	1c43      	adds	r3, r0, #1
 801fef8:	4604      	mov	r4, r0
 801fefa:	d158      	bne.n	801ffae <_malloc_r+0xf6>
 801fefc:	f8d8 4000 	ldr.w	r4, [r8]
 801ff00:	4627      	mov	r7, r4
 801ff02:	2f00      	cmp	r7, #0
 801ff04:	d143      	bne.n	801ff8e <_malloc_r+0xd6>
 801ff06:	2c00      	cmp	r4, #0
 801ff08:	d04b      	beq.n	801ffa2 <_malloc_r+0xea>
 801ff0a:	6823      	ldr	r3, [r4, #0]
 801ff0c:	4639      	mov	r1, r7
 801ff0e:	4630      	mov	r0, r6
 801ff10:	eb04 0903 	add.w	r9, r4, r3
 801ff14:	f000 ff7c 	bl	8020e10 <_sbrk_r>
 801ff18:	4581      	cmp	r9, r0
 801ff1a:	d142      	bne.n	801ffa2 <_malloc_r+0xea>
 801ff1c:	6821      	ldr	r1, [r4, #0]
 801ff1e:	1a6d      	subs	r5, r5, r1
 801ff20:	4629      	mov	r1, r5
 801ff22:	4630      	mov	r0, r6
 801ff24:	f7ff ffa6 	bl	801fe74 <sbrk_aligned>
 801ff28:	3001      	adds	r0, #1
 801ff2a:	d03a      	beq.n	801ffa2 <_malloc_r+0xea>
 801ff2c:	6823      	ldr	r3, [r4, #0]
 801ff2e:	442b      	add	r3, r5
 801ff30:	6023      	str	r3, [r4, #0]
 801ff32:	f8d8 3000 	ldr.w	r3, [r8]
 801ff36:	685a      	ldr	r2, [r3, #4]
 801ff38:	bb62      	cbnz	r2, 801ff94 <_malloc_r+0xdc>
 801ff3a:	f8c8 7000 	str.w	r7, [r8]
 801ff3e:	e00f      	b.n	801ff60 <_malloc_r+0xa8>
 801ff40:	6822      	ldr	r2, [r4, #0]
 801ff42:	1b52      	subs	r2, r2, r5
 801ff44:	d420      	bmi.n	801ff88 <_malloc_r+0xd0>
 801ff46:	2a0b      	cmp	r2, #11
 801ff48:	d917      	bls.n	801ff7a <_malloc_r+0xc2>
 801ff4a:	1961      	adds	r1, r4, r5
 801ff4c:	42a3      	cmp	r3, r4
 801ff4e:	6025      	str	r5, [r4, #0]
 801ff50:	bf18      	it	ne
 801ff52:	6059      	strne	r1, [r3, #4]
 801ff54:	6863      	ldr	r3, [r4, #4]
 801ff56:	bf08      	it	eq
 801ff58:	f8c8 1000 	streq.w	r1, [r8]
 801ff5c:	5162      	str	r2, [r4, r5]
 801ff5e:	604b      	str	r3, [r1, #4]
 801ff60:	4630      	mov	r0, r6
 801ff62:	f000 f8ed 	bl	8020140 <__malloc_unlock>
 801ff66:	f104 000b 	add.w	r0, r4, #11
 801ff6a:	1d23      	adds	r3, r4, #4
 801ff6c:	f020 0007 	bic.w	r0, r0, #7
 801ff70:	1ac2      	subs	r2, r0, r3
 801ff72:	bf1c      	itt	ne
 801ff74:	1a1b      	subne	r3, r3, r0
 801ff76:	50a3      	strne	r3, [r4, r2]
 801ff78:	e7af      	b.n	801feda <_malloc_r+0x22>
 801ff7a:	6862      	ldr	r2, [r4, #4]
 801ff7c:	42a3      	cmp	r3, r4
 801ff7e:	bf0c      	ite	eq
 801ff80:	f8c8 2000 	streq.w	r2, [r8]
 801ff84:	605a      	strne	r2, [r3, #4]
 801ff86:	e7eb      	b.n	801ff60 <_malloc_r+0xa8>
 801ff88:	4623      	mov	r3, r4
 801ff8a:	6864      	ldr	r4, [r4, #4]
 801ff8c:	e7ae      	b.n	801feec <_malloc_r+0x34>
 801ff8e:	463c      	mov	r4, r7
 801ff90:	687f      	ldr	r7, [r7, #4]
 801ff92:	e7b6      	b.n	801ff02 <_malloc_r+0x4a>
 801ff94:	461a      	mov	r2, r3
 801ff96:	685b      	ldr	r3, [r3, #4]
 801ff98:	42a3      	cmp	r3, r4
 801ff9a:	d1fb      	bne.n	801ff94 <_malloc_r+0xdc>
 801ff9c:	2300      	movs	r3, #0
 801ff9e:	6053      	str	r3, [r2, #4]
 801ffa0:	e7de      	b.n	801ff60 <_malloc_r+0xa8>
 801ffa2:	230c      	movs	r3, #12
 801ffa4:	6033      	str	r3, [r6, #0]
 801ffa6:	4630      	mov	r0, r6
 801ffa8:	f000 f8ca 	bl	8020140 <__malloc_unlock>
 801ffac:	e794      	b.n	801fed8 <_malloc_r+0x20>
 801ffae:	6005      	str	r5, [r0, #0]
 801ffb0:	e7d6      	b.n	801ff60 <_malloc_r+0xa8>
 801ffb2:	bf00      	nop
 801ffb4:	2000f5e8 	.word	0x2000f5e8

0801ffb8 <__ascii_mbtowc>:
 801ffb8:	b082      	sub	sp, #8
 801ffba:	b901      	cbnz	r1, 801ffbe <__ascii_mbtowc+0x6>
 801ffbc:	a901      	add	r1, sp, #4
 801ffbe:	b142      	cbz	r2, 801ffd2 <__ascii_mbtowc+0x1a>
 801ffc0:	b14b      	cbz	r3, 801ffd6 <__ascii_mbtowc+0x1e>
 801ffc2:	7813      	ldrb	r3, [r2, #0]
 801ffc4:	600b      	str	r3, [r1, #0]
 801ffc6:	7812      	ldrb	r2, [r2, #0]
 801ffc8:	1e10      	subs	r0, r2, #0
 801ffca:	bf18      	it	ne
 801ffcc:	2001      	movne	r0, #1
 801ffce:	b002      	add	sp, #8
 801ffd0:	4770      	bx	lr
 801ffd2:	4610      	mov	r0, r2
 801ffd4:	e7fb      	b.n	801ffce <__ascii_mbtowc+0x16>
 801ffd6:	f06f 0001 	mvn.w	r0, #1
 801ffda:	e7f8      	b.n	801ffce <__ascii_mbtowc+0x16>

0801ffdc <__sflush_r>:
 801ffdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ffe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ffe4:	0716      	lsls	r6, r2, #28
 801ffe6:	4605      	mov	r5, r0
 801ffe8:	460c      	mov	r4, r1
 801ffea:	d454      	bmi.n	8020096 <__sflush_r+0xba>
 801ffec:	684b      	ldr	r3, [r1, #4]
 801ffee:	2b00      	cmp	r3, #0
 801fff0:	dc02      	bgt.n	801fff8 <__sflush_r+0x1c>
 801fff2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801fff4:	2b00      	cmp	r3, #0
 801fff6:	dd48      	ble.n	802008a <__sflush_r+0xae>
 801fff8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801fffa:	2e00      	cmp	r6, #0
 801fffc:	d045      	beq.n	802008a <__sflush_r+0xae>
 801fffe:	2300      	movs	r3, #0
 8020000:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8020004:	682f      	ldr	r7, [r5, #0]
 8020006:	6a21      	ldr	r1, [r4, #32]
 8020008:	602b      	str	r3, [r5, #0]
 802000a:	d030      	beq.n	802006e <__sflush_r+0x92>
 802000c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802000e:	89a3      	ldrh	r3, [r4, #12]
 8020010:	0759      	lsls	r1, r3, #29
 8020012:	d505      	bpl.n	8020020 <__sflush_r+0x44>
 8020014:	6863      	ldr	r3, [r4, #4]
 8020016:	1ad2      	subs	r2, r2, r3
 8020018:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802001a:	b10b      	cbz	r3, 8020020 <__sflush_r+0x44>
 802001c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802001e:	1ad2      	subs	r2, r2, r3
 8020020:	2300      	movs	r3, #0
 8020022:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8020024:	6a21      	ldr	r1, [r4, #32]
 8020026:	4628      	mov	r0, r5
 8020028:	47b0      	blx	r6
 802002a:	1c43      	adds	r3, r0, #1
 802002c:	89a3      	ldrh	r3, [r4, #12]
 802002e:	d106      	bne.n	802003e <__sflush_r+0x62>
 8020030:	6829      	ldr	r1, [r5, #0]
 8020032:	291d      	cmp	r1, #29
 8020034:	d82b      	bhi.n	802008e <__sflush_r+0xb2>
 8020036:	4a2a      	ldr	r2, [pc, #168]	@ (80200e0 <__sflush_r+0x104>)
 8020038:	40ca      	lsrs	r2, r1
 802003a:	07d6      	lsls	r6, r2, #31
 802003c:	d527      	bpl.n	802008e <__sflush_r+0xb2>
 802003e:	2200      	movs	r2, #0
 8020040:	6062      	str	r2, [r4, #4]
 8020042:	04d9      	lsls	r1, r3, #19
 8020044:	6922      	ldr	r2, [r4, #16]
 8020046:	6022      	str	r2, [r4, #0]
 8020048:	d504      	bpl.n	8020054 <__sflush_r+0x78>
 802004a:	1c42      	adds	r2, r0, #1
 802004c:	d101      	bne.n	8020052 <__sflush_r+0x76>
 802004e:	682b      	ldr	r3, [r5, #0]
 8020050:	b903      	cbnz	r3, 8020054 <__sflush_r+0x78>
 8020052:	6560      	str	r0, [r4, #84]	@ 0x54
 8020054:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020056:	602f      	str	r7, [r5, #0]
 8020058:	b1b9      	cbz	r1, 802008a <__sflush_r+0xae>
 802005a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802005e:	4299      	cmp	r1, r3
 8020060:	d002      	beq.n	8020068 <__sflush_r+0x8c>
 8020062:	4628      	mov	r0, r5
 8020064:	f7ff f8e2 	bl	801f22c <_free_r>
 8020068:	2300      	movs	r3, #0
 802006a:	6363      	str	r3, [r4, #52]	@ 0x34
 802006c:	e00d      	b.n	802008a <__sflush_r+0xae>
 802006e:	2301      	movs	r3, #1
 8020070:	4628      	mov	r0, r5
 8020072:	47b0      	blx	r6
 8020074:	4602      	mov	r2, r0
 8020076:	1c50      	adds	r0, r2, #1
 8020078:	d1c9      	bne.n	802000e <__sflush_r+0x32>
 802007a:	682b      	ldr	r3, [r5, #0]
 802007c:	2b00      	cmp	r3, #0
 802007e:	d0c6      	beq.n	802000e <__sflush_r+0x32>
 8020080:	2b1d      	cmp	r3, #29
 8020082:	d001      	beq.n	8020088 <__sflush_r+0xac>
 8020084:	2b16      	cmp	r3, #22
 8020086:	d11e      	bne.n	80200c6 <__sflush_r+0xea>
 8020088:	602f      	str	r7, [r5, #0]
 802008a:	2000      	movs	r0, #0
 802008c:	e022      	b.n	80200d4 <__sflush_r+0xf8>
 802008e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020092:	b21b      	sxth	r3, r3
 8020094:	e01b      	b.n	80200ce <__sflush_r+0xf2>
 8020096:	690f      	ldr	r7, [r1, #16]
 8020098:	2f00      	cmp	r7, #0
 802009a:	d0f6      	beq.n	802008a <__sflush_r+0xae>
 802009c:	0793      	lsls	r3, r2, #30
 802009e:	680e      	ldr	r6, [r1, #0]
 80200a0:	bf08      	it	eq
 80200a2:	694b      	ldreq	r3, [r1, #20]
 80200a4:	600f      	str	r7, [r1, #0]
 80200a6:	bf18      	it	ne
 80200a8:	2300      	movne	r3, #0
 80200aa:	eba6 0807 	sub.w	r8, r6, r7
 80200ae:	608b      	str	r3, [r1, #8]
 80200b0:	f1b8 0f00 	cmp.w	r8, #0
 80200b4:	dde9      	ble.n	802008a <__sflush_r+0xae>
 80200b6:	6a21      	ldr	r1, [r4, #32]
 80200b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80200ba:	4643      	mov	r3, r8
 80200bc:	463a      	mov	r2, r7
 80200be:	4628      	mov	r0, r5
 80200c0:	47b0      	blx	r6
 80200c2:	2800      	cmp	r0, #0
 80200c4:	dc08      	bgt.n	80200d8 <__sflush_r+0xfc>
 80200c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80200ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80200ce:	81a3      	strh	r3, [r4, #12]
 80200d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80200d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80200d8:	4407      	add	r7, r0
 80200da:	eba8 0800 	sub.w	r8, r8, r0
 80200de:	e7e7      	b.n	80200b0 <__sflush_r+0xd4>
 80200e0:	20400001 	.word	0x20400001

080200e4 <_fflush_r>:
 80200e4:	b538      	push	{r3, r4, r5, lr}
 80200e6:	690b      	ldr	r3, [r1, #16]
 80200e8:	4605      	mov	r5, r0
 80200ea:	460c      	mov	r4, r1
 80200ec:	b913      	cbnz	r3, 80200f4 <_fflush_r+0x10>
 80200ee:	2500      	movs	r5, #0
 80200f0:	4628      	mov	r0, r5
 80200f2:	bd38      	pop	{r3, r4, r5, pc}
 80200f4:	b118      	cbz	r0, 80200fe <_fflush_r+0x1a>
 80200f6:	6a03      	ldr	r3, [r0, #32]
 80200f8:	b90b      	cbnz	r3, 80200fe <_fflush_r+0x1a>
 80200fa:	f7fd fab7 	bl	801d66c <__sinit>
 80200fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020102:	2b00      	cmp	r3, #0
 8020104:	d0f3      	beq.n	80200ee <_fflush_r+0xa>
 8020106:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8020108:	07d0      	lsls	r0, r2, #31
 802010a:	d404      	bmi.n	8020116 <_fflush_r+0x32>
 802010c:	0599      	lsls	r1, r3, #22
 802010e:	d402      	bmi.n	8020116 <_fflush_r+0x32>
 8020110:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020112:	f7fe fa06 	bl	801e522 <__retarget_lock_acquire_recursive>
 8020116:	4628      	mov	r0, r5
 8020118:	4621      	mov	r1, r4
 802011a:	f7ff ff5f 	bl	801ffdc <__sflush_r>
 802011e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020120:	07da      	lsls	r2, r3, #31
 8020122:	4605      	mov	r5, r0
 8020124:	d4e4      	bmi.n	80200f0 <_fflush_r+0xc>
 8020126:	89a3      	ldrh	r3, [r4, #12]
 8020128:	059b      	lsls	r3, r3, #22
 802012a:	d4e1      	bmi.n	80200f0 <_fflush_r+0xc>
 802012c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802012e:	f7fe f9f9 	bl	801e524 <__retarget_lock_release_recursive>
 8020132:	e7dd      	b.n	80200f0 <_fflush_r+0xc>

08020134 <__malloc_lock>:
 8020134:	4801      	ldr	r0, [pc, #4]	@ (802013c <__malloc_lock+0x8>)
 8020136:	f7fe b9f4 	b.w	801e522 <__retarget_lock_acquire_recursive>
 802013a:	bf00      	nop
 802013c:	2000f5dc 	.word	0x2000f5dc

08020140 <__malloc_unlock>:
 8020140:	4801      	ldr	r0, [pc, #4]	@ (8020148 <__malloc_unlock+0x8>)
 8020142:	f7fe b9ef 	b.w	801e524 <__retarget_lock_release_recursive>
 8020146:	bf00      	nop
 8020148:	2000f5dc 	.word	0x2000f5dc

0802014c <_Balloc>:
 802014c:	b570      	push	{r4, r5, r6, lr}
 802014e:	69c6      	ldr	r6, [r0, #28]
 8020150:	4604      	mov	r4, r0
 8020152:	460d      	mov	r5, r1
 8020154:	b976      	cbnz	r6, 8020174 <_Balloc+0x28>
 8020156:	2010      	movs	r0, #16
 8020158:	f7ff fe84 	bl	801fe64 <malloc>
 802015c:	4602      	mov	r2, r0
 802015e:	61e0      	str	r0, [r4, #28]
 8020160:	b920      	cbnz	r0, 802016c <_Balloc+0x20>
 8020162:	4b18      	ldr	r3, [pc, #96]	@ (80201c4 <_Balloc+0x78>)
 8020164:	4818      	ldr	r0, [pc, #96]	@ (80201c8 <_Balloc+0x7c>)
 8020166:	216b      	movs	r1, #107	@ 0x6b
 8020168:	f7fe fa5c 	bl	801e624 <__assert_func>
 802016c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8020170:	6006      	str	r6, [r0, #0]
 8020172:	60c6      	str	r6, [r0, #12]
 8020174:	69e6      	ldr	r6, [r4, #28]
 8020176:	68f3      	ldr	r3, [r6, #12]
 8020178:	b183      	cbz	r3, 802019c <_Balloc+0x50>
 802017a:	69e3      	ldr	r3, [r4, #28]
 802017c:	68db      	ldr	r3, [r3, #12]
 802017e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8020182:	b9b8      	cbnz	r0, 80201b4 <_Balloc+0x68>
 8020184:	2101      	movs	r1, #1
 8020186:	fa01 f605 	lsl.w	r6, r1, r5
 802018a:	1d72      	adds	r2, r6, #5
 802018c:	0092      	lsls	r2, r2, #2
 802018e:	4620      	mov	r0, r4
 8020190:	f000 fe89 	bl	8020ea6 <_calloc_r>
 8020194:	b160      	cbz	r0, 80201b0 <_Balloc+0x64>
 8020196:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802019a:	e00e      	b.n	80201ba <_Balloc+0x6e>
 802019c:	2221      	movs	r2, #33	@ 0x21
 802019e:	2104      	movs	r1, #4
 80201a0:	4620      	mov	r0, r4
 80201a2:	f000 fe80 	bl	8020ea6 <_calloc_r>
 80201a6:	69e3      	ldr	r3, [r4, #28]
 80201a8:	60f0      	str	r0, [r6, #12]
 80201aa:	68db      	ldr	r3, [r3, #12]
 80201ac:	2b00      	cmp	r3, #0
 80201ae:	d1e4      	bne.n	802017a <_Balloc+0x2e>
 80201b0:	2000      	movs	r0, #0
 80201b2:	bd70      	pop	{r4, r5, r6, pc}
 80201b4:	6802      	ldr	r2, [r0, #0]
 80201b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80201ba:	2300      	movs	r3, #0
 80201bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80201c0:	e7f7      	b.n	80201b2 <_Balloc+0x66>
 80201c2:	bf00      	nop
 80201c4:	08024e15 	.word	0x08024e15
 80201c8:	08024fb1 	.word	0x08024fb1

080201cc <_Bfree>:
 80201cc:	b570      	push	{r4, r5, r6, lr}
 80201ce:	69c6      	ldr	r6, [r0, #28]
 80201d0:	4605      	mov	r5, r0
 80201d2:	460c      	mov	r4, r1
 80201d4:	b976      	cbnz	r6, 80201f4 <_Bfree+0x28>
 80201d6:	2010      	movs	r0, #16
 80201d8:	f7ff fe44 	bl	801fe64 <malloc>
 80201dc:	4602      	mov	r2, r0
 80201de:	61e8      	str	r0, [r5, #28]
 80201e0:	b920      	cbnz	r0, 80201ec <_Bfree+0x20>
 80201e2:	4b09      	ldr	r3, [pc, #36]	@ (8020208 <_Bfree+0x3c>)
 80201e4:	4809      	ldr	r0, [pc, #36]	@ (802020c <_Bfree+0x40>)
 80201e6:	218f      	movs	r1, #143	@ 0x8f
 80201e8:	f7fe fa1c 	bl	801e624 <__assert_func>
 80201ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80201f0:	6006      	str	r6, [r0, #0]
 80201f2:	60c6      	str	r6, [r0, #12]
 80201f4:	b13c      	cbz	r4, 8020206 <_Bfree+0x3a>
 80201f6:	69eb      	ldr	r3, [r5, #28]
 80201f8:	6862      	ldr	r2, [r4, #4]
 80201fa:	68db      	ldr	r3, [r3, #12]
 80201fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8020200:	6021      	str	r1, [r4, #0]
 8020202:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8020206:	bd70      	pop	{r4, r5, r6, pc}
 8020208:	08024e15 	.word	0x08024e15
 802020c:	08024fb1 	.word	0x08024fb1

08020210 <__multadd>:
 8020210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020214:	690d      	ldr	r5, [r1, #16]
 8020216:	4607      	mov	r7, r0
 8020218:	460c      	mov	r4, r1
 802021a:	461e      	mov	r6, r3
 802021c:	f101 0c14 	add.w	ip, r1, #20
 8020220:	2000      	movs	r0, #0
 8020222:	f8dc 3000 	ldr.w	r3, [ip]
 8020226:	b299      	uxth	r1, r3
 8020228:	fb02 6101 	mla	r1, r2, r1, r6
 802022c:	0c1e      	lsrs	r6, r3, #16
 802022e:	0c0b      	lsrs	r3, r1, #16
 8020230:	fb02 3306 	mla	r3, r2, r6, r3
 8020234:	b289      	uxth	r1, r1
 8020236:	3001      	adds	r0, #1
 8020238:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 802023c:	4285      	cmp	r5, r0
 802023e:	f84c 1b04 	str.w	r1, [ip], #4
 8020242:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8020246:	dcec      	bgt.n	8020222 <__multadd+0x12>
 8020248:	b30e      	cbz	r6, 802028e <__multadd+0x7e>
 802024a:	68a3      	ldr	r3, [r4, #8]
 802024c:	42ab      	cmp	r3, r5
 802024e:	dc19      	bgt.n	8020284 <__multadd+0x74>
 8020250:	6861      	ldr	r1, [r4, #4]
 8020252:	4638      	mov	r0, r7
 8020254:	3101      	adds	r1, #1
 8020256:	f7ff ff79 	bl	802014c <_Balloc>
 802025a:	4680      	mov	r8, r0
 802025c:	b928      	cbnz	r0, 802026a <__multadd+0x5a>
 802025e:	4602      	mov	r2, r0
 8020260:	4b0c      	ldr	r3, [pc, #48]	@ (8020294 <__multadd+0x84>)
 8020262:	480d      	ldr	r0, [pc, #52]	@ (8020298 <__multadd+0x88>)
 8020264:	21ba      	movs	r1, #186	@ 0xba
 8020266:	f7fe f9dd 	bl	801e624 <__assert_func>
 802026a:	6922      	ldr	r2, [r4, #16]
 802026c:	3202      	adds	r2, #2
 802026e:	f104 010c 	add.w	r1, r4, #12
 8020272:	0092      	lsls	r2, r2, #2
 8020274:	300c      	adds	r0, #12
 8020276:	f7fe f9b9 	bl	801e5ec <memcpy>
 802027a:	4621      	mov	r1, r4
 802027c:	4638      	mov	r0, r7
 802027e:	f7ff ffa5 	bl	80201cc <_Bfree>
 8020282:	4644      	mov	r4, r8
 8020284:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8020288:	3501      	adds	r5, #1
 802028a:	615e      	str	r6, [r3, #20]
 802028c:	6125      	str	r5, [r4, #16]
 802028e:	4620      	mov	r0, r4
 8020290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020294:	08024f2f 	.word	0x08024f2f
 8020298:	08024fb1 	.word	0x08024fb1

0802029c <__s2b>:
 802029c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80202a0:	460c      	mov	r4, r1
 80202a2:	4615      	mov	r5, r2
 80202a4:	461f      	mov	r7, r3
 80202a6:	2209      	movs	r2, #9
 80202a8:	3308      	adds	r3, #8
 80202aa:	4606      	mov	r6, r0
 80202ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80202b0:	2100      	movs	r1, #0
 80202b2:	2201      	movs	r2, #1
 80202b4:	429a      	cmp	r2, r3
 80202b6:	db09      	blt.n	80202cc <__s2b+0x30>
 80202b8:	4630      	mov	r0, r6
 80202ba:	f7ff ff47 	bl	802014c <_Balloc>
 80202be:	b940      	cbnz	r0, 80202d2 <__s2b+0x36>
 80202c0:	4602      	mov	r2, r0
 80202c2:	4b19      	ldr	r3, [pc, #100]	@ (8020328 <__s2b+0x8c>)
 80202c4:	4819      	ldr	r0, [pc, #100]	@ (802032c <__s2b+0x90>)
 80202c6:	21d3      	movs	r1, #211	@ 0xd3
 80202c8:	f7fe f9ac 	bl	801e624 <__assert_func>
 80202cc:	0052      	lsls	r2, r2, #1
 80202ce:	3101      	adds	r1, #1
 80202d0:	e7f0      	b.n	80202b4 <__s2b+0x18>
 80202d2:	9b08      	ldr	r3, [sp, #32]
 80202d4:	6143      	str	r3, [r0, #20]
 80202d6:	2d09      	cmp	r5, #9
 80202d8:	f04f 0301 	mov.w	r3, #1
 80202dc:	6103      	str	r3, [r0, #16]
 80202de:	dd16      	ble.n	802030e <__s2b+0x72>
 80202e0:	f104 0909 	add.w	r9, r4, #9
 80202e4:	46c8      	mov	r8, r9
 80202e6:	442c      	add	r4, r5
 80202e8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80202ec:	4601      	mov	r1, r0
 80202ee:	3b30      	subs	r3, #48	@ 0x30
 80202f0:	220a      	movs	r2, #10
 80202f2:	4630      	mov	r0, r6
 80202f4:	f7ff ff8c 	bl	8020210 <__multadd>
 80202f8:	45a0      	cmp	r8, r4
 80202fa:	d1f5      	bne.n	80202e8 <__s2b+0x4c>
 80202fc:	f1a5 0408 	sub.w	r4, r5, #8
 8020300:	444c      	add	r4, r9
 8020302:	1b2d      	subs	r5, r5, r4
 8020304:	1963      	adds	r3, r4, r5
 8020306:	42bb      	cmp	r3, r7
 8020308:	db04      	blt.n	8020314 <__s2b+0x78>
 802030a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802030e:	340a      	adds	r4, #10
 8020310:	2509      	movs	r5, #9
 8020312:	e7f6      	b.n	8020302 <__s2b+0x66>
 8020314:	f814 3b01 	ldrb.w	r3, [r4], #1
 8020318:	4601      	mov	r1, r0
 802031a:	3b30      	subs	r3, #48	@ 0x30
 802031c:	220a      	movs	r2, #10
 802031e:	4630      	mov	r0, r6
 8020320:	f7ff ff76 	bl	8020210 <__multadd>
 8020324:	e7ee      	b.n	8020304 <__s2b+0x68>
 8020326:	bf00      	nop
 8020328:	08024f2f 	.word	0x08024f2f
 802032c:	08024fb1 	.word	0x08024fb1

08020330 <__hi0bits>:
 8020330:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8020334:	4603      	mov	r3, r0
 8020336:	bf36      	itet	cc
 8020338:	0403      	lslcc	r3, r0, #16
 802033a:	2000      	movcs	r0, #0
 802033c:	2010      	movcc	r0, #16
 802033e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8020342:	bf3c      	itt	cc
 8020344:	021b      	lslcc	r3, r3, #8
 8020346:	3008      	addcc	r0, #8
 8020348:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802034c:	bf3c      	itt	cc
 802034e:	011b      	lslcc	r3, r3, #4
 8020350:	3004      	addcc	r0, #4
 8020352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8020356:	bf3c      	itt	cc
 8020358:	009b      	lslcc	r3, r3, #2
 802035a:	3002      	addcc	r0, #2
 802035c:	2b00      	cmp	r3, #0
 802035e:	db05      	blt.n	802036c <__hi0bits+0x3c>
 8020360:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8020364:	f100 0001 	add.w	r0, r0, #1
 8020368:	bf08      	it	eq
 802036a:	2020      	moveq	r0, #32
 802036c:	4770      	bx	lr

0802036e <__lo0bits>:
 802036e:	6803      	ldr	r3, [r0, #0]
 8020370:	4602      	mov	r2, r0
 8020372:	f013 0007 	ands.w	r0, r3, #7
 8020376:	d00b      	beq.n	8020390 <__lo0bits+0x22>
 8020378:	07d9      	lsls	r1, r3, #31
 802037a:	d421      	bmi.n	80203c0 <__lo0bits+0x52>
 802037c:	0798      	lsls	r0, r3, #30
 802037e:	bf49      	itett	mi
 8020380:	085b      	lsrmi	r3, r3, #1
 8020382:	089b      	lsrpl	r3, r3, #2
 8020384:	2001      	movmi	r0, #1
 8020386:	6013      	strmi	r3, [r2, #0]
 8020388:	bf5c      	itt	pl
 802038a:	6013      	strpl	r3, [r2, #0]
 802038c:	2002      	movpl	r0, #2
 802038e:	4770      	bx	lr
 8020390:	b299      	uxth	r1, r3
 8020392:	b909      	cbnz	r1, 8020398 <__lo0bits+0x2a>
 8020394:	0c1b      	lsrs	r3, r3, #16
 8020396:	2010      	movs	r0, #16
 8020398:	b2d9      	uxtb	r1, r3
 802039a:	b909      	cbnz	r1, 80203a0 <__lo0bits+0x32>
 802039c:	3008      	adds	r0, #8
 802039e:	0a1b      	lsrs	r3, r3, #8
 80203a0:	0719      	lsls	r1, r3, #28
 80203a2:	bf04      	itt	eq
 80203a4:	091b      	lsreq	r3, r3, #4
 80203a6:	3004      	addeq	r0, #4
 80203a8:	0799      	lsls	r1, r3, #30
 80203aa:	bf04      	itt	eq
 80203ac:	089b      	lsreq	r3, r3, #2
 80203ae:	3002      	addeq	r0, #2
 80203b0:	07d9      	lsls	r1, r3, #31
 80203b2:	d403      	bmi.n	80203bc <__lo0bits+0x4e>
 80203b4:	085b      	lsrs	r3, r3, #1
 80203b6:	f100 0001 	add.w	r0, r0, #1
 80203ba:	d003      	beq.n	80203c4 <__lo0bits+0x56>
 80203bc:	6013      	str	r3, [r2, #0]
 80203be:	4770      	bx	lr
 80203c0:	2000      	movs	r0, #0
 80203c2:	4770      	bx	lr
 80203c4:	2020      	movs	r0, #32
 80203c6:	4770      	bx	lr

080203c8 <__i2b>:
 80203c8:	b510      	push	{r4, lr}
 80203ca:	460c      	mov	r4, r1
 80203cc:	2101      	movs	r1, #1
 80203ce:	f7ff febd 	bl	802014c <_Balloc>
 80203d2:	4602      	mov	r2, r0
 80203d4:	b928      	cbnz	r0, 80203e2 <__i2b+0x1a>
 80203d6:	4b05      	ldr	r3, [pc, #20]	@ (80203ec <__i2b+0x24>)
 80203d8:	4805      	ldr	r0, [pc, #20]	@ (80203f0 <__i2b+0x28>)
 80203da:	f240 1145 	movw	r1, #325	@ 0x145
 80203de:	f7fe f921 	bl	801e624 <__assert_func>
 80203e2:	2301      	movs	r3, #1
 80203e4:	6144      	str	r4, [r0, #20]
 80203e6:	6103      	str	r3, [r0, #16]
 80203e8:	bd10      	pop	{r4, pc}
 80203ea:	bf00      	nop
 80203ec:	08024f2f 	.word	0x08024f2f
 80203f0:	08024fb1 	.word	0x08024fb1

080203f4 <__multiply>:
 80203f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80203f8:	4617      	mov	r7, r2
 80203fa:	690a      	ldr	r2, [r1, #16]
 80203fc:	693b      	ldr	r3, [r7, #16]
 80203fe:	429a      	cmp	r2, r3
 8020400:	bfa8      	it	ge
 8020402:	463b      	movge	r3, r7
 8020404:	4689      	mov	r9, r1
 8020406:	bfa4      	itt	ge
 8020408:	460f      	movge	r7, r1
 802040a:	4699      	movge	r9, r3
 802040c:	693d      	ldr	r5, [r7, #16]
 802040e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8020412:	68bb      	ldr	r3, [r7, #8]
 8020414:	6879      	ldr	r1, [r7, #4]
 8020416:	eb05 060a 	add.w	r6, r5, sl
 802041a:	42b3      	cmp	r3, r6
 802041c:	b085      	sub	sp, #20
 802041e:	bfb8      	it	lt
 8020420:	3101      	addlt	r1, #1
 8020422:	f7ff fe93 	bl	802014c <_Balloc>
 8020426:	b930      	cbnz	r0, 8020436 <__multiply+0x42>
 8020428:	4602      	mov	r2, r0
 802042a:	4b41      	ldr	r3, [pc, #260]	@ (8020530 <__multiply+0x13c>)
 802042c:	4841      	ldr	r0, [pc, #260]	@ (8020534 <__multiply+0x140>)
 802042e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8020432:	f7fe f8f7 	bl	801e624 <__assert_func>
 8020436:	f100 0414 	add.w	r4, r0, #20
 802043a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 802043e:	4623      	mov	r3, r4
 8020440:	2200      	movs	r2, #0
 8020442:	4573      	cmp	r3, lr
 8020444:	d320      	bcc.n	8020488 <__multiply+0x94>
 8020446:	f107 0814 	add.w	r8, r7, #20
 802044a:	f109 0114 	add.w	r1, r9, #20
 802044e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8020452:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8020456:	9302      	str	r3, [sp, #8]
 8020458:	1beb      	subs	r3, r5, r7
 802045a:	3b15      	subs	r3, #21
 802045c:	f023 0303 	bic.w	r3, r3, #3
 8020460:	3304      	adds	r3, #4
 8020462:	3715      	adds	r7, #21
 8020464:	42bd      	cmp	r5, r7
 8020466:	bf38      	it	cc
 8020468:	2304      	movcc	r3, #4
 802046a:	9301      	str	r3, [sp, #4]
 802046c:	9b02      	ldr	r3, [sp, #8]
 802046e:	9103      	str	r1, [sp, #12]
 8020470:	428b      	cmp	r3, r1
 8020472:	d80c      	bhi.n	802048e <__multiply+0x9a>
 8020474:	2e00      	cmp	r6, #0
 8020476:	dd03      	ble.n	8020480 <__multiply+0x8c>
 8020478:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 802047c:	2b00      	cmp	r3, #0
 802047e:	d055      	beq.n	802052c <__multiply+0x138>
 8020480:	6106      	str	r6, [r0, #16]
 8020482:	b005      	add	sp, #20
 8020484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020488:	f843 2b04 	str.w	r2, [r3], #4
 802048c:	e7d9      	b.n	8020442 <__multiply+0x4e>
 802048e:	f8b1 a000 	ldrh.w	sl, [r1]
 8020492:	f1ba 0f00 	cmp.w	sl, #0
 8020496:	d01f      	beq.n	80204d8 <__multiply+0xe4>
 8020498:	46c4      	mov	ip, r8
 802049a:	46a1      	mov	r9, r4
 802049c:	2700      	movs	r7, #0
 802049e:	f85c 2b04 	ldr.w	r2, [ip], #4
 80204a2:	f8d9 3000 	ldr.w	r3, [r9]
 80204a6:	fa1f fb82 	uxth.w	fp, r2
 80204aa:	b29b      	uxth	r3, r3
 80204ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80204b0:	443b      	add	r3, r7
 80204b2:	f8d9 7000 	ldr.w	r7, [r9]
 80204b6:	0c12      	lsrs	r2, r2, #16
 80204b8:	0c3f      	lsrs	r7, r7, #16
 80204ba:	fb0a 7202 	mla	r2, sl, r2, r7
 80204be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80204c2:	b29b      	uxth	r3, r3
 80204c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80204c8:	4565      	cmp	r5, ip
 80204ca:	f849 3b04 	str.w	r3, [r9], #4
 80204ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80204d2:	d8e4      	bhi.n	802049e <__multiply+0xaa>
 80204d4:	9b01      	ldr	r3, [sp, #4]
 80204d6:	50e7      	str	r7, [r4, r3]
 80204d8:	9b03      	ldr	r3, [sp, #12]
 80204da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80204de:	3104      	adds	r1, #4
 80204e0:	f1b9 0f00 	cmp.w	r9, #0
 80204e4:	d020      	beq.n	8020528 <__multiply+0x134>
 80204e6:	6823      	ldr	r3, [r4, #0]
 80204e8:	4647      	mov	r7, r8
 80204ea:	46a4      	mov	ip, r4
 80204ec:	f04f 0a00 	mov.w	sl, #0
 80204f0:	f8b7 b000 	ldrh.w	fp, [r7]
 80204f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80204f8:	fb09 220b 	mla	r2, r9, fp, r2
 80204fc:	4452      	add	r2, sl
 80204fe:	b29b      	uxth	r3, r3
 8020500:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020504:	f84c 3b04 	str.w	r3, [ip], #4
 8020508:	f857 3b04 	ldr.w	r3, [r7], #4
 802050c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020510:	f8bc 3000 	ldrh.w	r3, [ip]
 8020514:	fb09 330a 	mla	r3, r9, sl, r3
 8020518:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 802051c:	42bd      	cmp	r5, r7
 802051e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020522:	d8e5      	bhi.n	80204f0 <__multiply+0xfc>
 8020524:	9a01      	ldr	r2, [sp, #4]
 8020526:	50a3      	str	r3, [r4, r2]
 8020528:	3404      	adds	r4, #4
 802052a:	e79f      	b.n	802046c <__multiply+0x78>
 802052c:	3e01      	subs	r6, #1
 802052e:	e7a1      	b.n	8020474 <__multiply+0x80>
 8020530:	08024f2f 	.word	0x08024f2f
 8020534:	08024fb1 	.word	0x08024fb1

08020538 <__pow5mult>:
 8020538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802053c:	4615      	mov	r5, r2
 802053e:	f012 0203 	ands.w	r2, r2, #3
 8020542:	4607      	mov	r7, r0
 8020544:	460e      	mov	r6, r1
 8020546:	d007      	beq.n	8020558 <__pow5mult+0x20>
 8020548:	4c25      	ldr	r4, [pc, #148]	@ (80205e0 <__pow5mult+0xa8>)
 802054a:	3a01      	subs	r2, #1
 802054c:	2300      	movs	r3, #0
 802054e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8020552:	f7ff fe5d 	bl	8020210 <__multadd>
 8020556:	4606      	mov	r6, r0
 8020558:	10ad      	asrs	r5, r5, #2
 802055a:	d03d      	beq.n	80205d8 <__pow5mult+0xa0>
 802055c:	69fc      	ldr	r4, [r7, #28]
 802055e:	b97c      	cbnz	r4, 8020580 <__pow5mult+0x48>
 8020560:	2010      	movs	r0, #16
 8020562:	f7ff fc7f 	bl	801fe64 <malloc>
 8020566:	4602      	mov	r2, r0
 8020568:	61f8      	str	r0, [r7, #28]
 802056a:	b928      	cbnz	r0, 8020578 <__pow5mult+0x40>
 802056c:	4b1d      	ldr	r3, [pc, #116]	@ (80205e4 <__pow5mult+0xac>)
 802056e:	481e      	ldr	r0, [pc, #120]	@ (80205e8 <__pow5mult+0xb0>)
 8020570:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8020574:	f7fe f856 	bl	801e624 <__assert_func>
 8020578:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802057c:	6004      	str	r4, [r0, #0]
 802057e:	60c4      	str	r4, [r0, #12]
 8020580:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8020584:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8020588:	b94c      	cbnz	r4, 802059e <__pow5mult+0x66>
 802058a:	f240 2171 	movw	r1, #625	@ 0x271
 802058e:	4638      	mov	r0, r7
 8020590:	f7ff ff1a 	bl	80203c8 <__i2b>
 8020594:	2300      	movs	r3, #0
 8020596:	f8c8 0008 	str.w	r0, [r8, #8]
 802059a:	4604      	mov	r4, r0
 802059c:	6003      	str	r3, [r0, #0]
 802059e:	f04f 0900 	mov.w	r9, #0
 80205a2:	07eb      	lsls	r3, r5, #31
 80205a4:	d50a      	bpl.n	80205bc <__pow5mult+0x84>
 80205a6:	4631      	mov	r1, r6
 80205a8:	4622      	mov	r2, r4
 80205aa:	4638      	mov	r0, r7
 80205ac:	f7ff ff22 	bl	80203f4 <__multiply>
 80205b0:	4631      	mov	r1, r6
 80205b2:	4680      	mov	r8, r0
 80205b4:	4638      	mov	r0, r7
 80205b6:	f7ff fe09 	bl	80201cc <_Bfree>
 80205ba:	4646      	mov	r6, r8
 80205bc:	106d      	asrs	r5, r5, #1
 80205be:	d00b      	beq.n	80205d8 <__pow5mult+0xa0>
 80205c0:	6820      	ldr	r0, [r4, #0]
 80205c2:	b938      	cbnz	r0, 80205d4 <__pow5mult+0x9c>
 80205c4:	4622      	mov	r2, r4
 80205c6:	4621      	mov	r1, r4
 80205c8:	4638      	mov	r0, r7
 80205ca:	f7ff ff13 	bl	80203f4 <__multiply>
 80205ce:	6020      	str	r0, [r4, #0]
 80205d0:	f8c0 9000 	str.w	r9, [r0]
 80205d4:	4604      	mov	r4, r0
 80205d6:	e7e4      	b.n	80205a2 <__pow5mult+0x6a>
 80205d8:	4630      	mov	r0, r6
 80205da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80205de:	bf00      	nop
 80205e0:	08025164 	.word	0x08025164
 80205e4:	08024e15 	.word	0x08024e15
 80205e8:	08024fb1 	.word	0x08024fb1

080205ec <__lshift>:
 80205ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80205f0:	460c      	mov	r4, r1
 80205f2:	6849      	ldr	r1, [r1, #4]
 80205f4:	6923      	ldr	r3, [r4, #16]
 80205f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80205fa:	68a3      	ldr	r3, [r4, #8]
 80205fc:	4607      	mov	r7, r0
 80205fe:	4691      	mov	r9, r2
 8020600:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8020604:	f108 0601 	add.w	r6, r8, #1
 8020608:	42b3      	cmp	r3, r6
 802060a:	db0b      	blt.n	8020624 <__lshift+0x38>
 802060c:	4638      	mov	r0, r7
 802060e:	f7ff fd9d 	bl	802014c <_Balloc>
 8020612:	4605      	mov	r5, r0
 8020614:	b948      	cbnz	r0, 802062a <__lshift+0x3e>
 8020616:	4602      	mov	r2, r0
 8020618:	4b28      	ldr	r3, [pc, #160]	@ (80206bc <__lshift+0xd0>)
 802061a:	4829      	ldr	r0, [pc, #164]	@ (80206c0 <__lshift+0xd4>)
 802061c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020620:	f7fe f800 	bl	801e624 <__assert_func>
 8020624:	3101      	adds	r1, #1
 8020626:	005b      	lsls	r3, r3, #1
 8020628:	e7ee      	b.n	8020608 <__lshift+0x1c>
 802062a:	2300      	movs	r3, #0
 802062c:	f100 0114 	add.w	r1, r0, #20
 8020630:	f100 0210 	add.w	r2, r0, #16
 8020634:	4618      	mov	r0, r3
 8020636:	4553      	cmp	r3, sl
 8020638:	db33      	blt.n	80206a2 <__lshift+0xb6>
 802063a:	6920      	ldr	r0, [r4, #16]
 802063c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020640:	f104 0314 	add.w	r3, r4, #20
 8020644:	f019 091f 	ands.w	r9, r9, #31
 8020648:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 802064c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8020650:	d02b      	beq.n	80206aa <__lshift+0xbe>
 8020652:	f1c9 0e20 	rsb	lr, r9, #32
 8020656:	468a      	mov	sl, r1
 8020658:	2200      	movs	r2, #0
 802065a:	6818      	ldr	r0, [r3, #0]
 802065c:	fa00 f009 	lsl.w	r0, r0, r9
 8020660:	4310      	orrs	r0, r2
 8020662:	f84a 0b04 	str.w	r0, [sl], #4
 8020666:	f853 2b04 	ldr.w	r2, [r3], #4
 802066a:	459c      	cmp	ip, r3
 802066c:	fa22 f20e 	lsr.w	r2, r2, lr
 8020670:	d8f3      	bhi.n	802065a <__lshift+0x6e>
 8020672:	ebac 0304 	sub.w	r3, ip, r4
 8020676:	3b15      	subs	r3, #21
 8020678:	f023 0303 	bic.w	r3, r3, #3
 802067c:	3304      	adds	r3, #4
 802067e:	f104 0015 	add.w	r0, r4, #21
 8020682:	4560      	cmp	r0, ip
 8020684:	bf88      	it	hi
 8020686:	2304      	movhi	r3, #4
 8020688:	50ca      	str	r2, [r1, r3]
 802068a:	b10a      	cbz	r2, 8020690 <__lshift+0xa4>
 802068c:	f108 0602 	add.w	r6, r8, #2
 8020690:	3e01      	subs	r6, #1
 8020692:	4638      	mov	r0, r7
 8020694:	612e      	str	r6, [r5, #16]
 8020696:	4621      	mov	r1, r4
 8020698:	f7ff fd98 	bl	80201cc <_Bfree>
 802069c:	4628      	mov	r0, r5
 802069e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80206a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80206a6:	3301      	adds	r3, #1
 80206a8:	e7c5      	b.n	8020636 <__lshift+0x4a>
 80206aa:	3904      	subs	r1, #4
 80206ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80206b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80206b4:	459c      	cmp	ip, r3
 80206b6:	d8f9      	bhi.n	80206ac <__lshift+0xc0>
 80206b8:	e7ea      	b.n	8020690 <__lshift+0xa4>
 80206ba:	bf00      	nop
 80206bc:	08024f2f 	.word	0x08024f2f
 80206c0:	08024fb1 	.word	0x08024fb1

080206c4 <__mcmp>:
 80206c4:	690a      	ldr	r2, [r1, #16]
 80206c6:	4603      	mov	r3, r0
 80206c8:	6900      	ldr	r0, [r0, #16]
 80206ca:	1a80      	subs	r0, r0, r2
 80206cc:	b530      	push	{r4, r5, lr}
 80206ce:	d10e      	bne.n	80206ee <__mcmp+0x2a>
 80206d0:	3314      	adds	r3, #20
 80206d2:	3114      	adds	r1, #20
 80206d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80206d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80206dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80206e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80206e4:	4295      	cmp	r5, r2
 80206e6:	d003      	beq.n	80206f0 <__mcmp+0x2c>
 80206e8:	d205      	bcs.n	80206f6 <__mcmp+0x32>
 80206ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80206ee:	bd30      	pop	{r4, r5, pc}
 80206f0:	42a3      	cmp	r3, r4
 80206f2:	d3f3      	bcc.n	80206dc <__mcmp+0x18>
 80206f4:	e7fb      	b.n	80206ee <__mcmp+0x2a>
 80206f6:	2001      	movs	r0, #1
 80206f8:	e7f9      	b.n	80206ee <__mcmp+0x2a>
	...

080206fc <__mdiff>:
 80206fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020700:	4689      	mov	r9, r1
 8020702:	4606      	mov	r6, r0
 8020704:	4611      	mov	r1, r2
 8020706:	4648      	mov	r0, r9
 8020708:	4614      	mov	r4, r2
 802070a:	f7ff ffdb 	bl	80206c4 <__mcmp>
 802070e:	1e05      	subs	r5, r0, #0
 8020710:	d112      	bne.n	8020738 <__mdiff+0x3c>
 8020712:	4629      	mov	r1, r5
 8020714:	4630      	mov	r0, r6
 8020716:	f7ff fd19 	bl	802014c <_Balloc>
 802071a:	4602      	mov	r2, r0
 802071c:	b928      	cbnz	r0, 802072a <__mdiff+0x2e>
 802071e:	4b3f      	ldr	r3, [pc, #252]	@ (802081c <__mdiff+0x120>)
 8020720:	f240 2137 	movw	r1, #567	@ 0x237
 8020724:	483e      	ldr	r0, [pc, #248]	@ (8020820 <__mdiff+0x124>)
 8020726:	f7fd ff7d 	bl	801e624 <__assert_func>
 802072a:	2301      	movs	r3, #1
 802072c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8020730:	4610      	mov	r0, r2
 8020732:	b003      	add	sp, #12
 8020734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020738:	bfbc      	itt	lt
 802073a:	464b      	movlt	r3, r9
 802073c:	46a1      	movlt	r9, r4
 802073e:	4630      	mov	r0, r6
 8020740:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8020744:	bfba      	itte	lt
 8020746:	461c      	movlt	r4, r3
 8020748:	2501      	movlt	r5, #1
 802074a:	2500      	movge	r5, #0
 802074c:	f7ff fcfe 	bl	802014c <_Balloc>
 8020750:	4602      	mov	r2, r0
 8020752:	b918      	cbnz	r0, 802075c <__mdiff+0x60>
 8020754:	4b31      	ldr	r3, [pc, #196]	@ (802081c <__mdiff+0x120>)
 8020756:	f240 2145 	movw	r1, #581	@ 0x245
 802075a:	e7e3      	b.n	8020724 <__mdiff+0x28>
 802075c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8020760:	6926      	ldr	r6, [r4, #16]
 8020762:	60c5      	str	r5, [r0, #12]
 8020764:	f109 0310 	add.w	r3, r9, #16
 8020768:	f109 0514 	add.w	r5, r9, #20
 802076c:	f104 0e14 	add.w	lr, r4, #20
 8020770:	f100 0b14 	add.w	fp, r0, #20
 8020774:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020778:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 802077c:	9301      	str	r3, [sp, #4]
 802077e:	46d9      	mov	r9, fp
 8020780:	f04f 0c00 	mov.w	ip, #0
 8020784:	9b01      	ldr	r3, [sp, #4]
 8020786:	f85e 0b04 	ldr.w	r0, [lr], #4
 802078a:	f853 af04 	ldr.w	sl, [r3, #4]!
 802078e:	9301      	str	r3, [sp, #4]
 8020790:	fa1f f38a 	uxth.w	r3, sl
 8020794:	4619      	mov	r1, r3
 8020796:	b283      	uxth	r3, r0
 8020798:	1acb      	subs	r3, r1, r3
 802079a:	0c00      	lsrs	r0, r0, #16
 802079c:	4463      	add	r3, ip
 802079e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80207a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80207a6:	b29b      	uxth	r3, r3
 80207a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80207ac:	4576      	cmp	r6, lr
 80207ae:	f849 3b04 	str.w	r3, [r9], #4
 80207b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80207b6:	d8e5      	bhi.n	8020784 <__mdiff+0x88>
 80207b8:	1b33      	subs	r3, r6, r4
 80207ba:	3b15      	subs	r3, #21
 80207bc:	f023 0303 	bic.w	r3, r3, #3
 80207c0:	3415      	adds	r4, #21
 80207c2:	3304      	adds	r3, #4
 80207c4:	42a6      	cmp	r6, r4
 80207c6:	bf38      	it	cc
 80207c8:	2304      	movcc	r3, #4
 80207ca:	441d      	add	r5, r3
 80207cc:	445b      	add	r3, fp
 80207ce:	461e      	mov	r6, r3
 80207d0:	462c      	mov	r4, r5
 80207d2:	4544      	cmp	r4, r8
 80207d4:	d30e      	bcc.n	80207f4 <__mdiff+0xf8>
 80207d6:	f108 0103 	add.w	r1, r8, #3
 80207da:	1b49      	subs	r1, r1, r5
 80207dc:	f021 0103 	bic.w	r1, r1, #3
 80207e0:	3d03      	subs	r5, #3
 80207e2:	45a8      	cmp	r8, r5
 80207e4:	bf38      	it	cc
 80207e6:	2100      	movcc	r1, #0
 80207e8:	440b      	add	r3, r1
 80207ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80207ee:	b191      	cbz	r1, 8020816 <__mdiff+0x11a>
 80207f0:	6117      	str	r7, [r2, #16]
 80207f2:	e79d      	b.n	8020730 <__mdiff+0x34>
 80207f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80207f8:	46e6      	mov	lr, ip
 80207fa:	0c08      	lsrs	r0, r1, #16
 80207fc:	fa1c fc81 	uxtah	ip, ip, r1
 8020800:	4471      	add	r1, lr
 8020802:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8020806:	b289      	uxth	r1, r1
 8020808:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 802080c:	f846 1b04 	str.w	r1, [r6], #4
 8020810:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020814:	e7dd      	b.n	80207d2 <__mdiff+0xd6>
 8020816:	3f01      	subs	r7, #1
 8020818:	e7e7      	b.n	80207ea <__mdiff+0xee>
 802081a:	bf00      	nop
 802081c:	08024f2f 	.word	0x08024f2f
 8020820:	08024fb1 	.word	0x08024fb1

08020824 <__ulp>:
 8020824:	b082      	sub	sp, #8
 8020826:	ed8d 0b00 	vstr	d0, [sp]
 802082a:	9a01      	ldr	r2, [sp, #4]
 802082c:	4b0f      	ldr	r3, [pc, #60]	@ (802086c <__ulp+0x48>)
 802082e:	4013      	ands	r3, r2
 8020830:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8020834:	2b00      	cmp	r3, #0
 8020836:	dc08      	bgt.n	802084a <__ulp+0x26>
 8020838:	425b      	negs	r3, r3
 802083a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 802083e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8020842:	da04      	bge.n	802084e <__ulp+0x2a>
 8020844:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8020848:	4113      	asrs	r3, r2
 802084a:	2200      	movs	r2, #0
 802084c:	e008      	b.n	8020860 <__ulp+0x3c>
 802084e:	f1a2 0314 	sub.w	r3, r2, #20
 8020852:	2b1e      	cmp	r3, #30
 8020854:	bfda      	itte	le
 8020856:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 802085a:	40da      	lsrle	r2, r3
 802085c:	2201      	movgt	r2, #1
 802085e:	2300      	movs	r3, #0
 8020860:	4619      	mov	r1, r3
 8020862:	4610      	mov	r0, r2
 8020864:	ec41 0b10 	vmov	d0, r0, r1
 8020868:	b002      	add	sp, #8
 802086a:	4770      	bx	lr
 802086c:	7ff00000 	.word	0x7ff00000

08020870 <__b2d>:
 8020870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020874:	6906      	ldr	r6, [r0, #16]
 8020876:	f100 0814 	add.w	r8, r0, #20
 802087a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 802087e:	1f37      	subs	r7, r6, #4
 8020880:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8020884:	4610      	mov	r0, r2
 8020886:	f7ff fd53 	bl	8020330 <__hi0bits>
 802088a:	f1c0 0320 	rsb	r3, r0, #32
 802088e:	280a      	cmp	r0, #10
 8020890:	600b      	str	r3, [r1, #0]
 8020892:	491b      	ldr	r1, [pc, #108]	@ (8020900 <__b2d+0x90>)
 8020894:	dc15      	bgt.n	80208c2 <__b2d+0x52>
 8020896:	f1c0 0c0b 	rsb	ip, r0, #11
 802089a:	fa22 f30c 	lsr.w	r3, r2, ip
 802089e:	45b8      	cmp	r8, r7
 80208a0:	ea43 0501 	orr.w	r5, r3, r1
 80208a4:	bf34      	ite	cc
 80208a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80208aa:	2300      	movcs	r3, #0
 80208ac:	3015      	adds	r0, #21
 80208ae:	fa02 f000 	lsl.w	r0, r2, r0
 80208b2:	fa23 f30c 	lsr.w	r3, r3, ip
 80208b6:	4303      	orrs	r3, r0
 80208b8:	461c      	mov	r4, r3
 80208ba:	ec45 4b10 	vmov	d0, r4, r5
 80208be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80208c2:	45b8      	cmp	r8, r7
 80208c4:	bf3a      	itte	cc
 80208c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80208ca:	f1a6 0708 	subcc.w	r7, r6, #8
 80208ce:	2300      	movcs	r3, #0
 80208d0:	380b      	subs	r0, #11
 80208d2:	d012      	beq.n	80208fa <__b2d+0x8a>
 80208d4:	f1c0 0120 	rsb	r1, r0, #32
 80208d8:	fa23 f401 	lsr.w	r4, r3, r1
 80208dc:	4082      	lsls	r2, r0
 80208de:	4322      	orrs	r2, r4
 80208e0:	4547      	cmp	r7, r8
 80208e2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80208e6:	bf8c      	ite	hi
 80208e8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80208ec:	2200      	movls	r2, #0
 80208ee:	4083      	lsls	r3, r0
 80208f0:	40ca      	lsrs	r2, r1
 80208f2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80208f6:	4313      	orrs	r3, r2
 80208f8:	e7de      	b.n	80208b8 <__b2d+0x48>
 80208fa:	ea42 0501 	orr.w	r5, r2, r1
 80208fe:	e7db      	b.n	80208b8 <__b2d+0x48>
 8020900:	3ff00000 	.word	0x3ff00000

08020904 <__d2b>:
 8020904:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020908:	460f      	mov	r7, r1
 802090a:	2101      	movs	r1, #1
 802090c:	ec59 8b10 	vmov	r8, r9, d0
 8020910:	4616      	mov	r6, r2
 8020912:	f7ff fc1b 	bl	802014c <_Balloc>
 8020916:	4604      	mov	r4, r0
 8020918:	b930      	cbnz	r0, 8020928 <__d2b+0x24>
 802091a:	4602      	mov	r2, r0
 802091c:	4b23      	ldr	r3, [pc, #140]	@ (80209ac <__d2b+0xa8>)
 802091e:	4824      	ldr	r0, [pc, #144]	@ (80209b0 <__d2b+0xac>)
 8020920:	f240 310f 	movw	r1, #783	@ 0x30f
 8020924:	f7fd fe7e 	bl	801e624 <__assert_func>
 8020928:	f3c9 550a 	ubfx	r5, r9, #20, #11
 802092c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8020930:	b10d      	cbz	r5, 8020936 <__d2b+0x32>
 8020932:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020936:	9301      	str	r3, [sp, #4]
 8020938:	f1b8 0300 	subs.w	r3, r8, #0
 802093c:	d023      	beq.n	8020986 <__d2b+0x82>
 802093e:	4668      	mov	r0, sp
 8020940:	9300      	str	r3, [sp, #0]
 8020942:	f7ff fd14 	bl	802036e <__lo0bits>
 8020946:	e9dd 1200 	ldrd	r1, r2, [sp]
 802094a:	b1d0      	cbz	r0, 8020982 <__d2b+0x7e>
 802094c:	f1c0 0320 	rsb	r3, r0, #32
 8020950:	fa02 f303 	lsl.w	r3, r2, r3
 8020954:	430b      	orrs	r3, r1
 8020956:	40c2      	lsrs	r2, r0
 8020958:	6163      	str	r3, [r4, #20]
 802095a:	9201      	str	r2, [sp, #4]
 802095c:	9b01      	ldr	r3, [sp, #4]
 802095e:	61a3      	str	r3, [r4, #24]
 8020960:	2b00      	cmp	r3, #0
 8020962:	bf0c      	ite	eq
 8020964:	2201      	moveq	r2, #1
 8020966:	2202      	movne	r2, #2
 8020968:	6122      	str	r2, [r4, #16]
 802096a:	b1a5      	cbz	r5, 8020996 <__d2b+0x92>
 802096c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020970:	4405      	add	r5, r0
 8020972:	603d      	str	r5, [r7, #0]
 8020974:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020978:	6030      	str	r0, [r6, #0]
 802097a:	4620      	mov	r0, r4
 802097c:	b003      	add	sp, #12
 802097e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020982:	6161      	str	r1, [r4, #20]
 8020984:	e7ea      	b.n	802095c <__d2b+0x58>
 8020986:	a801      	add	r0, sp, #4
 8020988:	f7ff fcf1 	bl	802036e <__lo0bits>
 802098c:	9b01      	ldr	r3, [sp, #4]
 802098e:	6163      	str	r3, [r4, #20]
 8020990:	3020      	adds	r0, #32
 8020992:	2201      	movs	r2, #1
 8020994:	e7e8      	b.n	8020968 <__d2b+0x64>
 8020996:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 802099a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 802099e:	6038      	str	r0, [r7, #0]
 80209a0:	6918      	ldr	r0, [r3, #16]
 80209a2:	f7ff fcc5 	bl	8020330 <__hi0bits>
 80209a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80209aa:	e7e5      	b.n	8020978 <__d2b+0x74>
 80209ac:	08024f2f 	.word	0x08024f2f
 80209b0:	08024fb1 	.word	0x08024fb1

080209b4 <__ratio>:
 80209b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80209b8:	4688      	mov	r8, r1
 80209ba:	4669      	mov	r1, sp
 80209bc:	4681      	mov	r9, r0
 80209be:	f7ff ff57 	bl	8020870 <__b2d>
 80209c2:	a901      	add	r1, sp, #4
 80209c4:	4640      	mov	r0, r8
 80209c6:	ec55 4b10 	vmov	r4, r5, d0
 80209ca:	f7ff ff51 	bl	8020870 <__b2d>
 80209ce:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80209d2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80209d6:	1ad2      	subs	r2, r2, r3
 80209d8:	e9dd 3100 	ldrd	r3, r1, [sp]
 80209dc:	1a5b      	subs	r3, r3, r1
 80209de:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80209e2:	ec57 6b10 	vmov	r6, r7, d0
 80209e6:	2b00      	cmp	r3, #0
 80209e8:	bfd6      	itet	le
 80209ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80209ee:	462a      	movgt	r2, r5
 80209f0:	463a      	movle	r2, r7
 80209f2:	46ab      	mov	fp, r5
 80209f4:	46a2      	mov	sl, r4
 80209f6:	bfce      	itee	gt
 80209f8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80209fc:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8020a00:	ee00 3a90 	vmovle	s1, r3
 8020a04:	ec4b ab17 	vmov	d7, sl, fp
 8020a08:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8020a0c:	b003      	add	sp, #12
 8020a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08020a12 <__copybits>:
 8020a12:	3901      	subs	r1, #1
 8020a14:	b570      	push	{r4, r5, r6, lr}
 8020a16:	1149      	asrs	r1, r1, #5
 8020a18:	6914      	ldr	r4, [r2, #16]
 8020a1a:	3101      	adds	r1, #1
 8020a1c:	f102 0314 	add.w	r3, r2, #20
 8020a20:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8020a24:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8020a28:	1f05      	subs	r5, r0, #4
 8020a2a:	42a3      	cmp	r3, r4
 8020a2c:	d30c      	bcc.n	8020a48 <__copybits+0x36>
 8020a2e:	1aa3      	subs	r3, r4, r2
 8020a30:	3b11      	subs	r3, #17
 8020a32:	f023 0303 	bic.w	r3, r3, #3
 8020a36:	3211      	adds	r2, #17
 8020a38:	42a2      	cmp	r2, r4
 8020a3a:	bf88      	it	hi
 8020a3c:	2300      	movhi	r3, #0
 8020a3e:	4418      	add	r0, r3
 8020a40:	2300      	movs	r3, #0
 8020a42:	4288      	cmp	r0, r1
 8020a44:	d305      	bcc.n	8020a52 <__copybits+0x40>
 8020a46:	bd70      	pop	{r4, r5, r6, pc}
 8020a48:	f853 6b04 	ldr.w	r6, [r3], #4
 8020a4c:	f845 6f04 	str.w	r6, [r5, #4]!
 8020a50:	e7eb      	b.n	8020a2a <__copybits+0x18>
 8020a52:	f840 3b04 	str.w	r3, [r0], #4
 8020a56:	e7f4      	b.n	8020a42 <__copybits+0x30>

08020a58 <__any_on>:
 8020a58:	f100 0214 	add.w	r2, r0, #20
 8020a5c:	6900      	ldr	r0, [r0, #16]
 8020a5e:	114b      	asrs	r3, r1, #5
 8020a60:	4298      	cmp	r0, r3
 8020a62:	b510      	push	{r4, lr}
 8020a64:	db11      	blt.n	8020a8a <__any_on+0x32>
 8020a66:	dd0a      	ble.n	8020a7e <__any_on+0x26>
 8020a68:	f011 011f 	ands.w	r1, r1, #31
 8020a6c:	d007      	beq.n	8020a7e <__any_on+0x26>
 8020a6e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8020a72:	fa24 f001 	lsr.w	r0, r4, r1
 8020a76:	fa00 f101 	lsl.w	r1, r0, r1
 8020a7a:	428c      	cmp	r4, r1
 8020a7c:	d10b      	bne.n	8020a96 <__any_on+0x3e>
 8020a7e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8020a82:	4293      	cmp	r3, r2
 8020a84:	d803      	bhi.n	8020a8e <__any_on+0x36>
 8020a86:	2000      	movs	r0, #0
 8020a88:	bd10      	pop	{r4, pc}
 8020a8a:	4603      	mov	r3, r0
 8020a8c:	e7f7      	b.n	8020a7e <__any_on+0x26>
 8020a8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020a92:	2900      	cmp	r1, #0
 8020a94:	d0f5      	beq.n	8020a82 <__any_on+0x2a>
 8020a96:	2001      	movs	r0, #1
 8020a98:	e7f6      	b.n	8020a88 <__any_on+0x30>

08020a9a <__sread>:
 8020a9a:	b510      	push	{r4, lr}
 8020a9c:	460c      	mov	r4, r1
 8020a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020aa2:	f000 f9a3 	bl	8020dec <_read_r>
 8020aa6:	2800      	cmp	r0, #0
 8020aa8:	bfab      	itete	ge
 8020aaa:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8020aac:	89a3      	ldrhlt	r3, [r4, #12]
 8020aae:	181b      	addge	r3, r3, r0
 8020ab0:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8020ab4:	bfac      	ite	ge
 8020ab6:	6563      	strge	r3, [r4, #84]	@ 0x54
 8020ab8:	81a3      	strhlt	r3, [r4, #12]
 8020aba:	bd10      	pop	{r4, pc}

08020abc <__swrite>:
 8020abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020ac0:	461f      	mov	r7, r3
 8020ac2:	898b      	ldrh	r3, [r1, #12]
 8020ac4:	05db      	lsls	r3, r3, #23
 8020ac6:	4605      	mov	r5, r0
 8020ac8:	460c      	mov	r4, r1
 8020aca:	4616      	mov	r6, r2
 8020acc:	d505      	bpl.n	8020ada <__swrite+0x1e>
 8020ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020ad2:	2302      	movs	r3, #2
 8020ad4:	2200      	movs	r2, #0
 8020ad6:	f000 f977 	bl	8020dc8 <_lseek_r>
 8020ada:	89a3      	ldrh	r3, [r4, #12]
 8020adc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020ae0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8020ae4:	81a3      	strh	r3, [r4, #12]
 8020ae6:	4632      	mov	r2, r6
 8020ae8:	463b      	mov	r3, r7
 8020aea:	4628      	mov	r0, r5
 8020aec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020af0:	f000 b99e 	b.w	8020e30 <_write_r>

08020af4 <__sseek>:
 8020af4:	b510      	push	{r4, lr}
 8020af6:	460c      	mov	r4, r1
 8020af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020afc:	f000 f964 	bl	8020dc8 <_lseek_r>
 8020b00:	1c43      	adds	r3, r0, #1
 8020b02:	89a3      	ldrh	r3, [r4, #12]
 8020b04:	bf15      	itete	ne
 8020b06:	6560      	strne	r0, [r4, #84]	@ 0x54
 8020b08:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8020b0c:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8020b10:	81a3      	strheq	r3, [r4, #12]
 8020b12:	bf18      	it	ne
 8020b14:	81a3      	strhne	r3, [r4, #12]
 8020b16:	bd10      	pop	{r4, pc}

08020b18 <__sclose>:
 8020b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020b1c:	f000 b99a 	b.w	8020e54 <_close_r>

08020b20 <fiprintf>:
 8020b20:	b40e      	push	{r1, r2, r3}
 8020b22:	b503      	push	{r0, r1, lr}
 8020b24:	4601      	mov	r1, r0
 8020b26:	ab03      	add	r3, sp, #12
 8020b28:	4805      	ldr	r0, [pc, #20]	@ (8020b40 <fiprintf+0x20>)
 8020b2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8020b2e:	6800      	ldr	r0, [r0, #0]
 8020b30:	9301      	str	r3, [sp, #4]
 8020b32:	f7ff f87f 	bl	801fc34 <_vfiprintf_r>
 8020b36:	b002      	add	sp, #8
 8020b38:	f85d eb04 	ldr.w	lr, [sp], #4
 8020b3c:	b003      	add	sp, #12
 8020b3e:	4770      	bx	lr
 8020b40:	200001b8 	.word	0x200001b8

08020b44 <_realloc_r>:
 8020b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020b48:	4607      	mov	r7, r0
 8020b4a:	4614      	mov	r4, r2
 8020b4c:	460d      	mov	r5, r1
 8020b4e:	b921      	cbnz	r1, 8020b5a <_realloc_r+0x16>
 8020b50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020b54:	4611      	mov	r1, r2
 8020b56:	f7ff b9af 	b.w	801feb8 <_malloc_r>
 8020b5a:	b92a      	cbnz	r2, 8020b68 <_realloc_r+0x24>
 8020b5c:	f7fe fb66 	bl	801f22c <_free_r>
 8020b60:	4625      	mov	r5, r4
 8020b62:	4628      	mov	r0, r5
 8020b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020b68:	f000 f9b1 	bl	8020ece <_malloc_usable_size_r>
 8020b6c:	4284      	cmp	r4, r0
 8020b6e:	4606      	mov	r6, r0
 8020b70:	d802      	bhi.n	8020b78 <_realloc_r+0x34>
 8020b72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8020b76:	d8f4      	bhi.n	8020b62 <_realloc_r+0x1e>
 8020b78:	4621      	mov	r1, r4
 8020b7a:	4638      	mov	r0, r7
 8020b7c:	f7ff f99c 	bl	801feb8 <_malloc_r>
 8020b80:	4680      	mov	r8, r0
 8020b82:	b908      	cbnz	r0, 8020b88 <_realloc_r+0x44>
 8020b84:	4645      	mov	r5, r8
 8020b86:	e7ec      	b.n	8020b62 <_realloc_r+0x1e>
 8020b88:	42b4      	cmp	r4, r6
 8020b8a:	4622      	mov	r2, r4
 8020b8c:	4629      	mov	r1, r5
 8020b8e:	bf28      	it	cs
 8020b90:	4632      	movcs	r2, r6
 8020b92:	f7fd fd2b 	bl	801e5ec <memcpy>
 8020b96:	4629      	mov	r1, r5
 8020b98:	4638      	mov	r0, r7
 8020b9a:	f7fe fb47 	bl	801f22c <_free_r>
 8020b9e:	e7f1      	b.n	8020b84 <_realloc_r+0x40>

08020ba0 <__swbuf_r>:
 8020ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020ba2:	460e      	mov	r6, r1
 8020ba4:	4614      	mov	r4, r2
 8020ba6:	4605      	mov	r5, r0
 8020ba8:	b118      	cbz	r0, 8020bb2 <__swbuf_r+0x12>
 8020baa:	6a03      	ldr	r3, [r0, #32]
 8020bac:	b90b      	cbnz	r3, 8020bb2 <__swbuf_r+0x12>
 8020bae:	f7fc fd5d 	bl	801d66c <__sinit>
 8020bb2:	69a3      	ldr	r3, [r4, #24]
 8020bb4:	60a3      	str	r3, [r4, #8]
 8020bb6:	89a3      	ldrh	r3, [r4, #12]
 8020bb8:	071a      	lsls	r2, r3, #28
 8020bba:	d501      	bpl.n	8020bc0 <__swbuf_r+0x20>
 8020bbc:	6923      	ldr	r3, [r4, #16]
 8020bbe:	b943      	cbnz	r3, 8020bd2 <__swbuf_r+0x32>
 8020bc0:	4621      	mov	r1, r4
 8020bc2:	4628      	mov	r0, r5
 8020bc4:	f000 f82a 	bl	8020c1c <__swsetup_r>
 8020bc8:	b118      	cbz	r0, 8020bd2 <__swbuf_r+0x32>
 8020bca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8020bce:	4638      	mov	r0, r7
 8020bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020bd2:	6823      	ldr	r3, [r4, #0]
 8020bd4:	6922      	ldr	r2, [r4, #16]
 8020bd6:	1a98      	subs	r0, r3, r2
 8020bd8:	6963      	ldr	r3, [r4, #20]
 8020bda:	b2f6      	uxtb	r6, r6
 8020bdc:	4283      	cmp	r3, r0
 8020bde:	4637      	mov	r7, r6
 8020be0:	dc05      	bgt.n	8020bee <__swbuf_r+0x4e>
 8020be2:	4621      	mov	r1, r4
 8020be4:	4628      	mov	r0, r5
 8020be6:	f7ff fa7d 	bl	80200e4 <_fflush_r>
 8020bea:	2800      	cmp	r0, #0
 8020bec:	d1ed      	bne.n	8020bca <__swbuf_r+0x2a>
 8020bee:	68a3      	ldr	r3, [r4, #8]
 8020bf0:	3b01      	subs	r3, #1
 8020bf2:	60a3      	str	r3, [r4, #8]
 8020bf4:	6823      	ldr	r3, [r4, #0]
 8020bf6:	1c5a      	adds	r2, r3, #1
 8020bf8:	6022      	str	r2, [r4, #0]
 8020bfa:	701e      	strb	r6, [r3, #0]
 8020bfc:	6962      	ldr	r2, [r4, #20]
 8020bfe:	1c43      	adds	r3, r0, #1
 8020c00:	429a      	cmp	r2, r3
 8020c02:	d004      	beq.n	8020c0e <__swbuf_r+0x6e>
 8020c04:	89a3      	ldrh	r3, [r4, #12]
 8020c06:	07db      	lsls	r3, r3, #31
 8020c08:	d5e1      	bpl.n	8020bce <__swbuf_r+0x2e>
 8020c0a:	2e0a      	cmp	r6, #10
 8020c0c:	d1df      	bne.n	8020bce <__swbuf_r+0x2e>
 8020c0e:	4621      	mov	r1, r4
 8020c10:	4628      	mov	r0, r5
 8020c12:	f7ff fa67 	bl	80200e4 <_fflush_r>
 8020c16:	2800      	cmp	r0, #0
 8020c18:	d0d9      	beq.n	8020bce <__swbuf_r+0x2e>
 8020c1a:	e7d6      	b.n	8020bca <__swbuf_r+0x2a>

08020c1c <__swsetup_r>:
 8020c1c:	b538      	push	{r3, r4, r5, lr}
 8020c1e:	4b29      	ldr	r3, [pc, #164]	@ (8020cc4 <__swsetup_r+0xa8>)
 8020c20:	4605      	mov	r5, r0
 8020c22:	6818      	ldr	r0, [r3, #0]
 8020c24:	460c      	mov	r4, r1
 8020c26:	b118      	cbz	r0, 8020c30 <__swsetup_r+0x14>
 8020c28:	6a03      	ldr	r3, [r0, #32]
 8020c2a:	b90b      	cbnz	r3, 8020c30 <__swsetup_r+0x14>
 8020c2c:	f7fc fd1e 	bl	801d66c <__sinit>
 8020c30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020c34:	0719      	lsls	r1, r3, #28
 8020c36:	d422      	bmi.n	8020c7e <__swsetup_r+0x62>
 8020c38:	06da      	lsls	r2, r3, #27
 8020c3a:	d407      	bmi.n	8020c4c <__swsetup_r+0x30>
 8020c3c:	2209      	movs	r2, #9
 8020c3e:	602a      	str	r2, [r5, #0]
 8020c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020c44:	81a3      	strh	r3, [r4, #12]
 8020c46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8020c4a:	e033      	b.n	8020cb4 <__swsetup_r+0x98>
 8020c4c:	0758      	lsls	r0, r3, #29
 8020c4e:	d512      	bpl.n	8020c76 <__swsetup_r+0x5a>
 8020c50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020c52:	b141      	cbz	r1, 8020c66 <__swsetup_r+0x4a>
 8020c54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8020c58:	4299      	cmp	r1, r3
 8020c5a:	d002      	beq.n	8020c62 <__swsetup_r+0x46>
 8020c5c:	4628      	mov	r0, r5
 8020c5e:	f7fe fae5 	bl	801f22c <_free_r>
 8020c62:	2300      	movs	r3, #0
 8020c64:	6363      	str	r3, [r4, #52]	@ 0x34
 8020c66:	89a3      	ldrh	r3, [r4, #12]
 8020c68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8020c6c:	81a3      	strh	r3, [r4, #12]
 8020c6e:	2300      	movs	r3, #0
 8020c70:	6063      	str	r3, [r4, #4]
 8020c72:	6923      	ldr	r3, [r4, #16]
 8020c74:	6023      	str	r3, [r4, #0]
 8020c76:	89a3      	ldrh	r3, [r4, #12]
 8020c78:	f043 0308 	orr.w	r3, r3, #8
 8020c7c:	81a3      	strh	r3, [r4, #12]
 8020c7e:	6923      	ldr	r3, [r4, #16]
 8020c80:	b94b      	cbnz	r3, 8020c96 <__swsetup_r+0x7a>
 8020c82:	89a3      	ldrh	r3, [r4, #12]
 8020c84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8020c88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8020c8c:	d003      	beq.n	8020c96 <__swsetup_r+0x7a>
 8020c8e:	4621      	mov	r1, r4
 8020c90:	4628      	mov	r0, r5
 8020c92:	f000 f84c 	bl	8020d2e <__smakebuf_r>
 8020c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020c9a:	f013 0201 	ands.w	r2, r3, #1
 8020c9e:	d00a      	beq.n	8020cb6 <__swsetup_r+0x9a>
 8020ca0:	2200      	movs	r2, #0
 8020ca2:	60a2      	str	r2, [r4, #8]
 8020ca4:	6962      	ldr	r2, [r4, #20]
 8020ca6:	4252      	negs	r2, r2
 8020ca8:	61a2      	str	r2, [r4, #24]
 8020caa:	6922      	ldr	r2, [r4, #16]
 8020cac:	b942      	cbnz	r2, 8020cc0 <__swsetup_r+0xa4>
 8020cae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8020cb2:	d1c5      	bne.n	8020c40 <__swsetup_r+0x24>
 8020cb4:	bd38      	pop	{r3, r4, r5, pc}
 8020cb6:	0799      	lsls	r1, r3, #30
 8020cb8:	bf58      	it	pl
 8020cba:	6962      	ldrpl	r2, [r4, #20]
 8020cbc:	60a2      	str	r2, [r4, #8]
 8020cbe:	e7f4      	b.n	8020caa <__swsetup_r+0x8e>
 8020cc0:	2000      	movs	r0, #0
 8020cc2:	e7f7      	b.n	8020cb4 <__swsetup_r+0x98>
 8020cc4:	200001b8 	.word	0x200001b8

08020cc8 <__ascii_wctomb>:
 8020cc8:	4603      	mov	r3, r0
 8020cca:	4608      	mov	r0, r1
 8020ccc:	b141      	cbz	r1, 8020ce0 <__ascii_wctomb+0x18>
 8020cce:	2aff      	cmp	r2, #255	@ 0xff
 8020cd0:	d904      	bls.n	8020cdc <__ascii_wctomb+0x14>
 8020cd2:	228a      	movs	r2, #138	@ 0x8a
 8020cd4:	601a      	str	r2, [r3, #0]
 8020cd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8020cda:	4770      	bx	lr
 8020cdc:	700a      	strb	r2, [r1, #0]
 8020cde:	2001      	movs	r0, #1
 8020ce0:	4770      	bx	lr

08020ce2 <__swhatbuf_r>:
 8020ce2:	b570      	push	{r4, r5, r6, lr}
 8020ce4:	460c      	mov	r4, r1
 8020ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020cea:	2900      	cmp	r1, #0
 8020cec:	b096      	sub	sp, #88	@ 0x58
 8020cee:	4615      	mov	r5, r2
 8020cf0:	461e      	mov	r6, r3
 8020cf2:	da0d      	bge.n	8020d10 <__swhatbuf_r+0x2e>
 8020cf4:	89a3      	ldrh	r3, [r4, #12]
 8020cf6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8020cfa:	f04f 0100 	mov.w	r1, #0
 8020cfe:	bf14      	ite	ne
 8020d00:	2340      	movne	r3, #64	@ 0x40
 8020d02:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8020d06:	2000      	movs	r0, #0
 8020d08:	6031      	str	r1, [r6, #0]
 8020d0a:	602b      	str	r3, [r5, #0]
 8020d0c:	b016      	add	sp, #88	@ 0x58
 8020d0e:	bd70      	pop	{r4, r5, r6, pc}
 8020d10:	466a      	mov	r2, sp
 8020d12:	f000 f8af 	bl	8020e74 <_fstat_r>
 8020d16:	2800      	cmp	r0, #0
 8020d18:	dbec      	blt.n	8020cf4 <__swhatbuf_r+0x12>
 8020d1a:	9901      	ldr	r1, [sp, #4]
 8020d1c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8020d20:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8020d24:	4259      	negs	r1, r3
 8020d26:	4159      	adcs	r1, r3
 8020d28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020d2c:	e7eb      	b.n	8020d06 <__swhatbuf_r+0x24>

08020d2e <__smakebuf_r>:
 8020d2e:	898b      	ldrh	r3, [r1, #12]
 8020d30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020d32:	079d      	lsls	r5, r3, #30
 8020d34:	4606      	mov	r6, r0
 8020d36:	460c      	mov	r4, r1
 8020d38:	d507      	bpl.n	8020d4a <__smakebuf_r+0x1c>
 8020d3a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8020d3e:	6023      	str	r3, [r4, #0]
 8020d40:	6123      	str	r3, [r4, #16]
 8020d42:	2301      	movs	r3, #1
 8020d44:	6163      	str	r3, [r4, #20]
 8020d46:	b003      	add	sp, #12
 8020d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020d4a:	ab01      	add	r3, sp, #4
 8020d4c:	466a      	mov	r2, sp
 8020d4e:	f7ff ffc8 	bl	8020ce2 <__swhatbuf_r>
 8020d52:	9f00      	ldr	r7, [sp, #0]
 8020d54:	4605      	mov	r5, r0
 8020d56:	4639      	mov	r1, r7
 8020d58:	4630      	mov	r0, r6
 8020d5a:	f7ff f8ad 	bl	801feb8 <_malloc_r>
 8020d5e:	b948      	cbnz	r0, 8020d74 <__smakebuf_r+0x46>
 8020d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020d64:	059a      	lsls	r2, r3, #22
 8020d66:	d4ee      	bmi.n	8020d46 <__smakebuf_r+0x18>
 8020d68:	f023 0303 	bic.w	r3, r3, #3
 8020d6c:	f043 0302 	orr.w	r3, r3, #2
 8020d70:	81a3      	strh	r3, [r4, #12]
 8020d72:	e7e2      	b.n	8020d3a <__smakebuf_r+0xc>
 8020d74:	89a3      	ldrh	r3, [r4, #12]
 8020d76:	6020      	str	r0, [r4, #0]
 8020d78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020d7c:	81a3      	strh	r3, [r4, #12]
 8020d7e:	9b01      	ldr	r3, [sp, #4]
 8020d80:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8020d84:	b15b      	cbz	r3, 8020d9e <__smakebuf_r+0x70>
 8020d86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020d8a:	4630      	mov	r0, r6
 8020d8c:	f000 f80c 	bl	8020da8 <_isatty_r>
 8020d90:	b128      	cbz	r0, 8020d9e <__smakebuf_r+0x70>
 8020d92:	89a3      	ldrh	r3, [r4, #12]
 8020d94:	f023 0303 	bic.w	r3, r3, #3
 8020d98:	f043 0301 	orr.w	r3, r3, #1
 8020d9c:	81a3      	strh	r3, [r4, #12]
 8020d9e:	89a3      	ldrh	r3, [r4, #12]
 8020da0:	431d      	orrs	r5, r3
 8020da2:	81a5      	strh	r5, [r4, #12]
 8020da4:	e7cf      	b.n	8020d46 <__smakebuf_r+0x18>
	...

08020da8 <_isatty_r>:
 8020da8:	b538      	push	{r3, r4, r5, lr}
 8020daa:	4d06      	ldr	r5, [pc, #24]	@ (8020dc4 <_isatty_r+0x1c>)
 8020dac:	2300      	movs	r3, #0
 8020dae:	4604      	mov	r4, r0
 8020db0:	4608      	mov	r0, r1
 8020db2:	602b      	str	r3, [r5, #0]
 8020db4:	f7e1 f980 	bl	80020b8 <_isatty>
 8020db8:	1c43      	adds	r3, r0, #1
 8020dba:	d102      	bne.n	8020dc2 <_isatty_r+0x1a>
 8020dbc:	682b      	ldr	r3, [r5, #0]
 8020dbe:	b103      	cbz	r3, 8020dc2 <_isatty_r+0x1a>
 8020dc0:	6023      	str	r3, [r4, #0]
 8020dc2:	bd38      	pop	{r3, r4, r5, pc}
 8020dc4:	2000f5e0 	.word	0x2000f5e0

08020dc8 <_lseek_r>:
 8020dc8:	b538      	push	{r3, r4, r5, lr}
 8020dca:	4d07      	ldr	r5, [pc, #28]	@ (8020de8 <_lseek_r+0x20>)
 8020dcc:	4604      	mov	r4, r0
 8020dce:	4608      	mov	r0, r1
 8020dd0:	4611      	mov	r1, r2
 8020dd2:	2200      	movs	r2, #0
 8020dd4:	602a      	str	r2, [r5, #0]
 8020dd6:	461a      	mov	r2, r3
 8020dd8:	f7e1 f979 	bl	80020ce <_lseek>
 8020ddc:	1c43      	adds	r3, r0, #1
 8020dde:	d102      	bne.n	8020de6 <_lseek_r+0x1e>
 8020de0:	682b      	ldr	r3, [r5, #0]
 8020de2:	b103      	cbz	r3, 8020de6 <_lseek_r+0x1e>
 8020de4:	6023      	str	r3, [r4, #0]
 8020de6:	bd38      	pop	{r3, r4, r5, pc}
 8020de8:	2000f5e0 	.word	0x2000f5e0

08020dec <_read_r>:
 8020dec:	b538      	push	{r3, r4, r5, lr}
 8020dee:	4d07      	ldr	r5, [pc, #28]	@ (8020e0c <_read_r+0x20>)
 8020df0:	4604      	mov	r4, r0
 8020df2:	4608      	mov	r0, r1
 8020df4:	4611      	mov	r1, r2
 8020df6:	2200      	movs	r2, #0
 8020df8:	602a      	str	r2, [r5, #0]
 8020dfa:	461a      	mov	r2, r3
 8020dfc:	f7e1 f907 	bl	800200e <_read>
 8020e00:	1c43      	adds	r3, r0, #1
 8020e02:	d102      	bne.n	8020e0a <_read_r+0x1e>
 8020e04:	682b      	ldr	r3, [r5, #0]
 8020e06:	b103      	cbz	r3, 8020e0a <_read_r+0x1e>
 8020e08:	6023      	str	r3, [r4, #0]
 8020e0a:	bd38      	pop	{r3, r4, r5, pc}
 8020e0c:	2000f5e0 	.word	0x2000f5e0

08020e10 <_sbrk_r>:
 8020e10:	b538      	push	{r3, r4, r5, lr}
 8020e12:	4d06      	ldr	r5, [pc, #24]	@ (8020e2c <_sbrk_r+0x1c>)
 8020e14:	2300      	movs	r3, #0
 8020e16:	4604      	mov	r4, r0
 8020e18:	4608      	mov	r0, r1
 8020e1a:	602b      	str	r3, [r5, #0]
 8020e1c:	f7e1 f964 	bl	80020e8 <_sbrk>
 8020e20:	1c43      	adds	r3, r0, #1
 8020e22:	d102      	bne.n	8020e2a <_sbrk_r+0x1a>
 8020e24:	682b      	ldr	r3, [r5, #0]
 8020e26:	b103      	cbz	r3, 8020e2a <_sbrk_r+0x1a>
 8020e28:	6023      	str	r3, [r4, #0]
 8020e2a:	bd38      	pop	{r3, r4, r5, pc}
 8020e2c:	2000f5e0 	.word	0x2000f5e0

08020e30 <_write_r>:
 8020e30:	b538      	push	{r3, r4, r5, lr}
 8020e32:	4d07      	ldr	r5, [pc, #28]	@ (8020e50 <_write_r+0x20>)
 8020e34:	4604      	mov	r4, r0
 8020e36:	4608      	mov	r0, r1
 8020e38:	4611      	mov	r1, r2
 8020e3a:	2200      	movs	r2, #0
 8020e3c:	602a      	str	r2, [r5, #0]
 8020e3e:	461a      	mov	r2, r3
 8020e40:	f7e1 f902 	bl	8002048 <_write>
 8020e44:	1c43      	adds	r3, r0, #1
 8020e46:	d102      	bne.n	8020e4e <_write_r+0x1e>
 8020e48:	682b      	ldr	r3, [r5, #0]
 8020e4a:	b103      	cbz	r3, 8020e4e <_write_r+0x1e>
 8020e4c:	6023      	str	r3, [r4, #0]
 8020e4e:	bd38      	pop	{r3, r4, r5, pc}
 8020e50:	2000f5e0 	.word	0x2000f5e0

08020e54 <_close_r>:
 8020e54:	b538      	push	{r3, r4, r5, lr}
 8020e56:	4d06      	ldr	r5, [pc, #24]	@ (8020e70 <_close_r+0x1c>)
 8020e58:	2300      	movs	r3, #0
 8020e5a:	4604      	mov	r4, r0
 8020e5c:	4608      	mov	r0, r1
 8020e5e:	602b      	str	r3, [r5, #0]
 8020e60:	f7e1 f90e 	bl	8002080 <_close>
 8020e64:	1c43      	adds	r3, r0, #1
 8020e66:	d102      	bne.n	8020e6e <_close_r+0x1a>
 8020e68:	682b      	ldr	r3, [r5, #0]
 8020e6a:	b103      	cbz	r3, 8020e6e <_close_r+0x1a>
 8020e6c:	6023      	str	r3, [r4, #0]
 8020e6e:	bd38      	pop	{r3, r4, r5, pc}
 8020e70:	2000f5e0 	.word	0x2000f5e0

08020e74 <_fstat_r>:
 8020e74:	b538      	push	{r3, r4, r5, lr}
 8020e76:	4d07      	ldr	r5, [pc, #28]	@ (8020e94 <_fstat_r+0x20>)
 8020e78:	2300      	movs	r3, #0
 8020e7a:	4604      	mov	r4, r0
 8020e7c:	4608      	mov	r0, r1
 8020e7e:	4611      	mov	r1, r2
 8020e80:	602b      	str	r3, [r5, #0]
 8020e82:	f7e1 f909 	bl	8002098 <_fstat>
 8020e86:	1c43      	adds	r3, r0, #1
 8020e88:	d102      	bne.n	8020e90 <_fstat_r+0x1c>
 8020e8a:	682b      	ldr	r3, [r5, #0]
 8020e8c:	b103      	cbz	r3, 8020e90 <_fstat_r+0x1c>
 8020e8e:	6023      	str	r3, [r4, #0]
 8020e90:	bd38      	pop	{r3, r4, r5, pc}
 8020e92:	bf00      	nop
 8020e94:	2000f5e0 	.word	0x2000f5e0

08020e98 <abort>:
 8020e98:	b508      	push	{r3, lr}
 8020e9a:	2006      	movs	r0, #6
 8020e9c:	f000 f848 	bl	8020f30 <raise>
 8020ea0:	2001      	movs	r0, #1
 8020ea2:	f7e1 f8a9 	bl	8001ff8 <_exit>

08020ea6 <_calloc_r>:
 8020ea6:	b570      	push	{r4, r5, r6, lr}
 8020ea8:	fba1 5402 	umull	r5, r4, r1, r2
 8020eac:	b934      	cbnz	r4, 8020ebc <_calloc_r+0x16>
 8020eae:	4629      	mov	r1, r5
 8020eb0:	f7ff f802 	bl	801feb8 <_malloc_r>
 8020eb4:	4606      	mov	r6, r0
 8020eb6:	b928      	cbnz	r0, 8020ec4 <_calloc_r+0x1e>
 8020eb8:	4630      	mov	r0, r6
 8020eba:	bd70      	pop	{r4, r5, r6, pc}
 8020ebc:	220c      	movs	r2, #12
 8020ebe:	6002      	str	r2, [r0, #0]
 8020ec0:	2600      	movs	r6, #0
 8020ec2:	e7f9      	b.n	8020eb8 <_calloc_r+0x12>
 8020ec4:	462a      	mov	r2, r5
 8020ec6:	4621      	mov	r1, r4
 8020ec8:	f7fd fad0 	bl	801e46c <memset>
 8020ecc:	e7f4      	b.n	8020eb8 <_calloc_r+0x12>

08020ece <_malloc_usable_size_r>:
 8020ece:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020ed2:	1f18      	subs	r0, r3, #4
 8020ed4:	2b00      	cmp	r3, #0
 8020ed6:	bfbc      	itt	lt
 8020ed8:	580b      	ldrlt	r3, [r1, r0]
 8020eda:	18c0      	addlt	r0, r0, r3
 8020edc:	4770      	bx	lr

08020ede <_raise_r>:
 8020ede:	291f      	cmp	r1, #31
 8020ee0:	b538      	push	{r3, r4, r5, lr}
 8020ee2:	4605      	mov	r5, r0
 8020ee4:	460c      	mov	r4, r1
 8020ee6:	d904      	bls.n	8020ef2 <_raise_r+0x14>
 8020ee8:	2316      	movs	r3, #22
 8020eea:	6003      	str	r3, [r0, #0]
 8020eec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8020ef0:	bd38      	pop	{r3, r4, r5, pc}
 8020ef2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8020ef4:	b112      	cbz	r2, 8020efc <_raise_r+0x1e>
 8020ef6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020efa:	b94b      	cbnz	r3, 8020f10 <_raise_r+0x32>
 8020efc:	4628      	mov	r0, r5
 8020efe:	f000 f831 	bl	8020f64 <_getpid_r>
 8020f02:	4622      	mov	r2, r4
 8020f04:	4601      	mov	r1, r0
 8020f06:	4628      	mov	r0, r5
 8020f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020f0c:	f000 b818 	b.w	8020f40 <_kill_r>
 8020f10:	2b01      	cmp	r3, #1
 8020f12:	d00a      	beq.n	8020f2a <_raise_r+0x4c>
 8020f14:	1c59      	adds	r1, r3, #1
 8020f16:	d103      	bne.n	8020f20 <_raise_r+0x42>
 8020f18:	2316      	movs	r3, #22
 8020f1a:	6003      	str	r3, [r0, #0]
 8020f1c:	2001      	movs	r0, #1
 8020f1e:	e7e7      	b.n	8020ef0 <_raise_r+0x12>
 8020f20:	2100      	movs	r1, #0
 8020f22:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020f26:	4620      	mov	r0, r4
 8020f28:	4798      	blx	r3
 8020f2a:	2000      	movs	r0, #0
 8020f2c:	e7e0      	b.n	8020ef0 <_raise_r+0x12>
	...

08020f30 <raise>:
 8020f30:	4b02      	ldr	r3, [pc, #8]	@ (8020f3c <raise+0xc>)
 8020f32:	4601      	mov	r1, r0
 8020f34:	6818      	ldr	r0, [r3, #0]
 8020f36:	f7ff bfd2 	b.w	8020ede <_raise_r>
 8020f3a:	bf00      	nop
 8020f3c:	200001b8 	.word	0x200001b8

08020f40 <_kill_r>:
 8020f40:	b538      	push	{r3, r4, r5, lr}
 8020f42:	4d07      	ldr	r5, [pc, #28]	@ (8020f60 <_kill_r+0x20>)
 8020f44:	2300      	movs	r3, #0
 8020f46:	4604      	mov	r4, r0
 8020f48:	4608      	mov	r0, r1
 8020f4a:	4611      	mov	r1, r2
 8020f4c:	602b      	str	r3, [r5, #0]
 8020f4e:	f7e1 f841 	bl	8001fd4 <_kill>
 8020f52:	1c43      	adds	r3, r0, #1
 8020f54:	d102      	bne.n	8020f5c <_kill_r+0x1c>
 8020f56:	682b      	ldr	r3, [r5, #0]
 8020f58:	b103      	cbz	r3, 8020f5c <_kill_r+0x1c>
 8020f5a:	6023      	str	r3, [r4, #0]
 8020f5c:	bd38      	pop	{r3, r4, r5, pc}
 8020f5e:	bf00      	nop
 8020f60:	2000f5e0 	.word	0x2000f5e0

08020f64 <_getpid_r>:
 8020f64:	f7e1 b82e 	b.w	8001fc4 <_getpid>

08020f68 <_init>:
 8020f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020f6a:	bf00      	nop
 8020f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020f6e:	bc08      	pop	{r3}
 8020f70:	469e      	mov	lr, r3
 8020f72:	4770      	bx	lr

08020f74 <_fini>:
 8020f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020f76:	bf00      	nop
 8020f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020f7a:	bc08      	pop	{r3}
 8020f7c:	469e      	mov	lr, r3
 8020f7e:	4770      	bx	lr
