[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "clk",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Input",
                "name": "rst",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Input",
                "name": "enable",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Input",
                "name": "rmode",
                "range": {
                    "lsb": 0,
                    "msb": 1
                },
                "type": "std_logic_vector"
            },
            {
                "direction": "Input",
                "name": "fpu_op",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "std_logic_vector"
            },
            {
                "direction": "Input",
                "name": "opa",
                "range": {
                    "lsb": 0,
                    "msb": 63
                },
                "type": "std_logic_vector"
            },
            {
                "direction": "Input",
                "name": "opb",
                "range": {
                    "lsb": 0,
                    "msb": 63
                },
                "type": "std_logic_vector"
            },
            {
                "direction": "Output",
                "name": "out_fp",
                "range": {
                    "lsb": 0,
                    "msb": 63
                },
                "type": "std_logic_vector"
            },
            {
                "direction": "Output",
                "name": "ready",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Output",
                "name": "underflow",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Output",
                "name": "overflow",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Output",
                "name": "inexact",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Output",
                "name": "exception",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            },
            {
                "direction": "Output",
                "name": "invalid",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_logic"
            }
        ],
        "topModule": "fpu_double"
    }
]
