{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 16:33:53 2015 " "Info: Processing started: Thu Feb 05 16:33:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zGPU -c zGPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zGPU -c zGPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Info (12022): Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info (12023): Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info (12022): Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info (12023): Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Info (12023): Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Info (12022): Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Info (12023): Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftblock.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file shiftblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shiftBlock " "Info (12023): Found entity 1: shiftBlock" {  } { { "shiftBlock.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/shiftBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Info (12022): Found design unit 1: lpm_clshift1-SYN" {  } { { "lpm_clshift1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Info (12023): Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_clshift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift2-SYN " "Info (12022): Found design unit 1: lpm_clshift2-SYN" {  } { { "lpm_clshift2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift2 " "Info (12023): Found entity 1: lpm_clshift2" {  } { { "lpm_clshift2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info (12022): Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info (12023): Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info (12022): Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info (12023): Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseblock.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file bitwiseblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseBlock-struc " "Info (12022): Found design unit 1: bitwiseBlock-struc" {  } { { "bitwiseBlock.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/bitwiseBlock.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseBlock " "Info (12023): Found entity 1: bitwiseBlock" {  } { { "bitwiseBlock.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/bitwiseBlock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Info (12022): Found design unit 1: lpm_mux3-SYN" {  } { { "lpm_mux3.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info (12023): Found entity 1: lpm_mux3" {  } { { "lpm_mux3.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vwd_ff.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file vwd_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_VHDL-Behavioral " "Info (12022): Found design unit 1: D_FF_VHDL-Behavioral" {  } { { "vwd_ff.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/vwd_ff.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_VHDL " "Info (12023): Found entity 1: D_FF_VHDL" {  } { { "vwd_ff.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/vwd_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addercomputecarry.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file addercomputecarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderComputeCarry-struc " "Info (12022): Found design unit 1: adderComputeCarry-struc" {  } { { "adderComputeCarry.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/adderComputeCarry.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adderComputeCarry " "Info (12023): Found entity 1: adderComputeCarry" {  } { { "adderComputeCarry.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/adderComputeCarry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info (12023): Found entity 1: core" {  } { { "core.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/core.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threadmem.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file threadmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 threadMem " "Info (12023): Found entity 1: threadMem" {  } { { "threadMem.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/threadMem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coreram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file coreram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coreram-SYN " "Info (12022): Found design unit 1: coreram-SYN" {  } { { "coreram.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/coreram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coreram " "Info (12023): Found entity 1: coreram" {  } { { "coreram.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/coreram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Info (12022): Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info (12023): Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub2-SYN " "Info (12022): Found design unit 1: lpm_add_sub2-SYN" {  } { { "lpm_add_sub2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub2 " "Info (12023): Found entity 1: lpm_add_sub2" {  } { { "lpm_add_sub2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multignd.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file multignd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTI_GND-Behavioral " "Info (12022): Found design unit 1: MULTI_GND-Behavioral" {  } { { "multignd.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/multignd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MULTI_GND " "Info (12023): Found entity 1: MULTI_GND" {  } { { "multignd.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/multignd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regile.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file regile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regile " "Info (12023): Found entity 1: regile" {  } { { "regile.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/regile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregmem.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pcregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcregmem-SYN " "Info (12022): Found design unit 1: pcregmem-SYN" {  } { { "PCregmem.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/PCregmem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PCregmem " "Info (12023): Found entity 1: PCregmem" {  } { { "PCregmem.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/PCregmem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub3.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub3-SYN " "Info (12022): Found design unit 1: lpm_add_sub3-SYN" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub3 " "Info (12023): Found entity 1: lpm_add_sub3" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpregmem.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file gpregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpregmem-SYN " "Info (12022): Found design unit 1: gpregmem-SYN" {  } { { "GPregmem.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/GPregmem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GPregmem " "Info (12023): Found entity 1: GPregmem" {  } { { "GPregmem.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/GPregmem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flop16x16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file flop16x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flop16xN-Behavioral " "Info (12022): Found design unit 1: Flop16xN-Behavioral" {  } { { "flop16x16.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/flop16x16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Flop16xN " "Info (12023): Found entity 1: Flop16xN" {  } { { "flop16x16.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/flop16x16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub4.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub4-SYN " "Info (12022): Found design unit 1: lpm_add_sub4-SYN" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub4 " "Info (12023): Found entity 1: lpm_add_sub4" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_decode1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Info (12022): Found design unit 1: lpm_decode1-SYN" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_decode1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info (12023): Found entity 1: lpm_decode1" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Info (12022): Found design unit 1: lpm_mux5-SYN" {  } { { "lpm_mux5.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux5.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info (12023): Found entity 1: lpm_mux5" {  } { { "lpm_mux5.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub5.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub5-SYN " "Info (12022): Found design unit 1: lpm_add_sub5-SYN" {  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub5.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub5 " "Info (12023): Found entity 1: lpm_add_sub5" {  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux6.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Info (12022): Found design unit 1: lpm_mux6-SYN" {  } { { "lpm_mux6.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info (12023): Found entity 1: lpm_mux6" {  } { { "lpm_mux6.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend8_16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file signextend8_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend8_16-Behavioral " "Info (12022): Found design unit 1: signextend8_16-Behavioral" {  } { { "signextend8_16.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/signextend8_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signextend8_16 " "Info (12023): Found entity 1: signextend8_16" {  } { { "signextend8_16.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/signextend8_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux7.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Info (12022): Found design unit 1: lpm_mux7-SYN" {  } { { "lpm_mux7.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux7.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info (12023): Found entity 1: lpm_mux7" {  } { { "lpm_mux7.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub6.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub6-SYN " "Info (12022): Found design unit 1: lpm_add_sub6-SYN" {  } { { "lpm_add_sub6.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub6.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub6 " "Info (12023): Found entity 1: lpm_add_sub6" {  } { { "lpm_add_sub6.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux8.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Info (12022): Found design unit 1: lpm_mux8-SYN" {  } { { "lpm_mux8.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Info (12023): Found entity 1: lpm_mux8" {  } { { "lpm_mux8.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode4_2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file encode4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encode4_2-Behavioral " "Info (12022): Found design unit 1: encode4_2-Behavioral" {  } { { "encode4_2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/encode4_2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 encode4_2 " "Info (12023): Found entity 1: encode4_2" {  } { { "encode4_2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/encode4_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info (12022): Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info (12023): Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Info (12022): Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info (12023): Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Info (12022): Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Info (12023): Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant3.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant3-SYN " "Info (12022): Found design unit 1: lpm_constant3-SYN" {  } { { "lpm_constant3.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Info (12023): Found entity 1: lpm_constant3" {  } { { "lpm_constant3.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant4.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-SYN " "Info (12022): Found design unit 1: lpm_constant4-SYN" {  } { { "lpm_constant4.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Info (12023): Found entity 1: lpm_constant4" {  } { { "lpm_constant4.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant5.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant5-SYN " "Info (12022): Found design unit 1: lpm_constant5-SYN" {  } { { "lpm_constant5.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant5.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Info (12023): Found entity 1: lpm_constant5" {  } { { "lpm_constant5.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trom.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file trom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trom-SYN " "Info (12022): Found design unit 1: trom-SYN" {  } { { "trom.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/trom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 trom " "Info (12023): Found entity 1: trom" {  } { { "trom.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/trom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info (12022): Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info (12023): Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux9.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Info (12022): Found design unit 1: lpm_mux9-SYN" {  } { { "lpm_mux9.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux9.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Info (12023): Found entity 1: lpm_mux9" {  } { { "lpm_mux9.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecoderStage2-Behavioral " "Info (12022): Found design unit 1: InstructionDecoderStage2-Behavioral" {  } { { "ID.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ID.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoderStage2 " "Info (12023): Found entity 1: InstructionDecoderStage2" {  } { { "ID.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file id0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecoderStage1-Behavioral " "Info (12022): Found design unit 1: InstructionDecoderStage1-Behavioral" {  } { { "ID0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ID0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoderStage1 " "Info (12023): Found entity 1: InstructionDecoderStage1" {  } { { "ID0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ID0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux10.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Info (12022): Found design unit 1: lpm_mux10-SYN" {  } { { "lpm_mux10.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux10.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Info (12023): Found entity 1: lpm_mux10" {  } { { "lpm_mux10.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant6.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant6-SYN " "Info (12022): Found design unit 1: lpm_constant6-SYN" {  } { { "lpm_constant6.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant6.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant6 " "Info (12023): Found entity 1: lpm_constant6" {  } { { "lpm_constant6.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux11.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux11-SYN " "Info (12022): Found design unit 1: lpm_mux11-SYN" {  } { { "lpm_mux11.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux11.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux11 " "Info (12023): Found entity 1: lpm_mux11" {  } { { "lpm_mux11.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux11.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux12.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux12-SYN " "Info (12022): Found design unit 1: lpm_mux12-SYN" {  } { { "lpm_mux12.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux12.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux12 " "Info (12023): Found entity 1: lpm_mux12" {  } { { "lpm_mux12.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux12.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux13.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux13-SYN " "Info (12022): Found design unit 1: lpm_mux13-SYN" {  } { { "lpm_mux13.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux13.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux13 " "Info (12023): Found entity 1: lpm_mux13" {  } { { "lpm_mux13.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux13.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant7.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant7-SYN " "Info (12022): Found design unit 1: lpm_constant7-SYN" {  } { { "lpm_constant7.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant7.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant7 " "Info (12023): Found entity 1: lpm_constant7" {  } { { "lpm_constant7.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub7.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub7-SYN " "Info (12022): Found design unit 1: lpm_add_sub7-SYN" {  } { { "lpm_add_sub7.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub7.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub7 " "Info (12023): Found entity 1: lpm_add_sub7" {  } { { "lpm_add_sub7.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant8.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant8-SYN " "Info (12022): Found design unit 1: lpm_constant8-SYN" {  } { { "lpm_constant8.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant8.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant8 " "Info (12023): Found entity 1: lpm_constant8" {  } { { "lpm_constant8.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux14.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux14-SYN " "Info (12022): Found design unit 1: lpm_mux14-SYN" {  } { { "lpm_mux14.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux14.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux14 " "Info (12023): Found entity 1: lpm_mux14" {  } { { "lpm_mux14.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux14.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux15.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux15-SYN " "Info (12022): Found design unit 1: lpm_mux15-SYN" {  } { { "lpm_mux15.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux15.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux15 " "Info (12023): Found entity 1: lpm_mux15" {  } { { "lpm_mux15.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux15.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant9.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant9-SYN " "Info (12022): Found design unit 1: lpm_constant9-SYN" {  } { { "lpm_constant9.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant9.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant9 " "Info (12023): Found entity 1: lpm_constant9" {  } { { "lpm_constant9.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_constant9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idrom.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file idrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idrom-SYN " "Info (12022): Found design unit 1: idrom-SYN" {  } { { "idrom.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/idrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 idrom " "Info (12023): Found entity 1: idrom" {  } { { "idrom.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/idrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info (12022): Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_counter1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info (12023): Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coretest.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file coretest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 coreTest " "Info (12023): Found entity 1: coreTest" {  } { { "coreTest.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/coreTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_abs.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file z_abs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_ABS-Behavioral " "Info (12022): Found design unit 1: Z_ABS-Behavioral" {  } { { "Z_ABS.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/Z_ABS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Z_ABS " "Info (12023): Found entity 1: Z_ABS" {  } { { "Z_ABS.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/Z_ABS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info (12022): Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info (12023): Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info (12022): Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_counter2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info (12023): Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info (12127): Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_VHDL D_FF_VHDL:inst2 " "Info (12128): Elaborating entity \"D_FF_VHDL\" for hierarchy \"D_FF_VHDL:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 192 1544 1840 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseBlock bitwiseBlock:inst5 " "Info (12128): Elaborating entity \"bitwiseBlock\" for hierarchy \"bitwiseBlock:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 272 1192 1368 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 lpm_mux7:inst6 " "Info (12128): Elaborating entity \"lpm_mux7\" for hierarchy \"lpm_mux7:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 536 1016 1160 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux7:inst6\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux7:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux7.vhd" "LPM_MUX_component" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux7.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux7:inst6\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"lpm_mux7:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux7.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux7.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux7:inst6\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"lpm_mux7:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info (12134): Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux7.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux7.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p7e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p7e " "Info (12023): Found entity 1: mux_p7e" {  } { { "db/mux_p7e.tdf" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/mux_p7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p7e lpm_mux7:inst6\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated " "Info (12128): Elaborating entity \"mux_p7e\" for hierarchy \"lpm_mux7:inst6\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:inst " "Info (12128): Elaborating entity \"pipeline\" for hierarchy \"pipeline:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 272 808 976 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderComputeCarry pipeline:inst\|adderComputeCarry:inst11 " "Info (12128): Elaborating entity \"adderComputeCarry\" for hierarchy \"pipeline:inst\|adderComputeCarry:inst11\"" {  } { { "pipeline.bdf" "inst11" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/pipeline.bdf" { { 544 1016 1144 672 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 pipeline:inst\|lpm_add_sub1:inst " "Info (12128): Elaborating entity \"lpm_add_sub1\" for hierarchy \"pipeline:inst\|lpm_add_sub1:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/pipeline.bdf" { { 296 728 888 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pipeline:inst\|lpm_add_sub1:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"pipeline:inst\|lpm_add_sub1:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub1.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:inst\|lpm_add_sub1:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12130): Elaborated megafunction instantiation \"pipeline:inst\|lpm_add_sub1:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub1.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:inst\|lpm_add_sub1:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Info (12133): Instantiated megafunction \"pipeline:inst\|lpm_add_sub1:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info (12134): Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info (12134): Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info (12134): Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info (12134): Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info (12134): Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_add_sub1.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lqg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lqg " "Info (12023): Found entity 1: add_sub_lqg" {  } { { "db/add_sub_lqg.tdf" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/add_sub_lqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lqg pipeline:inst\|lpm_add_sub1:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_lqg:auto_generated " "Info (12128): Elaborating entity \"add_sub_lqg\" for hierarchy \"pipeline:inst\|lpm_add_sub1:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_lqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 pipeline:inst\|lpm_mux0:inst1 " "Info (12128): Elaborating entity \"lpm_mux0\" for hierarchy \"pipeline:inst\|lpm_mux0:inst1\"" {  } { { "pipeline.bdf" "inst1" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/pipeline.bdf" { { 344 448 528 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX pipeline:inst\|lpm_mux0:inst1\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"pipeline:inst\|lpm_mux0:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:inst\|lpm_mux0:inst1\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"pipeline:inst\|lpm_mux0:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:inst\|lpm_mux0:inst1\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"pipeline:inst\|lpm_mux0:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info (12134): Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux0.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7e " "Info (12023): Found entity 1: mux_i7e" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/mux_i7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i7e pipeline:inst\|lpm_mux0:inst1\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated " "Info (12128): Elaborating entity \"mux_i7e\" for hierarchy \"pipeline:inst\|lpm_mux0:inst1\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftBlock shiftBlock:inst4 " "Info (12128): Elaborating entity \"shiftBlock\" for hierarchy \"shiftBlock:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 544 424 656 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 shiftBlock:inst4\|lpm_clshift1:inst " "Info (12128): Elaborating entity \"lpm_clshift1\" for hierarchy \"shiftBlock:inst4\|lpm_clshift1:inst\"" {  } { { "shiftBlock.bdf" "inst" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/shiftBlock.bdf" { { 336 680 856 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift shiftBlock:inst4\|lpm_clshift1:inst\|lpm_clshift:LPM_CLSHIFT_component " "Info (12128): Elaborating entity \"lpm_clshift\" for hierarchy \"shiftBlock:inst4\|lpm_clshift1:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift1.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "shiftBlock:inst4\|lpm_clshift1:inst\|lpm_clshift:LPM_CLSHIFT_component " "Info (12130): Elaborated megafunction instantiation \"shiftBlock:inst4\|lpm_clshift1:inst\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift1.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shiftBlock:inst4\|lpm_clshift1:inst\|lpm_clshift:LPM_CLSHIFT_component " "Info (12133): Instantiated megafunction \"shiftBlock:inst4\|lpm_clshift1:inst\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Info (12134): Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 3 " "Info (12134): Parameter \"lpm_widthdist\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift1.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift1.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_qee.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_qee " "Info (12023): Found entity 1: lpm_clshift_qee" {  } { { "db/lpm_clshift_qee.tdf" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/lpm_clshift_qee.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_qee shiftBlock:inst4\|lpm_clshift1:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_qee:auto_generated " "Info (12128): Elaborating entity \"lpm_clshift_qee\" for hierarchy \"shiftBlock:inst4\|lpm_clshift1:inst\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_qee:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift2 shiftBlock:inst4\|lpm_clshift2:inst5 " "Info (12128): Elaborating entity \"lpm_clshift2\" for hierarchy \"shiftBlock:inst4\|lpm_clshift2:inst5\"" {  } { { "shiftBlock.bdf" "inst5" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/shiftBlock.bdf" { { 448 680 856 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift shiftBlock:inst4\|lpm_clshift2:inst5\|lpm_clshift:LPM_CLSHIFT_component " "Info (12128): Elaborating entity \"lpm_clshift\" for hierarchy \"shiftBlock:inst4\|lpm_clshift2:inst5\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift2.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "shiftBlock:inst4\|lpm_clshift2:inst5\|lpm_clshift:LPM_CLSHIFT_component " "Info (12130): Elaborated megafunction instantiation \"shiftBlock:inst4\|lpm_clshift2:inst5\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift2.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shiftBlock:inst4\|lpm_clshift2:inst5\|lpm_clshift:LPM_CLSHIFT_component " "Info (12133): Instantiated megafunction \"shiftBlock:inst4\|lpm_clshift2:inst5\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Info (12134): Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 3 " "Info (12134): Parameter \"lpm_widthdist\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift2.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_lsd.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_lsd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_lsd " "Info (12023): Found entity 1: lpm_clshift_lsd" {  } { { "db/lpm_clshift_lsd.tdf" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/lpm_clshift_lsd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_lsd shiftBlock:inst4\|lpm_clshift2:inst5\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_lsd:auto_generated " "Info (12128): Elaborating entity \"lpm_clshift_lsd\" for hierarchy \"shiftBlock:inst4\|lpm_clshift2:inst5\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_lsd:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 shiftBlock:inst4\|lpm_mux2:inst1 " "Info (12128): Elaborating entity \"lpm_mux2\" for hierarchy \"shiftBlock:inst4\|lpm_mux2:inst1\"" {  } { { "shiftBlock.bdf" "inst1" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/shiftBlock.bdf" { { 272 1072 1216 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX shiftBlock:inst4\|lpm_mux2:inst1\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"shiftBlock:inst4\|lpm_mux2:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux2.vhd" "LPM_MUX_component" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux2.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "shiftBlock:inst4\|lpm_mux2:inst1\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"shiftBlock:inst4\|lpm_mux2:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux2.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shiftBlock:inst4\|lpm_mux2:inst1\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"shiftBlock:inst4\|lpm_mux2:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info (12134): Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info (12134): Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_mux2.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s7e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_s7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s7e " "Info (12023): Found entity 1: mux_s7e" {  } { { "db/mux_s7e.tdf" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/mux_s7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s7e shiftBlock:inst4\|lpm_mux2:inst1\|LPM_MUX:LPM_MUX_component\|mux_s7e:auto_generated " "Info (12128): Elaborating entity \"mux_s7e\" for hierarchy \"shiftBlock:inst4\|lpm_mux2:inst1\|LPM_MUX:LPM_MUX_component\|mux_s7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 shiftBlock:inst4\|lpm_clshift0:inst2 " "Info (12128): Elaborating entity \"lpm_clshift0\" for hierarchy \"shiftBlock:inst4\|lpm_clshift0:inst2\"" {  } { { "shiftBlock.bdf" "inst2" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/shiftBlock.bdf" { { 224 680 856 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift shiftBlock:inst4\|lpm_clshift0:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Info (12128): Elaborating entity \"lpm_clshift\" for hierarchy \"shiftBlock:inst4\|lpm_clshift0:inst2\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "shiftBlock:inst4\|lpm_clshift0:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Info (12130): Elaborated megafunction instantiation \"shiftBlock:inst4\|lpm_clshift0:inst2\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shiftBlock:inst4\|lpm_clshift0:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Info (12133): Instantiated megafunction \"shiftBlock:inst4\|lpm_clshift0:inst2\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Info (12134): Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 3 " "Info (12134): Parameter \"lpm_widthdist\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift0.vhd" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/lpm_clshift0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_4gc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_4gc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_4gc " "Info (12023): Found entity 1: lpm_clshift_4gc" {  } { { "db/lpm_clshift_4gc.tdf" "" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/db/lpm_clshift_4gc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_4gc shiftBlock:inst4\|lpm_clshift0:inst2\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_4gc:auto_generated " "Info (12128): Elaborating entity \"lpm_clshift_4gc\" for hierarchy \"shiftBlock:inst4\|lpm_clshift0:inst2\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_4gc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Info (21057): Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Info (21058): Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info (21059): Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Info (21061): Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Info: Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 16:34:00 2015 " "Info: Processing ended: Thu Feb 05 16:34:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 16:34:01 2015 " "Info: Processing started: Thu Feb 05 16:34:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zGPU -c zGPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off zGPU -c zGPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "zGPU EP4CE115F29C7 " "Info (119006): Selected device EP4CE115F29C7 for design \"zGPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info (176445): Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info (176445): Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info (176445): Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info (176445): Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info (176445): Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info (176445): Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info (176445): Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info (176445): Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info (176445): Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 458 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 460 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 462 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 464 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 466 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 51 " "Critical Warning (169085): No exact pin location assignment(s) for 49 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[18\] " "Info (169086): Pin ALUOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[18] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 40 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[17\] " "Info (169086): Pin ALUOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[17] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 41 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[16\] " "Info (169086): Pin ALUOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[16] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 42 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[15\] " "Info (169086): Pin ALUOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[15] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 43 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[14\] " "Info (169086): Pin ALUOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[14] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 44 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[13\] " "Info (169086): Pin ALUOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[13] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 45 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[12\] " "Info (169086): Pin ALUOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[12] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 46 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[11\] " "Info (169086): Pin ALUOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[11] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 47 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[10\] " "Info (169086): Pin ALUOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[10] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 48 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[9\] " "Info (169086): Pin ALUOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[9] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 49 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[8\] " "Info (169086): Pin ALUOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[8] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 50 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[7\] " "Info (169086): Pin ALUOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[7] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 51 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[6\] " "Info (169086): Pin ALUOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[6] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 52 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[5\] " "Info (169086): Pin ALUOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[5] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 53 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[4\] " "Info (169086): Pin ALUOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[4] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 54 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[3\] " "Info (169086): Pin ALUOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[3] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 55 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[2\] " "Info (169086): Pin ALUOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[2] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 56 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[1\] " "Info (169086): Pin ALUOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[1] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 57 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[0\] " "Info (169086): Pin ALUOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUOut[0] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 216 1904 2080 232 "ALUOut" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 58 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[24\] " "Info (169086): Pin ALUCtrl\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[24] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 64 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[23\] " "Info (169086): Pin ALUCtrl\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[23] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 65 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[22\] " "Info (169086): Pin ALUCtrl\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[22] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[21\] " "Info (169086): Pin ALUCtrl\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[21] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 67 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[20\] " "Info (169086): Pin ALUCtrl\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[20] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 68 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[19\] " "Info (169086): Pin ALUCtrl\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[19] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 69 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[18\] " "Info (169086): Pin ALUCtrl\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[18] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 70 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[17\] " "Info (169086): Pin ALUCtrl\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[17] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 71 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[5\] " "Info (169086): Pin ALUCtrl\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[5] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 83 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[3\] " "Info (169086): Pin ALUCtrl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[3] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 85 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[12\] " "Info (169086): Pin ALUCtrl\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[12] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 76 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[10\] " "Info (169086): Pin ALUCtrl\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[10] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 78 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[2\] " "Info (169086): Pin ALUCtrl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[2] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 86 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[11\] " "Info (169086): Pin ALUCtrl\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[11] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 77 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[8\] " "Info (169086): Pin ALUCtrl\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[8] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 80 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[6\] " "Info (169086): Pin ALUCtrl\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[6] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 82 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[7\] " "Info (169086): Pin ALUCtrl\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[7] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 81 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[4\] " "Info (169086): Pin ALUCtrl\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[4] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 84 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[9\] " "Info (169086): Pin ALUCtrl\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[9] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 79 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[1\] " "Info (169086): Pin ALUCtrl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[1] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 87 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[0\] " "Info (169086): Pin ALUCtrl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[0] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 88 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[13\] " "Info (169086): Pin ALUCtrl\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[13] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 75 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[14\] " "Info (169086): Pin ALUCtrl\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[14] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 74 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[16\] " "Info (169086): Pin ALUCtrl\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[16] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 72 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[29\] " "Info (169086): Pin ALUCtrl\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[29] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 59 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[25\] " "Info (169086): Pin ALUCtrl\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[25] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[26\] " "Info (169086): Pin ALUCtrl\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[26] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[27\] " "Info (169086): Pin ALUCtrl\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[27] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[15\] " "Info (169086): Pin ALUCtrl\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[15] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 73 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtrl\[28\] " "Info (169086): Pin ALUCtrl\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ALUCtrl[28] } } } { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 232 56 232 248 "ALUCtrl" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtrl[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 60 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zGPU.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'zGPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALU.bdf" "" { Schematic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/ALU.bdf" { { 256 56 232 272 "clk" "" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/" { { 0 { 0 ""} 0 423 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 30 19 0 " "Info (176211): Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 30 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning (15706): Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning (15706): Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning (15706): Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning (15706): Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning (15706): Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning (15706): Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning (15706): Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning (15706): Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning (15706): Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning (15706): Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning (15706): Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning (15706): Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning (15706): Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning (15706): Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning (15706): Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning (15706): Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y24 X33_Y36 " "Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/zGPU.fit.smsg " "Info (144001): Generated suppressed messages file C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/zGPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Info: Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 16:34:11 2015 " "Info: Processing ended: Thu Feb 05 16:34:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 16:34:12 2015 " "Info: Processing started: Thu Feb 05 16:34:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta zGPU -c zGPU " "Info: Command: quartus_sta zGPU -c zGPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 16:34:12 2015 " "Info: Processing started: Thu Feb 05 16:34:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off zGPU -c zGPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off zGPU -c zGPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zGPU.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'zGPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info (332105): create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info (332140): No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -27.415 clk  " "Info (332119):    -3.000       -27.415 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info (332140): No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -27.415 clk  " "Info (332119):    -3.000       -27.415 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -23.151 clk  " "Info (332119):    -3.000       -23.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Info: Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 16:34:16 2015 " "Info: Processing ended: Thu Feb 05 16:34:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Info: Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 16:34:17 2015 " "Info: Processing ended: Thu Feb 05 16:34:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 16:34:18 2015 " "Info: Processing started: Thu Feb 05 16:34:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off zGPU -c zGPU " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off zGPU -c zGPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "zGPU_7_1200mv_85c_slow.vho C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/ simulation " "Info (204019): Generated file zGPU_7_1200mv_85c_slow.vho in folder \"C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "zGPU_7_1200mv_0c_slow.vho C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/ simulation " "Info (204019): Generated file zGPU_7_1200mv_0c_slow.vho in folder \"C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "zGPU_min_1200mv_0c_fast.vho C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/ simulation " "Info (204019): Generated file zGPU_min_1200mv_0c_fast.vho in folder \"C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "zGPU.vho C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/ simulation " "Info (204019): Generated file zGPU.vho in folder \"C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "zGPU_7_1200mv_85c_vhd_slow.sdo C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/ simulation " "Info (204019): Generated file zGPU_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "zGPU_7_1200mv_0c_vhd_slow.sdo C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/ simulation " "Info (204019): Generated file zGPU_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "zGPU_min_1200mv_0c_vhd_fast.sdo C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/ simulation " "Info (204019): Generated file zGPU_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "zGPU_vhd.sdo C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/ simulation " "Info (204019): Generated file zGPU_vhd.sdo in folder \"C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Info: Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 16:34:19 2015 " "Info: Processing ended: Thu Feb 05 16:34:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 16:34:20 2015 " "Info: Processing started: Thu Feb 05 16:34:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/11.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui zGPU zGPU " "Info: Command: quartus_sh -t c:/altera/11.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui zGPU zGPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui zGPU zGPU " "Info: Quartus(args): --block_on_gui zGPU zGPU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path." {  } {  } 0 0 "Error: Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path." 0 0 "" 0 -1}
{ "Error" "0" "" "Error: You can specify the path in the EDA Tool Options page of the Options dialog box or using the Tcl command set_user_option." {  } {  } 0 0 "Error: You can specify the path in the EDA Tool Options page of the Options dialog box or using the Tcl command set_user_option." 0 0 "" 0 -1}
{ "Error" "0" "" "Error: Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path." {  } {  } 0 0 "Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path." 0 0 "" 0 -1}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/zGPU_nativelink_simulation.rpt" {  } { { "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/zGPU_nativelink_simulation.rpt" "0" { Text "C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/zGPU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Zamaster/Academic/Fall2014/EmbeddedSystems/GPU/zGPU_nativelink_simulation.rpt" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1  25 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 1 error, 25 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
