
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 1.67

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock adc_clk
   0.53 source latency cnb.average_counter_r[3]$_DFF_PN0_/CLK ^
  -0.46 target latency cnb.data_register_r[2]$_DFFE_PN0P_/CLK ^
  -0.02 CRPR
--------------
   0.04 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: cnb.average_counter_r[0]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.average_counter_r[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ a_clk_dig_in (in)
                                         a_clk_dig_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.06    0.15    0.21    0.21 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_0_a_clk_dig_in (net)
                  0.15    0.00    0.21 ^ clkbuf_2_0__f_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.08    0.18    0.26    0.47 ^ clkbuf_2_0__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_2_0__leaf_a_clk_dig_in (net)
                  0.18    0.00    0.47 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
     4    0.04    0.17    0.68    1.15 ^ cnb.average_counter_r[0]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                         cnb.average_counter_r[0] (net)
                  0.17    0.00    1.15 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.00    0.09    0.07    1.22 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         cnb.next_average_counter_w[0] (net)
                  0.09    0.00    1.22 v cnb.average_counter_r[0]$_DFF_PN1_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  1.22   data arrival time

                          0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ a_clk_dig_in (in)
                                         a_clk_dig_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.06    0.15    0.23    0.23 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_0_a_clk_dig_in (net)
                  0.15    0.00    0.23 ^ clkbuf_2_0__f_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.08    0.18    0.28    0.52 ^ clkbuf_2_0__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_2_0__leaf_a_clk_dig_in (net)
                  0.18    0.00    0.52 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                         -0.05    0.47   clock reconvergence pessimism
                          0.04    0.51   library hold time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  0.71   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ a_clk_dig_in (in)
                                         a_clk_dig_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.06    0.15    0.23    0.23 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_0_a_clk_dig_in (net)
                  0.15    0.00    0.23 ^ clkbuf_2_0__f_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.08    0.18    0.28    0.52 ^ clkbuf_2_0__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_2_0__leaf_a_clk_dig_in (net)
                  0.18    0.00    0.52 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.05    0.42    1.00    1.52 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         cnb.sampled_avg_control_r[0] (net)
                  0.42    0.00    1.52 ^ _0628_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     3    0.03    0.26    0.23    1.75 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _0168_ (net)
                  0.26    0.00    1.75 v _0629_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     2    0.02    0.18    0.43    2.18 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _0020_ (net)
                  0.18    0.00    2.18 v _1345_/A (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     1    0.01    0.14    0.50    2.68 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0022_ (net)
                  0.14    0.00    2.68 ^ _0678_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.16    0.11    2.79 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0214_ (net)
                  0.16    0.00    2.79 v _0680_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     2    0.03    0.49    0.37    3.17 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _0216_ (net)
                  0.49    0.00    3.17 ^ _0683_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.04    0.28    0.20    3.36 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                         _0219_ (net)
                  0.28    0.00    3.36 v _0691_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_4)
     1    0.02    0.14    0.41    3.77 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
                                         _0227_ (net)
                  0.14    0.00    3.77 v _0693_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
    18    0.16    1.32    0.88    4.65 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                                         _0229_ (net)
                  1.32    0.00    4.66 ^ _0714_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.47    0.29    4.95 v _0714_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0058_ (net)
                  0.47    0.00    4.95 v _0842_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.02    0.15    0.45    5.41 v _0842_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0051_ (net)
                  0.15    0.00    5.41 v _1357_/B (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     3    0.02    0.20    0.42    5.83 v _1357_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0053_ (net)
                  0.20    0.00    5.83 v _0899_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     2    0.02    0.12    0.28    6.11 v _0899_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _0392_ (net)
                  0.12    0.00    6.11 v _0900_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.53    0.45    6.56 ^ _0900_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _0393_ (net)
                  0.53    0.00    6.56 ^ _0904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.27    0.17    6.72 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0397_ (net)
                  0.27    0.00    6.73 v _0916_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.01    0.10    0.33    7.06 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0407_ (net)
                  0.10    0.00    7.06 v _0917_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     4    0.03    0.92    0.67    7.73 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0408_ (net)
                  0.92    0.00    7.73 ^ _0920_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     1    0.01    0.11    0.41    8.15 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                                         _0411_ (net)
                  0.11    0.00    8.15 ^ _0930_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.11    0.25    8.39 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0421_ (net)
                  0.11    0.00    8.39 ^ _0936_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.00    0.08    0.24    8.63 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0094_ (net)
                  0.08    0.00    8.63 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  8.63   data arrival time

                         10.00   10.00   clock adc_clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ a_clk_dig_in (in)
                                         a_clk_dig_in (net)
                  0.00    0.00   10.00 ^ clkbuf_0_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.06    0.15    0.21   10.21 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_0_a_clk_dig_in (net)
                  0.15    0.00   10.21 ^ clkbuf_2_2__f_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.09    0.19    0.26   10.47 ^ clkbuf_2_2__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_2_2__leaf_a_clk_dig_in (net)
                  0.19    0.00   10.47 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                          0.02   10.49   clock reconvergence pessimism
                         -0.19   10.31   library setup time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -8.63   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ a_clk_dig_in (in)
                                         a_clk_dig_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.06    0.15    0.23    0.23 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_0_a_clk_dig_in (net)
                  0.15    0.00    0.23 ^ clkbuf_2_0__f_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.08    0.18    0.28    0.52 ^ clkbuf_2_0__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_2_0__leaf_a_clk_dig_in (net)
                  0.18    0.00    0.52 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.05    0.42    1.00    1.52 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         cnb.sampled_avg_control_r[0] (net)
                  0.42    0.00    1.52 ^ _0628_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     3    0.03    0.26    0.23    1.75 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _0168_ (net)
                  0.26    0.00    1.75 v _0629_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     2    0.02    0.18    0.43    2.18 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _0020_ (net)
                  0.18    0.00    2.18 v _1345_/A (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     1    0.01    0.14    0.50    2.68 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0022_ (net)
                  0.14    0.00    2.68 ^ _0678_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.16    0.11    2.79 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0214_ (net)
                  0.16    0.00    2.79 v _0680_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     2    0.03    0.49    0.37    3.17 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _0216_ (net)
                  0.49    0.00    3.17 ^ _0683_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.04    0.28    0.20    3.36 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                         _0219_ (net)
                  0.28    0.00    3.36 v _0691_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_4)
     1    0.02    0.14    0.41    3.77 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
                                         _0227_ (net)
                  0.14    0.00    3.77 v _0693_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
    18    0.16    1.32    0.88    4.65 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                                         _0229_ (net)
                  1.32    0.00    4.66 ^ _0714_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.47    0.29    4.95 v _0714_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0058_ (net)
                  0.47    0.00    4.95 v _0842_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.02    0.15    0.45    5.41 v _0842_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0051_ (net)
                  0.15    0.00    5.41 v _1357_/B (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     3    0.02    0.20    0.42    5.83 v _1357_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0053_ (net)
                  0.20    0.00    5.83 v _0899_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     2    0.02    0.12    0.28    6.11 v _0899_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _0392_ (net)
                  0.12    0.00    6.11 v _0900_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.53    0.45    6.56 ^ _0900_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _0393_ (net)
                  0.53    0.00    6.56 ^ _0904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.27    0.17    6.72 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0397_ (net)
                  0.27    0.00    6.73 v _0916_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.01    0.10    0.33    7.06 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0407_ (net)
                  0.10    0.00    7.06 v _0917_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     4    0.03    0.92    0.67    7.73 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0408_ (net)
                  0.92    0.00    7.73 ^ _0920_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     1    0.01    0.11    0.41    8.15 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                                         _0411_ (net)
                  0.11    0.00    8.15 ^ _0930_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.11    0.25    8.39 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0421_ (net)
                  0.11    0.00    8.39 ^ _0936_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.00    0.08    0.24    8.63 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0094_ (net)
                  0.08    0.00    8.63 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  8.63   data arrival time

                         10.00   10.00   clock adc_clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ a_clk_dig_in (in)
                                         a_clk_dig_in (net)
                  0.00    0.00   10.00 ^ clkbuf_0_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.06    0.15    0.21   10.21 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_0_a_clk_dig_in (net)
                  0.15    0.00   10.21 ^ clkbuf_2_2__f_a_clk_dig_in/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.09    0.19    0.26   10.47 ^ clkbuf_2_2__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         clknet_2_2__leaf_a_clk_dig_in (net)
                  0.19    0.00   10.47 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                          0.02   10.49   clock reconvergence pessimism
                         -0.19   10.31   library setup time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -8.63   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
3.1490447521209717

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6056

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.1868342161178589

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.1979999989271164

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9436

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ a_clk_dig_in (in)
   0.23    0.23 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   0.28    0.52 ^ clkbuf_2_0__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   0.00    0.52 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   1.00    1.52 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.23    1.75 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
   0.43    2.18 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.50    2.68 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
   0.11    2.79 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.37    3.17 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
   0.20    3.36 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
   0.41    3.77 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
   0.88    4.65 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
   0.30    4.95 v _0714_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.45    5.41 v _0842_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
   0.42    5.83 v _1357_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
   0.28    6.11 v _0899_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
   0.45    6.56 ^ _0900_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
   0.17    6.72 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.33    7.06 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.67    7.73 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.41    8.15 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
   0.25    8.39 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
   0.24    8.63 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.00    8.63 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
           8.63   data arrival time

  10.00   10.00   clock adc_clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ a_clk_dig_in (in)
   0.21   10.21 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   0.26   10.47 ^ clkbuf_2_2__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   0.00   10.47 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.02   10.49   clock reconvergence pessimism
  -0.19   10.31   library setup time
          10.31   data required time
---------------------------------------------------------
          10.31   data required time
          -8.63   data arrival time
---------------------------------------------------------
           1.67   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cnb.average_counter_r[0]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.average_counter_r[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ a_clk_dig_in (in)
   0.21    0.21 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   0.26    0.47 ^ clkbuf_2_0__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   0.00    0.47 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.68    1.15 ^ cnb.average_counter_r[0]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.07    1.22 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
   0.00    1.22 v cnb.average_counter_r[0]$_DFF_PN1_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
           1.22   data arrival time

   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ a_clk_dig_in (in)
   0.23    0.23 ^ clkbuf_0_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   0.28    0.52 ^ clkbuf_2_0__f_a_clk_dig_in/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   0.00    0.52 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
  -0.05    0.47   clock reconvergence pessimism
   0.04    0.51   library hold time
           0.51   data required time
---------------------------------------------------------
           0.51   data required time
          -1.22   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4686

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5179

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
8.6339

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.6722

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
19.367841

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.04e-03   4.98e-04   2.06e-08   2.54e-03  32.6%
Combinational          2.44e-03   1.73e-03   7.79e-08   4.17e-03  53.4%
Clock                  5.77e-04   5.17e-04   3.84e-08   1.09e-03  14.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.06e-03   2.74e-03   1.37e-07   7.80e-03 100.0%
                          64.8%      35.2%       0.0%
