<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIFormMemoryClauses.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIFormMemoryClauses.cpp.html'>SIFormMemoryClauses.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIFormMemoryClauses.cpp -------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass creates bundles of SMEM and VMEM instructions forming memory</i></td></tr>
<tr><th id="11">11</th><td><i>/// clauses if XNACK is enabled. Def operands of clauses are marked as early</i></td></tr>
<tr><th id="12">12</th><td><i>/// clobber to make sure we will not override any source within a clause.</i></td></tr>
<tr><th id="13">13</th><td><i>///</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="GCNRegPressure.h.html">"GCNRegPressure.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-form-memory-clauses"</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i  data-doc="MaxClause">// Clauses longer then 15 instructions would overflow one of the counters</i></td></tr>
<tr><th id="32">32</th><td><i  data-doc="MaxClause">// and stall. They can stall even earlier if there are outstanding counters.</i></td></tr>
<tr><th id="33">33</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="34">34</th><td><dfn class="tu decl def" id="MaxClause" title='MaxClause' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxClause">MaxClause</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"amdgpu-max-memory-clause"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>15</var>),</td></tr>
<tr><th id="35">35</th><td>          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum length of a memory clause, instructions"</q>));</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>namespace</b> {</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="40">40</th><td>  <b>typedef</b> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt;&gt; <dfn class="tu typedef" id="(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>public</b>:</td></tr>
<tr><th id="43">43</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIFormMemoryClauses::ID" title='(anonymous namespace)::SIFormMemoryClauses::ID' data-type='char' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ID">ID</dfn>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>public</b>:</td></tr>
<tr><th id="46">46</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119SIFormMemoryClausesC1Ev" title='(anonymous namespace)::SIFormMemoryClauses::SIFormMemoryClauses' data-type='void (anonymous namespace)::SIFormMemoryClauses::SIFormMemoryClauses()' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClausesC1Ev">SIFormMemoryClauses</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::ID" title='(anonymous namespace)::SIFormMemoryClauses::ID' data-use='a' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ID">ID</a>) {</td></tr>
<tr><th id="47">47</th><td>    <a class="ref" href="#87" title='llvm::initializeSIFormMemoryClausesPass' data-ref="_ZN4llvm33initializeSIFormMemoryClausesPassERNS_12PassRegistryE">initializeSIFormMemoryClausesPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="48">48</th><td>  }</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFormMemoryClauses::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFormMemoryClauses::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119SIFormMemoryClauses11getPassNameEv" title='(anonymous namespace)::SIFormMemoryClauses::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIFormMemoryClauses::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="53">53</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Form memory clauses"</q>;</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119SIFormMemoryClauses16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIFormMemoryClauses::getAnalysisUsage' data-type='void (anonymous namespace)::SIFormMemoryClauses::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="57">57</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="58">58</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="59">59</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>private</b>:</td></tr>
<tr><th id="63">63</th><td>  <b>template</b> &lt;<b>typename</b> Callable&gt;</td></tr>
<tr><th id="64">64</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_" title='(anonymous namespace)::SIFormMemoryClauses::forAllLanes' data-type='void (anonymous namespace)::SIFormMemoryClauses::forAllLanes(unsigned int Reg, llvm::LaneBitmask LaneMask, Callable Func) const' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_">forAllLanes</a>(<em>unsigned</em> <dfn class="local col3 decl" id="3Reg" title='Reg' data-type='unsigned int' data-ref="3Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="4LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="4LaneMask">LaneMask</dfn>, Callable <dfn class="local col5 decl" id="5Func" title='Func' data-type='Callable' data-ref="5Func">Func</dfn>) <em>const</em>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650" title='(anonymous namespace)::SIFormMemoryClauses::canBundle' data-type='bool (anonymous namespace)::SIFormMemoryClauses::canBundle(const llvm::MachineInstr &amp; MI, RegUse &amp; Defs, RegUse &amp; Uses) const' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650">canBundle</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="6MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col7 decl" id="7Defs" title='Defs' data-type='RegUse &amp;' data-ref="7Defs">Defs</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col8 decl" id="8Uses" title='Uses' data-type='RegUse &amp;' data-ref="8Uses">Uses</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE" title='(anonymous namespace)::SIFormMemoryClauses::checkPressure' data-type='bool (anonymous namespace)::SIFormMemoryClauses::checkPressure(const llvm::MachineInstr &amp; MI, llvm::GCNDownwardRPTracker &amp; RPT)' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE">checkPressure</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>, <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a> &amp;<dfn class="local col0 decl" id="10RPT" title='RPT' data-type='llvm::GCNDownwardRPTracker &amp;' data-ref="10RPT">RPT</dfn>);</td></tr>
<tr><th id="68">68</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222" title='(anonymous namespace)::SIFormMemoryClauses::collectRegUses' data-type='void (anonymous namespace)::SIFormMemoryClauses::collectRegUses(const llvm::MachineInstr &amp; MI, RegUse &amp; Defs, RegUse &amp; Uses) const' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222">collectRegUses</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col2 decl" id="12Defs" title='Defs' data-type='RegUse &amp;' data-ref="12Defs">Defs</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col3 decl" id="13Uses" title='Uses' data-type='RegUse &amp;' data-ref="13Uses">Uses</dfn>) <em>const</em>;</td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693" title='(anonymous namespace)::SIFormMemoryClauses::processRegUses' data-type='bool (anonymous namespace)::SIFormMemoryClauses::processRegUses(const llvm::MachineInstr &amp; MI, RegUse &amp; Defs, RegUse &amp; Uses, llvm::GCNDownwardRPTracker &amp; RPT)' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693">processRegUses</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col5 decl" id="15Defs" title='Defs' data-type='RegUse &amp;' data-ref="15Defs">Defs</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col6 decl" id="16Uses" title='Uses' data-type='RegUse &amp;' data-ref="16Uses">Uses</dfn>,</td></tr>
<tr><th id="70">70</th><td>                      <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a> &amp;<dfn class="local col7 decl" id="17RPT" title='RPT' data-type='llvm::GCNDownwardRPTracker &amp;' data-ref="17RPT">RPT</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFormMemoryClauses::ST" title='(anonymous namespace)::SIFormMemoryClauses::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ST">ST</dfn>;</td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFormMemoryClauses::TRI" title='(anonymous namespace)::SIFormMemoryClauses::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIFormMemoryClauses::TRI">TRI</dfn>;</td></tr>
<tr><th id="74">74</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFormMemoryClauses::MRI" title='(anonymous namespace)::SIFormMemoryClauses::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MRI">MRI</dfn>;</td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFormMemoryClauses::MFI" title='(anonymous namespace)::SIFormMemoryClauses::MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MFI">MFI</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SIFormMemoryClauses::LastRecordedOccupancy" title='(anonymous namespace)::SIFormMemoryClauses::LastRecordedOccupancy' data-type='unsigned int' data-ref="(anonymousnamespace)::SIFormMemoryClauses::LastRecordedOccupancy">LastRecordedOccupancy</dfn>;</td></tr>
<tr><th id="78">78</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SIFormMemoryClauses::MaxVGPRs" title='(anonymous namespace)::SIFormMemoryClauses::MaxVGPRs' data-type='unsigned int' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MaxVGPRs">MaxVGPRs</dfn>;</td></tr>
<tr><th id="79">79</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SIFormMemoryClauses::MaxSGPRs" title='(anonymous namespace)::SIFormMemoryClauses::MaxSGPRs' data-type='unsigned int' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MaxSGPRs">MaxSGPRs</dfn>;</td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeSIFormMemoryClausesPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIFormMemoryClauses, DEBUG_TYPE,</td></tr>
<tr><th id="85">85</th><td>                      <q>"SI Form memory clauses"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="86">86</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="87">87</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;SI Form memory clauses&quot;, &quot;si-form-memory-clauses&quot;, &amp;SIFormMemoryClauses::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIFormMemoryClauses&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIFormMemoryClausesPassFlag; void llvm::initializeSIFormMemoryClausesPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIFormMemoryClausesPassFlag, initializeSIFormMemoryClausesPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>, <a class="macro" href="#29" title="&quot;si-form-memory-clauses&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="88">88</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Form memory clauses"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIFormMemoryClauses::ID" title='(anonymous namespace)::SIFormMemoryClauses::ID' data-type='char' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIFormMemoryClausesID" title='llvm::SIFormMemoryClausesID' data-ref="llvm::SIFormMemoryClausesID">SIFormMemoryClausesID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>::<a class="tu ref" href="#(anonymousnamespace)::SIFormMemoryClauses::ID" title='(anonymous namespace)::SIFormMemoryClauses::ID' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ID">ID</a>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createSIFormMemoryClausesPassEv" title='llvm::createSIFormMemoryClausesPass' data-ref="_ZN4llvm29createSIFormMemoryClausesPassEv">createSIFormMemoryClausesPass</dfn>() {</td></tr>
<tr><th id="96">96</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119SIFormMemoryClausesC1Ev" title='(anonymous namespace)::SIFormMemoryClauses::SIFormMemoryClauses' data-use='c' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClausesC1Ev">(</a>);</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isVMEMClauseInstRKN4llvm12MachineInstrE" title='isVMEMClauseInst' data-type='bool isVMEMClauseInst(const llvm::MachineInstr &amp; MI)' data-ref="_ZL16isVMEMClauseInstRKN4llvm12MachineInstrE">isVMEMClauseInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="18MI">MI</dfn>) {</td></tr>
<tr><th id="100">100</th><td>  <b>return</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI">MI</a>) || <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI">MI</a>);</td></tr>
<tr><th id="101">101</th><td>}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isSMEMClauseInstRKN4llvm12MachineInstrE" title='isSMEMClauseInst' data-type='bool isSMEMClauseInst(const llvm::MachineInstr &amp; MI)' data-ref="_ZL16isSMEMClauseInstRKN4llvm12MachineInstrE">isSMEMClauseInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>) {</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>);</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i  data-doc="_ZL17isValidClauseInstRKN4llvm12MachineInstrEb">// There no sense to create store clauses, they do not define anything,</i></td></tr>
<tr><th id="108">108</th><td><i  data-doc="_ZL17isValidClauseInstRKN4llvm12MachineInstrEb">// thus there is nothing to set early-clobber.</i></td></tr>
<tr><th id="109">109</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isValidClauseInstRKN4llvm12MachineInstrEb" title='isValidClauseInst' data-type='bool isValidClauseInst(const llvm::MachineInstr &amp; MI, bool IsVMEMClause)' data-ref="_ZL17isValidClauseInstRKN4llvm12MachineInstrEb">isValidClauseInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="20MI">MI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="21IsVMEMClause" title='IsVMEMClause' data-type='bool' data-ref="21IsVMEMClause">IsVMEMClause</dfn>) {</td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() || <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBundledEv" title='llvm::MachineInstr::isBundled' data-ref="_ZNK4llvm12MachineInstr9isBundledEv">isBundled</a>())</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="112">112</th><td>  <b>if</b> (!<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="113">113</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</a>(<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var> ||</td></tr>
<tr><th id="115">115</th><td>      <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU14getAtomicRetOpEt" title='llvm::AMDGPU::getAtomicRetOp' data-ref="_ZN4llvm6AMDGPU14getAtomicRetOpEt">getAtomicRetOp</a>(<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>)</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (<a class="local col1 ref" href="#21IsVMEMClause" title='IsVMEMClause' data-ref="21IsVMEMClause">IsVMEMClause</a> &amp;&amp; !<a class="tu ref" href="#_ZL16isVMEMClauseInstRKN4llvm12MachineInstrE" title='isVMEMClauseInst' data-use='c' data-ref="_ZL16isVMEMClauseInstRKN4llvm12MachineInstrE">isVMEMClauseInst</a>(<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>))</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (!<a class="local col1 ref" href="#21IsVMEMClause" title='IsVMEMClause' data-ref="21IsVMEMClause">IsVMEMClause</a> &amp;&amp; !<a class="tu ref" href="#_ZL16isSMEMClauseInstRKN4llvm12MachineInstrE" title='isSMEMClauseInst' data-use='c' data-ref="_ZL16isSMEMClauseInstRKN4llvm12MachineInstrE">isSMEMClauseInst</a>(<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>))</td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td>  <i>// If this is a load instruction where the result has been coalesced with an operand, then we cannot clause it.</i></td></tr>
<tr><th id="122">122</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22ResMO" title='ResMO' data-type='const llvm::MachineOperand &amp;' data-ref="22ResMO">ResMO</dfn> : <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="123">123</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="23ResReg" title='ResReg' data-type='unsigned int' data-ref="23ResReg">ResReg</dfn> = <a class="local col2 ref" href="#22ResMO" title='ResMO' data-ref="22ResMO">ResMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="124">124</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="24MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="24MO">MO</dfn> : <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="125">125</th><td>      <b>if</b> (!<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="126">126</th><td>        <b>continue</b>;</td></tr>
<tr><th id="127">127</th><td>      <b>if</b> (<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#23ResReg" title='ResReg' data-ref="23ResReg">ResReg</a>)</td></tr>
<tr><th id="128">128</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="129">129</th><td>    }</td></tr>
<tr><th id="130">130</th><td>    <b>break</b>; <i>// Only check the first def.</i></td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="133">133</th><td>}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL11getMopStateRKN4llvm14MachineOperandE" title='getMopState' data-type='unsigned int getMopState(const llvm::MachineOperand &amp; MO)' data-ref="_ZL11getMopStateRKN4llvm14MachineOperandE">getMopState</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="25MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="25MO">MO</dfn>) {</td></tr>
<tr><th id="136">136</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26S" title='S' data-type='unsigned int' data-ref="26S">S</dfn> = <var>0</var>;</td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="138">138</th><td>    <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a> |= <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>;</td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="140">140</th><td>    <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a> |= <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead">Dead</a>;</td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="142">142</th><td>    <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a> |= <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef">Undef</a>;</td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="144">144</th><td>    <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a> |= <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>;</td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="146">146</th><td>    <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a> |= <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::EarlyClobber" title='llvm::RegState::EarlyClobber' data-ref="llvm::RegState::EarlyClobber">EarlyClobber</a>;</td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp; <a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>())</td></tr>
<tr><th id="148">148</th><td>    <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a> |= <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Renamable" title='llvm::RegState::Renamable' data-ref="llvm::RegState::Renamable">Renamable</a>;</td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <a class="local col6 ref" href="#26S" title='S' data-ref="26S">S</a>;</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><b>template</b> &lt;<b>typename</b> Callable&gt;</td></tr>
<tr><th id="153">153</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_" title='(anonymous namespace)::SIFormMemoryClauses::forAllLanes' data-type='void (anonymous namespace)::SIFormMemoryClauses::forAllLanes(unsigned int Reg, llvm::LaneBitmask LaneMask, Callable Func) const' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_">forAllLanes</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Reg" title='Reg' data-type='unsigned int' data-ref="27Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="28LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="28LaneMask">LaneMask</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                      Callable <dfn class="local col9 decl" id="29Func" title='Func' data-type='Callable' data-ref="29Func">Func</dfn>) <em>const</em> {</td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (<a class="local col8 ref" href="#28LaneMask" title='LaneMask' data-ref="28LaneMask">LaneMask</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3allEv" title='llvm::LaneBitmask::all' data-ref="_ZNK4llvm11LaneBitmask3allEv">all</a>() || <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>) ||</td></tr>
<tr><th id="156">156</th><td>      <a class="local col8 ref" href="#28LaneMask" title='LaneMask' data-ref="28LaneMask">LaneMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::MRI" title='(anonymous namespace)::SIFormMemoryClauses::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>)) {</td></tr>
<tr><th id="157">157</th><td>    <a class="local col9 ref" href="#29Func" title='Func' data-ref="29Func">Func</a>(<var>0</var>);</td></tr>
<tr><th id="158">158</th><td>    <b>return</b>;</td></tr>
<tr><th id="159">159</th><td>  }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::MRI" title='(anonymous namespace)::SIFormMemoryClauses::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>);</td></tr>
<tr><th id="162">162</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31E" title='E' data-type='unsigned int' data-ref="31E">E</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getNumSubRegIndices&apos; in &apos;llvm::SIRegisterInfo&apos;">getNumSubRegIndices</span>();</td></tr>
<tr><th id="163">163</th><td>  SmallVector&lt;<em>unsigned</em>, AMDGPU::<span class='error' title="no member named &apos;NUM_TARGET_SUBREGS&apos; in namespace &apos;llvm::AMDGPU&apos;">NUM_TARGET_SUBREGS</span>&gt; CoveringSubregs;</td></tr>
<tr><th id="164">164</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="32Idx" title='Idx' data-type='unsigned int' data-ref="32Idx">Idx</dfn> = <var>1</var>; <a class="local col2 ref" href="#32Idx" title='Idx' data-ref="32Idx">Idx</a> &lt; <a class="local col1 ref" href="#31E" title='E' data-ref="31E">E</a>; ++<a class="local col2 ref" href="#32Idx" title='Idx' data-ref="32Idx">Idx</a>) {</td></tr>
<tr><th id="165">165</th><td>    <i>// Is this index even compatible with the given class?</i></td></tr>
<tr><th id="166">166</th><td>    <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;getSubClassWithSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubClassWithSubReg</span>(RC, Idx) != RC)</td></tr>
<tr><th id="167">167</th><td>      <b>continue</b>;</td></tr>
<tr><th id="168">168</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="33SubRegMask" title='SubRegMask' data-type='llvm::LaneBitmask' data-ref="33SubRegMask">SubRegMask</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(Idx);</td></tr>
<tr><th id="169">169</th><td>    <i>// Early exit if we found a perfect match.</i></td></tr>
<tr><th id="170">170</th><td>    <b>if</b> (<a class="local col3 ref" href="#33SubRegMask" title='SubRegMask' data-ref="33SubRegMask">SubRegMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#28LaneMask" title='LaneMask' data-ref="28LaneMask">LaneMask</a>) {</td></tr>
<tr><th id="171">171</th><td>      <a class="local col9 ref" href="#29Func" title='Func' data-ref="29Func">Func</a>(<a class="local col2 ref" href="#32Idx" title='Idx' data-ref="32Idx">Idx</a>);</td></tr>
<tr><th id="172">172</th><td>      <b>return</b>;</td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <b>if</b> ((<a class="local col3 ref" href="#33SubRegMask" title='SubRegMask' data-ref="33SubRegMask">SubRegMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col8 ref" href="#28LaneMask" title='LaneMask' data-ref="28LaneMask">LaneMask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() || (<a class="local col3 ref" href="#33SubRegMask" title='SubRegMask' data-ref="33SubRegMask">SubRegMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#28LaneMask" title='LaneMask' data-ref="28LaneMask">LaneMask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="176">176</th><td>      <b>continue</b>;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <span class='error' title="use of undeclared identifier &apos;CoveringSubregs&apos;">CoveringSubregs</span>.push_back(Idx);</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  llvm::sort(<span class='error' title="use of undeclared identifier &apos;CoveringSubregs&apos;">CoveringSubregs</span>, [<b>this</b>](<em>unsigned</em> A, <em>unsigned</em> B) {</td></tr>
<tr><th id="182">182</th><td>    LaneBitmask MaskA = TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(A);</td></tr>
<tr><th id="183">183</th><td>    LaneBitmask MaskB = TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(B);</td></tr>
<tr><th id="184">184</th><td>    <em>unsigned</em> NA = MaskA.getNumLanes();</td></tr>
<tr><th id="185">185</th><td>    <em>unsigned</em> NB = MaskB.getNumLanes();</td></tr>
<tr><th id="186">186</th><td>    <b>if</b> (NA != NB)</td></tr>
<tr><th id="187">187</th><td>      <b>return</b> NA &gt; NB;</td></tr>
<tr><th id="188">188</th><td>    <b>return</b> MaskA.getHighestLane() &gt; MaskB.getHighestLane();</td></tr>
<tr><th id="189">189</th><td>  });</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <b>for</b> (<em>unsigned</em> Idx : <span class='error' title="use of undeclared identifier &apos;CoveringSubregs&apos;">CoveringSubregs</span>) {</td></tr>
<tr><th id="192">192</th><td>    LaneBitmask SubRegMask = TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(Idx);</td></tr>
<tr><th id="193">193</th><td>    <b>if</b> ((SubRegMask &amp; ~LaneMask).any() || (SubRegMask &amp; LaneMask).none())</td></tr>
<tr><th id="194">194</th><td>      <b>continue</b>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    Func(Idx);</td></tr>
<tr><th id="197">197</th><td>    LaneMask &amp;= ~SubRegMask;</td></tr>
<tr><th id="198">198</th><td>    <b>if</b> (LaneMask.none())</td></tr>
<tr><th id="199">199</th><td>      <b>return</b>;</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Failed to find all subregs to cover lane mask&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp&quot;, 202)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Failed to find all subregs to cover lane mask"</q>);</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i  data-doc="_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650">// Returns false if there is a use of a def already in the map.</i></td></tr>
<tr><th id="206">206</th><td><i  data-doc="_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650">// In this case we must break the clause.</i></td></tr>
<tr><th id="207">207</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650" title='(anonymous namespace)::SIFormMemoryClauses::canBundle' data-type='bool (anonymous namespace)::SIFormMemoryClauses::canBundle(const llvm::MachineInstr &amp; MI, RegUse &amp; Defs, RegUse &amp; Uses) const' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650">canBundle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="34MI">MI</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                    <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col5 decl" id="35Defs" title='Defs' data-type='RegUse &amp;' data-ref="35Defs">Defs</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col6 decl" id="36Uses" title='Uses' data-type='RegUse &amp;' data-ref="36Uses">Uses</dfn>) <em>const</em> {</td></tr>
<tr><th id="209">209</th><td>  <i>// Check interference with defs.</i></td></tr>
<tr><th id="210">210</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="37MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="37MO">MO</dfn> : <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="211">211</th><td>    <i>// TODO: Prologue/Epilogue Insertion pass does not process bundled</i></td></tr>
<tr><th id="212">212</th><td><i>    //       instructions.</i></td></tr>
<tr><th id="213">213</th><td>    <b>if</b> (<a class="local col7 ref" href="#37MO" title='MO' data-ref="37MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="214">214</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <b>if</b> (!<a class="local col7 ref" href="#37MO" title='MO' data-ref="37MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="217">217</th><td>      <b>continue</b>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38Reg" title='Reg' data-type='unsigned int' data-ref="38Reg">Reg</dfn> = <a class="local col7 ref" href="#37MO" title='MO' data-ref="37MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <i>// If it is tied we will need to write same register as we read.</i></td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (<a class="local col7 ref" href="#37MO" title='MO' data-ref="37MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="223">223</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col9 decl" id="39Map" title='Map' data-type='RegUse &amp;' data-ref="39Map">Map</dfn> = <a class="local col7 ref" href="#37MO" title='MO' data-ref="37MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() ? <a class="local col6 ref" href="#36Uses" title='Uses' data-ref="36Uses">Uses</a> : <a class="local col5 ref" href="#35Defs" title='Defs' data-ref="35Defs">Defs</a>;</td></tr>
<tr><th id="226">226</th><td>    <em>auto</em> <dfn class="local col0 decl" id="40Conflict" title='Conflict' data-type='llvm::DenseMapIterator&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;, false&gt;' data-ref="40Conflict">Conflict</dfn> = <a class="local col9 ref" href="#39Map" title='Map' data-ref="39Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col8 ref" href="#38Reg" title='Reg' data-ref="38Reg">Reg</a>);</td></tr>
<tr><th id="227">227</th><td>    <b>if</b> (<a class="local col0 ref" href="#40Conflict" title='Conflict' data-ref="40Conflict">Conflict</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col9 ref" href="#39Map" title='Map' data-ref="39Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="228">228</th><td>      <b>continue</b>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#38Reg" title='Reg' data-ref="38Reg">Reg</a>))</td></tr>
<tr><th id="231">231</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="41Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="41Mask">Mask</dfn> = TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(MO.getSubReg());</td></tr>
<tr><th id="234">234</th><td>    <b>if</b> ((<a class="local col0 ref" href="#40Conflict" title='Conflict' data-ref="40Conflict">Conflict</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#41Mask" title='Mask' data-ref="41Mask">Mask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="235">235</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="239">239</th><td>}</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><i  data-doc="_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE">// Since all defs in the clause are early clobber we can run out of registers.</i></td></tr>
<tr><th id="242">242</th><td><i  data-doc="_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE">// Function returns false if pressure would hit the limit if instruction is</i></td></tr>
<tr><th id="243">243</th><td><i  data-doc="_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE">// bundled into a memory clause.</i></td></tr>
<tr><th id="244">244</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE" title='(anonymous namespace)::SIFormMemoryClauses::checkPressure' data-type='bool (anonymous namespace)::SIFormMemoryClauses::checkPressure(const llvm::MachineInstr &amp; MI, llvm::GCNDownwardRPTracker &amp; RPT)' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE">checkPressure</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="42MI">MI</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                        <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a> &amp;<dfn class="local col3 decl" id="43RPT" title='RPT' data-type='llvm::GCNDownwardRPTracker &amp;' data-ref="43RPT">RPT</dfn>) {</td></tr>
<tr><th id="246">246</th><td>  <i>// NB: skip advanceBeforeNext() call. Since all defs will be marked</i></td></tr>
<tr><th id="247">247</th><td><i>  // early-clobber they will all stay alive at least to the end of the</i></td></tr>
<tr><th id="248">248</th><td><i>  // clause. Therefor we should not decrease pressure even if load</i></td></tr>
<tr><th id="249">249</th><td><i>  // pointer becomes dead and could otherwise be reused for destination.</i></td></tr>
<tr><th id="250">250</th><td>  <a class="local col3 ref" href="#43RPT" title='RPT' data-ref="43RPT">RPT</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" title='llvm::GCNDownwardRPTracker::advanceToNext' data-ref="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv">advanceToNext</a>();</td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <dfn class="local col4 decl" id="44MaxPressure" title='MaxPressure' data-type='llvm::GCNRegPressure' data-ref="44MaxPressure">MaxPressure</dfn> = <a class="local col3 ref" href="#43RPT" title='RPT' data-ref="43RPT">RPT</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm12GCNRPTracker15moveMaxPressureEv" title='llvm::GCNRPTracker::moveMaxPressure' data-ref="_ZN4llvm12GCNRPTracker15moveMaxPressureEv">moveMaxPressure</a>();</td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45Occupancy" title='Occupancy' data-type='unsigned int' data-ref="45Occupancy">Occupancy</dfn> = <a class="local col4 ref" href="#44MaxPressure" title='MaxPressure' data-ref="44MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(*<a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::ST" title='(anonymous namespace)::SIFormMemoryClauses::ST' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ST">ST</a>);</td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="local col5 ref" href="#45Occupancy" title='Occupancy' data-ref="45Occupancy">Occupancy</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::MFI" title='(anonymous namespace)::SIFormMemoryClauses::MFI' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv" title='llvm::SIMachineFunctionInfo::getMinAllowedOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv">getMinAllowedOccupancy</a>() &amp;&amp;</td></tr>
<tr><th id="254">254</th><td>      <a class="local col4 ref" href="#44MaxPressure" title='MaxPressure' data-ref="44MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>() &lt;= <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::MaxVGPRs" title='(anonymous namespace)::SIFormMemoryClauses::MaxVGPRs' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MaxVGPRs">MaxVGPRs</a> &amp;&amp;</td></tr>
<tr><th id="255">255</th><td>      <a class="local col4 ref" href="#44MaxPressure" title='MaxPressure' data-ref="44MaxPressure">MaxPressure</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>() &lt;= <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::MaxSGPRs" title='(anonymous namespace)::SIFormMemoryClauses::MaxSGPRs' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MaxSGPRs">MaxSGPRs</a>) {</td></tr>
<tr><th id="256">256</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::LastRecordedOccupancy" title='(anonymous namespace)::SIFormMemoryClauses::LastRecordedOccupancy' data-use='w' data-ref="(anonymousnamespace)::SIFormMemoryClauses::LastRecordedOccupancy">LastRecordedOccupancy</a> = <a class="local col5 ref" href="#45Occupancy" title='Occupancy' data-ref="45Occupancy">Occupancy</a>;</td></tr>
<tr><th id="257">257</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i  data-doc="_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222">// Collect register defs and uses along with their lane masks and states.</i></td></tr>
<tr><th id="263">263</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222" title='(anonymous namespace)::SIFormMemoryClauses::collectRegUses' data-type='void (anonymous namespace)::SIFormMemoryClauses::collectRegUses(const llvm::MachineInstr &amp; MI, RegUse &amp; Defs, RegUse &amp; Uses) const' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222">collectRegUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="46MI">MI</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                         <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col7 decl" id="47Defs" title='Defs' data-type='RegUse &amp;' data-ref="47Defs">Defs</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col8 decl" id="48Uses" title='Uses' data-type='RegUse &amp;' data-ref="48Uses">Uses</dfn>) <em>const</em> {</td></tr>
<tr><th id="265">265</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="49MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="49MO">MO</dfn> : <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="266">266</th><td>    <b>if</b> (!<a class="local col9 ref" href="#49MO" title='MO' data-ref="49MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="267">267</th><td>      <b>continue</b>;</td></tr>
<tr><th id="268">268</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="50Reg" title='Reg' data-type='unsigned int' data-ref="50Reg">Reg</dfn> = <a class="local col9 ref" href="#49MO" title='MO' data-ref="49MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (!<a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg">Reg</a>)</td></tr>
<tr><th id="270">270</th><td>      <b>continue</b>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="51Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="51Mask">Mask</dfn> = TargetRegisterInfo::isVirtualRegister(Reg) ?</td></tr>
<tr><th id="273">273</th><td>                         TRI-&gt;<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(MO.getSubReg()) :</td></tr>
<tr><th id="274">274</th><td>                         LaneBitmask::getAll();</td></tr>
<tr><th id="275">275</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col2 decl" id="52Map" title='Map' data-type='RegUse &amp;' data-ref="52Map">Map</dfn> = <a class="local col9 ref" href="#49MO" title='MO' data-ref="49MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() ? <a class="local col7 ref" href="#47Defs" title='Defs' data-ref="47Defs">Defs</a> : <a class="local col8 ref" href="#48Uses" title='Uses' data-ref="48Uses">Uses</a>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>    <em>auto</em> <dfn class="local col3 decl" id="53Loc" title='Loc' data-type='llvm::DenseMapIterator&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;, false&gt;' data-ref="53Loc">Loc</dfn> = <a class="local col2 ref" href="#52Map" title='Map' data-ref="52Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg">Reg</a>);</td></tr>
<tr><th id="278">278</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="54State" title='State' data-type='unsigned int' data-ref="54State">State</dfn> = <a class="tu ref" href="#_ZL11getMopStateRKN4llvm14MachineOperandE" title='getMopState' data-use='c' data-ref="_ZL11getMopStateRKN4llvm14MachineOperandE">getMopState</a>(<a class="local col9 ref" href="#49MO" title='MO' data-ref="49MO">MO</a>);</td></tr>
<tr><th id="279">279</th><td>    <b>if</b> (<a class="local col3 ref" href="#53Loc" title='Loc' data-ref="53Loc">Loc</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col2 ref" href="#52Map" title='Map' data-ref="52Map">Map</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="280">280</th><td>      <a class="local col2 ref" href="#52Map" title='Map' data-ref="52Map">Map</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#50Reg" title='Reg' data-ref="50Reg">Reg</a>]</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#54State" title='State' data-ref="54State">State</a></span>, <span class='refarg'><a class="local col1 ref" href="#51Mask" title='Mask' data-ref="51Mask">Mask</a></span>);</td></tr>
<tr><th id="281">281</th><td>    } <b>else</b> {</td></tr>
<tr><th id="282">282</th><td>      <a class="local col3 ref" href="#53Loc" title='Loc' data-ref="53Loc">Loc</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a> |= <a class="local col4 ref" href="#54State" title='State' data-ref="54State">State</a>;</td></tr>
<tr><th id="283">283</th><td>      <a class="local col3 ref" href="#53Loc" title='Loc' data-ref="53Loc">Loc</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#51Mask" title='Mask' data-ref="51Mask">Mask</a>;</td></tr>
<tr><th id="284">284</th><td>    }</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i  data-doc="_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693">// Check register def/use conflicts, occupancy limits and collect def/use maps.</i></td></tr>
<tr><th id="289">289</th><td><i  data-doc="_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693">// Return true if instruction can be bundled with previous. It it cannot</i></td></tr>
<tr><th id="290">290</th><td><i  data-doc="_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693">// def/use maps are not updated.</i></td></tr>
<tr><th id="291">291</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693" title='(anonymous namespace)::SIFormMemoryClauses::processRegUses' data-type='bool (anonymous namespace)::SIFormMemoryClauses::processRegUses(const llvm::MachineInstr &amp; MI, RegUse &amp; Defs, RegUse &amp; Uses, llvm::GCNDownwardRPTracker &amp; RPT)' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693">processRegUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="55MI">MI</dfn>,</td></tr>
<tr><th id="292">292</th><td>                                         <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col6 decl" id="56Defs" title='Defs' data-type='RegUse &amp;' data-ref="56Defs">Defs</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> &amp;<dfn class="local col7 decl" id="57Uses" title='Uses' data-type='RegUse &amp;' data-ref="57Uses">Uses</dfn>,</td></tr>
<tr><th id="293">293</th><td>                                         <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a> &amp;<dfn class="local col8 decl" id="58RPT" title='RPT' data-type='llvm::GCNDownwardRPTracker &amp;' data-ref="58RPT">RPT</dfn>) {</td></tr>
<tr><th id="294">294</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650" title='(anonymous namespace)::SIFormMemoryClauses::canBundle' data-use='c' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650">canBundle</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#56Defs" title='Defs' data-ref="56Defs">Defs</a></span>, <span class='refarg'><a class="local col7 ref" href="#57Uses" title='Uses' data-ref="57Uses">Uses</a></span>))</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE" title='(anonymous namespace)::SIFormMemoryClauses::checkPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses13checkPressureERKN4llvm12MachineInstrERNS1_20GCNDownwardRPTrackerE">checkPressure</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#58RPT" title='RPT' data-ref="58RPT">RPT</a></span>))</td></tr>
<tr><th id="298">298</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222" title='(anonymous namespace)::SIFormMemoryClauses::collectRegUses' data-use='c' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222">collectRegUses</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#56Defs" title='Defs' data-ref="56Defs">Defs</a></span>, <span class='refarg'><a class="local col7 ref" href="#57Uses" title='Uses' data-ref="57Uses">Uses</a></span>);</td></tr>
<tr><th id="301">301</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="302">302</th><td>}</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFormMemoryClauses" title='(anonymous namespace)::SIFormMemoryClauses' data-ref="(anonymousnamespace)::SIFormMemoryClauses">SIFormMemoryClauses</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFormMemoryClauses::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFormMemoryClauses::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="59MF">MF</dfn>) {</td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::ST" title='(anonymous namespace)::SIFormMemoryClauses::ST' data-use='w' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ST">ST</a> = &amp;<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="309">309</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::ST" title='(anonymous namespace)::SIFormMemoryClauses::ST' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14isXNACKEnabledEv" title='llvm::GCNSubtarget::isXNACKEnabled' data-ref="_ZNK4llvm12GCNSubtarget14isXNACKEnabledEv">isXNACKEnabled</a>())</td></tr>
<tr><th id="310">310</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="60TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="60TII">TII</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::ST" title='(anonymous namespace)::SIFormMemoryClauses::ST' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="313">313</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::TRI" title='(anonymous namespace)::SIFormMemoryClauses::TRI' data-use='w' data-ref="(anonymousnamespace)::SIFormMemoryClauses::TRI">TRI</a> = <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::ST" title='(anonymous namespace)::SIFormMemoryClauses::ST' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="314">314</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::MRI" title='(anonymous namespace)::SIFormMemoryClauses::MRI' data-use='w' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MRI">MRI</a> = &amp;<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="315">315</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::MFI" title='(anonymous namespace)::SIFormMemoryClauses::MFI' data-use='w' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MFI">MFI</a> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col1 decl" id="61LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="61LIS">LIS</dfn> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="local col2 decl" id="62Ind" title='Ind' data-type='llvm::SlotIndexes *' data-ref="62Ind">Ind</dfn> = <a class="local col1 ref" href="#61LIS" title='LIS' data-ref="61LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>();</td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <dfn class="local col3 decl" id="63Changed" title='Changed' data-type='bool' data-ref="63Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  MaxVGPRs = TRI-&gt;<span class='error' title="no member named &apos;getAllocatableSet&apos; in &apos;llvm::SIRegisterInfo&apos;">getAllocatableSet</span>(MF, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>).count();</td></tr>
<tr><th id="321">321</th><td>  MaxSGPRs = TRI-&gt;<span class='error' title="no member named &apos;getAllocatableSet&apos; in &apos;llvm::SIRegisterInfo&apos;">getAllocatableSet</span>(MF, &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>).count();</td></tr>
<tr><th id="322">322</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64FuncMaxClause" title='FuncMaxClause' data-type='unsigned int' data-ref="64FuncMaxClause">FuncMaxClause</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</a>(</td></tr>
<tr><th id="323">323</th><td>      <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>(), <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-max-memory-clause"</q>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxClause" title='MaxClause' data-use='m' data-ref="MaxClause">MaxClause</a>);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="65MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="65MBB">MBB</dfn> : <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>) {</td></tr>
<tr><th id="326">326</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col6 decl" id="66Next" title='Next' data-type='MachineBasicBlock::instr_iterator' data-ref="66Next">Next</dfn>;</td></tr>
<tr><th id="327">327</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="67I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="67I">I</dfn> = <a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <dfn class="local col8 decl" id="68E" title='E' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="68E">E</dfn> = <a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#68E" title='E' data-ref="68E">E</a>; <a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col6 ref" href="#66Next" title='Next' data-ref="66Next">Next</a>) {</td></tr>
<tr><th id="328">328</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="69MI">MI</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>;</td></tr>
<tr><th id="329">329</th><td>      <a class="local col6 ref" href="#66Next" title='Next' data-ref="66Next">Next</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>);</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>      <em>bool</em> <dfn class="local col0 decl" id="70IsVMEM" title='IsVMEM' data-type='bool' data-ref="70IsVMEM">IsVMEM</dfn> = <a class="tu ref" href="#_ZL16isVMEMClauseInstRKN4llvm12MachineInstrE" title='isVMEMClauseInst' data-use='c' data-ref="_ZL16isVMEMClauseInstRKN4llvm12MachineInstrE">isVMEMClauseInst</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>);</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL17isValidClauseInstRKN4llvm12MachineInstrEb" title='isValidClauseInst' data-use='c' data-ref="_ZL17isValidClauseInstRKN4llvm12MachineInstrEb">isValidClauseInst</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>, <a class="local col0 ref" href="#70IsVMEM" title='IsVMEM' data-ref="70IsVMEM">IsVMEM</a>))</td></tr>
<tr><th id="334">334</th><td>        <b>continue</b>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::SIFormMemoryClauses::RegUse" title='(anonymous namespace)::SIFormMemoryClauses::RegUse' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, LaneBitmask&gt; &gt;' data-ref="(anonymousnamespace)::SIFormMemoryClauses::RegUse">RegUse</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col1 decl" id="71Defs" title='Defs' data-type='RegUse' data-ref="71Defs">Defs</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="72Uses" title='Uses' data-type='RegUse' data-ref="72Uses">Uses</dfn>;</td></tr>
<tr><th id="337">337</th><td>      <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a> <dfn class="local col3 decl" id="73RPT" title='RPT' data-type='llvm::GCNDownwardRPTracker' data-ref="73RPT">RPT</dfn><a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNDownwardRPTracker::GCNDownwardRPTracker' data-ref="_ZN4llvm20GCNDownwardRPTrackerC1ERKNS_13LiveIntervalsE">(</a>*<a class="local col1 ref" href="#61LIS" title='LIS' data-ref="61LIS">LIS</a>);</td></tr>
<tr><th id="338">338</th><td>      <a class="local col3 ref" href="#73RPT" title='RPT' data-ref="73RPT">RPT</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693" title='(anonymous namespace)::SIFormMemoryClauses::processRegUses' data-use='c' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693">processRegUses</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#71Defs" title='Defs' data-ref="71Defs">Defs</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Uses" title='Uses' data-ref="72Uses">Uses</a></span>, <span class='refarg'><a class="local col3 ref" href="#73RPT" title='RPT' data-ref="73RPT">RPT</a></span>))</td></tr>
<tr><th id="341">341</th><td>        <b>continue</b>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="74Length" title='Length' data-type='unsigned int' data-ref="74Length">Length</dfn> = <var>1</var>;</td></tr>
<tr><th id="344">344</th><td>      <b>for</b> ( ; <a class="local col6 ref" href="#66Next" title='Next' data-ref="66Next">Next</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#68E" title='E' data-ref="68E">E</a> &amp;&amp; <a class="local col4 ref" href="#74Length" title='Length' data-ref="74Length">Length</a> &lt; <a class="local col4 ref" href="#64FuncMaxClause" title='FuncMaxClause' data-ref="64FuncMaxClause">FuncMaxClause</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#66Next" title='Next' data-ref="66Next">Next</a>) {</td></tr>
<tr><th id="345">345</th><td>        <b>if</b> (!<a class="tu ref" href="#_ZL17isValidClauseInstRKN4llvm12MachineInstrEb" title='isValidClauseInst' data-use='c' data-ref="_ZL17isValidClauseInstRKN4llvm12MachineInstrEb">isValidClauseInst</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#66Next" title='Next' data-ref="66Next">Next</a>, <a class="local col0 ref" href="#70IsVMEM" title='IsVMEM' data-ref="70IsVMEM">IsVMEM</a>))</td></tr>
<tr><th id="346">346</th><td>          <b>break</b>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>        <i>// A load from pointer which was loaded inside the same bundle is an</i></td></tr>
<tr><th id="349">349</th><td><i>        // impossible clause because we will need to write and read the same</i></td></tr>
<tr><th id="350">350</th><td><i>        // register inside. In this case processRegUses will return false.</i></td></tr>
<tr><th id="351">351</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693" title='(anonymous namespace)::SIFormMemoryClauses::processRegUses' data-use='c' data-ref="_ZN12_GLOBAL__N_119SIFormMemoryClauses14processRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6d16236693">processRegUses</a>(<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#66Next" title='Next' data-ref="66Next">Next</a>, <span class='refarg'><a class="local col1 ref" href="#71Defs" title='Defs' data-ref="71Defs">Defs</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Uses" title='Uses' data-ref="72Uses">Uses</a></span>, <span class='refarg'><a class="local col3 ref" href="#73RPT" title='RPT' data-ref="73RPT">RPT</a></span>))</td></tr>
<tr><th id="352">352</th><td>          <b>break</b>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>        ++<a class="local col4 ref" href="#74Length" title='Length' data-ref="74Length">Length</a>;</td></tr>
<tr><th id="355">355</th><td>      }</td></tr>
<tr><th id="356">356</th><td>      <b>if</b> (<a class="local col4 ref" href="#74Length" title='Length' data-ref="74Length">Length</a> &lt; <var>2</var>)</td></tr>
<tr><th id="357">357</th><td>        <b>continue</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>      <a class="local col3 ref" href="#63Changed" title='Changed' data-ref="63Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="360">360</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::MFI" title='(anonymous namespace)::SIFormMemoryClauses::MFI' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</a>(<a class="tu member" href="#(anonymousnamespace)::SIFormMemoryClauses::LastRecordedOccupancy" title='(anonymous namespace)::SIFormMemoryClauses::LastRecordedOccupancy' data-use='r' data-ref="(anonymousnamespace)::SIFormMemoryClauses::LastRecordedOccupancy">LastRecordedOccupancy</a>);</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>      <em>auto</em> <dfn class="local col5 decl" id="75B" title='B' data-type='auto' data-ref="75B">B</dfn> = BuildMI(MBB, I, DebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::BUNDLE));</td></tr>
<tr><th id="363">363</th><td>      Ind-&gt;insertMachineInstrInMaps(*B);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="76BI" title='BI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="76BI">BI</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>; <a class="local col6 ref" href="#76BI" title='BI' data-ref="76BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#66Next" title='Next' data-ref="66Next">Next</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#76BI" title='BI' data-ref="76BI">BI</a>) {</td></tr>
<tr><th id="366">366</th><td>        <a class="local col6 ref" href="#76BI" title='BI' data-ref="76BI">BI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14bundleWithPredEv" title='llvm::MachineInstr::bundleWithPred' data-ref="_ZN4llvm12MachineInstr14bundleWithPredEv">bundleWithPred</a>();</td></tr>
<tr><th id="367">367</th><td>        <a class="local col2 ref" href="#62Ind" title='Ind' data-ref="62Ind">Ind</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm11SlotIndexes32removeSingleMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::SlotIndexes::removeSingleMachineInstrFromMaps' data-ref="_ZN4llvm11SlotIndexes32removeSingleMachineInstrFromMapsERNS_12MachineInstrE">removeSingleMachineInstrFromMaps</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#76BI" title='BI' data-ref="76BI">BI</a></span>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="77MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="77MO">MO</dfn> : <a class="local col6 ref" href="#76BI" title='BI' data-ref="76BI">BI</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>())</td></tr>
<tr><th id="370">370</th><td>          <b>if</b> (<a class="local col7 ref" href="#77MO" title='MO' data-ref="77MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="371">371</th><td>            <a class="local col7 ref" href="#77MO" title='MO' data-ref="77MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17setIsInternalReadEb" title='llvm::MachineOperand::setIsInternalRead' data-ref="_ZN4llvm14MachineOperand17setIsInternalReadEb">setIsInternalRead</a>(<b>true</b>);</td></tr>
<tr><th id="372">372</th><td>      }</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>      <b>for</b> (<em>auto</em> &amp;&amp;<dfn class="local col8 decl" id="78R" title='R' data-type='llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &amp;&amp;' data-ref="78R">R</dfn> : <a class="local col1 ref" href="#71Defs" title='Defs' data-ref="71Defs">Defs</a>) {</td></tr>
<tr><th id="375">375</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_" title='(anonymous namespace)::SIFormMemoryClauses::forAllLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_">forAllLanes</a>(<a class="local col8 ref" href="#78R" title='R' data-ref="78R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::first' data-ref="std::pair::first">first</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#78R" title='R' data-ref="78R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>, [&amp;R, &amp;B](<em>unsigned</em> <dfn class="local col9 decl" id="79SubReg" title='SubReg' data-type='unsigned int' data-ref="79SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="376">376</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="80S" title='S' data-type='unsigned int' data-ref="80S">S</dfn> = <a class="local col8 ref" href="#78R" title='R' data-ref="78R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::EarlyClobber" title='llvm::RegState::EarlyClobber' data-ref="llvm::RegState::EarlyClobber">EarlyClobber</a>;</td></tr>
<tr><th id="377">377</th><td>          <b>if</b> (!<a class="local col9 ref" href="#79SubReg" title='SubReg' data-ref="79SubReg">SubReg</a>)</td></tr>
<tr><th id="378">378</th><td>            <a class="local col0 ref" href="#80S" title='S' data-ref="80S">S</a> &amp;= ~(<span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef">Undef</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead">Dead</a>);</td></tr>
<tr><th id="379">379</th><td>          B.addDef(R.first, S, SubReg);</td></tr>
<tr><th id="380">380</th><td>        });</td></tr>
<tr><th id="381">381</th><td>      }</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>      <b>for</b> (<em>auto</em> &amp;&amp;<dfn class="local col1 decl" id="81R" title='R' data-type='llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &amp;&amp;' data-ref="81R">R</dfn> : <a class="local col2 ref" href="#72Uses" title='Uses' data-ref="72Uses">Uses</a>) {</td></tr>
<tr><th id="384">384</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_" title='(anonymous namespace)::SIFormMemoryClauses::forAllLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_">forAllLanes</a>(<a class="local col1 ref" href="#81R" title='R' data-ref="81R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::first' data-ref="std::pair::first">first</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#81R" title='R' data-ref="81R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>, [&amp;R, &amp;B](<em>unsigned</em> <dfn class="local col2 decl" id="82SubReg" title='SubReg' data-type='unsigned int' data-ref="82SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="385">385</th><td>          B.addUse(R.first, R.second.first &amp; ~RegState::Kill, SubReg);</td></tr>
<tr><th id="386">386</th><td>        });</td></tr>
<tr><th id="387">387</th><td>      }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>      <b>for</b> (<em>auto</em> &amp;&amp;<dfn class="local col3 decl" id="83R" title='R' data-type='llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &amp;&amp;' data-ref="83R">R</dfn> : <a class="local col1 ref" href="#71Defs" title='Defs' data-ref="71Defs">Defs</a>) {</td></tr>
<tr><th id="390">390</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="84Reg" title='Reg' data-type='unsigned int' data-ref="84Reg">Reg</dfn> = <a class="local col3 ref" href="#83R" title='R' data-ref="83R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="391">391</th><td>        <a class="local col2 ref" href="#72Uses" title='Uses' data-ref="72Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg">Reg</a>);</td></tr>
<tr><th id="392">392</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg">Reg</a>))</td></tr>
<tr><th id="393">393</th><td>          <b>continue</b>;</td></tr>
<tr><th id="394">394</th><td>        <a class="local col1 ref" href="#61LIS" title='LIS' data-ref="61LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg">Reg</a>);</td></tr>
<tr><th id="395">395</th><td>        <a class="local col1 ref" href="#61LIS" title='LIS' data-ref="61LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg">Reg</a>);</td></tr>
<tr><th id="396">396</th><td>      }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>      <b>for</b> (<em>auto</em> &amp;&amp;<dfn class="local col5 decl" id="85R" title='R' data-type='llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &amp;&amp;' data-ref="85R">R</dfn> : <a class="local col2 ref" href="#72Uses" title='Uses' data-ref="72Uses">Uses</a>) {</td></tr>
<tr><th id="399">399</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn> = <a class="local col5 ref" href="#85R" title='R' data-ref="85R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="400">400</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>))</td></tr>
<tr><th id="401">401</th><td>          <b>continue</b>;</td></tr>
<tr><th id="402">402</th><td>        <a class="local col1 ref" href="#61LIS" title='LIS' data-ref="61LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>);</td></tr>
<tr><th id="403">403</th><td>        <a class="local col1 ref" href="#61LIS" title='LIS' data-ref="61LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>);</td></tr>
<tr><th id="404">404</th><td>      }</td></tr>
<tr><th id="405">405</th><td>    }</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <b>return</b> <a class="local col3 ref" href="#63Changed" title='Changed' data-ref="63Changed">Changed</a>;</td></tr>
<tr><th id="409">409</th><td>}</td></tr>
<tr><th id="410">410</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
