From 004b2535412a3184b74e1ee92a21c300ce7ad5b0 Mon Sep 17 00:00:00 2001
From: Peter Martienssen <peter.martienssen@liquify-consulting.de>
Date: Tue, 28 Sep 2021 15:04:11 +0200
Subject: [PATCH 3/4] Changed Interrupt Mask for csi4 to emit CRC and
 multi-bit errors.

---
 .../drivers/media/platform/tegra/camera/csi/csi4_fops.c       | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/kernel/nvidia/drivers/media/platform/tegra/camera/csi/csi4_fops.c b/kernel/nvidia/drivers/media/platform/tegra/camera/csi/csi4_fops.c
index 66557f127..b9e5e2ead 100644
--- a/kernel/nvidia/drivers/media/platform/tegra/camera/csi/csi4_fops.c
+++ b/kernel/nvidia/drivers/media/platform/tegra/camera/csi/csi4_fops.c
@@ -91,6 +91,10 @@ static void csi4_stream_init(struct tegra_csi_channel *chan, int csi_port)
 	csi4_stream_write(chan, csi_port, ERROR_STATUS2VI_MASK, 0x0);
 	csi4_stream_write(chan, csi_port, INTR_MASK, 0x0);
 	csi4_stream_write(chan, csi_port, ERR_INTR_MASK, 0x0);
+	csi4_stream_write(chan, csi_port, INTR_MASK, PH_ECC_MULTI_BIT_ERR | PD_CRC_ERR_VC0 | PH_ECC_SINGLE_BIT_ERR_VC0);
+	csi4_stream_write(chan, csi_port, ERR_INTR_MASK, PH_ECC_MULTI_BIT_ERR | PD_CRC_ERR_VC0 | PH_ECC_SINGLE_BIT_ERR_VC0);
+	csi4_stream_write(chan, csi_port, ERROR_STATUS2VI_MASK, CFG_ERR_STATUS2VI_MASK_VC0 | CFG_ERR_STATUS2VI_MASK_VC1 |
+				CFG_ERR_STATUS2VI_MASK_VC2 | CFG_ERR_STATUS2VI_MASK_VC3);
 }
 
 static void csi4_stream_config(struct tegra_csi_channel *chan, int port_idx)
-- 
2.25.1

