// Seed: 2388787732
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_6;
  type_11 id_7 (
      .id_0(),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_4),
      .id_4(1)
  );
  type_12 id_8 (
      .id_0(),
      .id_1(id_1 == id_1 - (1'b0 - 1))
  );
  assign id_3 = id_4;
  type_0 id_9 (
      1,
      1,
      (1)
  );
  assign id_3 = 1 - (1);
endmodule
