// Seed: 3514130799
module module_0;
  wire id_1;
  ;
  assign module_2.id_4 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire _id_4;
  output wand id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9;
  assign id_3 = -1;
  bit [1 : id_4] id_10;
  always @(posedge 1) begin : LABEL_0
    id_10 = 1;
  end
  module_0 modCall_1 ();
endmodule
