Fitter report for traffic
Thu Jun 13 17:55:28 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Jun 13 17:55:28 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; traffic                                         ;
; Top-level Entity Name              ; traffic                                         ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5T144C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 230 / 4,608 ( 5 % )                             ;
;     Total combinational functions  ; 229 / 4,608 ( 5 % )                             ;
;     Dedicated logic registers      ; 70 / 4,608 ( 2 % )                              ;
; Total registers                    ; 70                                              ;
; Total pins                         ; 14 / 89 ( 16 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Settings                                                                ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : EP2C5T144C8
Default Value : 

Option        : Minimum Core Junction Temperature
Setting       : 0
Default Value : 

Option        : Maximum Core Junction Temperature
Setting       : 85
Default Value : 

Option        : Fit Attempts to Skip
Setting       : 0
Default Value : 0.0

Option        : Device I/O Standard
Setting       : 3.3-V LVTTL
Default Value : 

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Auto Merge PLLs
Setting       : On
Default Value : On

Option        : Ignore PLL Mode When Merging PLLs
Setting       : Off
Default Value : Off

Option        : Router Timing Optimization Level
Setting       : Normal
Default Value : Normal

Option        : Placement Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Router Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Always Enable Input Buffers
Setting       : Off
Default Value : Off

Option        : Optimize Hold Timing
Setting       : IO Paths and Minimum TPD Paths
Default Value : IO Paths and Minimum TPD Paths

Option        : Optimize Multi-Corner Timing
Setting       : On
Default Value : On

Option        : PowerPlay Power Optimization
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing for ECOs
Setting       : Off
Default Value : Off

Option        : Regenerate full fit report during ECO compiles
Setting       : Off
Default Value : Off

Option        : Optimize IOC Register Placement for Timing
Setting       : Normal
Default Value : Normal

Option        : Limit to One Fitting Attempt
Setting       : Off
Default Value : Off

Option        : Final Placement Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Aggressive Routability Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Initial Placement Seed
Setting       : 1
Default Value : 1

Option        : PCI I/O
Setting       : Off
Default Value : Off

Option        : Weak Pull-Up Resistor
Setting       : Off
Default Value : Off

Option        : Enable Bus-Hold Circuitry
Setting       : Off
Default Value : Off

Option        : Auto Global Memory Control Signals
Setting       : Off
Default Value : Off

Option        : Auto Packed Registers
Setting       : Auto
Default Value : Auto

Option        : Auto Delay Chains
Setting       : On
Default Value : On

Option        : Auto Delay Chains for High Fanout Input Pins
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Performance
Setting       : Off
Default Value : Off

Option        : Perform Register Duplication for Performance
Setting       : Off
Default Value : Off

Option        : Perform Logic to Memory Mapping for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Register Retiming for Performance
Setting       : Off
Default Value : Off

Option        : Perform Asynchronous Signal Pipelining
Setting       : Off
Default Value : Off

Option        : Fitter Effort
Setting       : Auto Fit
Default Value : Auto Fit

Option        : Physical Synthesis Effort Level
Setting       : Normal
Default Value : Normal

Option        : Auto Global Clock
Setting       : On
Default Value : On

Option        : Auto Global Register Control Signals
Setting       : On
Default Value : On

Option        : Force Fitter to Avoid Periphery Placement Warnings
Setting       : Off
Default Value : Off
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Ignored Assignments                                                            ;
+--------------------------------------------------------------------------------+
Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : key1
Ignored Value  : PIN_88
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : key2
Ignored Value  : PIN_89
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : key3
Ignored Value  : PIN_90
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : key4
Ignored Value  : PIN_91
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : led
Ignored Value  : PIN_71
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[0]
Ignored Value  : PIN_76
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[10]
Ignored Value  : PIN_79
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[11]
Ignored Value  : PIN_121
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[1]
Ignored Value  : PIN_75
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[2]
Ignored Value  : PIN_74
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[3]
Ignored Value  : PIN_73
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[4]
Ignored Value  : PIN_113
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[5]
Ignored Value  : PIN_114
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[6]
Ignored Value  : PIN_115
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[7]
Ignored Value  : PIN_118
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[8]
Ignored Value  : PIN_119
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_addr[9]
Ignored Value  : PIN_120
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_ba[0]
Ignored Value  : PIN_81
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_ba[1]
Ignored Value  : PIN_80
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_cas
Ignored Value  : PIN_92
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_cke
Ignored Value  : PIN_122
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_clk
Ignored Value  : PIN_125
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_cs
Ignored Value  : PIN_86
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[0]
Ignored Value  : PIN_112
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[10]
Ignored Value  : PIN_133
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[11]
Ignored Value  : PIN_134
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[12]
Ignored Value  : PIN_135
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[13]
Ignored Value  : PIN_136
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[14]
Ignored Value  : PIN_139
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[15]
Ignored Value  : PIN_137
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[1]
Ignored Value  : PIN_104
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[2]
Ignored Value  : PIN_103
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[3]
Ignored Value  : PIN_101
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[4]
Ignored Value  : PIN_100
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[5]
Ignored Value  : PIN_99
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[6]
Ignored Value  : PIN_97
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[7]
Ignored Value  : PIN_96
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[8]
Ignored Value  : PIN_129
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_data[9]
Ignored Value  : PIN_132
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_ldqm
Ignored Value  : PIN_94
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_ras
Ignored Value  : PIN_87
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_udqm
Ignored Value  : PIN_126
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : sd_we
Ignored Value  : PIN_93
Ignored Source : QSF Assignment
+--------------------------------------------------------------------------------+



+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 320 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 320 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+--------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                     ;
+--------------------------------------------------------------------------------+
Partition Name               : Top
Partition Type               : User-created
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : 

Partition Name               : hard_block:auto_generated_inst
Partition Type               : Auto-generated
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : hard_block:auto_generated_inst
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                 ;
+--------------------------------------------------------------------------------+
Partition Name          : Top
# Nodes                 : 317
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Source File

Partition Name          : hard_block:auto_generated_inst
# Nodes                 : 3
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Source File
+--------------------------------------------------------------------------------+



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/SCNU/Study/Test/Quartus/traffic/output_files/traffic.pin.


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 230 / 4,608 ( 5 % ) ;
;     -- Combinational with no register       ; 160                 ;
;     -- Register only                        ; 1                   ;
;     -- Combinational with a register        ; 69                  ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 63                  ;
;     -- 3 input functions                    ; 23                  ;
;     -- <=2 input functions                  ; 143                 ;
;     -- Register only                        ; 1                   ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 161                 ;
;     -- arithmetic mode                      ; 68                  ;
;                                             ;                     ;
; Total registers*                            ; 70 / 4,851 ( 1 % )  ;
;     -- Dedicated logic registers            ; 70 / 4,608 ( 2 % )  ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )     ;
;                                             ;                     ;
; Total LABs:  partially or completely used   ; 21 / 288 ( 7 % )    ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 14 / 89 ( 16 % )    ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )      ;
;                                             ;                     ;
; Global signals                              ; 3                   ;
; M4Ks                                        ; 0 / 26 ( 0 % )      ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )      ;
; PLLs                                        ; 0 / 2 ( 0 % )       ;
; Global clocks                               ; 3 / 8 ( 38 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%        ;
; Peak interconnect usage (total/H/V)         ; 0% / 0% / 0%        ;
; Maximum fan-out                             ; 44                  ;
; Highest non-global fan-out                  ; 26                  ;
; Total fan-out                               ; 749                 ;
; Average fan-out                             ; 2.34                ;
+---------------------------------------------+---------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                    ;
+--------------------------------------------------------------------------------+
Statistic                      : Difficulty Clustering Region
Top                            : Low
hard_block:auto_generated_inst : Low

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total logic elements
Top                            : 230 / 4608 ( 5 % )
hard_block:auto_generated_inst : 0 / 4608 ( 0 % )

Statistic                      :     -- Combinational with no register
Top                            : 160
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 1
hard_block:auto_generated_inst : 0

Statistic                      :     -- Combinational with a register
Top                            : 69
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Logic element usage by number of LUT inputs
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- 4 input functions
Top                            : 63
hard_block:auto_generated_inst : 0

Statistic                      :     -- 3 input functions
Top                            : 23
hard_block:auto_generated_inst : 0

Statistic                      :     -- <=2 input functions
Top                            : 143
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 1
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Logic elements by mode
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- normal mode
Top                            : 161
hard_block:auto_generated_inst : 0

Statistic                      :     -- arithmetic mode
Top                            : 68
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total registers
Top                            : 70
hard_block:auto_generated_inst : 0

Statistic                      :     -- Dedicated logic registers
Top                            : 70 / 4608 ( 2 % )
hard_block:auto_generated_inst : 0 / 4608 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total LABs:  partially or completely used
Top                            : 21 / 288 ( 7 % )
hard_block:auto_generated_inst : 0 / 288 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Virtual pins
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : I/O pins
Top                            : 14
hard_block:auto_generated_inst : 0

Statistic                      : Embedded Multiplier 9-bit elements
Top                            : 0 / 26 ( 0 % )
hard_block:auto_generated_inst : 0 / 26 ( 0 % )

Statistic                      : Total memory bits
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : Total RAM block bits
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : Clock control block
Top                            : 3 / 10 ( 30 % )
hard_block:auto_generated_inst : 0 / 10 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Input Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Internal Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Total Connections
Top                            : 749
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Connections
Top                            : 247
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : External Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Top
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- hard_block:auto_generated_inst
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Partition Interface
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports
Top                            : 2
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports
Top                            : 12
hard_block:auto_generated_inst : 0

Statistic                      :     -- Bidir Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Registered Ports
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Registered Input Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Port Connectivity
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports driven by GND
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by GND
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports driven by VCC
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by VCC
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Source
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Source
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Fanout
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Fanout
Top                            : 0
hard_block:auto_generated_inst : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                  : clk
Pin #                 : 17
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 6
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : yes
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User

Name                  : key5
Pin #                 : 72
I/O Bank              : 4
X coordinate          : 26
Y coordinate          : 0
Cell number           : 0
Combinational Fan-Out : 8
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : User
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Output Pins                                                                    ;
+--------------------------------------------------------------------------------+
Name                   : seg7com[0]
Pin #                  : 65
I/O Bank               : 4
X coordinate           : 21
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7com[1]
Pin #                  : 67
I/O Bank               : 4
X coordinate           : 24
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7com[2]
Pin #                  : 69
I/O Bank               : 4
X coordinate           : 26
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7com[3]
Pin #                  : 70
I/O Bank               : 4
X coordinate           : 26
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7data[0]
Pin #                  : 53
I/O Bank               : 4
X coordinate           : 9
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7data[1]
Pin #                  : 55
I/O Bank               : 4
X coordinate           : 9
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7data[2]
Pin #                  : 57
I/O Bank               : 4
X coordinate           : 12
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7data[3]
Pin #                  : 58
I/O Bank               : 4
X coordinate           : 12
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7data[4]
Pin #                  : 59
I/O Bank               : 4
X coordinate           : 14
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7data[5]
Pin #                  : 60
I/O Bank               : 4
X coordinate           : 14
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7data[6]
Pin #                  : 63
I/O Bank               : 4
X coordinate           : 19
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : seg7data[7]
Pin #                  : 64
I/O Bank               : 4
X coordinate           : 21
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : User
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+--------------------------------------------------------------------------------+
I/O Bank      : 1
Usage         : 3 / 19 ( 16 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 2
Usage         : 0 / 23 ( 0 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 3
Usage         : 1 / 23 ( 4 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 4
Usage         : 13 / 24 ( 54 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; All Package Pins                                                               ;
+--------------------------------------------------------------------------------+
Location        : 1
Pad Number      : 0
I/O Bank        : 1
Pin Name/Usage  : ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : 2
Pad Number      : 1
I/O Bank        : 1
Pin Name/Usage  : ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : 3
Pad Number      : 2
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 4
Pad Number      : 3
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 5
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 7
Pad Number      : 10
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 8
Pad Number      : 11
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 9
Pad Number      : 12
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 10
Pad Number      : 13
I/O Bank        : 1
Pin Name/Usage  : #TDO
Dir.            : output
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 11
Pad Number      : 14
I/O Bank        : 1
Pin Name/Usage  : #TMS
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 12
Pad Number      : 15
I/O Bank        : 1
Pin Name/Usage  : #TCK
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 13
Pad Number      : 16
I/O Bank        : 1
Pin Name/Usage  : #TDI
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 14
Pad Number      : 17
I/O Bank        : 1
Pin Name/Usage  : ^DATA0
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 15
Pad Number      : 18
I/O Bank        : 1
Pin Name/Usage  : ^DCLK
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 16
Pad Number      : 19
I/O Bank        : 1
Pin Name/Usage  : ^nCE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 17
Pad Number      : 20
I/O Bank        : 1
Pin Name/Usage  : clk
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 18
Pad Number      : 21
I/O Bank        : 1
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 20
Pad Number      : 22
I/O Bank        : 1
Pin Name/Usage  : ^nCONFIG
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 21
Pad Number      : 23
I/O Bank        : 1
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 22
Pad Number      : 24
I/O Bank        : 1
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 23
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 24
Pad Number      : 25
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 25
Pad Number      : 26
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 26
Pad Number      : 27
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 27
Pad Number      : 28
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 28
Pad Number      : 32
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 29
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 30
Pad Number      : 40
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 31
Pad Number      : 41
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 32
Pad Number      : 42
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 33
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 34
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 35
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 36
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 37
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 38
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 39
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 40
Pad Number      : 43
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 41
Pad Number      : 44
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 42
Pad Number      : 45
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 43
Pad Number      : 46
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 44
Pad Number      : 47
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 45
Pad Number      : 48
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 46
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 47
Pad Number      : 49
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 48
Pad Number      : 50
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 49
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 50
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 51
Pad Number      : 52
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 52
Pad Number      : 53
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 53
Pad Number      : 57
I/O Bank        : 4
Pin Name/Usage  : seg7data[0]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 54
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 55
Pad Number      : 58
I/O Bank        : 4
Pin Name/Usage  : seg7data[1]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 56
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 57
Pad Number      : 59
I/O Bank        : 4
Pin Name/Usage  : seg7data[2]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 58
Pad Number      : 60
I/O Bank        : 4
Pin Name/Usage  : seg7data[3]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 59
Pad Number      : 63
I/O Bank        : 4
Pin Name/Usage  : seg7data[4]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 60
Pad Number      : 64
I/O Bank        : 4
Pin Name/Usage  : seg7data[5]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 61
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 62
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 63
Pad Number      : 72
I/O Bank        : 4
Pin Name/Usage  : seg7data[6]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 64
Pad Number      : 75
I/O Bank        : 4
Pin Name/Usage  : seg7data[7]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 65
Pad Number      : 76
I/O Bank        : 4
Pin Name/Usage  : seg7com[0]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 66
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 67
Pad Number      : 79
I/O Bank        : 4
Pin Name/Usage  : seg7com[1]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 68
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 69
Pad Number      : 80
I/O Bank        : 4
Pin Name/Usage  : seg7com[2]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 70
Pad Number      : 81
I/O Bank        : 4
Pin Name/Usage  : seg7com[3]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 71
Pad Number      : 82
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 72
Pad Number      : 83
I/O Bank        : 4
Pin Name/Usage  : key5
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : 73
Pad Number      : 84
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 74
Pad Number      : 85
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 75
Pad Number      : 86
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 76
Pad Number      : 87
I/O Bank        : 3
Pin Name/Usage  : ~LVDS41p/nCEO~
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : 77
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 78
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 79
Pad Number      : 95
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 80
Pad Number      : 97
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 81
Pad Number      : 98
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 82
Pad Number      : 99
I/O Bank        : 3
Pin Name/Usage  : ^nSTATUS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 83
Pad Number      : 100
I/O Bank        : 3
Pin Name/Usage  : ^CONF_DONE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 84
Pad Number      : 101
I/O Bank        : 3
Pin Name/Usage  : ^MSEL1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 85
Pad Number      : 102
I/O Bank        : 3
Pin Name/Usage  : ^MSEL0
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 86
Pad Number      : 103
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 87
Pad Number      : 104
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 88
Pad Number      : 105
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 89
Pad Number      : 106
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 90
Pad Number      : 107
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 91
Pad Number      : 108
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 92
Pad Number      : 109
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 93
Pad Number      : 110
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 94
Pad Number      : 111
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 95
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 96
Pad Number      : 112
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 97
Pad Number      : 113
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 98
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 99
Pad Number      : 119
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 100
Pad Number      : 120
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 101
Pad Number      : 121
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 102
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 103
Pad Number      : 125
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 104
Pad Number      : 126
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 105
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 106
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 107
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 108
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 109
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 110
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 111
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 112
Pad Number      : 127
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 113
Pad Number      : 128
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 114
Pad Number      : 129
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 115
Pad Number      : 130
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 116
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 117
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 118
Pad Number      : 134
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 119
Pad Number      : 135
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 120
Pad Number      : 137
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 121
Pad Number      : 138
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 122
Pad Number      : 139
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 123
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 124
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 125
Pad Number      : 144
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 126
Pad Number      : 145
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 127
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 128
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 129
Pad Number      : 148
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 130
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 131
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 132
Pad Number      : 153
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 133
Pad Number      : 154
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 134
Pad Number      : 155
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 135
Pad Number      : 162
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 136
Pad Number      : 163
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 137
Pad Number      : 164
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 138
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 139
Pad Number      : 165
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 140
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : 141
Pad Number      : 166
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 142
Pad Number      : 167
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 143
Pad Number      : 168
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : 144
Pad Number      : 169
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off
+--------------------------------------------------------------------------------+

Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                       ;
+--------------------------------------------------------------------------------+
I/O Standard           : 3.3-V LVTTL
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 3.3-V LVCMOS
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 2.5 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 1.8 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 1.5 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 3.3-V PCI
Load                   : 10 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : 3.3-V PCI-X
Load                   : 10 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : SSTL-2 Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-2 Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-18 Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-18 Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : 1.5-V HSTL Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel)

I/O Standard           : 1.5-V HSTL Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : 1.8-V HSTL Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel)

I/O Standard           : 1.8-V HSTL Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : Differential SSTL-2
Load                   : 0 pF
Termination Resistance : (See SSTL-2)

I/O Standard           : Differential 2.5-V SSTL Class II
Load                   : 0 pF
Termination Resistance : (See SSTL-2 Class II)

I/O Standard           : Differential 1.8-V SSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.8-V SSTL Class I)

I/O Standard           : Differential 1.8-V SSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.8-V SSTL Class II)

I/O Standard           : Differential 1.5-V HSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.5-V HSTL Class I)

I/O Standard           : Differential 1.5-V HSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.5-V HSTL Class II)

I/O Standard           : Differential 1.8-V HSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.8-V HSTL Class I)

I/O Standard           : Differential 1.8-V HSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.8-V HSTL Class II)

I/O Standard           : LVDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : mini-LVDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : RSDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : Simple RSDS
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : Differential LVPECL
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)
+--------------------------------------------------------------------------------+

Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                          ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |traffic
Logic Cells                : 230 (0)
Dedicated Logic Registers  : 70 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 14
Virtual Pins               : 0
LUT-Only LCs               : 160 (0)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 69 (0)
Full Hierarchy Name        : |traffic
Library Name               : work

Compilation Hierarchy Node :    |div1000:inst1|
Logic Cells                : 40 (40)
Dedicated Logic Registers  : 17 (17)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 23 (23)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (17)
Full Hierarchy Name        : |traffic|div1000:inst1
Library Name               : work

Compilation Hierarchy Node :    |div1:inst|
Logic Cells                : 67 (67)
Dedicated Logic Registers  : 27 (27)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 40 (40)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |traffic|div1:inst
Library Name               : work

Compilation Hierarchy Node :    |jiaotongdeng:inst2|
Logic Cells                : 102 (38)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 86 (22)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2
Library Name               : work

Compilation Hierarchy Node :       |lpm_divide:Div0|
Logic Cells                : 30 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 30 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2|lpm_divide:Div0
Library Name               : work

Compilation Hierarchy Node :          |lpm_divide_vcm:auto_generated|
Logic Cells                : 30 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 30 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated
Library Name               : work

Compilation Hierarchy Node :             |sign_div_unsign_9kh:divider|
Logic Cells                : 30 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 30 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider
Library Name               : work

Compilation Hierarchy Node :                |alt_u_div_kve:divider|
Logic Cells                : 30 (30)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 30 (30)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider
Library Name               : work

Compilation Hierarchy Node :       |lpm_divide:Mod0|
Logic Cells                : 34 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 34 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2|lpm_divide:Mod0
Library Name               : work

Compilation Hierarchy Node :          |lpm_divide_45m:auto_generated|
Logic Cells                : 34 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 34 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated
Library Name               : work

Compilation Hierarchy Node :             |sign_div_unsign_bkh:divider|
Logic Cells                : 34 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 34 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider
Library Name               : work

Compilation Hierarchy Node :                |alt_u_div_ove:divider|
Logic Cells                : 34 (34)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 34 (34)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |traffic|jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider
Library Name               : work

Compilation Hierarchy Node :    |seg7led:inst3|
Logic Cells                : 23 (23)
Dedicated Logic Registers  : 10 (10)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 11 (11)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 11 (11)
Full Hierarchy Name        : |traffic|seg7led:inst3
Library Name               : work
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Delay Chain Summary                                                            ;
+--------------------------------------------------------------------------------+
Name                  : seg7com[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7com[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7com[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7com[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7data[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7data[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7data[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7data[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7data[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7data[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7data[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : seg7data[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : clk
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : key5
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------------------------------------+
Source Pin / Fanout : clk
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : key5
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - jiaotongdeng:inst2|Selector3~1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - jiaotongdeng:inst2|Selector3~2
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - jiaotongdeng:inst2|Selector12~2
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - jiaotongdeng:inst2|Selector13~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - jiaotongdeng:inst2|Selector13~3
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - jiaotongdeng:inst2|Selector0~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - jiaotongdeng:inst2|Selector3~3
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - jiaotongdeng:inst2|LIGHT2[0]~0
Pad To Core Index   : 0
Setting             : 6
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Control Signals                                                                ;
+--------------------------------------------------------------------------------+
Name                      : clk
Location                  : PIN_17
Fan-Out                   : 44
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK2
Enable Signal Source Name : --

Name                      : div1000:inst1|q
Location                  : LCFF_X1_Y12_N13
Fan-Out                   : 10
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK0
Enable Signal Source Name : --

Name                      : div1:inst|q
Location                  : LCFF_X13_Y9_N17
Fan-Out                   : 16
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --

Name                      : jiaotongdeng:inst2|Selector12~4
Location                  : LCCOMB_X21_Y3_N2
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                    ;
+--------------------------------------------------------------------------------+
Name                      : clk
Location                  : PIN_17
Fan-Out                   : 44
Global Resource Used      : Global Clock
Global Line Name          : GCLK2
Enable Signal Source Name : --

Name                      : div1000:inst1|q
Location                  : LCFF_X1_Y12_N13
Fan-Out                   : 10
Global Resource Used      : Global Clock
Global Line Name          : GCLK0
Enable Signal Source Name : --

Name                      : div1:inst|q
Location                  : LCFF_X13_Y9_N17
Fan-Out                   : 16
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                          ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; div1:inst|LessThan1~7                                                                                                                         ; 26      ;
; div1000:inst1|LessThan1~3                                                                                                                     ; 16      ;
; jiaotongdeng:inst2|COUNT[4]                                                                                                                   ; 13      ;
; jiaotongdeng:inst2|COUNT[5]                                                                                                                   ; 12      ;
; seg7led:inst3|CNT4[0]                                                                                                                         ; 11      ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8  ; 11      ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6  ; 11      ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6  ; 11      ;
; jiaotongdeng:inst2|Equal0~2                                                                                                                   ; 9       ;
; seg7led:inst3|CNT4[1]                                                                                                                         ; 9       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8  ; 9       ;
; key5                                                                                                                                          ; 8       ;
; jiaotongdeng:inst2|STATE.S3                                                                                                                   ; 8       ;
; jiaotongdeng:inst2|STATE.S2                                                                                                                   ; 8       ;
; jiaotongdeng:inst2|COUNT[2]                                                                                                                   ; 8       ;
; jiaotongdeng:inst2|COUNT[3]                                                                                                                   ; 8       ;
; jiaotongdeng:inst2|Selector3~2                                                                                                                ; 7       ;
; jiaotongdeng:inst2|COUNT[1]                                                                                                                   ; 7       ;
; seg7led:inst3|SHUJU[2]                                                                                                                        ; 7       ;
; seg7led:inst3|SHUJU[1]                                                                                                                        ; 7       ;
; seg7led:inst3|SHUJU[0]                                                                                                                        ; 7       ;
; jiaotongdeng:inst2|Equal0~4                                                                                                                   ; 6       ;
; jiaotongdeng:inst2|Selector3~1                                                                                                                ; 6       ;
; jiaotongdeng:inst2|STATE.S4                                                                                                                   ; 6       ;
; jiaotongdeng:inst2|STATE.S1                                                                                                                   ; 5       ;
; jiaotongdeng:inst2|Selector12~4                                                                                                               ; 4       ;
; jiaotongdeng:inst2|Equal0~3                                                                                                                   ; 4       ;
; seg7led:inst3|SHUJU[3]                                                                                                                        ; 4       ;
; jiaotongdeng:inst2|COUNT[0]~6                                                                                                                 ; 3       ;
; jiaotongdeng:inst2|Selector7~3                                                                                                                ; 3       ;
; jiaotongdeng:inst2|COUNT[5]~5                                                                                                                 ; 3       ;
; div1:inst|count[24]                                                                                                                           ; 3       ;
; div1:inst|count[16]                                                                                                                           ; 3       ;
; div1:inst|count[10]                                                                                                                           ; 3       ;
; div1:inst|count[11]                                                                                                                           ; 3       ;
; div1:inst|count[14]                                                                                                                           ; 3       ;
; div1:inst|count[13]                                                                                                                           ; 3       ;
; div1:inst|count[12]                                                                                                                           ; 3       ;
; div1:inst|count[15]                                                                                                                           ; 3       ;
; div1:inst|count[17]                                                                                                                           ; 3       ;
; div1:inst|count[18]                                                                                                                           ; 3       ;
; div1:inst|count[21]                                                                                                                           ; 3       ;
; div1:inst|count[20]                                                                                                                           ; 3       ;
; div1:inst|count[19]                                                                                                                           ; 3       ;
; div1:inst|count[22]                                                                                                                           ; 3       ;
; div1:inst|count[23]                                                                                                                           ; 3       ;
; div1:inst|count[25]                                                                                                                           ; 3       ;
; div1000:inst1|count[13]                                                                                                                       ; 3       ;
; div1000:inst1|count[14]                                                                                                                       ; 3       ;
; div1000:inst1|count[7]                                                                                                                        ; 3       ;
; div1000:inst1|count[8]                                                                                                                        ; 3       ;
; div1000:inst1|count[5]                                                                                                                        ; 3       ;
; div1000:inst1|count[4]                                                                                                                        ; 3       ;
; div1000:inst1|count[3]                                                                                                                        ; 3       ;
; div1000:inst1|count[6]                                                                                                                        ; 3       ;
; div1000:inst1|count[15]                                                                                                                       ; 3       ;
; jiaotongdeng:inst2|LIGHT1[0]                                                                                                                  ; 3       ;
; jiaotongdeng:inst2|COUNT[0]                                                                                                                   ; 3       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[6]~10 ; 3       ;
; div1:inst|count[0]                                                                                                                            ; 2       ;
; div1:inst|count[1]                                                                                                                            ; 2       ;
; div1:inst|count[2]                                                                                                                            ; 2       ;
; div1:inst|count[3]                                                                                                                            ; 2       ;
; div1:inst|count[4]                                                                                                                            ; 2       ;
; div1:inst|count[5]                                                                                                                            ; 2       ;
; div1:inst|LessThan0~3                                                                                                                         ; 2       ;
; div1:inst|count[9]                                                                                                                            ; 2       ;
; div1:inst|count[8]                                                                                                                            ; 2       ;
; div1:inst|count[7]                                                                                                                            ; 2       ;
; div1:inst|count[6]                                                                                                                            ; 2       ;
; div1000:inst1|count[0]                                                                                                                        ; 2       ;
; div1000:inst1|count[1]                                                                                                                        ; 2       ;
; div1000:inst1|count[2]                                                                                                                        ; 2       ;
; jiaotongdeng:inst2|Selector15~0                                                                                                               ; 2       ;
; jiaotongdeng:inst2|Selector12~2                                                                                                               ; 2       ;
; jiaotongdeng:inst2|COUNT[5]~4                                                                                                                 ; 2       ;
; div1000:inst1|LessThan0~0                                                                                                                     ; 2       ;
; div1000:inst1|count[12]                                                                                                                       ; 2       ;
; div1000:inst1|count[11]                                                                                                                       ; 2       ;
; div1000:inst1|count[10]                                                                                                                       ; 2       ;
; div1000:inst1|count[9]                                                                                                                        ; 2       ;
; jiaotongdeng:inst2|LIGHT1[1]                                                                                                                  ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~38            ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~37            ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[19]~29            ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[19]~28            ; 2       ;
; seg7led:inst3|Mux4~0                                                                                                                          ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~2  ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~4  ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~2  ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~0  ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~2  ; 2       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~0  ; 2       ;
; jiaotongdeng:inst2|LIGHT2[2]~1                                                                                                                ; 1       ;
; seg7led:inst3|CNT4[0]~1                                                                                                                       ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~42            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[27]~41            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]~40            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[22]~31            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[23]~30            ; 1       ;
; div1:inst|Add0~77                                                                                                                             ; 1       ;
; div1:inst|Add0~76                                                                                                                             ; 1       ;
; div1:inst|Add0~75                                                                                                                             ; 1       ;
; div1:inst|Add0~74                                                                                                                             ; 1       ;
; div1:inst|Add0~73                                                                                                                             ; 1       ;
; div1:inst|Add0~72                                                                                                                             ; 1       ;
; div1:inst|Add0~71                                                                                                                             ; 1       ;
; div1:inst|Add0~70                                                                                                                             ; 1       ;
; div1:inst|Add0~69                                                                                                                             ; 1       ;
; div1:inst|Add0~68                                                                                                                             ; 1       ;
; div1:inst|Add0~67                                                                                                                             ; 1       ;
; div1:inst|Add0~66                                                                                                                             ; 1       ;
; div1:inst|Add0~65                                                                                                                             ; 1       ;
; div1:inst|Add0~64                                                                                                                             ; 1       ;
; div1:inst|Add0~63                                                                                                                             ; 1       ;
; div1:inst|Add0~62                                                                                                                             ; 1       ;
; div1:inst|Add0~61                                                                                                                             ; 1       ;
; div1:inst|Add0~60                                                                                                                             ; 1       ;
; div1:inst|Add0~59                                                                                                                             ; 1       ;
; div1:inst|Add0~58                                                                                                                             ; 1       ;
; div1:inst|Add0~57                                                                                                                             ; 1       ;
; div1:inst|Add0~56                                                                                                                             ; 1       ;
; div1:inst|Add0~55                                                                                                                             ; 1       ;
; div1:inst|Add0~54                                                                                                                             ; 1       ;
; div1:inst|Add0~53                                                                                                                             ; 1       ;
; div1:inst|Add0~52                                                                                                                             ; 1       ;
; div1:inst|LessThan1~6                                                                                                                         ; 1       ;
; div1:inst|LessThan1~5                                                                                                                         ; 1       ;
; div1:inst|LessThan1~4                                                                                                                         ; 1       ;
; div1:inst|LessThan1~3                                                                                                                         ; 1       ;
; div1:inst|LessThan1~2                                                                                                                         ; 1       ;
; div1:inst|LessThan1~1                                                                                                                         ; 1       ;
; div1:inst|LessThan1~0                                                                                                                         ; 1       ;
; div1000:inst1|Add0~47                                                                                                                         ; 1       ;
; div1000:inst1|Add0~46                                                                                                                         ; 1       ;
; div1000:inst1|Add0~45                                                                                                                         ; 1       ;
; div1:inst|LessThan0~6                                                                                                                         ; 1       ;
; div1:inst|LessThan0~5                                                                                                                         ; 1       ;
; div1:inst|LessThan0~4                                                                                                                         ; 1       ;
; div1:inst|LessThan0~2                                                                                                                         ; 1       ;
; div1:inst|LessThan0~1                                                                                                                         ; 1       ;
; div1:inst|LessThan0~0                                                                                                                         ; 1       ;
; jiaotongdeng:inst2|Selector2~1                                                                                                                ; 1       ;
; jiaotongdeng:inst2|LIGHT2[0]~0                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector3~3                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector0~0                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector1~0                                                                                                                ; 1       ;
; div1000:inst1|Add0~44                                                                                                                         ; 1       ;
; div1000:inst1|Add0~43                                                                                                                         ; 1       ;
; div1000:inst1|Add0~42                                                                                                                         ; 1       ;
; div1000:inst1|Add0~41                                                                                                                         ; 1       ;
; div1000:inst1|Add0~40                                                                                                                         ; 1       ;
; div1000:inst1|Add0~39                                                                                                                         ; 1       ;
; div1000:inst1|Add0~38                                                                                                                         ; 1       ;
; div1000:inst1|Add0~37                                                                                                                         ; 1       ;
; div1000:inst1|Add0~36                                                                                                                         ; 1       ;
; div1000:inst1|Add0~35                                                                                                                         ; 1       ;
; div1000:inst1|Add0~34                                                                                                                         ; 1       ;
; div1000:inst1|Add0~33                                                                                                                         ; 1       ;
; div1000:inst1|Add0~32                                                                                                                         ; 1       ;
; div1000:inst1|LessThan1~2                                                                                                                     ; 1       ;
; div1000:inst1|LessThan1~1                                                                                                                     ; 1       ;
; div1000:inst1|LessThan1~0                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Selector12~3                                                                                                               ; 1       ;
; jiaotongdeng:inst2|Selector13~3                                                                                                               ; 1       ;
; jiaotongdeng:inst2|Selector13~2                                                                                                               ; 1       ;
; jiaotongdeng:inst2|Selector13~1                                                                                                               ; 1       ;
; jiaotongdeng:inst2|Selector13~0                                                                                                               ; 1       ;
; jiaotongdeng:inst2|Selector9~0                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector8~0                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector7~2                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector6~0                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector5~0                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector4~1                                                                                                                ; 1       ;
; jiaotongdeng:inst2|Selector4~0                                                                                                                ; 1       ;
; div1000:inst1|LessThan0~3                                                                                                                     ; 1       ;
; div1000:inst1|LessThan0~2                                                                                                                     ; 1       ;
; div1000:inst1|LessThan0~1                                                                                                                     ; 1       ;
; seg7led:inst3|CNT4[1]~0                                                                                                                       ; 1       ;
; seg7led:inst3|Mux4~2                                                                                                                          ; 1       ;
; seg7led:inst3|Mux4~1                                                                                                                          ; 1       ;
; seg7led:inst3|Mux5~2                                                                                                                          ; 1       ;
; seg7led:inst3|Mux5~1                                                                                                                          ; 1       ;
; jiaotongdeng:inst2|LIGHT1[2]                                                                                                                  ; 1       ;
; seg7led:inst3|Mux5~0                                                                                                                          ; 1       ;
; jiaotongdeng:inst2|LIGHT2[2]                                                                                                                  ; 1       ;
; seg7led:inst3|Mux6~1                                                                                                                          ; 1       ;
; seg7led:inst3|Mux6~0                                                                                                                          ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~39            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~36            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[27]~35            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[28]~34            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[24]~33            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[24]~32            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~31            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~30            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~27            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~26            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]~25            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[21]~24            ; 1       ;
; jiaotongdeng:inst2|LIGHT2[1]                                                                                                                  ; 1       ;
; seg7led:inst3|Mux7~1                                                                                                                          ; 1       ;
; seg7led:inst3|Mux7~0                                                                                                                          ; 1       ;
; jiaotongdeng:inst2|LIGHT2[0]                                                                                                                  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~29            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[21]~27            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[21]~26            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[22]~25            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[23]~24            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~22            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~21            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~20            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~19            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[17]~18            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[18]~17            ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[18]~16            ; 1       ;
; seg7led:inst3|Mux3~0                                                                                                                          ; 1       ;
; seg7led:inst3|Mux2~0                                                                                                                          ; 1       ;
; seg7led:inst3|Mux1~0                                                                                                                          ; 1       ;
; seg7led:inst3|Mux14~0                                                                                                                         ; 1       ;
; seg7led:inst3|Mux13~0                                                                                                                         ; 1       ;
; seg7led:inst3|Mux12~0                                                                                                                         ; 1       ;
; seg7led:inst3|Mux11~0                                                                                                                         ; 1       ;
; seg7led:inst3|Mux10~0                                                                                                                         ; 1       ;
; seg7led:inst3|Mux9~0                                                                                                                          ; 1       ;
; seg7led:inst3|Mux8~0                                                                                                                          ; 1       ;
; seg7led:inst3|TOseg7com[0]                                                                                                                    ; 1       ;
; seg7led:inst3|TOseg7com[1]                                                                                                                    ; 1       ;
; seg7led:inst3|TOseg7com[2]                                                                                                                    ; 1       ;
; seg7led:inst3|TOseg7com[3]                                                                                                                    ; 1       ;
; div1:inst|Add0~50                                                                                                                             ; 1       ;
; div1:inst|Add0~49                                                                                                                             ; 1       ;
; div1:inst|Add0~48                                                                                                                             ; 1       ;
; div1:inst|Add0~47                                                                                                                             ; 1       ;
; div1:inst|Add0~46                                                                                                                             ; 1       ;
; div1:inst|Add0~45                                                                                                                             ; 1       ;
; div1:inst|Add0~44                                                                                                                             ; 1       ;
; div1:inst|Add0~43                                                                                                                             ; 1       ;
; div1:inst|Add0~42                                                                                                                             ; 1       ;
; div1:inst|Add0~41                                                                                                                             ; 1       ;
; div1:inst|Add0~40                                                                                                                             ; 1       ;
; div1:inst|Add0~39                                                                                                                             ; 1       ;
; div1:inst|Add0~38                                                                                                                             ; 1       ;
; div1:inst|Add0~37                                                                                                                             ; 1       ;
; div1:inst|Add0~36                                                                                                                             ; 1       ;
; div1:inst|Add0~35                                                                                                                             ; 1       ;
; div1:inst|Add0~34                                                                                                                             ; 1       ;
; div1:inst|Add0~33                                                                                                                             ; 1       ;
; div1:inst|Add0~32                                                                                                                             ; 1       ;
; div1:inst|Add0~31                                                                                                                             ; 1       ;
; div1:inst|Add0~30                                                                                                                             ; 1       ;
; div1:inst|Add0~29                                                                                                                             ; 1       ;
; div1:inst|Add0~28                                                                                                                             ; 1       ;
; div1:inst|Add0~27                                                                                                                             ; 1       ;
; div1:inst|Add0~26                                                                                                                             ; 1       ;
; div1:inst|Add0~25                                                                                                                             ; 1       ;
; div1:inst|Add0~24                                                                                                                             ; 1       ;
; div1:inst|Add0~23                                                                                                                             ; 1       ;
; div1:inst|Add0~22                                                                                                                             ; 1       ;
; div1:inst|Add0~21                                                                                                                             ; 1       ;
; div1:inst|Add0~20                                                                                                                             ; 1       ;
; div1:inst|Add0~19                                                                                                                             ; 1       ;
; div1:inst|Add0~18                                                                                                                             ; 1       ;
; div1:inst|Add0~17                                                                                                                             ; 1       ;
; div1:inst|Add0~16                                                                                                                             ; 1       ;
; div1:inst|Add0~15                                                                                                                             ; 1       ;
; div1:inst|Add0~14                                                                                                                             ; 1       ;
; div1:inst|Add0~13                                                                                                                             ; 1       ;
; div1:inst|Add0~12                                                                                                                             ; 1       ;
; div1:inst|Add0~11                                                                                                                             ; 1       ;
; div1:inst|Add0~10                                                                                                                             ; 1       ;
; div1:inst|Add0~9                                                                                                                              ; 1       ;
; div1:inst|Add0~8                                                                                                                              ; 1       ;
; div1:inst|Add0~7                                                                                                                              ; 1       ;
; div1:inst|Add0~6                                                                                                                              ; 1       ;
; div1:inst|Add0~5                                                                                                                              ; 1       ;
; div1:inst|Add0~4                                                                                                                              ; 1       ;
; div1:inst|Add0~3                                                                                                                              ; 1       ;
; div1:inst|Add0~2                                                                                                                              ; 1       ;
; div1:inst|Add0~1                                                                                                                              ; 1       ;
; div1:inst|Add0~0                                                                                                                              ; 1       ;
; div1000:inst1|Add0~30                                                                                                                         ; 1       ;
; div1000:inst1|Add0~29                                                                                                                         ; 1       ;
; div1000:inst1|Add0~28                                                                                                                         ; 1       ;
; div1000:inst1|Add0~27                                                                                                                         ; 1       ;
; div1000:inst1|Add0~26                                                                                                                         ; 1       ;
; div1000:inst1|Add0~25                                                                                                                         ; 1       ;
; div1000:inst1|Add0~24                                                                                                                         ; 1       ;
; div1000:inst1|Add0~23                                                                                                                         ; 1       ;
; div1000:inst1|Add0~22                                                                                                                         ; 1       ;
; div1000:inst1|Add0~21                                                                                                                         ; 1       ;
; div1000:inst1|Add0~20                                                                                                                         ; 1       ;
; div1000:inst1|Add0~19                                                                                                                         ; 1       ;
; div1000:inst1|Add0~18                                                                                                                         ; 1       ;
; div1000:inst1|Add0~17                                                                                                                         ; 1       ;
; div1000:inst1|Add0~16                                                                                                                         ; 1       ;
; div1000:inst1|Add0~15                                                                                                                         ; 1       ;
; div1000:inst1|Add0~14                                                                                                                         ; 1       ;
; div1000:inst1|Add0~13                                                                                                                         ; 1       ;
; div1000:inst1|Add0~12                                                                                                                         ; 1       ;
; div1000:inst1|Add0~11                                                                                                                         ; 1       ;
; div1000:inst1|Add0~10                                                                                                                         ; 1       ;
; div1000:inst1|Add0~9                                                                                                                          ; 1       ;
; div1000:inst1|Add0~8                                                                                                                          ; 1       ;
; div1000:inst1|Add0~7                                                                                                                          ; 1       ;
; div1000:inst1|Add0~6                                                                                                                          ; 1       ;
; div1000:inst1|Add0~5                                                                                                                          ; 1       ;
; div1000:inst1|Add0~4                                                                                                                          ; 1       ;
; div1000:inst1|Add0~3                                                                                                                          ; 1       ;
; div1000:inst1|Add0~2                                                                                                                          ; 1       ;
; div1000:inst1|Add0~1                                                                                                                          ; 1       ;
; div1000:inst1|Add0~0                                                                                                                          ; 1       ;
; jiaotongdeng:inst2|Add0~10                                                                                                                    ; 1       ;
; jiaotongdeng:inst2|Add0~9                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~8                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~7                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~6                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~5                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~4                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~3                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~2                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~1                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|Add0~0                                                                                                                     ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~9  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~4  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~2  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~0  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~6  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~4  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~1  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[1]~0  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~4  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~2  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~0  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~4  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3  ; 1       ;
; jiaotongdeng:inst2|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1  ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 259 / 15,666 ( 2 % )   ;
; C16 interconnects           ; 0 / 812 ( 0 % )        ;
; C4 interconnects            ; 57 / 11,424 ( < 1 % )  ;
; Direct links                ; 145 / 15,666 ( < 1 % ) ;
; Global clocks               ; 3 / 8 ( 38 % )         ;
; Local interconnects         ; 104 / 4,608 ( 2 % )    ;
; R24 interconnects           ; 0 / 652 ( 0 % )        ;
; R4 interconnects            ; 74 / 13,328 ( < 1 % )  ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.95) ; Number of LABs  (Total = 21) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 11                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.57) ; Number of LABs  (Total = 21) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 11                           ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.95) ; Number of LABs  (Total = 21) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.81) ; Number of LABs  (Total = 21) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 4                            ;
; 2                                               ; 2                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 3                            ;
; 6                                               ; 0                            ;
; 7                                               ; 2                            ;
; 8                                               ; 0                            ;
; 9                                               ; 0                            ;
; 10                                              ; 1                            ;
; 11                                              ; 2                            ;
; 12                                              ; 3                            ;
; 13                                              ; 1                            ;
; 14                                              ; 1                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.10) ; Number of LABs  (Total = 21) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 3                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP2C5T144C8 for design "traffic"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5T144I8 is compatible
    Info (176445): Device EP2C8T144C8 is compatible
    Info (176445): Device EP2C8T144I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76
Critical Warning (332012): Synopsys Design Constraints File file not found: 'traffic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node div1:inst|q 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node div1000:inst1|q 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "key1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "key2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "key3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "key4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_addr[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_ba[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_ba[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_cas" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_cke" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_cs" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_data[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_ldqm" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_ras" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_udqm" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sd_we" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.44 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 12 output pins without output pin load capacitance assignment
    Info (306007): Pin "seg7com[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7com[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7com[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7com[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "seg7data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/SCNU/Study/Test/Quartus/traffic/output_files/traffic.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Thu Jun 13 17:55:28 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/SCNU/Study/Test/Quartus/traffic/output_files/traffic.fit.smsg.


