#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Aug 30 13:03:59 2022
# Process ID: 6308
# Current directory: D:/Chisel/doce_nf_work
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19544 D:\Chisel\doce_nf_work\doce_nf.xpr
# Log file: D:/Chisel/doce_nf_work/vivado.log
# Journal file: D:/Chisel/doce_nf_work\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Chisel/doce_nf_work/doce_nf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/padding'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/reset'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1098.457 ; gain = 27.527
update_compile_order -fileset sources_1
open_bd_design {D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/bd/mpsoc/mpsoc.bd}
Reading block design file <D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/bd/mpsoc/mpsoc.bd>...
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cmac_const_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cmac_const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cmac_const_gt_loopback_in
Adding component instance block -- xilinx.com:ip:cmac_usplus:3.1 - cmac_usplus_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - pl_clk_sys_reset
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rx_reset
Adding component instance block -- user.org:user:rx_reset_cnt:1.0 - rx_reset_cnt_0
Adding component instance block -- user.org:user:tx_padding:1.0 - tx_padding_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - tx_reset
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_mpsoc
Adding component instance block -- xilinx.com:ip:qdma:4.0 - qdma_0
Successfully read diagram <mpsoc> from block design file <D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/bd/mpsoc/mpsoc.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.605 ; gain = 107.758
update_files -from_files D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv -to_files D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/imports/hdl/mpsoc_wrapper.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/imports/hdl/mpsoc_wrapper.sv' with file 'D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv'.
reset_run synth_1
launch_runs impl_1 -jobs 16
[Tue Aug 30 14:24:40 2022] Launched synth_1...
Run output will be captured here: D:/Chisel/doce_nf_work/doce_nf.runs/synth_1/runme.log
[Tue Aug 30 14:24:40 2022] Launched impl_1...
Run output will be captured here: D:/Chisel/doce_nf_work/doce_nf.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tdata]
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tkeep]
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tlast]
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tvalid]
delete_bd_objs [get_bd_nets tx_padding_0_deoi_axis_tready]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins tx_padding_0/deoi_axis]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_mpsoc]
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.688 ; gain = 115.695
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_mpsoc]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins tx_padding_0/deoi_axis]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets tx_padding_0_deoi_axis_tready]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tvalid]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tlast]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tkeep]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tdata]'
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_mpsoc]
set_property location {3 1268 248} [get_bd_cells tx_padding_0]
set_property location {3 1296 253} [get_bd_cells tx_padding_0]
validate_bd_design
INFO: [xilinx.com:ip:cmac_usplus:3.1-5910] /cmac_usplus_0 NOTE : INIT CLK of /cmac_usplus_0 has input port frequency configured as 95454544 Hz (95.454544 MHz).
reset_run synth_1
save_bd_design
Wrote  : <D:\Chisel\doce_nf_work\doce_nf.srcs\sources_1\bd\mpsoc\mpsoc.bd> 
Wrote  : <D:/Chisel/doce_nf_work/doce_nf.srcs/sources_1/bd/mpsoc/ui/bd_c4445364.ui> 
launch_runs impl_1 -jobs 16
INFO: [BD 41-1662] The design 'mpsoc.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Chisel/doce_nf_work/doce_nf.gen/sources_1/bd/mpsoc/synth/mpsoc.v
VHDL Output written to : d:/Chisel/doce_nf_work/doce_nf.gen/sources_1/bd/mpsoc/sim/mpsoc.v
VHDL Output written to : d:/Chisel/doce_nf_work/doce_nf.gen/sources_1/bd/mpsoc/hdl/mpsoc_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] mpsoc_zynq_mpsoc_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_mpsoc .
Exporting to file d:/Chisel/doce_nf_work/doce_nf.gen/sources_1/bd/mpsoc/hw_handoff/mpsoc.hwh
Generated Block Design Tcl file d:/Chisel/doce_nf_work/doce_nf.gen/sources_1/bd/mpsoc/hw_handoff/mpsoc_bd.tcl
Generated Hardware Definition File d:/Chisel/doce_nf_work/doce_nf.gen/sources_1/bd/mpsoc/synth/mpsoc.hwdef
[Tue Aug 30 16:30:05 2022] Launched synth_1...
Run output will be captured here: D:/Chisel/doce_nf_work/doce_nf.runs/synth_1/runme.log
[Tue Aug 30 16:30:05 2022] Launched impl_1...
Run output will be captured here: D:/Chisel/doce_nf_work/doce_nf.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1701.031 ; gain = 152.922
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 17:30:59 2022...
