{"vcs1":{"timestamp_begin":1684327746.941108100, "rt":1.39, "ut":0.43, "st":0.22}}
{"vcselab":{"timestamp_begin":1684327748.416823375, "rt":1.23, "ut":0.47, "st":0.16}}
{"link":{"timestamp_begin":1684327749.723372715, "rt":0.49, "ut":0.26, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684327746.289098982}
{"VCS_COMP_START_TIME": 1684327746.289098982}
{"VCS_COMP_END_TIME": 1684327751.808211792}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330848}}
{"stitch_vcselab": {"peak_mem": 211968}}
