state depend statist time model voltag scale circuit abstract paper present novel statist state depend time model voltag scale vos logic circuit accur rapid find time distribut output bit model erron vos circuit repres error free circuit combin error injector case studi point dft unit employ propos model present compar hspice circuit simul accur match speedup gain keyword voltag scale time model propgag delay introduct advanc cmos technolog process voltag temperatur variat pvt factor affect system circuit reliabl practic excess margin protect pvt variat lead design system power ineffici fact intern technolog roadmap semiconductor itr indic tradeoff involv reliabl versus energi effici major challeng semiconductor industri reduc power consumpt voltag scale vos defin extend voltag scale rang typic error free region adopt effect energi effici system circuit advanc cmos technolog work present literatur util fault toler algorithm circuit tradeoff system reliabl versus energi effici main concept system allow error occur control manner violat time constraint suppli voltag reduct maintain reliabl qualiti servic dictat system altern method reduc power consumpt util dynam voltag frequenc scale dvs main concept dvfs util time slack relax suppli voltag frequenc system satisfi error free oper techniqu requir accur model circuit time suppli voltag vos percentag time circuit output time violat time constraint defin error rate circuit reliabl dvfs guarante error free oper worst case time reduc suppli voltag order determin correspond reduc clock frequenc numer techniqu investig reflect vos circuit level system qos achiev goal adopt dynam time analysi dta approach integr spice system level simul will ineffici lengthi process time altern statist static time analysi ssta rapid statist propag delay time violat critic path provid time distribut ssta work consid input vector exercis fals path best knowledg author work consid input vector state depend deriv time distribut fast error awar time model present base enhanc dta approach mont carlo base approach suffer lengthi process time larg circuit paper extend state depend model present statist model capabl rapid describ time distribut propag delay logic circuit model develop equival architectur erron vos circuit replac error free circuit error injector equival model reflect vos circuit level system level paper organ propos time model describ error inject model discuss iii case studi employ model analyz final paper conclud porpos time model work propag delay logic gate voltag scale accur approxim gaussian distribut varianc distribut depend previous current state input gate character phase consequ sampl gate input input transit set correspond set varianc gaussian distribut voltag propos method obtain propag delay arithmet circuit adder multipli voltag scale close match compar hspice circuit simul achiev speed gain order magnitud model employ dynam time analysi dta combin mont carlo approach requir excess long time time distribut larg circuit exampl bit adder input vector set size giga input sampl ara pirbadian muhammad khairi ahm eltawil fadi kurdahi electr engin comput scienc depart univers california irvin irvin usa qualcomm corpor san diego usa email apirbadi aeltawil kurdahi mkhairi requir cover input combin major concern complex circuit paper propos analyt approach rapid accur time propag delay circuit voltag scale achiev speed gain order magnitud compar propos model propos state depend analyt statist model propag delay logic circuit model input transit state coupl logic function gate time distribut output transit output transit defin time distribut output transit simpl logic gate input output sixteen input transit consid current state state transit output output transit correspond chang result propag delay repres delta function time distribut transit model sum scale gaussian distribut normal distribut standard deviat ith input transit will chang output note propos model extend assum gaussian input distribut repres probabl occurr ith input chang output time distribut total propag delay distribut weight sum transit repres weight output transit knowledg logic function gate probabl number input transit generat transit output intermedi transit digit logic circuit implement cascad chain individu logic gate previous explain statist time distribut standalon logic circuit consid cascad logic block exampl consid cascad logic gate block fig find time distribut transit correspond probabl intermedi transit glitch consid general scenario output transit experi intermedi state chang sole depend delay gate delay experi intermedi state input chang prior settl final state chang case explain cascad circuit fig time diagram fig total delay time output addit time delay block equival time distribut express convolut delay time distribut gate exampl show second case experi glitch fig time delay scenario complic will explain simplifi exampl better explain time model intermedi state loss general consid exampl xor circuit block fig replac xor gate fig case input logic gate transit figur transit time time transit transit figur hypothet fig transit xor circuit fig cascad logic gate transit intermedi transit intermedi transit fig time diagram logic net assum propag delay gate output chang transit intermedi state will occur identifi time distribut transit includ contribut glitch account relat delay gate time distribut multipli step function center time distribut equat contribut transit input output transit time distribut output transit calcul convolut oper step function rise second transit gaussian time distribut input transit figur valu repres indic gate input transit total distribut output transit addit time distribut scenario express pervious equat simplifi express final total output distribut calcul equat consid input valu xor circuit equal input transit will equal weight equal model verif verifi accuraci propos model logic circuit test illustr comparison time distribut mont carlo method propos statist model cascad xor gate bit adder fig illustr close match time distribut propag delay analyt method display solid versus mont carlo method display histogram bar xor circuit fig carri bit bit adder analyt method accur predict time distribut output major advantag analyt method speed process time tabl illustr comparison process time hspice simul mont carlo method suggest propos method circuit iii error inject model main object work find fast accur statist model error logic circuit voltag scale fig illustr equival model consist error free circuit combin error injector final output statist match voltag scale circuit model deriv time distribut output voltag scale logic circuit base initi final valu input output bit error inject flip output bit signal experi time violat consid exampl bit adder delay distribut output bit transit base propos analyt model probabl error output word calcul consid bit combin error inject output adder base probabl magnitud error initi final valu output fig probabl magnitud error base model output transit clock frequenc fig hspice mont carlo simul bar versus propos statist model solid line xor circuit top adder bottom talbl time comparison xor full adder bit rippl adder propos model mont carlo minut minut minut spice hour hour hour fig equival model erron voltag scale circuit figur msb arriv late voltag scale result will output will stay clock cycl constitut error magnitud transit case studi demonstr propos model applic level consid imag compress applic jpeg illustr fig util point discret fourier transform dft point dft essenti addit subtract input fig sampl imag quantiz pixel fed error free point dft error probabl calcul base initi final valu dft output error magnitud chosen base error probabl calcul propos model error output dft output error free invers dft quantiz generat reconstruct sampl imag confirm accuraci propos method input pictur process mont carlo method well hspice simul technolog nomin voltag test perform fix voltag nomin suppli voltag fix clock period fig pictur qualiti three method mathemat quantifi qualiti pictur peak signal nois ratio psnr output pictur comput display pictur process time method indic propos algorithm achiev speed gain process time factor compar mont carlo spice hand propos model pessimist psnr result appropri case applic design error mitig algorithm applic layer median filter case higher likelihood mitig algorithm will improv imag consider implement conclus fast accur analyt statist state depend model calcul time distribut output bit voltag scale logic circuit present mathemat foundat model explain accuraci verifi addit addit statist error model base time violat last case studi point dft employ model conduct output pictur qualiti term psnr compar hspice circuit simul refer intern technolog roadmap semiconductor http lei wang shanbhag energi effici bound deep submicron vlsi system presenc nois ieee tran vlsi system apr liu renfei parhi low power frequenc select filter circuit system isca ieee intern symposium shanbhag naresh abdallah rami kumar rakesh jone dougla stochast comput design autom confer dac acm ieee june sueur etienn gernot heiser dynam voltag frequenc scale law diminish return proceed intern confer power awar comput system usenix associ wan deme circuit dynam behavior time ternari decis diagram proceed intern confer comput aid design iccad ieee press piscataway blaauw chopra srivastava scheffer statist time analysi basic principl state art comput aid design integr circuit system ieee transact april jongyoon jung taewhan kim variat awar fals path analysi base statist dynam time analysi comput aid design integr circuit system ieee transact nov sami zaynoun muhammad khairi ahm eltawil fadi kurdahi amin khajeh fast error awar model arithmet logic circuit comput design iccd ieee intern confer sept oct predict technolog model ptm http ptm dft idft error freeinput imag output imag error free equival model erron dft fig block diagram case studi fig point dft block diagram propos mont carlo hspice psnr psnr psnr time time min time hrs fig pictur qualiti psnr time hspice simul mont carlo middl propos method left fig sampl error densiti function 