;redcode
;assert 1
	SPL 0, #-392
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	SLT 30, 9
	ADD 30, 9
	SLT 30, 9
	SLT 30, 9
	ADD 0, 5
	JMZ 0, 1
	ADD 0, 5
	SPL 0, #-392
	SLT 0, 2
	SPL 0, #-392
	ADD 0, 5
	CMP -77, <-120
	JMN 0, 5
	SPL 0, <2
	DAT #0, #5
	JMP 0, 8
	ADD #-110, 9
	JMN 0, 5
	DJN 870, 60
	DAT #0, #5
	CMP -207, <-120
	ADD 0, 5
	DJN <0, 2
	JMZ 0, 1
	JMZ 0, 1
	SLT 0, 2
	JMP 0, 8
	SUB @-127, 100
	SUB @-127, 100
	ADD #-110, 9
	ADD #-110, 9
	SUB @-127, 100
	SUB @-127, 100
	ADD 210, 30
	SUB @-127, 100
	SPL 0, #-392
	CMP -207, <-120
	SPL 0, #-392
	CMP -207, <-120
	JMP 0, 8
	SUB -207, <-120
	SUB -207, <-120
	JMN 0, 5
	MOV -1, <-20
	MOV -7, <-20
