[{"judul":"control block diagram using altera cyclone iv fpga","link":"https:\/\/www.researchgate.net\/profile\/Lejla_Banjanovic-Mehmedovic\/publication\/332622985\/figure\/fig2\/AS:771236070187009@1560888416616\/Control-block-diagram-using-Altera-Cyclone-IV-FPGA.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.rzQqwlG1TP37ee-G7cU3TwHaBf&pid=Api&P=0&w=300&h=300"},{"judul":"fpga   integrated adc","link":"http:\/\/www.missinglinkelectronics.com\/devzone\/images\/MLE-TB20110419\/fig10.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Wt6TvsHv17cjCVKT15_tkAHaF0&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone iv gx fpga development kit","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/745\/image\/C4GFP_diagram.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Kn1era6QzKRYE4hFcMzfOwHaFH&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone u00ae iv gx fpga development kit   intel","link":"https:\/\/www.mouser.com\/images\/marketingid\/2019\/microsites\/174632097\/Development%20Board%20Block%20Diagram.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.6jVfVBcQxVjlQLMDvZvT1QHaEQ&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone iii fpga development kit","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/756\/image\/C3H_diagram.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.w0m0sg4VWP7Vp95kKim0nwHaFu&pid=Api&P=0&w=300&h=300"},{"judul":"display controller ip core","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/8\/blockdiagram-us-dsnip-8-4604222604-displaycontrolleripcore-blockdiagram-3000.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.q20prh5VadqpzfLv8KkDeQHaDf&pid=Api&P=0&w=300&h=300"},{"judul":"de2i","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/42\/blockdiagram-us-dsnbk-42-2204202203-block-diagram-i.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.jm5iSfUhblshXVhmppP5iQHaD9&pid=Api&P=0&w=300&h=300"},{"judul":"the other shoe drops  altera introduces soc fpga  mates","link":"https:\/\/eda360insider.files.wordpress.com\/2011\/10\/altera-soc-fpga-block-diagram.jpg?w=640","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.4rkV2nC7Zk2DlQRFJsp2FwHaK7&pid=Api&P=0&w=300&h=300"},{"judul":"tcp offloading engine ip core  toe1g ip","link":"https:\/\/www.intel.com.br\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/266\/blockdiagram-us-dsnip-266-4505212601649-toe1g.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.XTLmjOTuivHcblGs32b0mAHaHa&pid=Api&P=0&w=300&h=300"},{"judul":"80186ec processor","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/120\/blockdiagram-us-dsnip-120-3903492709-80186ec-block-diagram.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Dt3criioIJchDlVcaDZXKAHaLG&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone u00ae iv fpgas   intel","link":"https:\/\/www.mouser.in\/images\/marketingid\/2012\/microsites\/108656995\/Key%20Architectural%20Features.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.tQsDffzy6pdBfVpHY24_VAHaEY&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone v soc development platform","link":"https:\/\/rocketboards.org\/foswiki\/pub\/Documentation\/IWRainboWG17DAlteraCycloneVSoCDevelopmentPlatform\/Block_Diagram_FPGA.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.H4XO5_30txVgeRX4q8MDXQHaE3&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone iv fpga customer presentation","link":"https:\/\/image.slidesharecdn.com\/cycloneivcustomerpresentation-100329074443-phpapp02\/95\/altera-cyclone-iv-fpga-customer-presentation-11-728.jpg?cb=1269850263","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.NNdSpCNzeRncjDtpwAu8gwHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"wildstar a10 3pe for openvpx 6u","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/260\/blockdiagram-us-dsnbk-260-4204592111-wildstar-a10-3pe-for-openvpx-6u.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP._rARFf0dVf-HoNXqu2RI5gHaFr&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone v soc development kit and soc embedded","link":"http:\/\/www.analog.com\/-\/media\/analog\/en\/circuit-collections-images\/ltc\/cyclonev-soc-dev-schem.jpg?w=900","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.0j0AhgoKOMum3zjN3ML6oQHaGH&pid=Api&P=0&w=300&h=300"},{"judul":"de5","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/526\/image\/blockdiagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.VD74yEGQ1qWAtLtN6nyXGAHaDi&pid=Api&P=0&w=300&h=300"},{"judul":"altera","link":"http:\/\/www.fpga.red\/Terasic-Cyclone5-GX_Block_Diagram.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.CaqvTydzEwxL3nS5O-WF4AHaE6&pid=Api&P=0&w=300&h=300"},{"judul":"terasic cyclone v soc starter kit  de10","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/42\/blockdiagram-us-dsnbk-42-4302081511597-de10-nanoc-blackdiagram-sm.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.Z0Z1ogl7bWc7iO7tctTwSAHaFW&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone 10 fpgas","link":"https:\/\/www.mouser.com\/images\/marketingid\/2017\/microsites\/175224723\/cyclone10evktbd.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.lYgqE4G7Ju9uQNkVVnJaxwHaEA&pid=Api&P=0&w=300&h=300"},{"judul":"larg2","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/108\/blockdiagram-us-dsnbk-108-2804332201-larg2-block-diagram.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.fdXzgL79i5T9VKYju01RHgHaKF&pid=Api&P=0&w=300&h=300"},{"judul":"universal drive controller ip core","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/8\/blockdiagram-us-dsnip-8-0104282604-universal-drive-controller-blockdiagram-1000.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.sQbfYFLZRmmP5030rmd5bgHaDf&pid=Api&P=0&w=300&h=300"},{"judul":"arria 10 gx fpga development kit","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/support\/boards-kits\/arria10\/FPGA\/arria_10_fpga_diagram_updated.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.Q-QxH4Pvmv6Qobf-jmTWMgHaHs&pid=Api&P=0&w=300&h=300"},{"judul":"arria 10 fpga and soc    brasildistribuidores","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/images\/devices\/images\/arria_10_diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.27dgY1J7yeDLTOJdPSJr7QHaF8&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone v soc module","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/96\/blockdiagram-us-dsnbk-96-5305491012018-novsomcvl-block-diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.3Hby7a7mrLGTWxqPt2lcaQHaEt&pid=Api&P=0&w=300&h=300"},{"judul":"terasic - phased out - main boards","link":"http:\/\/www.terasic.com.tw\/attachment\/archive\/746\/image\/C4GX_diagram.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.IfZAMoGwFGvabNFO8jNEOgHaGk&pid=Api&P=0&w=300&h=300"},{"judul":"intel u00ae cyclone u00ae 10 gx fpga","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/images\/products\/devices\/cyclone10\/blockdiagram-cyclone10-gx-floorplan.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.A1B0WQX6yCASO68jGv1C8wHaDq&pid=Api&P=0&w=300&h=300"},{"judul":"arria 10 uhd video reference design","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/images\/education\/events\/northamerica\/images\/blockdiagram-us-arria10-uhd-reference-design.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.3poFJCPwB7zspJExRGSlpAHaFH&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone iv gx fpgas  transceiver overview","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/images\/devices\/fpga\/cyclone-iv\/images\/cyc4gx-transcvr-blck-lrg.gif","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.oEKHXWpgUT740O93oL8AcAHaCx&pid=Api&P=0&w=300&h=300"},{"judul":"510t","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/274\/blockdiagram-us-dsnbk-274-1804592103-510t-diagram-square.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.06chbDjiKUQoY4fMNDNphAHaHa&pid=Api&P=0&w=300&h=300"},{"judul":"pcie  104","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/174\/blockdiagram-us-dsnbk-174-4905543112590-detailed-block-diagram-revised.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.Xveah3btaNZZfMR4_14hIwHaFM&pid=Api&P=0&w=300&h=300"},{"judul":"coveloz bach aes67  u0026 bach 1722","link":"https:\/\/www.intel.com.br\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/131\/blockdiagram-us-dsnip-131-4702151711-bach-system-graphic.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.0EmI0rb68aZ_N1GeqjpRRgHaIE&pid=Api&P=0&w=300&h=300"},{"judul":"stratix 10 fpga development kit","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/support\/boards-kits\/stratix10\/fpga\/stratix_10_fpga_diagram.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.XY6IrP88EWKy8Q_erbKRpwHaD3&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone development tools","link":"https:\/\/ca.mouser.com\/images\/microsites\/Altera_DK-DEV-5CSXC6N-ES_block.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.VY_a4rU1JNKUZpyjpFeIDQHaFf&pid=Api&P=0&w=300&h=300"},{"judul":"wildstar a10 for openvpx 3u","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/260\/blockdiagram-us-dsnbk-260-3204052112-wildstar-a10-for-openvpx-3u.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.FzctXrrUeHTNFmnIMm6lHQHaGS&pid=Api&P=0&w=300&h=300"},{"judul":"intel max 10 fpga development kit block diagram","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/images\/altera-new\/max-10-block-Altera-FPGA-dev-kit.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.JBN-w3430jWCrikPqFFHewHaE6&pid=Api&P=0&w=300&h=300"},{"judul":"de10","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/1106\/image\/DE10-Standard_Blackdiagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.pcS3HnasUUh5hjy1eQJqSwHaFz&pid=Api&P=0&w=300&h=300"},{"judul":"serial fpdp  sfpdp  vita 17 1 core","link":"https:\/\/streamdsp.com\/wp-content\/uploads\/2019\/06\/sFPDP-Diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.UtuGeN7CK60kUzv9Ocn1cQHaCu&pid=Api&P=0&w=300&h=300"},{"judul":"udp10g  1g","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/266\/blockdiagram-us-dsnip-266-4301331204266-udp10g-block-a.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.B1-dmEwr_m0hBa3l-cDqawHaCY&pid=Api&P=0&w=300&h=300"},{"judul":"ssram memory controller","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/148\/blockdiagram-us-dsnip-148-2601300406110-block-diagram.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.zvYU7UpG0zt3C9UUT_vV2AHaJI&pid=Api&P=0&w=300&h=300"},{"judul":"sdi ii ip core","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/images\/products\/ip\/altera\/images\/blockdiagram-us-sdi2-a10.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.aSyEEd26ryxjc0iAYvN4dQHaCd&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone iv fpga device","link":"https:\/\/image.slidesharecdn.com\/alteracyclone-iv-110310202019-phpapp01\/95\/cyclone-iv-fpga-device-7-728.jpg?cb=1303787382","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.R2gi3Ww3dHvSpfWA6d_aVQHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"alizem 3","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/220\/blockdiagram-us-dsnip-220-1610021006359-highlevelschematic5-3phasepwm.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.kIlIB3wKERCyMKTAhh87GwHaDo&pid=Api&P=0&w=300&h=300"},{"judul":"cyclone iv fpga device","link":"https:\/\/image.slidesharecdn.com\/alteracyclone-iv-110310202019-phpapp01\/95\/cyclone-iv-fpga-device-6-728.jpg?cb=1303787382","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.9e1b-Lgv4Ax4A0hUk3uDoAHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"fpga manager ethernet ip solution","link":"https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/8\/blockdiagram-us-dsnip-8-4104082604-fpga-manager-blockdiagram-3000.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.sY9gJkDcOAPLkwtHukwUvQHaEA&pid=Api&P=0&w=300&h=300"},{"judul":"lark board powered by altera cyclone v sx arm cortex a9","link":"http:\/\/www.cnx-software.com\/wp-content\/uploads\/2014\/10\/Lark_Board_Block_Diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.mLw5rQ8lVic8hdlg0WARmAHaFL&pid=Api&P=0&w=300&h=300"},{"judul":"fpga","link":"http:\/\/linuxgizmos.com\/files\/arrow_chameleon96_block.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.7dfssiFlPpzdS-tVymNWvwHaEV&pid=Api&P=0&w=300&h=300"},{"judul":"altera de2","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/42\/blockdiagram-us-dsnbk-42-1404062209-2.3.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.KPIMGyQoIYPeXEYN-Wdb6AHaFS&pid=Api&P=0&w=300&h=300"},{"judul":"graphic controller ip for altera u00ae","link":"https:\/\/www.macnica.co.uk\/sites\/default\/files\/images\/Hersteller\/Macnica\/v-by-one-block-diagram.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.w5e8TjJoBRJSPSJVOfjvsgHaCy&pid=Api&P=0&w=300&h=300"},{"judul":"terasic de2i","link":"https:\/\/www.analog.com\/-\/media\/analog\/en\/circuit-collections-images\/ltc\/terasic-de2i-150-cyclone-iv-block-diagram.png?h=500u0026hash=CBAA9D1EAF4A1B1C73B48473DF9072C0DF3E5913","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.E_CTfa85nQdIUdIeVVOHgQHaEi&pid=Api&P=0&w=300&h=300"},{"judul":"altera cyclone iv graphics controller   stm32f0 mcu   100","link":"https:\/\/hselec.files.wordpress.com\/2015\/06\/quar12.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.eT9R9wRZZIZtvJGBLbyOXQHaD8&pid=Api&P=0&w=300&h=300"},{"judul":"altera stratix iv e fpga development kit circuit","link":"https:\/\/www.analog.com\/-\/media\/analog\/en\/circuit-collections-images\/ltc\/block-diagram.png?la=en","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.cmJCd0e5cmsuyWF8cQfiJwHaF1&pid=Api&P=0&w=300&h=300"},{"judul":"terasic - all fpga main boards - stratix 10","link":"https:\/\/www.terasic.com.tw\/attachment\/archive\/1199\/image\/blockdiagram.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.3pEDgv01tSAMw3p9TmlWAwHaEK&pid=Api&P=0&w=300&h=300"}]