This repository is dedicated to the exercises of

![book_cover](.\book_cover.jpeg)

---

Verilog by example. A concise introduction for FPGA design by Blaine C. Readler

ISBN 978-0-9834973-0-1

First Edition

---

The books "Table of Contents" represents the task list.

- [x] [Introduction](SUMMARY.md##Intro)
- [x] [Tool Flow](SUMMARY.md###FML)
- [x] In and Out
- [x] Clocks and Registers
- [x] State Machines
- [x] Modular Design
- [x] Memories
- [ ] Managing Clocks
- [ ] I/O Flavors
- [ ] A Taste of Simulation
- [ ] The Rest for Reference
