---
title: "Vivado Synthesis Timing Violation... Again"
date: 2025-12-10
tags: ["FPGA", "Vivado", "Debug"]
summary: "Negative Slack -0.4ns. The joy of hardware design."
---

èŠ±äº†æ•´æ•´å…©å¤©æŠŠ YOLO çš„å¾Œè™•ç† (Post-processing) å¯«é€² PL ç«¯ã€‚
çµæœ Synthesis ä¸€è·‘å®Œï¼š**Worst Negative Slack (WNS): -0.45ns**ã€‚ğŸ”´

çœ‹ä¾†æ˜¯ Critical Path å¤ªé•·ï¼Œå¡åœ¨æŸå€‹ä¹˜æ³•å™¨å¾Œé¢ã€‚
åªå¥½ä¹–ä¹–å›å»åŠ  Pipeline Register åˆ‡å‰²æ™‚åºäº†ã€‚
è»Ÿé«”å·¥ç¨‹å¸«çœŸçš„å¾ˆå¹¸ç¦ï¼Œå¤šå¯«ä¸€è¡Œ code åªè¦å¹¾ç§’é˜ï¼›ç¡¬é«”å·¥ç¨‹å¸«å¤šåŠ ä¸€å€‹ stageï¼Œè¦é‡è·‘ 30 åˆ†é˜ Synthesis... â˜•
