// Seed: 3925168948
module module_0 (
    input tri id_0,
    input tri id_1
);
  assign id_3 = id_3;
  always @(negedge 1'b0) begin : LABEL_0
    wait (1'b0);
  end
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output tri0  id_2,
    output uwire id_3,
    output wire  id_4,
    output uwire id_5,
    input  tri0  id_6
);
  reg id_8;
  module_0 modCall_1 (
      id_6,
      id_0
  );
  assign modCall_1.id_0 = 0;
  always @(posedge 1 || 1) begin : LABEL_0
    assign id_5 = id_8;
  end
endmodule
