// Seed: 1361667463
module module_0;
  wire id_2;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri id_2
    , id_10,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  wire id_11 = !id_8;
  module_0 modCall_1 ();
  wire id_12 = 1;
endmodule
module module_2 (
    output wand id_0,
    input  tri  id_1
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  id_3(
      .id_0(id_1 == 1), .id_1(1 ~^ 1'b0 == 1)
  );
endmodule
