- ðŸ‘‹ Hi, Iâ€™m louvinci, a phd student in USTC
- ðŸ‘€ Iâ€™m interested in FPGA accelerator design and neural network compression algorithm
- ðŸŒ± Iâ€™m currently learning DNN/Accelerator Co-design
- ðŸ§° languages: HLS, Python, Verilog
- âš¡ tools: Pytorch and Vitis
<!---
louvinci/louvinci is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
