Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 19:23:30 2019
| Host         : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interfaz_UART_VGA_timing_summary_routed.rpt -pb interfaz_UART_VGA_timing_summary_routed.pb -rpx interfaz_UART_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : interfaz_UART_VGA
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/col_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: VGA/vga_sync_unit/pixel_tick_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 73 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.339        0.000                      0                  302        0.063        0.000                      0                  302        2.000        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
sys_clk                           {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                       {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0          4.339        0.000                      0                  270        0.143        0.000                      0                  270        9.500        0.000                       0                    75  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0_1        4.340        0.000                      0                  270        0.143        0.000                      0                  270        9.500        0.000                       0                    75  
  clkfbout_gen_clk_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_gen_clk_clk_wiz_0_0_1  clk_out1_gen_clk_clk_wiz_0_0          4.339        0.000                      0                  270        0.063        0.000                      0                  270  
clk_out1_gen_clk_clk_wiz_0_0    clk_out1_gen_clk_clk_wiz_0_0_1        4.339        0.000                      0                  270        0.063        0.000                      0                  270  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_gen_clk_clk_wiz_0_0    clk_out1_gen_clk_clk_wiz_0_0         11.151        0.000                      0                   32        1.268        0.000                      0                   32  
**async_default**               clk_out1_gen_clk_clk_wiz_0_0_1  clk_out1_gen_clk_clk_wiz_0_0         11.151        0.000                      0                   32        1.188        0.000                      0                   32  
**async_default**               clk_out1_gen_clk_clk_wiz_0_0    clk_out1_gen_clk_clk_wiz_0_0_1       11.151        0.000                      0                   32        1.188        0.000                      0                   32  
**async_default**               clk_out1_gen_clk_clk_wiz_0_0_1  clk_out1_gen_clk_clk_wiz_0_0_1       11.152        0.000                      0                   32        1.268        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.877ns  (logic 7.634ns (51.316%)  route 7.243ns (48.684%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          3.013    14.164    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.800ns  (logic 7.634ns (51.582%)  route 7.166ns (48.418%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    11.150 r  VGA/addra_00/P[13]
                         net (fo=10, routed)          2.937    14.087    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 7.758ns (52.122%)  route 7.126ns (47.878%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    11.150 r  VGA/addra_00/P[15]
                         net (fo=18, routed)          2.090    13.240    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X24Y27         LUT4 (Prop_lut4_I3_O)        0.124    13.364 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_15_LOPT_REMAP/O
                         net (fo=1, routed)           0.808    14.172    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_13
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.620    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 7.758ns (52.227%)  route 7.096ns (47.773%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.150 f  VGA/addra_00/P[16]
                         net (fo=10, routed)          1.898    13.048    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X24Y27         LUT4 (Prop_lut4_I0_O)        0.124    13.172 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           0.969    14.142    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.626    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.691ns  (logic 7.634ns (51.963%)  route 7.057ns (48.037%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          2.828    13.978    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.913ns  (logic 7.758ns (52.020%)  route 7.155ns (47.980%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    11.150 r  VGA/addra_00/P[18]
                         net (fo=10, routed)          1.805    12.955    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[18]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124    13.079 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.121    14.201    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.535    18.669    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.588    19.257    
                         clock uncertainty           -0.080    19.176    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.733    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.733    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 7.634ns (52.053%)  route 7.032ns (47.947%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.150 r  VGA/addra_00/P[5]
                         net (fo=10, routed)          2.803    13.953    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.497    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.497    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 7.634ns (52.053%)  route 7.032ns (47.947%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.150 r  VGA/addra_00/P[5]
                         net (fo=10, routed)          2.803    13.953    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.533    18.667    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.080    19.074    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.508    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.558ns  (logic 7.634ns (52.440%)  route 6.924ns (47.560%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    11.150 r  VGA/addra_00/P[14]
                         net (fo=10, routed)          2.694    13.845    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 7.634ns (52.561%)  route 6.890ns (47.439%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          2.661    13.811    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.497    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.497    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  4.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 VGA/font_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/pixel_value_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.559    -0.536    VGA/clk50
    SLICE_X9Y29          FDRE                                         r  VGA/font_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  VGA/font_column_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.304    VGA/font_col[1]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  VGA/pixel_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    VGA/rom_out
    SLICE_X8Y29          FDRE                                         r  VGA/pixel_value_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/clk50
    SLICE_X8Y29          FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121    -0.402    VGA/pixel_value_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  VGA/vga_sync_unit/v_count_reg[1]/Q
                         net (fo=8, routed)           0.091    -0.302    VGA/vga_sync_unit/pixel_y[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  VGA/vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    VGA/vga_sync_unit/plusOp__0[5]
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.826    -0.771    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.120    -0.402    VGA/vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.146%)  route 0.104ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  VGA/vga_sync_unit/h_count_reg[5]/Q
                         net (fo=8, routed)           0.104    -0.292    VGA/vga_sync_unit/pixel_x[5]
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.247    VGA/vga_sync_unit/plusOp[9]
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.824    -0.773    VGA/vga_sync_unit/clk
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.092    -0.432    VGA/vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X17Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.253    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X19Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  VGA/vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    VGA/vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.824    -0.773    VGA/vga_sync_unit/clk
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.092    -0.431    VGA/vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.896%)  route 0.174ns (45.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.174    -0.196    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT5 (Prop_lut5_I1_O)        0.048    -0.148 r  VGA/vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    VGA/vga_sync_unit/plusOp__0[8]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.131    -0.391    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.118%)  route 0.170ns (44.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170    -0.200    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.155 r  VGA/vga_sync_unit/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    VGA/vga_sync_unit/plusOp__0[6]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.120    -0.402    VGA/vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.543%)  route 0.174ns (45.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.174    -0.196    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.151 r  VGA/vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA/vga_sync_unit/plusOp__0[7]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.121    -0.401    VGA/vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.854%)  route 0.173ns (48.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  VGA/vga_sync_unit/h_count_reg[9]/Q
                         net (fo=5, routed)           0.173    -0.223    VGA/vga_sync_unit/pixel_x[9]
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  VGA/vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.178    VGA/vga_sync_unit/hsync_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X18Y32         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/C
                         clock pessimism              0.250    -0.522    
    SLICE_X18Y32         FDCE (Hold_fdce_C_D)         0.091    -0.431    VGA/vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.942%)  route 0.165ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  VGA/vga_sync_unit/v_count_reg[2]/Q
                         net (fo=10, routed)          0.165    -0.228    VGA/vga_sync_unit/pixel_y[2]
    SLICE_X17Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  VGA/vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    VGA/vga_sync_unit/v_count[3]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.826    -0.771    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.236    -0.535    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.092    -0.443    VGA/vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.557    -0.538    VGA/vga_sync_unit/clk
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  VGA/vga_sync_unit/h_count_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.212    VGA/vga_sync_unit/pixel_x[6]
    SLICE_X18Y30         LUT4 (Prop_lut4_I2_O)        0.042    -0.170 r  VGA/vga_sync_unit/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    VGA/vga_sync_unit/h_count[7]_i_1_n_0
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.823    -0.774    VGA/vga_sync_unit/clk
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X18Y30         FDRE (Hold_fdre_C_D)         0.107    -0.431    VGA/vga_sync_unit/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y7      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14     VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y29     VGA/pixeles/red_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      VGA/col_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      VGA/col_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y32      VGA/col_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y32      VGA/col_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y29     VGA/pixeles/red_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.877ns  (logic 7.634ns (51.316%)  route 7.243ns (48.684%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          3.013    14.164    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.079    19.070    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.504    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.800ns  (logic 7.634ns (51.582%)  route 7.166ns (48.418%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    11.150 r  VGA/addra_00/P[13]
                         net (fo=10, routed)          2.937    14.087    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.079    19.070    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    18.504    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 7.758ns (52.122%)  route 7.126ns (47.878%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    11.150 r  VGA/addra_00/P[15]
                         net (fo=18, routed)          2.090    13.240    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X24Y27         LUT4 (Prop_lut4_I3_O)        0.124    13.364 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_15_LOPT_REMAP/O
                         net (fo=1, routed)           0.808    14.172    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_13
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.079    19.064    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.621    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 7.758ns (52.227%)  route 7.096ns (47.773%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.150 f  VGA/addra_00/P[16]
                         net (fo=10, routed)          1.898    13.048    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X24Y27         LUT4 (Prop_lut4_I0_O)        0.124    13.172 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           0.969    14.142    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.079    19.070    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.627    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.691ns  (logic 7.634ns (51.963%)  route 7.057ns (48.037%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          2.828    13.978    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.079    19.070    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.504    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.913ns  (logic 7.758ns (52.020%)  route 7.155ns (47.980%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    11.150 r  VGA/addra_00/P[18]
                         net (fo=10, routed)          1.805    12.955    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[18]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124    13.079 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.121    14.201    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.535    18.669    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.588    19.257    
                         clock uncertainty           -0.079    19.178    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.735    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 7.634ns (52.053%)  route 7.032ns (47.947%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.150 r  VGA/addra_00/P[5]
                         net (fo=10, routed)          2.803    13.953    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.079    19.064    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.498    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.498    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 7.634ns (52.053%)  route 7.032ns (47.947%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.150 r  VGA/addra_00/P[5]
                         net (fo=10, routed)          2.803    13.953    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.533    18.667    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.079    19.075    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.509    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.558ns  (logic 7.634ns (52.440%)  route 6.924ns (47.560%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    11.150 r  VGA/addra_00/P[14]
                         net (fo=10, routed)          2.694    13.845    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.079    19.070    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.504    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 7.634ns (52.561%)  route 6.890ns (47.439%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          2.661    13.811    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.079    19.064    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.498    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.498    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  4.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 VGA/font_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/pixel_value_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.559    -0.536    VGA/clk50
    SLICE_X9Y29          FDRE                                         r  VGA/font_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  VGA/font_column_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.304    VGA/font_col[1]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  VGA/pixel_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    VGA/rom_out
    SLICE_X8Y29          FDRE                                         r  VGA/pixel_value_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/clk50
    SLICE_X8Y29          FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121    -0.402    VGA/pixel_value_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  VGA/vga_sync_unit/v_count_reg[1]/Q
                         net (fo=8, routed)           0.091    -0.302    VGA/vga_sync_unit/pixel_y[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  VGA/vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    VGA/vga_sync_unit/plusOp__0[5]
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.826    -0.771    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.120    -0.402    VGA/vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.146%)  route 0.104ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  VGA/vga_sync_unit/h_count_reg[5]/Q
                         net (fo=8, routed)           0.104    -0.292    VGA/vga_sync_unit/pixel_x[5]
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.247    VGA/vga_sync_unit/plusOp[9]
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.824    -0.773    VGA/vga_sync_unit/clk
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.092    -0.432    VGA/vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X17Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.253    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X19Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  VGA/vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    VGA/vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.824    -0.773    VGA/vga_sync_unit/clk
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.092    -0.431    VGA/vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.896%)  route 0.174ns (45.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.174    -0.196    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT5 (Prop_lut5_I1_O)        0.048    -0.148 r  VGA/vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    VGA/vga_sync_unit/plusOp__0[8]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.131    -0.391    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.118%)  route 0.170ns (44.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170    -0.200    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.155 r  VGA/vga_sync_unit/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    VGA/vga_sync_unit/plusOp__0[6]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.120    -0.402    VGA/vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.543%)  route 0.174ns (45.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.174    -0.196    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.151 r  VGA/vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA/vga_sync_unit/plusOp__0[7]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.121    -0.401    VGA/vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.854%)  route 0.173ns (48.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  VGA/vga_sync_unit/h_count_reg[9]/Q
                         net (fo=5, routed)           0.173    -0.223    VGA/vga_sync_unit/pixel_x[9]
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  VGA/vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.178    VGA/vga_sync_unit/hsync_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X18Y32         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/C
                         clock pessimism              0.250    -0.522    
    SLICE_X18Y32         FDCE (Hold_fdce_C_D)         0.091    -0.431    VGA/vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.942%)  route 0.165ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  VGA/vga_sync_unit/v_count_reg[2]/Q
                         net (fo=10, routed)          0.165    -0.228    VGA/vga_sync_unit/pixel_y[2]
    SLICE_X17Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  VGA/vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    VGA/vga_sync_unit/v_count[3]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.826    -0.771    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.236    -0.535    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.092    -0.443    VGA/vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.557    -0.538    VGA/vga_sync_unit/clk
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  VGA/vga_sync_unit/h_count_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.212    VGA/vga_sync_unit/pixel_x[6]
    SLICE_X18Y30         LUT4 (Prop_lut4_I2_O)        0.042    -0.170 r  VGA/vga_sync_unit/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    VGA/vga_sync_unit/h_count[7]_i_1_n_0
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.823    -0.774    VGA/vga_sync_unit/clk
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X18Y30         FDRE (Hold_fdre_C_D)         0.107    -0.431    VGA/vga_sync_unit/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y7      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14     VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y29     VGA/pixeles/red_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      VGA/col_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y30      VGA/col_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y32      VGA/col_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y32      VGA/col_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y29     VGA/pixeles/red_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y33      VGA/col_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y34      VGA/col_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0_1
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.877ns  (logic 7.634ns (51.316%)  route 7.243ns (48.684%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          3.013    14.164    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.800ns  (logic 7.634ns (51.582%)  route 7.166ns (48.418%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    11.150 r  VGA/addra_00/P[13]
                         net (fo=10, routed)          2.937    14.087    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 7.758ns (52.122%)  route 7.126ns (47.878%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    11.150 r  VGA/addra_00/P[15]
                         net (fo=18, routed)          2.090    13.240    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X24Y27         LUT4 (Prop_lut4_I3_O)        0.124    13.364 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_15_LOPT_REMAP/O
                         net (fo=1, routed)           0.808    14.172    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_13
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.620    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 7.758ns (52.227%)  route 7.096ns (47.773%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.150 f  VGA/addra_00/P[16]
                         net (fo=10, routed)          1.898    13.048    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X24Y27         LUT4 (Prop_lut4_I0_O)        0.124    13.172 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           0.969    14.142    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.626    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.691ns  (logic 7.634ns (51.963%)  route 7.057ns (48.037%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          2.828    13.978    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.913ns  (logic 7.758ns (52.020%)  route 7.155ns (47.980%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    11.150 r  VGA/addra_00/P[18]
                         net (fo=10, routed)          1.805    12.955    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[18]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124    13.079 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.121    14.201    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.535    18.669    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.588    19.257    
                         clock uncertainty           -0.080    19.176    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.733    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.733    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 7.634ns (52.053%)  route 7.032ns (47.947%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.150 r  VGA/addra_00/P[5]
                         net (fo=10, routed)          2.803    13.953    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.497    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.497    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 7.634ns (52.053%)  route 7.032ns (47.947%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.150 r  VGA/addra_00/P[5]
                         net (fo=10, routed)          2.803    13.953    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.533    18.667    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.080    19.074    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.508    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.558ns  (logic 7.634ns (52.440%)  route 6.924ns (47.560%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    11.150 r  VGA/addra_00/P[14]
                         net (fo=10, routed)          2.694    13.845    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 7.634ns (52.561%)  route 6.890ns (47.439%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          2.661    13.811    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.497    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.497    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  4.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 VGA/font_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/pixel_value_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.559    -0.536    VGA/clk50
    SLICE_X9Y29          FDRE                                         r  VGA/font_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  VGA/font_column_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.304    VGA/font_col[1]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  VGA/pixel_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    VGA/rom_out
    SLICE_X8Y29          FDRE                                         r  VGA/pixel_value_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/clk50
    SLICE_X8Y29          FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121    -0.322    VGA/pixel_value_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  VGA/vga_sync_unit/v_count_reg[1]/Q
                         net (fo=8, routed)           0.091    -0.302    VGA/vga_sync_unit/pixel_y[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  VGA/vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    VGA/vga_sync_unit/plusOp__0[5]
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.826    -0.771    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.120    -0.322    VGA/vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.146%)  route 0.104ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  VGA/vga_sync_unit/h_count_reg[5]/Q
                         net (fo=8, routed)           0.104    -0.292    VGA/vga_sync_unit/pixel_x[5]
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.247    VGA/vga_sync_unit/plusOp[9]
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.824    -0.773    VGA/vga_sync_unit/clk
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.080    -0.444    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.092    -0.352    VGA/vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X17Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.253    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X19Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  VGA/vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    VGA/vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.824    -0.773    VGA/vga_sync_unit/clk
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.092    -0.351    VGA/vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.896%)  route 0.174ns (45.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.174    -0.196    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT5 (Prop_lut5_I1_O)        0.048    -0.148 r  VGA/vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    VGA/vga_sync_unit/plusOp__0[8]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.131    -0.311    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.118%)  route 0.170ns (44.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170    -0.200    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.155 r  VGA/vga_sync_unit/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    VGA/vga_sync_unit/plusOp__0[6]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.120    -0.322    VGA/vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.543%)  route 0.174ns (45.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.174    -0.196    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.151 r  VGA/vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA/vga_sync_unit/plusOp__0[7]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.121    -0.321    VGA/vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.854%)  route 0.173ns (48.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  VGA/vga_sync_unit/h_count_reg[9]/Q
                         net (fo=5, routed)           0.173    -0.223    VGA/vga_sync_unit/pixel_x[9]
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  VGA/vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.178    VGA/vga_sync_unit/hsync_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X18Y32         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X18Y32         FDCE (Hold_fdce_C_D)         0.091    -0.351    VGA/vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.942%)  route 0.165ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  VGA/vga_sync_unit/v_count_reg[2]/Q
                         net (fo=10, routed)          0.165    -0.228    VGA/vga_sync_unit/pixel_y[2]
    SLICE_X17Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  VGA/vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    VGA/vga_sync_unit/v_count[3]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.826    -0.771    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.236    -0.535    
                         clock uncertainty            0.080    -0.455    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.092    -0.363    VGA/vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.557    -0.538    VGA/vga_sync_unit/clk
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  VGA/vga_sync_unit/h_count_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.212    VGA/vga_sync_unit/pixel_x[6]
    SLICE_X18Y30         LUT4 (Prop_lut4_I2_O)        0.042    -0.170 r  VGA/vga_sync_unit/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    VGA/vga_sync_unit/h_count[7]_i_1_n_0
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.823    -0.774    VGA/vga_sync_unit/clk
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/C
                         clock pessimism              0.236    -0.538    
                         clock uncertainty            0.080    -0.458    
    SLICE_X18Y30         FDRE (Hold_fdre_C_D)         0.107    -0.351    VGA/vga_sync_unit/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.877ns  (logic 7.634ns (51.316%)  route 7.243ns (48.684%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          3.013    14.164    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.800ns  (logic 7.634ns (51.582%)  route 7.166ns (48.418%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    11.150 r  VGA/addra_00/P[13]
                         net (fo=10, routed)          2.937    14.087    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 7.758ns (52.122%)  route 7.126ns (47.878%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    11.150 r  VGA/addra_00/P[15]
                         net (fo=18, routed)          2.090    13.240    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X24Y27         LUT4 (Prop_lut4_I3_O)        0.124    13.364 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_15_LOPT_REMAP/O
                         net (fo=1, routed)           0.808    14.172    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_13
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.620    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 7.758ns (52.227%)  route 7.096ns (47.773%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.150 f  VGA/addra_00/P[16]
                         net (fo=10, routed)          1.898    13.048    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X24Y27         LUT4 (Prop_lut4_I0_O)        0.124    13.172 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           0.969    14.142    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.626    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.691ns  (logic 7.634ns (51.963%)  route 7.057ns (48.037%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          2.828    13.978    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y5          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.913ns  (logic 7.758ns (52.020%)  route 7.155ns (47.980%))
  Logic Levels:           8  (DSP48E1=2 LDCE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    11.150 r  VGA/addra_00/P[18]
                         net (fo=10, routed)          1.805    12.955    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[18]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124    13.079 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.121    14.201    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.535    18.669    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.588    19.257    
                         clock uncertainty           -0.080    19.176    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.733    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.733    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 7.634ns (52.053%)  route 7.032ns (47.947%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.150 r  VGA/addra_00/P[5]
                         net (fo=10, routed)          2.803    13.953    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.497    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.497    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 7.634ns (52.053%)  route 7.032ns (47.947%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.150 r  VGA/addra_00/P[5]
                         net (fo=10, routed)          2.803    13.953    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.533    18.667    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.154    
                         clock uncertainty           -0.080    19.074    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.508    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.508    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.558ns  (logic 7.634ns (52.440%)  route 6.924ns (47.560%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    11.150 r  VGA/addra_00/P[14]
                         net (fo=10, routed)          2.694    13.845    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.528    18.662    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    19.149    
                         clock uncertainty           -0.080    19.069    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.503    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 7.634ns (52.561%)  route 6.890ns (47.439%))
  Logic Levels:           7  (DSP48E1=2 LDCE=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.675     3.747    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y34          LDCE (SetClr_ldce_CLR_Q)     0.898     4.645 f  VGA/fil_reg[18]/Q
                         net (fo=14, routed)          0.949     5.594    VGA/fil_reg_n_0_[18]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      4.036     9.630 r  VGA/addra_01/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    VGA/addra_01_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.150 r  VGA/addra_00/P[3]
                         net (fo=10, routed)          2.661    13.811    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.522    18.656    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.080    19.063    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    18.497    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.497    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  4.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 VGA/font_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/pixel_value_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.559    -0.536    VGA/clk50
    SLICE_X9Y29          FDRE                                         r  VGA/font_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  VGA/font_column_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.304    VGA/font_col[1]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  VGA/pixel_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    VGA/rom_out
    SLICE_X8Y29          FDRE                                         r  VGA/pixel_value_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/clk50
    SLICE_X8Y29          FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121    -0.322    VGA/pixel_value_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  VGA/vga_sync_unit/v_count_reg[1]/Q
                         net (fo=8, routed)           0.091    -0.302    VGA/vga_sync_unit/pixel_y[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  VGA/vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    VGA/vga_sync_unit/plusOp__0[5]
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.826    -0.771    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.120    -0.322    VGA/vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.146%)  route 0.104ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  VGA/vga_sync_unit/h_count_reg[5]/Q
                         net (fo=8, routed)           0.104    -0.292    VGA/vga_sync_unit/pixel_x[5]
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  VGA/vga_sync_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.247    VGA/vga_sync_unit/plusOp[9]
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.824    -0.773    VGA/vga_sync_unit/clk
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.080    -0.444    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.092    -0.352    VGA/vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X17Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.253    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X19Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  VGA/vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    VGA/vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.824    -0.773    VGA/vga_sync_unit/clk
    SLICE_X19Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.092    -0.351    VGA/vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.896%)  route 0.174ns (45.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.174    -0.196    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT5 (Prop_lut5_I1_O)        0.048    -0.148 r  VGA/vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    VGA/vga_sync_unit/plusOp__0[8]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.131    -0.311    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.118%)  route 0.170ns (44.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.170    -0.200    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.155 r  VGA/vga_sync_unit/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    VGA/vga_sync_unit/plusOp__0[6]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[6]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.120    -0.322    VGA/vga_sync_unit/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.543%)  route 0.174ns (45.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X16Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  VGA/vga_sync_unit/v_count_reg[5]/Q
                         net (fo=7, routed)           0.174    -0.196    VGA/vga_sync_unit/pixel_y[5]
    SLICE_X16Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.151 r  VGA/vga_sync_unit/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA/vga_sync_unit/plusOp__0[7]
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X16Y32         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.121    -0.321    VGA/vga_sync_unit/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.854%)  route 0.173ns (48.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.558    -0.537    VGA/vga_sync_unit/clk
    SLICE_X18Y31         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  VGA/vga_sync_unit/h_count_reg[9]/Q
                         net (fo=5, routed)           0.173    -0.223    VGA/vga_sync_unit/pixel_x[9]
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  VGA/vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.178    VGA/vga_sync_unit/hsync_i_1_n_0
    SLICE_X18Y32         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.825    -0.772    VGA/vga_sync_unit/clk
    SLICE_X18Y32         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.080    -0.442    
    SLICE_X18Y32         FDCE (Hold_fdce_C_D)         0.091    -0.351    VGA/vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.942%)  route 0.165ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.560    -0.535    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  VGA/vga_sync_unit/v_count_reg[2]/Q
                         net (fo=10, routed)          0.165    -0.228    VGA/vga_sync_unit/pixel_y[2]
    SLICE_X17Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  VGA/vga_sync_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    VGA/vga_sync_unit/v_count[3]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.826    -0.771    VGA/vga_sync_unit/clk
    SLICE_X17Y33         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.236    -0.535    
                         clock uncertainty            0.080    -0.455    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.092    -0.363    VGA/vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.557    -0.538    VGA/vga_sync_unit/clk
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  VGA/vga_sync_unit/h_count_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.212    VGA/vga_sync_unit/pixel_x[6]
    SLICE_X18Y30         LUT4 (Prop_lut4_I2_O)        0.042    -0.170 r  VGA/vga_sync_unit/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    VGA/vga_sync_unit/h_count[7]_i_1_n_0
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.823    -0.774    VGA/vga_sync_unit/clk
    SLICE_X18Y30         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/C
                         clock pessimism              0.236    -0.538    
                         clock uncertainty            0.080    -0.458    
    SLICE_X18Y30         FDRE (Hold_fdre_C_D)         0.107    -0.351    VGA/vga_sync_unit/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[28]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[28]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[29]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[29]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[30]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[30]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[31]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[20]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[20]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[21]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[21]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[22]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[22]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[23]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[23]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.452ns (29.818%)  route 5.771ns (70.182%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.091     7.510    VGA/col[0]_i_2_n_0
    SLICE_X9Y31          FDCE                                         f  VGA/col_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.500    18.634    VGA/clk50
    SLICE_X9Y31          FDCE                                         r  VGA/col_reg[4]/C
                         clock pessimism              0.622    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.771    VGA/col_reg[4]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.452ns (29.818%)  route 5.771ns (70.182%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.091     7.510    VGA/col[0]_i_2_n_0
    SLICE_X9Y31          FDCE                                         f  VGA/col_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.500    18.634    VGA/clk50
    SLICE_X9Y31          FDCE                                         r  VGA/col_reg[5]/C
                         clock pessimism              0.622    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.771    VGA/col_reg[5]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 11.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[16]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    VGA/col_reg[16]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[17]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    VGA/col_reg[17]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[18]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    VGA/col_reg[18]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[19]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    VGA/col_reg[19]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[10]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    VGA/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[11]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    VGA/col_reg[11]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[8]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    VGA/col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[9]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    VGA/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.172%)  route 0.969ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.358     0.714    VGA/col[0]_i_2_n_0
    SLICE_X9Y33          FDCE                                         f  VGA/col_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.829    -0.768    VGA/clk50
    SLICE_X9Y33          FDCE                                         r  VGA/col_reg[12]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    VGA/col_reg[12]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.172%)  route 0.969ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.358     0.714    VGA/col[0]_i_2_n_0
    SLICE_X9Y33          FDCE                                         f  VGA/col_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.829    -0.768    VGA/clk50
    SLICE_X9Y33          FDCE                                         r  VGA/col_reg[13]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    VGA/col_reg[13]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[28]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[28]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[29]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[29]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[30]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[30]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[31]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[20]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[20]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[21]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[21]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[22]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[22]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[23]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[23]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.452ns (29.818%)  route 5.771ns (70.182%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.091     7.510    VGA/col[0]_i_2_n_0
    SLICE_X9Y31          FDCE                                         f  VGA/col_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.500    18.634    VGA/clk50
    SLICE_X9Y31          FDCE                                         r  VGA/col_reg[4]/C
                         clock pessimism              0.622    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.771    VGA/col_reg[4]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.452ns (29.818%)  route 5.771ns (70.182%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.091     7.510    VGA/col[0]_i_2_n_0
    SLICE_X9Y31          FDCE                                         f  VGA/col_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.500    18.634    VGA/clk50
    SLICE_X9Y31          FDCE                                         r  VGA/col_reg[5]/C
                         clock pessimism              0.622    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.771    VGA/col_reg[5]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 11.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[16]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.080    -0.437    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    VGA/col_reg[16]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[17]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.080    -0.437    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    VGA/col_reg[17]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[18]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.080    -0.437    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    VGA/col_reg[18]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[19]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.080    -0.437    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    VGA/col_reg[19]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[10]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.080    -0.439    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    VGA/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[11]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.080    -0.439    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    VGA/col_reg[11]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[8]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.080    -0.439    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    VGA/col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[9]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.080    -0.439    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    VGA/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.172%)  route 0.969ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.358     0.714    VGA/col[0]_i_2_n_0
    SLICE_X9Y33          FDCE                                         f  VGA/col_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.829    -0.768    VGA/clk50
    SLICE_X9Y33          FDCE                                         r  VGA/col_reg[12]/C
                         clock pessimism              0.250    -0.518    
                         clock uncertainty            0.080    -0.438    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    VGA/col_reg[12]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.172%)  route 0.969ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.358     0.714    VGA/col[0]_i_2_n_0
    SLICE_X9Y33          FDCE                                         f  VGA/col_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.829    -0.768    VGA/clk50
    SLICE_X9Y33          FDCE                                         r  VGA/col_reg[13]/C
                         clock pessimism              0.250    -0.518    
                         clock uncertainty            0.080    -0.438    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    VGA/col_reg[13]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.244    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[28]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[28]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[29]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[29]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[30]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[30]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.080    19.207    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.802    VGA/col_reg[31]
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[20]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[20]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[21]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[21]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[22]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[22]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[23]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.080    19.181    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.776    VGA/col_reg[23]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.452ns (29.818%)  route 5.771ns (70.182%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.091     7.510    VGA/col[0]_i_2_n_0
    SLICE_X9Y31          FDCE                                         f  VGA/col_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.500    18.634    VGA/clk50
    SLICE_X9Y31          FDCE                                         r  VGA/col_reg[4]/C
                         clock pessimism              0.622    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.771    VGA/col_reg[4]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.452ns (29.818%)  route 5.771ns (70.182%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.091     7.510    VGA/col[0]_i_2_n_0
    SLICE_X9Y31          FDCE                                         f  VGA/col_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.500    18.634    VGA/clk50
    SLICE_X9Y31          FDCE                                         r  VGA/col_reg[5]/C
                         clock pessimism              0.622    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.771    VGA/col_reg[5]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 11.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[16]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.080    -0.437    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    VGA/col_reg[16]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[17]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.080    -0.437    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    VGA/col_reg[17]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[18]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.080    -0.437    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    VGA/col_reg[18]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[19]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.080    -0.437    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    VGA/col_reg[19]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[10]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.080    -0.439    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    VGA/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[11]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.080    -0.439    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    VGA/col_reg[11]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[8]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.080    -0.439    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    VGA/col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[9]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.080    -0.439    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    VGA/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.172%)  route 0.969ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.358     0.714    VGA/col[0]_i_2_n_0
    SLICE_X9Y33          FDCE                                         f  VGA/col_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.829    -0.768    VGA/clk50
    SLICE_X9Y33          FDCE                                         r  VGA/col_reg[12]/C
                         clock pessimism              0.250    -0.518    
                         clock uncertainty            0.080    -0.438    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    VGA/col_reg[12]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.244ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.172%)  route 0.969ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.358     0.714    VGA/col[0]_i_2_n_0
    SLICE_X9Y33          FDCE                                         f  VGA/col_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.829    -0.768    VGA/clk50
    SLICE_X9Y33          FDCE                                         r  VGA/col_reg[13]/C
                         clock pessimism              0.250    -0.518    
                         clock uncertainty            0.080    -0.438    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    VGA/col_reg[13]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.244    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.152ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[28]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.079    19.208    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.803    VGA/col_reg[28]
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.152    

Slack (MET) :             11.152ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[29]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.079    19.208    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.803    VGA/col_reg[29]
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.152    

Slack (MET) :             11.152ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[30]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.079    19.208    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.803    VGA/col_reg[30]
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.152    

Slack (MET) :             11.152ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.452ns (29.316%)  route 5.912ns (70.684%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.232     7.651    VGA/col[0]_i_2_n_0
    SLICE_X9Y37          FDCE                                         f  VGA/col_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    18.640    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
                         clock pessimism              0.647    19.287    
                         clock uncertainty           -0.079    19.208    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    18.803    VGA/col_reg[31]
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 11.152    

Slack (MET) :             11.258ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[20]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.079    19.182    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.777    VGA/col_reg[20]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.258    

Slack (MET) :             11.258ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[21]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.079    19.182    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.777    VGA/col_reg[21]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.258    

Slack (MET) :             11.258ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[22]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.079    19.182    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.777    VGA/col_reg[22]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.258    

Slack (MET) :             11.258ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.452ns (29.787%)  route 5.780ns (70.213%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.100     7.519    VGA/col[0]_i_2_n_0
    SLICE_X9Y35          FDCE                                         f  VGA/col_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    18.639    VGA/clk50
    SLICE_X9Y35          FDCE                                         r  VGA/col_reg[23]/C
                         clock pessimism              0.622    19.261    
                         clock uncertainty           -0.079    19.182    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.777    VGA/col_reg[23]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 11.258    

Slack (MET) :             11.262ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.452ns (29.818%)  route 5.771ns (70.182%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.091     7.510    VGA/col[0]_i_2_n_0
    SLICE_X9Y31          FDCE                                         f  VGA/col_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.500    18.634    VGA/clk50
    SLICE_X9Y31          FDCE                                         r  VGA/col_reg[4]/C
                         clock pessimism              0.622    19.256    
                         clock uncertainty           -0.079    19.177    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.772    VGA/col_reg[4]
  -------------------------------------------------------------------
                         required time                         18.772    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 11.262    

Slack (MET) :             11.262ns  (required time - arrival time)
  Source:                 VGA/col_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.452ns (29.818%)  route 5.771ns (70.182%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 18.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.680    -0.713    VGA/clk50
    SLICE_X9Y37          FDCE                                         r  VGA/col_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.257 r  VGA/col_reg[31]/Q
                         net (fo=2, routed)           1.038     0.781    VGA/col_reg__0[31]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.150     0.931 r  VGA/fil_reg[31]_i_19/O
                         net (fo=1, routed)           0.768     1.700    VGA/fil_reg[31]_i_19_n_0
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.328     2.028 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.293     2.320    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.444 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.504     2.948    VGA/fil_reg[31]_i_3_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.072 r  VGA/fil_reg[31]_i_2/O
                         net (fo=32, routed)          0.822     3.894    VGA/fil_reg[31]_i_2_n_0
    SLICE_X8Y30          LDCE (SetClr_ldce_CLR_Q)     0.898     4.792 f  VGA/fil_reg[2]/Q
                         net (fo=4, routed)           0.643     5.435    VGA/fil_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.559 f  VGA/col[0]_i_10/O
                         net (fo=1, routed)           0.154     5.713    VGA/col[0]_i_10_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124     5.837 f  VGA/col[0]_i_7/O
                         net (fo=2, routed)           0.458     6.295    VGA/col[0]_i_7_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.419 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          1.091     7.510    VGA/col[0]_i_2_n_0
    SLICE_X9Y31          FDCE                                         f  VGA/col_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.500    18.634    VGA/clk50
    SLICE_X9Y31          FDCE                                         r  VGA/col_reg[5]/C
                         clock pessimism              0.622    19.256    
                         clock uncertainty           -0.079    19.177    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    18.772    VGA/col_reg[5]
  -------------------------------------------------------------------
                         required time                         18.772    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 11.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[16]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    VGA/col_reg[16]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[17]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    VGA/col_reg[17]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[18]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    VGA/col_reg[18]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.186%)  route 0.914ns (76.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.303     0.660    VGA/col[0]_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  VGA/col_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.830    -0.767    VGA/clk50
    SLICE_X9Y34          FDCE                                         r  VGA/col_reg[19]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.092    -0.609    VGA/col_reg[19]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[10]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    VGA/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[11]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    VGA/col_reg[11]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[8]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    VGA/col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.245%)  route 0.965ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.354     0.710    VGA/col[0]_i_2_n_0
    SLICE_X9Y32          FDCE                                         f  VGA/col_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.828    -0.769    VGA/clk50
    SLICE_X9Y32          FDCE                                         r  VGA/col_reg[9]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X9Y32          FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    VGA/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.172%)  route 0.969ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.358     0.714    VGA/col[0]_i_2_n_0
    SLICE_X9Y33          FDCE                                         f  VGA/col_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.829    -0.768    VGA/clk50
    SLICE_X9Y33          FDCE                                         r  VGA/col_reg[12]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    VGA/col_reg[12]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 VGA/col_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/col_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.276ns (22.172%)  route 0.969ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.564    -0.531    VGA/clk50
    SLICE_X9Y36          FDCE                                         r  VGA/col_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  VGA/col_reg[27]/Q
                         net (fo=2, routed)           0.208    -0.182    VGA/col_reg__0[27]
    SLICE_X7Y36          LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  VGA/fil_reg[31]_i_10/O
                         net (fo=1, routed)           0.110    -0.027    VGA/fil_reg[31]_i_10_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.018 r  VGA/fil_reg[31]_i_3/O
                         net (fo=34, routed)          0.294     0.311    VGA/fil_reg[31]_i_3_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.356 f  VGA/col[0]_i_2/O
                         net (fo=32, routed)          0.358     0.714    VGA/col[0]_i_2_n_0
    SLICE_X9Y33          FDCE                                         f  VGA/col_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.829    -0.768    VGA/clk50
    SLICE_X9Y33          FDCE                                         r  VGA/col_reg[13]/C
                         clock pessimism              0.250    -0.518    
    SLICE_X9Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    VGA/col_reg[13]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.324    





