C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder_tb.v {1 {vlog -work work -stats=none C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder_tb

Top level modules:
	adder_tb

} {} {}} C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder.v {1 {vlog -work work -stats=none C:/Users/Paul/github/verilog/Lab_Modelsim/half_adder/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}}
