Info: Generated by version: 20.4 build 72
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master\src\genclkRB.ip --block-symbol-file --output-directory=C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master\src\genclkRB --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: genclkRB.iopll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master\src\genclkRB.ip --synthesis=VERILOG --output-directory=C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master\src\genclkRB --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: genclkRB.iopll_0: Able to implement PLL with user settings
Info: genclkRB: "Transforming system: genclkRB"
Info: genclkRB: "Naming system components in system: genclkRB"
Info: genclkRB: "Processing generation queue"
Info: genclkRB: "Generating: genclkRB"
Info: genclkRB: "Generating: genclkRB_altera_iopll_1931_n5xoe5y"
Info: genclkRB: Done "genclkRB" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in genclkRB. No files generated.
Info: Finished: Generate IP Core Documentation
