{
    "MlibObjs": {},
    "CurCompileUdps": {},
    "PrevCompiledModules": {},
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "div_test",
        "div_test"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "div_test": [
            "div_test",
            "nZ4qs",
            "module"
        ]
    },
    "stat": {
        "ru_childs_cgstart": {
            "ru_nvcsw": 5,
            "ru_utime_sec": 0.011697000000000001,
            "ru_nivcsw": 0,
            "ru_maxrss_kb": 17236,
            "ru_stime_sec": 0.013735000000000001,
            "ru_minflt": 978,
            "ru_majflt": 0
        },
        "nQuads": 1330,
        "Frontend(%)": 70.53310057741372,
        "ru_self_cgstart": {
            "ru_nvcsw": 31,
            "ru_utime_sec": 0.078788999999999998,
            "ru_nivcsw": 2,
            "ru_maxrss_kb": 85904,
            "ru_stime_sec": 0.031515000000000001,
            "ru_minflt": 6189,
            "ru_majflt": 0
        },
        "nMops": 2914,
        "totalObjSize": 181509,
        "quadSpeed": 40405.881638109124,
        "ru_self_end": {
            "ru_nvcsw": 31,
            "ru_utime_sec": 0.111705,
            "ru_nivcsw": 2,
            "ru_maxrss_kb": 94792,
            "ru_stime_sec": 0.031914999999999999,
            "ru_minflt": 7968,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_nvcsw": 5,
            "ru_utime_sec": 0.011697000000000001,
            "ru_nivcsw": 0,
            "ru_maxrss_kb": 17236,
            "ru_stime_sec": 0.013735000000000001,
            "ru_minflt": 978,
            "ru_majflt": 0
        },
        "mopSpeed": 88528.375258233078,
        "mop/quad": 2.1909774436090226,
        "outputSizePerQuad": 136.0,
        "CodeGen(%)": 29.466899422586277
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90924
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.3745.json"
    ],
    "Misc": {
        "cwd": "/home/lj/ic/riscv_soc/testbench/div",
        "csrc": "csrc",
        "csrc_abs": "/home/lj/ic/riscv_soc/testbench/div/csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/lj/ic/riscv_soc/testbench/div/simv.daidir",
        "daidir": "simv.daidir",
        "archive_dir": "archive.0"
    },
    "CompileStatus": "Successful"
}