Designed BCD-to-7segment decoder on Basys FPGA using Verliog to simulate counting.
