0|1903|Public
40|$|A 5 -bit MMIC <b>serial</b> to <b>parallel</b> <b>converter</b> {{has been}} {{designed}} in Gallium Arsenide. It {{is intended to be}} used together with a 5 -bit True Time Delay (TTD) circuit, but it can easily be expanded into an arbitrary number of bits. The circuit {{has been designed}} with a logic style called DCFL and a 0. 20 mm process (ED 02 AH) from OMMIC has been used to fabricate the circuit. The chip size of this 5 -bit MMIC <b>serial</b> to <b>parallel</b> <b>converter</b> is 2. 0 x 0. 8 mm (including pads) and close to two hundred transistors are used. Due to the complexity of the transistor models the complete <b>serial</b> to <b>parallel</b> <b>converter</b> has not been fully simulated. However, the smaller building blocks like inverter, latch, etc. have been simulated successfully. These blocks were assembled into the complete circuit...|$|R
40|$|International audienceWe {{investigate}} {{the implementation of}} supervisors generated by symbolic BDD-based Discrete Controller Synthesis (DCS). The implementation technique proposed is able to solve both control non-determinism and the structural incompatibility introduced by symbolic DCS. We highlight and illustrate interesting structural properties of the supervisor implementation. Our technique is illustrated on a reallife example modeling a System-on-chip component: a <b>serial</b> to <b>parallel</b> <b>converter...</b>|$|R
40|$|Site de la Conférence : [URL] audienceThe Discrete Controller Synthesis {{technique}} {{is used for}} automatic correction of design bugs in discrete event systems. A design method is proposed and illustrated extensively on a simple yet realistic example, modelling a <b>serial</b> to <b>parallel</b> <b>converter.</b> Simulation results show that this automatic error correction method can effectively mask errors without human intervention inside the design code. This automatic approach is more efficient and reliable than the traditional manual bug correction...|$|R
40|$|The {{design and}} {{measured}} {{performance of a}} GaAs multi-function X-band MMIC for space-based synthetic aperture radar (SAR) applications with 7 -bit phase and amplitude control and inte-grated <b>serial</b> to <b>parallel</b> <b>converter</b> (including level conversion) is presented. The main application for the multi-function chip (MFC) is to provide full am-plitude and phase control in the transmit path and the receive path of T/R modules. The MFC has been realised in the OMMIC ED 02 AH 0. 2 µm PHEMT process providing enhancement and depletion FET’s...|$|R
5000|$|The channel divider has output {{control lines}} for each {{subchannel}} A1 A2 A3 A4 B1 ... for both receive and transmit sides. The {{signals from the}} divider outputs are combined with and-gates in the subchannel circuitry. Each subchannel on the send section side includes a <b>serial</b> to <b>parallel</b> <b>converter,</b> and a tripping pulse that clocks in the next character. On the receive section side and output buffer {{is driven by the}} and-gate that picks the channel receive character selected by the channel divider signal at the appropriate time.|$|R
40|$|This {{viewgraph}} presentation {{reviews the}} low temperature, Total Ionizing Dose (TID) tests of radiation hardened <b>serial</b> to <b>parallel</b> <b>converter</b> {{to be used}} on the James Webb Space Telescope. The test {{results show that the}} original HV 583 level shifter - a COTS part -was not suitable for JWST because the supply currents exceeded specs after 20 krad(Si). The HV 584 - functionally similar to the HV 583 -was designed using RHBD approach that reduced the leakage currents to within acceptable levels and had only a small effect on the level-shifted output voltage...|$|R
40|$|This paper {{proposes a}} {{diagnosis}} scheme {{aimed at reducing}} diagnosis time of distributed small embedded SRAMs (e-SRAMs). This scheme improves the one proposed in [7, 8]. The improvements are mainly twofold. On one hand, the diagnosis of time-consuming Data Retention Faults (DRFs), which is neglected by the diagnosis architecture in [7, 8], is now considered and performed via a DFT technique {{referred to as the}} “No Write Recovery Test Mode (NWRTM) ”. On the other hand, a pair comprising a <b>Serial</b> to <b>Parallel</b> <b>Converter</b> (SPC) and a <b>Parallel</b> to <b>Serial</b> <b>Converter</b> (PSC) is utilized to replace the bi-directional serial interface, to avoid the problems of serial fault masking and defect rate dependent diagnosis. Results from our evaluations show that the proposed diagnosis scheme achieves an increased diagnosis coverage and reduces diagnosis time compared to those obtained in [7, 8], with neglectable extra area cost...|$|R
40|$|The Future Wireless Communication {{requires}} 100 Mbits/s Data rate, streaming audio/video, asymmetric access/multiple access, Adaptive modulation and coding, dynamic packet arrangement, {{smart antenna}} adaptation andIPv 6 facility to enhance error free communication. Various digital modulation techniques {{have been taken}} for simulation and bit error rate is calculated in both MC-CDMA System and OFDMA system. The continuous phase modulation techniques ensures large bandwidth, high data rate and error free data communication. The convolution coder is mainly chosen to facilitate the Wireless communication. The output from <b>serial</b> to <b>parallel</b> <b>converter</b> is inhibited to various Adaptive modulation schemes like M-ary PSK, M-ary QAM, M-ary CPM and M-ary MHPM systems. The modulated output is then fed to MC-CDMA System and OFDMA system in fast fading Rayleigh environment. The BER performance and SNR ratio are observed for both the MC-CDMA system and OFDMA System inhibiting various modulation schemes and the corresponding simulation result are plotted using Mat lab and Simulink software. The outputs of various modulation schemes are plotted for both OFDMA and MC-CDMA systems. It is found that MHPM {{is found to be}} the optimisti...|$|R
40|$|The {{need for}} very large speed data {{communication}} leads {{to use of}} USB 3. 0. This {{can be achieved by}} mixing the advantage of <b>parallel</b> and <b>serial</b> data transfer. This project work provides architecture for communication between USB 3. 0 device controller (Cypress CYUSB 3014) and USB 3. 0 host controller (TUSB 7320) at a data rate of 5. 0 Gbps using Altera’s Stratix IV (EP 4 SGX 70 DF 29 C 3 N) FPGA. To maintain synchronization between GPIF II and PCIe hard IP, two FIFO's are used. PLL is used to provide clock signal at various frequencies. The physical layer provides signalling technology for SuperSpeed bus. The functionality of physical layer for USB 3. 0 has been implemented in this project. Physical layer is functionally segregated in two parts, namely, transmitter and receiver. In transmitter module, the implementation of scrambler, 8 b/ 10 b encoder and <b>parallel</b> to <b>serial</b> <b>converter</b> is simulated using ModelSim-Altera 6. 6 d. And in receiver section, the implementation of <b>serial</b> to <b>parallel</b> <b>converter,</b> 8 b/ 10 b decoder and descrambling is similarly implemented. Both these modules are realized in Altera’s Cyclone II (EP 2 C 20 F 484 C 7) FPGA...|$|R
40|$|Submitted {{on behalf}} of EDAA ([URL] audienceThis paper proposes a {{diagnosis}} scheme aimed at reducing diagnosis time of distributed small embedded SRAMs (e-SRAMs). This scheme improves the one proposed in [A parallel built-in self-diagnostic method for embedded memory buffers, A parallel built-in self-diagnostic method for embedded memory arrays]. The improvements are mainly two-fold. On one hand, the diagnosis of time-consuming Data Retention Faults (DRFs), which is neglected by the diagnosis architecture in [A parallel built-in self-diagnostic method for embedded memory buffers, A parallel built-in self-diagnostic method for embedded memory arrays], is now considered and performed via a DFT technique {{referred to as the}} "No Write Recovery Test Mode (NWRTM) ". On the other hand, a pair comprising a <b>Serial</b> to <b>Parallel</b> <b>Converter</b> (SPC) and a <b>Parallel</b> to <b>Serial</b> <b>Converter</b> (PSC) is utilized to replace the bi-directional serial interface, to avoid the problems of serial fault masking and defect rate dependent diagnosis. Results from our evaluations show that the proposed diagnosis scheme achieves an increased diagnosis coverage and reduces diagnosis time compared to those obtained in [A parallel built-in self-diagnostic method for embedded memory buffers, A parallel built-in self-diagnostic method for embedded memory arrays], with neglectable extra area cost...|$|R
40|$|Currently in {{the world}} {{the total number of}} deaths due to heart {{diseases}} is 17. 5 millions a year, of which 4 millions in Europe. The best way to detect the anomalies of the heart is to measure its electrical activity. A n electrocardiogram is a diagnostic tool that allows us to measure this electrical activity from the body surface. Usually ECG monitors are stationary and expensive. Nowadays mobile telemedicine systems {{are becoming more and more}} often used. These systems must be small, at low cost and with low power consumption. The different technologies as Bluetooth or Wifi allow wireless transmissions. The aim of this thesis is to show the study of an embedded ECG monitor. I have made the simulation of the instrumentation amplification and the Analogue to Digital conversion. In a second part I have implemented a <b>serial</b> to <b>parallel</b> <b>converter</b> and a FIR filter in VHDL in order to program a FPGA. Then the filtered data will be sent to a Bluetooth module. I have used a Matlab software to generate ECG data with noise to test the efficiency of my filterSchool of Computing, Communications and Electronic...|$|R
40|$|This paper {{presents}} {{design and}} implementation results of an Orthogonal Frequency Division Multiplexing (OFDM) system customized for vehicular ad-hoc networks, based on the IEEE 802. 11 p standard specifications. The 802. 11 p {{is based on the}} widely spread IEEE 802. 11 a and intends to support both public safety and licensed private operations over communication channels. OFDM achieves very efficient use of the allocated bandwidth and the main advantage is its robustness to frequency selectivity in wireless environment, like in the case of vehicular communications. The OFDM transceiver implementation presented in this paper is based on FPGA technology and the VHDL hardware description language. The hardware modules designed include QPSK modulator-demodulator, <b>serial</b> to <b>parallel</b> <b>converter,</b> FFT, IFFT. The use of reconfigurable FPGA devices and VHDL descriptions allowed a large number of tests to be carried out for each module, in order to obtain optimum results. The final implementation consists of two identical Xilinx Virtex- 4 FPGA development boards (one for the receiver and one for the transmitter), offering among others dual channel high performance ADCs and DACs, required for operation in the licensed ITS band of 5. 9 GHz. © 2011 IEEE...|$|R
40|$|This paper {{explores the}} {{application}} of the Variable Delay Frequency Modulation (VDFM) to an Interleaved Multicellular <b>Parallel</b> <b>converter.</b> VDFM is a modulation technique specially intended to reduce conducted EMI generated by <b>parallel</b> <b>converters.</b> This technique combines interleaving and frequency modulation {{in such a way that}} provides the best attenuation. On the other hand, Coupled Interleaved Multicelular <b>Parallel</b> <b>Converters</b> (CIMPC) needs a perfect current sharing among phases. In this paper we consider the effect of VDFM nonidealities on the EMI attenuation in order to consider {{the application of}} this technique to CIMPC. Peer ReviewedPostprint (author’s final draft...|$|R
40|$|This study proposes <b>parallel</b> ac-ac <b>converters</b> using Stationary Master Slave Control with Sinusoidal Pulse Width Modulation {{to achieve}} voltage {{regulation}} and equal current sharing among parallel generators {{such that it}} minimizes the total production cost. Development of Pspice model representing the <b>parallel</b> ac-ac <b>converters</b> is presented and then simulated. In addition, computer simulations are also used to perform robustness study on the <b>parallel</b> <b>converters...</b>|$|R
50|$|Ports: RS-232 <b>Serial,</b> <b>Parallel,</b> PS/2 keyboard, Acorn mouse, {{headphone}} audio out, DE15 VGA, network (optional).|$|R
40|$|Abstract—We {{develop a}} robust {{controller}} for <b>parallel</b> dc–dc buck <b>converters</b> {{by combining the}} concepts of integral-vari-able-structure and multiple-sliding-surface control. The advan-tages of the scheme are its simplicity in design, good dynamic response, robustness, ability to nullify the bus-voltage error and the error between the load currents of the converter modules under steady-state conditions, and ability to reduce the impact of very high-frequency dynamics due to parasitics on the closed-loop system. We describe a method for determining the region of existence and stability of the sliding manifolds for such <b>parallel</b> <b>converters.</b> The results show good steady-state and dynamic responses. Index Terms—Closed-loop system, integral-variable-structure, load currents, multiple-sliding-surface control, <b>parallel</b> <b>converters,</b> I...|$|R
40|$|An {{emerging}} nanotechnology, quantum-dot cellular automata (QCA), has {{the potential}} for attractive features such as faster speed, smaller size, and lower power consumption than transistor based technology. Quantum-dot cellular automata has a simple cell as the basic element. The cell is used as a building block to construct gates, wires, and memories. Several adder designs have been proposed, but multiplier design in QCA is a rather unexplored research area. This paper utilizes the QCA characteristics to design <b>serial</b> <b>parallel</b> multipliers. Two types of <b>serial</b> <b>parallel</b> multipliers are designed and simulated with several different operand sizes. Those designs are compared in terms of complexity, area, and latency. The <b>serial</b> <b>parallel</b> multipliers have simple and regular structures. 1...|$|R
40|$|Abstract — <b>Parallel</b> <b>converters</b> in {{wind turbine}} give a number advantages, such as fault {{tolerance}} {{due to the}} redundant converters. However, it might be difficult to isolate gain faults {{in one of the}} converters if only a combined power measurement is available. In this paper a scheme using orthogonal power references to the converters is proposed. Simulations on a wind turbine with 5 <b>parallel</b> <b>converters</b> should a clear potential of this scheme for isolation of this gain fault to the correct converter in which the fault occurs. I...|$|R
40|$|The {{objective}} is to supply a three phase motors from a single phase AC mains. It is common to have only a single phase power grid in residential, commercial, manufacturing and mainly in rural areas, while adjustable speed drives may require a three phase power grid. Hence we need to convert from single phase to three phase supply to operate the drive system. <b>Parallel</b> <b>converters</b> {{can be used to}} improve the power capability, reliability, efficiency and redundancy. <b>Parallel</b> <b>converter</b> techniques can be employed to improve the performance of active power filters, uninterruptable power supplies, fault tolerance of doubly fed inductio...|$|R
40|$|Abstract—We {{demonstrate}} {{a new concept}} for wireless pulse-width modulation (PWM) control of a <b>parallel</b> dc–dc buck <b>converter.</b> It {{eliminates the need for}} multiple physical con-nections of gating/PWM signals among the distributed converter modules. The new scheme relies on radio-frequency (RF) based communication of the PWM control signals from a master to the slave modules. We analyze the system stability and demonstrate the experimental effectiveness of the wireless control scheme for a two-module <b>parallel</b> buck <b>converter</b> for 10 -kHz and 20 -kHz switching frequencies and for channel lengths of 1. 5 and 15 ft, respectively. The proposed control concept may lead to easier distributed control implementation of <b>parallel</b> dc–dc <b>converters</b> and distributed power systems, and may lead to redundancy that is achievable using droop method. It may also be used as a backup for wire-based control of <b>parallel</b> <b>converters</b> to provide fault tolerance. Index Terms—Buck <b>converter,</b> master–slave control, <b>parallel</b> dc–dc <b>converters,</b> radio frequency, wireless. I...|$|R
40|$|This chapter {{presents}} {{requirements and}} recommendations for <b>serial</b> and <b>parallel</b> ports and wireless capabilities under the Microsoft Windows family of operating systems. Version 1. 1 Includes changes to items 6, 7, Serial Port Requirements, and References for <b>Serial,</b> <b>Parallel,</b> and Wireless Support, as previously published in the PC 97 FAQ o...|$|R
40|$|Abstract: The {{usage of}} <b>parallel</b> <b>converters</b> is ever increasing. However, the {{voltage and current}} harmonics, zero-{{sequence}} and negative- sequence components of voltage and current and reactive power present in <b>parallel</b> <b>converters</b> give an alarming signal to power system and power electronic engineers. This research discusses performance of three-phase shunt active power filter (APF) system using three different control techniques namely synchronous detection algorithm (SDM), instantaneous active and reactive (p-q) theory and instantaneous direct and quadrature (d-q) current method for the control of zero and negative sequence components, reactive power and harmonics. The novelty of this research lies in the successful application of SDM based APF and (d-q) current method APF for the control of reactive power, harmonics and negative and zero sequence currents resulted {{by the use of}} <b>parallel</b> three-phase <b>converters.</b> MATLAB 6. 1 toolbox is used to model the systems...|$|R
40|$|Bachelor {{thesis is}} focused on a general {{overview}} {{of the issue of}} <b>serial</b> and <b>parallel</b> kinematics of industrial robots. For easier understanding of the term it is {{at the beginning of the}} basic definition of terms. This thesis presents the historical development of industrial robots. Next chapters analyze <b>serial</b> and <b>parallel</b> kinematic structure. Another chapter is a comparison of <b>serial</b> and <b>parallel</b> kinematics. Last chapter is devoted to the use of industrial robots with <b>serial</b> and <b>parallel</b> kinematics in practice and their construction...|$|R
40|$|This paper {{summarizes}} {{the description of}} the statics and velocity kinematics of <b>serial,</b> <b>parallel</b> and mobile robots, based on the fundamental concepts of twists and wrenches, reciprocity, the "selectively non-reciprocal screw," and "kinematic dualities. " This approach leads to a simplified since unified treatment of <b>serial,</b> <b>parallel</b> and mobile robot kinematics (which robotics textbooks lack) and {{a deeper understanding of the}} dualities between <b>parallel</b> and <b>serial</b> structures. 1. Introduction All robotics textbooks describe the position and velocity kinematics as well as the statics of serial robots; only a few do the same thing for either parallel or mobile robots; no single textbook presents all three types of systems with the same level of detail. Moreover, the treatments of these three types of robot systems are, at first sight, quite different. This often gives students the false impression that <b>serial,</b> <b>parallel</b> and mobile robots require fundamentally different kinematical concepts [...] ...|$|R
40|$|<b>Parallel</b> <b>converter</b> can {{significantly}} increase {{the capacity of}} the converter and improve the power quality of AC side, but the circulation which can lead to high switching loss and even damage the devices will easily exist in the direct <b>parallel</b> <b>converters.</b> In this paper, the average model of parallel interleaved inverters system to analyze the circulation current is shown, and the cross current is relevant to DC-bus voltage and the overlap time of zero vectors in the switching period. Based on this observation, a discontinuous space vector modulation without using zero vectors (000) is eliminate and suppress the zero-sequence current to entire system. Finally, the effectiveness of modulation strategy is verified by the simulations in this paper...|$|R
50|$|RS-232 <b>serial,</b> 'Centronics' <b>parallel</b> {{and video}} {{interfaces}} were built onto the motherboard, whereas expansion cards were required for almost every function of an IBM PC {{except for the}} CPU, BIOS and built-in RAM. One significant reason behind IBM's separation of functions was reliability - faulty cards, particularly those {{at high risk of}} physical or electrical user damage (i.e. <b>serial,</b> <b>parallel,</b> and video) could be easily and individually replaced, at much lower cost than replacing or servicing the whole system board. In addition, this meant that existing, off-the-shelf hardware could be used, reducing costs and contributing to the fast-tracking of the project. Many years later, when manufacturers were producing reliable hardware, <b>serial,</b> <b>parallel,</b> then video and other interfaces migrated back to PC clone motherboards.|$|R
50|$|Since Windows Vista, Windows {{does not}} support {{incoming}} connections over <b>serial,</b> <b>parallel</b> or IrDA port, but the operating system does support incoming connections over Ethernet, wireless LAN, and HPNA.|$|R
30|$|When SMES is {{connected}} at C 1, {{one side of}} it {{is connected}} to the terminal of SCIG based FS-WPGS in series through converter and transformer, and the other side is connected in <b>parallel</b> through another <b>converter.</b> Series converter stabilizes the WTG terminal voltage and suppresses the fault current at the time of interconnection and during grid fault. On the other hand, <b>parallel</b> <b>converter</b> damps down the output power oscillations [42].|$|R
40|$|This {{document}} {{provides the}} supplementary materials to Little (2012; Numerical predictions for <b>serial,</b> <b>parallel</b> and coactive logical rule-based models of categorization response time). This supplement includes: i) MATLAB code for the coactive, <b>serial</b> and <b>parallel</b> models {{described in the}} main paper, and ii) a description of MATLAB code {{which can be used}} to estimate parameters for the models. MATLAB files can be downloaded fro...|$|R
40|$|<b>Paralleling</b> power <b>converters</b> can {{increase}} the power rating and reliability of the overall system. Interleaving the carrier in <b>parallel</b> <b>converters</b> helps in reduction of output current distortion, and in reduction of electromagnetic interference noise. This study presents a common-mode inductor design for <b>parallel</b> interleaved <b>converters,</b> which integrates the inter-phase and boost inductors together in a novel structure. It is shown that the proposed magnetic structure accommodates {{a wider range of}} desirable electromagnetic parameters. Step-by-step design procedure of the proposed integrated common-mode inductor (ICMI) is presented. The proposed ICMI design results in fewer components, reduces the size and the cost of overall system. The proposed ICMI is compared with a design available in literature using an example. Existing design procedure imposes constraints on the core geometry that are not suitable for high-power designs. The proposed design makes use of standard C cores that improves manufacturability. Experimental results from a 7. 5 kVA <b>parallel</b> single-phase power <b>converter</b> show the effectiveness of the proposed ICMI...|$|R
40|$|Abstract—This paper {{describes}} a classification of paralleling schemes for dc–dc converters from a circuit theoretic viewpoint. The {{purpose is to}} provide a systematic classification of the types of <b>parallel</b> <b>converters</b> that can clearly identify all possible structures and control configurations, allowing simple and direct comparison of the characteristics and limitations of different paralleling schemes. In the proposed classification, converters are modeled as current sources or voltage sources, and their connection possibilities, as constrained by Kirchhoff’s laws, are categorized systematically into three basic types. Moreover, control arrangements are classified according to the presence of current sharing and voltage-regulation loops. Computer simulations are presented to illustrate the characteristics of the various paralleling schemes. Index Terms—Control methods, current-sharing schemes, dc–dc <b>converters,</b> <b>parallel</b> connected <b>converters,</b> topology. I...|$|R
40|$|<b>Paralleling</b> power <b>converters</b> is {{a common}} {{practice}} in industries to enhance total power rating, reliability, and availability of the system. In case of fault occurring in systems with <b>parallel</b> <b>converters,</b> the faulty power converter can be isolated and the system can still be operated at reduced power level. In this paper, a grid-connected power converter consisting of two <b>parallel</b> H-bridge <b>converter,</b> with low ground leakage current, is considered. Two contingency configurations, that are also of low ground leakage current, are proposed to enhance {{the availability of the}} system. This is done by reconfiguring the power circuit to a single H-bridge, in the case of failure of the other bridge. The power converter is experimentally tested with the proposed configurations for experimental validation. The results show that, the second configuration has better performance in terms of power loss and current THD...|$|R
40|$|The fault {{tolerance}} provided by multiphase machines {{is one of}} the most attractive features for industry applications where a high degree of reliability is required. Aiming to take advantage of such postfault operating capability, some newly designed full-power energy conversion systems are selecting machines with more than three phases. Although the use of <b>parallel</b> <b>converters</b> is usual in high-power three-phase electrical drives, the {{fault tolerance}} of multiphase machines has been mainly considered with single supply from a multiphase converter. This study addresses the fault-tolerant capability of six-phase energy conversion systems supplied with <b>parallel</b> <b>converters,</b> deriving the current references and control strategy that need to be utilized to maximize torque/power production. Experimental results show that it is possible to increase the postfault rating of the system if some degree of imbalance in the current sharing between the two sets of threephase windings is permitted...|$|R
30|$|Describing task {{dependencies}} is {{the basis}} of information flow planning based on the extended DSM, the task relationships in multi-project is divided into four types: <b>serial,</b> <b>parallel,</b> coupling, and similar. Similar is the specific dependency relationship of the extended DSM.|$|R
40|$|AbstractMaze {{algorithm}} {{can identify}} connected relation {{of a single}} node in ladder diagram of programmable logical controller, from which <b>serial</b> or <b>parallel</b> connections between pairs of attached nodes derive. After uniting <b>serial</b> or <b>parallel</b> relation of each node, <b>serial</b> or <b>parallel</b> connections of all nodes are stored in binary trees. Scanning binary trees can generate instruction lists. Maze algorithm identifies the connected relation of ladder diagram node correctly and ensures the correctness of translating ladder diagram into instruction lists...|$|R
40|$|A new {{topology}} for efficient utilisation of <b>parallel</b> <b>converters</b> as VAR compensators {{and active}} power filters (APF) for high power loads is proposed. Because of limited power handling capacity of individual devices, paralleling {{is the choice}} to increase rating of equipment, while keeping the THD of the current at the PCC within the agency specified standards. It {{has been reported in}} the literature that <b>paralleling</b> several <b>converters,</b> rather than switches, is more reliable in sharing of load. From this perspective, multilevel converters carry lot of weight, as their typical power circuit configuration limits the stress on individual devices to an appreciable extent. Also, they have the advantage of low switching frequency and full utilisation of switching devices, which is essential in high-power applications. These advantages have been utilised in parallel combination with a low-power high-frequency current-controlled APF, such that the higher order harmonics can be eliminated. A new <b>parallel</b> <b>converter</b> topology with a three-level neutral point clamped (NPC) converter and an auxiliary current-controlled VSI has been proposed and control techniques have been developed. Extensive simulation study have been carried out in a SABER simulator for linear and non-linear loads...|$|R
