$date
	Sat Oct 22 21:56:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#354710
b10101 &
b10101 %
1$
b10101 !
1"
#354711
0"
#354714
b1000000 &
b1000000 %
#354718
b100000 &
b100000 %
#354722
b10000 &
b10000 %
#354726
b1000 &
b1000 %
#354730
b100 &
b100 %
#354734
b10 &
b10 %
#354738
b1 &
b1 %
1#
#354742
b0 &
0#
b0 %
0$
#1335102
b10000 &
b10000 %
1$
b10000 !
1"
#1335103
0"
#1335106
b1000 &
b1000 %
#1335110
b100 &
b100 %
#1335114
b10 &
b10 %
#1335118
b1 &
1#
b1 %
#1335122
b0 &
b0 %
0#
0$
#2353021
b1001 !
1"
#2353022
b1001 &
b1001 %
1$
#2353023
0"
#2353026
b11100 &
b11100 %
#2353030
b1110 &
b1110 %
#2353034
b111 &
b111 %
#2353038
b10110 &
b10110 %
#2353042
b1011 &
b1011 %
#2353046
b100010 &
b100010 %
#2353050
b10001 &
b10001 %
#2353054
b110100 &
b110100 %
#2353058
b11010 &
b11010 %
#2353062
b1101 &
b1101 %
#2353066
b101000 &
b101000 %
#2353070
b10100 &
b10100 %
#2353074
b1010 &
b1010 %
#2353078
b101 &
b101 %
#2353082
b10000 &
b10000 %
#2353086
b1000 &
b1000 %
#2353090
b100 &
b100 %
#2353094
b10 &
b10 %
#2353098
b1 &
b1 %
1#
#2353102
b0 &
0#
b0 %
0$
#4500012
