// =============================================================================
// systolic_pe.v  —  Stateless Single-Cycle MAC for Weight-Stationary Arrays
// =============================================================================
//
//  Each clock where en=1:
//      psum_out  <=  psum_in  +  (act_in * weight_in) >> FRAC_BITS
//
//  psum_in is used unconditionally when psum_in_valid=1; otherwise 0 is used.
//  This makes the top-row boundary (psum_in=0, psum_in_valid=0) automatic.
//
//  Parameters
//  ----------
//  FRAC_BITS     : fractional right-shift after multiply (0 = integer)
//  ACCUM_WIDTH   : accumulator / psum width in bits
//  SATURATE      : 1 = saturate on overflow; 0 = wrap
//  ROUND_POLICY  : 0 = floor/truncate, 1 = round-half-up
//
//  Ports
//  -----
//  clk, rst_n        standard
//  en                compute enable; result registered on rising edge
//  weight_in  [7:0]  stationary INT8 weight (held by caller)
//  act_in     [7:0]  streaming INT8 activation (diagonal-skewed by array)
//  psum_in           partial sum from upstream PE (0 at top boundary)
//  psum_in_valid     1 when psum_in carries a valid partial sum
//  psum_out          registered partial sum output
//  out_valid         pulses 1 cycle after en=1
//
// =============================================================================

`timescale 1ns/1ps

module systolic_pe #(
    parameter integer FRAC_BITS    = 0,
    parameter integer ACCUM_WIDTH  = 32,
    parameter integer SATURATE     = 1,
    parameter integer ROUND_POLICY = 1
)(
    input  wire                          clk,
    input  wire                          rst_n,
    input  wire                          en,

    input  wire signed [7:0]             weight_in,
    input  wire signed [7:0]             act_in,

    input  wire signed [ACCUM_WIDTH-1:0] psum_in,
    input  wire                          psum_in_valid,

    output reg  signed [ACCUM_WIDTH-1:0] psum_out,
    output reg                           out_valid
);

    // -------------------------------------------------------------------------
    // Multiply  (8b × 8b → 16b signed)
    // -------------------------------------------------------------------------
    localparam PROD_W = 16;
    wire signed [PROD_W-1:0]      product     = act_in * weight_in;
    wire signed [ACCUM_WIDTH-1:0] prod_wide   =
        {{(ACCUM_WIDTH-PROD_W){product[PROD_W-1]}}, product};

    // -------------------------------------------------------------------------
    // Round + shift
    // -------------------------------------------------------------------------
    wire signed [ACCUM_WIDTH-1:0] round_inc;
    generate
        if (FRAC_BITS == 0) begin : g_no_round
            assign round_inc = {ACCUM_WIDTH{1'b0}};
        end else if (ROUND_POLICY == 0) begin : g_floor
            assign round_inc = {ACCUM_WIDTH{1'b0}};
        end else begin : g_half_up
            // add 0.5 LSB (= 2^(FRAC_BITS-1)) before truncating
            assign round_inc = { {(ACCUM_WIDTH-FRAC_BITS){1'b0}},
                                 1'b1,
                                 {(FRAC_BITS-1){1'b0}} };
        end
    endgenerate

    wire signed [ACCUM_WIDTH-1:0] prod_shifted =
        (prod_wide + round_inc) >>> FRAC_BITS;

    // -------------------------------------------------------------------------
    // Accumulate with incoming partial sum
    // -------------------------------------------------------------------------
    wire signed [ACCUM_WIDTH-1:0] base = psum_in_valid ? psum_in
                                                        : {ACCUM_WIDTH{1'b0}};

    localparam signed [ACCUM_WIDTH-1:0] SAT_MAX = {1'b0, {(ACCUM_WIDTH-1){1'b1}}};
    localparam signed [ACCUM_WIDTH-1:0] SAT_MIN = {1'b1, {(ACCUM_WIDTH-1){1'b0}}};

    wire signed [ACCUM_WIDTH:0] sum_full =
        {base[ACCUM_WIDTH-1], base} +
        {prod_shifted[ACCUM_WIDTH-1], prod_shifted};

    wire ov_pos = ~sum_full[ACCUM_WIDTH] &  sum_full[ACCUM_WIDTH-1];
    wire ov_neg =  sum_full[ACCUM_WIDTH] & ~sum_full[ACCUM_WIDTH-1];

    wire signed [ACCUM_WIDTH-1:0] sum_sat;
    generate
        if (SATURATE) begin : g_sat
            assign sum_sat = ov_pos ? SAT_MAX :
                             ov_neg ? SAT_MIN :
                             sum_full[ACCUM_WIDTH-1:0];
        end else begin : g_wrap
            assign sum_sat = sum_full[ACCUM_WIDTH-1:0];
        end
    endgenerate

    // -------------------------------------------------------------------------
    // Output register
    // -------------------------------------------------------------------------
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            psum_out  <= {ACCUM_WIDTH{1'b0}};
            out_valid <= 1'b0;
        end else if (en) begin
            psum_out  <= sum_sat;
            out_valid <= 1'b1;
        end else begin
            // Hold psum_out so downstream can read stable value; drop valid
            out_valid <= 1'b0;
        end
    end

endmodule