I 000049 55 944           1467588679482 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467588679483 2016.07.03 20:31:19)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 7b7d7d7a7f2c7a6d797e6a202e7d7e7d2e7d7a7d78)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000055 55 812           1467588680412 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467588680413 2016.07.03 20:31:20)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 15131f12464214021040044f401343121713171343)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000059 55 828           1467588680357 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467588680358 2016.07.03 20:31:20)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code e6e0edb5b6b1e7f1e3b3f7bcb3e0b0e1e4e0efe0b3)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000064 55 1359          1467588679776 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467588679777 2016.07.03 20:31:19)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code a4a2a6f3a5f2f3b2a6f4e2fef6a2f2a2f0a2a6a2a0)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000064 55 1356          1467568716331 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467568716332 2016.07.03 14:58:36)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 67676b67653130713534213d356163616260646134)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000053 55 1353          1467588680927 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467588680928 2016.07.03 20:31:20)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 191f4f1e154f4e0f4f1e5f434b1c4f1e1a1f111f18)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000049 55 762           1467588679256 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467588679257 2016.07.03 20:31:19)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code a0a6a0f7a5f6f7b6f2a6e6faf2a6a1a6a4a6f6a7a2)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467588679542 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467588679543 2016.07.03 20:31:19)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code babcbbeeeeecedace8e9fce0e8bcbbbcbebcecbdb8)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000052 55 1718          1467517482308 DualRegFile
(_unit VHDL (dualregfile 0 25(dualregfile 0 41))
	(_version vd0)
	(_time 1467517482309 2016.07.03 00:44:42)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 87d0808885d0d291d7d195ddd381808181818e81d4)
	(_ent
		(_time 1467514540947)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 32(_ent(_in))))
		(_port (_int dadoinb 0 0 33(_ent(_in))))
		(_port (_int enda 0 0 34(_ent(_in))))
		(_port (_int endb 0 0 35(_ent(_in))))
		(_port (_int dadoouta 0 0 36(_ent(_out))))
		(_port (_int dadooutb 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -2 ((_dto i 4 i 0)))))
		(_type (_int ram_type 0 44(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 51(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 51(_arch(_uni))))
		(_sig (_int endb_reg 3 0 52(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 58(_prcs (_simple)(_trgt(7)(8)(9))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(5))(_sens(7)(8))(_mon))))
			(line__76(_arch 2 0 76(_assignment (_trgt(6))(_sens(7)(9))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . DualRegFile 3 -1)
)
I 000049 55 8782          1467588679899 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 60))
	(_version vd0)
	(_time 1467588679900 2016.07.03 20:31:19)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 21272324237771377472367b792777222327242622)
	(_ent
		(_time 1467582433251)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 66(_ent (_in))))
				(_port (_int saida 2 0 67(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 79(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 80(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 84(_ent (_in))))
				(_port (_int dadoinb 4 0 85(_ent (_in))))
				(_port (_int enda 4 0 86(_ent (_in))))
				(_port (_int endb 4 0 87(_ent (_in))))
				(_port (_int reset -1 0 88(_ent (_in))))
				(_port (_int we -1 0 89(_ent (_in))))
				(_port (_int dadoouta 4 0 90(_ent (_out))))
				(_port (_int dadooutb 4 0 91(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 103(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 104(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 106(_ent (_in))))
				(_port (_int ctrlULA -1 0 107(_ent (_in))))
				(_port (_int entrada32bits 5 0 108(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 109(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 110(_ent (_in))))
				(_port (_int entradaPC 5 0 111(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 112(_ent (_in))))
				(_port (_int ex -1 0 113(_ent (_in))))
				(_port (_int m -1 0 114(_ent (_in))))
				(_port (_int wb -1 0 115(_ent (_in))))
				(_port (_int exsaida -1 0 116(_ent (_out))))
				(_port (_int msaida -1 0 117(_ent (_out))))
				(_port (_int saida2016 6 0 118(_ent (_out))))
				(_port (_int saida2521 6 0 119(_ent (_out))))
				(_port (_int saida32bits 5 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 124(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 126(_ent (_out))))
				(_port (_int sctrlULA -1 0 127(_ent (_out))))
				(_port (_int wbsaida -1 0 128(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 96(_ent (_in))))
				(_port (_int S -1 0 97(_ent (_in))))
				(_port (_int O -1 0 98(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 133(_ent (_in))))
				(_port (_int B 7 0 134(_ent (_in))))
				(_port (_int C 7 0 135(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 72(_ent (_in))))
				(_port (_int saida 3 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 155(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 163(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 183(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 212(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 219(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 226(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida2016 0 0 51(_ent(_out))))
		(_port (_int saida2521 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 108(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 109(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 133(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 141(_arch(_uni))))
		(_sig (_int NET51 -1 0 142(_arch(_uni))))
		(_sig (_int NET71 -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 144(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 144(_arch(_uni))))
		(_sig (_int BUS417 8 0 145(_arch(_uni))))
		(_sig (_int BUS439 8 0 146(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 147(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 147(_arch(_uni))))
		(_sig (_int BUS715 9 0 148(_arch(_uni))))
		(_sig (_int C 8 0 149(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment (_trgt(28))(_sens(0)(7)))))
			(line__236(_arch 1 0 236(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(27))(_sens(1)))))
			(line__237(_arch 2 0 237(_assignment (_alias((B)(entradaPC)))(_trgt(30))(_sens(13)))))
			(line__240(_arch 3 0 240(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
I 000049 55 9222          1467591104085 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 62))
	(_version vd0)
	(_time 1467591104086 2016.07.03 21:11:44)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 9c9a9d92cccacc8acb998bc6c49aca9f9f9a999b9f)
	(_ent
		(_time 1467591104070)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 75(_ent (_in))))
				(_port (_int S -1 0 76(_ent (_in))))
				(_port (_int O -1 0 77(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 132(_ent (_in))))
				(_port (_int p1 13 0 133(_ent (_in))))
				(_port (_int p2 13 0 134(_ent (_in))))
				(_port (_int p3 13 0 135(_ent (_in))))
				(_port (_int saida 13 0 136(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 68(_ent (_in))))
				(_port (_int shamt 4 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 123(_ent (_in))))
				(_port (_int e_2521 11 0 124(_ent (_in))))
				(_port (_int s_op0 -1 0 125(_ent (_in))))
				(_port (_int OVF -1 0 126(_ent (_out))))
				(_port (_int saida 11 0 127(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 90(_ent (_in))))
				(_port (_int e2 6 0 91(_ent (_in))))
				(_port (_int op 7 0 92(_ent (_in))))
				(_port (_int saida 6 0 93(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 104(_ent (_in))))
				(_port (_int D2 -1 0 105(_ent (_in))))
				(_port (_int D3 9 0 106(_ent (_in))))
				(_port (_int D4 9 0 107(_ent (_in))))
				(_port (_int D5 10 0 108(_ent (_in))))
				(_port (_int UCctrl -1 0 109(_ent (_in))))
				(_port (_int clock -1 0 110(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 111(_ent (_in))))
				(_port (_int hazardctrl -1 0 112(_ent (_in))))
				(_port (_int Q1 -1 0 113(_ent (_out))))
				(_port (_int Q2 -1 0 114(_ent (_out))))
				(_port (_int Q3 9 0 115(_ent (_out))))
				(_port (_int Q4 9 0 116(_ent (_out))))
				(_port (_int Q5 10 0 117(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 118(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 82(_ent (_in))))
				(_port (_int In2 5 0 83(_ent (_in))))
				(_port (_int S -1 0 84(_ent (_in))))
				(_port (_int O 5 0 85(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 98(_ent (_in))))
				(_port (_int saidaepc 8 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 184(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 191(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 200(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 208(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 227(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 235(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 241(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int shamt 2 0 50(_ent(_in))))
		(_port (_int OVF -1 0 51(_ent(_out))))
		(_port (_int m_out -1 0 52(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 53(_ent(_out))))
		(_port (_int wb_out -1 0 54(_ent(_out))))
		(_port (_int saidaImediato 2 0 55(_ent(_out))))
		(_port (_int saidaMux 0 0 56(_ent(_out))))
		(_port (_int saidaULA 0 0 57(_ent(_out))))
		(_port (_int saidaepc 0 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 82(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 90(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 98(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 123(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 132(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 133(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 142(_arch(_uni))))
		(_sig (_int NET2509 -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 144(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 145(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 145(_arch(_uni))))
		(_sig (_int BUS2843 14 0 146(_arch(_uni))))
		(_sig (_int BUS2954 14 0 147(_arch(_uni))))
		(_sig (_int BUS2989 14 0 148(_arch(_uni))))
		(_sig (_int BUS3024 14 0 149(_arch(_uni))))
		(_sig (_int p1 14 0 150(_arch(_uni))))
		(_sig (_int p2 14 0 151(_arch(_uni))))
		(_sig (_int p3 14 0 152(_arch(_uni))))
		(_sig (_int Q3 14 0 153(_arch(_uni))))
		(_sig (_int Q4 14 0 154(_arch(_uni))))
		(_sig (_int Q5 15 0 155(_arch(_uni))))
		(_prcs
			(line__254(_arch 0 0 254(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(38))(_sens(10)))))
			(line__255(_arch 1 0 255(_assignment (_alias((p1)(gpr2521)))(_trgt(37))(_sens(15)))))
			(line__256(_arch 2 0 256(_assignment (_alias((p3)(muxEstagio5)))(_trgt(39))(_sens(18)))))
			(line__259(_arch 3 0 259(_assignment (_alias((saidaImediato)(Q5)))(_trgt(25))(_sens(42)))))
			(line__260(_arch 4 0 260(_assignment (_alias((saidaMux)(Q4)))(_trgt(26))(_sens(41)))))
			(line__261(_arch 5 0 261(_assignment (_alias((saidaULA)(Q3)))(_trgt(27))(_sens(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000049 55 3044          1467588680468 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467588680469 2016.07.03 20:31:20)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 53555f5153050345545244090b5505505655565450)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000044 55 2180          1467588680180 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467588680181 2016.07.03 20:31:20)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 3a3c353e6b6c6c2c39382a61693c3d3d3a3d383c3d)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
V 000048 55 658           1467568716528 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467568716529 2016.07.03 14:58:36)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 32326f3635646e21326620686a353634663537353a)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000048 55 661           1467588680015 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467588680016 2016.07.03 20:31:20)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 8e88dd81ded8d29d8eda9cd4d6898a8d8c89868d8f)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
V 000049 55 663           1467566378434 mux1bitx
(_unit VHDL (mux1bitx 0 25(mux1bitx 0 33))
	(_version vd0)
	(_time 1467566378435 2016.07.03 14:19:38)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 04500303055258170453165e5c0300030c02500301)
	(_ent
		(_time 1467556595036)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000053 55 752           1467588680710 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467588680711 2016.07.03 20:31:20)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 4d4b484e1c1b115e4e1b55121d481b4e484b4f4b44)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000051 55 625           1467588680125 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467588680126 2016.07.03 20:31:20)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code fcfaafadaaaaa0efffaae4a3acfbadfaf9fbfefaaa)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 955           1467588679334 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467588679335 2016.07.03 20:31:19)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code eee8bebcbeb8b2fdecebfcb4bde8e7e9eae9ede8ba)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000044 55 913           1467588680763 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467588680764 2016.07.03 20:31:20)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 7c7a797c2a2a206f7e7d64232c7a287b797b747f7f)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000044 55 759           1467588680530 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467588680531 2016.07.03 20:31:20)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 9294cf9c95c4ce81969080c8ca9596959194c69597)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
V 000045 55 931           1467568716990 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467568716991 2016.07.03 14:58:36)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code f7f7f2a6f5a1abe4f3f7e5adaff0f3f0f4f1a3f0f2)
	(_ent
		(_time 1467568716988)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000045 55 962           1467588680991 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467588680992 2016.07.03 20:31:20)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 6761616665313b746367753d3f6063606464646131)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000045 55 934           1467588680817 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467588680818 2016.07.03 20:31:20)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code abadaefdfcfdf7b8afabb9f1f3acafaca8a8a8aca3)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000049 55 740           1467568716927 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467568716928 2016.07.03 14:58:36)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code b9b9bcecb5efe5aabdeeabe3e1bebdbeb1bfedbebc)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
V 000054 55 395           1467588679889 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467588679890 2016.07.03 20:31:19)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 11161616194745071442524b491744171416151747)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 694           1467588681044 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467588681045 2016.07.03 20:31:21)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 9691c69995c1c58595c384ccc5909f919291959093)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
V 000044 55 714           1467568717128 bev
(_unit VHDL (regepc 0 4(bev 1 11))
	(_version vd0)
	(_time 1467568717129 2016.07.03 14:58:37)
	(_source (\./../src/reg32bits.vhd\(\./../src/reg32bitsEPC.vhd\)))
	(_parameters tan)
	(_code 8485d48a85d3d79281d594ded68386828182838281)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000044 55 894           1467588679833 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467588679834 2016.07.03 20:31:19)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code d3d4d781d58480c5d785c08886d5d2d5d4d5dad585)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000045 55 2084          1467591180227 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467591180228 2016.07.03 21:13:00)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 090c5e0f055e5a1f0f081a525c0f080f0e0f000f5f)
	(_ent
		(_time 1467591180225)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saidaShamt 1 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12(d_10_6))(12(d_20_16))(12(d_25_21)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000044 55 1337          1467588680869 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467588680870 2016.07.03 20:31:20)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code eaedb9b9bebdb9fcede8f9b1bfecebecedece3ecbc)
	(_ent
		(_time 1467576716202)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000045 55 1119          1467588680296 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467588680297 2016.07.03 20:31:20)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code a8afa2ffa5fffbbeacf9bbf3fdaea9aeafaea1aefe)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000044 55 706           1467588679720 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467588679721 2016.07.03 20:31:19)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 65626165653236726460763e366360636262656366)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000051 55 743           1467588680072 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467588680073 2016.07.03 20:31:20)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code cdcac998cf9acddbcdcfde929ecbcfcbc4cac9cace)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000048 55 781           1467588679666 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467588679667 2016.07.03 20:31:19)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 37303232666037213730276d653433303431613163)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000047 55 4399          1467588679607 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467588679608 2016.07.03 20:31:19)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code f8fff9a8f5aeafeffbf7eda3aafffcfefdfffbfffc)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000049 55 1063          1467588679406 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467588679407 2016.07.03 20:31:19)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 2d2a2d292a7a783a297d6e777d2a282b7e2b2c2a28)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 1622          1467589420458 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 22))
	(_version vd0)
	(_time 1467589420459 2016.07.03 20:43:40)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code e4e6e2b7b5b3b9f2e8e0f5beb1e2e1e2e7e2b2e2b1)
	(_ent
		(_time 1467582688330)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
I 000049 55 8858          1467591228351 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 61))
	(_version vd0)
	(_time 1467591228352 2016.07.03 21:13:48)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code f6a5faa7f3a0a6e0a2f0e1acaef0a0f5f4f0f3f1f5)
	(_ent
		(_time 1467591228349)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 67(_ent (_in))))
				(_port (_int saida 2 0 68(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 80(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 81(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 85(_ent (_in))))
				(_port (_int dadoinb 4 0 86(_ent (_in))))
				(_port (_int enda 4 0 87(_ent (_in))))
				(_port (_int endb 4 0 88(_ent (_in))))
				(_port (_int reset -1 0 89(_ent (_in))))
				(_port (_int we -1 0 90(_ent (_in))))
				(_port (_int dadoouta 4 0 91(_ent (_out))))
				(_port (_int dadooutb 4 0 92(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 104(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 106(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 107(_ent (_in))))
				(_port (_int ctrlULA -1 0 108(_ent (_in))))
				(_port (_int entrada32bits 5 0 109(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 110(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 111(_ent (_in))))
				(_port (_int entradaPC 5 0 112(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 113(_ent (_in))))
				(_port (_int ex -1 0 114(_ent (_in))))
				(_port (_int m -1 0 115(_ent (_in))))
				(_port (_int wb -1 0 116(_ent (_in))))
				(_port (_int exsaida -1 0 117(_ent (_out))))
				(_port (_int msaida -1 0 118(_ent (_out))))
				(_port (_int saida2016 6 0 119(_ent (_out))))
				(_port (_int saida2521 6 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int saidaShamt 6 0 124(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 126(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 127(_ent (_out))))
				(_port (_int sctrlULA -1 0 128(_ent (_out))))
				(_port (_int wbsaida -1 0 129(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 97(_ent (_in))))
				(_port (_int S -1 0 98(_ent (_in))))
				(_port (_int O -1 0 99(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 134(_ent (_in))))
				(_port (_int B 7 0 135(_ent (_in))))
				(_port (_int C 7 0 136(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 73(_ent (_in))))
				(_port (_int saida 3 0 74(_ent (_out))))
			)
		)
	)
	(_inst U1 0 156(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 164(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 184(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 214(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 221(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 228(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida2016 0 0 51(_ent(_out))))
		(_port (_int saida2521 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_port (_int saidaShamt 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 109(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 134(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 142(_arch(_uni))))
		(_sig (_int NET51 -1 0 143(_arch(_uni))))
		(_sig (_int NET71 -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 145(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 145(_arch(_uni))))
		(_sig (_int BUS417 8 0 146(_arch(_uni))))
		(_sig (_int BUS439 8 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 148(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 148(_arch(_uni))))
		(_sig (_int BUS715 9 0 149(_arch(_uni))))
		(_sig (_int C 8 0 150(_arch(_uni))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment (_trgt(29))(_sens(0)(7)))))
			(line__238(_arch 1 0 238(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(28))(_sens(1)))))
			(line__239(_arch 2 0 239(_assignment (_alias((B)(entradaPC)))(_trgt(31))(_sens(13)))))
			(line__242(_arch 3 0 242(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(36)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
V 000049 55 762           1467591233177 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467591233178 2016.07.03 21:13:53)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code d3838481d58584c581d5958981d5d2d5d7d585d4d1)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
V 000044 55 955           1467591233216 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467591233217 2016.07.03 21:13:53)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 0151010605575d120304135b520708060506020755)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
V 000049 55 1063          1467591233241 behavior
(_unit VHDL (ula 0 5(behavior 0 14))
	(_version vd0)
	(_time 1467591233242 2016.07.03 21:13:53)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 11404016434644061541524b411614174217101614)
	(_ent
		(_time 1467582948923)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int OVF -1 0 8(_ent(_out))))
		(_port (_int saida 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{32~downto~0}~13 0 15(_array -1 ((_dto i 32 i 0)))))
		(_sig (_int in1 1 0 15(_arch(_uni))))
		(_sig (_int in2 1 0 16(_arch(_uni))))
		(_sig (_int overflowSum 1 0 17(_arch(_uni))))
		(_prcs
			(ulas(_arch 0 0 19(_prcs (_simple)(_trgt(5)(6)(7)(3)(4))(_sens(0))(_read(5)(6)(7(d_31_0))(7(32))(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
V 000049 55 944           1467591233288 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467591233289 2016.07.03 21:13:53)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 40101742161741564245511b154645461546414643)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
V 000064 55 1388          1467591233326 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467591233327 2016.07.03 21:13:53)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 6f3f3f6f3c3938793d3c29353d696e696b6939686d)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000047 55 4399          1467591233372 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467591233373 2016.07.03 21:13:53)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 9ecfce91cec8c9899d918bc5cc999a989b999d999a)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
V 000048 55 781           1467591233404 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467591233405 2016.07.03 21:13:53)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code bdeceae9bfeabdabbdbaade7efbeb9babebbebbbe9)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
V 000044 55 706           1467591233441 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467591233442 2016.07.03 21:13:53)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code dc8d8a8e8a8b8fcbddd9cf878fdad9dadbdbdcdadf)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000064 55 1359          1467591233491 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467591233492 2016.07.03 21:13:53)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 0b5b5a0d5c5d5c1d095b4d51590d5d0d5f0d090d0f)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000044 55 894           1467591233530 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467591233531 2016.07.03 21:13:53)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code 3a6b6d3f6e6d692c3e6c29616f3c3b3c3d3c333c6c)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467591233575 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467591233576 2016.07.03 21:13:53)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 69383c69693f3d7f6c3a2a33316f3c6f6c6e6d6f3f)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000049 55 8858          1467591233581 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 61))
	(_version vd0)
	(_time 1467591233582 2016.07.03 21:13:53)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 69393968633f397f3d6f7e33316f3f6a6b6f6c6e6a)
	(_ent
		(_time 1467591228348)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 67(_ent (_in))))
				(_port (_int saida 2 0 68(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 80(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 81(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 85(_ent (_in))))
				(_port (_int dadoinb 4 0 86(_ent (_in))))
				(_port (_int enda 4 0 87(_ent (_in))))
				(_port (_int endb 4 0 88(_ent (_in))))
				(_port (_int reset -1 0 89(_ent (_in))))
				(_port (_int we -1 0 90(_ent (_in))))
				(_port (_int dadoouta 4 0 91(_ent (_out))))
				(_port (_int dadooutb 4 0 92(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 104(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 105(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 106(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 107(_ent (_in))))
				(_port (_int ctrlULA -1 0 108(_ent (_in))))
				(_port (_int entrada32bits 5 0 109(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 110(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 111(_ent (_in))))
				(_port (_int entradaPC 5 0 112(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 113(_ent (_in))))
				(_port (_int ex -1 0 114(_ent (_in))))
				(_port (_int m -1 0 115(_ent (_in))))
				(_port (_int wb -1 0 116(_ent (_in))))
				(_port (_int exsaida -1 0 117(_ent (_out))))
				(_port (_int msaida -1 0 118(_ent (_out))))
				(_port (_int saida2016 6 0 119(_ent (_out))))
				(_port (_int saida2521 6 0 120(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 121(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 122(_ent (_out))))
				(_port (_int saidaPC 5 0 123(_ent (_out))))
				(_port (_int saidaShamt 6 0 124(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 125(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 126(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 127(_ent (_out))))
				(_port (_int sctrlULA -1 0 128(_ent (_out))))
				(_port (_int wbsaida -1 0 129(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 97(_ent (_in))))
				(_port (_int S -1 0 98(_ent (_in))))
				(_port (_int O -1 0 99(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 134(_ent (_in))))
				(_port (_int B 7 0 135(_ent (_in))))
				(_port (_int C 7 0 136(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 73(_ent (_in))))
				(_port (_int saida 3 0 74(_ent (_out))))
			)
		)
	)
	(_inst U1 0 156(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 164(_comp gpr)
		(_port
			((dadoina)(dadoina))
			((dadoinb)(dadoinb))
			((enda(4))(entrada(25)))
			((enda(3))(entrada(24)))
			((enda(2))(entrada(23)))
			((enda(1))(entrada(22)))
			((enda(0))(entrada(21)))
			((endb(4))(entrada(20)))
			((endb(3))(entrada(19)))
			((endb(2))(entrada(18)))
			((endb(1))(entrada(17)))
			((endb(0))(entrada(16)))
			((reset)(reset))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 184(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((saidaShamt)(saidaShamt))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saidaShamt)(saidaShamt))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 214(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 221(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 228(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int reset -1 0 38(_ent(_in))))
		(_port (_int we -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 40(_ent(_in))))
		(_port (_int dadoinb 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 42(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 42(_ent(_in))))
		(_port (_int entradaPC 1 0 43(_ent(_in))))
		(_port (_int exsaida -1 0 44(_ent(_out))))
		(_port (_int msaida -1 0 45(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 47(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 48(_ent(_out))))
		(_port (_int sctrlULA -1 0 49(_ent(_out))))
		(_port (_int wbsaida -1 0 50(_ent(_out))))
		(_port (_int saida2016 0 0 51(_ent(_out))))
		(_port (_int saida2521 0 0 52(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 53(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 54(_ent(_out))))
		(_port (_int saidaGPR2521 1 0 55(_ent(_out))))
		(_port (_int saidaPC 1 0 56(_ent(_out))))
		(_port (_int saidaShamt 0 0 57(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 73(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 109(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 110(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 134(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Input4 -1 0 142(_arch(_uni))))
		(_sig (_int NET51 -1 0 143(_arch(_uni))))
		(_sig (_int NET71 -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 145(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 145(_arch(_uni))))
		(_sig (_int BUS417 8 0 146(_arch(_uni))))
		(_sig (_int BUS439 8 0 147(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 148(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 148(_arch(_uni))))
		(_sig (_int BUS715 9 0 149(_arch(_uni))))
		(_sig (_int C 8 0 150(_arch(_uni))))
		(_prcs
			(line__162(_arch 0 0 162(_assignment (_trgt(29))(_sens(0)(7)))))
			(line__238(_arch 1 0 238(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(28))(_sens(1)))))
			(line__239(_arch 2 0 239(_assignment (_alias((B)(entradaPC)))(_trgt(31))(_sens(13)))))
			(line__242(_arch 3 0 242(_assignment (_alias((saidaEstagio2)(C)))(_trgt(23))(_sens(36)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 4 -1)
)
V 000045 55 2084          1467591233623 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467591233624 2016.07.03 21:13:53)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 98c9cf9795cfcb8e9e998bc3cd9e999e9f9e919ece)
	(_ent
		(_time 1467591180224)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saidaShamt 1 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12(d_10_6))(12(d_20_16))(12(d_25_21)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
V 000048 55 661           1467591233665 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467591233666 2016.07.03 21:13:53)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code c797c693c5919bd4c793d59d9fc0c3c4c5c0cfc4c6)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
V 000051 55 743           1467591233694 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467591233695 2016.07.03 21:13:53)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code d68780848681d6c0d6d4c58985d0d4d0dfd1d2d1d5)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
V 000051 55 625           1467591233734 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467591233735 2016.07.03 21:13:53)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 055507020553591606531d5a550254030002070353)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
V 000044 55 2180          1467591233761 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467591233762 2016.07.03 21:13:53)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 24747521207272322726347f772223232423262223)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467591233808 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467591233809 2016.07.03 21:13:53)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 5303005153050345575044090b5505505055565450)
	(_ent
		(_time 1467591233806)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
V 000045 55 1119          1467591233844 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467591233845 2016.07.03 21:13:53)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 7223267375252164762361292774737475747b7424)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
V 000059 55 828           1467591233875 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467591233876 2016.07.03 21:13:53)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 92c2c79dc6c5938597c783c8c794c49590949b94c7)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
V 000055 55 812           1467591233906 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467591233907 2016.07.03 21:13:53)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code b1e1e4e5e6e6b0a6b4e4a0ebe4b7e7b6b3b7b3b7e7)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
V 000049 55 3044          1467591233941 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467591233942 2016.07.03 21:13:53)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code d0808383d38680c6d7d1c78a88d686d3d5d6d5d7d3)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
V 000044 55 759           1467591233988 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467591233989 2016.07.03 21:13:53)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code ffaffdaeaca9a3ecfbfdeda5a7f8fbf8fcf9abf8fa)
	(_ent
		(_time 1467569482675)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
V 000049 55 1622          1467591234024 behavior
(_unit VHDL (unidadecontrole 0 4(behavior 0 22))
	(_version vd0)
	(_time 1467591234025 2016.07.03 21:13:54)
	(_source (\./../src/UnidadeControle.vhd\))
	(_parameters tan)
	(_code 2e292b2a2e797338792b3f747b282b282d2878287b)
	(_ent
		(_time 1467582688330)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 0 0 5(_ent(_in))))
		(_port (_int func 0 0 6(_ent(_in))))
		(_port (_int overflowULA -1 0 7(_ent(_in))))
		(_port (_int wb_m_exCtrl -1 0 8(_ent(_out))))
		(_port (_int orCtrl -1 0 9(_ent(_out))))
		(_port (_int RegEst1 -1 0 10(_ent(_out))))
		(_port (_int ULAEst3Ctrl -1 0 11(_ent(_out))))
		(_port (_int Mux1UCEst3 -1 0 12(_ent(_out))))
		(_port (_int Mux2UCEst3 -1 0 13(_ent(_out))))
		(_port (_int MuxEst3Ctrl -1 0 14(_ent(_out))))
		(_port (_int MuxEst3ulaCtrl -1 0 15(_ent(_out))))
		(_port (_int MuxEst5Ctrl -1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1 ((_dto i 1 i 0)))))
		(_port (_int MuxInicioCtrl 1 0 17(_ent(_out))))
		(_port (_int instrucaoInvalida -1 0 18(_ent(_out))))
		(_prcs
			(ctrl(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686019 514)
		(514)
		(33751555 515)
		(33751554 514)
		(33686019 770)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(33751554 515)
		(50463234 770)
		(33686018 515)
		(33686018 771)
	)
	(_model . behavior 1 -1)
)
V 000049 55 9222          1467591234071 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 62))
	(_version vd0)
	(_time 1467591234072 2016.07.03 21:13:54)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 5d5b585f0a0b0d4b0a584a07055b0b5e5e5b585a5e)
	(_ent
		(_time 1467591234069)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 75(_ent (_in))))
				(_port (_int S -1 0 76(_ent (_in))))
				(_port (_int O -1 0 77(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 132(_ent (_in))))
				(_port (_int p1 13 0 133(_ent (_in))))
				(_port (_int p2 13 0 134(_ent (_in))))
				(_port (_int p3 13 0 135(_ent (_in))))
				(_port (_int saida 13 0 136(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 68(_ent (_in))))
				(_port (_int shamt 4 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 123(_ent (_in))))
				(_port (_int e_2521 11 0 124(_ent (_in))))
				(_port (_int s_op0 -1 0 125(_ent (_in))))
				(_port (_int OVF -1 0 126(_ent (_out))))
				(_port (_int saida 11 0 127(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 90(_ent (_in))))
				(_port (_int e2 6 0 91(_ent (_in))))
				(_port (_int op 7 0 92(_ent (_in))))
				(_port (_int saida 6 0 93(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 104(_ent (_in))))
				(_port (_int D2 -1 0 105(_ent (_in))))
				(_port (_int D3 9 0 106(_ent (_in))))
				(_port (_int D4 9 0 107(_ent (_in))))
				(_port (_int D5 10 0 108(_ent (_in))))
				(_port (_int UCctrl -1 0 109(_ent (_in))))
				(_port (_int clock -1 0 110(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 111(_ent (_in))))
				(_port (_int hazardctrl -1 0 112(_ent (_in))))
				(_port (_int Q1 -1 0 113(_ent (_out))))
				(_port (_int Q2 -1 0 114(_ent (_out))))
				(_port (_int Q3 9 0 115(_ent (_out))))
				(_port (_int Q4 9 0 116(_ent (_out))))
				(_port (_int Q5 10 0 117(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 118(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 82(_ent (_in))))
				(_port (_int In2 5 0 83(_ent (_in))))
				(_port (_int S -1 0 84(_ent (_in))))
				(_port (_int O 5 0 85(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 98(_ent (_in))))
				(_port (_int saidaepc 8 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl2))
			((p1)(gpr2016))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U21 0 184(_comp desloc_shamt)
		(_port
			((entrada)(p1))
			((shamt)(shamt))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
		)
	)
	(_inst U3 0 191(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((OVF)(OVF))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((OVF)(OVF))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 200(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op)(muxctrl4))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 208(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((sctrlMux5)(sctrlMux5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((sctrlMux5)(sctrlMux5))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 227(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 235(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 241(_comp mux5bits3op)
		(_port
			((op)(forwardingCtrl1))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 33(_ent(_in))))
		(_port (_int hazardctrl -1 0 34(_ent(_in))))
		(_port (_int m_ctrl -1 0 35(_ent(_in))))
		(_port (_int m_in -1 0 36(_ent(_in))))
		(_port (_int ula_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_ctrl -1 0 38(_ent(_in))))
		(_port (_int wb_in -1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1 ((_dto i 1 i 0)))))
		(_port (_int forwardingCtrl1 1 0 42(_ent(_in))))
		(_port (_int forwardingCtrl2 1 0 43(_ent(_in))))
		(_port (_int gpr2016 0 0 44(_ent(_in))))
		(_port (_int gpr2521 0 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int muxctrl4 1 0 49(_ent(_in))))
		(_port (_int shamt 2 0 50(_ent(_in))))
		(_port (_int OVF -1 0 51(_ent(_out))))
		(_port (_int m_out -1 0 52(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 53(_ent(_out))))
		(_port (_int wb_out -1 0 54(_ent(_out))))
		(_port (_int saidaImediato 2 0 55(_ent(_out))))
		(_port (_int saidaMux 0 0 56(_ent(_out))))
		(_port (_int saidaULA 0 0 57(_ent(_out))))
		(_port (_int saidaepc 0 0 58(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 69(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 82(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 90(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 92(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 98(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 106(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 123(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 132(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 133(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 142(_arch(_uni))))
		(_sig (_int NET2509 -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 144(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 145(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 145(_arch(_uni))))
		(_sig (_int BUS2843 14 0 146(_arch(_uni))))
		(_sig (_int BUS2954 14 0 147(_arch(_uni))))
		(_sig (_int BUS2989 14 0 148(_arch(_uni))))
		(_sig (_int BUS3024 14 0 149(_arch(_uni))))
		(_sig (_int p1 14 0 150(_arch(_uni))))
		(_sig (_int p2 14 0 151(_arch(_uni))))
		(_sig (_int p3 14 0 152(_arch(_uni))))
		(_sig (_int Q3 14 0 153(_arch(_uni))))
		(_sig (_int Q4 14 0 154(_arch(_uni))))
		(_sig (_int Q5 15 0 155(_arch(_uni))))
		(_prcs
			(line__254(_arch 0 0 254(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(38))(_sens(10)))))
			(line__255(_arch 1 0 255(_assignment (_alias((p1)(gpr2521)))(_trgt(37))(_sens(15)))))
			(line__256(_arch 2 0 256(_assignment (_alias((p3)(muxEstagio5)))(_trgt(39))(_sens(18)))))
			(line__259(_arch 3 0 259(_assignment (_alias((saidaImediato)(Q5)))(_trgt(25))(_sens(42)))))
			(line__260(_arch 4 0 260(_assignment (_alias((saidaMux)(Q4)))(_trgt(26))(_sens(41)))))
			(line__261(_arch 5 0 261(_assignment (_alias((saidaULA)(Q3)))(_trgt(27))(_sens(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
V 000053 55 752           1467591234103 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467591234104 2016.07.03 21:13:54)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 7c7a287c2a2a206f7f2a64232c792a7f797a7e7a75)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
V 000044 55 913           1467591234151 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467591234152 2016.07.03 21:13:54)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code abadfffdfcfdf7b8a9aab3f4fbadffacaeaca3a8a8)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
V 000045 55 934           1467591234178 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467591234179 2016.07.03 21:13:54)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code bbbdefeeecede7a8bfbba9e1e3bcbfbcb8b8b8bcb3)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 1337          1467591234224 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467591234225 2016.07.03 21:13:54)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code e9eeebbae5bebaffeeebfab2bcefe8efeeefe0efbf)
	(_ent
		(_time 1467576716202)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 9(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 10(_ent(_out))))
		(_port (_int D1 -1 0 11(_ent(_in))))
		(_port (_int Q1 -1 0 12(_ent(_out))))
		(_port (_int D2 -1 0 13(_ent(_in))))
		(_port (_int Q2 -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 15(_ent(_in))))
		(_port (_int Q3 0 0 16(_ent(_out))))
		(_port (_int D4 0 0 17(_ent(_in))))
		(_port (_int Q4 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 19(_ent(_in))))
		(_port (_int Q5 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(6)(8)(10)(12)(14))(_sens(0)(1)(2)(5)(7)(9)(11)(13))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000053 55 1353          1467591234256 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467591234257 2016.07.03 21:13:54)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 090f0c0f055f5e1f5f0e4f535b0c5f0e0a0f010f08)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
V 000045 55 962           1467591234303 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467591234304 2016.07.03 21:13:54)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 383e6d3c356e642b3c382a62603f3c3f3b3b3b3e6e)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 694           1467591234344 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467591234345 2016.07.03 21:13:54)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 66616566653135756533743c35606f616261656063)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
