# Errors generated by Wave window user hook hdsAddWaveButtons: can't read "hdsModelSimIsPre56": no such variable
# can't read "hdsModelSimIsPre56": no such variable
#     while executing
# "if {$hdsModelSimIsPre56} {
#       return 0
#    } else {
#       return 1
#    }"
#     (procedure "hdsDoubleClickIsBound" line 6)
#     invoked from within
# "hdsDoubleClickIsBound $treeWidget"
#     (procedure "hdsAddWaveButtons" line 66)
#     invoked from within
# "hdsAddWaveButtons .main_pane.wave.interior.cs.body.pw.wf"
#     ("eval" body line 1)
#     invoked from within
# "eval [concat $p $winname]"//  Questa Sim-64
# //  Version 10.1d win64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L tb_h_dinamic -L h_dinamic -L common -L ip -L xilinxcorelib -do {add log -r *} -l transcript.txt -i -multisource_delay latest -t ns +typdelays -foreign {hdsInit C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll} -pli {"C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll"} tb_h_dinamic.tb_h_dinamic_fast(struct) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# 
# ** Warning: (vopt-3) System call GetVolumeInformation failed.
# 
# No such file or directory. (errno = ENOENT)
# Loading C:/MentorGraphics/HDS_2012.1/resources/downstream/modelsim/ModelSim_64Bit.dll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading common.constants(body)
# Loading work.tb_h_dinamic_fast(struct)#1
# Loading ieee.numeric_std(body)
# Loading h_dinamic.h_dinamic_fast(struct)#1
# Loading common.fifo_read_2bit(rtl)#1
# Loading common.ff(rtl)#1
# Loading common.linear_rd_addr_seq_2bit(fsm)#1
# Loading common.reg(rtl)#1
# Loading common.fifo_write_2bit(rtl)#1
# Loading common.linear_wr_addr_seq_2bit(fsm)#1
# Loading common.ram4x1_alt(rtl)#1
# Loading common.rom1x4(rtl)#1
# Loading h_dinamic.calc_h_dinamic_fast(struct)#1
# Loading common.linear_1x4_addr_cntr_alt(rtl)#1
# Loading common.mult_vect_4x1_seq_fast(struct)#1
# Loading common.reg(rtl)#2
# Loading h_dinamic.mult_vec_4x1_fast(struct)#1
# Loading common.round_mult(struct)#1
# Loading h_dinamic.uc_h_dinamic_fast(struct)#1
# Loading ieee.std_logic_unsigned(body)
# Loading common.fifo_communications(fifo_communications_a)#1
# Loading xilinxcorelib.fifo_generator_v9_1(behavioral)#1
# Loading xilinxcorelib.fifo_generator_v9_1_conv(behavioral)#1
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /tb_h_dinamic_fast/U_1/U0/gconvfifo/inst_conv_fifo
# Loading xilinxcorelib.fifo_generator_v9_1_bhv_ss(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_1/U0/gconvfifo/inst_conv_fifo/gen_ss/fgss/PROG_EMPTY, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_1/U0/PROG_EMPTY.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_1/U0/gconvfifo/inst_conv_fifo/gen_ss/fgss/PROG_FULL, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_1/U0/PROG_FULL.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_1/U0/gconvfifo/inst_conv_fifo/DATA_COUNT, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_1/U0/DATA_COUNT.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_1/U0/gconvfifo/inst_conv_fifo/PROG_FULL, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_1/U0/PROG_FULL.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_1/U0/gconvfifo/inst_conv_fifo/PROG_EMPTY, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_1/U0/PROG_EMPTY.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_2/U0/gconvfifo/inst_conv_fifo/gen_ss/fgss/PROG_EMPTY, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_2/U0/PROG_EMPTY.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_2/U0/gconvfifo/inst_conv_fifo/gen_ss/fgss/PROG_FULL, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_2/U0/PROG_FULL.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_2/U0/gconvfifo/inst_conv_fifo/DATA_COUNT, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_2/U0/DATA_COUNT.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_2/U0/gconvfifo/inst_conv_fifo/PROG_FULL, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_2/U0/PROG_FULL.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /tb_h_dinamic_fast/U_2/U0/gconvfifo/inst_conv_fifo/PROG_EMPTY, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /tb_h_dinamic_fast/U_2/U0/PROG_EMPTY.
# 
# add log -r * 
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_h_dinamic_fast/joderrrrrr/i_calc_h_dinamic_fast/i_mult_vec_fast
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_h_dinamic_fast/joderrrrrr/i_calc_h_dinamic_fast/i_mult_vect_seq_fast
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_h_dinamic_fast/joderrrrrr/i_calc_h_dinamic_fast/i_mult_vec_fast
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_h_dinamic_fast/joderrrrrr/i_calc_h_dinamic_fast/i_mult_vect_seq_fast
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 1  Instance: /tb_h_dinamic_fast/joderrrrrr/i_mem_xp
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 2  Instance: /tb_h_dinamic_fast/joderrrrrr/i_calc_h_dinamic_fast/i_mult_vect_seq_fast
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 2  Instance: /tb_h_dinamic_fast/joderrrrrr/i_calc_h_dinamic_fast/i_mult_vec_fast
do K:/fk_kinsey_06/src/design/tb_h_dinamic/work/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf K:/fk_kinsey_06/src/design/tb_h_dinamic/work/wave.do
