# Connecting-The-Dots-In-RTL-DaybyDay-using_Icarus-verilog_Gtkwave_Yosys-Programming.
####Upholding the RTL journey

**About**

A Digital Book of our Verilog-based RTL designs with testbenches, simulated using Icarus Verilog and GTKWave. This repo upholds the foundational digital logic circuits as part of my VLSI learning journey using open-source tools. 
This repository documents day by day journey learning digital design and Verilog HDL from scratch.
-hcc

## PROGRESSING TO BUILD
 - DAY:1 COMBINATION CIRCUITS.(FOUNDATION)
 - DAY:2 HALF ADDER
 - DAY:3 FULL ADDER
 - DAY:4 2*1 MUX
 - DAY:5 4*1 MUX
 - DAY:6 1BIT-COMPARATOR
 - DAY:7 4BIT-COMPARATOR
 - DAY:8 DECODER 2*4
 - DAY:9 ENCODER4*2
 - DAY:10 2BIT-ALU
 - DAY:11 4BIT-ALU
 - DAY:12 8BIT-ALU
 - DAY:13 RIPPLE CARRY SUBTRACTOR
 - DAY:14 CARRY LOOK AHEAD ADDER
 - DAY:15 4BIT-ADDER-SUBTRACTOR
 - DAY:16 D-LATCH
 - DAY:17 D-FLIP FLOP
 - DAY:18 4BIT-BINARY UP COUNTER
 - DAY 19 UP/DOWN COUNTER
 - DAY:20 RING COUNTER
 - DAY:21 JOHNSON COUNTER
 - DAY:22 BCD COUNTER
 - DAY:23 MOD-N COUNTER
 - DAY:24 CLOCK DIVIDER
 - DAY:25 MEALY FSM
 - DAY:26 MOORE FSM
     
