/home/rounak/Documents/SEM_5/COA/verilog/Verilog Demo/ISE Project/KGP_miniRISC/CPU_FPGA.ngc 1667939642
ipcore_dir/READ_ONLY_MEM.ngc 1667937701
ipcore_dir/READ_WRITE_MEM.ngc 1667937791
OK
