// Seed: 4291149539
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wand id_2
);
  wire id_4;
  always @(1 or negedge 1) begin
    deassign id_2;
  end
  wire id_5 = id_0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    input supply0 id_6,
    output logic id_7
);
  wire id_9;
  initial begin
    disable id_10;
    id_7 <= 1;
  end
  module_0(
      id_3, id_1, id_5
  );
endmodule
