<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf -ucf controller.ucf

</twCmdLine><twDesign>controller.ncd</twDesign><twDesignPath>controller.ncd</twDesignPath><twPCF>controller.pcf</twPCF><twPcfPath>controller.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;</twConstName><twItemCnt>24065</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1623</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.168</twMinPer></twConstHead><twPathRptBanner iPaths="121" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X4Y56.CE), 121 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.165</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>8.053</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>1.663</twLogDel><twRouteDel>6.390</twRouteDel><twTotDel>8.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.342</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>7.876</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>1.663</twLogDel><twRouteDel>6.213</twRouteDel><twTotDel>7.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.510</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>7.719</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.112</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>1.663</twLogDel><twRouteDel>6.056</twRouteDel><twTotDel>7.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="121" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (SLICE_X4Y56.CE), 121 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.185</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>8.033</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>1.643</twLogDel><twRouteDel>6.390</twRouteDel><twTotDel>8.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.362</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>7.856</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>1.643</twLogDel><twRouteDel>6.213</twRouteDel><twTotDel>7.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.530</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>7.699</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.112</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>1.643</twLogDel><twRouteDel>6.056</twRouteDel><twTotDel>7.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="121" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (SLICE_X4Y56.CE), 121 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.186</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twTotPathDel>8.032</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>6.390</twRouteDel><twTotDel>8.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.363</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twTotPathDel>7.855</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>6.213</twRouteDel><twTotDel>7.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.531</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twTotPathDel>7.698</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.112</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>curr_track_FSM_FFd1-In1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.171</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0274</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_Mux_254_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_68_o_Mux_254_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1684_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>6.056</twRouteDel><twTotDel>7.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6 (SLICE_X7Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6</twDest><twTotPathDel>0.337</twTotPathDel><twClkSkew dest = "0.035" src = "0.029">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.139</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL&lt;4&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5 (SLICE_X7Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.338</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.035" src = "0.029">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.132</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL&lt;4&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0 (SLICE_X7Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0</twDest><twTotPathDel>0.345</twTotPathDel><twClkSkew dest = "0.035" src = "0.029">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL&lt;4&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="11.603" period="13.333" constraintValue="13.333" deviceLimit="1.730" freqLimit="578.035" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="RAMRapper/u_memory_interface/c3_mcb_drp_clk"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="12.903" period="13.333" constraintValue="6.666" deviceLimit="0.215" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;4&gt;/SR" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1/SR" locationPin="SLICE_X4Y45.SR" clockNet="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;</twConstName><twItemCnt>17827</twItemCnt><twErrCntSetup>227</twErrCntSetup><twErrCntEndPt>227</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>718</twEndPtCnt><twPathErrCnt>2710</twPathErrCnt><twMinPer>121.503</twMinPer></twConstHead><twPathRptBanner iPaths="176" iCriticalPaths="43" sType="EndPoint">Paths for end point address_23 (SLICE_X13Y82.CE), 176 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.918</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_0</twSrc><twDest BELType="FF">address_23</twDest><twTotPathDel>4.732</twTotPathDel><twClkSkew dest = "1.188" src = "3.445">2.257</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_0</twSrc><twDest BELType='FF'>address_23</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>audio/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>address&lt;23&gt;</twComp><twBEL>address_23</twBEL></twPathDel><twLogDel>2.021</twLogDel><twRouteDel>2.711</twRouteDel><twTotDel>4.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.567</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_4</twSrc><twDest BELType="FF">address_23</twDest><twTotPathDel>4.379</twTotPathDel><twClkSkew dest = "1.188" src = "3.447">2.259</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_4</twSrc><twDest BELType='FF'>address_23</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio/ac/lrck_divider_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>audio/ac/lrck_divider&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>address&lt;23&gt;</twComp><twBEL>address_23</twBEL></twPathDel><twLogDel>2.021</twLogDel><twRouteDel>2.358</twRouteDel><twTotDel>4.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.312</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_6</twSrc><twDest BELType="FF">address_23</twDest><twTotPathDel>4.124</twTotPathDel><twClkSkew dest = "1.188" src = "3.447">2.259</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_6</twSrc><twDest BELType='FF'>address_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio/ac/lrck_divider_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>audio/ac/lrck_divider&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>address&lt;23&gt;</twComp><twBEL>address_23</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>2.308</twRouteDel><twTotDel>4.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="176" iCriticalPaths="43" sType="EndPoint">Paths for end point address_25 (SLICE_X11Y82.CE), 176 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.915</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_0</twSrc><twDest BELType="FF">address_25</twDest><twTotPathDel>4.729</twTotPathDel><twClkSkew dest = "1.188" src = "3.445">2.257</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_0</twSrc><twDest BELType='FF'>address_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>audio/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>address&lt;4&gt;</twComp><twBEL>address_25</twBEL></twPathDel><twLogDel>2.037</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>4.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.564</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_4</twSrc><twDest BELType="FF">address_25</twDest><twTotPathDel>4.376</twTotPathDel><twClkSkew dest = "1.188" src = "3.447">2.259</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_4</twSrc><twDest BELType='FF'>address_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio/ac/lrck_divider_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>audio/ac/lrck_divider&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>address&lt;4&gt;</twComp><twBEL>address_25</twBEL></twPathDel><twLogDel>2.037</twLogDel><twRouteDel>2.339</twRouteDel><twTotDel>4.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.309</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_6</twSrc><twDest BELType="FF">address_25</twDest><twTotPathDel>4.121</twTotPathDel><twClkSkew dest = "1.188" src = "3.447">2.259</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_6</twSrc><twDest BELType='FF'>address_25</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio/ac/lrck_divider_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>audio/ac/lrck_divider&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>address&lt;4&gt;</twComp><twBEL>address_25</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>2.289</twRouteDel><twTotDel>4.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="176" iCriticalPaths="43" sType="EndPoint">Paths for end point address_4 (SLICE_X11Y82.CE), 176 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.891</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_0</twSrc><twDest BELType="FF">address_4</twDest><twTotPathDel>4.705</twTotPathDel><twClkSkew dest = "1.188" src = "3.445">2.257</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_0</twSrc><twDest BELType='FF'>address_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>audio/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>address&lt;4&gt;</twComp><twBEL>address_4</twBEL></twPathDel><twLogDel>2.013</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>4.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.540</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_4</twSrc><twDest BELType="FF">address_4</twDest><twTotPathDel>4.352</twTotPathDel><twClkSkew dest = "1.188" src = "3.447">2.259</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_4</twSrc><twDest BELType='FF'>address_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio/ac/lrck_divider_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>audio/ac/lrck_divider&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>address&lt;4&gt;</twComp><twBEL>address_4</twBEL></twPathDel><twLogDel>2.013</twLogDel><twRouteDel>2.339</twRouteDel><twTotDel>4.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.285</twSlack><twSrc BELType="FF">audio/ac/lrck_divider_6</twSrc><twDest BELType="FF">address_4</twDest><twTotPathDel>4.097</twTotPathDel><twClkSkew dest = "1.188" src = "3.447">2.259</twClkSkew><twDelConst>1.664</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/ac/lrck_divider_6</twSrc><twDest BELType='FF'>address_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2002958.336">clk11</twSrcClk><twPathDel><twSite>SLICE_X8Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio/ac/lrck_divider_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>audio/ac/lrck_divider&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N8</twComp><twBEL>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>audio/ac/sample_end&lt;0&gt;&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>_n1294_inv4</twComp><twBEL>_n1294_inv6_G</twBEL><twBEL>_n1294_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>_n1294_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>_n1294_inv8</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n1294_inv8</twComp><twBEL>_n1294_inv9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>_n1294_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>address&lt;4&gt;</twComp><twBEL>address_4</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>2.289</twRouteDel><twTotDel>4.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2002960.000">clk37</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point force_start (SLICE_X8Y90.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">force_start</twSrc><twDest BELType="FF">force_start</twDest><twTotPathDel>0.426</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>force_start</twSrc><twDest BELType='FF'>force_start</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>force_start</twComp><twBEL>force_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y90.D6</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>force_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>force_start</twComp><twBEL>force_start_glue_set</twBEL><twBEL>force_start</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.036</twRouteDel><twTotDel>0.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk37</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point playback (SLICE_X8Y71.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">playback</twSrc><twDest BELType="FF">playback</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>playback</twSrc><twDest BELType='FF'>playback</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>playback</twComp><twBEL>playback</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>playback</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>playback</twComp><twBEL>state[7]_GND_1_o_Select_219_o1</twBEL><twBEL>playback</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.042</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk37</twDestClk><twPctLog>90.3</twPctLog><twPctRoute>9.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count_14 (SLICE_X1Y89.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">count_14</twSrc><twDest BELType="FF">count_14</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_14</twSrc><twDest BELType='FF'>count_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk37</twSrcClk><twPathDel><twSite>SLICE_X1Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>count&lt;19&gt;</twComp><twBEL>count_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>count&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>count&lt;19&gt;</twComp><twBEL>count_14_glue_set</twBEL><twBEL>count_14</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk37</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="9.075" period="10.000" constraintValue="10.000" deviceLimit="0.925" freqLimit="1081.081" physResource="myclock/pll_base_inst/PLL_ADV/CLKOUT0" logResource="myclock/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="myclock/clkout0"/><twPinLimit anchorID="72" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="16.666" period="26.666" constraintValue="13.333" deviceLimit="5.000" physResource="myclock/pll_base_inst/PLL_ADV/CLKIN1" logResource="myclock/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="myclock/clkin1"/><twPinLimit anchorID="73" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="16.666" period="26.666" constraintValue="13.333" deviceLimit="5.000" physResource="myclock/pll_base_inst/PLL_ADV/CLKIN1" logResource="myclock/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="myclock/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_myclock_clkout3 = PERIOD TIMEGRP &quot;myclock_clkout3&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 0.301886792 HIGH 50%;</twConstName><twItemCnt>4488</twItemCnt><twErrCntSetup>146</twErrCntSetup><twErrCntEndPt>146</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>616</twEndPtCnt><twPathErrCnt>1745</twPathErrCnt><twMinPer>175782.672</twMinPer></twConstHead><twPathRptBanner iPaths="64" iCriticalPaths="32" sType="EndPoint">Paths for end point audio/ae/dat_11 (SLICE_X5Y68.B3), 64 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.989</twSlack><twSrc BELType="FF">medLED</twSrc><twDest BELType="FF">audio/ae/dat_11</twDest><twTotPathDel>3.393</twTotPathDel><twClkSkew dest = "3.257" src = "1.261">-1.996</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>medLED</twSrc><twDest BELType='FF'>audio/ae/dat_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>medLED_OBUF</twComp><twBEL>medLED</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.B3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>medLED_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_lut&lt;2&gt;</twBEL><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y69.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>audio/ae/n0024&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio/ae/dat&lt;11&gt;</twComp><twBEL>audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT31</twBEL><twBEL>audio/ae/dat_11</twBEL></twPathDel><twLogDel>1.447</twLogDel><twRouteDel>1.946</twRouteDel><twTotDel>3.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.928</twSlack><twSrc BELType="FF">medLED</twSrc><twDest BELType="FF">audio/ae/dat_11</twDest><twTotPathDel>3.332</twTotPathDel><twClkSkew dest = "3.257" src = "1.261">-1.996</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>medLED</twSrc><twDest BELType='FF'>audio/ae/dat_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>medLED_OBUF</twComp><twBEL>medLED</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.A3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>medLED_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_lut&lt;1&gt;</twBEL><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y69.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>audio/ae/n0024&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio/ae/dat&lt;11&gt;</twComp><twBEL>audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT31</twBEL><twBEL>audio/ae/dat_11</twBEL></twPathDel><twLogDel>1.446</twLogDel><twRouteDel>1.886</twRouteDel><twTotDel>3.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.873</twSlack><twSrc BELType="FF">medLED</twSrc><twDest BELType="FF">audio/ae/dat_11</twDest><twTotPathDel>3.277</twTotPathDel><twClkSkew dest = "3.257" src = "1.261">-1.996</twClkSkew><twDelConst>0.001</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>medLED</twSrc><twDest BELType='FF'>audio/ae/dat_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>medLED_OBUF</twComp><twBEL>medLED</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>medLED_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_lut&lt;3&gt;</twBEL><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y69.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>audio/ae/n0024&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio/ae/dat&lt;11&gt;</twComp><twBEL>audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT31</twBEL><twBEL>audio/ae/dat_11</twBEL></twPathDel><twLogDel>1.344</twLogDel><twRouteDel>1.933</twRouteDel><twTotDel>3.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="88" iCriticalPaths="44" sType="EndPoint">Paths for end point audio/ae/dat_15 (SLICE_X6Y67.B5), 88 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.870</twSlack><twSrc BELType="FF">medLED</twSrc><twDest BELType="FF">audio/ae/dat_15</twDest><twTotPathDel>3.275</twTotPathDel><twClkSkew dest = "3.258" src = "1.261">-1.997</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>medLED</twSrc><twDest BELType='FF'>audio/ae/dat_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>medLED_OBUF</twComp><twBEL>medLED</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.B3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>medLED_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_lut&lt;2&gt;</twBEL><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y70.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio/ae/n0024&lt;15&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>audio/ae/n0024&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>audio/ae/dat&lt;15&gt;</twComp><twBEL>audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT71</twBEL><twBEL>audio/ae/dat_15</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>1.785</twRouteDel><twTotDel>3.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.809</twSlack><twSrc BELType="FF">medLED</twSrc><twDest BELType="FF">audio/ae/dat_15</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "3.258" src = "1.261">-1.997</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>medLED</twSrc><twDest BELType='FF'>audio/ae/dat_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>medLED_OBUF</twComp><twBEL>medLED</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.A3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>medLED_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_lut&lt;1&gt;</twBEL><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y70.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio/ae/n0024&lt;15&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>audio/ae/n0024&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>audio/ae/dat&lt;15&gt;</twComp><twBEL>audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT71</twBEL><twBEL>audio/ae/dat_15</twBEL></twPathDel><twLogDel>1.489</twLogDel><twRouteDel>1.725</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.754</twSlack><twSrc BELType="FF">medLED</twSrc><twDest BELType="FF">audio/ae/dat_15</twDest><twTotPathDel>3.159</twTotPathDel><twClkSkew dest = "3.258" src = "1.261">-1.997</twClkSkew><twDelConst>0.001</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>medLED</twSrc><twDest BELType='FF'>audio/ae/dat_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>medLED_OBUF</twComp><twBEL>medLED</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>medLED_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_lut&lt;3&gt;</twBEL><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/ae/Mmult_n0024_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y70.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio/ae/n0024&lt;15&gt;</twComp><twBEL>audio/ae/Mmult_n0024_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>audio/ae/n0024&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>audio/ae/dat&lt;15&gt;</twComp><twBEL>audio/ae/Mmux_GND_136_o_last_sample[15]_mux_10_OUT71</twBEL><twBEL>audio/ae/dat_15</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>3.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="88" iCriticalPaths="88" sType="EndPoint">Paths for end point audio/audio_sel_15 (SLICE_X9Y70.D4), 88 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.866</twSlack><twSrc BELType="FF">volume_control_0</twSrc><twDest BELType="FF">audio/audio_sel_15</twDest><twTotPathDel>3.263</twTotPathDel><twClkSkew dest = "3.252" src = "1.263">-1.989</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>volume_control_0</twSrc><twDest BELType='FF'>audio/audio_sel_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X11Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>volume_control&lt;0&gt;</twComp><twBEL>volume_control_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>volume_control&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twComp><twBEL>audio/Mmult_n0018_audio_in&lt;1&gt;_x_volume_control&lt;0&gt;_mand1</twBEL><twBEL>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_out&lt;8&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>audio/n0018&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio/audio_sel&lt;15&gt;</twComp><twBEL>audio/Mmux_audio_output[15]_audio_in[15]_mux_4_OUT71</twBEL><twBEL>audio/audio_sel_15</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>3.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.859</twSlack><twSrc BELType="FF">volume_control_0</twSrc><twDest BELType="FF">audio/audio_sel_15</twDest><twTotPathDel>3.256</twTotPathDel><twClkSkew dest = "3.252" src = "1.263">-1.989</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>volume_control_0</twSrc><twDest BELType='FF'>audio/audio_sel_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X11Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>volume_control&lt;0&gt;</twComp><twBEL>volume_control_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>volume_control&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_lut&lt;1&gt;</twBEL><twBEL>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_out&lt;8&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>audio/n0018&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio/audio_sel&lt;15&gt;</twComp><twBEL>audio/Mmux_audio_output[15]_audio_in[15]_mux_4_OUT71</twBEL><twBEL>audio/audio_sel_15</twBEL></twPathDel><twLogDel>1.505</twLogDel><twRouteDel>1.751</twRouteDel><twTotDel>3.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.789</twSlack><twSrc BELType="FF">medLED</twSrc><twDest BELType="FF">audio/audio_sel_15</twDest><twTotPathDel>3.188</twTotPathDel><twClkSkew dest = "3.252" src = "1.261">-1.991</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.584" fPhaseErr="0.298" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.593</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>medLED</twSrc><twDest BELType='FF'>audio/audio_sel_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="667093.333">clk37</twSrcClk><twPathDel><twSite>SLICE_X8Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>medLED_OBUF</twComp><twBEL>medLED</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>medLED_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_lut&lt;2&gt;</twBEL><twBEL>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio/Mmult_n0018_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_out&lt;8&gt;</twComp><twBEL>audio/Mmult_n0018_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>audio/n0018&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio/audio_sel&lt;15&gt;</twComp><twBEL>audio/Mmux_audio_output[15]_audio_in[15]_mux_4_OUT71</twBEL><twBEL>audio/audio_sel_15</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>1.665</twRouteDel><twTotDel>3.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="667093.334">clk11</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_myclock_clkout3 = PERIOD TIMEGRP &quot;myclock_clkout3&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 0.301886792 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/ac/shift_in_3 (SLICE_X12Y72.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">audio/ac/shift_in_2</twSrc><twDest BELType="FF">audio/ac/shift_in_3</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio/ac/shift_in_2</twSrc><twDest BELType='FF'>audio/ac/shift_in_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.333">clk11</twSrcClk><twPathDel><twSite>SLICE_X12Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>audio/ac/shift_in&lt;6&gt;</twComp><twBEL>audio/ac/shift_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>audio/ac/shift_in&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>audio/ac/shift_in&lt;6&gt;</twComp><twBEL>audio/ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT101</twBEL><twBEL>audio/ac/shift_in_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.333">clk11</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/ac/shift_temp_12 (SLICE_X12Y73.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">audio/ac/shift_temp_12</twSrc><twDest BELType="FF">audio/ac/shift_temp_12</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio/ac/shift_temp_12</twSrc><twDest BELType='FF'>audio/ac/shift_temp_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.333">clk11</twSrcClk><twPathDel><twSite>SLICE_X12Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>audio/ac/shift_temp&lt;12&gt;</twComp><twBEL>audio/ac/shift_temp_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>audio/ac/shift_temp&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>audio/ac/shift_temp&lt;12&gt;</twComp><twBEL>audio/ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT41</twBEL><twBEL>audio/ac/shift_temp_12</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.333">clk11</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/ac/shift_in_14 (SLICE_X13Y71.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">audio/ac/shift_in_13</twSrc><twDest BELType="FF">audio/ac/shift_in_14</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio/ac/shift_in_13</twSrc><twDest BELType='FF'>audio/ac/shift_in_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.333">clk11</twSrcClk><twPathDel><twSite>SLICE_X13Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>audio/ac/shift_in&lt;15&gt;</twComp><twBEL>audio/ac/shift_in_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>audio/ac/shift_in&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>audio/ac/shift_in&lt;15&gt;</twComp><twBEL>audio/ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT61</twBEL><twBEL>audio/ac/shift_in_14</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.063</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.333">clk11</twDestClk><twPctLog>84.9</twPctLog><twPctRoute>15.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_myclock_clkout3 = PERIOD TIMEGRP &quot;myclock_clkout3&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 0.301886792 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Tbcper_I" slack="86.603" period="88.333" constraintValue="88.333" deviceLimit="1.730" freqLimit="578.035" physResource="myclock/clkout4_buf/I0" logResource="myclock/clkout4_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="myclock/clkout3"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="87.903" period="88.333" constraintValue="88.333" deviceLimit="0.430" freqLimit="2325.581" physResource="audio/ac/Mmult_n0044_13/CLK" logResource="audio/ac/Mmult_n0044_16/CK" locationPin="SLICE_X12Y68.CLK" clockNet="clk11"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="87.903" period="88.333" constraintValue="88.333" deviceLimit="0.430" freqLimit="2325.581" physResource="audio/ac/Mmult_n0044_13/CLK" logResource="audio/ac/Mmult_n0044_15/CK" locationPin="SLICE_X12Y68.CLK" clockNet="clk11"/></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_myclock_clkout0 = PERIOD TIMEGRP &quot;myclock_clkout0&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;</twConstName><twItemCnt>30822</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1458</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.930</twMinPer></twConstHead><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point delete_track3 (SLICE_X12Y78.CE), 161 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">delete_track3</twDest><twTotPathDel>9.696</twTotPathDel><twClkSkew dest = "0.505" src = "0.503">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>delete_track3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y34.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>pblaze/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>delete_track2</twComp><twBEL>delete_track3</twBEL></twPathDel><twLogDel>3.086</twLogDel><twRouteDel>6.610</twRouteDel><twTotDel>9.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">delete_track3</twDest><twTotPathDel>9.601</twTotPathDel><twClkSkew dest = "0.505" src = "0.501">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>delete_track3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>delete_track2</twComp><twBEL>delete_track3</twBEL></twPathDel><twLogDel>3.086</twLogDel><twRouteDel>6.515</twRouteDel><twTotDel>9.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">delete_track3</twDest><twTotPathDel>9.593</twTotPathDel><twClkSkew dest = "0.505" src = "0.501">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>delete_track3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pblaze/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>delete_track2</twComp><twBEL>delete_track3</twBEL></twPathDel><twLogDel>3.086</twLogDel><twRouteDel>6.507</twRouteDel><twTotDel>9.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point delete_track2 (SLICE_X12Y78.CE), 161 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">delete_track2</twDest><twTotPathDel>9.696</twTotPathDel><twClkSkew dest = "0.505" src = "0.503">-0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>delete_track2</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y34.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>pblaze/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>delete_track2</twComp><twBEL>delete_track2</twBEL></twPathDel><twLogDel>3.086</twLogDel><twRouteDel>6.610</twRouteDel><twTotDel>9.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">delete_track2</twDest><twTotPathDel>9.601</twTotPathDel><twClkSkew dest = "0.505" src = "0.501">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>delete_track2</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>delete_track2</twComp><twBEL>delete_track2</twBEL></twPathDel><twLogDel>3.086</twLogDel><twRouteDel>6.515</twRouteDel><twTotDel>9.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">delete_track2</twDest><twTotPathDel>9.593</twTotPathDel><twClkSkew dest = "0.505" src = "0.501">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>delete_track2</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pblaze/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>delete_track2</twComp><twBEL>delete_track2</twBEL></twPathDel><twLogDel>3.086</twLogDel><twRouteDel>6.507</twRouteDel><twTotDel>9.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point record_track5 (SLICE_X11Y79.CE), 161 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">record_track5</twDest><twTotPathDel>9.554</twTotPathDel><twClkSkew dest = "0.506" src = "0.503">-0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>record_track5</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y34.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>pblaze/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>record_track4</twComp><twBEL>record_track5</twBEL></twPathDel><twLogDel>3.135</twLogDel><twRouteDel>6.419</twRouteDel><twTotDel>9.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">record_track5</twDest><twTotPathDel>9.459</twTotPathDel><twClkSkew dest = "0.506" src = "0.501">-0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>record_track5</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>record_track4</twComp><twBEL>record_track5</twBEL></twPathDel><twLogDel>3.135</twLogDel><twRouteDel>6.324</twRouteDel><twTotDel>9.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">record_track5</twDest><twTotPathDel>9.451</twTotPathDel><twClkSkew dest = "0.506" src = "0.501">-0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.465" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.236</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>record_track5</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;15&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>pblaze/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>pblaze/pblaze_cpu/lower_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.088</twDelInfo><twComp>pb_port_id&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pause</twComp><twBEL>_n0920_inv23</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>_n0920_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>record_track4</twComp><twBEL>record_track5</twBEL></twPathDel><twLogDel>3.135</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>9.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_myclock_clkout0 = PERIOD TIMEGRP &quot;myclock_clkout0&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point urt/receiver/data_width_loop[1].storage_srl (SLICE_X38Y50.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">urt/receiver/data1_flop</twSrc><twDest BELType="FF">urt/receiver/data_width_loop[1].storage_srl</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>urt/receiver/data1_flop</twSrc><twDest BELType='FF'>urt/receiver/data_width_loop[1].storage_srl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>SLICE_X39Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>urt/receiver/UART_RX6_2</twComp><twBEL>urt/receiver/data1_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>urt/receiver/data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>urt/receiver/UART_RX6_5</twComp><twBEL>urt/receiver/data_width_loop[1].storage_srl</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point urt/receiver/data_width_loop[7].storage_srl (SLICE_X38Y50.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">urt/receiver/data7_flop</twSrc><twDest BELType="FF">urt/receiver/data_width_loop[7].storage_srl</twDest><twTotPathDel>0.254</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>urt/receiver/data7_flop</twSrc><twDest BELType='FF'>urt/receiver/data_width_loop[7].storage_srl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>SLICE_X39Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>urt/receiver/UART_RX6_2</twComp><twBEL>urt/receiver/data7_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>urt/receiver/data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>urt/receiver/UART_RX6_5</twComp><twBEL>urt/receiver/data_width_loop[7].storage_srl</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pblaze/pblaze_cpu/zero_flag_flop (SLICE_X30Y71.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">pblaze/pblaze_cpu/flag_enable_flop</twSrc><twDest BELType="FF">pblaze/pblaze_cpu/zero_flag_flop</twDest><twTotPathDel>0.317</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pblaze/pblaze_cpu/flag_enable_flop</twSrc><twDest BELType='FF'>pblaze/pblaze_cpu/zero_flag_flop</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twSrcClk><twPathDel><twSite>SLICE_X31Y71.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_STROBES</twComp><twBEL>pblaze/pblaze_cpu/flag_enable_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>pblaze/pblaze_cpu/flag_enable</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y71.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_FLAGS</twComp><twBEL>pblaze/pblaze_cpu/zero_flag_flop</twBEL></twPathDel><twLogDel>0.136</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100mhz_pico</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_myclock_clkout0 = PERIOD TIMEGRP &quot;myclock_clkout0&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="pblaze/pblaze_rom/kcpsm6_rom_hh/CLKA" logResource="pblaze/pblaze_rom/kcpsm6_rom_hh/CLKA" locationPin="RAMB16_X2Y38.CLKA" clockNet="clk100mhz_pico"/><twPinLimit anchorID="130" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="pblaze/pblaze_rom/kcpsm6_rom_hl/CLKA" logResource="pblaze/pblaze_rom/kcpsm6_rom_hl/CLKA" locationPin="RAMB16_X2Y36.CLKA" clockNet="clk100mhz_pico"/><twPinLimit anchorID="131" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="pblaze/pblaze_rom/kcpsm6_rom_lh/CLKA" logResource="pblaze/pblaze_rom/kcpsm6_rom_lh/CLKA" locationPin="RAMB16_X2Y40.CLKA" clockNet="clk100mhz_pico"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_myclock_clkout2 = PERIOD TIMEGRP &quot;myclock_clkout2&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 1.33333333 HIGH 50%;</twConstName><twItemCnt>483</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>204</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.537</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/av_config/control/sclk_divider_6 (SLICE_X10Y100.B4), 12 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.463</twSlack><twSrc BELType="FF">audio/av_config/control/sclk_divider_1</twSrc><twDest BELType="FF">audio/av_config/control/sclk_divider_6</twDest><twTotPathDel>3.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/sclk_divider_1</twSrc><twDest BELType='FF'>audio/av_config/control/sclk_divider_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X10Y100.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/sclk_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/midlow&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio/av_config/control/midlow&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_xor&lt;6&gt;11</twBEL><twBEL>audio/av_config/control/sclk_divider_6</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>1.898</twRouteDel><twTotDel>3.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.698</twSlack><twSrc BELType="FF">audio/av_config/control/sclk_divider_2</twSrc><twDest BELType="FF">audio/av_config/control/sclk_divider_6</twDest><twTotPathDel>3.041</twTotPathDel><twClkSkew dest = "0.150" src = "0.159">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/sclk_divider_2</twSrc><twDest BELType='FF'>audio/av_config/control/sclk_divider_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X11Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;4&gt;</twComp><twBEL>audio/av_config/control/sclk_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/midlow&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio/av_config/control/midlow&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_xor&lt;6&gt;11</twBEL><twBEL>audio/av_config/control/sclk_divider_6</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>1.681</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.732</twSlack><twSrc BELType="FF">audio/av_config/control/sclk_divider_3</twSrc><twDest BELType="FF">audio/av_config/control/sclk_divider_6</twDest><twTotPathDel>3.007</twTotPathDel><twClkSkew dest = "0.150" src = "0.159">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/sclk_divider_3</twSrc><twDest BELType='FF'>audio/av_config/control/sclk_divider_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X11Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;4&gt;</twComp><twBEL>audio/av_config/control/sclk_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/midlow&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio/av_config/control/midlow&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_xor&lt;6&gt;11</twBEL><twBEL>audio/av_config/control/sclk_divider_6</twBEL></twPathDel><twLogDel>1.290</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>3.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/av_config/control/sclk_divider_5 (SLICE_X10Y100.B4), 12 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.598</twSlack><twSrc BELType="FF">audio/av_config/control/sclk_divider_1</twSrc><twDest BELType="FF">audio/av_config/control/sclk_divider_5</twDest><twTotPathDel>3.150</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/sclk_divider_1</twSrc><twDest BELType='FF'>audio/av_config/control/sclk_divider_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X10Y100.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/sclk_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/midlow&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio/av_config/control/midlow&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_xor&lt;5&gt;11</twBEL><twBEL>audio/av_config/control/sclk_divider_5</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>1.898</twRouteDel><twTotDel>3.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.833</twSlack><twSrc BELType="FF">audio/av_config/control/sclk_divider_2</twSrc><twDest BELType="FF">audio/av_config/control/sclk_divider_5</twDest><twTotPathDel>2.906</twTotPathDel><twClkSkew dest = "0.150" src = "0.159">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/sclk_divider_2</twSrc><twDest BELType='FF'>audio/av_config/control/sclk_divider_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X11Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;4&gt;</twComp><twBEL>audio/av_config/control/sclk_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/midlow&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio/av_config/control/midlow&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_xor&lt;5&gt;11</twBEL><twBEL>audio/av_config/control/sclk_divider_5</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>1.681</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.867</twSlack><twSrc BELType="FF">audio/av_config/control/sclk_divider_3</twSrc><twDest BELType="FF">audio/av_config/control/sclk_divider_5</twDest><twTotPathDel>2.872</twTotPathDel><twClkSkew dest = "0.150" src = "0.159">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/sclk_divider_3</twSrc><twDest BELType='FF'>audio/av_config/control/sclk_divider_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X11Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;4&gt;</twComp><twBEL>audio/av_config/control/sclk_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/midlow&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio/av_config/control/midlow&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>audio/av_config/control/sclk_divider[6]_PWR_131_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>audio/av_config/control/Mcount_sclk_divider_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>audio/av_config/control/sclk_divider&lt;6&gt;</twComp><twBEL>audio/av_config/control/Mcount_sclk_divider_xor&lt;5&gt;11</twBEL><twBEL>audio/av_config/control/sclk_divider_5</twBEL></twPathDel><twLogDel>1.155</twLogDel><twRouteDel>1.717</twRouteDel><twTotDel>2.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/av_config/lut_index_2 (SLICE_X13Y99.CE), 14 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.669</twSlack><twSrc BELType="FF">audio/av_config/control/acks_0</twSrc><twDest BELType="FF">audio/av_config/lut_index_2</twDest><twTotPathDel>3.068</twTotPathDel><twClkSkew dest = "0.240" src = "0.251">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/acks_0</twSrc><twDest BELType='FF'>audio/av_config/lut_index_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X8Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/av_config/control/acks&lt;0&gt;</twComp><twBEL>audio/av_config/control/acks_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>audio/av_config/control/acks&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio/av_config/control/ack&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>audio/av_config/i2c_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>audio/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>audio/av_config/lut_index&lt;1&gt;</twComp><twBEL>audio/av_config/lut_index_2</twBEL></twPathDel><twLogDel>1.288</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>3.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.852</twSlack><twSrc BELType="FF">audio/av_config/control/acks_2</twSrc><twDest BELType="FF">audio/av_config/lut_index_2</twDest><twTotPathDel>2.883</twTotPathDel><twClkSkew dest = "0.240" src = "0.253">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/acks_2</twSrc><twDest BELType='FF'>audio/av_config/lut_index_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X8Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/av_config/control/acks&lt;2&gt;</twComp><twBEL>audio/av_config/control/acks_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>audio/av_config/control/acks&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio/av_config/control/ack&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>audio/av_config/i2c_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>audio/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>audio/av_config/lut_index&lt;1&gt;</twComp><twBEL>audio/av_config/lut_index_2</twBEL></twPathDel><twLogDel>1.288</twLogDel><twRouteDel>1.595</twRouteDel><twTotDel>2.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.938</twSlack><twSrc BELType="FF">audio/av_config/control/acks_1</twSrc><twDest BELType="FF">audio/av_config/lut_index_2</twDest><twTotPathDel>2.797</twTotPathDel><twClkSkew dest = "0.240" src = "0.253">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.498" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.252</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio/av_config/control/acks_1</twSrc><twDest BELType='FF'>audio/av_config/lut_index_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X8Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio/av_config/control/acks&lt;2&gt;</twComp><twBEL>audio/av_config/control/acks_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>audio/av_config/control/acks&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio/av_config/control/ack&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y98.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>audio/av_config/i2c_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>audio/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>audio/av_config/lut_index&lt;1&gt;</twComp><twBEL>audio/av_config/lut_index_2</twBEL></twPathDel><twLogDel>1.288</twLogDel><twRouteDel>1.509</twRouteDel><twTotDel>2.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_myclock_clkout2 = PERIOD TIMEGRP &quot;myclock_clkout2&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 1.33333333 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/av_config/control/stage_4 (SLICE_X11Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.250</twSlack><twSrc BELType="FF">audio/av_config/i2c_start</twSrc><twDest BELType="FF">audio/av_config/control/stage_4</twDest><twTotPathDel>0.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio/av_config/i2c_start</twSrc><twDest BELType='FF'>audio/av_config/control/stage_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X10Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio/av_config/i2c_start</twComp><twBEL>audio/av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>audio/av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y99.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>audio/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio/av_config/control/stage_4</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/av_config/control/stage_3 (SLICE_X11Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">audio/av_config/i2c_start</twSrc><twDest BELType="FF">audio/av_config/control/stage_3</twDest><twTotPathDel>0.256</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio/av_config/i2c_start</twSrc><twDest BELType='FF'>audio/av_config/control/stage_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X10Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio/av_config/i2c_start</twComp><twBEL>audio/av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>audio/av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y99.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.132</twDelInfo><twComp>audio/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio/av_config/control/stage_3</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio/av_config/control/stage_0 (SLICE_X11Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">audio/av_config/i2c_start</twSrc><twDest BELType="FF">audio/av_config/control/stage_0</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio/av_config/i2c_start</twSrc><twDest BELType='FF'>audio/av_config/control/stage_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X10Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio/av_config/i2c_start</twComp><twBEL>audio/av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>audio/av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y99.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>audio/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio/av_config/control/stage_0</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="157"><twPinLimitBanner>Component Switching Limit Checks: TS_myclock_clkout2 = PERIOD TIMEGRP &quot;myclock_clkout2&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 1.33333333 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="158" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="myclock/clkout3_buf/I0" logResource="myclock/clkout3_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="myclock/clkout2"/><twPinLimit anchorID="159" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="audio/av_config/control/acks&lt;2&gt;/CLK" logResource="audio/av_config/control/acks_1/CK" locationPin="SLICE_X8Y99.CLK" clockNet="clk50"/><twPinLimit anchorID="160" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="audio/av_config/control/acks&lt;2&gt;/CLK" logResource="audio/av_config/control/acks_2/CK" locationPin="SLICE_X8Y99.CLK" clockNet="clk50"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="161"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="19899.925" errors="0" errorRollup="373" items="0" itemsRollup="77685"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="8.168" actualRollup="N/A" errors="0" errorRollup="0" items="24065" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;" type="child" depth="1" requirement="26.667" prefType="period" actual="121.503" actualRollup="53066.467" errors="227" errorRollup="146" items="17827" itemsRollup="35793"/><twConstRollup name="TS_myclock_clkout3" fullName="TS_myclock_clkout3 = PERIOD TIMEGRP &quot;myclock_clkout3&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 0.301886792 HIGH 50%;" type="child" depth="2" requirement="88.333" prefType="period" actual="175782.672" actualRollup="N/A" errors="146" errorRollup="0" items="4488" itemsRollup="0"/><twConstRollup name="TS_myclock_clkout0" fullName="TS_myclock_clkout0 = PERIOD TIMEGRP &quot;myclock_clkout0&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="9.930" actualRollup="N/A" errors="0" errorRollup="0" items="30822" itemsRollup="0"/><twConstRollup name="TS_myclock_clkout2" fullName="TS_myclock_clkout2 = PERIOD TIMEGRP &quot;myclock_clkout2&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 1.33333333 HIGH 50%;" type="child" depth="2" requirement="20.000" prefType="period" actual="3.537" actualRollup="N/A" errors="0" errorRollup="0" items="483" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="162">2</twUnmetConstCnt><twDataSheet anchorID="163" twNameLen="15"><twClk2SUList anchorID="164" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.930</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="165"><twErrCnt>373</twErrCnt><twScore>825616</twScore><twSetupScore>825616</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>77685</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6353</twConnCnt></twConstCov><twStats anchorID="166"><twMinPer>175782.672</twMinPer><twFootnote number="1" /><twMaxFreq>0.006</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Apr 24 16:23:28 2024 </twTimestamp></twFoot><twClientInfo anchorID="167"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 473 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
