[13:56:27.356] <TB2>     INFO: *** Welcome to pxar ***
[13:56:27.356] <TB2>     INFO: *** Today: 2016/04/15
[13:56:27.362] <TB2>     INFO: *** Version: b2a7-dirty
[13:56:27.362] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C15.dat
[13:56:27.363] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:27.363] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//defaultMaskFile.dat
[13:56:27.363] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters_C15.dat
[13:56:27.441] <TB2>     INFO:         clk: 4
[13:56:27.441] <TB2>     INFO:         ctr: 4
[13:56:27.441] <TB2>     INFO:         sda: 19
[13:56:27.441] <TB2>     INFO:         tin: 9
[13:56:27.441] <TB2>     INFO:         level: 15
[13:56:27.441] <TB2>     INFO:         triggerdelay: 0
[13:56:27.441] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:56:27.441] <TB2>     INFO: Log level: DEBUG
[13:56:27.451] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:56:27.459] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:56:27.462] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:56:27.464] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:56:29.020] <TB2>     INFO: DUT info: 
[13:56:29.020] <TB2>     INFO: The DUT currently contains the following objects:
[13:56:29.020] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:56:29.020] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:56:29.020] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:56:29.020] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:56:29.020] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.020] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:56:29.021] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:56:29.022] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:29.023] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:29.025] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31293440
[13:56:29.025] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ceaf90
[13:56:29.025] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1c5f770
[13:56:29.025] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f354dd94010
[13:56:29.025] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3553fff510
[13:56:29.025] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31358976 fPxarMemory = 0x7f354dd94010
[13:56:29.026] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[13:56:29.027] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[13:56:29.027] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:56:29.027] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:56:29.427] <TB2>     INFO: enter 'restricted' command line mode
[13:56:29.427] <TB2>     INFO: enter test to run
[13:56:29.427] <TB2>     INFO:   test: FPIXTest no parameter change
[13:56:29.428] <TB2>     INFO:   running: fpixtest
[13:56:29.428] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:56:29.430] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:56:29.430] <TB2>     INFO: ######################################################################
[13:56:29.431] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:56:29.431] <TB2>     INFO: ######################################################################
[13:56:29.434] <TB2>     INFO: ######################################################################
[13:56:29.434] <TB2>     INFO: PixTestPretest::doTest()
[13:56:29.434] <TB2>     INFO: ######################################################################
[13:56:29.437] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:29.437] <TB2>     INFO:    PixTestPretest::programROC() 
[13:56:29.437] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:47.454] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:56:47.454] <TB2>     INFO: IA differences per ROC:  18.5 18.5 17.7 17.7 17.7 16.1 18.5 18.5 16.9 20.1 19.3 18.5 20.9 20.1 20.1 21.7
[13:56:47.520] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:47.520] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:56:47.520] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:47.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[13:56:47.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[13:56:47.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[13:56:47.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[13:56:48.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.1188 mA
[13:56:48.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  83 Ia 24.7188 mA
[13:56:48.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 23.9188 mA
[13:56:48.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.3188 mA
[13:56:48.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 24.7188 mA
[13:56:48.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  85 Ia 24.7188 mA
[13:56:48.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 23.9188 mA
[13:56:48.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[13:56:48.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 24.7188 mA
[13:56:48.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 24.7188 mA
[13:56:49.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.9188 mA
[13:56:49.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[13:56:49.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[13:56:49.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  85 Ia 23.9188 mA
[13:56:49.440] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.7188 mA
[13:56:49.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  98 Ia 24.7188 mA
[13:56:49.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  95 Ia 23.9188 mA
[13:56:49.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[13:56:49.843] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1188 mA
[13:56:49.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 24.7188 mA
[13:56:50.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 23.9188 mA
[13:56:50.147] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.5188 mA
[13:56:50.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  93 Ia 24.7188 mA
[13:56:50.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  90 Ia 23.9188 mA
[13:56:50.449] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.7188 mA
[13:56:50.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.9188 mA
[13:56:50.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.9188 mA
[13:56:50.753] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[13:56:50.854] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[13:56:50.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 23.9188 mA
[13:56:51.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 25.5188 mA
[13:56:51.157] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  70 Ia 23.9188 mA
[13:56:51.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[13:56:51.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.7188 mA
[13:56:51.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.9188 mA
[13:56:51.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 26.3188 mA
[13:56:51.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  65 Ia 23.1188 mA
[13:56:51.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  70 Ia 24.7188 mA
[13:56:51.866] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  67 Ia 23.9188 mA
[13:56:51.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:56:51.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[13:56:51.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[13:56:51.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[13:56:51.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  85
[13:56:51.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  95
[13:56:51.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:56:51.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[13:56:51.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  90
[13:56:51.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  75
[13:56:51.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:56:51.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[13:56:51.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  70
[13:56:51.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[13:56:51.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  75
[13:56:51.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  67
[13:56:53.724] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[13:56:53.724] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  19.3  19.3  19.3  18.5  18.5  19.3  18.5  19.3  19.3  19.3  19.3  19.3  18.5
[13:56:53.757] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:53.757] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:56:53.757] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:53.892] <TB2>     INFO: Expecting 231680 events.
[13:57:01.986] <TB2>     INFO: 231680 events read in total (7377ms).
[13:57:02.142] <TB2>     INFO: Test took 8382ms.
[13:57:02.342] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 103 and Delta(CalDel) = 65
[13:57:02.346] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 108 and Delta(CalDel) = 60
[13:57:02.349] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 103 and Delta(CalDel) = 62
[13:57:02.353] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 101 and Delta(CalDel) = 57
[13:57:02.356] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 59
[13:57:02.360] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 58
[13:57:02.364] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 76 and Delta(CalDel) = 63
[13:57:02.368] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:57:02.371] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 113 and Delta(CalDel) = 57
[13:57:02.375] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:57:02.378] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 56
[13:57:02.383] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 113 and Delta(CalDel) = 59
[13:57:02.387] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 63
[13:57:02.390] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:57:02.394] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:57:02.398] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 122 and Delta(CalDel) = 61
[13:57:02.439] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:57:02.474] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:02.474] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:57:02.474] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:02.610] <TB2>     INFO: Expecting 231680 events.
[13:57:10.858] <TB2>     INFO: 231680 events read in total (7533ms).
[13:57:10.863] <TB2>     INFO: Test took 8385ms.
[13:57:10.889] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 33
[13:57:11.198] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:57:11.203] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:57:11.207] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28.5
[13:57:11.210] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[13:57:11.214] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[13:57:11.217] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 31.5
[13:57:11.221] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[13:57:11.224] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29
[13:57:11.228] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[13:57:11.231] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29
[13:57:11.235] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[13:57:11.239] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 31.5
[13:57:11.242] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[13:57:11.246] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:57:11.250] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:57:11.285] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:57:11.285] <TB2>     INFO: CalDel:      153   141   141   120   125   133   157   139   114   145   128   115   151   133   143   129
[13:57:11.286] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:57:11.289] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C0.dat
[13:57:11.290] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C1.dat
[13:57:11.290] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C2.dat
[13:57:11.290] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C3.dat
[13:57:11.290] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C4.dat
[13:57:11.290] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C5.dat
[13:57:11.290] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C6.dat
[13:57:11.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C7.dat
[13:57:11.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C8.dat
[13:57:11.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C9.dat
[13:57:11.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C10.dat
[13:57:11.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C11.dat
[13:57:11.291] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C12.dat
[13:57:11.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C13.dat
[13:57:11.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C14.dat
[13:57:11.292] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C15.dat
[13:57:11.292] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:57:11.292] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:57:11.292] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[13:57:11.292] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:57:11.378] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:57:11.378] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:57:11.378] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:57:11.378] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:57:11.381] <TB2>     INFO: ######################################################################
[13:57:11.381] <TB2>     INFO: PixTestTiming::doTest()
[13:57:11.381] <TB2>     INFO: ######################################################################
[13:57:11.381] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:11.381] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:57:11.381] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:11.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:13.277] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:15.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:17.825] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:20.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:22.371] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:24.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:26.917] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:29.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:31.465] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:33.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:36.012] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:38.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:57:40.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:42.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:57:45.104] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:57:46.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:57:48.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:57:49.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:57:51.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:57:52.704] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:57:54.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:57:55.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:57:57.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:57:58.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:00.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:12.707] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:25.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:36.741] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:48.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:59:00.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:59:13.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:59:24.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:59:26.354] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:59:27.874] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:59:29.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:59:30.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:59:32.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:59:33.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:59:35.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:36.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:39.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:40.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:42.313] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:43.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:46.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:47.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:49.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:51.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:53.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:55.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:57.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:00:00.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:00:02.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:00:04.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:00:06.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:00:08.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:00:11.130] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:00:13.403] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:00:15.676] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:00:17.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:00:19.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:00:21.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:00:23.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:00:26.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:00:28.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:00:30.649] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:00:32.923] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:00:35.197] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:00:37.469] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:00:39.743] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:00:42.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:00:44.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:46.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:48.835] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:51.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:53.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:55.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:57.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:01:00.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:01:02.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:01:03.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:01:06.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:01:07.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:01:09.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:01:11.580] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:01:13.853] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:01:15.373] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:01:17.646] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:01:19.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:01:21.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:01:25.026] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:01:27.487] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:01:30.135] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:01:33.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:01:35.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:01:38.645] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:40.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:01:41.687] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:01:43.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:01:44.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:01:46.247] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:01:47.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:01:49.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:01:50.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:53.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:02:05.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:02:17.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:02:30.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:02:31.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:02:33.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:02:45.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:02:47.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:02:49.713] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:02:51.986] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:02:54.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:02:56.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:02:58.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:03:01.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:03:03.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:03:05.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:03:07.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:03:10.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:03:33.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:03:35.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:03:38.100] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:03:40.373] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:03:42.646] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:03:45.304] <TB2>     INFO: TBM Phase Settings: 252
[14:03:45.304] <TB2>     INFO: 400MHz Phase: 7
[14:03:45.304] <TB2>     INFO: 160MHz Phase: 7
[14:03:45.304] <TB2>     INFO: Functional Phase Area: 3
[14:03:45.307] <TB2>     INFO: Test took 393926 ms.
[14:03:45.307] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:03:45.307] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:45.307] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:03:45.307] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:45.307] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:03:48.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:03:51.729] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:03:55.129] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:03:58.530] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:04:01.930] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:04:05.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:04:08.730] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:04:10.250] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:04:11.769] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:04:13.289] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:04:14.809] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:04:16.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:04:17.847] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:04:19.367] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:04:20.886] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:04:22.405] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:04:23.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:04:25.445] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:04:27.719] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:04:29.992] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:04:32.265] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:04:34.539] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:04:36.812] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:04:38.332] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:04:39.851] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:04:41.371] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:04:43.644] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:04:45.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:04:48.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:04:50.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:04:52.739] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:04:54.259] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:04:55.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:04:57.298] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:04:59.571] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:05:01.845] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:05:04.119] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:05:06.392] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:05:08.666] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:05:10.185] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:05:11.705] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:05:13.224] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:05:15.497] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:05:17.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:05:20.044] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:05:22.317] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:05:24.590] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:05:26.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:05:27.630] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:05:29.152] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:05:31.425] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:05:33.697] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:05:35.971] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:05:38.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:05:40.519] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:05:42.038] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:05:43.558] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:05:45.077] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:05:46.597] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:05:48.117] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:05:49.638] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:05:51.158] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:05:52.678] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:05:54.581] <TB2>     INFO: ROC Delay Settings: 228
[14:05:54.581] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:05:54.581] <TB2>     INFO: ROC Port 0 Delay: 4
[14:05:54.581] <TB2>     INFO: ROC Port 1 Delay: 4
[14:05:54.581] <TB2>     INFO: Functional ROC Area: 5
[14:05:54.584] <TB2>     INFO: Test took 129277 ms.
[14:05:54.584] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:05:54.584] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:54.585] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:05:54.585] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:55.723] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 480b 480b 4808 480b 4808 480b 480b 480b e062 c000 a101 8000 4809 4809 4809 4809 4809 4809 4809 4808 e062 c000 
[14:05:55.723] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4808 4808 4808 4808 4809 4808 4808 4808 e022 c000 a102 8040 4809 4809 4809 4808 4809 4809 4808 4808 e022 c000 
[14:05:55.724] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4808 4808 4809 4808 4808 4809 4809 4809 e022 c000 a103 80b1 4808 4808 4808 4808 4808 4808 4808 4809 e022 c000 
[14:05:55.724] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:06:09.802] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:09.802] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:06:23.862] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:23.862] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:06:38.011] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:38.011] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:06:52.104] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:52.104] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:07:06.205] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:06.205] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:07:20.170] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:20.170] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:07:34.168] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:34.168] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:07:48.275] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:48.275] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:08:02.212] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:02.212] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:08:16.228] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:16.611] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:16.624] <TB2>     INFO: Decoding statistics:
[14:08:16.624] <TB2>     INFO:   General information:
[14:08:16.624] <TB2>     INFO: 	 16bit words read:         240000000
[14:08:16.624] <TB2>     INFO: 	 valid events total:       20000000
[14:08:16.624] <TB2>     INFO: 	 empty events:             20000000
[14:08:16.624] <TB2>     INFO: 	 valid events with pixels: 0
[14:08:16.624] <TB2>     INFO: 	 valid pixel hits:         0
[14:08:16.624] <TB2>     INFO:   Event errors: 	           0
[14:08:16.624] <TB2>     INFO: 	 start marker:             0
[14:08:16.624] <TB2>     INFO: 	 stop marker:              0
[14:08:16.624] <TB2>     INFO: 	 overflow:                 0
[14:08:16.624] <TB2>     INFO: 	 invalid 5bit words:       0
[14:08:16.624] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:08:16.624] <TB2>     INFO:   TBM errors: 		           0
[14:08:16.624] <TB2>     INFO: 	 flawed TBM headers:       0
[14:08:16.624] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:08:16.624] <TB2>     INFO: 	 event ID mismatches:      0
[14:08:16.624] <TB2>     INFO:   ROC errors: 		           0
[14:08:16.624] <TB2>     INFO: 	 missing ROC header(s):    0
[14:08:16.624] <TB2>     INFO: 	 misplaced readback start: 0
[14:08:16.624] <TB2>     INFO:   Pixel decoding errors:	   0
[14:08:16.624] <TB2>     INFO: 	 pixel data incomplete:    0
[14:08:16.624] <TB2>     INFO: 	 pixel address:            0
[14:08:16.624] <TB2>     INFO: 	 pulse height fill bit:    0
[14:08:16.624] <TB2>     INFO: 	 buffer corruption:        0
[14:08:16.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:16.624] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:08:16.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:16.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:16.624] <TB2>     INFO:    Read back bit status: 1
[14:08:16.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:16.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:16.624] <TB2>     INFO:    Timings are good!
[14:08:16.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:16.624] <TB2>     INFO: Test took 142040 ms.
[14:08:16.624] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:08:16.625] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:08:16.625] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:16.625] <TB2>     INFO: PixTestTiming::doTest took 665247 ms.
[14:08:16.625] <TB2>     INFO: PixTestTiming::doTest() done
[14:08:16.625] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:08:16.625] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:08:16.625] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:08:16.625] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:08:16.625] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:08:16.626] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:08:16.626] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:08:16.978] <TB2>     INFO: ######################################################################
[14:08:16.978] <TB2>     INFO: PixTestAlive::doTest()
[14:08:16.978] <TB2>     INFO: ######################################################################
[14:08:16.982] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:16.982] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:08:16.982] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:16.983] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:08:17.331] <TB2>     INFO: Expecting 41600 events.
[14:08:21.405] <TB2>     INFO: 41600 events read in total (3359ms).
[14:08:21.406] <TB2>     INFO: Test took 4422ms.
[14:08:21.414] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:21.414] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:08:21.414] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:08:21.788] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:08:21.788] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[14:08:21.788] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[14:08:21.790] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:21.790] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:08:21.790] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:21.792] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:08:22.136] <TB2>     INFO: Expecting 41600 events.
[14:08:25.102] <TB2>     INFO: 41600 events read in total (2252ms).
[14:08:25.103] <TB2>     INFO: Test took 3311ms.
[14:08:25.103] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:25.103] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:08:25.103] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:08:25.104] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:08:25.505] <TB2>     INFO: PixTestAlive::maskTest() done
[14:08:25.505] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:08:25.508] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:25.508] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:08:25.508] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:25.509] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:08:25.857] <TB2>     INFO: Expecting 41600 events.
[14:08:29.973] <TB2>     INFO: 41600 events read in total (3401ms).
[14:08:29.973] <TB2>     INFO: Test took 4464ms.
[14:08:29.981] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:29.981] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:08:29.981] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:08:30.357] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:08:30.358] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:08:30.358] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:08:30.358] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:08:30.369] <TB2>     INFO: ######################################################################
[14:08:30.369] <TB2>     INFO: PixTestTrim::doTest()
[14:08:30.370] <TB2>     INFO: ######################################################################
[14:08:30.372] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:30.372] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:08:30.372] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:30.449] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:08:30.449] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:08:30.462] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:30.462] <TB2>     INFO:     run 1 of 1
[14:08:30.462] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:30.804] <TB2>     INFO: Expecting 5025280 events.
[14:09:15.762] <TB2>     INFO: 1387208 events read in total (44243ms).
[14:10:00.333] <TB2>     INFO: 2760984 events read in total (88814ms).
[14:10:43.414] <TB2>     INFO: 4144176 events read in total (131896ms).
[14:11:11.416] <TB2>     INFO: 5025280 events read in total (159897ms).
[14:11:11.458] <TB2>     INFO: Test took 160996ms.
[14:11:11.519] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:11.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:13.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:14.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:15.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:17.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:18.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:19.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:21.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:22.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:24.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:25.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:26.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:28.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:29.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:31.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:32.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:33.801] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231120896
[14:11:33.804] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2421 minThrLimit = 97.2414 minThrNLimit = 120.706 -> result = 97.2421 -> 97
[14:11:33.804] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9357 minThrLimit = 88.8499 minThrNLimit = 113.636 -> result = 88.9357 -> 88
[14:11:33.805] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.218 minThrLimit = 102.204 minThrNLimit = 130.433 -> result = 102.218 -> 102
[14:11:33.805] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9534 minThrLimit = 93.9464 minThrNLimit = 122.684 -> result = 93.9534 -> 93
[14:11:33.805] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.42 minThrLimit = 101.385 minThrNLimit = 121.79 -> result = 101.42 -> 101
[14:11:33.806] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1984 minThrLimit = 87.103 minThrNLimit = 112.289 -> result = 87.1984 -> 87
[14:11:33.806] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.5626 minThrLimit = 82.5595 minThrNLimit = 107.95 -> result = 82.5626 -> 82
[14:11:33.807] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.47 minThrLimit = 97.465 minThrNLimit = 119.357 -> result = 97.47 -> 97
[14:11:33.807] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3139 minThrLimit = 99.3088 minThrNLimit = 125.912 -> result = 99.3139 -> 99
[14:11:33.807] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5595 minThrLimit = 96.5407 minThrNLimit = 122.348 -> result = 96.5595 -> 96
[14:11:33.808] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0525 minThrLimit = 93.0068 minThrNLimit = 121.511 -> result = 93.0525 -> 93
[14:11:33.808] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.844 minThrLimit = 106.629 minThrNLimit = 133.188 -> result = 106.844 -> 106
[14:11:33.809] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4407 minThrLimit = 96.4013 minThrNLimit = 119.728 -> result = 96.4407 -> 96
[14:11:33.809] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.12 minThrLimit = 103.094 minThrNLimit = 128.416 -> result = 103.12 -> 103
[14:11:33.809] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2051 minThrLimit = 89.1757 minThrNLimit = 110.918 -> result = 89.2051 -> 89
[14:11:33.810] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.554 minThrLimit = 104.54 minThrNLimit = 133.637 -> result = 104.554 -> 104
[14:11:33.810] <TB2>     INFO: ROC 0 VthrComp = 97
[14:11:33.810] <TB2>     INFO: ROC 1 VthrComp = 88
[14:11:33.810] <TB2>     INFO: ROC 2 VthrComp = 102
[14:11:33.810] <TB2>     INFO: ROC 3 VthrComp = 93
[14:11:33.810] <TB2>     INFO: ROC 4 VthrComp = 101
[14:11:33.810] <TB2>     INFO: ROC 5 VthrComp = 87
[14:11:33.810] <TB2>     INFO: ROC 6 VthrComp = 82
[14:11:33.811] <TB2>     INFO: ROC 7 VthrComp = 97
[14:11:33.811] <TB2>     INFO: ROC 8 VthrComp = 99
[14:11:33.811] <TB2>     INFO: ROC 9 VthrComp = 96
[14:11:33.811] <TB2>     INFO: ROC 10 VthrComp = 93
[14:11:33.811] <TB2>     INFO: ROC 11 VthrComp = 106
[14:11:33.811] <TB2>     INFO: ROC 12 VthrComp = 96
[14:11:33.811] <TB2>     INFO: ROC 13 VthrComp = 103
[14:11:33.811] <TB2>     INFO: ROC 14 VthrComp = 89
[14:11:33.811] <TB2>     INFO: ROC 15 VthrComp = 104
[14:11:33.811] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:11:33.811] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:11:33.825] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:33.825] <TB2>     INFO:     run 1 of 1
[14:11:33.825] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:34.169] <TB2>     INFO: Expecting 5025280 events.
[14:12:09.892] <TB2>     INFO: 883616 events read in total (35008ms).
[14:12:45.821] <TB2>     INFO: 1765720 events read in total (70937ms).
[14:13:20.894] <TB2>     INFO: 2647400 events read in total (106010ms).
[14:13:55.017] <TB2>     INFO: 3520408 events read in total (140133ms).
[14:14:29.348] <TB2>     INFO: 4389280 events read in total (174464ms).
[14:14:55.302] <TB2>     INFO: 5025280 events read in total (200418ms).
[14:14:55.372] <TB2>     INFO: Test took 201547ms.
[14:14:55.544] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:55.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:57.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:59.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:00.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:02.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:04.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:05.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:07.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:08.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:10.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:12.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:13.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:15.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:17.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:18.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:20.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:22.087] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298618880
[14:15:22.090] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.7178 for pixel 24/7 mean/min/max = 45.0239/32.1952/57.8527
[14:15:22.090] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.6973 for pixel 4/4 mean/min/max = 46.086/34.396/57.7761
[14:15:22.091] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.8113 for pixel 17/2 mean/min/max = 45.0913/32.3513/57.8312
[14:15:22.091] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2994 for pixel 8/3 mean/min/max = 44.7343/33.0679/56.4007
[14:15:22.091] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.0685 for pixel 21/76 mean/min/max = 43.4336/31.703/55.1643
[14:15:22.092] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.3189 for pixel 15/11 mean/min/max = 43.8393/32.1322/55.5464
[14:15:22.092] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.113 for pixel 0/76 mean/min/max = 43.584/33.0068/54.1612
[14:15:22.092] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.4199 for pixel 39/19 mean/min/max = 44.2996/32.1558/56.4434
[14:15:22.093] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.0642 for pixel 0/55 mean/min/max = 45.4084/31.541/59.2757
[14:15:22.093] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.6601 for pixel 16/3 mean/min/max = 44.0784/32.5932/55.5635
[14:15:22.093] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.3353 for pixel 20/19 mean/min/max = 43.7269/33.0853/54.3684
[14:15:22.094] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7872 for pixel 20/79 mean/min/max = 46.5722/35.1832/57.9612
[14:15:22.094] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.7575 for pixel 4/7 mean/min/max = 45.0067/32.2054/57.808
[14:15:22.094] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.9563 for pixel 19/4 mean/min/max = 43.8339/31.765/55.9028
[14:15:22.095] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.3867 for pixel 0/3 mean/min/max = 45.2008/33.7486/56.653
[14:15:22.095] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.9943 for pixel 2/4 mean/min/max = 45.9297/34.8624/56.997
[14:15:22.095] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:15:22.228] <TB2>     INFO: Expecting 411648 events.
[14:15:29.916] <TB2>     INFO: 411648 events read in total (6973ms).
[14:15:29.923] <TB2>     INFO: Expecting 411648 events.
[14:15:37.656] <TB2>     INFO: 411648 events read in total (7064ms).
[14:15:37.665] <TB2>     INFO: Expecting 411648 events.
[14:15:45.399] <TB2>     INFO: 411648 events read in total (7069ms).
[14:15:45.411] <TB2>     INFO: Expecting 411648 events.
[14:15:53.111] <TB2>     INFO: 411648 events read in total (7043ms).
[14:15:53.126] <TB2>     INFO: Expecting 411648 events.
[14:16:00.708] <TB2>     INFO: 411648 events read in total (6916ms).
[14:16:00.726] <TB2>     INFO: Expecting 411648 events.
[14:16:08.436] <TB2>     INFO: 411648 events read in total (7050ms).
[14:16:08.456] <TB2>     INFO: Expecting 411648 events.
[14:16:16.091] <TB2>     INFO: 411648 events read in total (6988ms).
[14:16:16.113] <TB2>     INFO: Expecting 411648 events.
[14:16:23.768] <TB2>     INFO: 411648 events read in total (6999ms).
[14:16:23.794] <TB2>     INFO: Expecting 411648 events.
[14:16:31.492] <TB2>     INFO: 411648 events read in total (7051ms).
[14:16:31.518] <TB2>     INFO: Expecting 411648 events.
[14:16:39.163] <TB2>     INFO: 411648 events read in total (6997ms).
[14:16:39.193] <TB2>     INFO: Expecting 411648 events.
[14:16:46.941] <TB2>     INFO: 411648 events read in total (7105ms).
[14:16:46.974] <TB2>     INFO: Expecting 411648 events.
[14:16:54.635] <TB2>     INFO: 411648 events read in total (7025ms).
[14:16:54.670] <TB2>     INFO: Expecting 411648 events.
[14:17:02.377] <TB2>     INFO: 411648 events read in total (7068ms).
[14:17:02.417] <TB2>     INFO: Expecting 411648 events.
[14:17:10.094] <TB2>     INFO: 411648 events read in total (7046ms).
[14:17:10.133] <TB2>     INFO: Expecting 411648 events.
[14:17:17.742] <TB2>     INFO: 411648 events read in total (6977ms).
[14:17:17.785] <TB2>     INFO: Expecting 411648 events.
[14:17:25.564] <TB2>     INFO: 411648 events read in total (7147ms).
[14:17:25.619] <TB2>     INFO: Test took 123524ms.
[14:17:26.121] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1719 < 35 for itrim = 103; old thr = 34.3705 ... break
[14:17:26.161] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0799 < 35 for itrim = 102; old thr = 34.7767 ... break
[14:17:26.203] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3483 < 35 for itrim = 111; old thr = 34.3864 ... break
[14:17:26.251] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0902 < 35 for itrim = 115; old thr = 34.8874 ... break
[14:17:26.282] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2842 < 35 for itrim = 91; old thr = 34.0648 ... break
[14:17:26.327] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2686 < 35 for itrim = 112; old thr = 33.4787 ... break
[14:17:26.361] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1312 < 35 for itrim = 90; old thr = 34.3872 ... break
[14:17:26.399] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7999 < 35 for itrim+1 = 96; old thr = 34.6514 ... break
[14:17:26.435] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0418 < 35 for itrim = 104; old thr = 34.6041 ... break
[14:17:26.479] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1794 < 35 for itrim = 101; old thr = 34.0484 ... break
[14:17:26.525] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0583 < 35 for itrim = 105; old thr = 34.1436 ... break
[14:17:26.559] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0307 < 35 for itrim = 102; old thr = 34.278 ... break
[14:17:26.599] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5357 < 35 for itrim+1 = 107; old thr = 34.8949 ... break
[14:17:26.640] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1488 < 35 for itrim+1 = 110; old thr = 34.9554 ... break
[14:17:26.675] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4935 < 35 for itrim+1 = 104; old thr = 34.7641 ... break
[14:17:26.715] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2843 < 35 for itrim = 109; old thr = 34.6318 ... break
[14:17:26.792] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:17:26.803] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:26.803] <TB2>     INFO:     run 1 of 1
[14:17:26.803] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:27.154] <TB2>     INFO: Expecting 5025280 events.
[14:18:03.030] <TB2>     INFO: 869976 events read in total (35161ms).
[14:18:38.344] <TB2>     INFO: 1738792 events read in total (70475ms).
[14:19:13.577] <TB2>     INFO: 2606968 events read in total (105708ms).
[14:19:48.316] <TB2>     INFO: 3465632 events read in total (140447ms).
[14:20:23.122] <TB2>     INFO: 4320312 events read in total (175253ms).
[14:20:52.177] <TB2>     INFO: 5025280 events read in total (204308ms).
[14:20:52.257] <TB2>     INFO: Test took 205454ms.
[14:20:52.489] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:52.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:54.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:56.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:57.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:59.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:01.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:02.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:04.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:05.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:07.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:08.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:10.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:11.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:13.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:15.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:16.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:18.226] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276164608
[14:21:18.228] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.828556 .. 50.087337
[14:21:18.304] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:21:18.314] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:18.314] <TB2>     INFO:     run 1 of 1
[14:21:18.314] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:18.657] <TB2>     INFO: Expecting 2030080 events.
[14:21:59.457] <TB2>     INFO: 1159392 events read in total (40085ms).
[14:22:29.002] <TB2>     INFO: 2030080 events read in total (70630ms).
[14:22:30.028] <TB2>     INFO: Test took 71714ms.
[14:22:30.070] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:30.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:31.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:32.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:33.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:34.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:35.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:36.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:37.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:38.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:39.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:40.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:41.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:42.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:43.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:44.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:45.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:46.161] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253722624
[14:22:46.242] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.821233 .. 46.314816
[14:22:46.319] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:22:46.329] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:46.330] <TB2>     INFO:     run 1 of 1
[14:22:46.330] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:46.672] <TB2>     INFO: Expecting 1664000 events.
[14:23:26.946] <TB2>     INFO: 1138400 events read in total (39559ms).
[14:23:45.720] <TB2>     INFO: 1664000 events read in total (58333ms).
[14:23:45.734] <TB2>     INFO: Test took 59404ms.
[14:23:45.768] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:45.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:46.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:47.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:48.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:49.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:50.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:51.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:52.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:53.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:54.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:55.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:56.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:57.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:58.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:59.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:00.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:01.509] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301584384
[14:24:01.590] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.440943 .. 43.326826
[14:24:01.665] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:24:01.676] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:01.677] <TB2>     INFO:     run 1 of 1
[14:24:01.677] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:02.020] <TB2>     INFO: Expecting 1431040 events.
[14:24:42.370] <TB2>     INFO: 1138960 events read in total (39634ms).
[14:24:53.125] <TB2>     INFO: 1431040 events read in total (50389ms).
[14:24:53.138] <TB2>     INFO: Test took 51461ms.
[14:24:53.168] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:53.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:54.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:55.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:56.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:57.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:57.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:58.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:59.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:00.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:01.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:02.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:03.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:04.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:05.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:06.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:07.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:08.514] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276762624
[14:25:08.602] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.103327 .. 43.326826
[14:25:08.676] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:25:08.686] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:08.686] <TB2>     INFO:     run 1 of 1
[14:25:08.687] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:09.032] <TB2>     INFO: Expecting 1297920 events.
[14:25:48.742] <TB2>     INFO: 1100256 events read in total (38995ms).
[14:25:56.217] <TB2>     INFO: 1297920 events read in total (46470ms).
[14:25:56.229] <TB2>     INFO: Test took 47543ms.
[14:25:56.260] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:56.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:57.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:58.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:59.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:00.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:01.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:02.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:03.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:04.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:05.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:06.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:07.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:08.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:09.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:10.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:11.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:12.335] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350748672
[14:26:12.425] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:26:12.425] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:26:12.436] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:12.436] <TB2>     INFO:     run 1 of 1
[14:26:12.436] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:12.790] <TB2>     INFO: Expecting 1364480 events.
[14:26:53.064] <TB2>     INFO: 1074432 events read in total (39559ms).
[14:27:04.037] <TB2>     INFO: 1364480 events read in total (50532ms).
[14:27:04.050] <TB2>     INFO: Test took 51614ms.
[14:27:04.083] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:04.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:05.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:06.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:07.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:08.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:08.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:09.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:10.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:11.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:12.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:13.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:14.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:15.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:16.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:17.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:18.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:19.628] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358727680
[14:27:19.663] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C0.dat
[14:27:19.663] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C1.dat
[14:27:19.663] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C2.dat
[14:27:19.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C3.dat
[14:27:19.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C4.dat
[14:27:19.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C5.dat
[14:27:19.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C6.dat
[14:27:19.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C7.dat
[14:27:19.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C8.dat
[14:27:19.664] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C9.dat
[14:27:19.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C10.dat
[14:27:19.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C11.dat
[14:27:19.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C12.dat
[14:27:19.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C13.dat
[14:27:19.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C14.dat
[14:27:19.665] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C15.dat
[14:27:19.665] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C0.dat
[14:27:19.674] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C1.dat
[14:27:19.681] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C2.dat
[14:27:19.688] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C3.dat
[14:27:19.695] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C4.dat
[14:27:19.701] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C5.dat
[14:27:19.708] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C6.dat
[14:27:19.715] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C7.dat
[14:27:19.721] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C8.dat
[14:27:19.728] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C9.dat
[14:27:19.735] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C10.dat
[14:27:19.742] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C11.dat
[14:27:19.749] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C12.dat
[14:27:19.755] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C13.dat
[14:27:19.762] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C14.dat
[14:27:19.769] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C15.dat
[14:27:19.776] <TB2>     INFO: PixTestTrim::trimTest() done
[14:27:19.776] <TB2>     INFO: vtrim:     103 102 111 115  91 112  90  96 104 101 105 102 107 110 104 109 
[14:27:19.776] <TB2>     INFO: vthrcomp:   97  88 102  93 101  87  82  97  99  96  93 106  96 103  89 104 
[14:27:19.776] <TB2>     INFO: vcal mean:  34.96  34.97  34.93  34.94  34.91  34.97  34.92  34.92  34.94  34.97  34.97  34.99  34.98  34.97  35.02  34.96 
[14:27:19.776] <TB2>     INFO: vcal RMS:    0.86   0.78   0.83   0.77   1.03   0.78   0.75   0.81   0.87   0.79   0.77   0.84   0.81   0.87   0.75   0.77 
[14:27:19.776] <TB2>     INFO: bits mean:   9.71   8.80   9.49   9.58  10.33  10.36   9.74   9.81   8.96   9.82  10.20   8.23   9.29   9.87   8.66   9.05 
[14:27:19.776] <TB2>     INFO: bits RMS:    2.67   2.68   2.75   2.61   2.48   2.43   2.54   2.65   3.08   2.63   2.34   2.76   2.82   2.67   2.91   2.51 
[14:27:19.786] <TB2>     INFO:    ----------------------------------------------------------------------
[14:27:19.786] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:27:19.786] <TB2>     INFO:    ----------------------------------------------------------------------
[14:27:19.788] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:27:19.788] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:27:19.799] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:19.799] <TB2>     INFO:     run 1 of 1
[14:27:19.800] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:20.144] <TB2>     INFO: Expecting 4160000 events.
[14:28:06.702] <TB2>     INFO: 1132550 events read in total (45843ms).
[14:28:54.868] <TB2>     INFO: 2255260 events read in total (94009ms).
[14:29:40.269] <TB2>     INFO: 3364970 events read in total (139410ms).
[14:30:12.902] <TB2>     INFO: 4160000 events read in total (172043ms).
[14:30:12.957] <TB2>     INFO: Test took 173157ms.
[14:30:13.081] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:13.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:15.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:17.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:18.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:20.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:22.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:24.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:26.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:28.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:30.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:32.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:34.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:35.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:37.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:39.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:41.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:43.371] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347320320
[14:30:43.371] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:30:43.444] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:30:43.444] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:30:43.455] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:43.455] <TB2>     INFO:     run 1 of 1
[14:30:43.455] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:43.804] <TB2>     INFO: Expecting 3432000 events.
[14:31:33.915] <TB2>     INFO: 1199485 events read in total (49396ms).
[14:32:20.613] <TB2>     INFO: 2380745 events read in total (96094ms).
[14:33:02.958] <TB2>     INFO: 3432000 events read in total (138439ms).
[14:33:03.009] <TB2>     INFO: Test took 139555ms.
[14:33:03.104] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:03.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:05.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:06.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:08.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:10.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:12.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:13.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:15.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:17.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:19.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:20.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:22.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:24.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:26.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:27.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:29.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:31.253] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375988224
[14:33:31.254] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:33:31.329] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:33:31.329] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:33:31.339] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:31.339] <TB2>     INFO:     run 1 of 1
[14:33:31.339] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:31.686] <TB2>     INFO: Expecting 3203200 events.
[14:34:23.279] <TB2>     INFO: 1250930 events read in total (50879ms).
[14:35:11.557] <TB2>     INFO: 2477900 events read in total (99157ms).
[14:35:40.258] <TB2>     INFO: 3203200 events read in total (127858ms).
[14:35:40.295] <TB2>     INFO: Test took 128957ms.
[14:35:40.370] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:40.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:42.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:43.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:45.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:46.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:48.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:50.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:51.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:53.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:54.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:56.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:58.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:59.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:01.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:02.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:04.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:06.165] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375988224
[14:36:06.166] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:36:06.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:36:06.239] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:36:06.249] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:06.249] <TB2>     INFO:     run 1 of 1
[14:36:06.249] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:06.592] <TB2>     INFO: Expecting 3224000 events.
[14:36:57.840] <TB2>     INFO: 1246000 events read in total (50534ms).
[14:37:45.750] <TB2>     INFO: 2468140 events read in total (98444ms).
[14:38:15.558] <TB2>     INFO: 3224000 events read in total (128253ms).
[14:38:15.596] <TB2>     INFO: Test took 129348ms.
[14:38:15.671] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:15.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:17.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:19.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:20.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:22.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:23.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:25.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:27.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:28.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:30.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:31.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:33.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:35.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:36.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:38.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:40.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:41.579] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375988224
[14:38:41.580] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:38:41.655] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:38:41.655] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:38:41.666] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:41.666] <TB2>     INFO:     run 1 of 1
[14:38:41.666] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:42.009] <TB2>     INFO: Expecting 3203200 events.
[14:39:32.846] <TB2>     INFO: 1250770 events read in total (50123ms).
[14:40:21.294] <TB2>     INFO: 2477470 events read in total (98572ms).
[14:40:50.135] <TB2>     INFO: 3203200 events read in total (127412ms).
[14:40:50.172] <TB2>     INFO: Test took 128506ms.
[14:40:50.246] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:50.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:51.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:53.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:55.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:56.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:58.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:59.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:01.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:03.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:04.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:06.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:07.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:09.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:11.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:12.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:14.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:15.859] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375988224
[14:41:15.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.63302, thr difference RMS: 1.68124
[14:41:15.860] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.01735, thr difference RMS: 1.35996
[14:41:15.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.86576, thr difference RMS: 1.85761
[14:41:15.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.9438, thr difference RMS: 1.48695
[14:41:15.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.0085, thr difference RMS: 1.79167
[14:41:15.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.55259, thr difference RMS: 1.29449
[14:41:15.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.49066, thr difference RMS: 1.22681
[14:41:15.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.72961, thr difference RMS: 1.75604
[14:41:15.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.01926, thr difference RMS: 1.81552
[14:41:15.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.49066, thr difference RMS: 1.63961
[14:41:15.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.96474, thr difference RMS: 1.3239
[14:41:15.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.77639, thr difference RMS: 1.31991
[14:41:15.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.82745, thr difference RMS: 1.49857
[14:41:15.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.63427, thr difference RMS: 1.6454
[14:41:15.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.12082, thr difference RMS: 1.4121
[14:41:15.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.9107, thr difference RMS: 1.59741
[14:41:15.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.60449, thr difference RMS: 1.67863
[14:41:15.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.00374, thr difference RMS: 1.36196
[14:41:15.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.73873, thr difference RMS: 1.84067
[14:41:15.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.81829, thr difference RMS: 1.4979
[14:41:15.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.0011, thr difference RMS: 1.80204
[14:41:15.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.43334, thr difference RMS: 1.30553
[14:41:15.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.5112, thr difference RMS: 1.21619
[14:41:15.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.71934, thr difference RMS: 1.75655
[14:41:15.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.99445, thr difference RMS: 1.83033
[14:41:15.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.44093, thr difference RMS: 1.62033
[14:41:15.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.94695, thr difference RMS: 1.29276
[14:41:15.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.83455, thr difference RMS: 1.29438
[14:41:15.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.77246, thr difference RMS: 1.50266
[14:41:15.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.59418, thr difference RMS: 1.64144
[14:41:15.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.88288, thr difference RMS: 1.39398
[14:41:15.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.86741, thr difference RMS: 1.60407
[14:41:15.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.70196, thr difference RMS: 1.66615
[14:41:15.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.04683, thr difference RMS: 1.35207
[14:41:15.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.64532, thr difference RMS: 1.82757
[14:41:15.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.80461, thr difference RMS: 1.48664
[14:41:15.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.1024, thr difference RMS: 1.80193
[14:41:15.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.44235, thr difference RMS: 1.28198
[14:41:15.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.53754, thr difference RMS: 1.21094
[14:41:15.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.63093, thr difference RMS: 1.74424
[14:41:15.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.01302, thr difference RMS: 1.84724
[14:41:15.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.49847, thr difference RMS: 1.6207
[14:41:15.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.98709, thr difference RMS: 1.29762
[14:41:15.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.9696, thr difference RMS: 1.28863
[14:41:15.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.82153, thr difference RMS: 1.50921
[14:41:15.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.58203, thr difference RMS: 1.63434
[14:41:15.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.78495, thr difference RMS: 1.4066
[14:41:15.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.89356, thr difference RMS: 1.59108
[14:41:15.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.76802, thr difference RMS: 1.66896
[14:41:15.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.0764, thr difference RMS: 1.34223
[14:41:15.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.61061, thr difference RMS: 1.79854
[14:41:15.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.80417, thr difference RMS: 1.48089
[14:41:15.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.0834, thr difference RMS: 1.79226
[14:41:15.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.42137, thr difference RMS: 1.2911
[14:41:15.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.64373, thr difference RMS: 1.19869
[14:41:15.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.69875, thr difference RMS: 1.74211
[14:41:15.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.97288, thr difference RMS: 1.86056
[14:41:15.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.49425, thr difference RMS: 1.60555
[14:41:15.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.04408, thr difference RMS: 1.29314
[14:41:15.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.143, thr difference RMS: 1.31067
[14:41:15.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.86944, thr difference RMS: 1.51484
[14:41:15.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.76631, thr difference RMS: 1.65755
[14:41:15.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.75214, thr difference RMS: 1.40895
[14:41:15.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.004, thr difference RMS: 1.60129
[14:41:15.981] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:41:15.984] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1965 seconds
[14:41:15.984] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:41:16.691] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:41:16.691] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:41:16.694] <TB2>     INFO: ######################################################################
[14:41:16.694] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:41:16.694] <TB2>     INFO: ######################################################################
[14:41:16.694] <TB2>     INFO:    ----------------------------------------------------------------------
[14:41:16.694] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:41:16.694] <TB2>     INFO:    ----------------------------------------------------------------------
[14:41:16.694] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:41:16.705] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:41:16.705] <TB2>     INFO:     run 1 of 1
[14:41:16.705] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:17.048] <TB2>     INFO: Expecting 59072000 events.
[14:41:46.451] <TB2>     INFO: 1073000 events read in total (28688ms).
[14:42:15.019] <TB2>     INFO: 2141400 events read in total (57256ms).
[14:42:43.763] <TB2>     INFO: 3210600 events read in total (86000ms).
[14:43:12.559] <TB2>     INFO: 4282000 events read in total (114796ms).
[14:43:41.233] <TB2>     INFO: 5350000 events read in total (143470ms).
[14:44:09.986] <TB2>     INFO: 6418400 events read in total (172223ms).
[14:44:38.708] <TB2>     INFO: 7490400 events read in total (200945ms).
[14:45:07.420] <TB2>     INFO: 8558800 events read in total (229657ms).
[14:45:36.125] <TB2>     INFO: 9626200 events read in total (258362ms).
[14:46:04.919] <TB2>     INFO: 10696400 events read in total (287156ms).
[14:46:33.627] <TB2>     INFO: 11766400 events read in total (315864ms).
[14:47:02.390] <TB2>     INFO: 12834600 events read in total (344627ms).
[14:47:31.198] <TB2>     INFO: 13904400 events read in total (373435ms).
[14:47:59.912] <TB2>     INFO: 14975200 events read in total (402149ms).
[14:48:28.461] <TB2>     INFO: 16043400 events read in total (430698ms).
[14:48:57.158] <TB2>     INFO: 17113400 events read in total (459395ms).
[14:49:25.852] <TB2>     INFO: 18185000 events read in total (488089ms).
[14:49:54.463] <TB2>     INFO: 19253400 events read in total (516700ms).
[14:50:23.115] <TB2>     INFO: 20323000 events read in total (545352ms).
[14:50:51.741] <TB2>     INFO: 21393800 events read in total (573978ms).
[14:51:20.323] <TB2>     INFO: 22462200 events read in total (602560ms).
[14:51:48.982] <TB2>     INFO: 23532000 events read in total (631219ms).
[14:52:17.531] <TB2>     INFO: 24603200 events read in total (659768ms).
[14:52:46.053] <TB2>     INFO: 25671400 events read in total (688290ms).
[14:53:14.699] <TB2>     INFO: 26741200 events read in total (716936ms).
[14:53:43.344] <TB2>     INFO: 27812400 events read in total (745581ms).
[14:54:12.021] <TB2>     INFO: 28881000 events read in total (774258ms).
[14:54:40.717] <TB2>     INFO: 29951800 events read in total (802954ms).
[14:55:09.509] <TB2>     INFO: 31022200 events read in total (831746ms).
[14:55:38.244] <TB2>     INFO: 32090400 events read in total (860481ms).
[14:56:06.914] <TB2>     INFO: 33160400 events read in total (889151ms).
[14:56:35.563] <TB2>     INFO: 34231400 events read in total (917800ms).
[14:57:04.280] <TB2>     INFO: 35299400 events read in total (946517ms).
[14:57:32.917] <TB2>     INFO: 36369000 events read in total (975154ms).
[14:58:01.618] <TB2>     INFO: 37439400 events read in total (1003855ms).
[14:58:30.201] <TB2>     INFO: 38507800 events read in total (1032438ms).
[14:58:58.844] <TB2>     INFO: 39577800 events read in total (1061081ms).
[14:59:27.586] <TB2>     INFO: 40648200 events read in total (1089823ms).
[14:59:56.334] <TB2>     INFO: 41716400 events read in total (1118571ms).
[15:00:24.990] <TB2>     INFO: 42785000 events read in total (1147227ms).
[15:00:53.751] <TB2>     INFO: 43857000 events read in total (1175988ms).
[15:01:22.437] <TB2>     INFO: 44924800 events read in total (1204674ms).
[15:01:50.981] <TB2>     INFO: 45992800 events read in total (1233218ms).
[15:02:19.509] <TB2>     INFO: 47063800 events read in total (1261746ms).
[15:02:48.181] <TB2>     INFO: 48133000 events read in total (1290418ms).
[15:03:16.739] <TB2>     INFO: 49200800 events read in total (1318976ms).
[15:03:45.341] <TB2>     INFO: 50270000 events read in total (1347578ms).
[15:04:13.997] <TB2>     INFO: 51340800 events read in total (1376234ms).
[15:04:42.669] <TB2>     INFO: 52408800 events read in total (1404906ms).
[15:05:11.171] <TB2>     INFO: 53476400 events read in total (1433408ms).
[15:05:39.807] <TB2>     INFO: 54546800 events read in total (1462044ms).
[15:06:09.738] <TB2>     INFO: 55615800 events read in total (1491975ms).
[15:06:37.902] <TB2>     INFO: 56682800 events read in total (1520139ms).
[15:07:05.713] <TB2>     INFO: 57750800 events read in total (1547950ms).
[15:07:33.788] <TB2>     INFO: 58823000 events read in total (1576025ms).
[15:07:40.731] <TB2>     INFO: 59072000 events read in total (1582968ms).
[15:07:40.751] <TB2>     INFO: Test took 1584047ms.
[15:07:40.808] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:40.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:40.933] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:42.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:42.092] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:43.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:43.255] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:44.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:44.450] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:45.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:45.609] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:46.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:46.790] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:47.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:47.961] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:49.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:49.120] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:50.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:50.302] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:51.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:51.460] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:52.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:52.653] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:53.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:53.818] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:55.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:55.009] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:56.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:56.185] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:57.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:57.377] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:58.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:58.565] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:59.767] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498188288
[15:07:59.800] <TB2>     INFO: PixTestScurves::scurves() done 
[15:07:59.800] <TB2>     INFO: Vcal mean:  35.10  35.11  35.04  35.04  35.04  35.06  35.02  35.02  35.11  35.05  35.06  35.12  35.10  35.15  35.08  35.05 
[15:07:59.800] <TB2>     INFO: Vcal RMS:    0.71   0.65   0.72   0.64   0.93   0.67   0.62   0.70   0.73   0.66   0.64   0.69   0.67   0.77   0.63   0.66 
[15:07:59.800] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:07:59.877] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:07:59.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:07:59.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:07:59.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:07:59.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:07:59.878] <TB2>     INFO: ######################################################################
[15:07:59.878] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:07:59.878] <TB2>     INFO: ######################################################################
[15:07:59.881] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:08:00.229] <TB2>     INFO: Expecting 41600 events.
[15:08:04.307] <TB2>     INFO: 41600 events read in total (3355ms).
[15:08:04.307] <TB2>     INFO: Test took 4426ms.
[15:08:04.316] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:04.316] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:08:04.316] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:08:04.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 20, 30] has eff 0/10
[15:08:04.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 20, 30]
[15:08:04.325] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:08:04.325] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:08:04.325] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:08:04.325] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:08:04.662] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:08:05.004] <TB2>     INFO: Expecting 41600 events.
[15:08:09.154] <TB2>     INFO: 41600 events read in total (3435ms).
[15:08:09.154] <TB2>     INFO: Test took 4492ms.
[15:08:09.162] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:09.162] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:08:09.162] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.524
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 166
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.662
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.934
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 185
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.46
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 185
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.511
[15:08:09.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.641
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.486
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 178
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.738
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 162
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.091
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.444
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 168
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.24
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.971
[15:08:09.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.237
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 180
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.21
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 180
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.603
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 173
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.432
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:08:09.169] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:08:09.257] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:08:09.600] <TB2>     INFO: Expecting 41600 events.
[15:08:13.720] <TB2>     INFO: 41600 events read in total (3405ms).
[15:08:13.721] <TB2>     INFO: Test took 4464ms.
[15:08:13.729] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:13.729] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:08:13.729] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:08:13.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:08:13.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 7
[15:08:13.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1071
[15:08:13.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[15:08:13.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.502
[15:08:13.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 87
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.2428
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 85
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7692
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 78
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.4674
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 65
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5618
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 78
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4889
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,67] phvalue 79
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.2751
[15:08:13.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 53
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.2937
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 62
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.6159
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 65
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.1159
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 62
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1111
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 70
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5976
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 66
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7593
[15:08:13.736] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 69
[15:08:13.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9207
[15:08:13.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 68
[15:08:13.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2371
[15:08:13.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[15:08:13.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:08:14.144] <TB2>     INFO: Expecting 2560 events.
[15:08:15.102] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:15.103] <TB2>     INFO: Test took 1364ms.
[15:08:15.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:15.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 1 1
[15:08:15.611] <TB2>     INFO: Expecting 2560 events.
[15:08:16.568] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:16.568] <TB2>     INFO: Test took 1465ms.
[15:08:16.569] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:16.569] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 2 2
[15:08:17.076] <TB2>     INFO: Expecting 2560 events.
[15:08:18.034] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:18.034] <TB2>     INFO: Test took 1465ms.
[15:08:18.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:18.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 3 3
[15:08:18.542] <TB2>     INFO: Expecting 2560 events.
[15:08:19.501] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:19.501] <TB2>     INFO: Test took 1466ms.
[15:08:19.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:19.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 4 4
[15:08:20.009] <TB2>     INFO: Expecting 2560 events.
[15:08:20.967] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:20.968] <TB2>     INFO: Test took 1467ms.
[15:08:20.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:20.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 5 5
[15:08:21.475] <TB2>     INFO: Expecting 2560 events.
[15:08:22.434] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:22.434] <TB2>     INFO: Test took 1466ms.
[15:08:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 67, 6 6
[15:08:22.942] <TB2>     INFO: Expecting 2560 events.
[15:08:23.900] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:23.900] <TB2>     INFO: Test took 1465ms.
[15:08:23.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:23.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 7 7
[15:08:24.408] <TB2>     INFO: Expecting 2560 events.
[15:08:25.366] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:25.366] <TB2>     INFO: Test took 1465ms.
[15:08:25.366] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:25.366] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[15:08:25.874] <TB2>     INFO: Expecting 2560 events.
[15:08:26.831] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:26.831] <TB2>     INFO: Test took 1465ms.
[15:08:26.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:26.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 9 9
[15:08:27.340] <TB2>     INFO: Expecting 2560 events.
[15:08:28.297] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:28.298] <TB2>     INFO: Test took 1466ms.
[15:08:28.299] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:28.299] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 10 10
[15:08:28.805] <TB2>     INFO: Expecting 2560 events.
[15:08:29.763] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:29.764] <TB2>     INFO: Test took 1465ms.
[15:08:29.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:29.764] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[15:08:30.272] <TB2>     INFO: Expecting 2560 events.
[15:08:31.228] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:31.229] <TB2>     INFO: Test took 1465ms.
[15:08:31.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:31.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 12 12
[15:08:31.736] <TB2>     INFO: Expecting 2560 events.
[15:08:32.693] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:32.693] <TB2>     INFO: Test took 1464ms.
[15:08:32.694] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:32.694] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 13 13
[15:08:33.201] <TB2>     INFO: Expecting 2560 events.
[15:08:34.159] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:34.159] <TB2>     INFO: Test took 1465ms.
[15:08:34.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:34.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 14 14
[15:08:34.667] <TB2>     INFO: Expecting 2560 events.
[15:08:35.625] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:35.625] <TB2>     INFO: Test took 1465ms.
[15:08:35.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:35.626] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:08:36.133] <TB2>     INFO: Expecting 2560 events.
[15:08:37.092] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:37.092] <TB2>     INFO: Test took 1466ms.
[15:08:37.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:37.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:08:37.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:08:37.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:08:37.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:08:37.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC15
[15:08:37.095] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:37.601] <TB2>     INFO: Expecting 655360 events.
[15:08:49.345] <TB2>     INFO: 655360 events read in total (11030ms).
[15:08:49.356] <TB2>     INFO: Expecting 655360 events.
[15:09:00.911] <TB2>     INFO: 655360 events read in total (10994ms).
[15:09:00.926] <TB2>     INFO: Expecting 655360 events.
[15:09:12.514] <TB2>     INFO: 655360 events read in total (11020ms).
[15:09:12.533] <TB2>     INFO: Expecting 655360 events.
[15:09:24.131] <TB2>     INFO: 655360 events read in total (11036ms).
[15:09:24.156] <TB2>     INFO: Expecting 655360 events.
[15:09:35.716] <TB2>     INFO: 655360 events read in total (11003ms).
[15:09:35.744] <TB2>     INFO: Expecting 655360 events.
[15:09:47.374] <TB2>     INFO: 655360 events read in total (11079ms).
[15:09:47.407] <TB2>     INFO: Expecting 655360 events.
[15:09:58.973] <TB2>     INFO: 655360 events read in total (11023ms).
[15:09:59.009] <TB2>     INFO: Expecting 655360 events.
[15:10:10.559] <TB2>     INFO: 655360 events read in total (11004ms).
[15:10:10.599] <TB2>     INFO: Expecting 655360 events.
[15:10:22.199] <TB2>     INFO: 655360 events read in total (11060ms).
[15:10:22.243] <TB2>     INFO: Expecting 655360 events.
[15:10:33.854] <TB2>     INFO: 655360 events read in total (11073ms).
[15:10:33.905] <TB2>     INFO: Expecting 655360 events.
[15:10:45.507] <TB2>     INFO: 655360 events read in total (11075ms).
[15:10:45.561] <TB2>     INFO: Expecting 655360 events.
[15:10:57.161] <TB2>     INFO: 655360 events read in total (11071ms).
[15:10:57.219] <TB2>     INFO: Expecting 655360 events.
[15:11:08.838] <TB2>     INFO: 655360 events read in total (11093ms).
[15:11:08.902] <TB2>     INFO: Expecting 655360 events.
[15:11:20.516] <TB2>     INFO: 655360 events read in total (11088ms).
[15:11:20.583] <TB2>     INFO: Expecting 655360 events.
[15:11:32.175] <TB2>     INFO: 655360 events read in total (11065ms).
[15:11:32.244] <TB2>     INFO: Expecting 655360 events.
[15:11:43.858] <TB2>     INFO: 655360 events read in total (11087ms).
[15:11:43.932] <TB2>     INFO: Test took 186837ms.
[15:11:44.026] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:44.333] <TB2>     INFO: Expecting 655360 events.
[15:11:56.063] <TB2>     INFO: 655360 events read in total (11015ms).
[15:11:56.074] <TB2>     INFO: Expecting 655360 events.
[15:12:07.636] <TB2>     INFO: 655360 events read in total (10989ms).
[15:12:07.653] <TB2>     INFO: Expecting 655360 events.
[15:12:19.237] <TB2>     INFO: 655360 events read in total (11018ms).
[15:12:19.257] <TB2>     INFO: Expecting 655360 events.
[15:12:30.844] <TB2>     INFO: 655360 events read in total (11025ms).
[15:12:30.867] <TB2>     INFO: Expecting 655360 events.
[15:12:42.449] <TB2>     INFO: 655360 events read in total (11019ms).
[15:12:42.477] <TB2>     INFO: Expecting 655360 events.
[15:12:54.031] <TB2>     INFO: 655360 events read in total (10999ms).
[15:12:54.063] <TB2>     INFO: Expecting 655360 events.
[15:13:05.613] <TB2>     INFO: 655360 events read in total (10999ms).
[15:13:05.650] <TB2>     INFO: Expecting 655360 events.
[15:13:17.278] <TB2>     INFO: 655360 events read in total (11083ms).
[15:13:17.319] <TB2>     INFO: Expecting 655360 events.
[15:13:29.070] <TB2>     INFO: 655360 events read in total (11211ms).
[15:13:29.116] <TB2>     INFO: Expecting 655360 events.
[15:13:40.858] <TB2>     INFO: 655360 events read in total (11206ms).
[15:13:40.906] <TB2>     INFO: Expecting 655360 events.
[15:13:52.652] <TB2>     INFO: 655360 events read in total (11214ms).
[15:13:52.707] <TB2>     INFO: Expecting 655360 events.
[15:14:04.382] <TB2>     INFO: 655360 events read in total (11148ms).
[15:14:04.440] <TB2>     INFO: Expecting 655360 events.
[15:14:16.114] <TB2>     INFO: 655360 events read in total (11147ms).
[15:14:16.177] <TB2>     INFO: Expecting 655360 events.
[15:14:27.811] <TB2>     INFO: 655360 events read in total (11107ms).
[15:14:27.880] <TB2>     INFO: Expecting 655360 events.
[15:14:39.538] <TB2>     INFO: 655360 events read in total (11131ms).
[15:14:39.607] <TB2>     INFO: Expecting 655360 events.
[15:14:51.280] <TB2>     INFO: 655360 events read in total (11146ms).
[15:14:51.355] <TB2>     INFO: Test took 187329ms.
[15:14:51.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:14:51.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:14:51.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:14:51.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:14:51.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:14:51.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:14:51.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:14:51.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:14:51.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:14:51.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:14:51.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:14:51.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:14:51.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:14:51.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:14:51.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:14:51.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:51.536] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:14:51.536] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.543] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.550] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.557] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.563] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.570] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.577] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.584] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.591] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.597] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.604] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.611] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.618] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:51.625] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:51.632] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:14:51.638] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:14:51.645] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:14:51.652] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:14:51.659] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:14:51.666] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.673] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:51.680] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:51.687] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:14:51.693] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.700] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:51.707] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:51.714] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:14:51.721] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:14:51.727] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:14:51.734] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.741] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:51.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:14:51.777] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C0.dat
[15:14:51.777] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C1.dat
[15:14:51.777] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C2.dat
[15:14:51.777] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C3.dat
[15:14:51.777] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C4.dat
[15:14:51.777] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C5.dat
[15:14:51.777] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C6.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C7.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C8.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C9.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C10.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C11.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C12.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C13.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C14.dat
[15:14:51.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C15.dat
[15:14:52.129] <TB2>     INFO: Expecting 41600 events.
[15:14:55.978] <TB2>     INFO: 41600 events read in total (3134ms).
[15:14:55.979] <TB2>     INFO: Test took 4197ms.
[15:14:56.626] <TB2>     INFO: Expecting 41600 events.
[15:15:00.447] <TB2>     INFO: 41600 events read in total (3106ms).
[15:15:00.447] <TB2>     INFO: Test took 4164ms.
[15:15:01.101] <TB2>     INFO: Expecting 41600 events.
[15:15:04.921] <TB2>     INFO: 41600 events read in total (3106ms).
[15:15:04.921] <TB2>     INFO: Test took 4167ms.
[15:15:05.227] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:05.358] <TB2>     INFO: Expecting 2560 events.
[15:15:06.315] <TB2>     INFO: 2560 events read in total (242ms).
[15:15:06.316] <TB2>     INFO: Test took 1089ms.
[15:15:06.318] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:06.824] <TB2>     INFO: Expecting 2560 events.
[15:15:07.783] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:07.784] <TB2>     INFO: Test took 1466ms.
[15:15:07.786] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:08.292] <TB2>     INFO: Expecting 2560 events.
[15:15:09.249] <TB2>     INFO: 2560 events read in total (242ms).
[15:15:09.250] <TB2>     INFO: Test took 1464ms.
[15:15:09.252] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:09.760] <TB2>     INFO: Expecting 2560 events.
[15:15:10.716] <TB2>     INFO: 2560 events read in total (241ms).
[15:15:10.717] <TB2>     INFO: Test took 1465ms.
[15:15:10.718] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:11.229] <TB2>     INFO: Expecting 2560 events.
[15:15:12.188] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:12.189] <TB2>     INFO: Test took 1471ms.
[15:15:12.191] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:12.697] <TB2>     INFO: Expecting 2560 events.
[15:15:13.653] <TB2>     INFO: 2560 events read in total (241ms).
[15:15:13.653] <TB2>     INFO: Test took 1462ms.
[15:15:13.656] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:14.163] <TB2>     INFO: Expecting 2560 events.
[15:15:15.121] <TB2>     INFO: 2560 events read in total (243ms).
[15:15:15.122] <TB2>     INFO: Test took 1466ms.
[15:15:15.124] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:15.630] <TB2>     INFO: Expecting 2560 events.
[15:15:16.591] <TB2>     INFO: 2560 events read in total (246ms).
[15:15:16.592] <TB2>     INFO: Test took 1468ms.
[15:15:16.594] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:17.100] <TB2>     INFO: Expecting 2560 events.
[15:15:18.060] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:18.061] <TB2>     INFO: Test took 1467ms.
[15:15:18.063] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:18.570] <TB2>     INFO: Expecting 2560 events.
[15:15:19.529] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:19.530] <TB2>     INFO: Test took 1467ms.
[15:15:19.532] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:20.039] <TB2>     INFO: Expecting 2560 events.
[15:15:20.996] <TB2>     INFO: 2560 events read in total (242ms).
[15:15:20.997] <TB2>     INFO: Test took 1465ms.
[15:15:20.998] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:21.505] <TB2>     INFO: Expecting 2560 events.
[15:15:22.463] <TB2>     INFO: 2560 events read in total (243ms).
[15:15:22.464] <TB2>     INFO: Test took 1466ms.
[15:15:22.466] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:22.973] <TB2>     INFO: Expecting 2560 events.
[15:15:23.930] <TB2>     INFO: 2560 events read in total (242ms).
[15:15:23.930] <TB2>     INFO: Test took 1464ms.
[15:15:23.932] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:24.438] <TB2>     INFO: Expecting 2560 events.
[15:15:25.398] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:25.399] <TB2>     INFO: Test took 1467ms.
[15:15:25.401] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:25.907] <TB2>     INFO: Expecting 2560 events.
[15:15:26.866] <TB2>     INFO: 2560 events read in total (244ms).
[15:15:26.867] <TB2>     INFO: Test took 1466ms.
[15:15:26.870] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:27.375] <TB2>     INFO: Expecting 2560 events.
[15:15:28.333] <TB2>     INFO: 2560 events read in total (243ms).
[15:15:28.334] <TB2>     INFO: Test took 1465ms.
[15:15:28.336] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:28.842] <TB2>     INFO: Expecting 2560 events.
[15:15:29.799] <TB2>     INFO: 2560 events read in total (242ms).
[15:15:29.800] <TB2>     INFO: Test took 1464ms.
[15:15:29.802] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:30.309] <TB2>     INFO: Expecting 2560 events.
[15:15:31.269] <TB2>     INFO: 2560 events read in total (246ms).
[15:15:31.270] <TB2>     INFO: Test took 1468ms.
[15:15:31.272] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:31.779] <TB2>     INFO: Expecting 2560 events.
[15:15:32.736] <TB2>     INFO: 2560 events read in total (243ms).
[15:15:32.737] <TB2>     INFO: Test took 1465ms.
[15:15:32.739] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:33.245] <TB2>     INFO: Expecting 2560 events.
[15:15:34.205] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:34.206] <TB2>     INFO: Test took 1468ms.
[15:15:34.207] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:34.714] <TB2>     INFO: Expecting 2560 events.
[15:15:35.674] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:35.674] <TB2>     INFO: Test took 1467ms.
[15:15:35.677] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:36.183] <TB2>     INFO: Expecting 2560 events.
[15:15:37.139] <TB2>     INFO: 2560 events read in total (242ms).
[15:15:37.140] <TB2>     INFO: Test took 1463ms.
[15:15:37.141] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:37.649] <TB2>     INFO: Expecting 2560 events.
[15:15:38.608] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:38.609] <TB2>     INFO: Test took 1468ms.
[15:15:38.611] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:39.117] <TB2>     INFO: Expecting 2560 events.
[15:15:40.077] <TB2>     INFO: 2560 events read in total (246ms).
[15:15:40.078] <TB2>     INFO: Test took 1467ms.
[15:15:40.080] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:40.586] <TB2>     INFO: Expecting 2560 events.
[15:15:41.546] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:41.546] <TB2>     INFO: Test took 1466ms.
[15:15:41.549] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:42.055] <TB2>     INFO: Expecting 2560 events.
[15:15:43.014] <TB2>     INFO: 2560 events read in total (244ms).
[15:15:43.015] <TB2>     INFO: Test took 1467ms.
[15:15:43.017] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:43.525] <TB2>     INFO: Expecting 2560 events.
[15:15:44.485] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:44.485] <TB2>     INFO: Test took 1469ms.
[15:15:44.488] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:44.994] <TB2>     INFO: Expecting 2560 events.
[15:15:45.953] <TB2>     INFO: 2560 events read in total (244ms).
[15:15:45.953] <TB2>     INFO: Test took 1465ms.
[15:15:45.956] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:46.461] <TB2>     INFO: Expecting 2560 events.
[15:15:47.421] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:47.421] <TB2>     INFO: Test took 1465ms.
[15:15:47.424] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:47.930] <TB2>     INFO: Expecting 2560 events.
[15:15:48.890] <TB2>     INFO: 2560 events read in total (245ms).
[15:15:48.891] <TB2>     INFO: Test took 1468ms.
[15:15:48.893] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:49.399] <TB2>     INFO: Expecting 2560 events.
[15:15:50.358] <TB2>     INFO: 2560 events read in total (244ms).
[15:15:50.359] <TB2>     INFO: Test took 1466ms.
[15:15:50.361] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:50.867] <TB2>     INFO: Expecting 2560 events.
[15:15:51.828] <TB2>     INFO: 2560 events read in total (246ms).
[15:15:51.829] <TB2>     INFO: Test took 1468ms.
[15:15:52.851] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:15:52.851] <TB2>     INFO: PH scale (per ROC):    71  79  79  84  74  82  82  75  78  79  86  83  86  83  78  82
[15:15:52.851] <TB2>     INFO: PH offset (per ROC):  188 161 165 167 182 167 167 194 182 181 177 176 176 176 180 176
[15:15:53.025] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:15:53.028] <TB2>     INFO: ######################################################################
[15:15:53.028] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:15:53.028] <TB2>     INFO: ######################################################################
[15:15:53.028] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:15:53.039] <TB2>     INFO: scanning low vcal = 10
[15:15:53.382] <TB2>     INFO: Expecting 41600 events.
[15:15:57.108] <TB2>     INFO: 41600 events read in total (3011ms).
[15:15:57.108] <TB2>     INFO: Test took 4069ms.
[15:15:57.110] <TB2>     INFO: scanning low vcal = 20
[15:15:57.616] <TB2>     INFO: Expecting 41600 events.
[15:16:01.337] <TB2>     INFO: 41600 events read in total (3006ms).
[15:16:01.337] <TB2>     INFO: Test took 4227ms.
[15:16:01.339] <TB2>     INFO: scanning low vcal = 30
[15:16:01.845] <TB2>     INFO: Expecting 41600 events.
[15:16:05.572] <TB2>     INFO: 41600 events read in total (3012ms).
[15:16:05.572] <TB2>     INFO: Test took 4233ms.
[15:16:05.574] <TB2>     INFO: scanning low vcal = 40
[15:16:06.079] <TB2>     INFO: Expecting 41600 events.
[15:16:10.336] <TB2>     INFO: 41600 events read in total (3542ms).
[15:16:10.337] <TB2>     INFO: Test took 4763ms.
[15:16:10.339] <TB2>     INFO: scanning low vcal = 50
[15:16:10.761] <TB2>     INFO: Expecting 41600 events.
[15:16:15.018] <TB2>     INFO: 41600 events read in total (3542ms).
[15:16:15.019] <TB2>     INFO: Test took 4680ms.
[15:16:15.022] <TB2>     INFO: scanning low vcal = 60
[15:16:15.443] <TB2>     INFO: Expecting 41600 events.
[15:16:19.691] <TB2>     INFO: 41600 events read in total (3533ms).
[15:16:19.692] <TB2>     INFO: Test took 4670ms.
[15:16:19.695] <TB2>     INFO: scanning low vcal = 70
[15:16:20.118] <TB2>     INFO: Expecting 41600 events.
[15:16:24.380] <TB2>     INFO: 41600 events read in total (3546ms).
[15:16:24.380] <TB2>     INFO: Test took 4685ms.
[15:16:24.383] <TB2>     INFO: scanning low vcal = 80
[15:16:24.796] <TB2>     INFO: Expecting 41600 events.
[15:16:29.089] <TB2>     INFO: 41600 events read in total (3578ms).
[15:16:29.090] <TB2>     INFO: Test took 4707ms.
[15:16:29.093] <TB2>     INFO: scanning low vcal = 90
[15:16:29.510] <TB2>     INFO: Expecting 41600 events.
[15:16:33.812] <TB2>     INFO: 41600 events read in total (3587ms).
[15:16:33.814] <TB2>     INFO: Test took 4720ms.
[15:16:33.818] <TB2>     INFO: scanning low vcal = 100
[15:16:34.233] <TB2>     INFO: Expecting 41600 events.
[15:16:38.630] <TB2>     INFO: 41600 events read in total (3682ms).
[15:16:38.631] <TB2>     INFO: Test took 4813ms.
[15:16:38.645] <TB2>     INFO: scanning low vcal = 110
[15:16:39.055] <TB2>     INFO: Expecting 41600 events.
[15:16:43.311] <TB2>     INFO: 41600 events read in total (3541ms).
[15:16:43.312] <TB2>     INFO: Test took 4667ms.
[15:16:43.315] <TB2>     INFO: scanning low vcal = 120
[15:16:43.735] <TB2>     INFO: Expecting 41600 events.
[15:16:48.036] <TB2>     INFO: 41600 events read in total (3586ms).
[15:16:48.039] <TB2>     INFO: Test took 4724ms.
[15:16:48.042] <TB2>     INFO: scanning low vcal = 130
[15:16:48.460] <TB2>     INFO: Expecting 41600 events.
[15:16:52.746] <TB2>     INFO: 41600 events read in total (3571ms).
[15:16:52.747] <TB2>     INFO: Test took 4704ms.
[15:16:52.752] <TB2>     INFO: scanning low vcal = 140
[15:16:53.169] <TB2>     INFO: Expecting 41600 events.
[15:16:57.429] <TB2>     INFO: 41600 events read in total (3544ms).
[15:16:57.430] <TB2>     INFO: Test took 4678ms.
[15:16:57.442] <TB2>     INFO: scanning low vcal = 150
[15:16:57.857] <TB2>     INFO: Expecting 41600 events.
[15:17:02.081] <TB2>     INFO: 41600 events read in total (3509ms).
[15:17:02.082] <TB2>     INFO: Test took 4640ms.
[15:17:02.085] <TB2>     INFO: scanning low vcal = 160
[15:17:02.510] <TB2>     INFO: Expecting 41600 events.
[15:17:06.761] <TB2>     INFO: 41600 events read in total (3536ms).
[15:17:06.762] <TB2>     INFO: Test took 4677ms.
[15:17:06.765] <TB2>     INFO: scanning low vcal = 170
[15:17:07.185] <TB2>     INFO: Expecting 41600 events.
[15:17:11.422] <TB2>     INFO: 41600 events read in total (3523ms).
[15:17:11.422] <TB2>     INFO: Test took 4657ms.
[15:17:11.427] <TB2>     INFO: scanning low vcal = 180
[15:17:11.848] <TB2>     INFO: Expecting 41600 events.
[15:17:16.095] <TB2>     INFO: 41600 events read in total (3532ms).
[15:17:16.096] <TB2>     INFO: Test took 4669ms.
[15:17:16.099] <TB2>     INFO: scanning low vcal = 190
[15:17:16.524] <TB2>     INFO: Expecting 41600 events.
[15:17:20.769] <TB2>     INFO: 41600 events read in total (3530ms).
[15:17:20.770] <TB2>     INFO: Test took 4671ms.
[15:17:20.773] <TB2>     INFO: scanning low vcal = 200
[15:17:21.196] <TB2>     INFO: Expecting 41600 events.
[15:17:25.443] <TB2>     INFO: 41600 events read in total (3533ms).
[15:17:25.444] <TB2>     INFO: Test took 4671ms.
[15:17:25.447] <TB2>     INFO: scanning low vcal = 210
[15:17:25.870] <TB2>     INFO: Expecting 41600 events.
[15:17:30.103] <TB2>     INFO: 41600 events read in total (3518ms).
[15:17:30.103] <TB2>     INFO: Test took 4656ms.
[15:17:30.106] <TB2>     INFO: scanning low vcal = 220
[15:17:30.532] <TB2>     INFO: Expecting 41600 events.
[15:17:34.742] <TB2>     INFO: 41600 events read in total (3495ms).
[15:17:34.743] <TB2>     INFO: Test took 4637ms.
[15:17:34.747] <TB2>     INFO: scanning low vcal = 230
[15:17:35.170] <TB2>     INFO: Expecting 41600 events.
[15:17:39.423] <TB2>     INFO: 41600 events read in total (3538ms).
[15:17:39.423] <TB2>     INFO: Test took 4676ms.
[15:17:39.427] <TB2>     INFO: scanning low vcal = 240
[15:17:39.850] <TB2>     INFO: Expecting 41600 events.
[15:17:44.094] <TB2>     INFO: 41600 events read in total (3529ms).
[15:17:44.095] <TB2>     INFO: Test took 4667ms.
[15:17:44.098] <TB2>     INFO: scanning low vcal = 250
[15:17:44.513] <TB2>     INFO: Expecting 41600 events.
[15:17:48.723] <TB2>     INFO: 41600 events read in total (3495ms).
[15:17:48.723] <TB2>     INFO: Test took 4625ms.
[15:17:48.729] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:17:49.150] <TB2>     INFO: Expecting 41600 events.
[15:17:53.358] <TB2>     INFO: 41600 events read in total (3493ms).
[15:17:53.359] <TB2>     INFO: Test took 4630ms.
[15:17:53.362] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:17:53.787] <TB2>     INFO: Expecting 41600 events.
[15:17:57.002] <TB2>     INFO: 41600 events read in total (3500ms).
[15:17:57.003] <TB2>     INFO: Test took 4641ms.
[15:17:58.007] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:17:58.431] <TB2>     INFO: Expecting 41600 events.
[15:18:02.640] <TB2>     INFO: 41600 events read in total (3494ms).
[15:18:02.640] <TB2>     INFO: Test took 4633ms.
[15:18:02.643] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:18:03.070] <TB2>     INFO: Expecting 41600 events.
[15:18:07.282] <TB2>     INFO: 41600 events read in total (3497ms).
[15:18:07.283] <TB2>     INFO: Test took 4639ms.
[15:18:07.286] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:18:07.711] <TB2>     INFO: Expecting 41600 events.
[15:18:11.995] <TB2>     INFO: 41600 events read in total (3569ms).
[15:18:11.996] <TB2>     INFO: Test took 4710ms.
[15:18:12.525] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:18:12.528] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:18:12.528] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:18:12.528] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:18:12.529] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:18:12.529] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:18:12.529] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:18:12.529] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:18:12.529] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:18:12.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:18:12.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:18:12.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:18:12.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:18:12.530] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:18:12.531] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:18:12.531] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:18:12.531] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:18:52.959] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:18:52.959] <TB2>     INFO: non-linearity mean:  0.965 0.964 0.963 0.962 0.961 0.960 0.955 0.959 0.957 0.961 0.967 0.968 0.972 0.966 0.961 0.964
[15:18:52.959] <TB2>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.005 0.006 0.005 0.006 0.006 0.007 0.005 0.005 0.005 0.004 0.004 0.006 0.004
[15:18:52.959] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:18:52.983] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:18:53.007] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:18:53.030] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:18:53.054] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:18:53.077] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:18:53.100] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:18:53.124] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:18:53.147] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:18:53.170] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:18:53.193] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:18:53.216] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:18:53.239] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:18:53.262] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:18:53.285] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:18:53.308] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-18_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:18:53.331] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:18:53.331] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:18:53.339] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:18:53.339] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:18:53.342] <TB2>     INFO: ######################################################################
[15:18:53.342] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:18:53.342] <TB2>     INFO: ######################################################################
[15:18:53.345] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:18:53.358] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:18:53.358] <TB2>     INFO:     run 1 of 1
[15:18:53.358] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:53.700] <TB2>     INFO: Expecting 3120000 events.
[15:19:42.967] <TB2>     INFO: 1263240 events read in total (48552ms).
[15:20:30.426] <TB2>     INFO: 2524980 events read in total (96011ms).
[15:20:52.904] <TB2>     INFO: 3120000 events read in total (118490ms).
[15:20:52.947] <TB2>     INFO: Test took 119590ms.
[15:20:53.025] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:53.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:54.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:55.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:57.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:58.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:00.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:01.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:03.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:04.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:06.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:07.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:09.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:10.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:12.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:13.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:14.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:16.437] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406007808
[15:21:16.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:21:16.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.439, RMS = 1.23027
[15:21:16.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:21:16.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:21:16.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2063, RMS = 1.43891
[15:21:16.468] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:21:16.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:21:16.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9117, RMS = 1.84375
[15:21:16.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:21:16.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:21:16.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3229, RMS = 1.83285
[15:21:16.469] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:21:16.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:21:16.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.3666, RMS = 1.67024
[15:21:16.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:21:16.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:21:16.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.5075, RMS = 1.66068
[15:21:16.470] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:21:16.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:21:16.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8956, RMS = 1.02851
[15:21:16.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:21:16.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:21:16.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5033, RMS = 1.09923
[15:21:16.471] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:21:16.472] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:21:16.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.76, RMS = 1.29884
[15:21:16.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:21:16.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:21:16.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9185, RMS = 1.4422
[15:21:16.473] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:21:16.474] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:21:16.474] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6542, RMS = 0.962042
[15:21:16.474] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:21:16.474] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:21:16.474] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6197, RMS = 1.01962
[15:21:16.474] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:21:16.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:21:16.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.1904, RMS = 2.25576
[15:21:16.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:21:16.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:21:16.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.3798, RMS = 2.10919
[15:21:16.475] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:21:16.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:21:16.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2909, RMS = 1.94156
[15:21:16.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:21:16.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:21:16.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3221, RMS = 1.88366
[15:21:16.476] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:21:16.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:21:16.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2967, RMS = 1.61627
[15:21:16.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:21:16.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:21:16.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4702, RMS = 1.70547
[15:21:16.477] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:21:16.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:21:16.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6867, RMS = 1.07175
[15:21:16.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:21:16.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:21:16.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4654, RMS = 1.09773
[15:21:16.478] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:21:16.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:21:16.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6765, RMS = 1.10574
[15:21:16.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:21:16.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:21:16.479] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6718, RMS = 1.19341
[15:21:16.480] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:21:16.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:21:16.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9607, RMS = 1.71588
[15:21:16.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:21:16.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:21:16.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.2575, RMS = 1.44851
[15:21:16.481] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:21:16.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:21:16.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3289, RMS = 2.17529
[15:21:16.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:21:16.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:21:16.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1731, RMS = 2.74799
[15:21:16.482] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:21:16.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:21:16.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3522, RMS = 2.04137
[15:21:16.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:21:16.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:21:16.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.9264, RMS = 1.8954
[15:21:16.483] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:21:16.484] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:21:16.484] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9961, RMS = 0.920322
[15:21:16.484] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:21:16.484] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:21:16.484] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7034, RMS = 0.943881
[15:21:16.485] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:21:16.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:21:16.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.9258, RMS = 2.15342
[15:21:16.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[15:21:16.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:21:16.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.7824, RMS = 2.26553
[15:21:16.486] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:21:16.489] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:21:16.489] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    3    0    0    0    2    0    0    1    0    0    0    0
[15:21:16.489] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:21:16.586] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:21:16.586] <TB2>     INFO: enter test to run
[15:21:16.586] <TB2>     INFO:   test:  no parameter change
[15:21:16.586] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[15:21:16.587] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[15:21:16.587] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:21:16.587] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:21:17.062] <TB2>    QUIET: Connection to board 141 closed.
[15:21:17.062] <TB2>     INFO: pXar: this is the end, my friend
[15:21:17.062] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
