Analysis & Synthesis report for top_system
Fri Aug  9 19:22:28 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top_system|system:system|picorv32:picorv32_core|mem_wordsize
 10. State Machine - |top_system|system:system|picorv32:picorv32_core|cpu_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0|altsyncram_ifv1:auto_generated
 19. Source assignments for system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0|altsyncram_nev1:auto_generated
 20. Source assignments for system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0|altsyncram_ekv1:auto_generated
 21. Source assignments for system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0|altsyncram_7hv1:auto_generated
 22. Source assignments for system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0|altsyncram_2nv1:auto_generated
 23. Source assignments for system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0|altsyncram_iiv1:auto_generated
 24. Source assignments for system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0|altsyncram_giv1:auto_generated
 25. Source assignments for system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0|altsyncram_hfv1:auto_generated
 26. Source assignments for system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated
 27. Source assignments for system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated
 28. Parameter Settings for User Entity Instance: Top-level Entity: |top_system
 29. Parameter Settings for User Entity Instance: system:system
 30. Parameter Settings for User Entity Instance: system:system|picorv32:picorv32_core
 31. Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory
 32. Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0
 33. Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1
 34. Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2
 35. Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3
 36. Parameter Settings for User Entity Instance: system:system|main_memory:main_memory
 37. Parameter Settings for User Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0
 38. Parameter Settings for User Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1
 39. Parameter Settings for User Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2
 40. Parameter Settings for User Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3
 41. Parameter Settings for Inferred Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0
 42. Parameter Settings for Inferred Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0
 43. Parameter Settings for Inferred Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0
 44. Parameter Settings for Inferred Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0
 45. Parameter Settings for Inferred Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0
 46. Parameter Settings for Inferred Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0
 47. Parameter Settings for Inferred Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0
 48. Parameter Settings for Inferred Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0
 49. Parameter Settings for Inferred Entity Instance: system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0
 50. Parameter Settings for Inferred Entity Instance: system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1
 51. altsyncram Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "system:system|iob_native_interconnect:native_interconnect"
 53. Port Connectivity Checks: "system:system|picorv32:picorv32_core"
 54. Port Connectivity Checks: "system:system"
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Aug  9 19:22:28 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; top_system                                      ;
; Top-level Entity Name           ; top_system                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 783                                             ;
; Total pins                      ; 5                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 264,192                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGTFD9E5F35C7     ;                    ;
; Top-level entity name                                                           ; top_system         ; top_system         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                              ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; top_system.v                                    ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/top_system.v                                        ;         ;
; system.v                                        ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v                                            ;         ;
; iob_native_interconnect.v                       ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/iob_native_interconnect.v                           ;         ;
; iob_native_memory_mapped_decoder.v              ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/iob_native_memory_mapped_decoder.v                  ;         ;
; main_memory.v                                   ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/main_memory.v                                ;         ;
; xalt_1p_mem.v                                   ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/xalt_1p_mem.v                                ;         ;
; boot_memory.v                                   ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/boot_memory.v                                ;         ;
; picorv32.v                                      ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v                              ;         ;
; simpleuart.v                                    ; yes             ; User Verilog HDL File                                 ; /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-uart/rtl/src/simpleuart.v                    ;         ;
; iob-uart.vh                                     ; yes             ; Auto-Found Unspecified File                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-uart/rtl/include/iob-uart.vh                 ;         ;
; system.vh                                       ; yes             ; Auto-Found Unspecified File                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/include/system.vh                                       ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal180.inc                                  ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/aglobal180.inc                      ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; /home/iobundle/Intel/Altera_full/18.0/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_ifv1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_ifv1.tdf                          ;         ;
; db/top_system.ram0_xalt_1p_mem_cd095101.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/top_system.ram0_xalt_1p_mem_cd095101.hdl.mif ;         ;
; db/altsyncram_nev1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_nev1.tdf                          ;         ;
; db/top_system.ram0_xalt_1p_mem_3724996d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/top_system.ram0_xalt_1p_mem_3724996d.hdl.mif ;         ;
; db/altsyncram_ekv1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_ekv1.tdf                          ;         ;
; db/top_system.ram0_xalt_1p_mem_cfe5c8e0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/top_system.ram0_xalt_1p_mem_cfe5c8e0.hdl.mif ;         ;
; db/altsyncram_7hv1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_7hv1.tdf                          ;         ;
; db/top_system.ram0_xalt_1p_mem_74dc0f31.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/top_system.ram0_xalt_1p_mem_74dc0f31.hdl.mif ;         ;
; db/altsyncram_2nv1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_2nv1.tdf                          ;         ;
; db/top_system.ram0_xalt_1p_mem_efadac0c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/top_system.ram0_xalt_1p_mem_efadac0c.hdl.mif ;         ;
; db/altsyncram_iiv1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_iiv1.tdf                          ;         ;
; db/top_system.ram0_xalt_1p_mem_d50a3f0d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/top_system.ram0_xalt_1p_mem_d50a3f0d.hdl.mif ;         ;
; db/altsyncram_giv1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_giv1.tdf                          ;         ;
; db/top_system.ram0_xalt_1p_mem_3eac0b07.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/top_system.ram0_xalt_1p_mem_3eac0b07.hdl.mif ;         ;
; db/altsyncram_hfv1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_hfv1.tdf                          ;         ;
; db/top_system.ram0_xalt_1p_mem_7b1d2e1.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/top_system.ram0_xalt_1p_mem_7b1d2e1.hdl.mif  ;         ;
; db/altsyncram_d2k1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_d2k1.tdf                          ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 980       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1534      ;
;     -- 7 input functions                    ; 5         ;
;     -- 6 input functions                    ; 361       ;
;     -- 5 input functions                    ; 297       ;
;     -- 4 input functions                    ; 257       ;
;     -- <=3 input functions                  ; 614       ;
;                                             ;           ;
; Dedicated logic registers                   ; 783       ;
;                                             ;           ;
; I/O pins                                    ; 5         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 264192    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 911       ;
; Total fan-out                               ; 10943     ;
; Average fan-out                             ; 4.46      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Entity Name                      ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |top_system                                               ; 1534 (1)            ; 783 (0)                   ; 264192            ; 0          ; 5    ; 0            ; |top_system                                                                                                                      ; top_system                       ; work         ;
;    |system:system|                                        ; 1533 (30)           ; 783 (20)                  ; 264192            ; 0          ; 0    ; 0            ; |top_system|system:system                                                                                                        ; system                           ; work         ;
;       |boot_memory:boot_memory|                           ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory                                                                                ; boot_memory                      ; work         ;
;          |xalt_1p_mem:boot_byte0|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0                                                         ; xalt_1p_mem                      ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0                                    ; altsyncram                       ; work         ;
;                |altsyncram_hfv1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0|altsyncram_hfv1:auto_generated     ; altsyncram_hfv1                  ; work         ;
;          |xalt_1p_mem:boot_byte1|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1                                                         ; xalt_1p_mem                      ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0                                    ; altsyncram                       ; work         ;
;                |altsyncram_giv1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0|altsyncram_giv1:auto_generated     ; altsyncram_giv1                  ; work         ;
;          |xalt_1p_mem:boot_byte2|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2                                                         ; xalt_1p_mem                      ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0                                    ; altsyncram                       ; work         ;
;                |altsyncram_iiv1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0|altsyncram_iiv1:auto_generated     ; altsyncram_iiv1                  ; work         ;
;          |xalt_1p_mem:boot_byte3|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3                                                         ; xalt_1p_mem                      ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0                                    ; altsyncram                       ; work         ;
;                |altsyncram_2nv1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0|altsyncram_2nv1:auto_generated     ; altsyncram_2nv1                  ; work         ;
;       |iob_native_interconnect:native_interconnect|       ; 173 (165)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_system|system:system|iob_native_interconnect:native_interconnect                                                            ; iob_native_interconnect          ; work         ;
;          |iob_native_memory_mapped_decoder:native_mm_dec| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_system|system:system|iob_native_interconnect:native_interconnect|iob_native_memory_mapped_decoder:native_mm_dec             ; iob_native_memory_mapped_decoder ; work         ;
;       |main_memory:main_memory|                           ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory                                                                                ; main_memory                      ; work         ;
;          |xalt_1p_mem:main_mem_byte0|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0                                                     ; xalt_1p_mem                      ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0                                ; altsyncram                       ; work         ;
;                |altsyncram_7hv1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0|altsyncram_7hv1:auto_generated ; altsyncram_7hv1                  ; work         ;
;          |xalt_1p_mem:main_mem_byte1|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1                                                     ; xalt_1p_mem                      ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0                                ; altsyncram                       ; work         ;
;                |altsyncram_ekv1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0|altsyncram_ekv1:auto_generated ; altsyncram_ekv1                  ; work         ;
;          |xalt_1p_mem:main_mem_byte2|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2                                                     ; xalt_1p_mem                      ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0                                ; altsyncram                       ; work         ;
;                |altsyncram_nev1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0|altsyncram_nev1:auto_generated ; altsyncram_nev1                  ; work         ;
;          |xalt_1p_mem:main_mem_byte3|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3                                                     ; xalt_1p_mem                      ; work         ;
;             |altsyncram:ram_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0                                ; altsyncram                       ; work         ;
;                |altsyncram_ifv1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_system|system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0|altsyncram_ifv1:auto_generated ; altsyncram_ifv1                  ; work         ;
;       |picorv32:picorv32_core|                            ; 1146 (1146)         ; 649 (649)                 ; 2048              ; 0          ; 0    ; 0            ; |top_system|system:system|picorv32:picorv32_core                                                                                 ; picorv32                         ; work         ;
;          |altsyncram:cpuregs_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_system|system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                                        ; altsyncram                       ; work         ;
;             |altsyncram_d2k1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_system|system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated                         ; altsyncram_d2k1                  ; work         ;
;          |altsyncram:cpuregs_rtl_1|                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_system|system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                                        ; altsyncram                       ; work         ;
;             |altsyncram_d2k1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_system|system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated                         ; altsyncram_d2k1                  ; work         ;
;       |simpleuart:simpleuart|                             ; 184 (184)           ; 114 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |top_system|system:system|simpleuart:simpleuart                                                                                  ; simpleuart                       ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0|altsyncram_hfv1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/top_system.ram0_xalt_1p_mem_7b1d2e1.hdl.mif  ;
; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0|altsyncram_giv1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/top_system.ram0_xalt_1p_mem_3eac0b07.hdl.mif ;
; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0|altsyncram_iiv1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/top_system.ram0_xalt_1p_mem_d50a3f0d.hdl.mif ;
; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0|altsyncram_2nv1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/top_system.ram0_xalt_1p_mem_efadac0c.hdl.mif ;
; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0|altsyncram_7hv1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/top_system.ram0_xalt_1p_mem_74dc0f31.hdl.mif ;
; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0|altsyncram_ekv1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/top_system.ram0_xalt_1p_mem_cfe5c8e0.hdl.mif ;
; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0|altsyncram_nev1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/top_system.ram0_xalt_1p_mem_3724996d.hdl.mif ;
; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0|altsyncram_ifv1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/top_system.ram0_xalt_1p_mem_cd095101.hdl.mif ;
; system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                            ;
; system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                            ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |top_system|system:system|picorv32:picorv32_core|mem_wordsize ;
+-----------------+-----------------+-----------------+-------------------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01         ;
+-----------------+-----------------+-----------------+-------------------------+
; mem_wordsize.00 ; 0               ; 0               ; 0                       ;
; mem_wordsize.01 ; 1               ; 0               ; 1                       ;
; mem_wordsize.10 ; 1               ; 1               ; 0                       ;
+-----------------+-----------------+-----------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_system|system:system|picorv32:picorv32_core|cpu_state                                                                                                                                                                                 ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_trap   ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 0                         ;
; cpu_state.cpu_state_shift  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_exec   ; 1                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs2 ; 1                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs1 ; 1                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_fetch  ; 1                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ldmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                  ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+
; system:system|picorv32:picorv32_core|instr_retirq               ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|instr_waitirq              ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|decoded_imm_uj[0]          ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|compressed_instr           ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|instr_getq                 ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|instr_setq                 ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|instr_maskirq              ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|instr_timer                ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|do_waitirq                 ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|mem_addr[0,1]              ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|latched_compr              ; Stuck at GND due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|decoded_imm_uj[20..30]     ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[31] ;
; system:system|picorv32:picorv32_core|decoded_rs1[4]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[19] ;
; system:system|picorv32:picorv32_core|decoded_rs1[3]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[18] ;
; system:system|picorv32:picorv32_core|decoded_rs1[2]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[17] ;
; system:system|picorv32:picorv32_core|decoded_rs1[1]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[16] ;
; system:system|picorv32:picorv32_core|decoded_rs1[0]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[15] ;
; system:system|picorv32:picorv32_core|decoded_rs2[0]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[11] ;
; system:system|picorv32:picorv32_core|decoded_rs2[4]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[4]  ;
; system:system|picorv32:picorv32_core|decoded_rs2[3]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[3]  ;
; system:system|picorv32:picorv32_core|decoded_rs2[2]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[2]  ;
; system:system|picorv32:picorv32_core|decoded_rs2[1]             ; Merged with system:system|picorv32:picorv32_core|decoded_imm_uj[1]  ;
; system:system|picorv32:picorv32_core|reg_next_pc[0]             ; Merged with system:system|picorv32:picorv32_core|reg_pc[0]          ;
; system:system|picorv32:picorv32_core|reg_pc[0]                  ; Stuck at GND due to stuck port data_in                              ;
; system:system|simpleuart:simpleuart|send_pattern[9]             ; Stuck at VCC due to stuck port data_in                              ;
; system:system|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs2 ; Stuck at GND due to stuck port data_in                              ;
; Total Number of Removed Registers = 37                          ;                                                                     ;
+-----------------------------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+-------------------------------------------------------+---------------------------+-----------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register              ;
+-------------------------------------------------------+---------------------------+-----------------------------------------------------+
; system:system|picorv32:picorv32_core|compressed_instr ; Stuck at GND              ; system:system|picorv32:picorv32_core|latched_compr  ;
;                                                       ; due to stuck port data_in ;                                                     ;
; system:system|picorv32:picorv32_core|mem_addr[1]      ; Stuck at GND              ; system:system|simpleuart:simpleuart|send_pattern[9] ;
;                                                       ; due to stuck port data_in ;                                                     ;
+-------------------------------------------------------+---------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 783   ;
; Number of registers using Synchronous Clear  ; 361   ;
; Number of registers using Synchronous Load   ; 142   ;
; Number of registers using Asynchronous Clear ; 93    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 461   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; system:system|simpleuart:simpleuart|send_pattern[0] ; 2       ;
; system:system|simpleuart:simpleuart|send_pattern[1] ; 1       ;
; system:system|simpleuart:simpleuart|send_pattern[2] ; 1       ;
; system:system|simpleuart:simpleuart|send_pattern[3] ; 1       ;
; system:system|simpleuart:simpleuart|send_pattern[4] ; 1       ;
; system:system|simpleuart:simpleuart|send_pattern[5] ; 1       ;
; system:system|simpleuart:simpleuart|send_pattern[6] ; 1       ;
; system:system|simpleuart:simpleuart|send_pattern[7] ; 1       ;
; system:system|simpleuart:simpleuart|send_pattern[8] ; 1       ;
; Total number of inverted registers = 9              ;         ;
+-----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                              ; Megafunction                                                               ; Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|q_a[0..7] ; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|ram_rtl_0 ; RAM  ;
; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|q_a[0..7] ; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|ram_rtl_0 ; RAM  ;
; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|q_a[0..7] ; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|ram_rtl_0 ; RAM  ;
; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|q_a[0..7] ; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|ram_rtl_0 ; RAM  ;
; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|q_a[0..7]     ; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|ram_rtl_0     ; RAM  ;
; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|q_a[0..7]     ; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|ram_rtl_0     ; RAM  ;
; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|q_a[0..7]     ; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|ram_rtl_0     ; RAM  ;
; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|q_a[0..7]     ; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|ram_rtl_0     ; RAM  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                         ;
+---------------------------------------------------------------+----------------------------------------------------+
; Register Name                                                 ; RAM Name                                           ;
+---------------------------------------------------------------+----------------------------------------------------+
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[0]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[1]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[2]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[3]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[4]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[5]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[6]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[7]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[8]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[9]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[10] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[11] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[12] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[13] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[14] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[15] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[16] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[17] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[18] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[19] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[20] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[21] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[22] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[23] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[24] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[25] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[26] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[27] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[28] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[29] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[30] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[31] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[32] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[33] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[34] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[35] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[36] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[37] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[38] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[39] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[40] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[41] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_0_bypass[42] ; system:system|picorv32:picorv32_core|cpuregs_rtl_0 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[0]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[1]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[2]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[3]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[4]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[5]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[6]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[7]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[8]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[9]  ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[10] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[11] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[12] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[13] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[14] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[15] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[16] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[17] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[18] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[19] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[20] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[21] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[22] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[23] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[24] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[25] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[26] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[27] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[28] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[29] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[30] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[31] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[32] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[33] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[34] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[35] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[36] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[37] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[38] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[39] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[40] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[41] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
; system:system|picorv32:picorv32_core|cpuregs_rtl_1_bypass[42] ; system:system|picorv32:picorv32_core|cpuregs_rtl_1 ;
+---------------------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 95 bits   ; 190 LEs       ; 0 LEs                ; 190 LEs                ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_pc[30]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_system|system:system|boot_mem_ready                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_system|system:system|simpleuart:simpleuart|send_bitcnt[1]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_system|system:system|simpleuart:simpleuart|send_bitcnt[0]               ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|instr_bltu                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_system|system:system|soft_reset[1]                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|mem_addr[6]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|mem_wstrb[1]                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_system|system:system|simpleuart:simpleuart|cfg_divider[4]               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|decoded_imm[6]              ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|decoded_imm[30]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|mem_wdata[24]               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_system|system:system|simpleuart:simpleuart|cfg_divider[12]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|decoded_imm[4]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_system|system:system|simpleuart:simpleuart|send_divcnt[6]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|latched_rd[0]               ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|alu_out_q[2]                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_op2[1]                  ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_next_pc[21]             ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_op2[6]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |top_system|system:system|simpleuart:simpleuart|recv_divcnt[1]               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |top_system|system:system|simpleuart:simpleuart|recv_state[0]                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|mem_state[0]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_sh[1]                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_sh[3]                   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_out[14]                 ;
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_out[16]                 ;
; 17:1               ; 3 bits    ; 33 LEs        ; 18 LEs               ; 15 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_op1[1]                  ;
; 17:1               ; 24 bits   ; 264 LEs       ; 120 LEs              ; 144 LEs                ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_op1[9]                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_op1[29]                 ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |top_system|system:system|picorv32:picorv32_core|reg_out[3]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_system|system:system|simpleuart:simpleuart|send_pattern[8]              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |top_system|system:system|iob_native_interconnect:native_interconnect|Mux132 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_system|system:system|picorv32:picorv32_core|cpuregs_rs2[0]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_system|system:system|picorv32:picorv32_core|Selector11                  ;
; 13:1               ; 24 bits   ; 192 LEs       ; 144 LEs              ; 48 LEs                 ; No         ; |top_system|system:system|iob_native_interconnect:native_interconnect|Mux155 ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |top_system|system:system|iob_native_interconnect:native_interconnect|Mux163 ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |top_system|system:system|picorv32:picorv32_core|mem_wordsize                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top_system|system:system|picorv32:picorv32_core|cpu_state                   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |top_system|system:system|picorv32:picorv32_core|cpu_state                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0|altsyncram_ifv1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0|altsyncram_nev1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0|altsyncram_ekv1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0|altsyncram_7hv1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0|altsyncram_2nv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0|altsyncram_iiv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0|altsyncram_giv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0|altsyncram_hfv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_system ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DDR_ADDR_W     ; 20    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system ;
+-----------------+-------+----------------------------------+
; Parameter Name  ; Value ; Type                             ;
+-----------------+-------+----------------------------------+
; MAIN_MEM_ADDR_W ; 14    ; Signed Integer                   ;
; BOOT_ADDR_W     ; 14    ; Signed Integer                   ;
+-----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|picorv32:picorv32_core ;
+----------------------+----------------------------------+-------------------------+
; Parameter Name       ; Value                            ; Type                    ;
+----------------------+----------------------------------+-------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary         ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary         ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary         ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary         ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary         ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary         ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary         ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary         ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary         ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary         ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary         ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary         ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary         ;
; ENABLE_MUL           ; 0                                ; Signed Integer          ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary         ;
; ENABLE_DIV           ; 0                                ; Signed Integer          ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary         ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary         ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary         ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary         ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary         ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary         ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary         ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary         ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary         ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary         ;
+----------------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0 ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MEM_INIT_FILE  ; boot_0.dat ; String                                                                      ;
; DATA_W         ; 8          ; Signed Integer                                                              ;
; ADDR_W         ; 12         ; Signed Integer                                                              ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1 ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MEM_INIT_FILE  ; boot_1.dat ; String                                                                      ;
; DATA_W         ; 8          ; Signed Integer                                                              ;
; ADDR_W         ; 12         ; Signed Integer                                                              ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2 ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MEM_INIT_FILE  ; boot_2.dat ; String                                                                      ;
; DATA_W         ; 8          ; Signed Integer                                                              ;
; ADDR_W         ; 12         ; Signed Integer                                                              ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3 ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MEM_INIT_FILE  ; boot_3.dat ; String                                                                      ;
; DATA_W         ; 8          ; Signed Integer                                                              ;
; ADDR_W         ; 12         ; Signed Integer                                                              ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|main_memory:main_memory ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0 ;
+----------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------+
; MEM_INIT_FILE  ; firmware_0.dat ; String                                                                      ;
; DATA_W         ; 8              ; Signed Integer                                                              ;
; ADDR_W         ; 12             ; Signed Integer                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1 ;
+----------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------+
; MEM_INIT_FILE  ; firmware_1.dat ; String                                                                      ;
; DATA_W         ; 8              ; Signed Integer                                                              ;
; ADDR_W         ; 12             ; Signed Integer                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2 ;
+----------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------+
; MEM_INIT_FILE  ; firmware_2.dat ; String                                                                      ;
; DATA_W         ; 8              ; Signed Integer                                                              ;
; ADDR_W         ; 12             ; Signed Integer                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3 ;
+----------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------+
; MEM_INIT_FILE  ; firmware_3.dat ; String                                                                      ;
; DATA_W         ; 8              ; Signed Integer                                                              ;
; ADDR_W         ; 12             ; Signed Integer                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                            ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                         ;
; WIDTH_A                            ; 8                                               ; Untyped                                         ;
; WIDTHAD_A                          ; 12                                              ; Untyped                                         ;
; NUMWORDS_A                         ; 4096                                            ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WIDTH_B                            ; 8                                               ; Untyped                                         ;
; WIDTHAD_B                          ; 12                                              ; Untyped                                         ;
; NUMWORDS_B                         ; 4096                                            ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; INIT_FILE                          ; db/top_system.ram0_xalt_1p_mem_cd095101.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ifv1                                 ; Untyped                                         ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                            ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                         ;
; WIDTH_A                            ; 8                                               ; Untyped                                         ;
; WIDTHAD_A                          ; 12                                              ; Untyped                                         ;
; NUMWORDS_A                         ; 4096                                            ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WIDTH_B                            ; 8                                               ; Untyped                                         ;
; WIDTHAD_B                          ; 12                                              ; Untyped                                         ;
; NUMWORDS_B                         ; 4096                                            ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; INIT_FILE                          ; db/top_system.ram0_xalt_1p_mem_3724996d.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_nev1                                 ; Untyped                                         ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                            ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                         ;
; WIDTH_A                            ; 8                                               ; Untyped                                         ;
; WIDTHAD_A                          ; 12                                              ; Untyped                                         ;
; NUMWORDS_A                         ; 4096                                            ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WIDTH_B                            ; 8                                               ; Untyped                                         ;
; WIDTHAD_B                          ; 12                                              ; Untyped                                         ;
; NUMWORDS_B                         ; 4096                                            ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; INIT_FILE                          ; db/top_system.ram0_xalt_1p_mem_cfe5c8e0.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_ekv1                                 ; Untyped                                         ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                            ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                         ;
; WIDTH_A                            ; 8                                               ; Untyped                                         ;
; WIDTHAD_A                          ; 12                                              ; Untyped                                         ;
; NUMWORDS_A                         ; 4096                                            ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WIDTH_B                            ; 8                                               ; Untyped                                         ;
; WIDTHAD_B                          ; 12                                              ; Untyped                                         ;
; NUMWORDS_B                         ; 4096                                            ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; INIT_FILE                          ; db/top_system.ram0_xalt_1p_mem_74dc0f31.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_7hv1                                 ; Untyped                                         ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                        ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                     ;
; WIDTH_A                            ; 8                                               ; Untyped                                     ;
; WIDTHAD_A                          ; 12                                              ; Untyped                                     ;
; NUMWORDS_A                         ; 4096                                            ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; WIDTH_B                            ; 8                                               ; Untyped                                     ;
; WIDTHAD_B                          ; 12                                              ; Untyped                                     ;
; NUMWORDS_B                         ; 4096                                            ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                                          ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                     ;
; INIT_FILE                          ; db/top_system.ram0_xalt_1p_mem_efadac0c.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_2nv1                                 ; Untyped                                     ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                        ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                     ;
; WIDTH_A                            ; 8                                               ; Untyped                                     ;
; WIDTHAD_A                          ; 12                                              ; Untyped                                     ;
; NUMWORDS_A                         ; 4096                                            ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; WIDTH_B                            ; 8                                               ; Untyped                                     ;
; WIDTHAD_B                          ; 12                                              ; Untyped                                     ;
; NUMWORDS_B                         ; 4096                                            ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                                          ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                     ;
; INIT_FILE                          ; db/top_system.ram0_xalt_1p_mem_d50a3f0d.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_iiv1                                 ; Untyped                                     ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                        ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                     ;
; WIDTH_A                            ; 8                                               ; Untyped                                     ;
; WIDTHAD_A                          ; 12                                              ; Untyped                                     ;
; NUMWORDS_A                         ; 4096                                            ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                     ;
; WIDTH_B                            ; 8                                               ; Untyped                                     ;
; WIDTHAD_B                          ; 12                                              ; Untyped                                     ;
; NUMWORDS_B                         ; 4096                                            ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                                          ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                     ;
; INIT_FILE                          ; db/top_system.ram0_xalt_1p_mem_3eac0b07.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_giv1                                 ; Untyped                                     ;
+------------------------------------+-------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                         ;
+------------------------------------+------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                      ;
; WIDTH_A                            ; 8                                              ; Untyped                                      ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                      ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                      ;
; WIDTH_B                            ; 8                                              ; Untyped                                      ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                      ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                      ;
; INIT_FILE                          ; db/top_system.ram0_xalt_1p_mem_7b1d2e1.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_hfv1                                ; Untyped                                      ;
+------------------------------------+------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                    ;
; Entity Instance                           ; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system|iob_native_interconnect:native_interconnect"                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; s_addr_0[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_addr_0[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_addr_1[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_addr_1[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_addr_2[31..5]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_addr_2[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_addr_3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_wdata_3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_wstrb_3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_valid_3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system|picorv32:picorv32_core"                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_instr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; mem_la_read  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_write ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_wstrb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_insn    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs1     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs2     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_wr      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_rd      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_wait    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_ready   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; eoi          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; sys_mem_sel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_sel             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; resetn_int_sys    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_awvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_awaddr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_wvalid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_wstrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_bready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_arvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_araddr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_arlen   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_arburst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_arsize  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sys_s_axi_rready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 783                         ;
;     CLR               ; 12                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 144                         ;
;     ENA CLR           ; 34                          ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA SCLR          ; 223                         ;
;     ENA SLD           ; 45                          ;
;     SCLR              ; 123                         ;
;     SLD               ; 65                          ;
;     plain             ; 90                          ;
; arriav_lcell_comb     ; 1535                        ;
;     arith             ; 373                         ;
;         1 data inputs ; 215                         ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 30                          ;
;         5 data inputs ; 31                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1157                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 201                         ;
;         4 data inputs ; 227                         ;
;         5 data inputs ; 266                         ;
;         6 data inputs ; 361                         ;
; boundary_port         ; 5                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Aug  9 19:22:16 2019
Info: Command: quartus_map top_system.qsf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/top_system.v
    Info (12023): Found entity 1: top_system File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/top_system.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v
    Info (12023): Found entity 1: system File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/iob_native_interconnect.v
    Info (12023): Found entity 1: iob_native_interconnect File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/iob_native_interconnect.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/iob_native_memory_mapped_decoder.v
    Info (12023): Found entity 1: iob_native_memory_mapped_decoder File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/iob_native_memory_mapped_decoder.v Line: 1
Warning (12019): Can't analyze file -- file clock_wizard.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/main_memory.v
    Info (12023): Found entity 1: main_memory File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/main_memory.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/xalt_1p_mem.v
    Info (12023): Found entity 1: xalt_1p_mem File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/xalt_1p_mem.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/xalt_1p_mem_no_initialization.v
    Info (12023): Found entity 1: xalt_1p_mem_no_initialization File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/xalt_1p_mem_no_initialization.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/xalt_1p_mem_no_initialization_with_reset.v
    Info (12023): Found entity 1: xalt_1p_mem_no_initialization_with_reset File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/xalt_1p_mem_no_initialization_with_reset.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/boot_memory.v
    Info (12023): Found entity 1: boot_memory File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/boot_memory.v Line: 22
Info (12021): Found 8 design units, including 8 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v
    Info (12023): Found entity 1: picorv32 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 57
    Info (12023): Found entity 2: picorv32_regs File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 2087
    Info (12023): Found entity 3: picorv32_pcpi_mul File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 2110
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 2231
    Info (12023): Found entity 5: picorv32_pcpi_div File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 2333
    Info (12023): Found entity 6: picorv32_axi File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 2429
    Info (12023): Found entity 7: picorv32_axi_adapter File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 2643
    Info (12023): Found entity 8: picorv32_wb File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 2727
Info (12021): Found 1 design units, including 1 entities, in source file /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-uart/rtl/src/simpleuart.v
    Info (12023): Found entity 1: simpleuart File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-uart/rtl/src/simpleuart.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at system.v(180): created implicit net for "wire_m_instr" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 180
Info (12127): Elaborating entity "top_system" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:system" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/top_system.v Line: 200
Warning (10034): Output port "sys_s_axi_awaddr" at system.v(17) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 17
Warning (10034): Output port "sys_s_axi_wdata" at system.v(21) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 21
Warning (10034): Output port "sys_s_axi_wstrb" at system.v(22) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 22
Warning (10034): Output port "sys_s_axi_araddr" at system.v(29) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 29
Warning (10034): Output port "sys_s_axi_arlen" at system.v(30) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 30
Warning (10034): Output port "sys_s_axi_arsize" at system.v(31) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 31
Warning (10034): Output port "sys_s_axi_arburst" at system.v(32) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 32
Warning (10034): Output port "sys_s_axi_awvalid" at system.v(15) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 15
Warning (10034): Output port "sys_s_axi_wvalid" at system.v(19) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 19
Warning (10034): Output port "sys_s_axi_bready" at system.v(25) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 25
Warning (10034): Output port "sys_s_axi_arvalid" at system.v(27) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 27
Warning (10034): Output port "sys_s_axi_rready" at system.v(35) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 35
Info (12128): Elaborating entity "picorv32" for hierarchy "system:system|picorv32:picorv32_core" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(165): object "dbg_insn_addr" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(167): object "dbg_mem_valid" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(168): object "dbg_mem_instr" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(169): object "dbg_mem_ready" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(170): object "dbg_mem_addr" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(171): object "dbg_mem_wdata" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(172): object "dbg_mem_wstrb" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(173): object "dbg_mem_rdata" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(356): object "mem_busy" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 356
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(676): object "dbg_rs1val" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 676
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(677): object "dbg_rs2val" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 677
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(678): object "dbg_rs1val_valid" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 678
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(679): object "dbg_rs2val_valid" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 679
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(748): object "dbg_valid_insn" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 748
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1159): object "dbg_ascii_state" assigned a value but never read File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 1159
Warning (10034): Output port "pcpi_insn" at picorv32.v(106) has no driver File: /home/pmiranda/versat/iob-rv32-mig-native-axi/submodules/iob-rv32/picorv32.v Line: 106
Info (12128): Elaborating entity "iob_native_interconnect" for hierarchy "system:system|iob_native_interconnect:native_interconnect" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 243
Info (12128): Elaborating entity "iob_native_memory_mapped_decoder" for hierarchy "system:system|iob_native_interconnect:native_interconnect|iob_native_memory_mapped_decoder:native_mm_dec" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/iob_native_interconnect.v Line: 109
Info (12128): Elaborating entity "simpleuart" for hierarchy "system:system|simpleuart:simpleuart" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 264
Info (12128): Elaborating entity "boot_memory" for hierarchy "system:system|boot_memory:boot_memory" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 364
Info (12128): Elaborating entity "xalt_1p_mem" for hierarchy "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/boot_memory.v Line: 52
Info (12128): Elaborating entity "xalt_1p_mem" for hierarchy "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/boot_memory.v Line: 66
Info (12128): Elaborating entity "xalt_1p_mem" for hierarchy "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/boot_memory.v Line: 80
Info (12128): Elaborating entity "xalt_1p_mem" for hierarchy "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/boot_memory.v Line: 94
Info (12128): Elaborating entity "main_memory" for hierarchy "system:system|main_memory:main_memory" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/system.v Line: 448
Info (12128): Elaborating entity "xalt_1p_mem" for hierarchy "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/main_memory.v Line: 52
Info (12128): Elaborating entity "xalt_1p_mem" for hierarchy "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/main_memory.v Line: 66
Info (12128): Elaborating entity "xalt_1p_mem" for hierarchy "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/main_memory.v Line: 80
Info (12128): Elaborating entity "xalt_1p_mem" for hierarchy "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3" File: /home/pmiranda/versat/iob-rv32-mig-native-axi/rtl/src/memory/main_memory.v Line: 94
Warning (276020): Inferred RAM node "system:system|picorv32:picorv32_core|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:system|picorv32:picorv32_core|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_system.ram0_xalt_1p_mem_cd095101.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_system.ram0_xalt_1p_mem_3724996d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_system.ram0_xalt_1p_mem_cfe5c8e0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_system.ram0_xalt_1p_mem_74dc0f31.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_system.ram0_xalt_1p_mem_efadac0c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_system.ram0_xalt_1p_mem_d50a3f0d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_system.ram0_xalt_1p_mem_3eac0b07.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_system.ram0_xalt_1p_mem_7b1d2e1.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|picorv32:picorv32_core|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|picorv32:picorv32_core|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte3|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_system.ram0_xalt_1p_mem_cd095101.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ifv1.tdf
    Info (12023): Found entity 1: altsyncram_ifv1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_ifv1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_system.ram0_xalt_1p_mem_3724996d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nev1.tdf
    Info (12023): Found entity 1: altsyncram_nev1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_nev1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_system.ram0_xalt_1p_mem_cfe5c8e0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekv1.tdf
    Info (12023): Found entity 1: altsyncram_ekv1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_ekv1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|main_memory:main_memory|xalt_1p_mem:main_mem_byte0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_system.ram0_xalt_1p_mem_74dc0f31.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hv1.tdf
    Info (12023): Found entity 1: altsyncram_7hv1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_7hv1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte3|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_system.ram0_xalt_1p_mem_efadac0c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2nv1.tdf
    Info (12023): Found entity 1: altsyncram_2nv1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_2nv1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_system.ram0_xalt_1p_mem_d50a3f0d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iiv1.tdf
    Info (12023): Found entity 1: altsyncram_iiv1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_iiv1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_system.ram0_xalt_1p_mem_3eac0b07.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_giv1.tdf
    Info (12023): Found entity 1: altsyncram_giv1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_giv1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|boot_memory:boot_memory|xalt_1p_mem:boot_byte0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_system.ram0_xalt_1p_mem_7b1d2e1.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfv1.tdf
    Info (12023): Found entity 1: altsyncram_hfv1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_hfv1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "system:system|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf
    Info (12023): Found entity 1: altsyncram_d2k1 File: /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/db/altsyncram_d2k1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/output_files/top_system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1908 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 1775 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1227 megabytes
    Info: Processing ended: Fri Aug  9 19:22:28 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/pmiranda/versat/iob-rv32-mig-native-axi/fpga/altera/output_files/top_system.map.smsg.


