// Generated by CIRCT unknown git version
module data_bus(	// file.cleaned.mlir:2:3
  input  [7:0] i_gpr,	// file.cleaned.mlir:2:26
               i_ram,	// file.cleaned.mlir:2:42
               i_acc,	// file.cleaned.mlir:2:58
               i_iar,	// file.cleaned.mlir:2:74
               i_io,	// file.cleaned.mlir:2:90
  input  [5:0] step,	// file.cleaned.mlir:2:105
  input  [3:0] instr,	// file.cleaned.mlir:2:120
  input        ir_io,	// file.cleaned.mlir:2:136
               flags_detected,	// file.cleaned.mlir:2:152
  output [7:0] o_ir,	// file.cleaned.mlir:2:178
               o_iar,	// file.cleaned.mlir:2:193
               o_alua,	// file.cleaned.mlir:2:209
               o_gpr,	// file.cleaned.mlir:2:226
               o_mar,	// file.cleaned.mlir:2:242
               o_ram,	// file.cleaned.mlir:2:258
               o_io,	// file.cleaned.mlir:2:274
               o_tmp	// file.cleaned.mlir:2:289
);

  wire _GEN = instr == 4'h2;	// file.cleaned.mlir:10:14, :15:10
  wire _GEN_0 = instr == 4'h4;	// file.cleaned.mlir:9:14, :16:10
  wire _GEN_1 = instr == 4'h5;	// file.cleaned.mlir:8:14, :17:10
  wire _GEN_2 = instr == 4'h0;	// file.cleaned.mlir:7:14, :22:11
  wire _GEN_3 = instr == 4'h1;	// file.cleaned.mlir:6:14, :23:11
  wire _GEN_4 = instr == 4'h7;	// file.cleaned.mlir:3:14, :55:11
  assign o_ir = step[4] ? i_ram : 8'h0;	// file.cleaned.mlir:11:14, :12:10, :13:10, :65:5
  assign o_iar =
    step[3] | _GEN & step[0] | _GEN_1 & step[1]
      ? i_acc
      : instr == 4'h3 & step[2]
          ? i_gpr
          : _GEN_0 & step[1] | _GEN_1 & step[0] & flags_detected ? i_ram : 8'h0;	// file.cleaned.mlir:4:14, :11:14, :15:10, :16:10, :17:10, :19:10, :32:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :65:5
  assign o_alua =
    step[5] | (_GEN | _GEN_1) & step[2] ? i_iar : instr[3] & step[1] ? i_gpr : 8'h0;	// file.cleaned.mlir:11:14, :14:10, :15:10, :17:10, :19:10, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :65:5
  assign o_gpr =
    instr[3] & step[0]
      ? i_acc
      : _GEN_2 & step[1] | _GEN & step[1]
          ? i_ram
          : _GEN_4 & ~ir_io & step[1] ? i_io : 8'h0;	// file.cleaned.mlir:11:14, :15:10, :22:11, :31:11, :32:11, :37:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :65:5
  assign o_mar =
    step[5] | (_GEN | _GEN_0 | _GEN_1) & step[2]
      ? i_iar
      : (_GEN_2 | _GEN_3) & step[2] ? i_gpr : 8'h0;	// file.cleaned.mlir:11:14, :14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :20:10, :21:10, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :65:5
  assign o_ram = _GEN_3 & step[1] ? i_gpr : 8'h0;	// file.cleaned.mlir:11:14, :23:11, :32:11, :61:11, :62:11, :65:5
  assign o_io = _GEN_4 & ir_io & step[2] ? i_gpr : 8'h0;	// file.cleaned.mlir:11:14, :19:10, :55:11, :63:11, :64:11, :65:5
  assign o_tmp = instr[3] & step[2] ? i_gpr : 8'h0;	// file.cleaned.mlir:11:14, :19:10, :31:11, :49:11, :50:11, :65:5
endmodule

