{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09966,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09988,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000342873,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00213933,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000619783,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00213933,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 3.724,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 17.556,
	"finish__design__instance__count__class:inverter": 17,
	"finish__design__instance__area__class:inverter": 9.31,
	"finish__design__instance__count__class:sequential_cell": 16,
	"finish__design__instance__area__class:sequential_cell": 72.352,
	"finish__design__instance__count__class:multi_input_combinational_cell": 28,
	"finish__design__instance__area__class:multi_input_combinational_cell": 39.368,
	"finish__design__instance__count": 87,
	"finish__design__instance__area": 146.3,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.623518,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.855346,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.933617,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000149815,
	"finish__power__switching__total": 4.3215e-05,
	"finish__power__leakage__total": 3.40086e-06,
	"finish__power__total": 0.000196431,
	"finish__design__io": 23,
	"finish__design__die__area": 2842.49,
	"finish__design__core__area": 2575.94,
	"finish__design__instance__count": 159,
	"finish__design__instance__area": 165.452,
	"finish__design__instance__count__stdcell": 159,
	"finish__design__instance__area__stdcell": 165.452,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0642297,
	"finish__design__instance__utilization__stdcell": 0.0642297,
	"finish__design__rows": 36,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 36,
	"finish__design__sites": 9684,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 9684,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}