Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct  3 16:18:51 2025
| Host         : DESKTOP-VIVOBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUControl[0]
                            (input port)
  Destination:            ALUFlags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.238ns  (logic 5.331ns (40.266%)  route 7.908ns (59.734%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ALUControl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUControl[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ALUControl_IBUF[0]_inst/O
                         net (fo=13, routed)          4.285     5.743    ALUControl_IBUF[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.124     5.867 r  Result_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.604     6.471    Result_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.595 r  Result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.951     7.545    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ALUFlags_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.068     9.738    ALUFlags_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.238 r  ALUFlags_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.238    ALUFlags[2]
    V14                                                               r  ALUFlags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUControl[0]
                            (input port)
  Destination:            ALUFlags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.166ns  (logic 5.574ns (42.338%)  route 7.592ns (57.662%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ALUControl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUControl[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ALUControl_IBUF[0]_inst/O
                         net (fo=13, routed)          4.285     5.743    ALUControl_IBUF[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.124     5.867 f  Result_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.604     6.471    Result_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.595 f  Result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.825     7.420    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.152     7.572 r  ALUFlags_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878     9.450    ALUFlags_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         3.716    13.166 r  ALUFlags_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.166    ALUFlags[0]
    U15                                                               r  ALUFlags[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUControl[0]
                            (input port)
  Destination:            ALUFlags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.991ns  (logic 5.334ns (41.060%)  route 7.657ns (58.940%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ALUControl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUControl[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ALUControl_IBUF[0]_inst/O
                         net (fo=13, routed)          4.285     5.743    ALUControl_IBUF[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.124     5.867 r  Result_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.604     6.471    Result_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.595 r  Result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.825     7.420    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.124     7.544 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.943     9.487    ALUFlags_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.991 r  ALUFlags_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.991    ALUFlags[3]
    V13                                                               r  ALUFlags[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUControl[0]
                            (input port)
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.929ns  (logic 5.338ns (41.291%)  route 7.590ns (58.709%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ALUControl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUControl[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ALUControl_IBUF[0]_inst/O
                         net (fo=13, routed)          4.285     5.743    ALUControl_IBUF[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.124     5.867 r  Result_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.604     6.471    Result_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.595 r  Result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.825     7.420    Result_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.124     7.544 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.876     9.420    ALUFlags_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.929 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.929    Result[4]
    W18                                                               r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUControl[0]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.538ns  (logic 5.435ns (43.345%)  route 7.104ns (56.655%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ALUControl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUControl[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ALUControl_IBUF[0]_inst/O
                         net (fo=13, routed)          4.285     5.743    ALUControl_IBUF[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.124     5.867 r  Result_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.804     6.671    Result_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.150     6.821 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.014     8.836    Result_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    12.538 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.538    Result[2]
    U19                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUControl[0]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.242ns  (logic 5.112ns (41.755%)  route 7.130ns (58.245%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ALUControl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUControl[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ALUControl_IBUF[0]_inst/O
                         net (fo=13, routed)          4.451     5.909    ALUControl_IBUF[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.124     6.033 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.679     8.712    Result_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.242 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.242    Result[1]
    E19                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUControl[0]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.069ns  (logic 5.215ns (43.210%)  route 6.854ns (56.790%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ALUControl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUControl[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ALUControl_IBUF[0]_inst/O
                         net (fo=13, routed)          4.302     5.760    ALUControl_IBUF[0]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     5.884 r  Result_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.669     6.553    Result_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.677 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.883     8.560    Result_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.069 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.069    Result[3]
    V19                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUControl[0]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.390ns  (logic 5.087ns (44.659%)  route 6.303ns (55.341%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  ALUControl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUControl[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ALUControl_IBUF[0]_inst/O
                         net (fo=13, routed)          4.287     5.745    ALUControl_IBUF[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.869 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.016     7.885    Result_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.390 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.390    Result[0]
    U16                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.485ns (61.555%)  route 0.927ns (38.445%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           0.443     0.677    b_IBUF[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.722 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.484     1.206    Result_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.412 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.412    Result[0]
    U16                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.474ns (60.129%)  route 0.977ns (39.871%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  a_IBUF[4]_inst/O
                         net (fo=4, routed)           0.563     0.782    a_IBUF[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.827 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.414     1.241    ALUFlags_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.451 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.451    Result[4]
    W18                                                               r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            ALUFlags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.469ns (59.176%)  route 1.013ns (40.824%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  a_IBUF[4]_inst/O
                         net (fo=4, routed)           0.563     0.782    a_IBUF[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.827 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.451     1.277    ALUFlags_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.483 r  ALUFlags_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.483    ALUFlags[3]
    V13                                                               r  ALUFlags[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.544ns (62.032%)  route 0.945ns (37.968%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=4, routed)           0.466     0.698    a_IBUF[2]
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.048     0.746 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.479     1.225    Result_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.489 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.489    Result[2]
    U19                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.517ns (60.938%)  route 0.972ns (39.062%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=3, routed)           0.480     0.697    a_IBUF[3]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.742 r  Result_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.058     0.800    Result_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.845 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.434     1.279    Result_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.489 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.489    Result[3]
    V19                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            ALUFlags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.538ns (61.119%)  route 0.979ns (38.881%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  a_IBUF[4]_inst/O
                         net (fo=4, routed)           0.563     0.782    a_IBUF[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.042     0.824 r  ALUFlags_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.240    ALUFlags_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.517 r  ALUFlags_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.517    ALUFlags[0]
    U15                                                               r  ALUFlags[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            ALUFlags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.519ns (60.292%)  route 1.000ns (39.708%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[2]_inst/O
                         net (fo=4, routed)           0.437     0.664    b_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.709 f  ALUFlags_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.058     0.767    ALUFlags_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.812 r  ALUFlags_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.317    ALUFlags_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.519 r  ALUFlags_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.519    ALUFlags[2]
    V14                                                               r  ALUFlags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.505ns (56.814%)  route 1.144ns (43.186%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.359     0.588    a_IBUF[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.633 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.785     1.418    Result_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.649 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.649    Result[1]
    E19                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------





