# QISP
Queue Instruction Set Processor

Two operand RISC-Like instruction set with implicit destination and addressable register set (using the internal Queue Pointer register)
