<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="335" />
   <irq preferredWidth="34" />
   <name preferredWidth="201" />
   <export preferredWidth="236" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols,Library/Memory Interfaces and Controllers/SDRAM,Project,Library/Memory Interfaces and Controllers,Library/University Program/Memory,Library/Interface Protocols/JESD,Library/University Program/Clock,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/Memory Interfaces and Controllers/Memory Interfaces with ALTMEMPHY,Library/University Program,Library" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
 <clocktable>
  <columns>
   <clockname preferredWidth="359" />
   <clocksource preferredWidth="358" />
   <frequency preferredWidth="339" />
  </columns>
 </clocktable>
 <generation synthesis="NONE" />
</preferences>
