<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <name preferredWidth="319" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
<<<<<<< HEAD
 <window width="1938" height="1048" x="0" y="50" />
 <hdlexample language="VHDL" />
 <generation
   simulation="VHDL"
   block_symbol_file="0"
   testbench_simulation="VHDL"
   greybox="0"
   synthesis="VHDL" />
=======
 <window width="1938" height="1048" x="384" y="81" />
 <hdlexample language="VHDL" />
 <generation simulation="VHDL" block_symbol_file="0" testbench_simulation="VHDL" />
>>>>>>> 7245892e875a6bcfc53120e2288f75026a967ad8
</preferences>
