// Seed: 1988588999
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_5;
  reg id_6;
  assign id_4 = id_3;
  wand id_7;
  reg  id_8;
  initial id_6 <= id_8;
  assign id_7 = id_7 == 1;
  assign id_6 = 1;
  assign id_5 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_7,
      id_3
  );
  assign modCall_1.type_10 = 0;
  wire id_8;
endmodule
