-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

-- DATE "12/02/2020 02:33:25"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mejia_sw_Nov28 IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	ExtOP : IN std_logic;
	ALUctr : IN std_logic;
	ALUsrc : IN std_logic;
	MemW : IN std_logic;
	RSin : IN std_logic_vector(4 DOWNTO 0);
	RTin : IN std_logic_vector(4 DOWNTO 0);
	Instin : IN std_logic_vector(4 DOWNTO 0);
	IMin : IN std_logic_vector(15 DOWNTO 0);
	BusA : BUFFER std_logic_vector(31 DOWNTO 0);
	BusB : BUFFER std_logic_vector(31 DOWNTO 0);
	Inst : BUFFER std_logic_vector(31 DOWNTO 0);
	address : BUFFER std_logic_vector(31 DOWNTO 0);
	extend : BUFFER std_logic_vector(31 DOWNTO 0);
	mux_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Stored : BUFFER std_logic_vector(31 DOWNTO 0);
	OVF : BUFFER std_logic;
	NF : BUFFER std_logic;
	ZF : BUFFER std_logic
	);
END mejia_sw_Nov28;

-- Design Ports Information
-- BusA[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[1]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[2]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[3]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[4]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[5]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[6]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[7]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[8]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[9]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[10]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[11]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[12]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[13]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[14]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[15]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[16]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[17]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[18]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[19]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[20]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[21]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[22]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[23]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[24]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[25]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[26]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[27]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[28]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[29]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[30]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusA[31]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[0]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[1]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[2]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[3]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[4]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[6]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[7]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[8]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[9]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[10]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[11]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[12]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[13]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[14]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[15]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[16]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[17]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[18]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[19]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[21]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[22]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[23]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[24]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[25]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[26]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[27]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[28]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[29]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[30]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BusB[31]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[0]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[1]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[2]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[3]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[4]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[5]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[6]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[7]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[8]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[9]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[10]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[12]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[14]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[15]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[16]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[17]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[18]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[19]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[20]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[21]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[22]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[23]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[24]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[25]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[26]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[27]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[28]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[29]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[30]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Inst[31]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[1]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[2]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[3]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[4]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[5]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[7]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[9]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[10]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[11]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[12]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[13]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[14]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[15]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[16]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[17]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[18]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[19]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[20]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[21]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[22]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[23]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[24]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[25]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[26]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[27]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[28]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[29]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[30]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[31]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[1]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[2]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[4]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[5]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[6]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[7]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[8]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[9]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[12]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[13]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[14]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[15]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[16]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[17]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[18]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[19]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[20]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[21]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[22]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[23]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[24]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[25]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[26]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[27]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[28]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[29]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[30]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- extend[31]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[3]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[5]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[7]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[9]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[10]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[11]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[12]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[13]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[14]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[15]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[16]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[17]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[18]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[19]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[20]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[21]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[22]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[23]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[24]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[25]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[26]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[27]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[28]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[29]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[30]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_out[31]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[0]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[1]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[2]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[6]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[7]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[9]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[10]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[11]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[12]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[13]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[14]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[15]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[16]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[17]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[18]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[19]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[20]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[21]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[22]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[23]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[24]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[25]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[26]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[27]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[28]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[29]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[30]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Stored[31]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OVF	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NF	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ZF	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ExtOP	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUsrc	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTin[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTin[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTin[2]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTin[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTin[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSin[0]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSin[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSin[2]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSin[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RSin[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instin[0]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instin[1]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instin[2]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instin[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instin[4]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[2]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[6]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[7]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[8]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[9]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[10]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[11]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[14]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IMin[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUctr	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemW	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mejia_sw_Nov28 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_ExtOP : std_logic;
SIGNAL ww_ALUctr : std_logic;
SIGNAL ww_ALUsrc : std_logic;
SIGNAL ww_MemW : std_logic;
SIGNAL ww_RSin : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_RTin : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Instin : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_IMin : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_BusA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_BusB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Inst : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_address : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_extend : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_mux_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Stored : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_OVF : std_logic;
SIGNAL ww_NF : std_logic;
SIGNAL ww_ZF : std_logic;
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \RTin[0]~input_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \RTin[1]~input_o\ : std_logic;
SIGNAL \RTin[2]~input_o\ : std_logic;
SIGNAL \RTin[3]~input_o\ : std_logic;
SIGNAL \RTin[4]~input_o\ : std_logic;
SIGNAL \RTreg[4]~feeder_combout\ : std_logic;
SIGNAL \RSin[0]~input_o\ : std_logic;
SIGNAL \RSreg[0]~feeder_combout\ : std_logic;
SIGNAL \RSin[1]~input_o\ : std_logic;
SIGNAL \RSreg[1]~feeder_combout\ : std_logic;
SIGNAL \RSin[2]~input_o\ : std_logic;
SIGNAL \RSin[3]~input_o\ : std_logic;
SIGNAL \RSreg[3]~feeder_combout\ : std_logic;
SIGNAL \RSin[4]~input_o\ : std_logic;
SIGNAL \RSreg[4]~feeder_combout\ : std_logic;
SIGNAL \Instin[0]~input_o\ : std_logic;
SIGNAL \IN5[0]~feeder_combout\ : std_logic;
SIGNAL \Instin[1]~input_o\ : std_logic;
SIGNAL \IN5[1]~feeder_combout\ : std_logic;
SIGNAL \Instin[2]~input_o\ : std_logic;
SIGNAL \IN5[2]~feeder_combout\ : std_logic;
SIGNAL \Instin[3]~input_o\ : std_logic;
SIGNAL \Instin[4]~input_o\ : std_logic;
SIGNAL \ALUctr~input_o\ : std_logic;
SIGNAL \ALUctri~q\ : std_logic;
SIGNAL \ALUsrc~input_o\ : std_logic;
SIGNAL \ALUsrci~q\ : std_logic;
SIGNAL \IMin[0]~input_o\ : std_logic;
SIGNAL \mux_1|X[0]~0_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout\ : std_logic;
SIGNAL \IMin[1]~input_o\ : std_logic;
SIGNAL \mux_1|X[1]~1_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \IMin[2]~input_o\ : std_logic;
SIGNAL \mux_1|X[2]~2_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT\ : std_logic;
SIGNAL \IMin[3]~input_o\ : std_logic;
SIGNAL \IM16[3]~feeder_combout\ : std_logic;
SIGNAL \mux_1|X[3]~3_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT\ : std_logic;
SIGNAL \IMin[4]~input_o\ : std_logic;
SIGNAL \mux_1|X[4]~4_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT\ : std_logic;
SIGNAL \IMin[5]~input_o\ : std_logic;
SIGNAL \IM16[5]~feeder_combout\ : std_logic;
SIGNAL \mux_1|X[5]~5_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4]~COUT\ : std_logic;
SIGNAL \IMin[6]~input_o\ : std_logic;
SIGNAL \IM16[6]~feeder_combout\ : std_logic;
SIGNAL \mux_1|X[6]~6_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5]~COUT\ : std_logic;
SIGNAL \IMin[7]~input_o\ : std_logic;
SIGNAL \IM16[7]~feeder_combout\ : std_logic;
SIGNAL \mux_1|X[7]~7_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6]~COUT\ : std_logic;
SIGNAL \IMin[8]~input_o\ : std_logic;
SIGNAL \IM16[8]~feeder_combout\ : std_logic;
SIGNAL \mux_1|X[8]~8_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7]~COUT\ : std_logic;
SIGNAL \IMin[9]~input_o\ : std_logic;
SIGNAL \mux_1|X[9]~9_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[8]~COUT\ : std_logic;
SIGNAL \IMin[10]~input_o\ : std_logic;
SIGNAL \mux_1|X[10]~10_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[9]~COUT\ : std_logic;
SIGNAL \IMin[11]~input_o\ : std_logic;
SIGNAL \IM16[11]~feeder_combout\ : std_logic;
SIGNAL \mux_1|X[11]~11_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[10]~COUT\ : std_logic;
SIGNAL \IMin[12]~input_o\ : std_logic;
SIGNAL \IM16[12]~feeder_combout\ : std_logic;
SIGNAL \mux_1|X[12]~12_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[11]~COUT\ : std_logic;
SIGNAL \IMin[13]~input_o\ : std_logic;
SIGNAL \mux_1|X[13]~13_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[12]~COUT\ : std_logic;
SIGNAL \Zreg[13]~feeder_combout\ : std_logic;
SIGNAL \IMin[14]~input_o\ : std_logic;
SIGNAL \mux_1|X[14]~14_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[13]~COUT\ : std_logic;
SIGNAL \IMin[15]~input_o\ : std_logic;
SIGNAL \IM16[15]~feeder_combout\ : std_logic;
SIGNAL \mux_1|X[15]~15_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[14]~COUT\ : std_logic;
SIGNAL \ExtOP~input_o\ : std_logic;
SIGNAL \ExtOPi~feeder_combout\ : std_logic;
SIGNAL \ExtOPi~q\ : std_logic;
SIGNAL \mux_1|X[16]~16_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[15]~COUT\ : std_logic;
SIGNAL \mux_1|X[17]~17_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[16]~COUT\ : std_logic;
SIGNAL \mux_1|X[18]~18_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[17]~COUT\ : std_logic;
SIGNAL \mux_1|X[19]~19_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[18]~COUT\ : std_logic;
SIGNAL \mux_1|X[20]~20_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[19]~COUT\ : std_logic;
SIGNAL \mux_1|X[21]~21_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[20]~COUT\ : std_logic;
SIGNAL \mux_1|X[22]~22_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[21]~COUT\ : std_logic;
SIGNAL \mux_1|X[23]~23_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[22]~COUT\ : std_logic;
SIGNAL \mux_1|X[24]~24_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[23]~COUT\ : std_logic;
SIGNAL \mux_1|X[25]~25_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[24]~COUT\ : std_logic;
SIGNAL \mux_1|X[26]~26_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[25]~COUT\ : std_logic;
SIGNAL \mux_1|X[27]~27_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[26]~COUT\ : std_logic;
SIGNAL \mux_1|X[28]~28_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[27]~COUT\ : std_logic;
SIGNAL \mux_1|X[29]~29_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[28]~COUT\ : std_logic;
SIGNAL \mux_1|X[30]~30_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[29]~COUT\ : std_logic;
SIGNAL \mux_1|X[31]~31_combout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[30]~COUT\ : std_logic;
SIGNAL \IMMex_16|extend_out[16]~0_combout\ : std_logic;
SIGNAL \MemW~input_o\ : std_logic;
SIGNAL \MemWi~q\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \OVF~reg0_q\ : std_logic;
SIGNAL \NF~reg0_q\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \ZF~reg0_q\ : std_logic;
SIGNAL RTreg : std_logic_vector(4 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|overflow_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL Zreg : std_logic_vector(31 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Instr|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL address_out : std_logic_vector(31 DOWNTO 0);
SIGNAL RSreg : std_logic_vector(4 DOWNTO 0);
SIGNAL \IM_16|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL IN5 : std_logic_vector(4 DOWNTO 0);
SIGNAL IM16 : std_logic_vector(15 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[31]~31_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[30]~30_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[29]~29_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[28]~28_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[27]~27_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[26]~26_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[25]~25_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[24]~24_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[23]~23_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[22]~22_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[21]~21_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[20]~20_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[19]~19_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[18]~18_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[17]~17_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[16]~16_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[15]~15_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[14]~14_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[13]~13_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[12]~12_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[11]~11_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[10]~10_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[9]~9_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[8]~8_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[7]~7_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[6]~6_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[5]~5_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[4]~4_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[3]~3_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[2]~2_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[1]~1_combout\ : std_logic;
SIGNAL \mux_1|ALT_INV_X[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_ALUsrci~q\ : std_logic;
SIGNAL \ALT_INV_ExtOPi~q\ : std_logic;
SIGNAL \IM_16|ALT_INV_q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_MemWi~q\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_ALUctri~q\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_IMin[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_IMin[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_IMin[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_IMin[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_IMin[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_IMin[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_IMin[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_IMin[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_Instin[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_Instin[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Instin[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_RSin[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_RSin[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_RSin[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_RSin[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_RTin[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_ExtOP~input_o\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_ExtOP <= ExtOP;
ww_ALUctr <= ALUctr;
ww_ALUsrc <= ALUsrc;
ww_MemW <= MemW;
ww_RSin <= RSin;
ww_RTin <= RTin;
ww_Instin <= Instin;
ww_IMin <= IMin;
BusA <= ww_BusA;
BusB <= ww_BusB;
Inst <= ww_Inst;
address <= ww_address;
extend <= ww_extend;
mux_out <= ww_mux_out;
Stored <= ww_Stored;
OVF <= ww_OVF;
NF <= ww_NF;
ZF <= ww_ZF;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (RTreg(4) & RTreg(3) & RTreg(2) & RTreg(1) & RTreg(0));

\Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (RSreg(4) & RSreg(3) & RSreg(2) & RSreg(1) & RSreg(0));

\Reg_file|altsyncram_component|auto_generated|q_a\(0) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Reg_file|altsyncram_component|auto_generated|q_a\(1) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Reg_file|altsyncram_component|auto_generated|q_a\(2) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Reg_file|altsyncram_component|auto_generated|q_a\(3) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Reg_file|altsyncram_component|auto_generated|q_a\(4) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Reg_file|altsyncram_component|auto_generated|q_a\(5) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Reg_file|altsyncram_component|auto_generated|q_a\(6) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Reg_file|altsyncram_component|auto_generated|q_a\(7) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Reg_file|altsyncram_component|auto_generated|q_a\(8) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Reg_file|altsyncram_component|auto_generated|q_a\(9) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Reg_file|altsyncram_component|auto_generated|q_a\(10) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Reg_file|altsyncram_component|auto_generated|q_a\(11) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Reg_file|altsyncram_component|auto_generated|q_a\(12) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Reg_file|altsyncram_component|auto_generated|q_a\(13) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Reg_file|altsyncram_component|auto_generated|q_a\(14) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Reg_file|altsyncram_component|auto_generated|q_a\(15) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\Reg_file|altsyncram_component|auto_generated|q_a\(16) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\Reg_file|altsyncram_component|auto_generated|q_a\(17) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\Reg_file|altsyncram_component|auto_generated|q_a\(18) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\Reg_file|altsyncram_component|auto_generated|q_a\(19) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);

\Reg_file|altsyncram_component|auto_generated|q_b\(0) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\Reg_file|altsyncram_component|auto_generated|q_b\(1) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\Reg_file|altsyncram_component|auto_generated|q_b\(2) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\Reg_file|altsyncram_component|auto_generated|q_b\(3) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\Reg_file|altsyncram_component|auto_generated|q_b\(4) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\Reg_file|altsyncram_component|auto_generated|q_b\(5) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\Reg_file|altsyncram_component|auto_generated|q_b\(6) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\Reg_file|altsyncram_component|auto_generated|q_b\(7) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\Reg_file|altsyncram_component|auto_generated|q_b\(8) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\Reg_file|altsyncram_component|auto_generated|q_b\(9) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\Reg_file|altsyncram_component|auto_generated|q_b\(10) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\Reg_file|altsyncram_component|auto_generated|q_b\(11) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\Reg_file|altsyncram_component|auto_generated|q_b\(12) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\Reg_file|altsyncram_component|auto_generated|q_b\(13) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\Reg_file|altsyncram_component|auto_generated|q_b\(14) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\Reg_file|altsyncram_component|auto_generated|q_b\(15) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\Reg_file|altsyncram_component|auto_generated|q_b\(16) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\Reg_file|altsyncram_component|auto_generated|q_b\(17) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\Reg_file|altsyncram_component|auto_generated|q_b\(18) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\Reg_file|altsyncram_component|auto_generated|q_b\(19) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);

\Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (RTreg(4) & RTreg(3) & RTreg(2) & RTreg(1) & RTreg(0));

\Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (RSreg(4) & RSreg(3) & RSreg(2) & RSreg(1) & RSreg(0));

\Reg_file|altsyncram_component|auto_generated|q_a\(20) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\Reg_file|altsyncram_component|auto_generated|q_a\(21) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\Reg_file|altsyncram_component|auto_generated|q_a\(22) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\Reg_file|altsyncram_component|auto_generated|q_a\(23) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);
\Reg_file|altsyncram_component|auto_generated|q_a\(24) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(4);
\Reg_file|altsyncram_component|auto_generated|q_a\(25) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(5);
\Reg_file|altsyncram_component|auto_generated|q_a\(26) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(6);
\Reg_file|altsyncram_component|auto_generated|q_a\(27) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(7);
\Reg_file|altsyncram_component|auto_generated|q_a\(28) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(8);
\Reg_file|altsyncram_component|auto_generated|q_a\(29) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(9);
\Reg_file|altsyncram_component|auto_generated|q_a\(30) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(10);
\Reg_file|altsyncram_component|auto_generated|q_a\(31) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(11);

\Reg_file|altsyncram_component|auto_generated|q_b\(20) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\Reg_file|altsyncram_component|auto_generated|q_b\(21) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\Reg_file|altsyncram_component|auto_generated|q_b\(22) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\Reg_file|altsyncram_component|auto_generated|q_b\(23) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);
\Reg_file|altsyncram_component|auto_generated|q_b\(24) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(4);
\Reg_file|altsyncram_component|auto_generated|q_b\(25) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(5);
\Reg_file|altsyncram_component|auto_generated|q_b\(26) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(6);
\Reg_file|altsyncram_component|auto_generated|q_b\(27) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(7);
\Reg_file|altsyncram_component|auto_generated|q_b\(28) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(8);
\Reg_file|altsyncram_component|auto_generated|q_b\(29) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(9);
\Reg_file|altsyncram_component|auto_generated|q_b\(30) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(10);
\Reg_file|altsyncram_component|auto_generated|q_b\(31) <= \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(11);

\Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Instr|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (IN5(4) & IN5(3) & IN5(2) & IN5(1) & IN5(0));

\Instr|altsyncram_component|auto_generated|q_a\(0) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Instr|altsyncram_component|auto_generated|q_a\(1) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Instr|altsyncram_component|auto_generated|q_a\(2) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Instr|altsyncram_component|auto_generated|q_a\(3) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Instr|altsyncram_component|auto_generated|q_a\(4) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Instr|altsyncram_component|auto_generated|q_a\(5) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Instr|altsyncram_component|auto_generated|q_a\(6) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Instr|altsyncram_component|auto_generated|q_a\(7) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Instr|altsyncram_component|auto_generated|q_a\(8) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Instr|altsyncram_component|auto_generated|q_a\(9) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Instr|altsyncram_component|auto_generated|q_a\(10) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Instr|altsyncram_component|auto_generated|q_a\(11) <= \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);

\Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Instr|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (IN5(4) & IN5(3) & IN5(2) & IN5(1) & IN5(0));

\Instr|altsyncram_component|auto_generated|q_a\(12) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\Instr|altsyncram_component|auto_generated|q_a\(13) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\Instr|altsyncram_component|auto_generated|q_a\(14) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\Instr|altsyncram_component|auto_generated|q_a\(15) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\Instr|altsyncram_component|auto_generated|q_a\(16) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\Instr|altsyncram_component|auto_generated|q_a\(17) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\Instr|altsyncram_component|auto_generated|q_a\(18) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\Instr|altsyncram_component|auto_generated|q_a\(19) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\Instr|altsyncram_component|auto_generated|q_a\(20) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\Instr|altsyncram_component|auto_generated|q_a\(21) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);
\Instr|altsyncram_component|auto_generated|q_a\(22) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(10);
\Instr|altsyncram_component|auto_generated|q_a\(23) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(11);
\Instr|altsyncram_component|auto_generated|q_a\(24) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(12);
\Instr|altsyncram_component|auto_generated|q_a\(25) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(13);
\Instr|altsyncram_component|auto_generated|q_a\(26) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(14);
\Instr|altsyncram_component|auto_generated|q_a\(27) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(15);
\Instr|altsyncram_component|auto_generated|q_a\(28) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(16);
\Instr|altsyncram_component|auto_generated|q_a\(29) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(17);
\Instr|altsyncram_component|auto_generated|q_a\(30) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(18);
\Instr|altsyncram_component|auto_generated|q_a\(31) <= \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(1);

\data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(1);

\data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(1);

\data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a193~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(1);

\data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a225~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(1);

\data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(1);

\data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(1);

\data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(1);

\data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(2);

\data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(2);

\data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(2);

\data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(2);

\data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(2);

\data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(2);

\data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(2);

\data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(2);

\data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(3);

\data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(3);

\data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(3);

\data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a195~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(3);

\data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a227~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(3);

\data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(3);

\data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(3);

\data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(3);

\data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(4);

\data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(4);

\data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(4);

\data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(4);

\data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(4);

\data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(4);

\data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(4);

\data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(4);

\data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(5);

\data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(5);

\data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(5);

\data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a197~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(5);

\data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a229~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(5);

\data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(5);

\data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(5);

\data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(5);

\data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(6);

\data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(6);

\data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(6);

\data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(6);

\data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(6);

\data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(6);

\data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(6);

\data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(6);

\data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(7);

\data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(7);

\data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(7);

\data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a199~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(7);

\data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a231~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(7);

\data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(7);

\data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(7);

\data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(7);

\data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(8);

\data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(8);

\data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(8);

\data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(8);

\data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(8);

\data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(8);

\data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(8);

\data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(8);

\data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(9);

\data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(9);

\data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(9);

\data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a201~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(9);

\data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a233~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(9);

\data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(9);

\data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(9);

\data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(9);

\data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(10);

\data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(10);

\data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(10);

\data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(10);

\data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(10);

\data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(10);

\data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(10);

\data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(10);

\data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(11);

\data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(11);

\data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(11);

\data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a203~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(11);

\data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a235~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(11);

\data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(11);

\data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(11);

\data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(11);

\data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(12);

\data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(12);

\data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(12);

\data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a204~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(12);

\data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a236~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(12);

\data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(12);

\data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(12);

\data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(12);

\data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(13);

\data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(13);

\data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(13);

\data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a205~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(13);

\data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a237~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(13);

\data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(13);

\data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(13);

\data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(13);

\data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(14);

\data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(14);

\data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(14);

\data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(14);

\data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(14);

\data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(14);

\data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(14);

\data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(14);

\data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(15);

\data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(15);

\data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(15);

\data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a207~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(15);

\data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a239~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(15);

\data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(15);

\data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(15);

\data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(15);

\data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(16);

\data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(16);

\data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(16);

\data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(16);

\data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(16);

\data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(16);

\data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(16);

\data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(16);

\data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(17);

\data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(17);

\data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(17);

\data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a209~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(17);

\data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a241~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(17);

\data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(17);

\data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(17);

\data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(17);

\data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(18);

\data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(18);

\data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(18);

\data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(18);

\data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(18);

\data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(18);

\data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(18);

\data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(18);

\data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a211~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a243~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(19);

\data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(20);

\data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(20);

\data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(20);

\data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(20);

\data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(20);

\data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(20);

\data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(20);

\data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(20);

\data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(21);

\data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(21);

\data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(21);

\data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a213~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(21);

\data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a245~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(21);

\data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(21);

\data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(21);

\data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(21);

\data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(22);

\data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(22);

\data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(22);

\data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(22);

\data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(22);

\data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(22);

\data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(22);

\data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(22);

\data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(23);

\data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(23);

\data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(23);

\data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a215~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(23);

\data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a247~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(23);

\data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(23);

\data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(23);

\data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(23);

\data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(24);

\data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(24);

\data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(24);

\data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(24);

\data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(24);

\data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(24);

\data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(24);

\data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(24);

\data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(25);

\data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(25);

\data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(25);

\data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a217~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(25);

\data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a249~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(25);

\data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(25);

\data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(25);

\data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(25);

\data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(26);

\data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(26);

\data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(26);

\data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(26);

\data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(26);

\data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(26);

\data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(26);

\data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(26);

\data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(27);

\data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(27);

\data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(27);

\data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a219~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(27);

\data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a251~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(27);

\data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(27);

\data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(27);

\data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(27);

\data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(28);

\data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(28);

\data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(28);

\data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a220~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(28);

\data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a252~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(28);

\data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(28);

\data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(28);

\data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(28);

\data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(29);

\data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(29);

\data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(29);

\data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a221~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(29);

\data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a253~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(29);

\data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(29);

\data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(29);

\data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(29);

\data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(30);

\data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(30);

\data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(30);

\data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(30);

\data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(30);

\data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(30);

\data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(30);

\data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(30);

\data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(31);

\data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(31);

\data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(31);

\data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a223~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(31);

\data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a255~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(31);

\data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(31);

\data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(31);

\data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Reg_file|altsyncram_component|auto_generated|q_b\(31);

\data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & 
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) & \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0));

\data_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(22);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(23);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(24);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(25);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(26);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(27);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(28);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(29);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(30);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(31);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(20) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(20);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(20);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(1) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(1);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(2) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(2);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(3) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(3);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(4) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(4);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(5) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(5);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(6) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(6);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(7) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(7);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(8) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(8);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(9) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(9);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(10) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(10);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(11) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(11);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(12) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(12);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(13) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(13);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(14) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(14);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(15) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(15);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(16) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(16);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(17) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(17);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(18) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(18);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(19) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(19);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(1);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(2);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(3);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(4);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(5);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(6);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(7);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(8);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(9);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(10);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(11);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(12);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(13);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(14);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(15);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(16);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(17);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(18);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(19);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(0) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(0);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(0);
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a225~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a193~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout\;
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(31) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(31);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(30) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(30);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(29) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(29);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(28) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(28);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(27) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(27);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(26) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(26);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(25) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(25);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(24) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(24);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(23) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(23);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(22) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(22);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(21) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(21);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(20) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(20);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(19) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(19);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(18) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(18);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(17) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(17);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(16) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(16);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(12) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(11) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(10) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(9) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(8) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(7) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(6) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(5) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(4) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(3) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(2) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(1) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1);
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(0) <= NOT \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(21) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(21);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(22) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(22);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(23) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(23);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(24) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(24);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(25) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(25);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(26) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(26);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(27) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(27);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(28) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(28);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(29) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(29);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(30) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(30);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(31) <= NOT \Reg_file|altsyncram_component|auto_generated|q_b\(31);
\Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \Reg_file|altsyncram_component|auto_generated|q_a\(21);
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a241~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a209~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a239~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a207~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a237~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a205~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a236~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a204~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a235~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a203~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a233~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a201~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a231~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a199~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a229~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a197~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a227~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a195~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a255~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a223~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a253~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a221~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a252~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a220~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a251~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a219~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a249~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a217~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a247~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a215~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a245~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a213~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a243~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a211~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \data_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\mux_1|ALT_INV_X[31]~31_combout\ <= NOT \mux_1|X[31]~31_combout\;
\mux_1|ALT_INV_X[30]~30_combout\ <= NOT \mux_1|X[30]~30_combout\;
\mux_1|ALT_INV_X[29]~29_combout\ <= NOT \mux_1|X[29]~29_combout\;
\mux_1|ALT_INV_X[28]~28_combout\ <= NOT \mux_1|X[28]~28_combout\;
\mux_1|ALT_INV_X[27]~27_combout\ <= NOT \mux_1|X[27]~27_combout\;
\mux_1|ALT_INV_X[26]~26_combout\ <= NOT \mux_1|X[26]~26_combout\;
\mux_1|ALT_INV_X[25]~25_combout\ <= NOT \mux_1|X[25]~25_combout\;
\mux_1|ALT_INV_X[24]~24_combout\ <= NOT \mux_1|X[24]~24_combout\;
\mux_1|ALT_INV_X[23]~23_combout\ <= NOT \mux_1|X[23]~23_combout\;
\mux_1|ALT_INV_X[22]~22_combout\ <= NOT \mux_1|X[22]~22_combout\;
\mux_1|ALT_INV_X[21]~21_combout\ <= NOT \mux_1|X[21]~21_combout\;
\mux_1|ALT_INV_X[20]~20_combout\ <= NOT \mux_1|X[20]~20_combout\;
\mux_1|ALT_INV_X[19]~19_combout\ <= NOT \mux_1|X[19]~19_combout\;
\mux_1|ALT_INV_X[18]~18_combout\ <= NOT \mux_1|X[18]~18_combout\;
\mux_1|ALT_INV_X[17]~17_combout\ <= NOT \mux_1|X[17]~17_combout\;
\mux_1|ALT_INV_X[16]~16_combout\ <= NOT \mux_1|X[16]~16_combout\;
\mux_1|ALT_INV_X[15]~15_combout\ <= NOT \mux_1|X[15]~15_combout\;
\mux_1|ALT_INV_X[14]~14_combout\ <= NOT \mux_1|X[14]~14_combout\;
\mux_1|ALT_INV_X[13]~13_combout\ <= NOT \mux_1|X[13]~13_combout\;
\mux_1|ALT_INV_X[12]~12_combout\ <= NOT \mux_1|X[12]~12_combout\;
\mux_1|ALT_INV_X[11]~11_combout\ <= NOT \mux_1|X[11]~11_combout\;
\mux_1|ALT_INV_X[10]~10_combout\ <= NOT \mux_1|X[10]~10_combout\;
\mux_1|ALT_INV_X[9]~9_combout\ <= NOT \mux_1|X[9]~9_combout\;
\mux_1|ALT_INV_X[8]~8_combout\ <= NOT \mux_1|X[8]~8_combout\;
\mux_1|ALT_INV_X[7]~7_combout\ <= NOT \mux_1|X[7]~7_combout\;
\mux_1|ALT_INV_X[6]~6_combout\ <= NOT \mux_1|X[6]~6_combout\;
\mux_1|ALT_INV_X[5]~5_combout\ <= NOT \mux_1|X[5]~5_combout\;
\mux_1|ALT_INV_X[4]~4_combout\ <= NOT \mux_1|X[4]~4_combout\;
\mux_1|ALT_INV_X[3]~3_combout\ <= NOT \mux_1|X[3]~3_combout\;
\mux_1|ALT_INV_X[2]~2_combout\ <= NOT \mux_1|X[2]~2_combout\;
\mux_1|ALT_INV_X[1]~1_combout\ <= NOT \mux_1|X[1]~1_combout\;
\mux_1|ALT_INV_X[0]~0_combout\ <= NOT \mux_1|X[0]~0_combout\;
\ALT_INV_ALUsrci~q\ <= NOT \ALUsrci~q\;
\ALT_INV_ExtOPi~q\ <= NOT \ExtOPi~q\;
\IM_16|ALT_INV_q\(15) <= NOT \IM_16|q\(15);
\IM_16|ALT_INV_q\(14) <= NOT \IM_16|q\(14);
\IM_16|ALT_INV_q\(13) <= NOT \IM_16|q\(13);
\IM_16|ALT_INV_q\(12) <= NOT \IM_16|q\(12);
\IM_16|ALT_INV_q\(11) <= NOT \IM_16|q\(11);
\IM_16|ALT_INV_q\(10) <= NOT \IM_16|q\(10);
\IM_16|ALT_INV_q\(9) <= NOT \IM_16|q\(9);
\IM_16|ALT_INV_q\(8) <= NOT \IM_16|q\(8);
\IM_16|ALT_INV_q\(7) <= NOT \IM_16|q\(7);
\IM_16|ALT_INV_q\(6) <= NOT \IM_16|q\(6);
\IM_16|ALT_INV_q\(5) <= NOT \IM_16|q\(5);
\IM_16|ALT_INV_q\(4) <= NOT \IM_16|q\(4);
\IM_16|ALT_INV_q\(3) <= NOT \IM_16|q\(3);
\IM_16|ALT_INV_q\(2) <= NOT \IM_16|q\(2);
\IM_16|ALT_INV_q\(1) <= NOT \IM_16|q\(1);
\IM_16|ALT_INV_q\(0) <= NOT \IM_16|q\(0);
\ALT_INV_MemWi~q\ <= NOT \MemWi~q\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\ALT_INV_ALUctri~q\ <= NOT \ALUctri~q\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1) <= NOT \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1);
\data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0);
\data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2) <= NOT \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2);
\ALT_INV_IMin[15]~input_o\ <= NOT \IMin[15]~input_o\;
\ALT_INV_IMin[12]~input_o\ <= NOT \IMin[12]~input_o\;
\ALT_INV_IMin[11]~input_o\ <= NOT \IMin[11]~input_o\;
\ALT_INV_IMin[8]~input_o\ <= NOT \IMin[8]~input_o\;
\ALT_INV_IMin[7]~input_o\ <= NOT \IMin[7]~input_o\;
\ALT_INV_IMin[6]~input_o\ <= NOT \IMin[6]~input_o\;
\ALT_INV_IMin[5]~input_o\ <= NOT \IMin[5]~input_o\;
\ALT_INV_IMin[3]~input_o\ <= NOT \IMin[3]~input_o\;
\ALT_INV_Instin[2]~input_o\ <= NOT \Instin[2]~input_o\;
\ALT_INV_Instin[1]~input_o\ <= NOT \Instin[1]~input_o\;
\ALT_INV_Instin[0]~input_o\ <= NOT \Instin[0]~input_o\;
\ALT_INV_RSin[4]~input_o\ <= NOT \RSin[4]~input_o\;
\ALT_INV_RSin[3]~input_o\ <= NOT \RSin[3]~input_o\;
\ALT_INV_RSin[1]~input_o\ <= NOT \RSin[1]~input_o\;
\ALT_INV_RSin[0]~input_o\ <= NOT \RSin[0]~input_o\;
\ALT_INV_RTin[4]~input_o\ <= NOT \RTin[4]~input_o\;
\ALT_INV_ExtOP~input_o\ <= NOT \ExtOP~input_o\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\ALT_INV_Equal0~6_combout\ <= NOT \Equal0~6_combout\;
\ALT_INV_Equal0~5_combout\ <= NOT \Equal0~5_combout\;
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;

-- Location: IOOBUF_X38_Y0_N53
\BusA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_BusA(0));

-- Location: IOOBUF_X60_Y0_N2
\BusA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_BusA(1));

-- Location: IOOBUF_X34_Y0_N59
\BusA[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_BusA(2));

-- Location: IOOBUF_X30_Y0_N2
\BusA[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_BusA(3));

-- Location: IOOBUF_X89_Y16_N22
\BusA[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_BusA(4));

-- Location: IOOBUF_X89_Y16_N39
\BusA[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_BusA(5));

-- Location: IOOBUF_X30_Y0_N53
\BusA[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_BusA(6));

-- Location: IOOBUF_X89_Y9_N22
\BusA[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_BusA(7));

-- Location: IOOBUF_X89_Y16_N56
\BusA[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_BusA(8));

-- Location: IOOBUF_X4_Y0_N2
\BusA[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_BusA(9));

-- Location: IOOBUF_X6_Y0_N19
\BusA[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_BusA(10));

-- Location: IOOBUF_X2_Y0_N93
\BusA[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_BusA(11));

-- Location: IOOBUF_X89_Y15_N39
\BusA[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_BusA(12));

-- Location: IOOBUF_X89_Y8_N5
\BusA[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_BusA(13));

-- Location: IOOBUF_X30_Y0_N36
\BusA[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_BusA(14));

-- Location: IOOBUF_X78_Y0_N2
\BusA[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_BusA(15));

-- Location: IOOBUF_X30_Y0_N19
\BusA[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_BusA(16));

-- Location: IOOBUF_X54_Y0_N2
\BusA[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_BusA(17));

-- Location: IOOBUF_X89_Y13_N56
\BusA[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_BusA(18));

-- Location: IOOBUF_X22_Y0_N53
\BusA[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_BusA(19));

-- Location: IOOBUF_X40_Y81_N2
\BusA[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_BusA(20));

-- Location: IOOBUF_X10_Y0_N59
\BusA[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_BusA(21));

-- Location: IOOBUF_X89_Y13_N5
\BusA[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_BusA(22));

-- Location: IOOBUF_X18_Y0_N42
\BusA[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_BusA(23));

-- Location: IOOBUF_X89_Y6_N39
\BusA[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_BusA(24));

-- Location: IOOBUF_X40_Y0_N53
\BusA[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_BusA(25));

-- Location: IOOBUF_X40_Y0_N2
\BusA[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => ww_BusA(26));

-- Location: IOOBUF_X26_Y0_N59
\BusA[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => ww_BusA(27));

-- Location: IOOBUF_X62_Y0_N19
\BusA[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => ww_BusA(28));

-- Location: IOOBUF_X40_Y81_N36
\BusA[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => ww_BusA(29));

-- Location: IOOBUF_X2_Y0_N59
\BusA[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => ww_BusA(30));

-- Location: IOOBUF_X40_Y0_N19
\BusA[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => ww_BusA(31));

-- Location: IOOBUF_X10_Y0_N42
\BusB[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(0),
	devoe => ww_devoe,
	o => ww_BusB(0));

-- Location: IOOBUF_X89_Y25_N39
\BusB[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(1),
	devoe => ww_devoe,
	o => ww_BusB(1));

-- Location: IOOBUF_X86_Y0_N2
\BusB[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(2),
	devoe => ww_devoe,
	o => ww_BusB(2));

-- Location: IOOBUF_X20_Y0_N36
\BusB[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(3),
	devoe => ww_devoe,
	o => ww_BusB(3));

-- Location: IOOBUF_X24_Y0_N36
\BusB[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(4),
	devoe => ww_devoe,
	o => ww_BusB(4));

-- Location: IOOBUF_X50_Y0_N59
\BusB[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(5),
	devoe => ww_devoe,
	o => ww_BusB(5));

-- Location: IOOBUF_X14_Y0_N2
\BusB[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(6),
	devoe => ww_devoe,
	o => ww_BusB(6));

-- Location: IOOBUF_X16_Y0_N53
\BusB[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(7),
	devoe => ww_devoe,
	o => ww_BusB(7));

-- Location: IOOBUF_X89_Y23_N39
\BusB[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(8),
	devoe => ww_devoe,
	o => ww_BusB(8));

-- Location: IOOBUF_X89_Y9_N5
\BusB[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(9),
	devoe => ww_devoe,
	o => ww_BusB(9));

-- Location: IOOBUF_X89_Y6_N22
\BusB[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(10),
	devoe => ww_devoe,
	o => ww_BusB(10));

-- Location: IOOBUF_X64_Y0_N19
\BusB[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(11),
	devoe => ww_devoe,
	o => ww_BusB(11));

-- Location: IOOBUF_X22_Y0_N2
\BusB[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(12),
	devoe => ww_devoe,
	o => ww_BusB(12));

-- Location: IOOBUF_X16_Y0_N19
\BusB[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(13),
	devoe => ww_devoe,
	o => ww_BusB(13));

-- Location: IOOBUF_X26_Y0_N42
\BusB[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(14),
	devoe => ww_devoe,
	o => ww_BusB(14));

-- Location: IOOBUF_X89_Y23_N22
\BusB[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(15),
	devoe => ww_devoe,
	o => ww_BusB(15));

-- Location: IOOBUF_X89_Y23_N56
\BusB[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(16),
	devoe => ww_devoe,
	o => ww_BusB(16));

-- Location: IOOBUF_X76_Y0_N53
\BusB[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(17),
	devoe => ww_devoe,
	o => ww_BusB(17));

-- Location: IOOBUF_X89_Y21_N5
\BusB[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(18),
	devoe => ww_devoe,
	o => ww_BusB(18));

-- Location: IOOBUF_X56_Y0_N36
\BusB[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(19),
	devoe => ww_devoe,
	o => ww_BusB(19));

-- Location: IOOBUF_X58_Y0_N93
\BusB[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(20),
	devoe => ww_devoe,
	o => ww_BusB(20));

-- Location: IOOBUF_X22_Y0_N19
\BusB[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(21),
	devoe => ww_devoe,
	o => ww_BusB(21));

-- Location: IOOBUF_X89_Y21_N39
\BusB[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(22),
	devoe => ww_devoe,
	o => ww_BusB(22));

-- Location: IOOBUF_X14_Y0_N53
\BusB[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(23),
	devoe => ww_devoe,
	o => ww_BusB(23));

-- Location: IOOBUF_X8_Y0_N19
\BusB[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(24),
	devoe => ww_devoe,
	o => ww_BusB(24));

-- Location: IOOBUF_X16_Y0_N36
\BusB[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(25),
	devoe => ww_devoe,
	o => ww_BusB(25));

-- Location: IOOBUF_X89_Y20_N79
\BusB[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(26),
	devoe => ww_devoe,
	o => ww_BusB(26));

-- Location: IOOBUF_X20_Y0_N2
\BusB[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(27),
	devoe => ww_devoe,
	o => ww_BusB(27));

-- Location: IOOBUF_X89_Y25_N5
\BusB[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(28),
	devoe => ww_devoe,
	o => ww_BusB(28));

-- Location: IOOBUF_X14_Y0_N19
\BusB[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(29),
	devoe => ww_devoe,
	o => ww_BusB(29));

-- Location: IOOBUF_X89_Y20_N62
\BusB[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(30),
	devoe => ww_devoe,
	o => ww_BusB(30));

-- Location: IOOBUF_X32_Y0_N36
\BusB[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Reg_file|altsyncram_component|auto_generated|q_b\(31),
	devoe => ww_devoe,
	o => ww_BusB(31));

-- Location: IOOBUF_X84_Y0_N36
\Inst[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_Inst(0));

-- Location: IOOBUF_X76_Y0_N36
\Inst[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_Inst(1));

-- Location: IOOBUF_X86_Y0_N53
\Inst[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_Inst(2));

-- Location: IOOBUF_X70_Y0_N53
\Inst[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_Inst(3));

-- Location: IOOBUF_X80_Y0_N53
\Inst[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_Inst(4));

-- Location: IOOBUF_X66_Y0_N59
\Inst[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_Inst(5));

-- Location: IOOBUF_X66_Y0_N76
\Inst[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_Inst(6));

-- Location: IOOBUF_X76_Y0_N2
\Inst[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_Inst(7));

-- Location: IOOBUF_X68_Y0_N53
\Inst[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_Inst(8));

-- Location: IOOBUF_X72_Y0_N2
\Inst[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_Inst(9));

-- Location: IOOBUF_X84_Y0_N2
\Inst[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_Inst(10));

-- Location: IOOBUF_X72_Y0_N19
\Inst[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_Inst(11));

-- Location: IOOBUF_X74_Y0_N93
\Inst[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_Inst(12));

-- Location: IOOBUF_X80_Y0_N36
\Inst[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_Inst(13));

-- Location: IOOBUF_X66_Y0_N93
\Inst[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_Inst(14));

-- Location: IOOBUF_X68_Y0_N19
\Inst[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_Inst(15));

-- Location: IOOBUF_X70_Y0_N2
\Inst[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_Inst(16));

-- Location: IOOBUF_X72_Y0_N53
\Inst[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_Inst(17));

-- Location: IOOBUF_X86_Y0_N19
\Inst[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_Inst(18));

-- Location: IOOBUF_X62_Y0_N36
\Inst[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_Inst(19));

-- Location: IOOBUF_X70_Y0_N19
\Inst[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_Inst(20));

-- Location: IOOBUF_X80_Y0_N19
\Inst[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_Inst(21));

-- Location: IOOBUF_X68_Y0_N2
\Inst[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_Inst(22));

-- Location: IOOBUF_X78_Y0_N19
\Inst[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_Inst(23));

-- Location: IOOBUF_X74_Y0_N76
\Inst[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_Inst(24));

-- Location: IOOBUF_X72_Y0_N36
\Inst[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_Inst(25));

-- Location: IOOBUF_X78_Y0_N53
\Inst[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => ww_Inst(26));

-- Location: IOOBUF_X88_Y0_N37
\Inst[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => ww_Inst(27));

-- Location: IOOBUF_X76_Y0_N19
\Inst[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => ww_Inst(28));

-- Location: IOOBUF_X78_Y0_N36
\Inst[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => ww_Inst(29));

-- Location: IOOBUF_X74_Y0_N42
\Inst[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => ww_Inst(30));

-- Location: IOOBUF_X74_Y0_N59
\Inst[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Instr|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => ww_Inst(31));

-- Location: IOOBUF_X14_Y81_N53
\address[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(0),
	devoe => ww_devoe,
	o => ww_address(0));

-- Location: IOOBUF_X22_Y81_N53
\address[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(1),
	devoe => ww_devoe,
	o => ww_address(1));

-- Location: IOOBUF_X2_Y81_N93
\address[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(2),
	devoe => ww_devoe,
	o => ww_address(2));

-- Location: IOOBUF_X89_Y11_N79
\address[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(3),
	devoe => ww_devoe,
	o => ww_address(3));

-- Location: IOOBUF_X89_Y16_N5
\address[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(4),
	devoe => ww_devoe,
	o => ww_address(4));

-- Location: IOOBUF_X28_Y0_N53
\address[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(5),
	devoe => ww_devoe,
	o => ww_address(5));

-- Location: IOOBUF_X38_Y81_N2
\address[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(6),
	devoe => ww_devoe,
	o => ww_address(6));

-- Location: IOOBUF_X60_Y0_N53
\address[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(7),
	devoe => ww_devoe,
	o => ww_address(7));

-- Location: IOOBUF_X22_Y81_N2
\address[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(8),
	devoe => ww_devoe,
	o => ww_address(8));

-- Location: IOOBUF_X89_Y20_N96
\address[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(9),
	devoe => ww_devoe,
	o => ww_address(9));

-- Location: IOOBUF_X20_Y81_N36
\address[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(10),
	devoe => ww_devoe,
	o => ww_address(10));

-- Location: IOOBUF_X4_Y0_N53
\address[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(11),
	devoe => ww_devoe,
	o => ww_address(11));

-- Location: IOOBUF_X60_Y0_N19
\address[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(12),
	devoe => ww_devoe,
	o => ww_address(12));

-- Location: IOOBUF_X14_Y81_N2
\address[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(13),
	devoe => ww_devoe,
	o => ww_address(13));

-- Location: IOOBUF_X89_Y21_N22
\address[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(14),
	devoe => ww_devoe,
	o => ww_address(14));

-- Location: IOOBUF_X89_Y4_N79
\address[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(15),
	devoe => ww_devoe,
	o => ww_address(15));

-- Location: IOOBUF_X30_Y81_N36
\address[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(16),
	devoe => ww_devoe,
	o => ww_address(16));

-- Location: IOOBUF_X6_Y0_N2
\address[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(17),
	devoe => ww_devoe,
	o => ww_address(17));

-- Location: IOOBUF_X4_Y0_N19
\address[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(18),
	devoe => ww_devoe,
	o => ww_address(18));

-- Location: IOOBUF_X18_Y0_N59
\address[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(19),
	devoe => ww_devoe,
	o => ww_address(19));

-- Location: IOOBUF_X14_Y0_N36
\address[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(20),
	devoe => ww_devoe,
	o => ww_address(20));

-- Location: IOOBUF_X36_Y0_N2
\address[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(21),
	devoe => ww_devoe,
	o => ww_address(21));

-- Location: IOOBUF_X36_Y81_N19
\address[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(22),
	devoe => ww_devoe,
	o => ww_address(22));

-- Location: IOOBUF_X38_Y0_N2
\address[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(23),
	devoe => ww_devoe,
	o => ww_address(23));

-- Location: IOOBUF_X14_Y81_N36
\address[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(24),
	devoe => ww_devoe,
	o => ww_address(24));

-- Location: IOOBUF_X26_Y81_N76
\address[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(25),
	devoe => ww_devoe,
	o => ww_address(25));

-- Location: IOOBUF_X30_Y81_N19
\address[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(26),
	devoe => ww_devoe,
	o => ww_address(26));

-- Location: IOOBUF_X4_Y0_N36
\address[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(27),
	devoe => ww_devoe,
	o => ww_address(27));

-- Location: IOOBUF_X36_Y81_N53
\address[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(28),
	devoe => ww_devoe,
	o => ww_address(28));

-- Location: IOOBUF_X12_Y0_N36
\address[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(29),
	devoe => ww_devoe,
	o => ww_address(29));

-- Location: IOOBUF_X36_Y81_N2
\address[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(30),
	devoe => ww_devoe,
	o => ww_address(30));

-- Location: IOOBUF_X84_Y0_N53
\address[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => Zreg(31),
	devoe => ww_devoe,
	o => ww_address(31));

-- Location: IOOBUF_X38_Y81_N19
\extend[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(0),
	devoe => ww_devoe,
	o => ww_extend(0));

-- Location: IOOBUF_X62_Y0_N53
\extend[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(1),
	devoe => ww_devoe,
	o => ww_extend(1));

-- Location: IOOBUF_X88_Y0_N54
\extend[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(2),
	devoe => ww_devoe,
	o => ww_extend(2));

-- Location: IOOBUF_X32_Y0_N19
\extend[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(3),
	devoe => ww_devoe,
	o => ww_extend(3));

-- Location: IOOBUF_X89_Y13_N22
\extend[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(4),
	devoe => ww_devoe,
	o => ww_extend(4));

-- Location: IOOBUF_X56_Y0_N19
\extend[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(5),
	devoe => ww_devoe,
	o => ww_extend(5));

-- Location: IOOBUF_X12_Y0_N19
\extend[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(6),
	devoe => ww_devoe,
	o => ww_extend(6));

-- Location: IOOBUF_X64_Y0_N2
\extend[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(7),
	devoe => ww_devoe,
	o => ww_extend(7));

-- Location: IOOBUF_X82_Y0_N42
\extend[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(8),
	devoe => ww_devoe,
	o => ww_extend(8));

-- Location: IOOBUF_X89_Y4_N96
\extend[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(9),
	devoe => ww_devoe,
	o => ww_extend(9));

-- Location: IOOBUF_X38_Y81_N36
\extend[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(10),
	devoe => ww_devoe,
	o => ww_extend(10));

-- Location: IOOBUF_X10_Y0_N76
\extend[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(11),
	devoe => ww_devoe,
	o => ww_extend(11));

-- Location: IOOBUF_X32_Y81_N2
\extend[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(12),
	devoe => ww_devoe,
	o => ww_extend(12));

-- Location: IOOBUF_X89_Y11_N62
\extend[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(13),
	devoe => ww_devoe,
	o => ww_extend(13));

-- Location: IOOBUF_X32_Y0_N2
\extend[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(14),
	devoe => ww_devoe,
	o => ww_extend(14));

-- Location: IOOBUF_X36_Y0_N53
\extend[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IM_16|q\(15),
	devoe => ww_devoe,
	o => ww_extend(15));

-- Location: IOOBUF_X12_Y81_N2
\extend[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(16));

-- Location: IOOBUF_X89_Y23_N5
\extend[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(17));

-- Location: IOOBUF_X12_Y81_N53
\extend[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(18));

-- Location: IOOBUF_X16_Y81_N36
\extend[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(19));

-- Location: IOOBUF_X89_Y6_N5
\extend[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(20));

-- Location: IOOBUF_X4_Y81_N19
\extend[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(21));

-- Location: IOOBUF_X6_Y81_N53
\extend[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(22));

-- Location: IOOBUF_X16_Y81_N2
\extend[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(23));

-- Location: IOOBUF_X8_Y81_N53
\extend[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(24));

-- Location: IOOBUF_X2_Y81_N42
\extend[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(25));

-- Location: IOOBUF_X12_Y81_N19
\extend[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(26));

-- Location: IOOBUF_X10_Y81_N93
\extend[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(27));

-- Location: IOOBUF_X89_Y21_N56
\extend[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(28));

-- Location: IOOBUF_X6_Y81_N2
\extend[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(29));

-- Location: IOOBUF_X10_Y81_N42
\extend[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(30));

-- Location: IOOBUF_X18_Y81_N76
\extend[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \IMMex_16|extend_out[16]~0_combout\,
	devoe => ww_devoe,
	o => ww_extend(31));

-- Location: IOOBUF_X52_Y0_N53
\mux_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(0));

-- Location: IOOBUF_X40_Y81_N53
\mux_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(1));

-- Location: IOOBUF_X52_Y0_N19
\mux_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(2));

-- Location: IOOBUF_X89_Y15_N5
\mux_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(3));

-- Location: IOOBUF_X20_Y0_N19
\mux_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(4));

-- Location: IOOBUF_X82_Y0_N76
\mux_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(5));

-- Location: IOOBUF_X50_Y0_N93
\mux_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(6));

-- Location: IOOBUF_X58_Y0_N76
\mux_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(7));

-- Location: IOOBUF_X12_Y0_N2
\mux_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(8));

-- Location: IOOBUF_X16_Y0_N2
\mux_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(9));

-- Location: IOOBUF_X66_Y0_N42
\mux_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(10));

-- Location: IOOBUF_X8_Y0_N36
\mux_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(11));

-- Location: IOOBUF_X54_Y0_N53
\mux_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(12));

-- Location: IOOBUF_X28_Y0_N2
\mux_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(13));

-- Location: IOOBUF_X50_Y0_N42
\mux_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(14));

-- Location: IOOBUF_X89_Y15_N22
\mux_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(15));

-- Location: IOOBUF_X34_Y0_N76
\mux_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[16]~16_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(16));

-- Location: IOOBUF_X89_Y13_N39
\mux_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[17]~17_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(17));

-- Location: IOOBUF_X89_Y15_N56
\mux_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[18]~18_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(18));

-- Location: IOOBUF_X20_Y81_N2
\mux_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[19]~19_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(19));

-- Location: IOOBUF_X89_Y11_N96
\mux_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[20]~20_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(20));

-- Location: IOOBUF_X24_Y81_N53
\mux_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[21]~21_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(21));

-- Location: IOOBUF_X58_Y0_N42
\mux_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[22]~22_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(22));

-- Location: IOOBUF_X50_Y0_N76
\mux_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[23]~23_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(23));

-- Location: IOOBUF_X52_Y0_N2
\mux_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[24]~24_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(24));

-- Location: IOOBUF_X16_Y81_N53
\mux_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[25]~25_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(25));

-- Location: IOOBUF_X38_Y0_N36
\mux_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[26]~26_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(26));

-- Location: IOOBUF_X40_Y0_N36
\mux_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[27]~27_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(27));

-- Location: IOOBUF_X24_Y0_N53
\mux_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[28]~28_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(28));

-- Location: IOOBUF_X26_Y0_N76
\mux_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[29]~29_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(29));

-- Location: IOOBUF_X20_Y0_N53
\mux_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[30]~30_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(30));

-- Location: IOOBUF_X54_Y0_N36
\mux_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_1|X[31]~31_combout\,
	devoe => ww_devoe,
	o => ww_mux_out(31));

-- Location: IOOBUF_X89_Y25_N56
\Stored[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(0),
	devoe => ww_devoe,
	o => ww_Stored(0));

-- Location: IOOBUF_X32_Y0_N53
\Stored[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(1),
	devoe => ww_devoe,
	o => ww_Stored(1));

-- Location: IOOBUF_X64_Y0_N36
\Stored[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(2),
	devoe => ww_devoe,
	o => ww_Stored(2));

-- Location: IOOBUF_X38_Y0_N19
\Stored[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(3),
	devoe => ww_devoe,
	o => ww_Stored(3));

-- Location: IOOBUF_X18_Y0_N76
\Stored[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(4),
	devoe => ww_devoe,
	o => ww_Stored(4));

-- Location: IOOBUF_X34_Y81_N59
\Stored[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(5),
	devoe => ww_devoe,
	o => ww_Stored(5));

-- Location: IOOBUF_X34_Y0_N42
\Stored[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(6),
	devoe => ww_devoe,
	o => ww_Stored(6));

-- Location: IOOBUF_X22_Y81_N36
\Stored[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(7),
	devoe => ww_devoe,
	o => ww_Stored(7));

-- Location: IOOBUF_X36_Y81_N36
\Stored[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(8),
	devoe => ww_devoe,
	o => ww_Stored(8));

-- Location: IOOBUF_X10_Y81_N59
\Stored[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(9),
	devoe => ww_devoe,
	o => ww_Stored(9));

-- Location: IOOBUF_X28_Y81_N36
\Stored[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(10),
	devoe => ww_devoe,
	o => ww_Stored(10));

-- Location: IOOBUF_X89_Y9_N56
\Stored[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(11),
	devoe => ww_devoe,
	o => ww_Stored(11));

-- Location: IOOBUF_X12_Y0_N53
\Stored[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(12),
	devoe => ww_devoe,
	o => ww_Stored(12));

-- Location: IOOBUF_X24_Y81_N2
\Stored[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(13),
	devoe => ww_devoe,
	o => ww_Stored(13));

-- Location: IOOBUF_X10_Y0_N93
\Stored[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(14),
	devoe => ww_devoe,
	o => ww_Stored(14));

-- Location: IOOBUF_X6_Y0_N53
\Stored[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(15),
	devoe => ww_devoe,
	o => ww_Stored(15));

-- Location: IOOBUF_X32_Y81_N36
\Stored[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(16),
	devoe => ww_devoe,
	o => ww_Stored(16));

-- Location: IOOBUF_X70_Y0_N36
\Stored[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(17),
	devoe => ww_devoe,
	o => ww_Stored(17));

-- Location: IOOBUF_X18_Y0_N93
\Stored[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(18),
	devoe => ww_devoe,
	o => ww_Stored(18));

-- Location: IOOBUF_X18_Y81_N93
\Stored[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(19),
	devoe => ww_devoe,
	o => ww_Stored(19));

-- Location: IOOBUF_X89_Y11_N45
\Stored[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(20),
	devoe => ww_devoe,
	o => ww_Stored(20));

-- Location: IOOBUF_X28_Y0_N36
\Stored[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(21),
	devoe => ww_devoe,
	o => ww_Stored(21));

-- Location: IOOBUF_X22_Y81_N19
\Stored[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(22),
	devoe => ww_devoe,
	o => ww_Stored(22));

-- Location: IOOBUF_X24_Y0_N2
\Stored[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(23),
	devoe => ww_devoe,
	o => ww_Stored(23));

-- Location: IOOBUF_X28_Y81_N19
\Stored[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(24),
	devoe => ww_devoe,
	o => ww_Stored(24));

-- Location: IOOBUF_X8_Y0_N2
\Stored[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(25),
	devoe => ww_devoe,
	o => ww_Stored(25));

-- Location: IOOBUF_X64_Y0_N53
\Stored[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(26),
	devoe => ww_devoe,
	o => ww_Stored(26));

-- Location: IOOBUF_X30_Y81_N53
\Stored[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(27),
	devoe => ww_devoe,
	o => ww_Stored(27));

-- Location: IOOBUF_X89_Y6_N56
\Stored[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(28),
	devoe => ww_devoe,
	o => ww_Stored(28));

-- Location: IOOBUF_X89_Y20_N45
\Stored[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(29),
	devoe => ww_devoe,
	o => ww_Stored(29));

-- Location: IOOBUF_X34_Y0_N93
\Stored[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(30),
	devoe => ww_devoe,
	o => ww_Stored(30));

-- Location: IOOBUF_X24_Y81_N36
\Stored[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => address_out(31),
	devoe => ww_devoe,
	o => ww_Stored(31));

-- Location: IOOBUF_X26_Y81_N42
\OVF~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \OVF~reg0_q\,
	devoe => ww_devoe,
	o => ww_OVF);

-- Location: IOOBUF_X28_Y81_N53
\NF~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \NF~reg0_q\,
	devoe => ww_devoe,
	o => ww_NF);

-- Location: IOOBUF_X16_Y81_N19
\ZF~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ZF~reg0_q\,
	devoe => ww_devoe,
	o => ww_ZF);

-- Location: IOIBUF_X89_Y25_N21
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G10
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: MLABCELL_X59_Y6_N12
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: IOIBUF_X89_Y8_N21
\RTin[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RTin(0),
	o => \RTin[0]~input_o\);

-- Location: IOIBUF_X68_Y0_N35
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X50_Y14_N11
\RTreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \RTin[0]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RTreg(0));

-- Location: IOIBUF_X20_Y81_N18
\RTin[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RTin(1),
	o => \RTin[1]~input_o\);

-- Location: FF_X42_Y16_N20
\RTreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \RTin[1]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RTreg(1));

-- Location: IOIBUF_X24_Y0_N18
\RTin[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RTin(2),
	o => \RTin[2]~input_o\);

-- Location: FF_X47_Y14_N11
\RTreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \RTin[2]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RTreg(2));

-- Location: IOIBUF_X32_Y81_N52
\RTin[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RTin(3),
	o => \RTin[3]~input_o\);

-- Location: FF_X50_Y14_N14
\RTreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \RTin[3]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RTreg(3));

-- Location: IOIBUF_X28_Y0_N18
\RTin[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RTin(4),
	o => \RTin[4]~input_o\);

-- Location: LABCELL_X50_Y14_N45
\RTreg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RTreg[4]~feeder_combout\ = ( \RTin[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_RTin[4]~input_o\,
	combout => \RTreg[4]~feeder_combout\);

-- Location: FF_X50_Y14_N47
\RTreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \RTreg[4]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RTreg(4));

-- Location: IOIBUF_X56_Y0_N1
\RSin[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RSin(0),
	o => \RSin[0]~input_o\);

-- Location: LABCELL_X50_Y14_N0
\RSreg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RSreg[0]~feeder_combout\ = ( \RSin[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_RSin[0]~input_o\,
	combout => \RSreg[0]~feeder_combout\);

-- Location: FF_X50_Y14_N2
\RSreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \RSreg[0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RSreg(0));

-- Location: IOIBUF_X26_Y81_N58
\RSin[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RSin(1),
	o => \RSin[1]~input_o\);

-- Location: LABCELL_X42_Y23_N3
\RSreg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RSreg[1]~feeder_combout\ = ( \RSin[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_RSin[1]~input_o\,
	combout => \RSreg[1]~feeder_combout\);

-- Location: FF_X42_Y23_N5
\RSreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \RSreg[1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RSreg(1));

-- Location: IOIBUF_X89_Y9_N38
\RSin[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RSin(2),
	o => \RSin[2]~input_o\);

-- Location: FF_X50_Y14_N25
\RSreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \RSin[2]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RSreg(2));

-- Location: IOIBUF_X20_Y81_N52
\RSin[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RSin(3),
	o => \RSin[3]~input_o\);

-- Location: LABCELL_X50_Y14_N36
\RSreg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RSreg[3]~feeder_combout\ = ( \RSin[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_RSin[3]~input_o\,
	combout => \RSreg[3]~feeder_combout\);

-- Location: FF_X50_Y14_N37
\RSreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \RSreg[3]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RSreg(3));

-- Location: IOIBUF_X30_Y81_N1
\RSin[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RSin(4),
	o => \RSin[4]~input_o\);

-- Location: LABCELL_X50_Y14_N51
\RSreg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RSreg[4]~feeder_combout\ = ( \RSin[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_RSin[4]~input_o\,
	combout => \RSreg[4]~feeder_combout\);

-- Location: FF_X50_Y14_N52
\RSreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \RSreg[4]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RSreg(4));

-- Location: M10K_X49_Y15_N0
\Reg_file|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0001F0001E0001D0001C0001B0001A000190001800017000160001500014000130001200011000100000F0000E0000D0000C0000B0000A00009000080000700006000050000400003000020000100000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_reg_file_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_reg_file_Nov28:Reg_file|altsyncram:altsyncram_component|altsyncram_7u24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portadatain => \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \Reg_file|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\Reg_file|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_reg_file_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_reg_file_Nov28:Reg_file|altsyncram:altsyncram_component|altsyncram_7u24:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portadatain => \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portbdatain => \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\,
	portaaddr => \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\,
	portbdataout => \Reg_file|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X82_Y0_N58
\Instin[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Instin(0),
	o => \Instin[0]~input_o\);

-- Location: LABCELL_X70_Y1_N21
\IN5[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IN5[0]~feeder_combout\ = ( \Instin[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Instin[0]~input_o\,
	combout => \IN5[0]~feeder_combout\);

-- Location: FF_X70_Y1_N23
\IN5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IN5[0]~feeder_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IN5(0));

-- Location: IOIBUF_X88_Y0_N19
\Instin[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Instin(1),
	o => \Instin[1]~input_o\);

-- Location: LABCELL_X70_Y1_N24
\IN5[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IN5[1]~feeder_combout\ = ( \Instin[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Instin[1]~input_o\,
	combout => \IN5[1]~feeder_combout\);

-- Location: FF_X70_Y1_N26
\IN5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IN5[1]~feeder_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IN5(1));

-- Location: IOIBUF_X84_Y0_N18
\Instin[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Instin(2),
	o => \Instin[2]~input_o\);

-- Location: LABCELL_X70_Y1_N9
\IN5[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IN5[2]~feeder_combout\ = ( \Instin[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Instin[2]~input_o\,
	combout => \IN5[2]~feeder_combout\);

-- Location: FF_X70_Y1_N11
\IN5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IN5[2]~feeder_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IN5(2));

-- Location: IOIBUF_X80_Y0_N1
\Instin[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Instin(3),
	o => \Instin[3]~input_o\);

-- Location: FF_X70_Y1_N50
\IN5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \Instin[3]~input_o\,
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IN5(3));

-- Location: IOIBUF_X82_Y0_N92
\Instin[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Instin(4),
	o => \Instin[4]~input_o\);

-- Location: FF_X70_Y1_N56
\IN5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \Instin[4]~input_o\,
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IN5(4));

-- Location: M10K_X69_Y1_N0
\Instr|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000006000060000A000080000A00001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_inst_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_inst_mem_Nov28:Instr|altsyncram:altsyncram_component|altsyncram_8r24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 5,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portadatain => \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Instr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y1_N0
\Instr|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005EA005200056E004460094A008E5008A70082A0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_inst_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_inst_mem_Nov28:Instr|altsyncram:altsyncram_component|altsyncram_8r24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 5,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portadatain => \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Instr|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: IOIBUF_X28_Y81_N1
\ALUctr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUctr,
	o => \ALUctr~input_o\);

-- Location: FF_X48_Y15_N2
ALUctri : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \ALUctr~input_o\,
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUctri~q\);

-- Location: IOIBUF_X54_Y0_N18
\ALUsrc~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUsrc,
	o => \ALUsrc~input_o\);

-- Location: FF_X50_Y15_N38
ALUsrci : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \ALUsrc~input_o\,
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUsrci~q\);

-- Location: IOIBUF_X34_Y81_N92
\IMin[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(0),
	o => \IMin[0]~input_o\);

-- Location: FF_X40_Y19_N4
\IM16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \IMin[0]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(0));

-- Location: FF_X50_Y15_N50
\IM_16|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(0));

-- Location: LABCELL_X50_Y15_N6
\mux_1|X[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[0]~0_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(0) & ( (\IM_16|q\(0)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(0) & ( (!\ALUsrci~q\ & \IM_16|q\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(0),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(0),
	combout => \mux_1|X[0]~0_combout\);

-- Location: LABCELL_X48_Y15_N0
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout\ = CARRY(( VCC ) + ( !\ALUctri~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ALUctri~q\,
	cin => GND,
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout\);

-- Location: LABCELL_X48_Y15_N3
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(0)) ) + ( \mux_1|X[0]~0_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(0)) ) + ( \mux_1|X[0]~0_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[0]~0_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2_cout\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT\);

-- Location: FF_X48_Y15_N4
\Zreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(0));

-- Location: IOIBUF_X34_Y81_N75
\IMin[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(1),
	o => \IMin[1]~input_o\);

-- Location: FF_X51_Y15_N52
\IM16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \IMin[1]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(1));

-- Location: FF_X50_Y15_N47
\IM_16|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(1));

-- Location: LABCELL_X50_Y15_N15
\mux_1|X[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[1]~1_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(1) & ( (\IM_16|q\(1)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(1) & ( (!\ALUsrci~q\ & \IM_16|q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(1),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(1),
	combout => \mux_1|X[1]~1_combout\);

-- Location: LABCELL_X48_Y15_N6
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1) = SUM(( \mux_1|X[1]~1_combout\ ) + ( !\Reg_file|altsyncram_component|auto_generated|q_a\(1) $ (\ALUctri~q\) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT\ = CARRY(( \mux_1|X[1]~1_combout\ ) + ( !\Reg_file|altsyncram_component|auto_generated|q_a\(1) $ (\ALUctri~q\) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ALT_INV_ALUctri~q\,
	datad => \mux_1|ALT_INV_X[1]~1_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT\);

-- Location: FF_X48_Y15_N8
\Zreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(1));

-- Location: IOIBUF_X22_Y0_N35
\IMin[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(2),
	o => \IMin[2]~input_o\);

-- Location: FF_X50_Y15_N31
\IM16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \IMin[2]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(2));

-- Location: FF_X50_Y15_N59
\IM_16|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(2));

-- Location: LABCELL_X50_Y15_N33
\mux_1|X[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[2]~2_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(2) & ( (\IM_16|q\(2)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(2) & ( (!\ALUsrci~q\ & \IM_16|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(2),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(2),
	combout => \mux_1|X[2]~2_combout\);

-- Location: LABCELL_X48_Y15_N9
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) = SUM(( \mux_1|X[2]~2_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(2)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT\ = CARRY(( \mux_1|X[2]~2_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(2)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \mux_1|ALT_INV_X[2]~2_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT\);

-- Location: FF_X48_Y15_N11
\Zreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(2));

-- Location: IOIBUF_X8_Y81_N18
\IMin[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(3),
	o => \IMin[3]~input_o\);

-- Location: LABCELL_X51_Y15_N18
\IM16[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IM16[3]~feeder_combout\ = ( \IMin[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_IMin[3]~input_o\,
	combout => \IM16[3]~feeder_combout\);

-- Location: FF_X51_Y15_N19
\IM16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IM16[3]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(3));

-- Location: FF_X50_Y15_N56
\IM_16|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(3));

-- Location: LABCELL_X50_Y15_N12
\mux_1|X[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[3]~3_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(3) & ( (\IM_16|q\(3)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(3) & ( (!\ALUsrci~q\ & \IM_16|q\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(3),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(3),
	combout => \mux_1|X[3]~3_combout\);

-- Location: LABCELL_X48_Y15_N12
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) = SUM(( \mux_1|X[3]~3_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(3)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT\ = CARRY(( \mux_1|X[3]~3_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(3)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \mux_1|ALT_INV_X[3]~3_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT\);

-- Location: FF_X48_Y15_N14
\Zreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(3));

-- Location: IOIBUF_X40_Y81_N18
\IMin[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(4),
	o => \IMin[4]~input_o\);

-- Location: FF_X47_Y14_N37
\IM16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \IMin[4]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(4));

-- Location: FF_X50_Y15_N8
\IM_16|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(4),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(4));

-- Location: LABCELL_X50_Y15_N51
\mux_1|X[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[4]~4_combout\ = ( \IM_16|q\(4) & ( (!\ALUsrci~q\) # (\Reg_file|altsyncram_component|auto_generated|q_b\(4)) ) ) # ( !\IM_16|q\(4) & ( (\ALUsrci~q\ & \Reg_file|altsyncram_component|auto_generated|q_b\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(4),
	dataf => \IM_16|ALT_INV_q\(4),
	combout => \mux_1|X[4]~4_combout\);

-- Location: LABCELL_X48_Y15_N15
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(4)) ) + ( \mux_1|X[4]~4_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(4)) ) + ( \mux_1|X[4]~4_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[4]~4_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4]~COUT\);

-- Location: FF_X48_Y15_N16
\Zreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(4));

-- Location: IOIBUF_X56_Y0_N52
\IMin[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(5),
	o => \IMin[5]~input_o\);

-- Location: LABCELL_X53_Y1_N12
\IM16[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IM16[5]~feeder_combout\ = ( \IMin[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_IMin[5]~input_o\,
	combout => \IM16[5]~feeder_combout\);

-- Location: FF_X53_Y1_N13
\IM16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IM16[5]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(5));

-- Location: FF_X50_Y15_N11
\IM_16|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(5),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(5));

-- Location: LABCELL_X50_Y15_N57
\mux_1|X[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[5]~5_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(5) & ( (\IM_16|q\(5)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(5) & ( (!\ALUsrci~q\ & \IM_16|q\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(5),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(5),
	combout => \mux_1|X[5]~5_combout\);

-- Location: LABCELL_X48_Y15_N18
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) = SUM(( \mux_1|X[5]~5_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(5)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5]~COUT\ = CARRY(( \mux_1|X[5]~5_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(5)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \mux_1|ALT_INV_X[5]~5_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5]~COUT\);

-- Location: FF_X48_Y15_N19
\Zreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(5));

-- Location: IOIBUF_X32_Y81_N18
\IMin[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(6),
	o => \IMin[6]~input_o\);

-- Location: LABCELL_X46_Y23_N0
\IM16[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IM16[6]~feeder_combout\ = ( \IMin[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_IMin[6]~input_o\,
	combout => \IM16[6]~feeder_combout\);

-- Location: FF_X46_Y23_N1
\IM16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IM16[6]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(6));

-- Location: FF_X50_Y15_N53
\IM_16|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(6));

-- Location: LABCELL_X50_Y15_N0
\mux_1|X[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[6]~6_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(6) & ( (\IM_16|q\(6)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(6) & ( (!\ALUsrci~q\ & \IM_16|q\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(6),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(6),
	combout => \mux_1|X[6]~6_combout\);

-- Location: LABCELL_X48_Y15_N21
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) = SUM(( \mux_1|X[6]~6_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(6)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6]~COUT\ = CARRY(( \mux_1|X[6]~6_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(6)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100110011000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datab => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \mux_1|ALT_INV_X[6]~6_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6]~COUT\);

-- Location: FF_X48_Y15_N23
\Zreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(6));

-- Location: IOIBUF_X24_Y81_N18
\IMin[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(7),
	o => \IMin[7]~input_o\);

-- Location: LABCELL_X51_Y15_N3
\IM16[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IM16[7]~feeder_combout\ = ( \IMin[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_IMin[7]~input_o\,
	combout => \IM16[7]~feeder_combout\);

-- Location: FF_X51_Y15_N5
\IM16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IM16[7]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(7));

-- Location: FF_X50_Y15_N2
\IM_16|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(7),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(7));

-- Location: LABCELL_X50_Y15_N24
\mux_1|X[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[7]~7_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(7) & ( (\IM_16|q\(7)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(7) & ( (!\ALUsrci~q\ & \IM_16|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(7),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(7),
	combout => \mux_1|X[7]~7_combout\);

-- Location: LABCELL_X48_Y15_N24
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(7)) ) + ( \mux_1|X[7]~7_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(7)) ) + ( \mux_1|X[7]~7_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[7]~7_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7]~COUT\);

-- Location: FF_X48_Y15_N25
\Zreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(7));

-- Location: IOIBUF_X52_Y0_N35
\IMin[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(8),
	o => \IMin[8]~input_o\);

-- Location: LABCELL_X51_Y15_N54
\IM16[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IM16[8]~feeder_combout\ = ( \IMin[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_IMin[8]~input_o\,
	combout => \IM16[8]~feeder_combout\);

-- Location: FF_X51_Y15_N55
\IM16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IM16[8]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(8));

-- Location: FF_X50_Y15_N29
\IM_16|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(8));

-- Location: LABCELL_X50_Y15_N45
\mux_1|X[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[8]~8_combout\ = ( \IM_16|q\(8) & ( \Reg_file|altsyncram_component|auto_generated|q_b\(8) ) ) # ( !\IM_16|q\(8) & ( \Reg_file|altsyncram_component|auto_generated|q_b\(8) & ( \ALUsrci~q\ ) ) ) # ( \IM_16|q\(8) & ( 
-- !\Reg_file|altsyncram_component|auto_generated|q_b\(8) & ( !\ALUsrci~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ALUsrci~q\,
	datae => \IM_16|ALT_INV_q\(8),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(8),
	combout => \mux_1|X[8]~8_combout\);

-- Location: LABCELL_X48_Y15_N27
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(8)) ) + ( \mux_1|X[8]~8_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[8]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(8)) ) + ( \mux_1|X[8]~8_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[8]~8_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[8]~COUT\);

-- Location: FF_X48_Y15_N29
\Zreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(8));

-- Location: IOIBUF_X34_Y81_N41
\IMin[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(9),
	o => \IMin[9]~input_o\);

-- Location: FF_X46_Y23_N55
\IM16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \IMin[9]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(9));

-- Location: FF_X50_Y15_N35
\IM_16|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(9),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(9));

-- Location: LABCELL_X50_Y15_N39
\mux_1|X[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[9]~9_combout\ = ( \IM_16|q\(9) & ( (!\ALUsrci~q\) # (\Reg_file|altsyncram_component|auto_generated|q_b\(9)) ) ) # ( !\IM_16|q\(9) & ( (\ALUsrci~q\ & \Reg_file|altsyncram_component|auto_generated|q_b\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(9),
	dataf => \IM_16|ALT_INV_q\(9),
	combout => \mux_1|X[9]~9_combout\);

-- Location: LABCELL_X48_Y15_N30
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(9)) ) + ( \mux_1|X[9]~9_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[8]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[9]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(9)) ) + ( \mux_1|X[9]~9_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[8]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[9]~9_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[8]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[9]~COUT\);

-- Location: FF_X48_Y15_N31
\Zreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(9));

-- Location: IOIBUF_X62_Y0_N1
\IMin[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(10),
	o => \IMin[10]~input_o\);

-- Location: FF_X51_Y15_N25
\IM16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \IMin[10]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(10));

-- Location: FF_X50_Y15_N44
\IM_16|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(10),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(10));

-- Location: LABCELL_X50_Y15_N9
\mux_1|X[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[10]~10_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(10) & ( (\IM_16|q\(10)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(10) & ( (!\ALUsrci~q\ & \IM_16|q\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(10),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(10),
	combout => \mux_1|X[10]~10_combout\);

-- Location: LABCELL_X48_Y15_N33
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(10)) ) + ( \mux_1|X[10]~10_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[9]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[10]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(10)) ) + ( \mux_1|X[10]~10_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[9]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[10]~10_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[9]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[10]~COUT\);

-- Location: FF_X48_Y15_N34
\Zreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(10));

-- Location: IOIBUF_X58_Y0_N58
\IMin[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(11),
	o => \IMin[11]~input_o\);

-- Location: LABCELL_X51_Y15_N33
\IM16[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IM16[11]~feeder_combout\ = ( \IMin[11]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_IMin[11]~input_o\,
	combout => \IM16[11]~feeder_combout\);

-- Location: FF_X51_Y15_N34
\IM16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IM16[11]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(11));

-- Location: FF_X50_Y15_N23
\IM_16|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(11),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(11));

-- Location: LABCELL_X50_Y15_N54
\mux_1|X[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[11]~11_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(11) & ( (\IM_16|q\(11)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(11) & ( (!\ALUsrci~q\ & \IM_16|q\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(11),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(11),
	combout => \mux_1|X[11]~11_combout\);

-- Location: LABCELL_X48_Y15_N36
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) = SUM(( \mux_1|X[11]~11_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(11)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[10]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[11]~COUT\ = CARRY(( \mux_1|X[11]~11_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(11)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[10]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \mux_1|ALT_INV_X[11]~11_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[10]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[11]~COUT\);

-- Location: FF_X48_Y15_N37
\Zreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(11));

-- Location: IOIBUF_X36_Y0_N18
\IMin[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(12),
	o => \IMin[12]~input_o\);

-- Location: LABCELL_X40_Y3_N12
\IM16[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IM16[12]~feeder_combout\ = ( \IMin[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_IMin[12]~input_o\,
	combout => \IM16[12]~feeder_combout\);

-- Location: FF_X40_Y3_N13
\IM16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IM16[12]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(12));

-- Location: FF_X50_Y15_N20
\IM_16|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(12),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(12));

-- Location: LABCELL_X50_Y15_N30
\mux_1|X[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[12]~12_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(12) & ( (\IM_16|q\(12)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(12) & ( (!\ALUsrci~q\ & \IM_16|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(12),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(12),
	combout => \mux_1|X[12]~12_combout\);

-- Location: LABCELL_X48_Y15_N39
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) = SUM(( \mux_1|X[12]~12_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(12)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[11]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[12]~COUT\ = CARRY(( \mux_1|X[12]~12_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(12)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[11]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \mux_1|ALT_INV_X[12]~12_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[11]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[12]~COUT\);

-- Location: FF_X48_Y15_N41
\Zreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(12));

-- Location: IOIBUF_X38_Y81_N52
\IMin[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(13),
	o => \IMin[13]~input_o\);

-- Location: FF_X50_Y15_N25
\IM16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \IMin[13]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(13));

-- Location: FF_X50_Y15_N17
\IM_16|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(13),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(13));

-- Location: LABCELL_X50_Y15_N48
\mux_1|X[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[13]~13_combout\ = (!\ALUsrci~q\ & (\IM_16|q\(13))) # (\ALUsrci~q\ & ((\Reg_file|altsyncram_component|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datab => \IM_16|ALT_INV_q\(13),
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(13),
	combout => \mux_1|X[13]~13_combout\);

-- Location: LABCELL_X48_Y15_N42
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) = SUM(( \mux_1|X[13]~13_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(13)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[12]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[13]~COUT\ = CARRY(( \mux_1|X[13]~13_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(13)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[12]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[13]~13_combout\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[12]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[13]~COUT\);

-- Location: LABCELL_X40_Y17_N15
\Zreg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Zreg[13]~feeder_combout\ = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	combout => \Zreg[13]~feeder_combout\);

-- Location: FF_X40_Y17_N16
\Zreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Zreg[13]~feeder_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(13));

-- Location: IOIBUF_X36_Y0_N35
\IMin[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(14),
	o => \IMin[14]~input_o\);

-- Location: FF_X50_Y14_N56
\IM16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \IMin[14]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(14));

-- Location: FF_X50_Y15_N14
\IM_16|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(14),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(14));

-- Location: LABCELL_X50_Y15_N3
\mux_1|X[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[14]~14_combout\ = ( \IM_16|q\(14) & ( (!\ALUsrci~q\) # (\Reg_file|altsyncram_component|auto_generated|q_b\(14)) ) ) # ( !\IM_16|q\(14) & ( (\ALUsrci~q\ & \Reg_file|altsyncram_component|auto_generated|q_b\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(14),
	dataf => \IM_16|ALT_INV_q\(14),
	combout => \mux_1|X[14]~14_combout\);

-- Location: LABCELL_X48_Y15_N45
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(14)) ) + ( \mux_1|X[14]~14_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[13]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[14]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(14)) ) + ( \mux_1|X[14]~14_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[13]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[14]~14_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[13]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[14]~COUT\);

-- Location: FF_X48_Y15_N58
\Zreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(14));

-- Location: IOIBUF_X26_Y81_N92
\IMin[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IMin(15),
	o => \IMin[15]~input_o\);

-- Location: LABCELL_X51_Y15_N15
\IM16[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \IM16[15]~feeder_combout\ = ( \IMin[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_IMin[15]~input_o\,
	combout => \IM16[15]~feeder_combout\);

-- Location: FF_X51_Y15_N16
\IM16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \IM16[15]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => IM16(15));

-- Location: FF_X50_Y15_N5
\IM_16|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => IM16(15),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IM_16|q\(15));

-- Location: LABCELL_X50_Y15_N27
\mux_1|X[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[15]~15_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(15) & ( (\IM_16|q\(15)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(15) & ( (!\ALUsrci~q\ & \IM_16|q\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(15),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(15),
	combout => \mux_1|X[15]~15_combout\);

-- Location: LABCELL_X48_Y15_N48
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(15)) ) + ( \mux_1|X[15]~15_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[14]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[15]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(15)) ) + ( \mux_1|X[15]~15_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[14]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[15]~15_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[14]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[15]~COUT\);

-- Location: FF_X48_Y14_N40
\Zreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(15));

-- Location: IOIBUF_X60_Y0_N35
\ExtOP~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ExtOP,
	o => \ExtOP~input_o\);

-- Location: LABCELL_X50_Y14_N33
\ExtOPi~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ExtOPi~feeder_combout\ = ( \ExtOP~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ExtOP~input_o\,
	combout => \ExtOPi~feeder_combout\);

-- Location: FF_X50_Y14_N35
ExtOPi : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ExtOPi~feeder_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ExtOPi~q\);

-- Location: LABCELL_X50_Y15_N36
\mux_1|X[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[16]~16_combout\ = ( \ExtOPi~q\ & ( (!\ALUsrci~q\ & (\IM_16|q\(15))) # (\ALUsrci~q\ & ((\Reg_file|altsyncram_component|auto_generated|q_b\(16)))) ) ) # ( !\ExtOPi~q\ & ( (\Reg_file|altsyncram_component|auto_generated|q_b\(16) & \ALUsrci~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IM_16|ALT_INV_q\(15),
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(16),
	datad => \ALT_INV_ALUsrci~q\,
	dataf => \ALT_INV_ExtOPi~q\,
	combout => \mux_1|X[16]~16_combout\);

-- Location: LABCELL_X48_Y15_N51
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(16) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(16)) ) + ( \mux_1|X[16]~16_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[15]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[16]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(16)) ) + ( \mux_1|X[16]~16_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[15]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[16]~16_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[15]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(16),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[16]~COUT\);

-- Location: FF_X48_Y15_N53
\Zreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(16),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(16));

-- Location: LABCELL_X51_Y15_N39
\mux_1|X[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[17]~17_combout\ = ( \ExtOPi~q\ & ( \ALUsrci~q\ & ( \Reg_file|altsyncram_component|auto_generated|q_b\(17) ) ) ) # ( !\ExtOPi~q\ & ( \ALUsrci~q\ & ( \Reg_file|altsyncram_component|auto_generated|q_b\(17) ) ) ) # ( \ExtOPi~q\ & ( !\ALUsrci~q\ & ( 
-- \IM_16|q\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IM_16|ALT_INV_q\(15),
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(17),
	datae => \ALT_INV_ExtOPi~q\,
	dataf => \ALT_INV_ALUsrci~q\,
	combout => \mux_1|X[17]~17_combout\);

-- Location: LABCELL_X48_Y15_N54
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(17) = SUM(( \mux_1|X[17]~17_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(17)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[16]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[17]~COUT\ = CARRY(( \mux_1|X[17]~17_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(17)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[16]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[17]~17_combout\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[16]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(17),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[17]~COUT\);

-- Location: FF_X48_Y15_N55
\Zreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(17),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(17));

-- Location: LABCELL_X50_Y15_N18
\mux_1|X[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[18]~18_combout\ = ( \ExtOPi~q\ & ( (!\ALUsrci~q\ & (\IM_16|q\(15))) # (\ALUsrci~q\ & ((\Reg_file|altsyncram_component|auto_generated|q_b\(18)))) ) ) # ( !\ExtOPi~q\ & ( (\ALUsrci~q\ & \Reg_file|altsyncram_component|auto_generated|q_b\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datab => \IM_16|ALT_INV_q\(15),
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(18),
	dataf => \ALT_INV_ExtOPi~q\,
	combout => \mux_1|X[18]~18_combout\);

-- Location: LABCELL_X48_Y15_N57
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(18) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(18)) ) + ( \mux_1|X[18]~18_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[17]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[18]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(18)) ) + ( \mux_1|X[18]~18_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[17]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \mux_1|ALT_INV_X[18]~18_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[17]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(18),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[18]~COUT\);

-- Location: FF_X47_Y15_N29
\Zreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(18),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(18));

-- Location: LABCELL_X48_Y14_N45
\mux_1|X[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[19]~19_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(19) & ( ((\IM_16|q\(15) & \ExtOPi~q\)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(19) & ( (!\ALUsrci~q\ & (\IM_16|q\(15) & \ExtOPi~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001001010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datab => \IM_16|ALT_INV_q\(15),
	datac => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(19),
	combout => \mux_1|X[19]~19_combout\);

-- Location: LABCELL_X48_Y14_N0
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(19) = SUM(( \mux_1|X[19]~19_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(19)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[18]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[19]~COUT\ = CARRY(( \mux_1|X[19]~19_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(19)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[18]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datab => \mux_1|ALT_INV_X[19]~19_combout\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[18]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(19),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[19]~COUT\);

-- Location: FF_X48_Y14_N7
\Zreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(19),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(19));

-- Location: LABCELL_X50_Y15_N21
\mux_1|X[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[20]~20_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(20) & ( ((\IM_16|q\(15) & \ExtOPi~q\)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(20) & ( (!\ALUsrci~q\ & (\IM_16|q\(15) & \ExtOPi~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001001010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datab => \IM_16|ALT_INV_q\(15),
	datac => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(20),
	combout => \mux_1|X[20]~20_combout\);

-- Location: LABCELL_X48_Y14_N3
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(20) = SUM(( \mux_1|X[20]~20_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(20)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[19]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[20]~COUT\ = CARRY(( \mux_1|X[20]~20_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(20)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[19]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \mux_1|ALT_INV_X[20]~20_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[19]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(20),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[20]~COUT\);

-- Location: FF_X48_Y14_N4
\Zreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(20),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(20));

-- Location: LABCELL_X48_Y14_N48
\mux_1|X[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[21]~21_combout\ = ( \ALUsrci~q\ & ( \Reg_file|altsyncram_component|auto_generated|q_b\(21) ) ) # ( !\ALUsrci~q\ & ( (\IM_16|q\(15) & \ExtOPi~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IM_16|ALT_INV_q\(15),
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(21),
	datad => \ALT_INV_ExtOPi~q\,
	dataf => \ALT_INV_ALUsrci~q\,
	combout => \mux_1|X[21]~21_combout\);

-- Location: LABCELL_X48_Y14_N6
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(21) = SUM(( \mux_1|X[21]~21_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(21)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[20]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[21]~COUT\ = CARRY(( \mux_1|X[21]~21_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(21)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[20]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100110011000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datab => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \mux_1|ALT_INV_X[21]~21_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[20]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(21),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[21]~COUT\);

-- Location: FF_X47_Y14_N13
\Zreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(21),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(21));

-- Location: MLABCELL_X47_Y14_N0
\mux_1|X[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[22]~22_combout\ = ( \ExtOPi~q\ & ( \Reg_file|altsyncram_component|auto_generated|q_b\(22) & ( (\ALUsrci~q\) # (\IM_16|q\(15)) ) ) ) # ( !\ExtOPi~q\ & ( \Reg_file|altsyncram_component|auto_generated|q_b\(22) & ( \ALUsrci~q\ ) ) ) # ( \ExtOPi~q\ & 
-- ( !\Reg_file|altsyncram_component|auto_generated|q_b\(22) & ( (\IM_16|q\(15) & !\ALUsrci~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IM_16|ALT_INV_q\(15),
	datac => \ALT_INV_ALUsrci~q\,
	datae => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(22),
	combout => \mux_1|X[22]~22_combout\);

-- Location: LABCELL_X48_Y14_N9
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(22) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(22)) ) + ( \mux_1|X[22]~22_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[21]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[22]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(22)) ) + ( \mux_1|X[22]~22_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[21]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[22]~22_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[21]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(22),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[22]~COUT\);

-- Location: FF_X48_Y14_N10
\Zreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(22),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(22));

-- Location: MLABCELL_X47_Y14_N51
\mux_1|X[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[23]~23_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(23) & ( ((\ExtOPi~q\ & \IM_16|q\(15))) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(23) & ( (!\ALUsrci~q\ & (\ExtOPi~q\ & \IM_16|q\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \ALT_INV_ExtOPi~q\,
	datad => \IM_16|ALT_INV_q\(15),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(23),
	combout => \mux_1|X[23]~23_combout\);

-- Location: LABCELL_X48_Y14_N12
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(23) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(23)) ) + ( \mux_1|X[23]~23_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[22]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[23]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(23)) ) + ( \mux_1|X[23]~23_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[22]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[23]~23_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[22]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(23),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[23]~COUT\);

-- Location: FF_X48_Y14_N13
\Zreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(23),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(23));

-- Location: LABCELL_X51_Y15_N45
\mux_1|X[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[24]~24_combout\ = ( \ExtOPi~q\ & ( \Reg_file|altsyncram_component|auto_generated|q_b\(24) & ( (\IM_16|q\(15)) # (\ALUsrci~q\) ) ) ) # ( !\ExtOPi~q\ & ( \Reg_file|altsyncram_component|auto_generated|q_b\(24) & ( \ALUsrci~q\ ) ) ) # ( \ExtOPi~q\ & 
-- ( !\Reg_file|altsyncram_component|auto_generated|q_b\(24) & ( (!\ALUsrci~q\ & \IM_16|q\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101001010101010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datad => \IM_16|ALT_INV_q\(15),
	datae => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(24),
	combout => \mux_1|X[24]~24_combout\);

-- Location: LABCELL_X48_Y14_N15
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(24) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(24)) ) + ( \mux_1|X[24]~24_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[23]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[24]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(24)) ) + ( \mux_1|X[24]~24_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[23]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \mux_1|ALT_INV_X[24]~24_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[23]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(24),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[24]~COUT\);

-- Location: FF_X48_Y14_N16
\Zreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(24),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(24));

-- Location: LABCELL_X48_Y14_N42
\mux_1|X[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[25]~25_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(25) & ( ((\IM_16|q\(15) & \ExtOPi~q\)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(25) & ( (!\ALUsrci~q\ & (\IM_16|q\(15) & \ExtOPi~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001001010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datab => \IM_16|ALT_INV_q\(15),
	datad => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(25),
	combout => \mux_1|X[25]~25_combout\);

-- Location: LABCELL_X48_Y14_N18
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(25) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(25)) ) + ( \mux_1|X[25]~25_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[24]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[25]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(25)) ) + ( \mux_1|X[25]~25_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[24]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \mux_1|ALT_INV_X[25]~25_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[24]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(25),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[25]~COUT\);

-- Location: FF_X48_Y14_N19
\Zreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(25),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(25));

-- Location: LABCELL_X48_Y14_N54
\mux_1|X[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[26]~26_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(26) & ( ((\IM_16|q\(15) & \ExtOPi~q\)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(26) & ( (\IM_16|q\(15) & (!\ALUsrci~q\ & \ExtOPi~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \IM_16|ALT_INV_q\(15),
	datac => \ALT_INV_ALUsrci~q\,
	datad => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(26),
	combout => \mux_1|X[26]~26_combout\);

-- Location: LABCELL_X48_Y14_N21
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(26) = SUM(( \mux_1|X[26]~26_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(26)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[25]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[26]~COUT\ = CARRY(( \mux_1|X[26]~26_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(26)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[25]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \mux_1|ALT_INV_X[26]~26_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[25]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(26),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[26]~COUT\);

-- Location: FF_X48_Y14_N22
\Zreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(26),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(26));

-- Location: MLABCELL_X47_Y14_N27
\mux_1|X[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[27]~27_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(27) & ( ((\ExtOPi~q\ & \IM_16|q\(15))) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(27) & ( (!\ALUsrci~q\ & (\ExtOPi~q\ & \IM_16|q\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001001010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datab => \ALT_INV_ExtOPi~q\,
	datad => \IM_16|ALT_INV_q\(15),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(27),
	combout => \mux_1|X[27]~27_combout\);

-- Location: LABCELL_X48_Y14_N24
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(27) = SUM(( \mux_1|X[27]~27_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(27)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[26]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[27]~COUT\ = CARRY(( \mux_1|X[27]~27_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(27)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[26]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \mux_1|ALT_INV_X[27]~27_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[26]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(27),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[27]~COUT\);

-- Location: FF_X48_Y14_N25
\Zreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(27),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(27));

-- Location: MLABCELL_X47_Y14_N48
\mux_1|X[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[28]~28_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(28) & ( ((\IM_16|q\(15) & \ExtOPi~q\)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(28) & ( (!\ALUsrci~q\ & (\IM_16|q\(15) & \ExtOPi~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(15),
	datad => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(28),
	combout => \mux_1|X[28]~28_combout\);

-- Location: LABCELL_X48_Y14_N27
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(28) = SUM(( \mux_1|X[28]~28_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(28)) ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[27]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[28]~COUT\ = CARRY(( \mux_1|X[28]~28_combout\ ) + ( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(28)) ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[27]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010110100101101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \mux_1|ALT_INV_X[28]~28_combout\,
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[27]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(28),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[28]~COUT\);

-- Location: FF_X48_Y14_N28
\Zreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(28),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(28));

-- Location: MLABCELL_X47_Y14_N21
\mux_1|X[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[29]~29_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(29) & ( ((\ExtOPi~q\ & \IM_16|q\(15))) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(29) & ( (!\ALUsrci~q\ & (\ExtOPi~q\ & \IM_16|q\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \ALT_INV_ExtOPi~q\,
	datad => \IM_16|ALT_INV_q\(15),
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(29),
	combout => \mux_1|X[29]~29_combout\);

-- Location: LABCELL_X48_Y14_N30
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(29) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(29)) ) + ( \mux_1|X[29]~29_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[28]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[29]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(29)) ) + ( \mux_1|X[29]~29_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[28]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[29]~29_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[28]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(29),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[29]~COUT\);

-- Location: FF_X48_Y14_N31
\Zreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(29),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(29));

-- Location: MLABCELL_X47_Y14_N18
\mux_1|X[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[30]~30_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(30) & ( ((\IM_16|q\(15) & \ExtOPi~q\)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(30) & ( (!\ALUsrci~q\ & (\IM_16|q\(15) & \ExtOPi~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datac => \IM_16|ALT_INV_q\(15),
	datad => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(30),
	combout => \mux_1|X[30]~30_combout\);

-- Location: LABCELL_X48_Y14_N33
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(30) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(30)) ) + ( \mux_1|X[30]~30_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[29]~COUT\ ))
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[30]~COUT\ = CARRY(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(30)) ) + ( \mux_1|X[30]~30_combout\ ) + ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[29]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[30]~30_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[29]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(30),
	cout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[30]~COUT\);

-- Location: FF_X48_Y14_N34
\Zreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(30),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(30));

-- Location: LABCELL_X48_Y14_N51
\mux_1|X[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_1|X[31]~31_combout\ = ( \Reg_file|altsyncram_component|auto_generated|q_b\(31) & ( ((\IM_16|q\(15) & \ExtOPi~q\)) # (\ALUsrci~q\) ) ) # ( !\Reg_file|altsyncram_component|auto_generated|q_b\(31) & ( (!\ALUsrci~q\ & (\IM_16|q\(15) & \ExtOPi~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001001010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUsrci~q\,
	datab => \IM_16|ALT_INV_q\(15),
	datac => \ALT_INV_ExtOPi~q\,
	dataf => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_b\(31),
	combout => \mux_1|X[31]~31_combout\);

-- Location: LABCELL_X48_Y14_N36
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(31) = SUM(( !\ALUctri~q\ $ (\Reg_file|altsyncram_component|auto_generated|q_a\(31)) ) + ( \mux_1|X[31]~31_combout\ ) + ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[30]~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ALUctri~q\,
	datac => \mux_1|ALT_INV_X[31]~31_combout\,
	datad => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	cin => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|add_sub_cella[30]~COUT\,
	sumout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(31));

-- Location: FF_X48_Y14_N1
\Zreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(31),
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Zreg(31));

-- Location: MLABCELL_X47_Y14_N30
\IMMex_16|extend_out[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \IMMex_16|extend_out[16]~0_combout\ = ( \ExtOPi~q\ & ( \IM_16|q\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \IM_16|ALT_INV_q\(15),
	datae => \ALT_INV_ExtOPi~q\,
	combout => \IMMex_16|extend_out[16]~0_combout\);

-- Location: FF_X47_Y15_N34
\data_mem|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_mem|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X47_Y15_N2
\data_mem|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \data_mem|altsyncram_component|auto_generated|address_reg_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: IOIBUF_X26_Y0_N92
\MemW~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemW,
	o => \MemW~input_o\);

-- Location: FF_X47_Y15_N20
MemWi : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \MemW~input_o\,
	sload => VCC,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemWi~q\);

-- Location: MLABCELL_X47_Y15_N54
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3) = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( (\MemWi~q\ & (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MemWi~q\,
	datab => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3));

-- Location: MLABCELL_X47_Y15_N30
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\);

-- Location: M10K_X38_Y35_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N36
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3) = (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & (\MemWi~q\ & 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	datab => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datac => \ALT_INV_MemWi~q\,
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3));

-- Location: MLABCELL_X47_Y15_N24
\data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\ = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\);

-- Location: M10K_X49_Y24_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: FF_X47_Y15_N11
\data_mem|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_mem|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X47_Y15_N41
\data_mem|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \data_mem|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: MLABCELL_X47_Y15_N45
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3) = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( (\MemWi~q\ & (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MemWi~q\,
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3));

-- Location: MLABCELL_X47_Y15_N15
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\);

-- Location: M10K_X14_Y26_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y14_N33
\data_mem|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	combout => \data_mem|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X40_Y14_N35
\data_mem|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_mem|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X40_Y14_N13
\data_mem|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \data_mem|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: MLABCELL_X47_Y15_N57
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3) = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( (\MemWi~q\ & (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MemWi~q\,
	datab => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3));

-- Location: MLABCELL_X47_Y15_N21
\data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\ = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\);

-- Location: M10K_X14_Y24_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y26_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a64~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X47_Y17_N21
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3) = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & ( (\MemWi~q\ & 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MemWi~q\,
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3));

-- Location: MLABCELL_X47_Y16_N9
\data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & ( 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	combout => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\);

-- Location: M10K_X38_Y32_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N48
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3) = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & ( (\MemWi~q\ & (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MemWi~q\,
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3));

-- Location: MLABCELL_X47_Y14_N24
\data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\ = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & ( (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	combout => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\);

-- Location: M10K_X49_Y30_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N51
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3) = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( (\MemWi~q\ & (\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MemWi~q\,
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3));

-- Location: MLABCELL_X47_Y15_N3
\data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\ = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\);

-- Location: M10K_X49_Y28_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y15_N6
\data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3) = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15) & ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( (\MemWi~q\ & 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MemWi~q\,
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3));

-- Location: MLABCELL_X47_Y15_N39
\data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & 
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\);

-- Location: M10K_X14_Y28_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y26_N0
\data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a224~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a192~portadataout\) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a160~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a224~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & \data_mem|altsyncram_component|auto_generated|ram_block1a192~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X53_Y26_N24
\data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X53_Y26_N25
\address_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(0));

-- Location: M10K_X38_Y18_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y16_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a193~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a225~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a193~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a225~portadataout\))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a193~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a225~portadataout\ & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a129~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a161~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a193~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a225~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y18_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000066666666",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y18_N39
\data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((\data_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((\data_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y16_N51
\data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y16_N52
\address_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(1));

-- Location: M10K_X58_Y9_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y17_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y12_N24
\data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a226~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a226~portadataout\) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a194~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a130~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a162~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

-- Location: M10K_X69_Y11_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078787878",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y1_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y15_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y12_N18
\data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a98~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a34~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X61_Y12_N0
\data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ ) ) # 
-- ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

-- Location: FF_X61_Y12_N1
\address_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(2));

-- Location: M10K_X41_Y8_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F807F80",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y4_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y8_N30
\data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y8_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y16_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y8_N24
\data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a227~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a195~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a227~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a195~portadataout\) ) ) ) # ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a227~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a227~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a131~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a163~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y8_N51
\data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

-- Location: FF_X43_Y8_N52
\address_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(3));

-- Location: M10K_X26_Y23_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF8000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y14_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a100~portadataout\ ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a68~portadataout\ ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a36~portadataout\ ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a4~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y10_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y14_N30
\data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a228~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a228~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a132~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a164~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y14_N24
\data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y14_N25
\address_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(4));

-- Location: M10K_X49_Y22_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y34_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y23_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a229~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a165~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a229~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a197~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & \data_mem|altsyncram_component|auto_generated|ram_block1a197~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y32_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y28_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N15
\data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a69~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X46_Y23_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

-- Location: FF_X46_Y23_N13
\address_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(5));

-- Location: M10K_X41_Y4_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y7_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y8_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a70~portadataout\) ) ) ) # ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a102~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y6_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y8_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a198~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a230~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a198~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a230~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a134~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a166~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y8_N54
\data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	datac => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

-- Location: FF_X43_Y8_N55
\address_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(6));

-- Location: M10K_X38_Y8_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y10_N21
\data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a103~portadataout\) ) ) ) # ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y10_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y10_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a231~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a167~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a231~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X37_Y10_N15
\data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

-- Location: FF_X37_Y10_N16
\address_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(7));

-- Location: M10K_X49_Y19_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout\) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a104~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y11_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y11_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a232~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a168~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a232~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a200~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a136~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & \data_mem|altsyncram_component|auto_generated|ram_block1a200~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y23_N45
\data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y23_N46
\address_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(8));

-- Location: M10K_X14_Y21_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y36_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y21_N9
\data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a201~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a137~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a169~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

-- Location: M10K_X58_Y33_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y30_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y26_N57
\data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a73~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y23_N54
\data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2)) # 
-- (\data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\) ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y23_N56
\address_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(9));

-- Location: M10K_X14_Y4_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a138~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a170~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\);

-- Location: M10K_X58_Y23_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y17_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y13_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y23_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout\))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout\))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a106~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y23_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y23_N14
\address_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(10));

-- Location: M10K_X58_Y15_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y3_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y15_N30
\data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a43~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a107~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & \data_mem|altsyncram_component|auto_generated|ram_block1a11~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\);

-- Location: M10K_X58_Y14_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y32_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y15_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a203~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a235~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a203~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a235~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a171~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a139~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y15_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) # ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\);

-- Location: FF_X61_Y15_N13
\address_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(11));

-- Location: M10K_X49_Y17_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N42
\data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((\data_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((\data_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a108~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\);

-- Location: M10K_X14_Y16_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N9
\data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a140~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & \data_mem|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y23_N57
\data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y23_N58
\address_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(12));

-- Location: M10K_X41_Y29_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y40_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y26_N54
\data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a109~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a77~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y37_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y26_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a237~portadataout\ ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a205~portadataout\ ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a173~portadataout\ ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a141~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y26_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y26_N13
\address_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(13));

-- Location: M10K_X38_Y20_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y17_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a110~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a14~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y13_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y20_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y17_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a238~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout\ & 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a238~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a238~portadataout\)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a142~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a174~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a238~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y17_N57
\data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) # ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y17_N59
\address_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(14));

-- Location: M10K_X38_Y31_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y19_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y21_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((\data_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((\data_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a79~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y33_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y23_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a239~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a239~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout\))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a239~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout\))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a239~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a143~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a175~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X37_Y21_N24
\data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) # ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\);

-- Location: FF_X37_Y21_N25
\address_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(15));

-- Location: M10K_X49_Y29_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y25_N45
\data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a208~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a240~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout\) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a208~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a240~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y28_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y33_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y23_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y23_N42
\data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y23_N43
\address_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(16));

-- Location: M10K_X69_Y15_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y12_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y1_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y12_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a49~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a113~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & \data_mem|altsyncram_component|auto_generated|ram_block1a17~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\);

-- Location: M10K_X58_Y12_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y4_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y5_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y12_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a241~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((\data_mem|altsyncram_component|auto_generated|ram_block1a209~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a241~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a209~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (((\data_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a241~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a209~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a145~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a241~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a209~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a177~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y12_N54
\data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\);

-- Location: FF_X61_Y12_N55
\address_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(17));

-- Location: M10K_X49_Y26_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y39_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y31_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y23_N18
\data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a210~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a242~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a210~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a242~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a210~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a242~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a178~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a146~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a210~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a242~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y21_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y23_N45
\data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout\) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a114~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X46_Y23_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ ) ) 
-- # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\);

-- Location: FF_X46_Y23_N8
\address_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(18));

-- Location: M10K_X41_Y9_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y9_N3
\data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a211~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a243~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a211~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (((\data_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a211~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a243~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a211~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & \data_mem|altsyncram_component|auto_generated|ram_block1a147~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y9_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y7_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y9_N27
\data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & 
-- \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout\))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a83~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y9_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2)) # 
-- (\data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\) ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\);

-- Location: FF_X43_Y9_N14
\address_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(19));

-- Location: M10K_X58_Y11_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y3_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y15_N0
\data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & 
-- \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a84~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a52~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\);

-- Location: M10K_X76_Y9_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y1_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: LABCELL_X60_Y8_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a244~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (((\data_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a244~portadataout\))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & 
-- ((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a212~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a244~portadataout\ & ((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y15_N21
\data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\);

-- Location: FF_X61_Y15_N22
\address_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(20));

-- Location: M10K_X49_Y13_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y1_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y9_N30
\data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a245~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a213~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a245~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a213~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout\ & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a245~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a213~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a245~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a149~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & \data_mem|altsyncram_component|auto_generated|ram_block1a213~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a181~portadataout\ & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y13_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y14_N18
\data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a21~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a53~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y14_N57
\data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y14_N58
\address_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(21));

-- Location: M10K_X58_Y28_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y36_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y26_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a246~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a214~portadataout\) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a182~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a246~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a150~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\);

-- Location: M10K_X69_Y29_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y32_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y26_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y26_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X53_Y26_N57
\data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2)) # 
-- (\data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\) ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\);

-- Location: FF_X53_Y26_N58
\address_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(22));

-- Location: M10K_X26_Y18_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y17_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout\)) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a87~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y19_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y1_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y19_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a247~portadataout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a247~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a215~portadataout\))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a247~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & \data_mem|altsyncram_component|auto_generated|ram_block1a183~portadataout\) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a247~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a151~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a215~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y17_N24
\data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y17_N25
\address_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(23));

-- Location: M10K_X69_Y24_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y22_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((\data_mem|altsyncram_component|auto_generated|ram_block1a248~portadataout\)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (((\data_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a248~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a248~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a184~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a152~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a248~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\);

-- Location: M10K_X58_Y24_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y22_N51
\data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout\) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y23_N39
\data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y23_N40
\address_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(24));

-- Location: M10K_X38_Y19_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y19_N45
\data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a249~portadataout\ ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a217~portadataout\ ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a185~portadataout\ ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a153~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y25_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y29_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y25_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \data_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout\) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a57~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a121~portadataout\)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a89~portadataout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y17_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\);

-- Location: FF_X40_Y17_N8
\address_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(25));

-- Location: M10K_X38_Y16_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y15_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout\ & 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a90~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\);

-- Location: M10K_X76_Y14_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y15_N42
\data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a218~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a218~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a186~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a154~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a218~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y15_N24
\data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ & ( 
-- (\data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\);

-- Location: FF_X61_Y15_N25
\address_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(26));

-- Location: M10K_X38_Y9_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y6_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y9_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a219~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a251~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a219~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a251~portadataout\))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout\) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( (\data_mem|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y12_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y8_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y9_N36
\data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout\))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (((\data_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout\))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X37_Y9_N12
\data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\,
	datac => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\);

-- Location: FF_X37_Y9_N13
\address_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(27));

-- Location: M10K_X58_Y30_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y36_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y28_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y26_N18
\data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout\))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout\))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a252~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a220~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a156~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a188~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\);

-- Location: M10K_X58_Y20_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y31_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y15_N6
\data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X61_Y15_N57
\data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\);

-- Location: FF_X61_Y15_N58
\address_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(28));

-- Location: M10K_X69_Y21_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y6_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: LABCELL_X61_Y19_N15
\data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a221~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a253~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a221~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a253~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout\ & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a221~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a253~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # (\data_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a221~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a253~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a157~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a189~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\);

-- Location: M10K_X58_Y16_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y3_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y2_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y16_N27
\data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout\))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X60_Y20_N15
\data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\);

-- Location: FF_X60_Y20_N16
\address_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(29));

-- Location: M10K_X58_Y27_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y29_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y30_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y26_N27
\data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & 
-- !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # (\data_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( !\data_mem|altsyncram_component|auto_generated|ram_block1a94~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a62~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y18_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y29_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y14_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a254~portadataout\))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a254~portadataout\))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a222~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a190~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a254~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y14_N0
\data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y14_N1
\address_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(30));

-- Location: M10K_X69_Y3_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1644w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y1_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1624w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y9_N48
\data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1)) # ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout\))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\data_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout\))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a127~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y3_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1654w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1674w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1768w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1664w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y10_N0
\data_mem|altsyncram_component|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mejia_data_mem_Nov28.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mejia_data_mem_Nov28:data_mem|altsyncram:altsyncram_component|altsyncram_q034:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \data_mem|altsyncram_component|auto_generated|decode3|w_anode1684w\(3),
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	ena0 => \data_mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout\,
	portadatain => \data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y9_N3
\data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ = ( \data_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout\ & ( \data_mem|altsyncram_component|auto_generated|ram_block1a255~portadataout\ & ( 
-- ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\data_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\data_mem|altsyncram_component|auto_generated|ram_block1a223~portadataout\)))) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|ram_block1a255~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a223~portadataout\))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a255~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a223~portadataout\))))) # 
-- (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) ) ) # ( !\data_mem|altsyncram_component|auto_generated|ram_block1a191~portadataout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|ram_block1a255~portadataout\ & ( (!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\data_mem|altsyncram_component|auto_generated|ram_block1a159~portadataout\)) # (\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\data_mem|altsyncram_component|auto_generated|ram_block1a223~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	datac => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datae => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	dataf => \data_mem|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y9_N45
\data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ = ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ ) ) # ( !\data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ & ( 
-- \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ & ( \data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ & ( 
-- !\data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ & ( !\data_mem|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data_mem|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\,
	dataf => \data_mem|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\,
	combout => \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\);

-- Location: FF_X43_Y9_N46
\address_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \data_mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => address_out(31));

-- Location: LABCELL_X48_Y14_N57
\nbit_addsub|LPM_ADD_SUB_component|auto_generated|overflow_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \nbit_addsub|LPM_ADD_SUB_component|auto_generated|overflow_wire\(0) = ( \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(31) & ( (!\mux_1|X[31]~31_combout\ & (!\Reg_file|altsyncram_component|auto_generated|q_a\(31) $ (!\ALUctri~q\))) ) ) # ( 
-- !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(31) & ( (\mux_1|X[31]~31_combout\ & (!\Reg_file|altsyncram_component|auto_generated|q_a\(31) $ (\ALUctri~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000010100000010101010000101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_file|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \mux_1|ALT_INV_X[31]~31_combout\,
	datad => \ALT_INV_ALUctri~q\,
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(31),
	combout => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|overflow_wire\(0));

-- Location: FF_X48_Y14_N58
\OVF~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|overflow_wire\(0),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OVF~reg0_q\);

-- Location: FF_X48_Y14_N37
\NF~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(31),
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NF~reg0_q\);

-- Location: MLABCELL_X47_Y14_N6
\Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(9) & ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(6) & ( (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(11) & 
-- (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(7) & (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(8) & !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(11),
	datab => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(7),
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(8),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(10),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(9),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(6),
	combout => \Equal0~5_combout\);

-- Location: MLABCELL_X47_Y15_N42
\Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(17) & ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(18),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(17),
	combout => \Equal0~6_combout\);

-- Location: MLABCELL_X47_Y14_N57
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(20) & ( \Equal0~6_combout\ & ( (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(19) & (\Equal0~5_combout\ & 
-- (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(27) & !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(19),
	datab => \ALT_INV_Equal0~5_combout\,
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(27),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(21),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(20),
	dataf => \ALT_INV_Equal0~6_combout\,
	combout => \Equal0~2_combout\);

-- Location: LABCELL_X48_Y13_N0
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(2) & ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(3) & ( (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(4) & 
-- (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(5) & (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(0) & !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(4),
	datab => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(5),
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(0),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(1),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(2),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(3),
	combout => \Equal0~0_combout\);

-- Location: MLABCELL_X47_Y14_N15
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(26) & ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(14) & ( (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(16) & 
-- (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(13) & (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(12) & !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(16),
	datab => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(13),
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(12),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(15),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(26),
	dataf => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(14),
	combout => \Equal0~4_combout\);

-- Location: MLABCELL_X47_Y14_N39
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(23) & ( \Equal0~4_combout\ & ( (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(22) & (\Equal0~0_combout\ & 
-- (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(25) & !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(22),
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(25),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(24),
	datae => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(23),
	dataf => \ALT_INV_Equal0~4_combout\,
	combout => \Equal0~1_combout\);

-- Location: MLABCELL_X47_Y14_N42
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( \Equal0~2_combout\ & ( \Equal0~1_combout\ & ( (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(30) & (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(28) & 
-- (!\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(29) & !\nbit_addsub|LPM_ADD_SUB_component|auto_generated|result\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(30),
	datab => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(28),
	datac => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(29),
	datad => \nbit_addsub|LPM_ADD_SUB_component|auto_generated|ALT_INV_result\(31),
	datae => \ALT_INV_Equal0~2_combout\,
	dataf => \ALT_INV_Equal0~1_combout\,
	combout => \Equal0~3_combout\);

-- Location: FF_X47_Y14_N43
\ZF~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Equal0~3_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ZF~reg0_q\);
END structure;


