

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1'
================================================================
* Date:           Wed Apr 24 13:16:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      204|      204|  2.040 us|  2.040 us|  204|  204|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Coef_Read_Loop_VITIS_LOOP_39_1  |      202|      202|         8|          1|          1|   196|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    218|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|     385|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     385|    381|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_237_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln39_fu_313_p2                |         +|   0|  0|  14|           7|           2|
    |add_ln41_fu_280_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln38_fu_231_p2               |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln39_fu_246_p2               |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln46_fu_217_p2               |      icmp|   0|  0|  18|          32|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |select_ln17_fu_252_p3             |    select|   0|  0|   7|           1|           6|
    |select_ln38_fu_260_p3             |    select|   0|  0|  32|           1|          32|
    |state_2_fu_223_p3                 |    select|   0|  0|  32|           1|          13|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 218|         133|         147|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_1_fu_116               |   9|          2|    7|         14|
    |indvar_flatten_fu_124    |   9|          2|    8|         16|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |state_fu_120             |   9|          2|   32|         64|
    |tmp_data_V_1_fu_112      |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|   86|        172|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |gmem_addr_reg_401                   |  64|   0|   64|          0|
    |i_1_fu_116                          |   7|   0|    7|          0|
    |icmp_ln38_reg_397                   |   1|   0|    1|          0|
    |indvar_flatten_fu_124               |   8|   0|    8|          0|
    |state_2_reg_392                     |  32|   0|   32|          0|
    |state_fu_120                        |  32|   0|   32|          0|
    |tmp_data_V_1_fu_112                 |  32|   0|   32|          0|
    |tmp_data_V_3_reg_387                |  32|   0|   32|          0|
    |tmp_data_V_3_reg_387_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_last_V_fu_108                   |   1|   0|    1|          0|
    |icmp_ln38_reg_397                   |  64|  32|    1|          0|
    |state_2_reg_392                     |  64|  32|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 385|  64|  290|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1|  return value|
|input_r_TVALID               |   in|    1|        axis|                                   input_r_V_data_V|       pointer|
|input_r_TDATA                |   in|   32|        axis|                                   input_r_V_data_V|       pointer|
|m_axi_gmem_AWVALID           |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWREADY           |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWADDR            |  out|   64|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWID              |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWLEN             |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWSIZE            |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWBURST           |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWLOCK            |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWCACHE           |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWPROT            |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWQOS             |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWREGION          |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWUSER            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WVALID            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WREADY            |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WDATA             |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WSTRB             |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WLAST             |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WID               |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WUSER             |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARVALID           |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARREADY           |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARADDR            |  out|   64|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARID              |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARLEN             |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARSIZE            |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARBURST           |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARLOCK            |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARCACHE           |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARPROT            |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARQOS             |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARREGION          |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARUSER            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RVALID            |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RREADY            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RDATA             |   in|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RLAST             |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RID               |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RFIFONUM          |   in|    9|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RUSER             |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RRESP             |   in|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BVALID            |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BREADY            |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BRESP             |   in|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BID               |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BUSER             |   in|    1|       m_axi|                                               gmem|       pointer|
|tmp_data_V                   |   in|   32|     ap_none|                                         tmp_data_V|        scalar|
|coefs                        |   in|   64|     ap_none|                                              coefs|        scalar|
|input_r_TREADY               |  out|    1|        axis|                                   input_r_V_dest_V|       pointer|
|input_r_TDEST                |   in|    1|        axis|                                   input_r_V_dest_V|       pointer|
|input_r_TKEEP                |   in|    4|        axis|                                   input_r_V_keep_V|       pointer|
|input_r_TSTRB                |   in|    4|        axis|                                   input_r_V_strb_V|       pointer|
|input_r_TUSER                |   in|    1|        axis|                                   input_r_V_user_V|       pointer|
|input_r_TLAST                |   in|    1|        axis|                                   input_r_V_last_V|       pointer|
|input_r_TID                  |   in|    1|        axis|                                     input_r_V_id_V|       pointer|
|p_4_0_0_0112_phi_out         |  out|    1|      ap_vld|                               p_4_0_0_0112_phi_out|       pointer|
|p_4_0_0_0112_phi_out_ap_vld  |  out|    1|      ap_vld|                               p_4_0_0_0112_phi_out|       pointer|
|state_3_out                  |  out|   32|      ap_vld|                                        state_3_out|       pointer|
|state_3_out_ap_vld           |  out|    1|      ap_vld|                                        state_3_out|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------------------+--------------+

