// Generated by CIRCT unknown git version
// VCS coverage exclude_file
module sdq_17x64(	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
  input  [4:0]  R0_addr,
  input         R0_en,
  input         R0_clk,
  output [63:0] R0_data,
  input  [4:0]  W0_addr,
  input         W0_en,
  input         W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:16];	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
  always @(posedge W0_clk) begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
    if (W0_en & 1'h1)	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
      Memory[W0_addr] <= W0_data;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
    reg [63:0] _RANDOM_MEM;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
    initial begin	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
      `INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
      `ifdef RANDOMIZE_MEM_INIT	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
          end
          Memory[i] = _RANDOM_MEM;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// @[generators/boom/src/main/scala/v3/lsu/mshrs.scala:571:25]
endmodule

