//=============================================================================
// Description: This is an automated-generated file for register definition.
//              This file is the header file for firmware control code of this specific component.
//              DO NOT MODIFY!!!
// TimeStamp: Thu Nov 24 10:09:27 2016
// Generated by: 
// Generated from: citra.xml
// 
// Generated with following options : 
//-----------------------------------------------------------------------------
// Prefix (-a)                                      : citra_
// Bitfield endianness                              : Little endian
// Run validator first (-v)                         : true
// Generate C structures (-s)                       : false
// Declare the C structures as Packed (-p)          : false
// Add bitfields in the C Structures (-b)           : false
// Add prefix sec_ in section(-e)                   : false
// Add hierarch in typedef name (-r)                : false
// Generate defines (-d)                            : true
// Use Stdint.h or linux/types.h (-t)               : true
// Add padding arrays in structures (-P)            : false
// Generate Enumeration (-n)                        : false
// Use register description label for structure (-l): false
// Generate half device register structure (-half)  : false
// Numeric representation (-h)                      : Decimal
//-----------------------------------------------------------------------------
// GenFw (xml2c) version: 1.1
// Compile TimeStamp: Jan 27 2015 at 16:24:03
//=============================================================================


#ifndef _CITRA_H_
#define _CITRA_H_


//These macros can be used when mask and shift need to be done on bits within a register.
//Use MASKSHIFT to extract bits from a register.
#ifndef MASKSHIFT
#define CITRA_MASKSHIFT(var,label) ((var & (label##_BIT_MASK)) >> (label##_BIT_LSB))
#endif
//Use STUFF_BITS_IN_REG to insert bits to a register.
#ifndef STUFF_BITS_IN_REG
#define CITRA_STUFF_BITS_IN_REG(theBits, theReg, label)  ( ((theBits <<  (label##_BIT_LSB)) & (label##_BIT_MASK))    | (theReg & (~label##_BIT_MASK)) )
#endif

//=== SECTION NAME: AXI_PCIE_CONFIG === None ===
#define CITRA_AXI_PCIE_CONFIG_ADDRESS 		(0)
#define CITRA_AXI_PCIE_CONFIG_RPT_QTY 		1
#define CITRA_AXI_PCIE_CONFIG_TOT_QTY 		1025
#define CITRA_AXI_PCIE_CONFIG_HEADER_OFFSET 0 		 //None
#define CITRA_AXI_PCIE_CONFIG_HEADER_DEFAULT_VALUE 0 		 //
    #define CITRA_AXI_PCIE_CONFIG_HEADER_VENDOR_ID_BIT_LSB 0 		 //None
    #define CITRA_AXI_PCIE_CONFIG_HEADER_VENDOR_ID_BIT_MSB 15
    #define CITRA_AXI_PCIE_CONFIG_HEADER_VENDOR_ID_BIT_MASK 0xffff
    #define CITRA_AXI_PCIE_CONFIG_HEADER_VENDOR_ID_BIT_DEFAULT 0
    #define CITRA_AXI_PCIE_CONFIG_HEADER_DEVICE_ID_BIT_LSB 16 		 //None
    #define CITRA_AXI_PCIE_CONFIG_HEADER_DEVICE_ID_BIT_MSB 31
    #define CITRA_AXI_PCIE_CONFIG_HEADER_DEVICE_ID_BIT_MASK 0xffff0000
    #define CITRA_AXI_PCIE_CONFIG_HEADER_DEVICE_ID_BIT_DEFAULT 0

//=== SECTION NAME: PCI_Configuration === See Table 2-24 of pg156.pdf ===
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_ADDRESS(PCI_Configuration_INDEX) 		((0)+4+((PCI_Configuration_INDEX)*(8-4)))
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_RPT_QTY 		1024
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_TOT_QTY 		1024
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_OFFSET 0 		 //None
#define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DEFAULT_VALUE 0 		 //
    #define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DATA_BIT_LSB 0 		 //None
    #define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DATA_BIT_MSB 31
    #define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DATA_BIT_MASK 0xffffffff
    #define CITRA_AXI_PCIE_CONFIG_PCI_CONFIGURATION_DATA_DATA_BIT_DEFAULT 0

//=== SECTION NAME: COMMON === None ===
#define CITRA_COMMON_ADDRESS 		(65536)
#define CITRA_COMMON_RPT_QTY 		1
#define CITRA_COMMON_TOT_QTY 		326

//=== SECTION NAME: GLOBAL === None ===
#define CITRA_COMMON_GLOBAL_ADDRESS 		((65536)+0)
#define CITRA_COMMON_GLOBAL_RPT_QTY 		1
#define CITRA_COMMON_GLOBAL_TOT_QTY 		28
#define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_OFFSET 0 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_ENG_REV_BIT_LSB 0 		 //Engineering revision
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_ENG_REV_BIT_MSB 7
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_ENG_REV_BIT_MASK 0xff
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_ENG_REV_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_SERVICE_REV_BIT_LSB 8 		 //Service revision
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_SERVICE_REV_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_SERVICE_REV_BIT_MASK 0xff00
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_SERVICE_REV_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_MINOR_REV_BIT_LSB 16 		 //Minor revision
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_MINOR_REV_BIT_MSB 23
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_MINOR_REV_BIT_MASK 0xff0000
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_MINOR_REV_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_MAJOR_REV_BIT_LSB 24 		 //Major revision
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_MAJOR_REV_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_MAJOR_REV_BIT_MASK 0xff000000
    #define CITRA_COMMON_GLOBAL_GLOBAL_VERSION_MAJOR_REV_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_OFFSET 4 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_SUBVARIANT_BIT_LSB 0 		 //0 - Base
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_SUBVARIANT_BIT_MSB 7
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_SUBVARIANT_BIT_MASK 0xff
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_SUBVARIANT_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_VARIANT_BIT_LSB 8 		 //0 - Base
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_VARIANT_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_VARIANT_BIT_MASK 0xff00
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_VARIANT_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_NOT_USE_BIT_LSB 16 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_NOT_USE_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_NOT_USE_BIT_MASK 0xffff0000
    #define CITRA_COMMON_GLOBAL_GLOBAL_VARIANT_NOT_USE_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_OFFSET 8 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_REVISION_NUMBER_BIT_LSB 0 		 //SVN revision number
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_REVISION_NUMBER_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_REVISION_NUMBER_BIT_MASK 0xffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_REVISION_NUMBER_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_RESERVED_BIT_LSB 16 		 //Reserved
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_RESERVED_BIT_MSB 30
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_RESERVED_BIT_MASK 0x7fff0000
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_RESERVED_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_DIRTY_BIT_BIT_LSB 31 		 //SVN Sandbox Dirty bit
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_DIRTY_BIT_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_DIRTY_BIT_BIT_MASK 0x80000000
    #define CITRA_COMMON_GLOBAL_GLOBAL_REVISION_DIRTY_BIT_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_OFFSET 12 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_MIN_BIT_LSB 0 		 //MIN
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_MIN_BIT_MSB 5
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_MIN_BIT_MASK 0x3f
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_MIN_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_HOUR_BIT_LSB 6 		 //HOUR
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_HOUR_BIT_MSB 11
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_HOUR_BIT_MASK 0xfc0
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_HOUR_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_DAY_BIT_LSB 12 		 //Day
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_DAY_BIT_MSB 17
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_DAY_BIT_MASK 0x3f000
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_DAY_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_MONTH_BIT_LSB 18 		 //Month
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_MONTH_BIT_MSB 23
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_MONTH_BIT_MASK 0xfc0000
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_MONTH_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_YEAR_BIT_LSB 24 		 //Year
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_YEAR_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_YEAR_BIT_MASK 0xff000000
    #define CITRA_COMMON_GLOBAL_GLOBAL_DATECODE_YEAR_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_SCRATCH_OFFSET 16 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_SCRATCH_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_SCRATCH_SCRATCH_BIT_LSB 0 		 //General purpose debug read/write register
    #define CITRA_COMMON_GLOBAL_GLOBAL_SCRATCH_SCRATCH_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_SCRATCH_SCRATCH_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_SCRATCH_SCRATCH_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_PCIEFREQ_OFFSET 20 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_PCIEFREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_PCIEFREQ_PCIEFREQ_BIT_LSB 0 		 //Frequency counter for the PCIe clock
    #define CITRA_COMMON_GLOBAL_GLOBAL_PCIEFREQ_PCIEFREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_PCIEFREQ_PCIEFREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_PCIEFREQ_PCIEFREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_SDI0FREQ_OFFSET 24 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_SDI0FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_SDI0FREQ_SDI0_FREQ_BIT_LSB 0 		 //Frequency counter for the SDI0 clock
    #define CITRA_COMMON_GLOBAL_GLOBAL_SDI0FREQ_SDI0_FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_SDI0FREQ_SDI0_FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_SDI0FREQ_SDI0_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_SDI1FREQ_OFFSET 28 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_SDI1FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_SDI1FREQ_SDI1_FREQ_BIT_LSB 0 		 //Frequency counter for the SDI1 clock
    #define CITRA_COMMON_GLOBAL_GLOBAL_SDI1FREQ_SDI1_FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_SDI1FREQ_SDI1_FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_SDI1FREQ_SDI1_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI0FREQ_OFFSET 32 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI0FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI0FREQ_GVASI0_FREQ_BIT_LSB 0 		 //Frequency counter for the GV-ASI0 clock
    #define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI0FREQ_GVASI0_FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI0FREQ_GVASI0_FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI0FREQ_GVASI0_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI1FREQ_OFFSET 36 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI1FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI1FREQ_GVASI1_FREQ_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI1FREQ_GVASI1_FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI1FREQ_GVASI1_FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_GV_ASI1FREQ_GVASI1_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_CLK50_FREQ_OFFSET 40 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_CLK50_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLK50_FREQ_CLK50_FREQ_BIT_LSB 0 		 //Frequency counter for the CLK50 clock
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLK50_FREQ_CLK50_FREQ_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLK50_FREQ_CLK50_FREQ_BIT_MASK 0xffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLK50_FREQ_CLK50_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_ID_OFFSET 44 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_ID_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_REAR_ID_BIT_LSB 0 		 //Rear Panel ID
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_REAR_ID_BIT_MSB 3
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_REAR_ID_BIT_MASK 0xf
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_REAR_ID_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_MOD_LVL_BIT_LSB 4 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_MOD_LVL_BIT_MSB 11
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_MOD_LVL_BIT_MASK 0xff0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_MOD_LVL_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED2_BIT_LSB 12 		 //Reserved
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED2_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED2_BIT_MASK 0xf000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED2_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_FRAM_ID_BIT_LSB 16 		 //Frame ID from the midplane
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_FRAM_ID_BIT_MSB 18
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_FRAM_ID_BIT_MASK 0x70000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_FRAM_ID_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED1_BIT_LSB 19 		 //Reserved
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED1_BIT_MSB 19
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED1_BIT_MASK 0x80000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED1_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_ARM_GPIO_BIT_LSB 20 		 //ARM GPIO signals
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_ARM_GPIO_BIT_MSB 26
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_ARM_GPIO_BIT_MASK 0x7f00000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_ARM_GPIO_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED0_BIT_LSB 27 		 //Reserved
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED0_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED0_BIT_MASK 0xf8000000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ID_RESERVED0_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_RESERVED_0_OFFSET 48 		 //None
#define CITRA_COMMON_GLOBAL_RESERVED_0_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_RESERVED_0_RESERVED_FOR_FUTURE_USE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_RESERVED_0_RESERVED_FOR_FUTURE_USE_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_RESERVED_0_RESERVED_FOR_FUTURE_USE_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_RESERVED_0_RESERVED_FOR_FUTURE_USE_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_RESERVED_1_OFFSET 52 		 //None
#define CITRA_COMMON_GLOBAL_RESERVED_1_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_RESERVED_1_RESERVED_FOR_FUTURE_USE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_RESERVED_1_RESERVED_FOR_FUTURE_USE_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_RESERVED_1_RESERVED_FOR_FUTURE_USE_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_RESERVED_1_RESERVED_FOR_FUTURE_USE_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_ATDMCLK120_FREQ_OFFSET 56 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_ATDMCLK120_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDMCLK120_FREQ_CLK120_FREQ_BIT_LSB 0 		 //Frequency counter for the CLK120 clock
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDMCLK120_FREQ_CLK120_FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDMCLK120_FREQ_CLK120_FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDMCLK120_FREQ_CLK120_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_CLKDDR3_FREQ_OFFSET 60 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_CLKDDR3_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLKDDR3_FREQ_CLKDDR3_FREQ_BIT_LSB 0 		 //Frequency counter for the DDR3 clock
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLKDDR3_FREQ_CLKDDR3_FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLKDDR3_FREQ_CLKDDR3_FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLKDDR3_FREQ_CLKDDR3_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_OFFSET 64 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_0_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_0_BIT_MSB 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_0_BIT_MASK 0x1
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_0_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RST_SCA_BIT_LSB 1 		 //Write 1 to assert ATDM MMCM reset (self clearing)
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RST_SCA_BIT_MSB 1
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RST_SCA_BIT_MASK 0x2
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RST_SCA_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_1_BIT_LSB 2 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_1_BIT_MSB 8
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_1_BIT_MASK 0x1fc
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_1_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_PHY_RST_SCA_BIT_LSB 9 		 //Write 1 to assert ATDM RX PHY reset (self clearing)  This resets the low lever RX ATDM IP.
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_PHY_RST_SCA_BIT_MSB 9
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_PHY_RST_SCA_BIT_MASK 0x200
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_PHY_RST_SCA_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_3_BIT_LSB 10 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_3_BIT_MSB 12
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_3_BIT_MASK 0x1c00
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_3_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_SCA_BIT_LSB 13 		 //Write 1 to assert ATDM subsystem reset (self clearing)  This resets the RX and TX ATDM links.
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_SCA_BIT_MSB 13
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_SCA_BIT_MASK 0x2000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_SCA_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_4_BIT_LSB 14 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_4_BIT_MSB 15
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_4_BIT_MASK 0xc000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_4_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RST_RB_BIT_LSB 16 		 //(debug) Reset read-back
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RST_RB_BIT_MSB 16
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RST_RB_BIT_MASK 0x10000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RST_RB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_5_BIT_LSB 17 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_5_BIT_MSB 17
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_5_BIT_MASK 0x20000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_5_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_PHY_RST_RB_BIT_LSB 18 		 //(debug) Reset read-back
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_PHY_RST_RB_BIT_MSB 18
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_PHY_RST_RB_BIT_MASK 0x40000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_PHY_RST_RB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_RB_BIT_LSB 19 		 //(debug) Reset read-back
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_RB_BIT_MSB 19
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_RB_BIT_MASK 0x80000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_SUBSYS_RST_RB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_14_BIT_LSB 20 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_14_BIT_MSB 26
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_14_BIT_MASK 0x7f00000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_14_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_IDLY_RDY_BIT_LSB 27 		 //(debug) ATDM IDELAY ready line
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_IDLY_RDY_BIT_MSB 27
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_IDLY_RDY_BIT_MASK 0x8000000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_IDLY_RDY_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RDY_BIT_LSB 28 		 //(debug) ATDM MMCM ready line
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RDY_BIT_MSB 28
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RDY_BIT_MASK 0x10000000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_MMCM_RDY_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_15_BIT_LSB 29 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_15_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_15_BIT_MASK 0xe0000000
    #define CITRA_COMMON_GLOBAL_GLOBAL_ATDM_RST_CTL_RESERVED_15_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_RESERVED_ATDMD0_OFFSET 68 		 //None
#define CITRA_COMMON_GLOBAL_RESERVED_ATDMD0_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMD0_ALL_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMD0_ALL_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMD0_ALL_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMD0_ALL_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_RESERVED_ATDMD1_OFFSET 72 		 //None
#define CITRA_COMMON_GLOBAL_RESERVED_ATDMD1_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMD1_ALL_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMD1_ALL_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMD1_ALL_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMD1_ALL_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_RESERVED_ATDMDEBUG_OFFSET 76 		 //None
#define CITRA_COMMON_GLOBAL_RESERVED_ATDMDEBUG_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMDEBUG_ALL_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMDEBUG_ALL_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMDEBUG_ALL_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_RESERVED_ATDMDEBUG_ALL_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_OFFSET 80 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_TX_LOW_BIT_LSB 0 		 //Set to 1 to drive the UART TX line to a 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_TX_LOW_BIT_MSB 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_TX_LOW_BIT_MASK 0x1
    #define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_TX_LOW_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_RESERVED_BIT_LSB 1 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_RESERVED_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_RESERVED_BIT_MASK 0xfffffffe
    #define CITRA_COMMON_GLOBAL_GLOBAL_UART_CTRL_RESERVED_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_CLK100_FREQ_OFFSET 84 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_CLK100_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLK100_FREQ_CLK100_FREQ_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLK100_FREQ_CLK100_FREQ_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLK100_FREQ_CLK100_FREQ_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_GLOBAL_CLK100_FREQ_CLK100_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_RESERVED_2_OFFSET 88 		 //None
#define CITRA_COMMON_GLOBAL_RESERVED_2_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_RESERVED_2_RESERVED_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_RESERVED_2_RESERVED_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_RESERVED_2_RESERVED_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_RESERVED_2_RESERVED_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_OFFSET 92 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_INTERRUPT_ENABLE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_INTERRUPT_ENABLE_BIT_MSB 13
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_INTERRUPT_ENABLE_BIT_MASK 0x3fff
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_INTERRUPT_ENABLE_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_RESERVED_BIT_LSB 14 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_RESERVED_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_RESERVED_BIT_MASK 0xffffc000
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_EN_RESERVED_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_OFFSET 96 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_INTERRUPT_CLEAR_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_INTERRUPT_CLEAR_BIT_MSB 13
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_INTERRUPT_CLEAR_BIT_MASK 0x3fff
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_INTERRUPT_CLEAR_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_RESERVED_BIT_LSB 14 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_RESERVED_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_RESERVED_BIT_MASK 0xffffc000
    #define CITRA_COMMON_GLOBAL_GLOBAL_SW_IRQ_CLEAR_RESERVED_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_INTERRUPT_INTERVAL_OFFSET 100 		 //None
#define CITRA_COMMON_GLOBAL_INTERRUPT_INTERVAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_INTERRUPT_INTERVAL_INTERRUPT_INTERVAL_BIT_LSB 0 		 //None
    #define CITRA_COMMON_GLOBAL_INTERRUPT_INTERVAL_INTERRUPT_INTERVAL_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_INTERRUPT_INTERVAL_INTERRUPT_INTERVAL_BIT_MASK 0xffffffff
    #define CITRA_COMMON_GLOBAL_INTERRUPT_INTERVAL_INTERRUPT_INTERVAL_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_OFFSET 104 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_LED_ENABLE_BIT_LSB 0 		 //A zero will disable the Red/Yellow/Green LED FPGA outputs
    #define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_LED_ENABLE_BIT_MSB 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_LED_ENABLE_BIT_MASK 0x1
    #define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_LED_ENABLE_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_RESERVED_BIT_LSB 1 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_RESERVED_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_RESERVED_BIT_MASK 0xfffffffe
    #define CITRA_COMMON_GLOBAL_GLOBAL_LED_CONTROL_RESERVED_BIT_DEFAULT 0
#define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_OFFSET 108 		 //None
#define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_INTR_BIT_LSB 0 		 //Silabs 1 Interrupt (not currently populated)
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_INTR_BIT_MSB 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_INTR_BIT_MASK 0x1
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_INTR_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLA_BIT_LSB 1 		 //Silabs 1 loss of lock channel A (not currently populated)
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLA_BIT_MSB 1
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLA_BIT_MASK 0x2
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLA_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLB_BIT_LSB 2 		 //Silabs 1 loss of lock channel B (not currently populated)
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLB_BIT_MSB 2
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLB_BIT_MASK 0x4
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLC_BIT_LSB 3 		 //Silabs 1 loss of lock channel C (not currently populated)
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLC_BIT_MSB 3
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLC_BIT_MASK 0x8
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLC_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLD_BIT_LSB 4 		 //Silabs 1 loss of lock channel D (not currently populated)
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLD_BIT_MSB 4
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLD_BIT_MASK 0x10
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOLD_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOL_XTAL_BIT_LSB 5 		 //Silabs 1 loss of lock crystal(not currently populated)
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOL_XTAL_BIT_MSB 5
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOL_XTAL_BIT_MASK 0x20
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI1_LOL_XTAL_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_RESERVED_1_BIT_LSB 6 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_RESERVED_1_BIT_MSB 7
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_RESERVED_1_BIT_MASK 0xc0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_RESERVED_1_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_INTR_BIT_LSB 8 		 //Silabs 2 Interrupt
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_INTR_BIT_MSB 8
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_INTR_BIT_MASK 0x100
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_INTR_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOLA_BIT_LSB 9 		 //Silabs 2 loss of lock channel A (GV-ASI/ATDM 156.25Mhz)
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOLA_BIT_MSB 9
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOLA_BIT_MASK 0x200
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOLA_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOLB_BIT_LSB 10 		 //Silabs 2 loss of lock channel B (URS derived clock)
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOLB_BIT_MSB 10
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOLB_BIT_MASK 0x400
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOLB_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOL_XTAL_BIT_LSB 11 		 //Silabs 2 loss of lock crystal
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOL_XTAL_BIT_MSB 11
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOL_XTAL_BIT_MASK 0x800
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_SI2_LOL_XTAL_BIT_DEFAULT 0
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_RESERVED_2_BIT_LSB 12 		 //None
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_RESERVED_2_BIT_MSB 31
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_RESERVED_2_BIT_MASK 0xfffff000
    #define CITRA_COMMON_GLOBAL_GLOBAL_SILAB_STATUS_RESERVED_2_BIT_DEFAULT 0

//=== SECTION NAME: URS === None ===
#define CITRA_COMMON_URS_ADDRESS 		((65536)+256)
#define CITRA_COMMON_URS_RPT_QTY 		1
#define CITRA_COMMON_URS_TOT_QTY 		4
#define CITRA_COMMON_URS_CONTROL_OFFSET 0 		 //None
#define CITRA_COMMON_URS_CONTROL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_URS_CONTROL_FORMAT_BIT_LSB 0 		 //This is the URS format selection. It should be set to either 0x113 for NTSC or 0x11A for PAL
    #define CITRA_COMMON_URS_CONTROL_FORMAT_BIT_MSB 11
    #define CITRA_COMMON_URS_CONTROL_FORMAT_BIT_MASK 0xfff
    #define CITRA_COMMON_URS_CONTROL_FORMAT_BIT_DEFAULT 0
#define CITRA_COMMON_URS_STATUS_OFFSET 4 		 //None
#define CITRA_COMMON_URS_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_URS_STATUS_PRESENCE_BIT_LSB 0 		 //This is the URS presence indication bit. If this bit is set, the URS is receiving URS packets
    #define CITRA_COMMON_URS_STATUS_PRESENCE_BIT_MSB 0
    #define CITRA_COMMON_URS_STATUS_PRESENCE_BIT_MASK 0x1
    #define CITRA_COMMON_URS_STATUS_PRESENCE_BIT_DEFAULT 0
    #define CITRA_COMMON_URS_STATUS_STATUS_BIT_LSB 8 		 //Comment follows: 
      //This is the type of reference being received by the URS decoder. The following are the value definitions: 
      //3'b000: No Reference 
      //3'b001: NTSC 
      //3'b010: PAL 
      //3'b011: RSVD 
      //3'b100: RSVD 
      //3'b101: 48KHz audio 
      //3'b110: 96KHz 
      //3'b111: Freerun 
      // 
    #define CITRA_COMMON_URS_STATUS_STATUS_BIT_MSB 10
    #define CITRA_COMMON_URS_STATUS_STATUS_BIT_MASK 0x700
    #define CITRA_COMMON_URS_STATUS_STATUS_BIT_DEFAULT 0
#define CITRA_COMMON_URS_TIME_CODE_TENS_OFFSET 8 		 //None
#define CITRA_COMMON_URS_TIME_CODE_TENS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_URS_TIME_CODE_TENS_FRAMES_BIT_LSB 0 		 //Indicates the number of frames.
    #define CITRA_COMMON_URS_TIME_CODE_TENS_FRAMES_BIT_MSB 7
    #define CITRA_COMMON_URS_TIME_CODE_TENS_FRAMES_BIT_MASK 0xff
    #define CITRA_COMMON_URS_TIME_CODE_TENS_FRAMES_BIT_DEFAULT 0
    #define CITRA_COMMON_URS_TIME_CODE_TENS_SECONDS_BIT_LSB 8 		 //Indicates the number of seconds
    #define CITRA_COMMON_URS_TIME_CODE_TENS_SECONDS_BIT_MSB 15
    #define CITRA_COMMON_URS_TIME_CODE_TENS_SECONDS_BIT_MASK 0xff00
    #define CITRA_COMMON_URS_TIME_CODE_TENS_SECONDS_BIT_DEFAULT 0
    #define CITRA_COMMON_URS_TIME_CODE_TENS_MINUTES_BIT_LSB 16 		 //Indicates the number of minutes
    #define CITRA_COMMON_URS_TIME_CODE_TENS_MINUTES_BIT_MSB 23
    #define CITRA_COMMON_URS_TIME_CODE_TENS_MINUTES_BIT_MASK 0xff0000
    #define CITRA_COMMON_URS_TIME_CODE_TENS_MINUTES_BIT_DEFAULT 0
    #define CITRA_COMMON_URS_TIME_CODE_TENS_HOURS_BIT_LSB 24 		 //Indicates the number of hours
    #define CITRA_COMMON_URS_TIME_CODE_TENS_HOURS_BIT_MSB 31
    #define CITRA_COMMON_URS_TIME_CODE_TENS_HOURS_BIT_MASK 0xff000000
    #define CITRA_COMMON_URS_TIME_CODE_TENS_HOURS_BIT_DEFAULT 0
#define CITRA_COMMON_URS_TIME_CODE_UNITS_OFFSET 12 		 //None
#define CITRA_COMMON_URS_TIME_CODE_UNITS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_FRAMES_UNITS_BIT_LSB 0 		 //Indicates the units for the frame count
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_FRAMES_UNITS_BIT_MSB 7
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_FRAMES_UNITS_BIT_MASK 0xff
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_FRAMES_UNITS_BIT_DEFAULT 0
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_SECONDS_UNITS_BIT_LSB 8 		 //Indicates the units for the second count
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_SECONDS_UNITS_BIT_MSB 15
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_SECONDS_UNITS_BIT_MASK 0xff00
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_SECONDS_UNITS_BIT_DEFAULT 0
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_MINUTES_UNITS_BIT_LSB 16 		 //Indicates the units for the minute count
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_MINUTES_UNITS_BIT_MSB 23
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_MINUTES_UNITS_BIT_MASK 0xff0000
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_MINUTES_UNITS_BIT_DEFAULT 0
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_HOURS_UNITS_BIT_LSB 24 		 //Indicates the units for the hour count
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_HOURS_UNITS_BIT_MSB 31
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_HOURS_UNITS_BIT_MASK 0xff000000
    #define CITRA_COMMON_URS_TIME_CODE_UNITS_HOURS_UNITS_BIT_DEFAULT 0

//=== SECTION NAME: INPUT_FLYWHEEL === None ===
#define CITRA_COMMON_INPUT_FLYWHEEL_ADDRESS 		((65536)+272)
#define CITRA_COMMON_INPUT_FLYWHEEL_RPT_QTY 		1
#define CITRA_COMMON_INPUT_FLYWHEEL_TOT_QTY 		8
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_PAL_OFFSET 0 		 //None
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_PAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_PAL_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_PAL_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_PAL_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_PAL_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_OFFSET 4 		 //None
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_OFFSET 8 		 //None
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_PAL_OFFSET 12 		 //None
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_PAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_PAL_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_PAL_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_PAL_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_PAL_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_OFFSET 16 		 //None
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_OFFSET 20 		 //None
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_OFFSET 24 		 //None
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_OFFSET 28 		 //None
#define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_INPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_TOF_DELAY_VALUE_BIT_DEFAULT 0

//=== SECTION NAME: OUTPUT_FLYWHEEL === None ===
#define CITRA_COMMON_OUTPUT_FLYWHEEL_ADDRESS 		((65536)+336)
#define CITRA_COMMON_OUTPUT_FLYWHEEL_RPT_QTY 		1
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOT_QTY 		8
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_PAL_OFFSET 0 		 //None
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_PAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_PAL_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_PAL_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_PAL_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_PAL_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_OFFSET 4 		 //None
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_PAL_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_OFFSET 8 		 //None
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_PAL_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_PAL_OFFSET 12 		 //None
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_PAL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_PAL_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_PAL_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_PAL_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_PAL_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_OFFSET 16 		 //None
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_SD_NTSC_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_OFFSET 20 		 //None
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDP_NTSC_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_OFFSET 24 		 //None
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_HDI_NTSC_TOF_DELAY_VALUE_BIT_DEFAULT 0
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_OFFSET 28 		 //None
#define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_TOF_DELAY_VALUE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_TOF_DELAY_VALUE_BIT_MSB 12
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_TOF_DELAY_VALUE_BIT_MASK 0x1fff
    #define CITRA_COMMON_OUTPUT_FLYWHEEL_TOF_DELAY_3G_NTSC_TOF_DELAY_VALUE_BIT_DEFAULT 0

//=== SECTION NAME: TOF_ALIGN === None ===
#define CITRA_COMMON_TOF_ALIGN_ADDRESS 		((65536)+400)
#define CITRA_COMMON_TOF_ALIGN_RPT_QTY 		1
#define CITRA_COMMON_TOF_ALIGN_TOT_QTY 		1
#define CITRA_COMMON_TOF_ALIGN_TOF_ALIGN_OFFSET 0 		 //None
#define CITRA_COMMON_TOF_ALIGN_TOF_ALIGN_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TOF_ALIGN_TOF_ALIGN_HVF_ALIGN_BIT_LSB 0 		 //Comment follows: 
      //This forces the HVF alignment of the generated HVF to the URS TOF. If this is zero, the HVFs will free-run. 
    #define CITRA_COMMON_TOF_ALIGN_TOF_ALIGN_HVF_ALIGN_BIT_MSB 0
    #define CITRA_COMMON_TOF_ALIGN_TOF_ALIGN_HVF_ALIGN_BIT_MASK 0x1
    #define CITRA_COMMON_TOF_ALIGN_TOF_ALIGN_HVF_ALIGN_BIT_DEFAULT 0

//=== SECTION NAME: UART === None ===
#define CITRA_COMMON_UART_ADDRESS 		((65536)+512)
#define CITRA_COMMON_UART_RPT_QTY 		1
#define CITRA_COMMON_UART_TOT_QTY 		4
#define CITRA_COMMON_UART_RX_FIFO_OFFSET 0 		 //Receive data FIFO
#define CITRA_COMMON_UART_RX_FIFO_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_UART_RX_FIFO_RX_DATA_BIT_LSB 0 		 //UART receive data
    #define CITRA_COMMON_UART_RX_FIFO_RX_DATA_BIT_MSB 31
    #define CITRA_COMMON_UART_RX_FIFO_RX_DATA_BIT_MASK 0xffffffff
    #define CITRA_COMMON_UART_RX_FIFO_RX_DATA_BIT_DEFAULT 0
#define CITRA_COMMON_UART_TX_FIFO_OFFSET 4 		 //Transmit data FIFO
#define CITRA_COMMON_UART_TX_FIFO_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_UART_TX_FIFO_TX_DATA_BIT_LSB 0 		 //UART transmit data
    #define CITRA_COMMON_UART_TX_FIFO_TX_DATA_BIT_MSB 31
    #define CITRA_COMMON_UART_TX_FIFO_TX_DATA_BIT_MASK 0xffffffff
    #define CITRA_COMMON_UART_TX_FIFO_TX_DATA_BIT_DEFAULT 0
#define CITRA_COMMON_UART_STAT_REG_OFFSET 8 		 //UART Lite status register
#define CITRA_COMMON_UART_STAT_REG_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_VALID_DATA_BIT_LSB 0 		 //Indicates if the receive FIFO has data.
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_VALID_DATA_BIT_MSB 0
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_VALID_DATA_BIT_MASK 0x1
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_VALID_DATA_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_FULL_BIT_LSB 1 		 //Indicates if the receive FIFO is full.
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_FULL_BIT_MSB 1
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_FULL_BIT_MASK 0x2
    #define CITRA_COMMON_UART_STAT_REG_RX_FIFO_FULL_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_EMPTY_BIT_LSB 2 		 //Indicates if the transmit FIFO is empty.
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_EMPTY_BIT_MSB 2
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_EMPTY_BIT_MASK 0x4
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_EMPTY_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_FULL_BIT_LSB 3 		 //Indicates if the transmit FIFO is full.
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_FULL_BIT_MSB 3
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_FULL_BIT_MASK 0x8
    #define CITRA_COMMON_UART_STAT_REG_TX_FIFO_FULL_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_INTR_ENABLED_BIT_LSB 4 		 //Indicates that interrupts is enabled.
    #define CITRA_COMMON_UART_STAT_REG_INTR_ENABLED_BIT_MSB 4
    #define CITRA_COMMON_UART_STAT_REG_INTR_ENABLED_BIT_MASK 0x10
    #define CITRA_COMMON_UART_STAT_REG_INTR_ENABLED_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_OVERRUN_ERROR_BIT_LSB 5 		 //Comment follows: 
      //Indicates that a overrun error has occurred after the last time 
      //the status register was read. Overrun is when a new character 
      //has been received but the receive FIFO is full. The received 
      //character is ignored and not written into the receive FIFO. This 
      //bit is cleared when the status register is read. 
    #define CITRA_COMMON_UART_STAT_REG_OVERRUN_ERROR_BIT_MSB 5
    #define CITRA_COMMON_UART_STAT_REG_OVERRUN_ERROR_BIT_MASK 0x20
    #define CITRA_COMMON_UART_STAT_REG_OVERRUN_ERROR_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_FRAME_ERROR_BIT_LSB 6 		 //Comment follows: 
      //Indicates that a frame error has occurred after the last time the 
      //status register was read. Frame error is defined as detection of 
      //a stop bit with the value 0. The receive character is ignored and 
      //not written to the receive FIFO. 
      //This bit is cleared when the status register is read. 
    #define CITRA_COMMON_UART_STAT_REG_FRAME_ERROR_BIT_MSB 6
    #define CITRA_COMMON_UART_STAT_REG_FRAME_ERROR_BIT_MASK 0x40
    #define CITRA_COMMON_UART_STAT_REG_FRAME_ERROR_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_PARITY_ERROR_BIT_LSB 7 		 //Comment follows: 
      //Indicates that a parity error has occurred after the last time the 
      //status register was read. If the UART is configured without any 
      //parity handling, this bit is always 0. 
      //The received character is written into the receive FIFO. 
      //This bit is cleared when the status register is read. 
    #define CITRA_COMMON_UART_STAT_REG_PARITY_ERROR_BIT_MSB 7
    #define CITRA_COMMON_UART_STAT_REG_PARITY_ERROR_BIT_MASK 0x80
    #define CITRA_COMMON_UART_STAT_REG_PARITY_ERROR_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_STAT_REG_RESERVED_BIT_LSB 8 		 //Reserved
    #define CITRA_COMMON_UART_STAT_REG_RESERVED_BIT_MSB 31
    #define CITRA_COMMON_UART_STAT_REG_RESERVED_BIT_MASK 0xffffff00
    #define CITRA_COMMON_UART_STAT_REG_RESERVED_BIT_DEFAULT 0
#define CITRA_COMMON_UART_CTRL_REG_OFFSET 12 		 //UART Lite control register
#define CITRA_COMMON_UART_CTRL_REG_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_UART_CTRL_REG_RST_TX_FIFO_BIT_LSB 0 		 //Reset/clear the transmit FIFO
    #define CITRA_COMMON_UART_CTRL_REG_RST_TX_FIFO_BIT_MSB 0
    #define CITRA_COMMON_UART_CTRL_REG_RST_TX_FIFO_BIT_MASK 0x1
    #define CITRA_COMMON_UART_CTRL_REG_RST_TX_FIFO_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_CTRL_REG_RST_RX_FIFO_BIT_LSB 1 		 //Reset/clear the receive FIFO
    #define CITRA_COMMON_UART_CTRL_REG_RST_RX_FIFO_BIT_MSB 1
    #define CITRA_COMMON_UART_CTRL_REG_RST_RX_FIFO_BIT_MASK 0x2
    #define CITRA_COMMON_UART_CTRL_REG_RST_RX_FIFO_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED1_BIT_LSB 2 		 //Reserved
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED1_BIT_MSB 3
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED1_BIT_MASK 0xc
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED1_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_CTRL_REG_ENABLE_INTR_BIT_LSB 4 		 //Enable interrupt for the AXI UART Lite
    #define CITRA_COMMON_UART_CTRL_REG_ENABLE_INTR_BIT_MSB 4
    #define CITRA_COMMON_UART_CTRL_REG_ENABLE_INTR_BIT_MASK 0x10
    #define CITRA_COMMON_UART_CTRL_REG_ENABLE_INTR_BIT_DEFAULT 0
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED0_BIT_LSB 5 		 //Reserved
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED0_BIT_MSB 31
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED0_BIT_MASK 0xffffffe0
    #define CITRA_COMMON_UART_CTRL_REG_RESERVED0_BIT_DEFAULT 0

//=== SECTION NAME: FAN === None ===
#define CITRA_COMMON_FAN_ADDRESS 		((65536)+768)
#define CITRA_COMMON_FAN_RPT_QTY 		1
#define CITRA_COMMON_FAN_TOT_QTY 		2
#define CITRA_COMMON_FAN_FAN_TACH_STATUS_OFFSET 0 		 //None
#define CITRA_COMMON_FAN_FAN_TACH_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_FAN_PERIOD_BIT_LSB 0 		 //Indicates the length of a fan pulse by number of 160MHz clocks.
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_FAN_PERIOD_BIT_MSB 21
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_FAN_PERIOD_BIT_MASK 0x3fffff
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_FAN_PERIOD_BIT_DEFAULT 0
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_RESERVED_BIT_LSB 22 		 //Reserved
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_RESERVED_BIT_MSB 30
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_RESERVED_BIT_MASK 0x7fc00000
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_RESERVED_BIT_DEFAULT 0
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_STALL_BIT_LSB 31 		 //Indicates a stalled fan (slower than 1200RPM).
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_STALL_BIT_MSB 31
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_STALL_BIT_MASK 0x80000000
    #define CITRA_COMMON_FAN_FAN_TACH_STATUS_STALL_BIT_DEFAULT 0
#define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_OFFSET 4 		 //None
#define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_ACTIVE_COUNT_BIT_LSB 0 		 //Comment follows: 
      //Indicates the current fan period count. This can be used to determine if the fan is actually still running, 
      //but at a very low speed. If multiple reads are performed on this register and the value has not changed, 
      //the fan is likely stalled. Check the STALL bit to confirm. 
    #define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_ACTIVE_COUNT_BIT_MSB 21
    #define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_ACTIVE_COUNT_BIT_MASK 0x3fffff
    #define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_ACTIVE_COUNT_BIT_DEFAULT 0
    #define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_RESERVED_BIT_LSB 22 		 //Reserved
    #define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_RESERVED_BIT_MSB 31
    #define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_RESERVED_BIT_MASK 0xffc00000
    #define CITRA_COMMON_FAN_FAN_TACH_ACTIVE_COUNT_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: THUMBNAIL === None ===
#define CITRA_COMMON_THUMBNAIL_ADDRESS 		((65536)+1024)
#define CITRA_COMMON_THUMBNAIL_RPT_QTY 		1
#define CITRA_COMMON_THUMBNAIL_TOT_QTY 		1
#define CITRA_COMMON_THUMBNAIL_TODO_OFFSET 0 		 //None
#define CITRA_COMMON_THUMBNAIL_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_THUMBNAIL_TODO_NEWREGISTER_BIT_LSB 0 		 //None
    #define CITRA_COMMON_THUMBNAIL_TODO_NEWREGISTER_BIT_MSB 15
    #define CITRA_COMMON_THUMBNAIL_TODO_NEWREGISTER_BIT_MASK 0xffff
    #define CITRA_COMMON_THUMBNAIL_TODO_NEWREGISTER_BIT_DEFAULT 0

//=== SECTION NAME: FULL_RES_MON === None ===
#define CITRA_COMMON_FULL_RES_MON_ADDRESS 		((65536)+1280)
#define CITRA_COMMON_FULL_RES_MON_RPT_QTY 		1
#define CITRA_COMMON_FULL_RES_MON_TOT_QTY 		1
#define CITRA_COMMON_FULL_RES_MON_TODO_OFFSET 0 		 //None
#define CITRA_COMMON_FULL_RES_MON_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_FULL_RES_MON_TODO_NEWREGISTER_BIT_LSB 0 		 //None
    #define CITRA_COMMON_FULL_RES_MON_TODO_NEWREGISTER_BIT_MSB 15
    #define CITRA_COMMON_FULL_RES_MON_TODO_NEWREGISTER_BIT_MASK 0xffff
    #define CITRA_COMMON_FULL_RES_MON_TODO_NEWREGISTER_BIT_DEFAULT 0

//=== SECTION NAME: TONE_GEN === None ===
#define CITRA_COMMON_TONE_GEN_ADDRESS 		((65536)+1536)
#define CITRA_COMMON_TONE_GEN_RPT_QTY 		1
#define CITRA_COMMON_TONE_GEN_TOT_QTY 		10
#define CITRA_COMMON_TONE_GEN_RESERVED1_OFFSET 0 		 //None
#define CITRA_COMMON_TONE_GEN_RESERVED1_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_RESERVED1_RESERVED1_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_RESERVED1_RESERVED1_BIT_MSB 31
    #define CITRA_COMMON_TONE_GEN_RESERVED1_RESERVED1_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TONE_GEN_RESERVED1_RESERVED1_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_LEVEL_OFFSET 4 		 //None
#define CITRA_COMMON_TONE_GEN_LEVEL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_LEVEL_LEVEL_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_LEVEL_LEVEL_BIT_MSB 15
    #define CITRA_COMMON_TONE_GEN_LEVEL_LEVEL_BIT_MASK 0xffff
    #define CITRA_COMMON_TONE_GEN_LEVEL_LEVEL_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_FREQ_OFFSET 8 		 //None
#define CITRA_COMMON_TONE_GEN_FREQ_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_FREQ_FREQ_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_FREQ_FREQ_BIT_MSB 9
    #define CITRA_COMMON_TONE_GEN_FREQ_FREQ_BIT_MASK 0x3ff
    #define CITRA_COMMON_TONE_GEN_FREQ_FREQ_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_RESERVED2_OFFSET 12 		 //None
#define CITRA_COMMON_TONE_GEN_RESERVED2_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_RESERVED2_RESERVED2_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_RESERVED2_RESERVED2_BIT_MSB 31
    #define CITRA_COMMON_TONE_GEN_RESERVED2_RESERVED2_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TONE_GEN_RESERVED2_RESERVED2_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_RESERVED3_OFFSET 16 		 //None
#define CITRA_COMMON_TONE_GEN_RESERVED3_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_RESERVED3_RESERVED3_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_RESERVED3_RESERVED3_BIT_MSB 31
    #define CITRA_COMMON_TONE_GEN_RESERVED3_RESERVED3_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TONE_GEN_RESERVED3_RESERVED3_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_RESERVED4_OFFSET 20 		 //None
#define CITRA_COMMON_TONE_GEN_RESERVED4_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_RESERVED4_RESERVED4_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_RESERVED4_RESERVED4_BIT_MSB 31
    #define CITRA_COMMON_TONE_GEN_RESERVED4_RESERVED4_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TONE_GEN_RESERVED4_RESERVED4_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_RESERVED5_OFFSET 24 		 //None
#define CITRA_COMMON_TONE_GEN_RESERVED5_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_RESERVED5_RESERVED5_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_RESERVED5_RESERVED5_BIT_MSB 31
    #define CITRA_COMMON_TONE_GEN_RESERVED5_RESERVED5_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TONE_GEN_RESERVED5_RESERVED5_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_RESERVED6_OFFSET 28 		 //None
#define CITRA_COMMON_TONE_GEN_RESERVED6_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_RESERVED6_RESERVED6_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_RESERVED6_RESERVED6_BIT_MSB 31
    #define CITRA_COMMON_TONE_GEN_RESERVED6_RESERVED6_BIT_MASK 0xffffffff
    #define CITRA_COMMON_TONE_GEN_RESERVED6_RESERVED6_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_INPUT_OVERRIDE_OFFSET 32 		 //None
#define CITRA_COMMON_TONE_GEN_INPUT_OVERRIDE_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_INPUT_OVERRIDE_INPUT_OVERRIDE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_INPUT_OVERRIDE_INPUT_OVERRIDE_BIT_MSB 8
    #define CITRA_COMMON_TONE_GEN_INPUT_OVERRIDE_INPUT_OVERRIDE_BIT_MASK 0x1ff
    #define CITRA_COMMON_TONE_GEN_INPUT_OVERRIDE_INPUT_OVERRIDE_BIT_DEFAULT 0
#define CITRA_COMMON_TONE_GEN_OUTPUT_OVERRIDE_OFFSET 36 		 //None
#define CITRA_COMMON_TONE_GEN_OUTPUT_OVERRIDE_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_TONE_GEN_OUTPUT_OVERRIDE_OUTPUT_OVERRIDE_BIT_LSB 0 		 //None
    #define CITRA_COMMON_TONE_GEN_OUTPUT_OVERRIDE_OUTPUT_OVERRIDE_BIT_MSB 8
    #define CITRA_COMMON_TONE_GEN_OUTPUT_OVERRIDE_OUTPUT_OVERRIDE_BIT_MASK 0x1ff
    #define CITRA_COMMON_TONE_GEN_OUTPUT_OVERRIDE_OUTPUT_OVERRIDE_BIT_DEFAULT 0

//=== SECTION NAME: MSIX_INTERRUPTS === None ===
#define CITRA_COMMON_MSIX_INTERRUPTS_ADDRESS 		((65536)+4096)
#define CITRA_COMMON_MSIX_INTERRUPTS_RPT_QTY 		1
#define CITRA_COMMON_MSIX_INTERRUPTS_TOT_QTY 		258

//=== SECTION NAME: Table === The MSI-X table structure contains multiple entries and each entry represents one interrupt vector ===
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_ADDRESS(Table_INDEX) 		(((65536)+4096)+0+((Table_INDEX)*(69648-69632)))
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_RPT_QTY 		64
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_TOT_QTY 		256
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSL_OFFSET 0 		 //32-bit lower message address
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSL_MESSAGEADDRESSL_BIT_LSB 0 		 //None
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSL_MESSAGEADDRESSL_BIT_MSB 31
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSL_MESSAGEADDRESSL_BIT_MASK 0xffffffff
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSL_MESSAGEADDRESSL_BIT_DEFAULT 0
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSH_OFFSET 4 		 //32-bit upper message address
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSH_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSH_MESSAGEADDRESSH_BIT_LSB 0 		 //None
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSH_MESSAGEADDRESSH_BIT_MSB 31
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSH_MESSAGEADDRESSH_BIT_MASK 0xffffffff
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEADDRESSH_MESSAGEADDRESSH_BIT_DEFAULT 0
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEDATA_OFFSET 8 		 //32-bit data
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEDATA_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEDATA_MESSAGEDATA_BIT_LSB 0 		 //None
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEDATA_MESSAGEDATA_BIT_MSB 31
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEDATA_MESSAGEDATA_BIT_MASK 0xffffffff
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_MESSAGEDATA_MESSAGEDATA_BIT_DEFAULT 0
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_VECTORCONTROL_OFFSET 12 		 //mask bit in the Vector Control field as shown below
#define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_VECTORCONTROL_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_VECTORCONTROL_VECTORCONTROL_BIT_LSB 0 		 //None
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_VECTORCONTROL_VECTORCONTROL_BIT_MSB 31
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_VECTORCONTROL_VECTORCONTROL_BIT_MASK 0xffffffff
    #define CITRA_COMMON_MSIX_INTERRUPTS_TABLE_VECTORCONTROL_VECTORCONTROL_BIT_DEFAULT 0

//=== SECTION NAME: PBA_Table === Comment follows: 
      //The PBA table is a collection - of bits one for each interrupt. These are set by the device to indicate 
      //which interrupt source is actively requesting service. Once the interrupt has been serviced the device 
      //clears the corresponding bit.   ===
#define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_ADDRESS 		(((65536)+4096)+1024)
#define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_RPT_QTY 		1
#define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_TOT_QTY 		2
#define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS_OFFSET 0 		 //None
#define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS_PENDINGBITS_BIT_LSB 0 		 //None
    #define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS_PENDINGBITS_BIT_MSB 31
    #define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS_PENDINGBITS_BIT_MASK 0xffffffff
    #define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS_PENDINGBITS_BIT_DEFAULT 0
#define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS2_OFFSET 4 		 //None
#define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS2_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS2_PENDINGBITS2_BIT_LSB 0 		 //None
    #define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS2_PENDINGBITS2_BIT_MSB 31
    #define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS2_PENDINGBITS2_BIT_MASK 0xffffffff
    #define CITRA_COMMON_MSIX_INTERRUPTS_PBA_TABLE_PENDINGBITS2_PENDINGBITS2_BIT_DEFAULT 0

//=== SECTION NAME: SYS_MONITOR === None ===
#define CITRA_COMMON_SYS_MONITOR_ADDRESS 		((65536)+8192)
#define CITRA_COMMON_SYS_MONITOR_RPT_QTY 		1
#define CITRA_COMMON_SYS_MONITOR_TOT_QTY 		1
#define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_OFFSET 1024 		 //None
#define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_DEFAULT_VALUE 0 		 //
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_RESERVED_BIT_LSB 0 		 //None
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_RESERVED_BIT_MSB 6
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_RESERVED_BIT_MASK 0x7f
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_RESERVED_BIT_DEFAULT 0
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_VALUE_BIT_LSB 7 		 //None
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_VALUE_BIT_MSB 16
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_VALUE_BIT_MASK 0x1ff80
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_VALUE_BIT_DEFAULT 0
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_RESERVED1_BIT_LSB 17 		 //None
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_RESERVED1_BIT_MSB 31
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_RESERVED1_BIT_MASK 0xfffe0000
    #define CITRA_COMMON_SYS_MONITOR_TEMPERATURE_RESERVED1_BIT_DEFAULT 0

//=== SECTION NAME: REAR_IO === None ===
#define CITRA_REAR_IO_ADDRESS 		(131072)
#define CITRA_REAR_IO_RPT_QTY 		1
#define CITRA_REAR_IO_TOT_QTY 		2427

//=== SECTION NAME: RP_QUADx === None ===
#define CITRA_REAR_IO_RP_QUADX_ADDRESS(RP_QUADx_INDEX) 		((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))
#define CITRA_REAR_IO_RP_QUADX_RPT_QTY 		3
#define CITRA_REAR_IO_RP_QUADX_TOT_QTY 		2427

//=== SECTION NAME: SDI === None ===
#define CITRA_REAR_IO_RP_QUADX_SDI_ADDRESS(RP_QUADx_INDEX) 		(((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+0)
#define CITRA_REAR_IO_RP_QUADX_SDI_RPT_QTY 		1
#define CITRA_REAR_IO_RP_QUADX_SDI_TOT_QTY 		38

//=== SECTION NAME: GTH_X === None ===
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_ADDRESS(RP_QUADx_INDEX, GTH_X_INDEX) 		((((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+0)+0+((GTH_X_INDEX)*(131096-131072)))
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RPT_QTY 		4
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TOT_QTY 		24
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_LINE_BIT_LSB 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_LINE_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_LINE_BIT_MASK 0x7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_LINE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_VERT_BIT_LSB 3 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_VERT_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_VERT_BIT_MASK 0x38
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_VERT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_PROG_BIT_LSB 6 		 //Progressive
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_PROG_BIT_MSB 6
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_PROG_BIT_MASK 0x40
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_PROG_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_SF_BIT_LSB 7 		 //Segmented Frame
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_SF_BIT_MSB 7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_SF_BIT_MASK 0x80
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_SF_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_CLK_BIT_LSB 8 		 //Clock rate divide by 1 when CLK = 1.  Clock rate divide by 1.001 when CLK = 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_CLK_BIT_MSB 8
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_CLK_BIT_MASK 0x100
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_CLK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_LSB 9 		 //SMPTE 372 Sony mode, progressive image, interlaced transport
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_MSB 9
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_MASK 0x200
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_LSB 10 		 //SMPTE 425 dual link
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_MSB 10
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_MASK 0x400
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_AR_BIT_LSB 11 		 //Aspect Ratio
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_AR_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_AR_BIT_MASK 0x800
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_FORMAT_AR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED3_0_BIT_LSB 12 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED3_0_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED3_0_BIT_MASK 0xf000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED3_0_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_SDI_OUT_DISABLE_BIT_LSB 16 		 //Comment follows: 
      //Default = 0 (Enabled by default).  Set to 1 to disable the cable driver and therefore disable the SDI 
      //output. 
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_SDI_OUT_DISABLE_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_SDI_OUT_DISABLE_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_SDI_OUT_DISABLE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_INSERT_VPID_BIT_LSB 17 		 //Set to insert VPID data into TX stream
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_INSERT_VPID_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_INSERT_VPID_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_INSERT_VPID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED3_BIT_LSB 18 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED3_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED3_BIT_MASK 0xc0000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED3_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_ASI_EN_BIT_LSB 20 		 //Set to select the ASI TX on output
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_ASI_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_ASI_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_ASI_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED2_BIT_LSB 21 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED2_BIT_MSB 23
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED2_BIT_MASK 0xe00000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED2_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_CTRL_RST_BIT_LSB 24 		 //Reset GTH TX data path
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_CTRL_RST_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_CTRL_RST_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_CTRL_RST_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_CPLL_RST_BIT_LSB 25 		 //Reset GTH TX CPLL and data path
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_CPLL_RST_BIT_MSB 25
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_CPLL_RST_BIT_MASK 0x2000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_CPLL_RST_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED1_BIT_LSB 26 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED1_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED1_BIT_MASK 0x1c000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_RESERVED1_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_MADI_TX_EN_BIT_LSB 29 		 //Set to select the MADI TX module as the data source to the GTH
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_MADI_TX_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_MADI_TX_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_MADI_TX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_SDI_LOOPBACK_EN_BIT_LSB 30 		 //Enables SDI Rx to SDI Tx loop back
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_SDI_LOOPBACK_EN_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_SDI_LOOPBACK_EN_BIT_MASK 0x40000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_SDI_LOOPBACK_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_GTH_CFG_BIT_LSB 31 		 //Set to one to apply the 12-bit GV format bus to the GTH
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_CONTROL_REGISTER_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_OFFSET 4 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_QPLL_LOCK_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_QPLL_LOCK_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_QPLL_LOCK_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_CPLL_LOCK_BIT_LSB 1 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_CPLL_LOCK_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_CPLL_LOCK_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_CPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_GTH_TX_RESET_BIT_LSB 2 		 //TX SDI is in reset.  Write a 1'b1 to this bit to clear this sticky bit.
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_GTH_TX_RESET_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_GTH_TX_RESET_BIT_MASK 0x4
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_GTH_TX_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_CFG_DONE_BIT_LSB 3 		 //1 - SDI Configuration is complete.  Write a 1?b1 to this bit to clear this sticky bit.
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_CFG_DONE_BIT_MSB 3
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_CFG_DONE_BIT_MASK 0x8
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_RESETDONE_BIT_LSB 4 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_RESETDONE_BIT_MSB 4
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_RESETDONE_BIT_MASK 0x10
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_TX_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_RESERVED1_BIT_LSB 5 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_RESERVED1_BIT_MSB 7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_RESERVED1_BIT_MASK 0xe0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_RESERVED1_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_MADI_TX_ERROR_BIT_LSB 8 		 //1 - CATDM streams starved the MADI serializer
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_MADI_TX_ERROR_BIT_MSB 8
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_MADI_TX_ERROR_BIT_MASK 0x100
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_MADI_TX_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_RESERVED_BIT_LSB 9 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_RESERVED_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_RESERVED_BIT_MASK 0xfffffe00
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_STATUS_REGISTER_RESERVED_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_OFFSET 8 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_RESERVED_BIT_LSB 0 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_RESERVED_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_RESERVED_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_RESERVED_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_PAT_BIT_LSB 16 		 //Selects the type of pattern generated. (0 SMPTE colorbars, 1 black raster)
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_PAT_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_PAT_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_PAT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_RESERVED_0_BIT_LSB 17 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_RESERVED_0_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_RESERVED_0_BIT_MASK 0x7ffe0000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_RESERVED_0_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_ENABLE_BIT_LSB 31 		 //Set to enable the test pattern generator.
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_ENABLE_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_ENABLE_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_TX_TEST_PATTERN_GENERATOR_REGISTER_ENABLE_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_OFFSET 12 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_LINE_BIT_LSB 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_LINE_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_LINE_BIT_MASK 0x7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_LINE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_VERT_BIT_LSB 3 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_VERT_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_VERT_BIT_MASK 0x38
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_VERT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_PROG_BIT_LSB 6 		 //Progressive
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_PROG_BIT_MSB 6
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_PROG_BIT_MASK 0x40
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_PROG_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_SF_BIT_LSB 7 		 //Segmented Frame
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_SF_BIT_MSB 7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_SF_BIT_MASK 0x80
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_SF_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_CLK_BIT_LSB 8 		 //Clock rate divide by 1 when CLK = 1.  Clock rate divide by 1.001 when CLK = 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_CLK_BIT_MSB 8
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_CLK_BIT_MASK 0x100
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_CLK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_LSB 9 		 //SMPTE 372 Sony mode, progressive image, interlaced transport
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_MSB 9
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_MASK 0x200
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_LSB 10 		 //SMPTE 425 dual link
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_MSB 10
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_MASK 0x400
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_AR_BIT_LSB 11 		 //Aspect Ratio
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_AR_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_AR_BIT_MASK 0x800
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_FORMAT_AR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MODE_BIT_LSB 12 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MODE_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MODE_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MODE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED1_BIT_LSB 13 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED1_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED1_BIT_MASK 0xfe000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED1_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_ASI_EN_BIT_LSB 20 		 //This bit enables the ASI. The format should be set to SD if this bit is set.
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_ASI_EN_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_ASI_EN_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_ASI_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED2_BIT_LSB 21 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED2_BIT_MSB 23
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED2_BIT_MASK 0xe00000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED2_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_CTRL_RST_BIT_LSB 24 		 //Reset GTH RX data path
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_CTRL_RST_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_CTRL_RST_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_CTRL_RST_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED3_BIT_LSB 25 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED3_BIT_MSB 26
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED3_BIT_MASK 0x6000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_RESERVED3_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MADI_RX_RST_BIT_LSB 27 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MADI_RX_RST_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MADI_RX_RST_BIT_MASK 0x8000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MADI_RX_RST_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MADI_RX_EN_BIT_LSB 28 		 //Set to reconfigure the DRU to extract MADI data from the GTH
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MADI_RX_EN_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MADI_RX_EN_BIT_MASK 0x10000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_MADI_RX_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_TPG_OUT_EN_BIT_LSB 29 		 //Set to select the test pattern generator as the output of the RX SDI module.
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_TPG_OUT_EN_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_TPG_OUT_EN_BIT_MASK 0x20000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_TPG_OUT_EN_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_CLR_CRC_BIT_LSB 30 		 //Set to clear the CRC error
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_CLR_CRC_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_CLR_CRC_BIT_MASK 0x40000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_CLR_CRC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_GTH_CFG_BIT_LSB 31 		 //Set to one to apply the 12-bit GV format bus to the GTH
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_GTH_CFG_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_GTH_CFG_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_CONTROL_REGISTER_GTH_CFG_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_OFFSET 16 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_LINE_BIT_LSB 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_LINE_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_LINE_BIT_MASK 0x7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_LINE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_VERT_BIT_LSB 3 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_VERT_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_VERT_BIT_MASK 0x38
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_VERT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_PROG_BIT_LSB 6 		 //GV format detected on RX Progressive
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_PROG_BIT_MSB 6
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_PROG_BIT_MASK 0x40
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_PROG_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_SF_BIT_LSB 7 		 //GV format detected on RX Segmented Frame
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_SF_BIT_MSB 7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_SF_BIT_MASK 0x80
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_SF_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_CLK_BIT_LSB 8 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_CLK_BIT_MSB 8
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_CLK_BIT_MASK 0x100
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_CLK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_SMPTE_372_BIT_LSB 9 		 //GV format detected on RX SMPTE 372 Sony mode, progressive image, interlaced transport
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_SMPTE_372_BIT_MSB 9
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_SMPTE_372_BIT_MASK 0x200
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_SMPTE_372_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_LEVEL_B_BIT_LSB 10 		 //GV format detected on RX SMPTE 425 dual link
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_LEVEL_B_BIT_MSB 10
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_LEVEL_B_BIT_MASK 0x400
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_LEVEL_B_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_AR_BIT_LSB 11 		 //GV format detected on RX Aspect Ratio
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_AR_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_AR_BIT_MASK 0x800
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_AR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_VALID_BIT_LSB 12 		 //1 - Detected format is valid
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_FORMAT_DET_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED1_BIT_LSB 13 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED1_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED1_BIT_MASK 0xe000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED1_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RX_QPLL_LOCK_BIT_LSB 16 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RX_QPLL_LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RX_QPLL_LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_GTH_RX_RESET_BIT_LSB 17 		 //RX SDI is in reset.  Write a 1'b1 to this bit to clear this sticky bit.
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_GTH_RX_RESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_GTH_RX_RESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_GTH_RX_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_CFG_DONE_BIT_LSB 18 		 //1 - SDI Configuration is complete.  Write a 1'b1 to this bit to clear this sticky bit.
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESETDONE_BIT_LSB 19 		 //RX SDI Reset Done signal
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_CRC_ERROR_BIT_LSB 20 		 //RX CRC Error
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_MADI_PRESENT_BIT_LSB 21 		 //1 - Valid MADI signal detected
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_MADI_PRESENT_BIT_MSB 21
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_MADI_PRESENT_BIT_MASK 0x200000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_MADI_PRESENT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_MADI_RX_ERROR_BIT_LSB 22 		 //1 - MADI data encode error detected
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_MADI_RX_ERROR_BIT_MSB 22
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_MADI_RX_ERROR_BIT_MASK 0x400000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_MADI_RX_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED2_BIT_LSB 23 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED2_BIT_MSB 23
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED2_BIT_MASK 0x800000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED2_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_ASI_PRESENT_BIT_LSB 24 		 //Indicates whether the ASI receiver has detected an ASI input and can align to it.
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_ASI_PRESENT_BIT_MSB 24
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_ASI_PRESENT_BIT_MASK 0x1000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_ASI_PRESENT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED3_BIT_LSB 25 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED3_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED3_BIT_MASK 0xfe000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_STATUS_REGISTER_RESERVED3_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_OFFSET 20 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_LINE_BIT_LSB 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_LINE_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_LINE_BIT_MASK 0x7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_LINE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_VERT_BIT_LSB 3 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_VERT_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_VERT_BIT_MASK 0x38
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_VERT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_PROG_BIT_LSB 6 		 //Progressive
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_PROG_BIT_MSB 6
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_PROG_BIT_MASK 0x40
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_PROG_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_SF_BIT_LSB 7 		 //Segmented Frame
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_SF_BIT_MSB 7
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_SF_BIT_MASK 0x80
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_SF_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_CLK_BIT_LSB 8 		 //Clock rate divide by 1 when CLK = 1.  Clock rate divide by 1.001 when CLK = 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_CLK_BIT_MSB 8
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_CLK_BIT_MASK 0x100
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_CLK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_LSB 9 		 //SMPTE 372 Sony mode, progressive image, interlaced transport
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_MSB 9
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_MASK 0x200
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_SMPTE_372_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_LSB 10 		 //RX SMPTE 425 dual link
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_MSB 10
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_MASK 0x400
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_LEVEL_B_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_AR_BIT_LSB 11 		 //RX Aspect Ratio
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_AR_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_AR_BIT_MASK 0x800
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_FORMAT_AR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_RESERVED_BIT_LSB 12 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_RESERVED_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_RESERVED_BIT_MASK 0xfffff000
    #define CITRA_REAR_IO_RP_QUADX_SDI_GTH_X_RX_FLYWHEEL_CONTROL_REGISTER_RESERVED_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_OFFSET 96 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_TX_QPLL_LOCK_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_TX_QPLL_LOCK_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_TX_QPLL_LOCK_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_TX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_LOCK_BIT_LSB 1 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_LOCK_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_LOCK_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RESERVED2_BIT_LSB 2 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RESERVED2_BIT_MSB 3
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RESERVED2_BIT_MASK 0xc
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RESERVED2_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST0_BIT_LSB 4 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST0_BIT_MSB 4
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST0_BIT_MASK 0x10
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST0_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST1_BIT_LSB 5 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST1_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST1_BIT_MASK 0x20
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST1_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST2_BIT_LSB 6 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST2_BIT_MSB 6
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST2_BIT_MASK 0x40
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST2_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST3_BIT_LSB 7 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST3_BIT_MSB 7
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST3_BIT_MASK 0x80
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_ALL_RST3_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RESERVED_BIT_LSB 8 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RESERVED_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RESERVED_BIT_MASK 0x3fffff00
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RESERVED_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_TX_QPLL_RESET_BIT_LSB 30 		 //Reset GTH Transmit Quad PLL - this also causes all TX GTH data paths to be reset
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_TX_QPLL_RESET_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_TX_QPLL_RESET_BIT_MASK 0x40000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_TX_QPLL_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_RESET_BIT_LSB 31 		 //Reset GTH Receive Quad PLL - this also causes all RX GTH data paths to be reset
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_RESET_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_RESET_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CSR_REGISTER_RX_QPLL_RESET_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_OFFSET 100 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_CHECKSUM_VALUE_BIT_LSB 0 		 //Comment follows: 
      //16-bit checksum of active video pixels across a full video frame. TRS words and H and V blanking intervals 
      //are exempt from checksum calculation. 
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_CHECKSUM_VALUE_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_CHECKSUM_VALUE_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_CHECKSUM_VALUE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_DIFF_COUNT_BIT_LSB 16 		 //12-bit count of the number of adjacent video frames with non-matching checksums (max=4095).
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_DIFF_COUNT_BIT_MSB 27
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_DIFF_COUNT_BIT_MASK 0xfff0000
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_DIFF_COUNT_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_CHANNEL_SEL_BIT_LSB 28 		 //SDI Quad channel select Register
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_CHANNEL_SEL_BIT_MSB 30
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_CHANNEL_SEL_BIT_MASK 0x70000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_CHANNEL_SEL_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_ENABLE_BIT_LSB 31 		 //Comment follows: 
      //Set to '1' to enable checksum calculator and difference counter. Clear to '0' to reset checksum calculator 
      //and difference counter. 
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_ENABLE_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_ENABLE_BIT_MASK 0x80000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_QUAD_CHECKSUM_CALCULATOR_REGISTER_ENABLE_BIT_DEFAULT 0

//=== SECTION NAME: RX_CRC === None ===
#define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ADDRESS(RP_QUADx_INDEX, RX_CRC_INDEX) 		((((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+0)+104+((RX_CRC_INDEX)*(131180-131176)))
#define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_RPT_QTY 		4
#define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_TOT_QTY 		4
#define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_REG_BIT_LSB 0 		 //Comment follows: 
      //Line CRC error counter for HD / 3G.  Not supported for SD (no edh support). Cleared by RX Control Register 
      //bit 30. 
    #define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_REG_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_REG_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_REG_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_RESERVED_BIT_LSB 16 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_RESERVED_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_RESERVED_BIT_MASK 0xffff0000
    #define CITRA_REAR_IO_RP_QUADX_SDI_RX_CRC_ERROR_COUNT_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: DSRX === None ===
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_ADDRESS(RP_QUADx_INDEX, DSRX_INDEX) 		((((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+0)+120+((DSRX_INDEX)*(131196-131192)))
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_RPT_QTY 		4
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_TOT_QTY 		4
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_FORMAT_DET_BIT_LSB 0 		 //12-bit GV format detected on DSRX
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_FORMAT_DET_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_FORMAT_DET_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_FORMAT_DET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_FORMAT_VALID_BIT_LSB 12 		 //1 - Detected format is valid
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_FORMAT_VALID_BIT_MSB 12
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_FORMAT_VALID_BIT_MASK 0x1000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_FORMAT_VALID_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESERVED_BIT_LSB 13 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESERVED_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESERVED_BIT_MASK 0xe000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESERVED_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RX_QPLL_LOCK_BIT_LSB 16 		 //N/A, Always 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RX_QPLL_LOCK_BIT_MSB 16
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RX_QPLL_LOCK_BIT_MASK 0x10000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RX_QPLL_LOCK_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_GTH_RX_RESET_BIT_LSB 17 		 //N/A, Always 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_GTH_RX_RESET_BIT_MSB 17
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_GTH_RX_RESET_BIT_MASK 0x20000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_GTH_RX_RESET_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_CFG_DONE_BIT_LSB 18 		 //1 - Format Configuration sequence is complete.  Write a 1?b1 to this bit to clear this sticky bit.
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_CFG_DONE_BIT_MSB 18
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_CFG_DONE_BIT_MASK 0x40000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_CFG_DONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESETDONE_BIT_LSB 19 		 //N/A, Always 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESETDONE_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESETDONE_BIT_MASK 0x80000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESETDONE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_CRC_ERROR_BIT_LSB 20 		 //DSRX CRC Error
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_CRC_ERROR_BIT_MSB 20
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_CRC_ERROR_BIT_MASK 0x100000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_CRC_ERROR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESERVED1_BIT_LSB 21 		 //Reserved
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESERVED1_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESERVED1_BIT_MASK 0xffe00000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_STATUS_RESERVED1_BIT_DEFAULT 0

//=== SECTION NAME: DSRX_CRC === None ===
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ADDRESS(RP_QUADx_INDEX, DSRX_CRC_INDEX) 		((((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+0)+136+((DSRX_CRC_INDEX)*(131212-131208)))
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_RPT_QTY 		4
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_TOT_QTY 		4
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_REG_BIT_LSB 0 		 //Comment follows: 
      //Line CRC error counter for HD / 3G.  Not supported for SD (no edh support). Cleared by RX Control Register 
      //bit 30. 
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_REG_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_REG_BIT_MASK 0xffff
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_REG_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_RESERVED_BIT_LSB 16 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_RESERVED_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_RESERVED_BIT_MASK 0xffff0000
    #define CITRA_REAR_IO_RP_QUADX_SDI_DSRX_CRC_ERROR_COUNT_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: ASI === None ===
#define CITRA_REAR_IO_RP_QUADX_ASI_ADDRESS(RP_QUADx_INDEX) 		(((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+256)
#define CITRA_REAR_IO_RP_QUADX_ASI_RPT_QTY 		1
#define CITRA_REAR_IO_RP_QUADX_ASI_TOT_QTY 		1
#define CITRA_REAR_IO_RP_QUADX_ASI_TODO_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_ASI_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_ASI_TODO_TODO_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_ASI_TODO_TODO_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_ASI_TODO_TODO_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUADX_ASI_TODO_TODO_BIT_DEFAULT 0

//=== SECTION NAME: MADI === None ===
#define CITRA_REAR_IO_RP_QUADX_MADI_ADDRESS(RP_QUADx_INDEX) 		(((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+512)
#define CITRA_REAR_IO_RP_QUADX_MADI_RPT_QTY 		1
#define CITRA_REAR_IO_RP_QUADX_MADI_TOT_QTY 		1
#define CITRA_REAR_IO_RP_QUADX_MADI_TODO_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_MADI_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_MADI_TODO_TODO_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_MADI_TODO_TODO_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_MADI_TODO_TODO_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUADX_MADI_TODO_TODO_BIT_DEFAULT 0

//=== SECTION NAME: QUAD_COMMON === None ===
#define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_ADDRESS(RP_QUADx_INDEX) 		(((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+768)
#define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_RPT_QTY 		1
#define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_TOT_QTY 		1
#define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_TODO_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_TODO_TODO_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_TODO_TODO_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_TODO_TODO_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUADX_QUAD_COMMON_TODO_TODO_BIT_DEFAULT 0

//=== SECTION NAME: SDI_INPUT_FLYWHEEL_X === None ===
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_ADDRESS(RP_QUADx_INDEX, SDI_INPUT_FLYWHEEL_X_INDEX) 		(((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+1024+((SDI_INPUT_FLYWHEEL_X_INDEX)*(132352-132096)))
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_RPT_QTY 		4
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TOT_QTY 		256
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_SEL_BIT_LSB 0 		 //0 - SDI RX, 1 - Flywheel
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_SEL_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_SEL_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_SEL_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_SW_FORCE_BIT_LSB 1 		 //Comment follows: 
      //0 - Flywheel select controlled by FPGA, 1 - Flywheel select if forced by SW based off FLYWHEEL_SEL bits 
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_SW_FORCE_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_SW_FORCE_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_SW_FORCE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_DEGLITCHER_DISABLE_BIT_LSB 2 		 //0 - Deglitcher enabled, 1 - Deglitcher disabled
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_DEGLITCHER_DISABLE_BIT_MSB 2
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_DEGLITCHER_DISABLE_BIT_MASK 0x4
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_DEGLITCHER_DISABLE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED1_BIT_LSB 3 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED1_BIT_MSB 3
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED1_BIT_MASK 0x8
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED1_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_INPUT_SYNC_BIT_LSB 4 		 //0 - Input async to ref, 1 - Input sync to ref
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_INPUT_SYNC_BIT_MSB 4
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_INPUT_SYNC_BIT_MASK 0x10
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_INPUT_SYNC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_BYPASS_BIT_LSB 5 		 //0 - Flywheel in use, 1 - Bypassed
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_BYPASS_BIT_MSB 5
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_BYPASS_BIT_MASK 0x20
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_BYPASS_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED_BIT_LSB 6 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED_BIT_MASK 0xffc0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_PAT_SEL_BIT_LSB 16 		 //0 - Colorbar,  1 - Fixed RGB color
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_PAT_SEL_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_PAT_SEL_BIT_MASK 0xf0000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_PAT_SEL_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED2_BIT_LSB 20 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED2_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED2_BIT_MASK 0xfff00000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_CTRL_RESERVED2_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_OFFSET 4 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_LOCKED_BIT_LSB 0 		 //0 - Not locked, 1 - RX format matches Flyhweel format
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_LOCKED_BIT_MSB 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_LOCKED_BIT_MASK 0x1
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_LOCKED_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RX_ASYNC_BIT_LSB 1 		 //0 - Sync to Ref, 1 - Async to ref
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RX_ASYNC_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RX_ASYNC_BIT_MASK 0x2
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RX_ASYNC_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RESERVED1_BIT_LSB 3 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RESERVED1_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RESERVED1_BIT_MASK 0xfff8
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RESERVED1_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_AT_PHASE_BIT_LSB 16 		 //Auto-timer phase (2's complement value in pixel increments, nominally = 0)
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_AT_PHASE_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_AT_PHASE_BIT_MASK 0x1fff0000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_AT_PHASE_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RESERVED_BIT_LSB 29 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RESERVED_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RESERVED_BIT_MASK 0xe0000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_STATUS_RESERVED_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_OFFSET 8 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_Y_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_Y_BIT_MSB 9
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_Y_BIT_MASK 0x3ff
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_Y_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CR_BIT_LSB 10 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CR_BIT_MSB 19
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CR_BIT_MASK 0xffc00
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CR_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CB_BIT_LSB 20 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CB_BIT_MSB 29
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CB_BIT_MASK 0x3ff00000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CB_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_RESERVED_BIT_LSB 30 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_RESERVED_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_RESERVED_BIT_MASK 0xc0000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_TPG_FIXED_COLOR_RESERVED_BIT_DEFAULT 0
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_OFFSET 12 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_LINE_SKEW_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_LINE_SKEW_BIT_MSB 11
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_LINE_SKEW_BIT_MASK 0xfff
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_LINE_SKEW_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED1_BIT_LSB 12 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED1_BIT_MSB 15
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED1_BIT_MASK 0xf000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED1_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_PIXEL_SKEW_BIT_LSB 16 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_PIXEL_SKEW_BIT_MSB 28
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_PIXEL_SKEW_BIT_MASK 0x1fff0000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_PIXEL_SKEW_BIT_DEFAULT 0
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED2_BIT_LSB 29 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED2_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED2_BIT_MASK 0xe0000000
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED2_BIT_DEFAULT 0

//=== SECTION NAME: PADDING === None ===
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_ADDRESS(RP_QUADx_INDEX, SDI_INPUT_FLYWHEEL_X_INDEX, PADDING_INDEX) 		((((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+1024+((SDI_INPUT_FLYWHEEL_X_INDEX)*(132352-132096)))+16+((PADDING_INDEX)*(132116-132112)))
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_RPT_QTY 		60
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_TOT_QTY 		60
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_RESERVED_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_RESERVED_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_RESERVED_RESERVED_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_RESERVED_RESERVED_BIT_MSB 31
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_RESERVED_RESERVED_BIT_MASK 0xffffffff
    #define CITRA_REAR_IO_RP_QUADX_SDI_INPUT_FLYWHEEL_X_PADDING_RESERVED_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: PADDING === None ===
#define CITRA_REAR_IO_RP_QUADX_PADDING_ADDRESS(RP_QUADx_INDEX, PADDING_INDEX) 		(((131072)+0+((RP_QUADx_INDEX)*(135168-131072)))+2048+((PADDING_INDEX)*(133124-133120)))
#define CITRA_REAR_IO_RP_QUADX_PADDING_RPT_QTY 		512
#define CITRA_REAR_IO_RP_QUADX_PADDING_TOT_QTY 		512
#define CITRA_REAR_IO_RP_QUADX_PADDING_RESERVED_OFFSET 0 		 //None
#define CITRA_REAR_IO_RP_QUADX_PADDING_RESERVED_DEFAULT_VALUE 0 		 //
    #define CITRA_REAR_IO_RP_QUADX_PADDING_RESERVED_RESERVED_BIT_LSB 0 		 //None
    #define CITRA_REAR_IO_RP_QUADX_PADDING_RESERVED_RESERVED_BIT_MSB 1
    #define CITRA_REAR_IO_RP_QUADX_PADDING_RESERVED_RESERVED_BIT_MASK 0x3
    #define CITRA_REAR_IO_RP_QUADX_PADDING_RESERVED_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: ROUTER_IO === None ===
#define CITRA_ROUTER_IO_ADDRESS 		(196608)
#define CITRA_ROUTER_IO_RPT_QTY 		1
#define CITRA_ROUTER_IO_TOT_QTY 		613
#define CITRA_ROUTER_IO_GVASI_CLK_CTRL_OFFSET 0 		 //GV-ASI Clock Control Register
#define CITRA_ROUTER_IO_GVASI_CLK_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST0_BIT_LSB 0 		 //QPLL Reset for GV-ASI Quad 0, channels 0-3
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST0_BIT_MSB 0
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST0_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST0_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST1_BIT_LSB 1 		 //QPLL Reset for GV-ASI Quad 1, channels 4-7
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST1_BIT_MSB 1
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST1_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST1_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST2_BIT_LSB 2 		 //QPLL Reset for GV-ASI Quad 2, channels 8 and Monitor Out
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST2_BIT_MSB 2
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST2_BIT_MASK 0x4
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_QPLL_RST2_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_RESERVED_BIT_LSB 3 		 //Reserved
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_RESERVED_BIT_MASK 0xfffffff8
    #define CITRA_ROUTER_IO_GVASI_CLK_CTRL_RESERVED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GVASI_CLK_STATUS_OFFSET 4 		 //GV-ASI Clock Status Register
#define CITRA_ROUTER_IO_GVASI_CLK_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK0_BIT_LSB 0 		 //QPLL Locked status for GV-ASI Quad 0, channels 0-3
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK0_BIT_MSB 0
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK0_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK0_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK1_BIT_LSB 1 		 //QPLL Locked status for GV-ASI Quad 1, channels 4-7
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK1_BIT_MSB 1
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK1_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK1_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK2_BIT_LSB 2 		 //QPLL Locked status for GV-ASI Quad 2, channels 8 and Monitor Out
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK2_BIT_MSB 2
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK2_BIT_MASK 0x4
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_QPLL_LOCK2_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_RESERVED_BIT_LSB 3 		 //Reserved
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_RESERVED_BIT_MASK 0xfffffff8
    #define CITRA_ROUTER_IO_GVASI_CLK_STATUS_RESERVED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GVASI_STATUS_OFFSET 8 		 //GV-ASI Status Register
#define CITRA_ROUTER_IO_GVASI_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GVASI_STATUS_TX_VALID_BIT_LSB 0 		 //GV-ASI Tx Video Stream Valid, Channels {Monitor, 8...0}
    #define CITRA_ROUTER_IO_GVASI_STATUS_TX_VALID_BIT_MSB 9
    #define CITRA_ROUTER_IO_GVASI_STATUS_TX_VALID_BIT_MASK 0x3ff
    #define CITRA_ROUTER_IO_GVASI_STATUS_TX_VALID_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_STATUS_RX_VALID_BIT_LSB 10 		 //GV-ASI Rx Video Stream Valid, Channels {8..0}
    #define CITRA_ROUTER_IO_GVASI_STATUS_RX_VALID_BIT_MSB 18
    #define CITRA_ROUTER_IO_GVASI_STATUS_RX_VALID_BIT_MASK 0x7fc00
    #define CITRA_ROUTER_IO_GVASI_STATUS_RX_VALID_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_STATUS_RESERVED1_BIT_LSB 19 		 //Reserved
    #define CITRA_ROUTER_IO_GVASI_STATUS_RESERVED1_BIT_MSB 19
    #define CITRA_ROUTER_IO_GVASI_STATUS_RESERVED1_BIT_MASK 0x80000
    #define CITRA_ROUTER_IO_GVASI_STATUS_RESERVED1_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_STATUS_RX_LOCKED_BIT_LSB 20 		 //GV-ASI Rx Video Stream Locked, Channels {8..0}
    #define CITRA_ROUTER_IO_GVASI_STATUS_RX_LOCKED_BIT_MSB 29
    #define CITRA_ROUTER_IO_GVASI_STATUS_RX_LOCKED_BIT_MASK 0x3ff00000
    #define CITRA_ROUTER_IO_GVASI_STATUS_RX_LOCKED_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_STATUS_RESERVED_BIT_LSB 30 		 //Reserved
    #define CITRA_ROUTER_IO_GVASI_STATUS_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_GVASI_STATUS_RESERVED_BIT_MASK 0xc0000000
    #define CITRA_ROUTER_IO_GVASI_STATUS_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: GVASI_CTRL === None ===
#define CITRA_ROUTER_IO_GVASI_CTRL_ADDRESS(GVASI_CTRL_INDEX) 		((196608)+12+((GVASI_CTRL_INDEX)*(196624-196620)))
#define CITRA_ROUTER_IO_GVASI_CTRL_RPT_QTY 		9
#define CITRA_ROUTER_IO_GVASI_CTRL_TOT_QTY 		9
#define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_OFFSET 0 		 //None
#define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_TX_FMT_BIT_LSB 0 		 //12-bit GV Format for the GV-ASI Transmitter
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_TX_FMT_BIT_MSB 11
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_TX_FMT_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_TX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_RX_FMT_BIT_LSB 12 		 //12-bit GV Format for the GV-ASI Receiver
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_RX_FMT_BIT_MSB 23
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_RX_FMT_BIT_MASK 0xfff000
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_RX_FMT_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_RESERVED_BIT_LSB 24 		 //Reserved
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_RESERVED_BIT_MASK 0xff000000
    #define CITRA_ROUTER_IO_GVASI_CTRL_CONTROL_RESERVED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_GVASI_MON_CTRL_OFFSET 48 		 //None
#define CITRA_ROUTER_IO_GVASI_MON_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_SEL_BIT_LSB 0 		 //None
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_SEL_BIT_MSB 11
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_SEL_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_SEL_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_RESERVED_BIT_LSB 12 		 //Reserved
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_RESERVED_BIT_MSB 30
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_RESERVED_BIT_MASK 0x7ffff000
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_RESERVED_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_RST_BIT_LSB 31 		 //GV-ASI Monitor GTH Reset
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_RST_BIT_MSB 31
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_RST_BIT_MASK 0x80000000
    #define CITRA_ROUTER_IO_GVASI_MON_CTRL_RST_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_ATDM_CTL_OFFSET 52 		 //None
#define CITRA_ROUTER_IO_ATDM_CTL_DEFAULT_VALUE 3388997632 		 //
    #define CITRA_ROUTER_IO_ATDM_CTL_ATDM_TX_ENABLE_BIT_LSB 0 		 //1=enable ATDM TX
    #define CITRA_ROUTER_IO_ATDM_CTL_ATDM_TX_ENABLE_BIT_MSB 0
    #define CITRA_ROUTER_IO_ATDM_CTL_ATDM_TX_ENABLE_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_ATDM_CTL_ATDM_TX_ENABLE_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_CTL_AUDIO_AGG_EN_BIT_LSB 4 		 //1=enable audio aggregation
    #define CITRA_ROUTER_IO_ATDM_CTL_AUDIO_AGG_EN_BIT_MSB 4
    #define CITRA_ROUTER_IO_ATDM_CTL_AUDIO_AGG_EN_BIT_MASK 0x10
    #define CITRA_ROUTER_IO_ATDM_CTL_AUDIO_AGG_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_CTL_AUDIO_DEAGG_EN_BIT_LSB 8 		 //1=enable audio de-aggregation
    #define CITRA_ROUTER_IO_ATDM_CTL_AUDIO_DEAGG_EN_BIT_MSB 8
    #define CITRA_ROUTER_IO_ATDM_CTL_AUDIO_DEAGG_EN_BIT_MASK 0x100
    #define CITRA_ROUTER_IO_ATDM_CTL_AUDIO_DEAGG_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_CTL_ATDM_RX_EN_BIT_LSB 12 		 //1=enable ATDM RX
    #define CITRA_ROUTER_IO_ATDM_CTL_ATDM_RX_EN_BIT_MSB 12
    #define CITRA_ROUTER_IO_ATDM_CTL_ATDM_RX_EN_BIT_MASK 0x1000
    #define CITRA_ROUTER_IO_ATDM_CTL_ATDM_RX_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_CTL_RX_PHY_RST_BIT_LSB 16 		 //1=reset idelay and phy logic. (self clearing)
    #define CITRA_ROUTER_IO_ATDM_CTL_RX_PHY_RST_BIT_MSB 16
    #define CITRA_ROUTER_IO_ATDM_CTL_RX_PHY_RST_BIT_MASK 0x10000
    #define CITRA_ROUTER_IO_ATDM_CTL_RX_PHY_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_CTL_FORCE_IDLY_NOT_RDY_BIT_LSB 18 		 //1=force idelay_rdy to be false to test ATDM RX reset circuit
    #define CITRA_ROUTER_IO_ATDM_CTL_FORCE_IDLY_NOT_RDY_BIT_MSB 18
    #define CITRA_ROUTER_IO_ATDM_CTL_FORCE_IDLY_NOT_RDY_BIT_MASK 0x40000
    #define CITRA_ROUTER_IO_ATDM_CTL_FORCE_IDLY_NOT_RDY_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_CTL_RESERVED_BIT_LSB 24 		 //Reads 0xCA
    #define CITRA_ROUTER_IO_ATDM_CTL_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_ATDM_CTL_RESERVED_BIT_MASK 0xff000000
    #define CITRA_ROUTER_IO_ATDM_CTL_RESERVED_BIT_DEFAULT 202
#define CITRA_ROUTER_IO_ATDM_STAT_OFFSET 56 		 //None
#define CITRA_ROUTER_IO_ATDM_STAT_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_LINK_RDY_BIT_LSB 0 		 //1=link ready (K28.5/6 characters detected)
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_LINK_RDY_BIT_MSB 0
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_LINK_RDY_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_LINK_RDY_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_LINK_UP_BIT_LSB 1 		 //1=link is up and functioning. (enabled, ready, SOF detected, and link is operational.)
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_LINK_UP_BIT_MSB 1
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_LINK_UP_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_LINK_UP_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_FIFO_EMPTY_BIT_LSB 4 		 //1=fifo empty
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_FIFO_EMPTY_BIT_MSB 4
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_FIFO_EMPTY_BIT_MASK 0x10
    #define CITRA_ROUTER_IO_ATDM_STAT_ATDM_RX_FIFO_EMPTY_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_STAT_ERR_BIT_LSB 8 		 //0=link up, 0xEE=error (link not up)
    #define CITRA_ROUTER_IO_ATDM_STAT_ERR_BIT_MSB 15
    #define CITRA_ROUTER_IO_ATDM_STAT_ERR_BIT_MASK 0xff00
    #define CITRA_ROUTER_IO_ATDM_STAT_ERR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ATDM_STAT_RESERVED_BIT_LSB 16 		 //reserved
    #define CITRA_ROUTER_IO_ATDM_STAT_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_ATDM_STAT_RESERVED_BIT_MASK 0xffff0000
    #define CITRA_ROUTER_IO_ATDM_STAT_RESERVED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_ATDM_RX_FRMERR_OFFSET 60 		 //None
#define CITRA_ROUTER_IO_ATDM_RX_FRMERR_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_ATDM_RX_FRMERR_ATDM_RX_FRAME_ERROR_COUNT_BIT_LSB 0 		 //This count increments when ATDM RX frame errors are detected.  Cleared by bit in aud_dbg register.
    #define CITRA_ROUTER_IO_ATDM_RX_FRMERR_ATDM_RX_FRAME_ERROR_COUNT_BIT_MSB 31
    #define CITRA_ROUTER_IO_ATDM_RX_FRMERR_ATDM_RX_FRAME_ERROR_COUNT_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_ATDM_RX_FRMERR_ATDM_RX_FRAME_ERROR_COUNT_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_AUD_DBG_OFFSET 64 		 //None
#define CITRA_ROUTER_IO_AUD_DBG_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_AUD_DBG_CATDM_LOOP_EN_BIT_LSB 0 		 //1=enable loop-back at CATDM interface (before audio_agg/deagg modules)
    #define CITRA_ROUTER_IO_AUD_DBG_CATDM_LOOP_EN_BIT_MSB 8
    #define CITRA_ROUTER_IO_AUD_DBG_CATDM_LOOP_EN_BIT_MASK 0x1ff
    #define CITRA_ROUTER_IO_AUD_DBG_CATDM_LOOP_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_AUD_DBG_ATDM_LOOP_EN_BIT_LSB 12 		 //1=enable audio loop back at atdm interface with FIFO
    #define CITRA_ROUTER_IO_AUD_DBG_ATDM_LOOP_EN_BIT_MSB 12
    #define CITRA_ROUTER_IO_AUD_DBG_ATDM_LOOP_EN_BIT_MASK 0x1000
    #define CITRA_ROUTER_IO_AUD_DBG_ATDM_LOOP_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_AUD_DBG_DBG_CNT_EN_BIT_LSB 16 		 //None
    #define CITRA_ROUTER_IO_AUD_DBG_DBG_CNT_EN_BIT_MSB 16
    #define CITRA_ROUTER_IO_AUD_DBG_DBG_CNT_EN_BIT_MASK 0x10000
    #define CITRA_ROUTER_IO_AUD_DBG_DBG_CNT_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_AUD_DBG_DBG_CNT_SCA_CLR_BIT_LSB 17 		 //1=clear debug count, self-clearing
    #define CITRA_ROUTER_IO_AUD_DBG_DBG_CNT_SCA_CLR_BIT_MSB 17
    #define CITRA_ROUTER_IO_AUD_DBG_DBG_CNT_SCA_CLR_BIT_MASK 0x20000
    #define CITRA_ROUTER_IO_AUD_DBG_DBG_CNT_SCA_CLR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_AUD_DBG_RESERVED_BIT_LSB 20 		 //None
    #define CITRA_ROUTER_IO_AUD_DBG_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_AUD_DBG_RESERVED_BIT_MASK 0xfff00000
    #define CITRA_ROUTER_IO_AUD_DBG_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: ATDM_link_debug === None ===
#define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_ADDRESS(ATDM_link_debug_INDEX) 		((196608)+68+((ATDM_link_debug_INDEX)*(196680-196676)))
#define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_RPT_QTY 		15
#define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_TOT_QTY 		15
#define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_RESERVED_OFFSET 0 		 //None
#define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_RESERVED_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_RESERVED_RESERVED_BIT_LSB 0 		 //None
    #define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_RESERVED_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_RESERVED_RESERVED_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_ATDM_LINK_DEBUG_RESERVED_RESERVED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_OFFSET 128 		 //None
#define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_TX_TEST_EN_BIT_LSB 0 		 //1=enable test data transmit
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_TX_TEST_EN_BIT_MSB 0
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_TX_TEST_EN_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_TX_TEST_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_RX_TEST_EN_BIT_LSB 1 		 //1=enable Rx test (compare Rx data against test data)
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_RX_TEST_EN_BIT_MSB 1
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_RX_TEST_EN_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_RX_TEST_EN_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_CNT_RST_BIT_LSB 2 		 //1=reset test data mismatch counter
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_CNT_RST_BIT_MSB 2
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_CNT_RST_BIT_MASK 0x4
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_CNT_RST_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_RESERVED_BIT_LSB 3 		 //Reserved
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_RESERVED_BIT_MASK 0xfffffff8
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_CNTRL_RESERVED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_TX_OFFSET 132 		 //Test data for transmit and Rx comparison
#define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_TX_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_TX_TX_DATA_BIT_LSB 0 		 //Test data for transmit and Rx comparison
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_TX_TX_DATA_BIT_MSB 31
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_TX_TX_DATA_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_TX_TX_DATA_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_RX_OFFSET 136 		 //ATDM Rx data
#define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_RX_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_RX_RX_DATA_BIT_LSB 0 		 //ATDM Rx data
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_RX_RX_DATA_BIT_MSB 31
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_RX_RX_DATA_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_RX_RX_DATA_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_DATA_MISMATCH_OFFSET 140 		 //Rx vs. test data (TX_DATA) mismatch counter
#define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_DATA_MISMATCH_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_DATA_MISMATCH_DATA_MISMATCH_CNT_BIT_LSB 0 		 //Rx vs. test data (TX_DATA) mismatch counter
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_DATA_MISMATCH_DATA_MISMATCH_CNT_BIT_MSB 31
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_DATA_MISMATCH_DATA_MISMATCH_CNT_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_ROUTER_IO_ATDM_TEST_DATA_MISMATCH_DATA_MISMATCH_CNT_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_OFFSET 144 		 //GVASI Tx CSR register for GTH reset
#define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_GTH_RST0_8_BIT_LSB 0 		 //None
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_GTH_RST0_8_BIT_MSB 8
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_GTH_RST0_8_BIT_MASK 0x1ff
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_GTH_RST0_8_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED1_BIT_LSB 9 		 //None
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED1_BIT_MSB 9
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED1_BIT_MASK 0x200
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED1_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_LOGIC_RST0_8_BIT_LSB 10 		 //None
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_LOGIC_RST0_8_BIT_MSB 18
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_LOGIC_RST0_8_BIT_MASK 0x7fc00
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_LOGIC_RST0_8_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED2_BIT_LSB 19 		 //None
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED2_BIT_MSB 19
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED2_BIT_MASK 0x80000
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED2_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESETDONE0_8_BIT_LSB 20 		 //None
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESETDONE0_8_BIT_MSB 28
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESETDONE0_8_BIT_MASK 0x1ff00000
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESETDONE0_8_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED3_BIT_LSB 29 		 //None
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED3_BIT_MSB 31
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED3_BIT_MASK 0xe0000000
    #define CITRA_ROUTER_IO_ROUTER_IO_GVASI_TX_CSR_RESERVED3_BIT_DEFAULT 0

//=== SECTION NAME: SDI_OUTPUT_FLYWHEEL_X === None ===
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_ADDRESS(SDI_OUTPUT_FLYWHEEL_X_INDEX) 		((196608)+256+((SDI_OUTPUT_FLYWHEEL_X_INDEX)*(197120-196864)))
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_RPT_QTY 		9
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TOT_QTY 		576
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_OFFSET 0 		 //None
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_SEL_BIT_LSB 0 		 //0 - SDI RX, 1 - Flywheel
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_SEL_BIT_MSB 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_SEL_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_SEL_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_SW_FORCE_BIT_LSB 1 		 //Comment follows: 
      //0 - Flywheel select controlled by FPGA, 1 - Flywheel select if forced by SW based off FLYWHEEL_SEL bits 
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_SW_FORCE_BIT_MSB 1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_SW_FORCE_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_SW_FORCE_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_DEGLITCHER_DISABLE_BIT_LSB 2 		 //0 - Deglitcher enabled, 1 - Deglitcher disabled
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_DEGLITCHER_DISABLE_BIT_MSB 2
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_DEGLITCHER_DISABLE_BIT_MASK 0x4
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_DEGLITCHER_DISABLE_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED1_BIT_LSB 3 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED1_BIT_MSB 3
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED1_BIT_MASK 0x8
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED1_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_INPUT_SYNC_BIT_LSB 4 		 //0 - Input async to ref, 1 - Input sync to ref
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_INPUT_SYNC_BIT_MSB 4
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_INPUT_SYNC_BIT_MASK 0x10
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_INPUT_SYNC_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_BYPASS_BIT_LSB 5 		 //0 - Flywheel in use, 1 - Bypassed
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_BYPASS_BIT_MSB 5
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_BYPASS_BIT_MASK 0x20
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_BYPASS_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED_BIT_LSB 6 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED_BIT_MSB 15
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED_BIT_MASK 0xffc0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_PAT_SEL_BIT_LSB 16 		 //0 - Colorbar,  1 - Fixed RGB color
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_PAT_SEL_BIT_MSB 19
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_PAT_SEL_BIT_MASK 0xf0000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_PAT_SEL_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED2_BIT_LSB 20 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED2_BIT_MSB 31
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED2_BIT_MASK 0xfff00000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_CTRL_RESERVED2_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_OFFSET 4 		 //None
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_LOCKED_BIT_LSB 0 		 //0 - Not locked, 1 - RX format matches Flyhweel format
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_LOCKED_BIT_MSB 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_LOCKED_BIT_MASK 0x1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_LOCKED_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RX_ASYNC_BIT_LSB 1 		 //0 - Sync to Ref, 1 - Async to ref
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RX_ASYNC_BIT_MSB 1
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RX_ASYNC_BIT_MASK 0x2
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RX_ASYNC_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RESERVED1_BIT_LSB 3 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RESERVED1_BIT_MSB 15
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RESERVED1_BIT_MASK 0xfff8
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RESERVED1_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_AT_PHASE_BIT_LSB 16 		 //Auto-timer phase (2's complement value in pixel increments, nominally = 0)
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_AT_PHASE_BIT_MSB 28
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_AT_PHASE_BIT_MASK 0x1fff0000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_AT_PHASE_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RESERVED_BIT_LSB 29 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RESERVED_BIT_MASK 0xe0000000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_STATUS_RESERVED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_OFFSET 8 		 //None
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_Y_BIT_LSB 0 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_Y_BIT_MSB 9
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_Y_BIT_MASK 0x3ff
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_Y_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CR_BIT_LSB 10 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CR_BIT_MSB 19
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CR_BIT_MASK 0xffc00
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CR_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CB_BIT_LSB 20 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CB_BIT_MSB 29
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CB_BIT_MASK 0x3ff00000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_CB_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_RESERVED_BIT_LSB 30 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_RESERVED_BIT_MASK 0xc0000000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_TPG_FIXED_COLOR_RESERVED_BIT_DEFAULT 0
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_OFFSET 12 		 //None
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_LINE_SKEW_BIT_LSB 0 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_LINE_SKEW_BIT_MSB 11
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_LINE_SKEW_BIT_MASK 0xfff
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_LINE_SKEW_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED1_BIT_LSB 12 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED1_BIT_MSB 15
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED1_BIT_MASK 0xf000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED1_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_PIXEL_SKEW_BIT_LSB 16 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_PIXEL_SKEW_BIT_MSB 28
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_PIXEL_SKEW_BIT_MASK 0x1fff0000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_PIXEL_SKEW_BIT_DEFAULT 0
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED2_BIT_LSB 29 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED2_BIT_MSB 31
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED2_BIT_MASK 0xe0000000
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_INPUT_VID_SKEW_RESERVED2_BIT_DEFAULT 0

//=== SECTION NAME: PADDING === None ===
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_ADDRESS(SDI_OUTPUT_FLYWHEEL_X_INDEX, PADDING_INDEX) 		(((196608)+256+((SDI_OUTPUT_FLYWHEEL_X_INDEX)*(197120-196864)))+16+((PADDING_INDEX)*(196884-196880)))
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_RPT_QTY 		60
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_TOT_QTY 		60
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_RESERVED_OFFSET 0 		 //None
#define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_RESERVED_DEFAULT_VALUE 0 		 //
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_RESERVED_RESERVED_BIT_LSB 0 		 //None
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_RESERVED_RESERVED_BIT_MSB 31
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_RESERVED_RESERVED_BIT_MASK 0xffffffff
    #define CITRA_ROUTER_IO_SDI_OUTPUT_FLYWHEEL_X_PADDING_RESERVED_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: INPUT_PROC === None ===
#define CITRA_INPUT_PROC_ADDRESS 		(262144)
#define CITRA_INPUT_PROC_RPT_QTY 		1
#define CITRA_INPUT_PROC_TOT_QTY 		7272

//=== SECTION NAME: CH_x === None ===
#define CITRA_INPUT_PROC_CH_X_ADDRESS(CH_x_INDEX) 		((262144)+0+((CH_x_INDEX)*(266240-262144)))
#define CITRA_INPUT_PROC_CH_X_RPT_QTY 		9
#define CITRA_INPUT_PROC_CH_X_TOT_QTY 		7272

//=== SECTION NAME: VIDEO === None ===
#define CITRA_INPUT_PROC_CH_X_VIDEO_ADDRESS(CH_x_INDEX) 		(((262144)+0+((CH_x_INDEX)*(266240-262144)))+0)
#define CITRA_INPUT_PROC_CH_X_VIDEO_RPT_QTY 		1
#define CITRA_INPUT_PROC_CH_X_VIDEO_TOT_QTY 		1
#define CITRA_INPUT_PROC_CH_X_VIDEO_TODO_OFFSET 0 		 //None
#define CITRA_INPUT_PROC_CH_X_VIDEO_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_VIDEO_TODO_TODO_BIT_LSB 0 		 //None
    #define CITRA_INPUT_PROC_CH_X_VIDEO_TODO_TODO_BIT_MSB 15
    #define CITRA_INPUT_PROC_CH_X_VIDEO_TODO_TODO_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_CH_X_VIDEO_TODO_TODO_BIT_DEFAULT 0

//=== SECTION NAME: AUDIO === None ===
#define CITRA_INPUT_PROC_CH_X_AUDIO_ADDRESS(CH_x_INDEX) 		(((262144)+0+((CH_x_INDEX)*(266240-262144)))+256)
#define CITRA_INPUT_PROC_CH_X_AUDIO_RPT_QTY 		1
#define CITRA_INPUT_PROC_CH_X_AUDIO_TOT_QTY 		5
#define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_OFFSET 0 		 //None
#define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DMB_ENABLE_BIT_LSB 0 		 //Master enable for audio_dmb core
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DMB_ENABLE_BIT_MSB 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DMB_ENABLE_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DMB_ENABLE_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_RESERVED_BIT_LSB 1 		 //Reserved
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_RESERVED_BIT_MSB 7
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_RESERVED_BIT_MASK 0xfe
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_RESERVED_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_CATDM_CHAN_BIT_LSB 8 		 //Reads back the number of CATDM channels. Currently this is either 16 or 32.
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_CATDM_CHAN_BIT_MSB 15
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_CATDM_CHAN_BIT_MASK 0xff00
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_CATDM_CHAN_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DEBUG_BITS_BIT_LSB 16 		 //Writeable read-back bits for simple RW register test. Default value is 16'hC001
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DEBUG_BITS_BIT_MSB 31
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DEBUG_BITS_BIT_MASK 0xffff0000
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CONTROL_DEBUG_BITS_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_OFFSET 4 		 //None
#define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_VID_FORMAT_BIT_LSB 0 		 //Comment follows: 
      //Video format of audio for audio_dmb core.  Upper format bits may not be used but allow for future expansion. 
    #define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_VID_FORMAT_BIT_MSB 15
    #define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_VID_FORMAT_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_VID_FORMAT_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_RESERVED_BIT_LSB 16 		 //Reserved
    #define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_RESERVED_BIT_MSB 31
    #define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_RESERVED_BIT_MASK 0xffff0000
    #define CITRA_INPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_RESERVED_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_OFFSET 8 		 //None
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_PAIR_DETECT_BIT_LSB 0 		 //Comment follows: 
      //COR sticky bits indicate if the corresponding audio pair is detected.  Detection is based on audio_dmb 
      //FIFO write enables of the incoming audio. 
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_PAIR_DETECT_BIT_MSB 15
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_PAIR_DETECT_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_PAIR_DETECT_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_PAIR_LOST_BIT_LSB 16 		 //Comment follows: 
      //COR sticky bits indicate if the corresponding audio pair is lost.  If no audio is detected within the 
      //parameterized number of lines (default is 6) then the respective sticky bit get set. 
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_PAIR_LOST_BIT_MSB 31
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_PAIR_LOST_BIT_MASK 0xffff0000
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_PAIR_LOST_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_OFFSET 12 		 //None
#define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_PAIR_ERR_PARITY_BIT_LSB 0 		 //None
    #define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_PAIR_ERR_PARITY_BIT_MSB 15
    #define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_PAIR_ERR_PARITY_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_PAIR_ERR_PARITY_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_RESERVED_BIT_LSB 16 		 //Reserved
    #define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_RESERVED_BIT_MSB 31
    #define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_RESERVED_BIT_MASK 0xffff0000
    #define CITRA_INPUT_PROC_CH_X_AUDIO_PARITY_RESERVED_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_OFFSET 16 		 //None
#define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_GROUP_ERR_CHKSUM_BIT_LSB 0 		 //Comment follows: 
      //COR sticky bits indicate if the corresponding audio group encountered a checksum error during demux. 
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_GROUP_ERR_CHKSUM_BIT_MSB 7
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_GROUP_ERR_CHKSUM_BIT_MASK 0xff
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_GROUP_ERR_CHKSUM_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_RESERVED_BIT_LSB 8 		 //Reserved
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_RESERVED_BIT_MSB 31
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_RESERVED_BIT_MASK 0xffffff00
    #define CITRA_INPUT_PROC_CH_X_AUDIO_CHECKSUM_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: ANCILLARY === None ===
#define CITRA_INPUT_PROC_CH_X_ANCILLARY_ADDRESS(CH_x_INDEX) 		(((262144)+0+((CH_x_INDEX)*(266240-262144)))+512)
#define CITRA_INPUT_PROC_CH_X_ANCILLARY_RPT_QTY 		1
#define CITRA_INPUT_PROC_CH_X_ANCILLARY_TOT_QTY 		1
#define CITRA_INPUT_PROC_CH_X_ANCILLARY_TODO_OFFSET 0 		 //None
#define CITRA_INPUT_PROC_CH_X_ANCILLARY_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_ANCILLARY_TODO_TODO_BIT_LSB 0 		 //None
    #define CITRA_INPUT_PROC_CH_X_ANCILLARY_TODO_TODO_BIT_MSB 15
    #define CITRA_INPUT_PROC_CH_X_ANCILLARY_TODO_TODO_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_CH_X_ANCILLARY_TODO_TODO_BIT_DEFAULT 0

//=== SECTION NAME: AUDIO_DETECT === None ===
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_ADDRESS(CH_x_INDEX) 		(((262144)+0+((CH_x_INDEX)*(266240-262144)))+768)
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_RPT_QTY 		1
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_TOT_QTY 		33

//=== SECTION NAME: AUDIO_CHANNEL_INFO === None ===
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_ADDRESS(CH_x_INDEX, AUDIO_CHANNEL_INFO_INDEX) 		((((262144)+0+((CH_x_INDEX)*(266240-262144)))+768)+0+((AUDIO_CHANNEL_INFO_INDEX)*(262916-262912)))
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_RPT_QTY 		32
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_TOT_QTY 		32
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_OFFSET 0 		 //None
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_FRAME_MODE_VALID_BIT_LSB 0 		 //When this register is set to one, it means the data contains a valid frame header.
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_FRAME_MODE_VALID_BIT_MSB 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_FRAME_MODE_VALID_BIT_MASK 0x1
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_FRAME_MODE_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_SUBFRAME_VALID_BIT_LSB 1 		 //When this register is set to one, it means the data contains a valid subframe header
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_SUBFRAME_VALID_BIT_MSB 1
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_SUBFRAME_VALID_BIT_MASK 0x2
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_SUBFRAME_VALID_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_CHANNEL_STATUS_BIT_LSB 2 		 //This bit indicates the channel status for Non-PCM data
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_CHANNEL_STATUS_BIT_MSB 2
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_CHANNEL_STATUS_BIT_MASK 0x4
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_CHANNEL_STATUS_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_RESERVED1_BIT_LSB 3 		 //Reserved
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_RESERVED1_BIT_MSB 7
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_RESERVED1_BIT_MASK 0xf8
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_RESERVED1_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_DATA_TYPE_BIT_LSB 8 		 //Comment follows: 
      //This is the data type for the "X" audio channel. It corresponds to the types defined in SMPTE RP-338 
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_DATA_TYPE_BIT_MSB 12
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_DATA_TYPE_BIT_MASK 0x1f00
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_DATA_TYPE_BIT_DEFAULT 0
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_RESERVED_BIT_LSB 13 		 //Reserved
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_RESERVED_BIT_MSB 31
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_RESERVED_BIT_MASK 0xffffe000
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_CHANNEL_INFO_CH_X_RESERVED_BIT_DEFAULT 0
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_PRESENCE_OFFSET 128 		 //Comment follows: 
      //Each bit in this register indicates the presence of the associated audio channel. In 16 channel mode, 
      //only the first 16bits are valid. If a bit in this register is set, it means within at least one frame 
      //period the associated channel in the CATDM stream contained valid data as indicated by the GV CATDM Valid 
      //bit. 
#define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_PRESENCE_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_PRESENCE_PRESENCE_BIT_LSB 0 		 //None
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_PRESENCE_PRESENCE_BIT_MSB 31
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_PRESENCE_PRESENCE_BIT_MASK 0xffffffff
    #define CITRA_INPUT_PROC_CH_X_AUDIO_DETECT_AUDIO_PRESENCE_PRESENCE_BIT_DEFAULT 0

//=== SECTION NAME: PADDING === None ===
#define CITRA_INPUT_PROC_CH_X_PADDING_ADDRESS(CH_x_INDEX, PADDING_INDEX) 		(((262144)+0+((CH_x_INDEX)*(266240-262144)))+1024+((PADDING_INDEX)*(263172-263168)))
#define CITRA_INPUT_PROC_CH_X_PADDING_RPT_QTY 		768
#define CITRA_INPUT_PROC_CH_X_PADDING_TOT_QTY 		768
#define CITRA_INPUT_PROC_CH_X_PADDING_RESERVED_OFFSET 0 		 //None
#define CITRA_INPUT_PROC_CH_X_PADDING_RESERVED_DEFAULT_VALUE 0 		 //
    #define CITRA_INPUT_PROC_CH_X_PADDING_RESERVED_NEWREGISTER_BIT_LSB 0 		 //None
    #define CITRA_INPUT_PROC_CH_X_PADDING_RESERVED_NEWREGISTER_BIT_MSB 15
    #define CITRA_INPUT_PROC_CH_X_PADDING_RESERVED_NEWREGISTER_BIT_MASK 0xffff
    #define CITRA_INPUT_PROC_CH_X_PADDING_RESERVED_NEWREGISTER_BIT_DEFAULT 0

//=== SECTION NAME: OUTPUT_PROC === None ===
#define CITRA_OUTPUT_PROC_ADDRESS 		(327680)
#define CITRA_OUTPUT_PROC_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_TOT_QTY 		6975

//=== SECTION NAME: CH_x === None ===
#define CITRA_OUTPUT_PROC_CH_X_ADDRESS(CH_x_INDEX) 		((327680)+0+((CH_x_INDEX)*(331776-327680)))
#define CITRA_OUTPUT_PROC_CH_X_RPT_QTY 		9
#define CITRA_OUTPUT_PROC_CH_X_TOT_QTY 		6975

//=== SECTION NAME: VIDEO === None ===
#define CITRA_OUTPUT_PROC_CH_X_VIDEO_ADDRESS(CH_x_INDEX) 		(((327680)+0+((CH_x_INDEX)*(331776-327680)))+0)
#define CITRA_OUTPUT_PROC_CH_X_VIDEO_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_CH_X_VIDEO_TOT_QTY 		1
#define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_OFFSET 0 		 //None
#define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_PIXEL_DELAY_BIT_LSB 0 		 //Video delay in pixels
    #define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_PIXEL_DELAY_BIT_MSB 14
    #define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_PIXEL_DELAY_BIT_MASK 0x7fff
    #define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_PIXEL_DELAY_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_RESERVED_BIT_LSB 15 		 //Reserved
    #define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_RESERVED_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_RESERVED_BIT_MASK 0xffff8000
    #define CITRA_OUTPUT_PROC_CH_X_VIDEO_VID_DLY_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: AUDIO === None ===
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_ADDRESS(CH_x_INDEX) 		(((327680)+0+((CH_x_INDEX)*(331776-327680)))+256)
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_TOT_QTY 		4
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_OFFSET 0 		 //None
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DMB_ENABLE_BIT_LSB 0 		 //Master enable for audio_dmb core
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DMB_ENABLE_BIT_MSB 0
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DMB_ENABLE_BIT_MASK 0x1
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DMB_ENABLE_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_RESERVED_BIT_LSB 1 		 //Reserved
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_RESERVED_BIT_MSB 7
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_RESERVED_BIT_MASK 0xfe
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_RESERVED_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_CATDM_CHAN_BIT_LSB 8 		 //Reads back the number of CATDM channels. Currently this is either 16 or 32.
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_CATDM_CHAN_BIT_MSB 15
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_CATDM_CHAN_BIT_MASK 0xff00
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_CATDM_CHAN_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DEBUG_BITS_BIT_LSB 16 		 //Writeable read-back bits for simple RW register test. Default value is 16'hC001
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DEBUG_BITS_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DEBUG_BITS_BIT_MASK 0xffff0000
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_CONTROL_DEBUG_BITS_BIT_DEFAULT 0
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_OFFSET 4 		 //None
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_VID_FORMAT_BIT_LSB 0 		 //Comment follows: 
      //Video format of audio for audio_dmb core.  Upper format bits may not be used but allow for future expansion. 
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_VID_FORMAT_BIT_MSB 15
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_VID_FORMAT_BIT_MASK 0xffff
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_VID_FORMAT_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_RESERVED_BIT_LSB 16 		 //Reserved
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_RESERVED_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_RESERVED_BIT_MASK 0xffff0000
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_VIDEO_FORMAT_RESERVED_BIT_DEFAULT 0
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_OFFSET 8 		 //None
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_GRP_ENABLE_BIT_LSB 0 		 //Individual group enable bits.
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_GRP_ENABLE_BIT_MSB 7
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_GRP_ENABLE_BIT_MASK 0xff
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_GRP_ENABLE_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_RESERVED_BIT_LSB 8 		 //Reserved
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_RESERVED_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_RESERVED_BIT_MASK 0xffffff00
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_GROUPE_ENABLE_RESERVED_BIT_DEFAULT 0
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_OFFSET 12 		 //None
#define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_ENABLE_24BIT_BIT_LSB 0 		 //Individual group enable bits for 24-bit mode
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_ENABLE_24BIT_BIT_MSB 3
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_ENABLE_24BIT_BIT_MASK 0xf
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_ENABLE_24BIT_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_RESERVED_BIT_LSB 4 		 //Reserved
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_RESERVED_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_RESERVED_BIT_MASK 0xfffffff0
    #define CITRA_OUTPUT_PROC_CH_X_AUDIO_SD_EXTENDED_PACKETS_ENABLE_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: ANCILLARY === None ===
#define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_ADDRESS(CH_x_INDEX) 		(((327680)+0+((CH_x_INDEX)*(331776-327680)))+512)
#define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_TOT_QTY 		1
#define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_TODO_OFFSET 0 		 //None
#define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_TODO_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_TODO_TODO_BIT_LSB 0 		 //None
    #define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_TODO_TODO_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_TODO_TODO_BIT_MASK 0xffffffff
    #define CITRA_OUTPUT_PROC_CH_X_ANCILLARY_TODO_TODO_BIT_DEFAULT 0

//=== SECTION NAME: OUTPUT_TIMING_MONITOR === None ===
#define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_ADDRESS(CH_x_INDEX) 		(((327680)+0+((CH_x_INDEX)*(331776-327680)))+768)
#define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_RPT_QTY 		1
#define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_TOT_QTY 		1
#define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_OFFSET 0 		 //None
#define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DELAY_LINES_BIT_LSB 0 		 //None
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DELAY_LINES_BIT_MSB 11
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DELAY_LINES_BIT_MASK 0xfff
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DELAY_LINES_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_RESERVED1_BIT_LSB 12 		 //None
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_RESERVED1_BIT_MSB 15
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_RESERVED1_BIT_MASK 0xf000
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_RESERVED1_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DELAY_PIXELS_BIT_LSB 16 		 //None
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DELAY_PIXELS_BIT_MSB 28
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DELAY_PIXELS_BIT_MASK 0x1fff0000
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_DELAY_PIXELS_BIT_DEFAULT 0
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_RESERVED2_BIT_LSB 29 		 //None
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_RESERVED2_BIT_MSB 31
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_RESERVED2_BIT_MASK 0xe0000000
    #define CITRA_OUTPUT_PROC_CH_X_OUTPUT_TIMING_MONITOR_VID_OUTPUT_TIMING_DELAY_RESERVED2_BIT_DEFAULT 0

//=== SECTION NAME: PADDING === None ===
#define CITRA_OUTPUT_PROC_CH_X_PADDING_ADDRESS(CH_x_INDEX, PADDING_INDEX) 		(((327680)+0+((CH_x_INDEX)*(331776-327680)))+1024+((PADDING_INDEX)*(328708-328704)))
#define CITRA_OUTPUT_PROC_CH_X_PADDING_RPT_QTY 		768
#define CITRA_OUTPUT_PROC_CH_X_PADDING_TOT_QTY 		768
#define CITRA_OUTPUT_PROC_CH_X_PADDING_RESERVED_OFFSET 0 		 //None
#define CITRA_OUTPUT_PROC_CH_X_PADDING_RESERVED_DEFAULT_VALUE 0 		 //
    #define CITRA_OUTPUT_PROC_CH_X_PADDING_RESERVED_NEWREGISTER_BIT_LSB 0 		 //None
    #define CITRA_OUTPUT_PROC_CH_X_PADDING_RESERVED_NEWREGISTER_BIT_MSB 15
    #define CITRA_OUTPUT_PROC_CH_X_PADDING_RESERVED_NEWREGISTER_BIT_MASK 0xffff
    #define CITRA_OUTPUT_PROC_CH_X_PADDING_RESERVED_NEWREGISTER_BIT_DEFAULT 0

//=== SECTION NAME: AUD_DLY === None ===
#define CITRA_AUD_DLY_ADDRESS 		(393216)
#define CITRA_AUD_DLY_RPT_QTY 		1
#define CITRA_AUD_DLY_TOT_QTY 		151
#define CITRA_AUD_DLY_MEMORYCSR_OFFSET 0 		 //None
#define CITRA_AUD_DLY_MEMORYCSR_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_MEMORYCSR_RESET_BIT_LSB 0 		 //Initialization Done when set to one
    #define CITRA_AUD_DLY_MEMORYCSR_RESET_BIT_MSB 0
    #define CITRA_AUD_DLY_MEMORYCSR_RESET_BIT_MASK 0x1
    #define CITRA_AUD_DLY_MEMORYCSR_RESET_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_MEMORYCSR_RESERVED_BIT_LSB 1 		 //Reserved
    #define CITRA_AUD_DLY_MEMORYCSR_RESERVED_BIT_MSB 30
    #define CITRA_AUD_DLY_MEMORYCSR_RESERVED_BIT_MASK 0x7ffffffe
    #define CITRA_AUD_DLY_MEMORYCSR_RESERVED_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_MEMORYCSR_INIT_DONE_BIT_LSB 31 		 //None
    #define CITRA_AUD_DLY_MEMORYCSR_INIT_DONE_BIT_MSB 31
    #define CITRA_AUD_DLY_MEMORYCSR_INIT_DONE_BIT_MASK 0x80000000
    #define CITRA_AUD_DLY_MEMORYCSR_INIT_DONE_BIT_DEFAULT 0
#define CITRA_AUD_DLY_BIST_CSR_OFFSET 4 		 //None
#define CITRA_AUD_DLY_BIST_CSR_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_BIST_CSR_START_BIT_LSB 0 		 //Writing a one to this register will start the bist engine
    #define CITRA_AUD_DLY_BIST_CSR_START_BIT_MSB 0
    #define CITRA_AUD_DLY_BIST_CSR_START_BIT_MASK 0x1
    #define CITRA_AUD_DLY_BIST_CSR_START_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_CSR_BUSY_BIT_LSB 1 		 //Busy status, this is set high after START and held until the BIST engine is done
    #define CITRA_AUD_DLY_BIST_CSR_BUSY_BIT_MSB 1
    #define CITRA_AUD_DLY_BIST_CSR_BUSY_BIT_MASK 0x2
    #define CITRA_AUD_DLY_BIST_CSR_BUSY_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_CSR_ERR_BIT_LSB 2 		 //Comment follows: 
      //BIST error status, when set look at the Address and Data errors below to determin where the failure occured 
    #define CITRA_AUD_DLY_BIST_CSR_ERR_BIT_MSB 2
    #define CITRA_AUD_DLY_BIST_CSR_ERR_BIT_MASK 0x4
    #define CITRA_AUD_DLY_BIST_CSR_ERR_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_CSR_RESERVED1_BIT_LSB 3 		 //Reserved
    #define CITRA_AUD_DLY_BIST_CSR_RESERVED1_BIT_MSB 3
    #define CITRA_AUD_DLY_BIST_CSR_RESERVED1_BIT_MASK 0x8
    #define CITRA_AUD_DLY_BIST_CSR_RESERVED1_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_CSR_SEL_BIT_LSB 4 		 //Comment follows: 
      //BIST Pattern Select 
      //0: All zeros - clears the entire memory - useful to find bad memory bits 
      //1: All ones ? sets  the entire memory - useful to find bad memory bits 
      //2: Alternating ones and zeros - electrically challenging pattern 
      //3: LFSR - random pattern that will check addressing 
      // 
    #define CITRA_AUD_DLY_BIST_CSR_SEL_BIT_MSB 5
    #define CITRA_AUD_DLY_BIST_CSR_SEL_BIT_MASK 0x30
    #define CITRA_AUD_DLY_BIST_CSR_SEL_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_CSR_RESERVED0_BIT_LSB 6 		 //Reserved
    #define CITRA_AUD_DLY_BIST_CSR_RESERVED0_BIT_MSB 31
    #define CITRA_AUD_DLY_BIST_CSR_RESERVED0_BIT_MASK 0xffffffc0
    #define CITRA_AUD_DLY_BIST_CSR_RESERVED0_BIT_DEFAULT 0
#define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_OFFSET 8 		 //None
#define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_ADDR_BIT_LSB 0 		 //None
    #define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_ADDR_BIT_MSB 27
    #define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_ADDR_BIT_MASK 0xfffffff
    #define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_ADDR_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_RESERVED_BIT_LSB 28 		 //Reserved
    #define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_RESERVED_BIT_MSB 31
    #define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_RESERVED_BIT_MASK 0xf0000000
    #define CITRA_AUD_DLY_BIST_ADDRESS_ERROR_STATUS_RESERVED_BIT_DEFAULT 0
#define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_OFFSET 12 		 //None
#define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_DATA_BIT_LSB 0 		 //Comment follows: 
      //When an error has been flagged in the BIST CSR register, this shows the bit or bits of the selected memory 
      //word that triggered the error. A one is a bit that was incorrect, a zero was a correct bit. It does not 
      //represent the actual data at the time of failure, but rather an exclusive OR from expected. 
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_DATA_BIT_MSB 15
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_DATA_BIT_MASK 0xffff
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_DATA_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_SEL_BIT_LSB 16 		 //Comment follows: 
      //The memory burst size is eight, so this selects one of eight words that could have triggered the BIST 
      //error. All of these may need to be checked to find the failing bit. 
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_SEL_BIT_MSB 18
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_SEL_BIT_MASK 0x70000
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_SEL_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_RESERVED_BIT_LSB 19 		 //Reserved
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_RESERVED_BIT_MSB 31
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_RESERVED_BIT_MASK 0xfff80000
    #define CITRA_AUD_DLY_BIST_DATA_ERROR_STATUS_RESERVED_BIT_DEFAULT 0
#define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_OFFSET 16 		 //None
#define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_EN_BIT_LSB 0 		 //Comment follows: 
      //Audio Input Delay Enable, one bit per video channel 0-8. Each bit enables all audio groups within that 
      //video channel. 
    #define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_EN_BIT_MSB 8
    #define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_EN_BIT_MASK 0x1ff
    #define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_EN_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_RESERVED_BIT_LSB 9 		 //Reserved
    #define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_RESERVED_BIT_MSB 31
    #define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_RESERVED_BIT_MASK 0xfffffe00
    #define CITRA_AUD_DLY_INPUT_DELAY_ENABLE_RESERVED_BIT_DEFAULT 0
#define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_OFFSET 20 		 //None
#define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_EN_BIT_LSB 0 		 //Comment follows: 
      //Audio Output Delay Enable, one bit per video channel 0-8. Each bit enables all audio groups within that 
      //video channel. 
    #define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_EN_BIT_MSB 8
    #define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_EN_BIT_MASK 0x1ff
    #define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_EN_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_RESERVED_BIT_LSB 9 		 //Reserved
    #define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_RESERVED_BIT_MSB 31
    #define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_RESERVED_BIT_MASK 0xfffffe00
    #define CITRA_AUD_DLY_OUTPUT_DELAY_ENABLE_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: Input_Delay === None ===
#define CITRA_AUD_DLY_INPUT_DELAY_ADDRESS(Input_Delay_INDEX) 		((393216)+24+((Input_Delay_INDEX)*(393244-393240)))
#define CITRA_AUD_DLY_INPUT_DELAY_RPT_QTY 		72
#define CITRA_AUD_DLY_INPUT_DELAY_TOT_QTY 		72
#define CITRA_AUD_DLY_INPUT_DELAY_SELECT_OFFSET 0 		 //None
#define CITRA_AUD_DLY_INPUT_DELAY_SELECT_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_INPUT_DELAY_SELECT_SEL_BIT_LSB 0 		 //Sets audio delay to 1-32768 samples, 0 is a sample delay of one
    #define CITRA_AUD_DLY_INPUT_DELAY_SELECT_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_INPUT_DELAY_SELECT_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_INPUT_DELAY_SELECT_SEL_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_INPUT_DELAY_SELECT_RESERVED_BIT_LSB 15 		 //None
    #define CITRA_AUD_DLY_INPUT_DELAY_SELECT_RESERVED_BIT_MSB 31
    #define CITRA_AUD_DLY_INPUT_DELAY_SELECT_RESERVED_BIT_MASK 0xffff8000
    #define CITRA_AUD_DLY_INPUT_DELAY_SELECT_RESERVED_BIT_DEFAULT 0

//=== SECTION NAME: Output_Delay === None ===
#define CITRA_AUD_DLY_OUTPUT_DELAY_ADDRESS(Output_Delay_INDEX) 		((393216)+312+((Output_Delay_INDEX)*(393532-393528)))
#define CITRA_AUD_DLY_OUTPUT_DELAY_RPT_QTY 		72
#define CITRA_AUD_DLY_OUTPUT_DELAY_TOT_QTY 		72
#define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_OFFSET 0 		 //None
#define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_SEL_BIT_LSB 0 		 //Sets audio delay to 1-32768 samples, 0 is a sample delay of one
    #define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_SEL_BIT_MSB 14
    #define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_SEL_BIT_MASK 0x7fff
    #define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_SEL_BIT_DEFAULT 0
    #define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_RESERVED_BIT_LSB 15 		 //None
    #define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_RESERVED_BIT_MSB 31
    #define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_RESERVED_BIT_MASK 0xffff8000
    #define CITRA_AUD_DLY_OUTPUT_DELAY_SELECT_RESERVED_BIT_DEFAULT 0
#define CITRA_AUD_DLY_MEMORYCSR_5_OFFSET 600 		 //None
#define CITRA_AUD_DLY_MEMORYCSR_5_DEFAULT_VALUE 0 		 //
    #define CITRA_AUD_DLY_MEMORYCSR_5_TODO_BIT_LSB 0 		 //None
    #define CITRA_AUD_DLY_MEMORYCSR_5_TODO_BIT_MSB 15
    #define CITRA_AUD_DLY_MEMORYCSR_5_TODO_BIT_MASK 0xffff
    #define CITRA_AUD_DLY_MEMORYCSR_5_TODO_BIT_DEFAULT 0


#endif
