// Seed: 970080111
module module_0 (
    output wor id_0
);
  rnmos (1 & id_0, id_0);
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wor   id_3,
    input  uwire id_4
);
  always if (id_1) id_2 <= 1 !=? {1'b0{id_3 && id_4}} >= 1'd0;
  id_6(
      id_0
  );
  tri1 id_7 = id_3;
  assign id_2 = 1;
  wire id_8;
  assign id_2 = 1;
  wand id_9 = 1'b0;
  module_0(
      id_0
  ); id_10(
      .id_0(""), .id_1(id_4 > id_2)
  );
endmodule
