## Lab Assigments

[My GitHub repository link.](https://github.com/UgurErdemYURT/Digital-electronics-1/tree/main/Labs)

  - **Completed state table:**
  
	| **Input P** | `0` | `0` | `1` | `1` | `0` | `1` | `0` | `1` | `1` | `1` | `1` | `0` | `0` | `1` | `1` | `1` |
	| :-- | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: |
	| **Clock** | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) | ![rising](Images/eq_uparrow.png) |
	| **State** | A | A | B | C | C | D | A | B | C | D | B | B | B | C | D | B |
	| **Output R** | `0` | `0` | `0` | `0` | `0` | `1` | `0` | `0` | `0` | `1` | `0` | `0` | `0` | `0` | `1` | `0` |
   
  
  - **Figure with connection of RGB LEDs on Nexys A7 board and completed table with color settings:**
	
	![capture_1]()

	![capture_2]()


  **2. Traffic light controller:**

  - **State diagram:**



  - **Listing of VHDL code of sequential process p_traffic_fsm with syntax highlighting:**

```VHDL


```

  - **Listing of VHDL code of combinatorial process p_output_fsm with syntax highlighting:**

	![]()
	
	
  - **Screenshot(s) of the simulation, from which it is clear that controller works correctly:**
  
 	![]()
 
	
  **3. Smart controller:**

  - **State table:**



  - **State diagram:**



  - **Listing of VHDL code of sequential process p_smart_traffic_fsm with syntax highlighting:**




