Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb 26 12:05:58 2024
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelInterface_timing_summary_routed.rpt -pb TopLevelInterface_timing_summary_routed.pb -rpx TopLevelInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelInterface
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  97          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (86)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (86)
--------------------------------
 There are 86 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.750        0.000                      0                  787        0.080        0.000                      0                  787        4.500        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.750        0.000                      0                  787        0.080        0.000                      0                  787        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.060ns (22.771%)  route 3.595ns (77.229%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.419     6.110 r  CMDQ/readptr_reg[1]/Q
                         net (fo=37, routed)          2.119     8.229    CMDQ/readptr_reg[1]
    SLICE_X160Y96        LUT6 (Prop_lut6_I2_O)        0.299     8.528 r  CMDQ/REG_ADDR[1]_i_4/O
                         net (fo=1, routed)           0.000     8.528    CMDQ/REG_ADDR[1]_i_4_n_0
    SLICE_X160Y96        MUXF7 (Prop_muxf7_I0_O)      0.238     8.766 r  CMDQ/REG_ADDR_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     8.766    CMDQ/REG_ADDR_reg[1]_i_2_n_0
    SLICE_X160Y96        MUXF8 (Prop_muxf8_I0_O)      0.104     8.870 r  CMDQ/REG_ADDR_reg[1]_i_1/O
                         net (fo=4, routed)           1.476    10.346    CMDP/D[1]
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711    15.211    CMDP/clk_IBUF_BUFG
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[17]/C
                         clock pessimism              0.193    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X157Y104       FDRE (Setup_fdre_C_D)       -0.273    15.096    CMDP/tempData_reg[17]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.060ns (23.558%)  route 3.440ns (76.442%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.419     6.110 r  CMDQ/readptr_reg[1]/Q
                         net (fo=37, routed)          2.119     8.229    CMDQ/readptr_reg[1]
    SLICE_X160Y96        LUT6 (Prop_lut6_I2_O)        0.299     8.528 r  CMDQ/REG_ADDR[1]_i_4/O
                         net (fo=1, routed)           0.000     8.528    CMDQ/REG_ADDR[1]_i_4_n_0
    SLICE_X160Y96        MUXF7 (Prop_muxf7_I0_O)      0.238     8.766 r  CMDQ/REG_ADDR_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     8.766    CMDQ/REG_ADDR_reg[1]_i_2_n_0
    SLICE_X160Y96        MUXF8 (Prop_muxf8_I0_O)      0.104     8.870 r  CMDQ/REG_ADDR_reg[1]_i_1/O
                         net (fo=4, routed)           1.321    10.191    CMDP/D[1]
    SLICE_X157Y102       FDRE                                         r  CMDP/tempData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712    15.212    CMDP/clk_IBUF_BUFG
    SLICE_X157Y102       FDRE                                         r  CMDP/tempData_reg[1]/C
                         clock pessimism              0.193    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X157Y102       FDRE (Setup_fdre_C_D)       -0.273    15.097    CMDP/tempData_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.024ns (22.952%)  route 3.437ns (77.048%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.419     6.110 r  CMDQ/readptr_reg[1]/Q
                         net (fo=37, routed)          2.268     8.378    CMDQ/readptr_reg[1]
    SLICE_X161Y97        LUT6 (Prop_lut6_I2_O)        0.299     8.677 r  CMDQ/tempData[23]_i_7/O
                         net (fo=1, routed)           0.000     8.677    CMDQ/tempData[23]_i_7_n_0
    SLICE_X161Y97        MUXF7 (Prop_muxf7_I0_O)      0.212     8.889 r  CMDQ/tempData_reg[23]_i_4/O
                         net (fo=1, routed)           0.000     8.889    CMDQ/tempData_reg[23]_i_4_n_0
    SLICE_X161Y97        MUXF8 (Prop_muxf8_I1_O)      0.094     8.983 r  CMDQ/tempData_reg[23]_i_2/O
                         net (fo=3, routed)           1.169    10.152    CMDP/D[7]
    SLICE_X156Y105       FDRE                                         r  CMDP/tempData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711    15.211    CMDP/clk_IBUF_BUFG
    SLICE_X156Y105       FDRE                                         r  CMDP/tempData_reg[15]/C
                         clock pessimism              0.193    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X156Y105       FDRE (Setup_fdre_C_D)       -0.273    15.096    CMDP/tempData_reg[15]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.057ns (25.528%)  route 3.084ns (74.472%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.419     6.110 r  CMDQ/readptr_reg[1]/Q
                         net (fo=37, routed)          1.841     7.951    CMDQ/readptr_reg[1]
    SLICE_X158Y95        LUT6 (Prop_lut6_I2_O)        0.299     8.250 r  CMDQ/REG_ADDR[3]_i_5/O
                         net (fo=1, routed)           0.000     8.250    CMDQ/REG_ADDR[3]_i_5_n_0
    SLICE_X158Y95        MUXF7 (Prop_muxf7_I0_O)      0.241     8.491 r  CMDQ/REG_ADDR_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.491    CMDQ/REG_ADDR_reg[3]_i_3_n_0
    SLICE_X158Y95        MUXF8 (Prop_muxf8_I0_O)      0.098     8.589 r  CMDQ/REG_ADDR_reg[3]_i_2/O
                         net (fo=4, routed)           1.243     9.832    CMDP/D[3]
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711    15.211    CMDP/clk_IBUF_BUFG
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[19]/C
                         clock pessimism              0.193    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X157Y104       FDRE (Setup_fdre_C_D)       -0.253    15.116    CMDP/tempData_reg[19]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.024ns (24.945%)  route 3.081ns (75.055%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.419     6.110 r  CMDQ/readptr_reg[1]/Q
                         net (fo=37, routed)          2.268     8.378    CMDQ/readptr_reg[1]
    SLICE_X161Y97        LUT6 (Prop_lut6_I2_O)        0.299     8.677 r  CMDQ/tempData[23]_i_7/O
                         net (fo=1, routed)           0.000     8.677    CMDQ/tempData[23]_i_7_n_0
    SLICE_X161Y97        MUXF7 (Prop_muxf7_I0_O)      0.212     8.889 r  CMDQ/tempData_reg[23]_i_4/O
                         net (fo=1, routed)           0.000     8.889    CMDQ/tempData_reg[23]_i_4_n_0
    SLICE_X161Y97        MUXF8 (Prop_muxf8_I1_O)      0.094     8.983 r  CMDQ/tempData_reg[23]_i_2/O
                         net (fo=3, routed)           0.813     9.796    CMDP/D[7]
    SLICE_X156Y102       FDRE                                         r  CMDP/tempData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712    15.212    CMDP/clk_IBUF_BUFG
    SLICE_X156Y102       FDRE                                         r  CMDP/tempData_reg[7]/C
                         clock pessimism              0.193    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X156Y102       FDRE (Setup_fdre_C_D)       -0.250    15.120    CMDP/tempData_reg[7]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.854ns (22.183%)  route 2.996ns (77.817%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.055     7.202    CMDQ/readptr_reg[0]
    SLICE_X160Y98        LUT6 (Prop_lut6_I1_O)        0.124     7.326 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.550     7.876    CMDQ/readptr[3]_i_3_n_0
    SLICE_X159Y97        LUT4 (Prop_lut4_I0_O)        0.124     8.000 r  CMDQ/readptr[3]_i_1/O
                         net (fo=11, routed)          0.897     8.897    CMDP/p_10_in
    SLICE_X158Y102       LUT4 (Prop_lut4_I3_O)        0.150     9.047 r  CMDP/tempData[23]_i_1/O
                         net (fo=8, routed)           0.494     9.541    CMDP/tempData[23]_i_1_n_0
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711    15.211    CMDP/clk_IBUF_BUFG
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[16]/C
                         clock pessimism              0.193    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X157Y104       FDRE (Setup_fdre_C_CE)      -0.429    14.940    CMDP/tempData_reg[16]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.854ns (22.183%)  route 2.996ns (77.817%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.055     7.202    CMDQ/readptr_reg[0]
    SLICE_X160Y98        LUT6 (Prop_lut6_I1_O)        0.124     7.326 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.550     7.876    CMDQ/readptr[3]_i_3_n_0
    SLICE_X159Y97        LUT4 (Prop_lut4_I0_O)        0.124     8.000 r  CMDQ/readptr[3]_i_1/O
                         net (fo=11, routed)          0.897     8.897    CMDP/p_10_in
    SLICE_X158Y102       LUT4 (Prop_lut4_I3_O)        0.150     9.047 r  CMDP/tempData[23]_i_1/O
                         net (fo=8, routed)           0.494     9.541    CMDP/tempData[23]_i_1_n_0
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711    15.211    CMDP/clk_IBUF_BUFG
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[17]/C
                         clock pessimism              0.193    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X157Y104       FDRE (Setup_fdre_C_CE)      -0.429    14.940    CMDP/tempData_reg[17]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.854ns (22.183%)  route 2.996ns (77.817%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.055     7.202    CMDQ/readptr_reg[0]
    SLICE_X160Y98        LUT6 (Prop_lut6_I1_O)        0.124     7.326 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.550     7.876    CMDQ/readptr[3]_i_3_n_0
    SLICE_X159Y97        LUT4 (Prop_lut4_I0_O)        0.124     8.000 r  CMDQ/readptr[3]_i_1/O
                         net (fo=11, routed)          0.897     8.897    CMDP/p_10_in
    SLICE_X158Y102       LUT4 (Prop_lut4_I3_O)        0.150     9.047 r  CMDP/tempData[23]_i_1/O
                         net (fo=8, routed)           0.494     9.541    CMDP/tempData[23]_i_1_n_0
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711    15.211    CMDP/clk_IBUF_BUFG
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[18]/C
                         clock pessimism              0.193    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X157Y104       FDRE (Setup_fdre_C_CE)      -0.429    14.940    CMDP/tempData_reg[18]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.854ns (22.183%)  route 2.996ns (77.817%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.055     7.202    CMDQ/readptr_reg[0]
    SLICE_X160Y98        LUT6 (Prop_lut6_I1_O)        0.124     7.326 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.550     7.876    CMDQ/readptr[3]_i_3_n_0
    SLICE_X159Y97        LUT4 (Prop_lut4_I0_O)        0.124     8.000 r  CMDQ/readptr[3]_i_1/O
                         net (fo=11, routed)          0.897     8.897    CMDP/p_10_in
    SLICE_X158Y102       LUT4 (Prop_lut4_I3_O)        0.150     9.047 r  CMDP/tempData[23]_i_1/O
                         net (fo=8, routed)           0.494     9.541    CMDP/tempData[23]_i_1_n_0
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711    15.211    CMDP/clk_IBUF_BUFG
    SLICE_X157Y104       FDRE                                         r  CMDP/tempData_reg[19]/C
                         clock pessimism              0.193    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X157Y104       FDRE (Setup_fdre_C_CE)      -0.429    14.940    CMDP/tempData_reg[19]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.854ns (22.183%)  route 2.996ns (77.817%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         2.006     5.691    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y98        FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.055     7.202    CMDQ/readptr_reg[0]
    SLICE_X160Y98        LUT6 (Prop_lut6_I1_O)        0.124     7.326 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.550     7.876    CMDQ/readptr[3]_i_3_n_0
    SLICE_X159Y97        LUT4 (Prop_lut4_I0_O)        0.124     8.000 r  CMDQ/readptr[3]_i_1/O
                         net (fo=11, routed)          0.897     8.897    CMDP/p_10_in
    SLICE_X158Y102       LUT4 (Prop_lut4_I3_O)        0.150     9.047 r  CMDP/tempData[23]_i_1/O
                         net (fo=8, routed)           0.494     9.541    CMDP/tempData[23]_i_1_n_0
    SLICE_X156Y104       FDRE                                         r  CMDP/tempData_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.711    15.211    CMDP/clk_IBUF_BUFG
    SLICE_X156Y104       FDRE                                         r  CMDP/tempData_reg[20]/C
                         clock pessimism              0.193    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X156Y104       FDRE (Setup_fdre_C_CE)      -0.429    14.940    CMDP/tempData_reg[20]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.823%)  route 0.316ns (71.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y101       FDRE (Prop_fdre_C_Q)         0.128     1.721 r  HOST_IF/hostif_queue_DATA_reg[7]/Q
                         net (fo=16, routed)          0.316     2.037    CMDQ/Q[7]
    SLICE_X160Y97        FDRE                                         r  CMDQ/array_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.992     2.185    CMDQ/clk_IBUF_BUFG
    SLICE_X160Y97        FDRE                                         r  CMDQ/array_reg[11][7]/C
                         clock pessimism             -0.253     1.932    
    SLICE_X160Y97        FDRE (Hold_fdre_C_D)         0.025     1.957    CMDQ/array_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fpga_resetp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    clk_IBUF_BUFG
    SLICE_X161Y105       FDRE                                         r  fpga_resetp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y105       FDRE (Prop_fdre_C_Q)         0.141     1.734 r  fpga_resetp1_reg/Q
                         net (fo=1, routed)           0.056     1.790    fpga_resetp1
    SLICE_X161Y105       FDRE                                         r  fpga_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    clk_IBUF_BUFG
    SLICE_X161Y105       FDRE                                         r  fpga_reset_reg/C
                         clock pessimism             -0.521     1.593    
    SLICE_X161Y105       FDRE (Hold_fdre_C_D)         0.075     1.668    fpga_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.661%)  route 0.431ns (75.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y101       FDRE (Prop_fdre_C_Q)         0.141     1.734 r  HOST_IF/hostif_queue_DATA_reg[1]/Q
                         net (fo=16, routed)          0.431     2.164    CMDQ/Q[1]
    SLICE_X160Y96        FDRE                                         r  CMDQ/array_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.991     2.184    CMDQ/clk_IBUF_BUFG
    SLICE_X160Y96        FDRE                                         r  CMDQ/array_reg[10][1]/C
                         clock pessimism             -0.253     1.931    
    SLICE_X160Y96        FDRE (Hold_fdre_C_D)         0.072     2.003    CMDQ/array_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.447%)  route 0.418ns (76.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y101       FDRE (Prop_fdre_C_Q)         0.128     1.721 r  HOST_IF/hostif_queue_DATA_reg[6]/Q
                         net (fo=16, routed)          0.418     2.139    CMDQ/Q[6]
    SLICE_X156Y97        FDRE                                         r  CMDQ/array_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.991     2.184    CMDQ/clk_IBUF_BUFG
    SLICE_X156Y97        FDRE                                         r  CMDQ/array_reg[6][6]/C
                         clock pessimism             -0.253     1.931    
    SLICE_X156Y97        FDRE (Hold_fdre_C_D)         0.018     1.949    CMDQ/array_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[8][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.128ns (22.800%)  route 0.433ns (77.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y101       FDRE (Prop_fdre_C_Q)         0.128     1.721 r  HOST_IF/hostif_queue_DATA_reg[7]/Q
                         net (fo=16, routed)          0.433     2.154    CMDQ/Q[7]
    SLICE_X161Y99        FDRE                                         r  CMDQ/array_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.992     2.185    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y99        FDRE                                         r  CMDQ/array_reg[8][7]/C
                         clock pessimism             -0.253     1.932    
    SLICE_X161Y99        FDRE (Hold_fdre_C_D)         0.013     1.945    CMDQ/array_reg[8][7]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.660%)  route 0.455ns (76.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y101       FDRE (Prop_fdre_C_Q)         0.141     1.734 r  HOST_IF/hostif_queue_DATA_reg[1]/Q
                         net (fo=16, routed)          0.455     2.189    CMDQ/Q[1]
    SLICE_X156Y97        FDRE                                         r  CMDQ/array_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.991     2.184    CMDQ/clk_IBUF_BUFG
    SLICE_X156Y97        FDRE                                         r  CMDQ/array_reg[6][1]/C
                         clock pessimism             -0.253     1.931    
    SLICE_X156Y97        FDRE (Hold_fdre_C_D)         0.047     1.978    CMDQ/array_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.128ns (22.663%)  route 0.437ns (77.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y101       FDRE (Prop_fdre_C_Q)         0.128     1.721 r  HOST_IF/hostif_queue_DATA_reg[7]/Q
                         net (fo=16, routed)          0.437     2.158    CMDQ/Q[7]
    SLICE_X162Y99        FDRE                                         r  CMDQ/array_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.992     2.185    CMDQ/clk_IBUF_BUFG
    SLICE_X162Y99        FDRE                                         r  CMDQ/array_reg[14][7]/C
                         clock pessimism             -0.253     1.932    
    SLICE_X162Y99        FDRE (Hold_fdre_C_D)         0.006     1.938    CMDQ/array_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 HOST_IF/host_hostif_host_xfc_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HOST_IF/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    HOST_IF/clk_IBUF_BUFG
    SLICE_X161Y104       FDRE                                         r  HOST_IF/host_hostif_host_xfc_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y104       FDRE (Prop_fdre_C_Q)         0.141     1.734 r  HOST_IF/host_hostif_host_xfc_prev_reg/Q
                         net (fo=2, routed)           0.156     1.890    HOST_IF/host_hostif_host_xfc_prev
    SLICE_X161Y104       LUT3 (Prop_lut3_I2_O)        0.042     1.932 r  HOST_IF/state_i_1/O
                         net (fo=1, routed)           0.000     1.932    HOST_IF/state_i_1_n_0
    SLICE_X161Y104       FDRE                                         r  HOST_IF/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X161Y104       FDRE                                         r  HOST_IF/state_reg/C
                         clock pessimism             -0.521     1.593    
    SLICE_X161Y104       FDRE (Hold_fdre_C_D)         0.107     1.700    HOST_IF/state_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.610%)  route 0.483ns (77.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y101       FDRE (Prop_fdre_C_Q)         0.141     1.734 r  HOST_IF/hostif_queue_DATA_reg[3]/Q
                         net (fo=16, routed)          0.483     2.216    CMDQ/Q[3]
    SLICE_X156Y97        FDRE                                         r  CMDQ/array_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.991     2.184    CMDQ/clk_IBUF_BUFG
    SLICE_X156Y97        FDRE                                         r  CMDQ/array_reg[6][3]/C
                         clock pessimism             -0.253     1.931    
    SLICE_X156Y97        FDRE (Hold_fdre_C_D)         0.047     1.978    CMDQ/array_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 CMDP/tempData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.700%)  route 0.182ns (56.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.647     1.592    CMDP/clk_IBUF_BUFG
    SLICE_X156Y105       FDRE                                         r  CMDP/tempData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y105       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  CMDP/tempData_reg[14]/Q
                         net (fo=4, routed)           0.182     1.914    RegisterBlock/D[14]
    SLICE_X156Y103       FDSE                                         r  RegisterBlock/reg_1_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.920     2.113    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y103       FDSE                                         r  RegisterBlock/reg_1_reg[14]_lopt_replica/C
                         clock pessimism             -0.505     1.608    
    SLICE_X156Y103       FDSE (Hold_fdse_C_D)         0.066     1.674    RegisterBlock/reg_1_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y105  fpga_reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y105  fpga_resetp1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y105  psoc_reset_rawp1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X161Y105  psoc_reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X160Y105  reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y98   CMDP/HOST_RTR_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y102  CMDP/REG_ADDR_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y102  CMDP/REG_ADDR_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y102  CMDP/REG_ADDR_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  fpga_reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  fpga_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  fpga_resetp1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  fpga_resetp1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  psoc_reset_rawp1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  psoc_reset_rawp1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  psoc_reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  psoc_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X160Y105  reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X160Y105  reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  fpga_reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  fpga_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  fpga_resetp1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  fpga_resetp1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  psoc_reset_rawp1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  psoc_reset_rawp1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  psoc_reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X161Y105  psoc_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X160Y105  reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X160Y105  reset_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_bot_right_x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.319ns  (logic 3.254ns (24.433%)  route 10.065ns (75.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.754     5.439    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y109       FDSE                                         r  RegisterBlock/reg_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y109       FDSE (Prop_fdse_C_Q)         0.478     5.917 r  RegisterBlock/reg_1_reg[3]/Q
                         net (fo=1, routed)          10.065    15.982    reg_bot_right_x_OBUF[3]
    J21                  OBUF (Prop_obuf_I_O)         2.776    18.758 r  reg_bot_right_x_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.758    reg_bot_right_x[3]
    J21                                                               r  reg_bot_right_x[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.225ns  (logic 3.074ns (23.245%)  route 10.151ns (76.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.829     5.514    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y108       FDRE                                         r  RegisterBlock/reg_0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y108       FDRE (Prop_fdre_C_Q)         0.456     5.970 r  RegisterBlock/reg_0_reg[18]/Q
                         net (fo=1, routed)          10.151    16.121    reg_top_left_y_OBUF[7]
    B20                  OBUF (Prop_obuf_I_O)         2.618    18.739 r  reg_top_left_y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.739    reg_top_left_y[7]
    B20                                                               r  reg_top_left_y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.256ns  (logic 3.122ns (23.549%)  route 10.135ns (76.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.755     5.440    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y107       FDRE                                         r  RegisterBlock/reg_0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y107       FDRE (Prop_fdre_C_Q)         0.518     5.958 r  RegisterBlock/reg_0_reg[21]/Q
                         net (fo=1, routed)          10.135    16.093    reg_top_left_y_OBUF[10]
    D19                  OBUF (Prop_obuf_I_O)         2.604    18.696 r  reg_top_left_y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.696    reg_top_left_y[10]
    D19                                                               r  reg_top_left_y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.244ns  (logic 3.149ns (23.773%)  route 10.095ns (76.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.756     5.441    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y106       FDRE                                         r  RegisterBlock/reg_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y106       FDRE (Prop_fdre_C_Q)         0.518     5.959 r  RegisterBlock/reg_3_reg[3]/Q
                         net (fo=1, routed)          10.095    16.055    test_pat_mode_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.631    18.685 r  test_pat_mode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.685    test_pat_mode[3]
    C17                                                               r  test_pat_mode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.126ns  (logic 3.080ns (23.468%)  route 10.045ns (76.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.755     5.440    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y108       FDRE                                         r  RegisterBlock/reg_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y108       FDRE (Prop_fdre_C_Q)         0.456     5.896 r  RegisterBlock/reg_0_reg[15]/Q
                         net (fo=1, routed)          10.045    15.941    reg_top_left_y_OBUF[4]
    A19                  OBUF (Prop_obuf_I_O)         2.624    18.566 r  reg_top_left_y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.566    reg_top_left_y[4]
    A19                                                               r  reg_top_left_y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.047ns  (logic 3.054ns (23.409%)  route 9.993ns (76.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.829     5.514    RegisterBlock/clk_IBUF_BUFG
    SLICE_X157Y108       FDRE                                         r  RegisterBlock/reg_0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y108       FDRE (Prop_fdre_C_Q)         0.456     5.970 r  RegisterBlock/reg_0_reg[13]/Q
                         net (fo=1, routed)           9.993    15.963    reg_top_left_y_OBUF[2]
    F20                  OBUF (Prop_obuf_I_O)         2.598    18.561 r  reg_top_left_y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.561    reg_top_left_y[2]
    F20                                                               r  reg_top_left_y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.066ns  (logic 3.137ns (24.009%)  route 9.929ns (75.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.756     5.441    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y106       FDRE                                         r  RegisterBlock/reg_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y106       FDRE (Prop_fdre_C_Q)         0.518     5.959 r  RegisterBlock/reg_3_reg[2]/Q
                         net (fo=1, routed)           9.929    15.888    test_pat_mode_OBUF[2]
    C18                  OBUF (Prop_obuf_I_O)         2.619    18.507 r  test_pat_mode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.507    test_pat_mode[2]
    C18                                                               r  test_pat_mode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_bot_right_y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.068ns  (logic 3.107ns (23.773%)  route 9.961ns (76.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.754     5.439    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y109       FDSE                                         r  RegisterBlock/reg_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y109       FDSE (Prop_fdse_C_Q)         0.518     5.957 r  RegisterBlock/reg_1_reg[15]/Q
                         net (fo=1, routed)           9.961    15.918    reg_bot_right_y_OBUF[4]
    H15                  OBUF (Prop_obuf_I_O)         2.589    18.507 r  reg_bot_right_y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.507    reg_bot_right_y[4]
    H15                                                               r  reg_bot_right_y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_x[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.981ns  (logic 3.087ns (23.783%)  route 9.893ns (76.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.830     5.515    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y106       FDRE                                         r  RegisterBlock/reg_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  RegisterBlock/reg_0_reg[7]/Q
                         net (fo=1, routed)           9.893    15.864    reg_top_left_x_OBUF[7]
    A21                  OBUF (Prop_obuf_I_O)         2.631    18.496 r  reg_top_left_x_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.496    reg_top_left_x[7]
    A21                                                               r  reg_top_left_x[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.954ns  (logic 3.135ns (24.198%)  route 9.819ns (75.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.756     5.441    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y106       FDRE                                         r  RegisterBlock/reg_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y106       FDRE (Prop_fdre_C_Q)         0.518     5.959 r  RegisterBlock/reg_3_reg[1]/Q
                         net (fo=1, routed)           9.819    15.778    test_pat_mode_OBUF[1]
    C19                  OBUF (Prop_obuf_I_O)         2.617    18.395 r  test_pat_mode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.395    test_pat_mode[1]
    C19                                                               r  test_pat_mode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HOST_IF/host_hostif_fpga_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_hostif_fpga_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.437ns (80.709%)  route 0.343ns (19.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.647     1.592    HOST_IF/clk_IBUF_BUFG
    SLICE_X162Y107       FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y107       FDRE (Prop_fdre_C_Q)         0.164     1.756 r  HOST_IF/host_hostif_fpga_xfc_reg/Q
                         net (fo=2, routed)           0.343     2.099    host_hostif_fpga_xfc_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.273     3.372 r  host_hostif_fpga_xfc_OBUF_inst/O
                         net (fo=0)                   0.000     3.372    host_hostif_fpga_xfc
    V8                                                                r  host_hostif_fpga_xfc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.379ns  (logic 1.296ns (38.352%)  route 2.083ns (61.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.620     1.565    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y109       FDRE                                         r  RegisterBlock/reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y109       FDRE (Prop_fdre_C_Q)         0.128     1.693 r  RegisterBlock/reg_2_reg[2]/Q
                         net (fo=1, routed)           2.083     3.776    fill_color_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.168     4.944 r  fill_color_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.944    fill_color[2]
    M15                                                               r  fill_color[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.474ns  (logic 1.349ns (38.824%)  route 2.125ns (61.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.622     1.567    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y101       FDSE                                         r  RegisterBlock/reg_1_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDSE (Prop_fdse_C_Q)         0.164     1.731 r  RegisterBlock/reg_1_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.125     3.856    lopt_10
    W16                  OBUF (Prop_obuf_I_O)         1.185     5.040 r  led5_OBUF_inst/O
                         net (fo=0)                   0.000     5.040    led5
    W16                                                               r  led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.515ns  (logic 1.336ns (38.010%)  route 2.179ns (61.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.648     1.593    RegisterBlock/clk_IBUF_BUFG
    SLICE_X157Y101       FDSE                                         r  RegisterBlock/reg_1_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y101       FDSE (Prop_fdse_C_Q)         0.141     1.734 r  RegisterBlock/reg_1_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.179     3.913    lopt_8
    V15                  OBUF (Prop_obuf_I_O)         1.195     5.108 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     5.108    led4
    V15                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.535ns  (logic 1.373ns (38.845%)  route 2.162ns (61.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.647     1.592    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y103       FDSE                                         r  RegisterBlock/reg_1_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDSE (Prop_fdse_C_Q)         0.141     1.733 r  RegisterBlock/reg_1_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.162     3.894    lopt_14
    Y13                  OBUF (Prop_obuf_I_O)         1.232     5.126 r  led7_OBUF_inst/O
                         net (fo=0)                   0.000     5.126    led7
    Y13                                                               r  led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.320ns (37.284%)  route 2.221ns (62.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.647     1.592    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y103       FDSE                                         r  RegisterBlock/reg_1_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDSE (Prop_fdse_C_Q)         0.141     1.733 r  RegisterBlock/reg_1_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.221     3.953    lopt_12
    W15                  OBUF (Prop_obuf_I_O)         1.179     5.132 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000     5.132    led6
    W15                                                               r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.608ns  (logic 1.345ns (37.278%)  route 2.263ns (62.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.622     1.567    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y102       FDRE                                         r  RegisterBlock/reg_0_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y102       FDRE (Prop_fdre_C_Q)         0.164     1.731 r  RegisterBlock/reg_0_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.263     3.994    lopt_6
    U16                  OBUF (Prop_obuf_I_O)         1.181     5.175 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     5.175    led3
    U16                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.679ns  (logic 1.381ns (37.543%)  route 2.298ns (62.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.622     1.567    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y102       FDRE                                         r  RegisterBlock/reg_0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y102       FDRE (Prop_fdre_C_Q)         0.164     1.731 r  RegisterBlock/reg_0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.298     4.029    lopt
    T14                  OBUF (Prop_obuf_I_O)         1.217     5.246 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     5.246    led0
    T14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.658ns  (logic 1.264ns (34.565%)  route 2.393ns (65.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.645     1.590    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y111       FDRE                                         r  RegisterBlock/reg_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y111       FDRE (Prop_fdre_C_Q)         0.141     1.731 r  RegisterBlock/reg_2_reg[16]/Q
                         net (fo=1, routed)           2.393     4.124    fill_color_OBUF[16]
    N18                  OBUF (Prop_obuf_I_O)         1.123     5.247 r  fill_color_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.247    fill_color[16]
    N18                                                               r  fill_color[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_bot_right_y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.965ns  (logic 1.260ns (31.783%)  route 2.705ns (68.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.645     1.590    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y110       FDSE                                         r  RegisterBlock/reg_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y110       FDSE (Prop_fdse_C_Q)         0.141     1.731 r  RegisterBlock/reg_1_reg[16]/Q
                         net (fo=1, routed)           2.705     4.436    reg_bot_right_y_OBUF[5]
    J15                  OBUF (Prop_obuf_I_O)         1.119     5.555 r  reg_bot_right_y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.555    reg_bot_right_y[5]
    J15                                                               r  reg_bot_right_y[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.390ns  (logic 1.515ns (16.138%)  route 7.875ns (83.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AA21                 IBUF (Prop_ibuf_I_O)         1.515     1.515 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           7.875     9.390    HOST_IF/D[3]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712     5.212    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 host_hostif_d[7]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.382ns  (logic 1.516ns (16.160%)  route 7.866ns (83.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  host_hostif_d[7] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  host_hostif_d_IBUF[7]_inst/O
                         net (fo=1, routed)           7.866     9.382    HOST_IF/D[7]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712     5.212    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.333ns  (logic 1.509ns (16.166%)  route 7.824ns (83.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           7.824     9.333    HOST_IF/D[1]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712     5.212    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.284ns  (logic 1.518ns (16.352%)  route 7.766ns (83.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           7.766     9.284    HOST_IF/D[5]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712     5.212    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.216ns  (logic 1.514ns (16.430%)  route 7.702ns (83.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         1.514     1.514 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           7.702     9.216    HOST_IF/D[6]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712     5.212    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.215ns  (logic 1.511ns (16.393%)  route 7.704ns (83.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         1.511     1.511 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           7.704     9.215    HOST_IF/D[4]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712     5.212    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.191ns  (logic 1.523ns (16.568%)  route 7.668ns (83.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         1.523     1.523 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           7.668     9.191    HOST_IF/D[0]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712     5.212    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.885ns  (logic 1.517ns (17.069%)  route 7.369ns (82.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         1.517     1.517 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           7.369     8.885    HOST_IF/D[2]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.712     5.212    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fpga_resetp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 1.093ns (23.719%)  route 3.514ns (76.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.514     4.483    reset_n_IBUF
    SLICE_X161Y105       LUT1 (Prop_lut1_I0_O)        0.124     4.607 r  fpga_resetp1_i_1/O
                         net (fo=1, routed)           0.000     4.607    fpga_resetp1_i_1_n_0
    SLICE_X161Y105       FDRE                                         r  fpga_resetp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.713     5.213    clk_IBUF_BUFG
    SLICE_X161Y105       FDRE                                         r  fpga_resetp1_reg/C

Slack:                    inf
  Source:                 psoc_reset_raw
                            (input port)
  Destination:            psoc_reset_rawp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.743ns  (logic 1.514ns (55.215%)  route 1.228ns (44.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    psoc_reset_raw
    V7                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  psoc_reset_raw_IBUF_inst/O
                         net (fo=1, routed)           1.228     2.743    psoc_reset_raw_IBUF
    SLICE_X161Y105       FDRE                                         r  psoc_reset_rawp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.713     5.213    clk_IBUF_BUFG
    SLICE_X161Y105       FDRE                                         r  psoc_reset_rawp1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.286ns (43.874%)  route 0.366ns (56.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           0.366     0.652    HOST_IF/host_hostif_host_xfc_raw_IBUF
    SLICE_X160Y105       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X160Y105       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/C

Slack:                    inf
  Source:                 psoc_reset_raw
                            (input port)
  Destination:            psoc_reset_rawp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.282ns (37.521%)  route 0.469ns (62.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    psoc_reset_raw
    V7                   IBUF (Prop_ibuf_I_O)         0.282     0.282 r  psoc_reset_raw_IBUF_inst/O
                         net (fo=1, routed)           0.469     0.751    psoc_reset_raw_IBUF
    SLICE_X161Y105       FDRE                                         r  psoc_reset_rawp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    clk_IBUF_BUFG
    SLICE_X161Y105       FDRE                                         r  psoc_reset_rawp1_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fpga_resetp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.171ns (10.444%)  route 1.465ns (89.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.465     1.591    reset_n_IBUF
    SLICE_X161Y105       LUT1 (Prop_lut1_I0_O)        0.045     1.636 r  fpga_resetp1_i_1/O
                         net (fo=1, routed)           0.000     1.636    fpga_resetp1_i_1_n_0
    SLICE_X161Y105       FDRE                                         r  fpga_resetp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    clk_IBUF_BUFG
    SLICE_X161Y105       FDRE                                         r  fpga_resetp1_reg/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.857ns  (logic 0.284ns (7.366%)  route 3.573ns (92.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           3.573     3.857    HOST_IF/D[2]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.001ns  (logic 0.282ns (7.042%)  route 3.719ns (92.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         0.282     0.282 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           3.719     4.001    HOST_IF/D[6]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.021ns  (logic 0.278ns (6.917%)  route 3.743ns (93.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           3.743     4.021    HOST_IF/D[4]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.030ns  (logic 0.290ns (7.199%)  route 3.740ns (92.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           3.740     4.030    HOST_IF/D[0]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.043ns  (logic 0.286ns (7.063%)  route 3.758ns (92.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           3.758     4.043    HOST_IF/D[5]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_d[7]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.072ns  (logic 0.284ns (6.963%)  route 3.789ns (93.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  host_hostif_d[7] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  host_hostif_d_IBUF[7]_inst/O
                         net (fo=1, routed)           3.789     4.072    HOST_IF/D[7]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.084ns  (logic 0.276ns (6.764%)  route 3.808ns (93.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           3.808     4.084    HOST_IF/D[1]
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.921     2.114    HOST_IF/clk_IBUF_BUFG
    SLICE_X156Y101       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C





