
---------- Begin Simulation Statistics ----------
final_tick                               128850836500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 311450                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688976                       # Number of bytes of host memory used
host_op_rate                                   311461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   321.08                       # Real time elapsed on the host
host_tick_rate                              401305277                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003660                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128851                       # Number of seconds simulated
sim_ticks                                128850836500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003660                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.577017                       # CPI: cycles per instruction
system.cpu.discardedOps                         21227                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       142638880                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388046                       # IPC: instructions per cycle
system.cpu.numCycles                        257701673                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995423     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892258     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115867     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003660                       # Class of committed instruction
system.cpu.tickCycles                       115062793                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       711159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1455326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       742983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          239                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1487228                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            240                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                412                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       711000                       # Transaction distribution
system.membus.trans_dist::CleanEvict              159                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743755                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           412                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2199493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2199493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    186261376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               186261376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744167                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7364210000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6922580750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1453746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           743756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          743755                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           392                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           98                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          937                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2230536                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2231473                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190284672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190354432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          711399                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91008000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1455645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013818                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1455370     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    274      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1455645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2229412000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1859633997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            980000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   19                       # number of demand (read+write) hits
system.l2.demand_hits::total                       75                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  56                       # number of overall hits
system.l2.overall_hits::.cpu.data                  19                       # number of overall hits
system.l2.overall_hits::total                      75                       # number of overall hits
system.l2.demand_misses::.cpu.inst                336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             743835                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744171                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               336                       # number of overall misses
system.l2.overall_misses::.cpu.data            743835                       # number of overall misses
system.l2.overall_misses::total                744171                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  69680538500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69707999500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27461000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  69680538500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69707999500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           743854                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744246                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          743854                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744246                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.857143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999899                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.857143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999899                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81729.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93677.413002                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93672.018259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81729.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93677.413002                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93672.018259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              711000                       # number of writebacks
system.l2.writebacks::total                    711000                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744168                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  62242014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62266115000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  62242014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62266115000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.857143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999895                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.857143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999895                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71729.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83677.515891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83672.121080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71729.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83677.515891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83672.121080                       # average overall mshr miss latency
system.l2.replacements                         711399                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       742746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           742746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       742746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       742746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          138                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              138                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          138                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          138                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          743756                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743756                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  69673703000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   69673703000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        743756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            743756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93678.172680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93678.172680                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  62236153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62236153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83678.186126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83678.186126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27461000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27461000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.857143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.857143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81729.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81729.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.857143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71729.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71729.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           79                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              79                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6835500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6835500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           98                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            98                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.806122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86525.316456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86525.316456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           76                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           76                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5861000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5861000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.775510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.775510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77118.421053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77118.421053                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32107.409266                       # Cycle average of tags in use
system.l2.tags.total_refs                     1487190                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        13.306497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32094.102769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27014                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24539271                       # Number of tag accesses
system.l2.tags.data_accesses                 24539271                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   1422000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000035270500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        78956                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        78956                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2914019                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1343831                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     711000                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488334                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422000                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488334                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422000                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  76617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  78946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  78959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  78958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  78960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  78956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  78956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        78956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.850043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.013230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    234.485415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        78955    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78956                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.009714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.101508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            78168     99.00%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              777      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78956                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95253376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91008000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    739.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    706.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  128850740000                       # Total gap between requests
system.mem_ctrls.avgGap                      88547.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95210368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     91006400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 333781.302226935863                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 738919285.168940186501                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 706292659.574623703957                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487662                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1422000                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18940000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  59500895750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2902900181000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28184.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39996.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2041420.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95210368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95253376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     91008000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     91008000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       743831                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744167                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       711000                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        711000                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       333781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    738919285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        739253066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       333781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       333781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    706305077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       706305077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    706305077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       333781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    738919285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1445558144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488334                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1421975                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        88836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        88886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        88856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        88850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        88840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        88898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        88937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        88832                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             31613573250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7441670000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        59519835750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21240.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39990.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1323247                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1264054                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       323006                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   576.642960                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   384.764232                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   418.750821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4783      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       128474     39.77%     41.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10873      3.37%     44.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10051      3.11%     47.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8851      2.74%     50.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8467      2.62%     53.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9625      2.98%     56.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7291      2.26%     58.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       134591     41.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       323006                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95253376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           91006400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              739.253066                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              706.292660                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      1152981480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       612816600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313231000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3710840580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10171062720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30220305600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24030043200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   75211281180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   583.708133                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  61157781250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4302480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63390575250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      1153295640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       612991170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5313473760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3711868920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10171062720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30223005690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24027769440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   75213467340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   583.725099                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  61151692250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4302480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63396664250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      4246757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246757                       # number of overall hits
system.cpu.icache.overall_hits::total         4246757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          392                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            392                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          392                       # number of overall misses
system.cpu.icache.overall_misses::total           392                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29090000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29090000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29090000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29090000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4247149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4247149                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4247149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4247149                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74209.183673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74209.183673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74209.183673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74209.183673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          153                       # number of writebacks
system.cpu.icache.writebacks::total               153                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          392                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          392                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28698000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28698000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73209.183673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73209.183673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73209.183673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73209.183673                       # average overall mshr miss latency
system.cpu.icache.replacements                    153                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          392                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           392                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29090000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29090000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4247149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4247149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74209.183673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74209.183673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28698000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28698000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73209.183673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73209.183673                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           238.967642                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4247149                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10834.563776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   238.967642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.933467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.933467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16988988                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16988988                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003660                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47307564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47307564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47307603                       # number of overall hits
system.cpu.dcache.overall_hits::total        47307603                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487606                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 139868866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 139868866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 139868866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 139868866000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94023.674502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94023.674502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94022.789637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94022.789637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       742746                       # number of writebacks
system.cpu.dcache.writebacks::total            742746                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743746                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743746                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       743846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       743846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       743854                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       743854                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  70795876500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70795876500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  70796538500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70796538500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95175.448278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95175.448278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95175.314645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95175.314645                       # average overall mshr miss latency
system.cpu.dcache.replacements                 742829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7122500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7122500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702645                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702645                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74192.708333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74192.708333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6541000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6541000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72677.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72677.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11605015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11605015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 139861743500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 139861743500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092511                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092511                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94024.954353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94024.954353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743740                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743740                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  70789335500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  70789335500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95178.170663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95178.170663                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.264151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.264151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       662000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       662000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150943                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150943                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        82750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        82750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.149559                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48051484                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            743853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.598091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.149559                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          517                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         391105749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        391105749                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  606673                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604546                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602600                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601440                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.807501                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     567                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              199                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49674808                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097051                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161171                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128850836500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
