; ModuleID = 'x86_64.8d7ac79a-cgu.0'
source_filename = "x86_64.8d7ac79a-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::builders::DebugList<'_, '_>" = type { %"core::fmt::builders::DebugInner<'_, '_>" }
%"core::fmt::builders::DebugInner<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::UnsafeArg" = type { {} }
%"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<addr::VirtAddr>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<addr::VirtAddr>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<u64>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<u64>" = type { [1 x i64] }
%"core::ops::range::RangeFull" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type {}
%"core::num::error::TryFromIntError" = type { {} }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]" = type {}
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]" = type {}
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::v1::FormatSpec" = type { { i64, i64 }, { i64, i64 }, i32, i32, i8, [7 x i8] }
%"core::fmt::rt::v1::Argument" = type { %"core::fmt::rt::v1::FormatSpec", i64 }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type {}
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"instructions::tlb::InvPicdCommand::Address" = type { [1 x i16], i16, [2 x i16], i64 }
%"instructions::tlb::InvPicdCommand::Single" = type { [1 x i16], i16 }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}
%"structures::gdt::Descriptor::UserSegment" = type { [1 x i64], i64 }
%"structures::gdt::Descriptor::SystemSegment" = type { [1 x i64], i64, i64 }
%"structures::idt::InterruptDescriptorTable" = type { %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [8 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"], %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [224 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"] }
%"structures::tss::TaskStateSegment" = type <{ i32, [3 x i64], i64, [7 x i64], i64, i16, i16 }>

@alloc9581 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc9613 = private unnamed_addr constant <{ [86 x i8] }> <{ [86 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/bit_field-0.10.1/src/lib.rs" }>, align 1
@alloc9567 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9613, [16 x i8] c"V\00\00\00\00\00\00\00\11\01\00\00\01\00\00\00" }>, align 8
@alloc9582 = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc9583 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal constant [36 x i8] c"attempt to shift right with overflow"
@alloc9570 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc9584 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@vtable.3 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17haf587f76b2a67e2eE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf46b00d1ba477ad3E" }>, align 8, !dbg !0
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hd511dd6dad69d538E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h358591a078c9761dE" }>, align 8, !dbg !22
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hcc6661232f70fc20E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h073aca3498d7555bE" }>, align 8, !dbg !35
@vtable.6 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h12dff3c4db2d04caE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd1cc16832c22d545E" }>, align 8, !dbg !79
@alloc9599 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc9598 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9599, [16 x i8] c"k\00\00\00\00\00\00\00\92\01\00\008\00\00\00" }>, align 8
@str.7 = internal constant [28 x i8] c"attempt to add with overflow"
@alloc8063 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc8062 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc8063, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc6469 = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc9600 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9599, [16 x i8] c"k\00\00\00\00\00\00\00\93\01\00\00\0D\00\00\00" }>, align 8
@alloc9604 = private unnamed_addr constant <{ [93 x i8] }> <{ [93 x i8] c"unsafe precondition(s) violated: NonNull::new_unchecked requires that the pointer is non-null" }>, align 1
@alloc9605 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs" }>, align 1
@alloc9606 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9605, [16 x i8] c"m\00\00\00\00\00\00\007\01\00\00\1B\00\00\00" }>, align 8
@alloc9607 = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h68289a5e07cf2e7bE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h9fb741f96dced740E" }>, align 8, !dbg !88
@alloc9612 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9613, [16 x i8] c"V\00\00\00\00\00\00\00c\01\00\00$\00\00\00" }>, align 8
@alloc9614 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9613, [16 x i8] c"V\00\00\00\00\00\00\00i\01\00\00$\00\00\00" }>, align 8
@alloc9615 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc8516 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc6469, [8 x i8] zeroinitializer }>, align 8
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17hd138010e43b4cb56E", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h9344e032a7a5f0a2E" }>, align 8, !dbg !99
@alloc9619 = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc9635 = private unnamed_addr constant <{ [85 x i8] }> <{ [85 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc9621 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc9622 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc9624 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc9626 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc9627 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc9628 = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc9630 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc9631 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc9632 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc9634 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc9636 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc9637 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc10015 = private unnamed_addr constant <{ [96 x i8] }> <{ [96 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc9639 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.a = internal constant [33 x i8] c"attempt to multiply with overflow"
@alloc9641 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc9643 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc9645 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc9647 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc9649 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc9653 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc9652 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc9655 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc9656 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc9722 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h77ab4837b62149bcE", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h5509297556b5afb3E" }>, align 8, !dbg !243
@alloc9661 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h0b48c4f7a623ba01E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h936efb11bdb33eabE" }>, align 8, !dbg !251
@alloc10235 = private unnamed_addr constant <{ [95 x i8] }> <{ [95 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc9666 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10235, [16 x i8] c"_\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc9668 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10235, [16 x i8] c"_\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc10292 = private unnamed_addr constant <{ [95 x i8] }> <{ [95 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc9670 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10292, [16 x i8] c"_\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc9690 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Entry" }>, align 1
@alloc9691 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"handler_addr" }>, align 1
@alloc9692 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"gdt_selector" }>, align 1
@alloc9693 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"options" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17hf9cc5a7b99150bcdE", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h0fbb7c344d6c54e1E" }>, align 8, !dbg !265
@alloc9694 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc9695 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc9696 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h7a5e020e4d368417E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h33cce5a2bd107490E" }>, align 8, !dbg !273
@alloc9700 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h00eac9767add8c68E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hd4055ce6c512a2beE" }>, align 8, !dbg !281
@alloc9704 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.g = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hd195107931a95b57E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h11d350629043d2baE" }>, align 8, !dbg !289
@alloc9708 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc9709 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc9710 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc9712 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10292, [16 x i8] c"_\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc9713 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc9714 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.h = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h4b666bbfd7af1a18E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17he15941d4b4eb3ee9E" }>, align 8, !dbg !302
@alloc9718 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.i = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h1b235a8b42eacba2E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17heba41f5f730eb036E" }>, align 8, !dbg !311
@alloc9388 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysFrame[" }>, align 1
@alloc9389 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"](" }>, align 1
@alloc9390 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc9387 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc9388, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9389, [8 x i8] c"\02\00\00\00\00\00\00\00", ptr @alloc9390, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc9411 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"2MiB" }>, align 1
@alloc9412 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9411, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc9402 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"4KiB" }>, align 1
@alloc9403 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9402, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc9393 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"1GiB" }>, align 1
@alloc9394 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9393, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc9837 = private unnamed_addr constant <{ [126 x i8] }> <{ [126 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc9724 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\008\01\00\00\19\00\00\00" }>, align 8
@alloc9726 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc9728 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00@\01\00\00\1D\00\00\00" }>, align 8
@alloc9730 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc9732 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00Y\01\00\00\0C\00\00\00" }>, align 8
@alloc9734 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00_\01\00\00\0C\00\00\00" }>, align 8
@alloc9736 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00b\01\00\00\09\00\00\00" }>, align 8
@alloc9738 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00m\01\00\00\1D\00\00\00" }>, align 8
@alloc9740 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\8B\01\00\00\0C\00\00\00" }>, align 8
@alloc9742 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\90\01\00\00\19\00\00\00" }>, align 8
@alloc9744 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\B0\01\00\00\19\00\00\00" }>, align 8
@alloc9746 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc9748 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\B7\01\00\00\19\00\00\00" }>, align 8
@alloc9750 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc9752 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\BE\01\00\00\1D\00\00\00" }>, align 8
@alloc9754 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc9756 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\D7\01\00\00\0C\00\00\00" }>, align 8
@alloc9758 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\DD\01\00\00\0C\00\00\00" }>, align 8
@alloc9760 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\E3\01\00\00\0C\00\00\00" }>, align 8
@alloc9762 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\E7\01\00\00\09\00\00\00" }>, align 8
@alloc9764 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\F2\01\00\00\1D\00\00\00" }>, align 8
@alloc9766 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\04\02\00\00\0C\00\00\00" }>, align 8
@alloc9768 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\09\02\00\00\1D\00\00\00" }>, align 8
@alloc9770 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\1F\02\00\00\0C\00\00\00" }>, align 8
@alloc9772 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00$\02\00\00\19\00\00\00" }>, align 8
@alloc9774 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00+\02\00\00\19\00\00\00" }>, align 8
@alloc9776 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00K\02\00\00\19\00\00\00" }>, align 8
@alloc9778 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc9780 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00R\02\00\00\19\00\00\00" }>, align 8
@alloc9782 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc9784 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00Y\02\00\00\19\00\00\00" }>, align 8
@alloc9786 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc9788 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00`\02\00\00\1D\00\00\00" }>, align 8
@alloc9790 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc9792 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00r\02\00\00\0C\00\00\00" }>, align 8
@alloc9794 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00x\02\00\00\0C\00\00\00" }>, align 8
@alloc9796 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00~\02\00\00\0C\00\00\00" }>, align 8
@alloc9798 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\84\02\00\00\0C\00\00\00" }>, align 8
@alloc9800 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\88\02\00\00\09\00\00\00" }>, align 8
@alloc9802 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\93\02\00\00\1D\00\00\00" }>, align 8
@alloc9804 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\A5\02\00\00\0C\00\00\00" }>, align 8
@alloc9806 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\AA\02\00\00\1D\00\00\00" }>, align 8
@alloc9808 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\BC\02\00\00\0C\00\00\00" }>, align 8
@alloc9810 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\C2\02\00\00\0C\00\00\00" }>, align 8
@alloc9812 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\C7\02\00\00\1D\00\00\00" }>, align 8
@alloc9814 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\D5\02\00\00\0C\00\00\00" }>, align 8
@alloc9816 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\DA\02\00\00\19\00\00\00" }>, align 8
@alloc9818 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\E1\02\00\00\19\00\00\00" }>, align 8
@alloc9820 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\E8\02\00\00\19\00\00\00" }>, align 8
@alloc9822 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\F9\02\00\00\19\00\00\00" }>, align 8
@alloc9823 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc9825 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc9827 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\02\03\00\00\19\00\00\00" }>, align 8
@alloc9829 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\07\03\00\00\1A\00\00\00" }>, align 8
@alloc9831 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\13\03\00\00\19\00\00\00" }>, align 8
@alloc9833 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\18\03\00\00\1A\00\00\00" }>, align 8
@alloc9835 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00$\03\00\00\19\00\00\00" }>, align 8
@alloc9836 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc9838 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc9331 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc9330 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9331, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc9336 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc9335 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9336, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h3d108c46d296931aE = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !324
@alloc9474 = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc9473 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9474, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc9839 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc9840 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.j = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h727649ef97d55f4eE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd519fc75c6a54578E" }>, align 8, !dbg !347
@alloc10387 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.k = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hc17e955fecc496e1E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1859bdbcc8b5ab0bE" }>, align 8, !dbg !358
@alloc10416 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc9849 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\06\01\00\00\09\00\00\00" }>, align 8
@alloc9851 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc9853 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc9855 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc9857 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc9859 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc9861 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc9863 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc6470 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc6468 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc6469, [8 x i8] zeroinitializer, ptr @alloc6470, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc9864 = private unnamed_addr constant <{ [84 x i8] }> <{ [84 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc9865 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9864, [16 x i8] c"T\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc9866 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ReadOnlyAccess" }>, align 1
@vtable.l = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17hd4becc81ed19fa9dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb8c1165cf7a34bdE" }>, align 8, !dbg !369
@alloc9870 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"WriteOnlyAccess" }>, align 1
@alloc9871 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ReadWriteAccess" }>, align 1
@alloc9872 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"RdRand" }>, align 1
@alloc9873 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"AllExceptGlobal" }>, align 1
@alloc9874 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"All" }>, align 1
@alloc9875 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Single" }>, align 1
@vtable.m = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h91784d366017a362E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c0c7ad72cb4557eE" }>, align 8, !dbg !378
@alloc9879 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Address" }>, align 1
@alloc9880 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"InvpcidDescriptor" }>, align 1
@alloc9881 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"address" }>, align 1
@alloc9882 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"pcid" }>, align 1
@alloc9883 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Pcid" }>, align 1
@vtable.n = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h6578ea863fc25e4dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h04d0e2ae8fe386f8E" }>, align 8, !dbg !392
@alloc9887 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr0" }>, align 1
@alloc10465 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc9928 = private unnamed_addr constant <{ [98 x i8] }> <{ [98 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc9890 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9928, [16 x i8] c"b\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc9891 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc9893 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc9895 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc9897 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc9899 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc9901 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc9903 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc9905 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc9907 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc9909 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc9911 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc10466 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc10467 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc9915 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr2" }>, align 1
@alloc9916 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr3" }>, align 1
@alloc9919 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9928, [16 x i8] c"b\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc9920 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc9922 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc9926 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr4" }>, align 1
@alloc9929 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9928, [16 x i8] c"b\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc9930 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc9932 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc9934 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc9936 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc9938 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc9940 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc9942 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc9944 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc9946 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc9948 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc9950 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc9952 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc9954 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc9956 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc9958 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc9960 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc9962 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc9964 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc9966 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc9968 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc9970 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc9972 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc10304 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc9976 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc9978 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc9989 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr0" }>, align 1
@alloc9988 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr1" }>, align 1
@alloc9987 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr2" }>, align 1
@alloc9986 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr3" }>, align 1
@alloc9990 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr6" }>, align 1
@alloc9993 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc9994 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc9996 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc9998 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc10000 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc10002 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc10004 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc10006 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc10008 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc10010 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc10016 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc10017 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc10019 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc10021 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc10023 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc10025 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc10027 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc10029 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc10031 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc10033 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc10035 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc10037 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc10039 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc10043 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"DataReadsWrites" }>, align 1
@alloc10044 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"IoReadsWrites" }>, align 1
@alloc10045 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DataWrites" }>, align 1
@alloc10046 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"InstructionExecution" }>, align 1
@alloc10047 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length4B" }>, align 1
@alloc10048 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length8B" }>, align 1
@alloc10049 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length2B" }>, align 1
@alloc10050 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length1B" }>, align 1
@alloc10051 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Dr7Value" }>, align 1
@alloc10052 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"bits" }>, align 1
@alloc10053 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr7" }>, align 1
@alloc10054 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Msr" }>, align 1
@vtable.o = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17hb28aed2b4732e0a0E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e0c71ce568df75fE" }>, align 8, !dbg !401
@alloc10058 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Efer" }>, align 1
@alloc10059 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"FsBase" }>, align 1
@alloc10060 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GsBase" }>, align 1
@alloc10061 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"KernelGsBase" }>, align 1
@alloc10062 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Star" }>, align 1
@alloc10063 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"LStar" }>, align 1
@alloc10064 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SFMask" }>, align 1
@alloc10065 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"UCet" }>, align 1
@alloc10066 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"SCet" }>, align 1
@alloc10089 = private unnamed_addr constant <{ [105 x i8] }> <{ [105 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc10069 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10089, [16 x i8] c"i\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc10070 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc10072 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc10074 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc10076 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc10078 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc10080 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc10082 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc10084 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc10090 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10089, [16 x i8] c"i\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc10091 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc10093 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc10095 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc10097 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc10099 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc10101 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc10103 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc10105 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc10110 = private unnamed_addr constant <{ [96 x i8] }> <{ [96 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc10111 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10110, [16 x i8] c"`\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc10112 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc10114 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc10116 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc10118 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc10120 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc10122 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc10124 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc10126 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc10128 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc10130 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc10132 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc10134 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc10136 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc10138 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc10140 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc10142 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc10144 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc10149 = private unnamed_addr constant <{ [97 x i8] }> <{ [97 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc10150 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10149, [16 x i8] c"a\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc10151 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc10153 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc10155 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc10157 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc10159 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc10161 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc10163 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc10165 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc10167 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc10169 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc10171 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc10173 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc10175 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc10177 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc10179 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc10181 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc10183 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc10185 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc10189 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"CS" }>, align 1
@alloc10190 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"SS" }>, align 1
@alloc10191 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"DS" }>, align 1
@alloc10192 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ES" }>, align 1
@alloc10193 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"FS" }>, align 1
@alloc10194 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"GS" }>, align 1
@alloc10195 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"XCr0" }>, align 1
@alloc10197 = private unnamed_addr constant <{ [99 x i8] }> <{ [99 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc10198 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10197, [16 x i8] c"c\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc10199 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc10201 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc10203 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc10205 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc10207 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc10209 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc10211 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc10213 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc10215 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc10217 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc10219 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc10223 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GlobalDescriptorTable" }>, align 1
@alloc10224 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"table" }>, align 1
@vtable.p = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h64b4a7bc72de7494E", [16 x i8] c"@\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbef5bfeb3d4e323cE" }>, align 8, !dbg !410
@alloc10228 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"len" }>, align 1
@vtable.q = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h389811ad06ccf024E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4714c79ee9b8cccE" }>, align 8, !dbg !421
@alloc10232 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"SystemSegment" }>, align 1
@alloc10233 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"UserSegment" }>, align 1
@alloc10236 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10235, [16 x i8] c"_\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc10428 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc10420 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc10241 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc10243 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc10245 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc10247 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc10418 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc10251 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc10253 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc10255 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc10257 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc10259 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc10261 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc10263 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc10265 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc8441 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"divide_error" }>, align 1
@alloc8415 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"debug" }>, align 1
@alloc8416 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"non_maskable_interrupt" }>, align 1
@alloc8417 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"breakpoint" }>, align 1
@alloc8418 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"overflow" }>, align 1
@alloc8419 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"bound_range_exceeded" }>, align 1
@alloc8420 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"invalid_opcode" }>, align 1
@alloc8421 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"device_not_available" }>, align 1
@alloc8422 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"double_fault" }>, align 1
@alloc8423 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"coprocessor_segment_overrun" }>, align 1
@alloc8424 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"invalid_tss" }>, align 1
@alloc8425 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"segment_not_present" }>, align 1
@alloc8426 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"stack_segment_fault" }>, align 1
@alloc8427 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"general_protection_fault" }>, align 1
@alloc8428 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"page_fault" }>, align 1
@alloc9541 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_1" }>, align 1
@alloc8430 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"x87_floating_point" }>, align 1
@alloc8431 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"alignment_check" }>, align 1
@alloc8432 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"machine_check" }>, align 1
@alloc8433 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"simd_floating_point" }>, align 1
@alloc8434 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"virtualization" }>, align 1
@alloc9535 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_2" }>, align 1
@alloc8436 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"vmm_communication_exception" }>, align 1
@alloc8437 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"security_exception" }>, align 1
@alloc9537 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_3" }>, align 1
@alloc8439 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"interrupts" }>, align 1
@alloc8440 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc8441, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc8415, [8 x i8] c"\05\00\00\00\00\00\00\00", ptr @alloc8416, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc8417, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc8418, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc8419, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc8420, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc8421, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc8422, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc8423, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc8424, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc8425, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc8426, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc8427, [8 x i8] c"\18\00\00\00\00\00\00\00", ptr @alloc8428, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9541, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc8430, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc8431, [8 x i8] c"\0F\00\00\00\00\00\00\00", ptr @alloc8432, [8 x i8] c"\0D\00\00\00\00\00\00\00", ptr @alloc8433, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc8434, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc9535, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc8436, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc8437, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc9537, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc8439, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.r = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hed610cb66285e4bcE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd82a3f37b5d93adbE" }>, align 8, !dbg !430
@vtable.s = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbc9b849ea2b6cb71E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e5e71b68be13df2E" }>, align 8, !dbg !438
@vtable.t = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17ha715bc3336830d1eE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hed92dc098c1c2945E" }>, align 8, !dbg !464
@vtable.u = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h4786684a7cca0926E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9a2cbf4bc67ef2b6E" }>, align 8, !dbg !489
@vtable.v = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbc11ad30ec8edf6aE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hbea0add83930174eE" }>, align 8, !dbg !517
@vtable.w = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h89192070aa538a66E", [16 x i8] c"\80\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hfe55ab0d89616d7dE" }>, align 8, !dbg !542
@vtable.x = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h90a70b6b87c4bf1fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hafadefd79eb318c8E" }>, align 8, !dbg !551
@alloc10290 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"InterruptDescriptorTable" }>, align 1
@alloc10293 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10292, [16 x i8] c"_\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc10294 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc10296 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc10298 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc10300 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc10302 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc10306 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc10308 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc10310 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc10314 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc10315 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc10316 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc10317 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Security" }>, align 1
@alloc10318 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VmmCommunication" }>, align 1
@alloc10319 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"HypervisorInjection" }>, align 1
@alloc10320 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"ControlProtection" }>, align 1
@alloc10321 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Virtualization" }>, align 1
@alloc10322 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SimdFloatingPoint" }>, align 1
@alloc10323 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"MachineCheck" }>, align 1
@alloc10324 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"AlignmentCheck" }>, align 1
@alloc10325 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"X87FloatingPoint" }>, align 1
@alloc10326 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Page" }>, align 1
@alloc10327 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"GeneralProtection" }>, align 1
@alloc10328 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Stack" }>, align 1
@alloc10329 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SegmentNotPresent" }>, align 1
@alloc10330 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"InvalidTss" }>, align 1
@alloc10331 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Double" }>, align 1
@alloc10332 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"DeviceNotAvailable" }>, align 1
@alloc10333 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"InvalidOpcode" }>, align 1
@alloc10334 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BoundRange" }>, align 1
@alloc10335 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Overflow" }>, align 1
@alloc10336 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Breakpoint" }>, align 1
@alloc10337 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"NonMaskableInterrupt" }>, align 1
@alloc10338 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Debug" }>, align 1
@alloc10339 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Division" }>, align 1
@alloc10340 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MappedPageTable" }>, align 1
@alloc10341 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"page_table_walker" }>, align 1
@vtable.y = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17hb51cf3aa798c3fdbE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha5c41f52a1fa17beE" }>, align 8, !dbg !563
@alloc10345 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"level_4_table" }>, align 1
@vtable.z = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hd0b0c61d72c62f13E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4b1cfb7eab87eb93E" }>, align 8, !dbg !581
@alloc10349 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"PageTableWalker" }>, align 1
@alloc10350 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"page_table_frame_mapping" }>, align 1
@vtable.A = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17hc195837865f0d948E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ff99e68092396d7E" }>, align 8, !dbg !597
@alloc10357 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"MappedToHugePage" }>, align 1
@alloc10380 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotMapped" }>, align 1
@alloc10356 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"FrameAllocationFailed" }>, align 1
@alloc10358 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"OffsetPageTable" }>, align 1
@alloc10359 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"inner" }>, align 1
@vtable.B = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h682a9b834fc27aa2E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7419dacaf984863fE" }>, align 8, !dbg !606
@alloc10363 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysOffset" }>, align 1
@alloc10386 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"offset" }>, align 1
@alloc10365 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"RecursivePageTable" }>, align 1
@alloc10366 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"p4" }>, align 1
@vtable.C = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h1c1af8f84ade5d16E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha50c10176a3fdf76E" }>, align 8, !dbg !619
@alloc10370 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"recursive_index" }>, align 1
@vtable.D = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h45e6a7e655495aa3E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h28265bf809126738E" }>, align 8, !dbg !627
@alloc10374 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotActive" }>, align 1
@alloc10375 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"NotRecursive" }>, align 1
@alloc10409 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InvalidFrameAddress" }>, align 1
@vtable.E = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h627ae7bc99acbf62E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c6746a3c388d074E" }>, align 8, !dbg !639
@alloc10381 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Mapped" }>, align 1
@alloc10382 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"frame" }>, align 1
@vtable.F = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hb853268652bfc669E", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f72873dfb47ebe5E" }>, align 8, !dbg !648
@vtable.G = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h91c66c770136ec71E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8bc6e7f70119b3a5E" }>, align 8, !dbg !711
@alloc10391 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size1GiB" }>, align 1
@vtable.H = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h2888b8e0d115b72dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h77c9e67a1cc76291E" }>, align 8, !dbg !720
@alloc10395 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size2MiB" }>, align 1
@vtable.I = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h089b1ad22b8681e7E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39624287c362de8bE" }>, align 8, !dbg !729
@alloc10399 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size4KiB" }>, align 1
@vtable.J = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h66f865f512edc098E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb9ac07737e1b58bbE" }>, align 8, !dbg !738
@alloc10403 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"MapperFlushAll" }>, align 1
@alloc10411 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"PageNotMapped" }>, align 1
@alloc10410 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"ParentEntryHugePage" }>, align 1
@alloc10412 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"AddressNotAligned" }>, align 1
@alloc10413 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HugeFrame" }>, align 1
@alloc10414 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"FrameNotPresent" }>, align 1
@alloc10417 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc10422 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc10424 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc10426 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc10430 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc10432 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc10434 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc10436 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc10438 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc10440 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc10442 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc10444 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc10446 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc10448 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc10450 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc10452 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc10454 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc10456 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc10458 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc10460 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc10462 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc10464 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc10468 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableIndex" }>, align 1
@alloc10469 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PageOffset" }>, align 1
@alloc10470 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Four" }>, align 1
@alloc10471 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Three" }>, align 1
@alloc10472 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Two" }>, align 1
@alloc10473 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"One" }>, align 1
@alloc9534 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"privilege_stack_table" }>, align 1
@alloc9536 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"interrupt_stack_table" }>, align 1
@alloc9538 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_4" }>, align 1
@alloc9539 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"iomap_base" }>, align 1
@alloc9540 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc9541, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9534, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc9535, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9536, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc9537, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9538, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9539, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.K = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h01afa20c15f57c88E", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4d6aaeed4101e7e1E" }>, align 8, !dbg !747
@vtable.L = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17ha522301ad400dde4E", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hacb7505416dc903fE" }>, align 8, !dbg !755
@vtable.M = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17hc79bbe64a98a3991E", [16 x i8] c"8\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17heb6564f73a3b7cfeE" }>, align 8, !dbg !764
@alloc10483 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"TaskStateSegment" }>, align 1
@alloc10484 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"DescriptorTablePointer" }>, align 1
@alloc10485 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"limit" }>, align 1
@alloc10486 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"base" }>, align 1
@alloc10487 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1
@alloc10488 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc10489 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc10490 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h421cb2bfec1f61cdE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !854 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !926, metadata !DIExpression()), !dbg !931
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !932
  %e.0 = load i64, ptr %6, align 8, !dbg !932, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !932
  %e.1 = load i64, ptr %7, align 8, !dbg !932
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !932
  store i64 %e.0, ptr %8, align 8, !dbg !932
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !932
  store i64 %e.1, ptr %9, align 8, !dbg !932
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !927, metadata !DIExpression()), !dbg !934
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !944
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !946
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !946
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !947
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !947
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !948
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !948
  store i64 %_3.0, ptr %14, align 8, !dbg !948
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !948
  store i64 %_3.1, ptr %15, align 8, !dbg !948
  store i64 1, ptr %0, align 8, !dbg !948
  ret void, !dbg !949
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h638952ce61aa0e73E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !950 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !980, metadata !DIExpression()), !dbg !984
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !985
  %e.0 = load i64, ptr %6, align 8, !dbg !985, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !985
  %e.1 = load i64, ptr %7, align 8, !dbg !985
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !985
  store i64 %e.0, ptr %8, align 8, !dbg !985
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !985
  store i64 %e.1, ptr %9, align 8, !dbg !985
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !981, metadata !DIExpression()), !dbg !986
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !987
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !989
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !989
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !990
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !990
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !991
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !991
  store i64 %_3.0, ptr %14, align 8, !dbg !991
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !991
  store i64 %_3.1, ptr %15, align 8, !dbg !991
  store i64 1, ptr %0, align 8, !dbg !991
  ret void, !dbg !992
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hba5fe30966dcc798E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !993 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !1023, metadata !DIExpression()), !dbg !1027
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !1028
  %e.0 = load i64, ptr %6, align 8, !dbg !1028, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !1028
  %e.1 = load i64, ptr %7, align 8, !dbg !1028
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1028
  store i64 %e.0, ptr %8, align 8, !dbg !1028
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1028
  store i64 %e.1, ptr %9, align 8, !dbg !1028
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1024, metadata !DIExpression()), !dbg !1029
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !1030
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !1032
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !1032
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !1033
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !1033
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !1034
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !1034
  store i64 %_3.0, ptr %14, align 8, !dbg !1034
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !1034
  store i64 %_3.1, ptr %15, align 8, !dbg !1034
  store i64 1, ptr %0, align 8, !dbg !1034
  ret void, !dbg !1035
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17he15941d4b4eb3ee9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1036 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1043, metadata !DIExpression()), !dbg !1045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1044, metadata !DIExpression()), !dbg !1046
; call <bool as core::fmt::Display>::fmt
  %0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hdb8cec9c29d549e0E"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !1047
  ret i1 %0, !dbg !1048
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h073aca3498d7555bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1049 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1055, metadata !DIExpression()), !dbg !1059
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1056, metadata !DIExpression()), !dbg !1060
  %_6 = load ptr, ptr %self, align 8, !dbg !1061, !nonnull !21, !align !1062, !noundef !21
; call <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd82a3f37b5d93adbE"(ptr align 4 %_6, ptr align 8 %f) #8, !dbg !1063
  ret i1 %0, !dbg !1064
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c6746a3c388d074E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1065 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1070, metadata !DIExpression()), !dbg !1074
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1071, metadata !DIExpression()), !dbg !1075
  %_6 = load ptr, ptr %self, align 8, !dbg !1076, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd519fc75c6a54578E"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1078
  ret i1 %0, !dbg !1079
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h28265bf809126738E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1080 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1085, metadata !DIExpression()), !dbg !1089
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1086, metadata !DIExpression()), !dbg !1090
  %_6 = load ptr, ptr %self, align 8, !dbg !1091, !nonnull !21, !align !1092, !noundef !21
; call <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4a9715387e2190E"(ptr align 2 %_6, ptr align 8 %f) #8, !dbg !1093
  ret i1 %0, !dbg !1094
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h358591a078c9761dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1095 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1100, metadata !DIExpression()), !dbg !1104
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1101, metadata !DIExpression()), !dbg !1105
  %_6 = load ptr, ptr %self, align 8, !dbg !1106, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h33cce5a2bd107490E"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1107
  ret i1 %0, !dbg !1108
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39624287c362de8bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1109 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1114, metadata !DIExpression()), !dbg !1118
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1115, metadata !DIExpression()), !dbg !1119
  %_6 = load ptr, ptr %self, align 8, !dbg !1120, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0bb807b0acb10978E"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1121
  ret i1 %0, !dbg !1122
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4b1cfb7eab87eb93E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1123 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1128, metadata !DIExpression()), !dbg !1132
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1129, metadata !DIExpression()), !dbg !1133
  %_6 = load ptr, ptr %self, align 8, !dbg !1134, !nonnull !21, !align !1077, !noundef !21
; call <&mut T as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha50c10176a3fdf76E"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1135
  ret i1 %0, !dbg !1136
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ff99e68092396d7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1137 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1142, metadata !DIExpression()), !dbg !1146
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1143, metadata !DIExpression()), !dbg !1147
  %_6 = load ptr, ptr %self, align 8, !dbg !1148, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h9dadbf0bd44cc1a1E"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1149
  ret i1 %0, !dbg !1150
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62557f45f5aafd15E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1151 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1161, metadata !DIExpression()), !dbg !1163
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1162, metadata !DIExpression()), !dbg !1164
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1165
  %_6.0 = load ptr, ptr %0, align 8, !dbg !1165, !nonnull !21, !align !1062, !noundef !21
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1165
  %_6.1 = load i64, ptr %1, align 8, !dbg !1165, !noundef !21
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h581ea0b0492294daE"(ptr align 4 %_6.0, i64 %_6.1, ptr align 8 %f) #8, !dbg !1166
  ret i1 %2, !dbg !1167
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c0c7ad72cb4557eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1168 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1173, metadata !DIExpression()), !dbg !1177
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1174, metadata !DIExpression()), !dbg !1178
  %_6 = load ptr, ptr %self, align 8, !dbg !1179, !nonnull !21, !align !1092, !noundef !21
; call <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0619f6108631a6E"(ptr align 2 %_6, ptr align 8 %f) #8, !dbg !1180
  ret i1 %0, !dbg !1181
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7419dacaf984863fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1182 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1187, metadata !DIExpression()), !dbg !1191
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1188, metadata !DIExpression()), !dbg !1192
  %_6 = load ptr, ptr %self, align 8, !dbg !1193, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h32cc268c8621ab3aE"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1194
  ret i1 %0, !dbg !1195
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75ca0e363ced8d4aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1196 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1206, metadata !DIExpression()), !dbg !1208
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1207, metadata !DIExpression()), !dbg !1209
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1210
  %_6.0 = load ptr, ptr %0, align 8, !dbg !1210, !nonnull !21, !align !1077, !noundef !21
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1210
  %_6.1 = load i64, ptr %1, align 8, !dbg !1210, !noundef !21
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h199d56284d15c4e6E"(ptr align 8 %_6.0, i64 %_6.1, ptr align 8 %f) #8, !dbg !1211
  ret i1 %2, !dbg !1212
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h77c9e67a1cc76291E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1213 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1218, metadata !DIExpression()), !dbg !1222
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1219, metadata !DIExpression()), !dbg !1223
  %_6 = load ptr, ptr %self, align 8, !dbg !1224, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1459c13782240f6E"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1225
  ret i1 %0, !dbg !1226
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8bc6e7f70119b3a5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1227 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1232, metadata !DIExpression()), !dbg !1236
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1233, metadata !DIExpression()), !dbg !1237
  %_6 = load ptr, ptr %self, align 8, !dbg !1238, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1859bdbcc8b5ab0bE"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1239
  ret i1 %0, !dbg !1240
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3638a12dde57c78E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1241 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1251, metadata !DIExpression()), !dbg !1255
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1252, metadata !DIExpression()), !dbg !1256
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1257
  %_6.0 = load ptr, ptr %0, align 8, !dbg !1257, !nonnull !21, !align !1077, !noundef !21
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1257
  %_6.1 = load i64, ptr %1, align 8, !dbg !1257, !noundef !21
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3addeeb21b3005d2E"(ptr align 8 %_6.0, i64 %_6.1, ptr align 8 %f) #8, !dbg !1258
  ret i1 %2, !dbg !1259
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hafadefd79eb318c8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1260 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1265, metadata !DIExpression()), !dbg !1269
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1266, metadata !DIExpression()), !dbg !1270
  %_6 = load ptr, ptr %self, align 8, !dbg !1271, !nonnull !21, !align !1062, !noundef !21
; call core::array::<impl core::fmt::Debug for [T; N]>::fmt
  %0 = call zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h0c5c61fc4b9ac991E"(ptr align 4 %_6, ptr align 8 %f) #8, !dbg !1272
  ret i1 %0, !dbg !1273
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb9ac07737e1b58bbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1274 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1279, metadata !DIExpression()), !dbg !1283
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1280, metadata !DIExpression()), !dbg !1284
  %_6 = load ptr, ptr %self, align 8, !dbg !1285, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h11cb2d4b7d20ebd1E"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1286
  ret i1 %0, !dbg !1287
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf46b00d1ba477ad3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1288 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1293, metadata !DIExpression()), !dbg !1297
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1294, metadata !DIExpression()), !dbg !1298
  %_6 = load ptr, ptr %self, align 8, !dbg !1299, !nonnull !21, !align !1077, !noundef !21
; call <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hc165ee9825dd8ff4E"(ptr align 8 %_6, ptr align 8 %f) #8, !dbg !1300
  ret i1 %0, !dbg !1301
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h7b9344cb511e3184E"(ptr align 2 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !1302 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1317, metadata !DIExpression()), !dbg !1325
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1318, metadata !DIExpression()), !dbg !1326
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hd37b3e873d5acf51E(ptr align 8 %range, i64 16) #8, !dbg !1327
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1327
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1327
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1327
  store i64 %range.0, ptr %5, align 8, !dbg !1327
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1327
  store i64 %range.1, ptr %6, align 8, !dbg !1327
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1319, metadata !DIExpression()), !dbg !1328
  %_7 = icmp ult i64 %range.0, 16, !dbg !1329
  %_6 = xor i1 %_7, true, !dbg !1330
  br i1 %_6, label %bb2, label %bb3, !dbg !1330

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 16, !dbg !1331
  %_10 = xor i1 %_11, true, !dbg !1332
  br i1 %_10, label %bb4, label %bb5, !dbg !1332

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1330
  unreachable, !dbg !1330

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1333
  %_14 = xor i1 %_15, true, !dbg !1334
  br i1 %_14, label %bb6, label %bb7, !dbg !1334

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1332
  unreachable, !dbg !1332

bb7:                                              ; preds = %bb5
  %_21 = load i16, ptr %self, align 2, !dbg !1335, !noundef !21
  %_24.0 = sub i64 16, %range.1, !dbg !1336
  %_24.1 = icmp ult i64 16, %range.1, !dbg !1336
  %7 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1336
  br i1 %7, label %panic, label %bb8, !dbg !1336

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1334
  unreachable, !dbg !1334

bb8:                                              ; preds = %bb7
  %8 = and i64 %_24.0, -16, !dbg !1335
  %_25.1 = icmp ne i64 %8, 0, !dbg !1335
  %9 = trunc i64 %_24.0 to i16, !dbg !1335
  %10 = and i16 %9, 15, !dbg !1335
  %_25.0 = shl i16 %_21, %10, !dbg !1335
  %11 = call i1 @llvm.expect.i1(i1 %_25.1, i1 false), !dbg !1335
  br i1 %11, label %panic1, label %bb9, !dbg !1335

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1336
  unreachable, !dbg !1336

bb9:                                              ; preds = %bb8
  %_28.0 = sub i64 16, %range.1, !dbg !1337
  %_28.1 = icmp ult i64 16, %range.1, !dbg !1337
  %12 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1337
  br i1 %12, label %panic2, label %bb10, !dbg !1337

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1335
  unreachable, !dbg !1335

bb10:                                             ; preds = %bb9
  %13 = and i64 %_28.0, -16, !dbg !1335
  %_29.1 = icmp ne i64 %13, 0, !dbg !1335
  %14 = trunc i64 %_28.0 to i16, !dbg !1335
  %15 = and i16 %14, 15, !dbg !1335
  %_29.0 = lshr i16 %_25.0, %15, !dbg !1335
  %16 = call i1 @llvm.expect.i1(i1 %_29.1, i1 false), !dbg !1335
  br i1 %16, label %panic3, label %bb11, !dbg !1335

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1337
  unreachable, !dbg !1337

bb11:                                             ; preds = %bb10
  store i16 %_29.0, ptr %bits.dbg.spill, align 2, !dbg !1335
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1321, metadata !DIExpression()), !dbg !1338
  %17 = and i64 %range.0, -16, !dbg !1339
  %_32.1 = icmp ne i64 %17, 0, !dbg !1339
  %18 = trunc i64 %range.0 to i16, !dbg !1339
  %19 = and i16 %18, 15, !dbg !1339
  %_32.0 = lshr i16 %_29.0, %19, !dbg !1339
  %20 = call i1 @llvm.expect.i1(i1 %_32.1, i1 false), !dbg !1339
  br i1 %20, label %panic4, label %bb12, !dbg !1339

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1335
  unreachable, !dbg !1335

bb12:                                             ; preds = %bb11
  ret i16 %_32.0, !dbg !1340

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1339
  unreachable, !dbg !1339
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h16e1e745a6be6455E"(ptr align 8 %self, i64 %bit) unnamed_addr #0 !dbg !1341 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1346, metadata !DIExpression()), !dbg !1348
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !1347, metadata !DIExpression()), !dbg !1349
  %_4 = icmp ult i64 %bit, 64, !dbg !1350
  %_3 = xor i1 %_4, true, !dbg !1351
  br i1 %_3, label %bb1, label %bb2, !dbg !1351

bb2:                                              ; preds = %start
  %_8 = load i64, ptr %self, align 8, !dbg !1352, !noundef !21
  %0 = and i64 %bit, -64, !dbg !1353
  %_11.1 = icmp ne i64 %0, 0, !dbg !1353
  %1 = and i64 %bit, 63, !dbg !1353
  %_11.0 = shl i64 1, %1, !dbg !1353
  %2 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !1353
  br i1 %2, label %panic, label %bb3, !dbg !1353

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9570, i64 40, ptr align 8 @alloc9567) #9, !dbg !1351
  unreachable, !dbg !1351

bb3:                                              ; preds = %bb2
  %_7 = and i64 %_8, %_11.0, !dbg !1354
  %3 = icmp ne i64 %_7, 0, !dbg !1354
  ret i1 %3, !dbg !1355

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1353
  unreachable, !dbg !1353
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc76bf35e42c5e2adE"(ptr align 8 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !1356 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1360, metadata !DIExpression()), !dbg !1366
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1361, metadata !DIExpression()), !dbg !1367
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hd37b3e873d5acf51E(ptr align 8 %range, i64 64) #8, !dbg !1368
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1368
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1368
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1368
  store i64 %range.0, ptr %5, align 8, !dbg !1368
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1368
  store i64 %range.1, ptr %6, align 8, !dbg !1368
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1362, metadata !DIExpression()), !dbg !1369
  %_7 = icmp ult i64 %range.0, 64, !dbg !1370
  %_6 = xor i1 %_7, true, !dbg !1371
  br i1 %_6, label %bb2, label %bb3, !dbg !1371

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1372
  %_10 = xor i1 %_11, true, !dbg !1373
  br i1 %_10, label %bb4, label %bb5, !dbg !1373

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1371
  unreachable, !dbg !1371

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1374
  %_14 = xor i1 %_15, true, !dbg !1375
  br i1 %_14, label %bb6, label %bb7, !dbg !1375

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1373
  unreachable, !dbg !1373

bb7:                                              ; preds = %bb5
  %_21 = load i64, ptr %self, align 8, !dbg !1376, !noundef !21
  %_24.0 = sub i64 64, %range.1, !dbg !1377
  %_24.1 = icmp ult i64 64, %range.1, !dbg !1377
  %7 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1377
  br i1 %7, label %panic, label %bb8, !dbg !1377

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1375
  unreachable, !dbg !1375

bb8:                                              ; preds = %bb7
  %8 = and i64 %_24.0, -64, !dbg !1376
  %_25.1 = icmp ne i64 %8, 0, !dbg !1376
  %9 = and i64 %_24.0, 63, !dbg !1376
  %_25.0 = shl i64 %_21, %9, !dbg !1376
  %10 = call i1 @llvm.expect.i1(i1 %_25.1, i1 false), !dbg !1376
  br i1 %10, label %panic1, label %bb9, !dbg !1376

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1377
  unreachable, !dbg !1377

bb9:                                              ; preds = %bb8
  %_28.0 = sub i64 64, %range.1, !dbg !1378
  %_28.1 = icmp ult i64 64, %range.1, !dbg !1378
  %11 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1378
  br i1 %11, label %panic2, label %bb10, !dbg !1378

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1376
  unreachable, !dbg !1376

bb10:                                             ; preds = %bb9
  %12 = and i64 %_28.0, -64, !dbg !1376
  %_29.1 = icmp ne i64 %12, 0, !dbg !1376
  %13 = and i64 %_28.0, 63, !dbg !1376
  %_29.0 = lshr i64 %_25.0, %13, !dbg !1376
  %14 = call i1 @llvm.expect.i1(i1 %_29.1, i1 false), !dbg !1376
  br i1 %14, label %panic3, label %bb11, !dbg !1376

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1378
  unreachable, !dbg !1378

bb11:                                             ; preds = %bb10
  store i64 %_29.0, ptr %bits.dbg.spill, align 8, !dbg !1376
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1364, metadata !DIExpression()), !dbg !1379
  %15 = and i64 %range.0, -64, !dbg !1380
  %_32.1 = icmp ne i64 %15, 0, !dbg !1380
  %16 = and i64 %range.0, 63, !dbg !1380
  %_32.0 = lshr i64 %_29.0, %16, !dbg !1380
  %17 = call i1 @llvm.expect.i1(i1 %_32.1, i1 false), !dbg !1380
  br i1 %17, label %panic4, label %bb12, !dbg !1380

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1376
  unreachable, !dbg !1376

bb12:                                             ; preds = %bb11
  ret i64 %_32.0, !dbg !1381

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1380
  unreachable, !dbg !1380
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc7d9301b0d9e433cE"(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !1382 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1389, metadata !DIExpression()), !dbg !1397
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1390, metadata !DIExpression()), !dbg !1398
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h6aaea4ef4bf3abf3E(ptr align 8 %range, i64 64) #8, !dbg !1399
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !1399
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !1399
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1399
  store i64 %range.0, ptr %2, align 8, !dbg !1399
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1399
  store i64 %range.1, ptr %3, align 8, !dbg !1399
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1391, metadata !DIExpression()), !dbg !1400
  %_7 = icmp ult i64 %range.0, 64, !dbg !1401
  %_6 = xor i1 %_7, true, !dbg !1402
  br i1 %_6, label %bb2, label %bb3, !dbg !1402

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1403
  %_10 = xor i1 %_11, true, !dbg !1404
  br i1 %_10, label %bb4, label %bb5, !dbg !1404

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1402
  unreachable, !dbg !1402

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1405
  %_14 = xor i1 %_15, true, !dbg !1406
  br i1 %_14, label %bb6, label %bb7, !dbg !1406

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1404
  unreachable, !dbg !1404

bb7:                                              ; preds = %bb5
  %_21 = load i64, ptr %self, align 8, !dbg !1407, !noundef !21
  %_24.0 = sub i64 64, %range.1, !dbg !1408
  %_24.1 = icmp ult i64 64, %range.1, !dbg !1408
  %4 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1408
  br i1 %4, label %panic, label %bb8, !dbg !1408

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1406
  unreachable, !dbg !1406

bb8:                                              ; preds = %bb7
  %5 = and i64 %_24.0, -64, !dbg !1407
  %_25.1 = icmp ne i64 %5, 0, !dbg !1407
  %6 = and i64 %_24.0, 63, !dbg !1407
  %_25.0 = shl i64 %_21, %6, !dbg !1407
  %7 = call i1 @llvm.expect.i1(i1 %_25.1, i1 false), !dbg !1407
  br i1 %7, label %panic1, label %bb9, !dbg !1407

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1408
  unreachable, !dbg !1408

bb9:                                              ; preds = %bb8
  %_28.0 = sub i64 64, %range.1, !dbg !1409
  %_28.1 = icmp ult i64 64, %range.1, !dbg !1409
  %8 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1409
  br i1 %8, label %panic2, label %bb10, !dbg !1409

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1407
  unreachable, !dbg !1407

bb10:                                             ; preds = %bb9
  %9 = and i64 %_28.0, -64, !dbg !1407
  %_29.1 = icmp ne i64 %9, 0, !dbg !1407
  %10 = and i64 %_28.0, 63, !dbg !1407
  %_29.0 = lshr i64 %_25.0, %10, !dbg !1407
  %11 = call i1 @llvm.expect.i1(i1 %_29.1, i1 false), !dbg !1407
  br i1 %11, label %panic3, label %bb11, !dbg !1407

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1409
  unreachable, !dbg !1409

bb11:                                             ; preds = %bb10
  store i64 %_29.0, ptr %bits.dbg.spill, align 8, !dbg !1407
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1393, metadata !DIExpression()), !dbg !1410
  %12 = and i64 %range.0, -64, !dbg !1411
  %_32.1 = icmp ne i64 %12, 0, !dbg !1411
  %13 = and i64 %range.0, 63, !dbg !1411
  %_32.0 = lshr i64 %_29.0, %13, !dbg !1411
  %14 = call i1 @llvm.expect.i1(i1 %_32.1, i1 false), !dbg !1411
  br i1 %14, label %panic4, label %bb12, !dbg !1411

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1407
  unreachable, !dbg !1407

bb12:                                             ; preds = %bb11
  ret i64 %_32.0, !dbg !1412

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1411
  unreachable, !dbg !1411
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h46defd53331cd9d4E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value) unnamed_addr #0 !dbg !1413 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1418, metadata !DIExpression()), !dbg !1425
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1419, metadata !DIExpression()), !dbg !1426
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1420, metadata !DIExpression()), !dbg !1427
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hd37b3e873d5acf51E(ptr align 8 %range, i64 64) #8, !dbg !1428
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1428
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1428
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1428
  store i64 %range.0, ptr %5, align 8, !dbg !1428
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1428
  store i64 %range.1, ptr %6, align 8, !dbg !1428
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1421, metadata !DIExpression()), !dbg !1429
  %_9 = icmp ult i64 %range.0, 64, !dbg !1430
  %_8 = xor i1 %_9, true, !dbg !1431
  br i1 %_8, label %bb2, label %bb3, !dbg !1431

bb3:                                              ; preds = %start
  %_13 = icmp ule i64 %range.1, 64, !dbg !1432
  %_12 = xor i1 %_13, true, !dbg !1433
  br i1 %_12, label %bb4, label %bb5, !dbg !1433

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1431
  unreachable, !dbg !1431

bb5:                                              ; preds = %bb3
  %_17 = icmp ult i64 %range.0, %range.1, !dbg !1434
  %_16 = xor i1 %_17, true, !dbg !1435
  br i1 %_16, label %bb6, label %bb7, !dbg !1435

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1433
  unreachable, !dbg !1433

bb7:                                              ; preds = %bb5
  %_30.0 = sub i64 %range.1, %range.0, !dbg !1436
  %_30.1 = icmp ult i64 %range.1, %range.0, !dbg !1436
  %7 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !1436
  br i1 %7, label %panic, label %bb8, !dbg !1436

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1435
  unreachable, !dbg !1435

bb8:                                              ; preds = %bb7
  %_31.0 = sub i64 64, %_30.0, !dbg !1437
  %_31.1 = icmp ult i64 64, %_30.0, !dbg !1437
  %8 = call i1 @llvm.expect.i1(i1 %_31.1, i1 false), !dbg !1437
  br i1 %8, label %panic1, label %bb9, !dbg !1437

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1436
  unreachable, !dbg !1436

bb9:                                              ; preds = %bb8
  %9 = and i64 %_31.0, -64, !dbg !1438
  %_32.1 = icmp ne i64 %9, 0, !dbg !1438
  %10 = and i64 %_31.0, 63, !dbg !1438
  %_32.0 = shl i64 %value, %10, !dbg !1438
  %11 = call i1 @llvm.expect.i1(i1 %_32.1, i1 false), !dbg !1438
  br i1 %11, label %panic2, label %bb10, !dbg !1438

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1437
  unreachable, !dbg !1437

bb10:                                             ; preds = %bb9
  %_37.0 = sub i64 %range.1, %range.0, !dbg !1439
  %_37.1 = icmp ult i64 %range.1, %range.0, !dbg !1439
  %12 = call i1 @llvm.expect.i1(i1 %_37.1, i1 false), !dbg !1439
  br i1 %12, label %panic3, label %bb11, !dbg !1439

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1438
  unreachable, !dbg !1438

bb11:                                             ; preds = %bb10
  %_38.0 = sub i64 64, %_37.0, !dbg !1440
  %_38.1 = icmp ult i64 64, %_37.0, !dbg !1440
  %13 = call i1 @llvm.expect.i1(i1 %_38.1, i1 false), !dbg !1440
  br i1 %13, label %panic4, label %bb12, !dbg !1440

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1439
  unreachable, !dbg !1439

bb12:                                             ; preds = %bb11
  %14 = and i64 %_38.0, -64, !dbg !1438
  %_39.1 = icmp ne i64 %14, 0, !dbg !1438
  %15 = and i64 %_38.0, 63, !dbg !1438
  %_39.0 = lshr i64 %_32.0, %15, !dbg !1438
  %16 = call i1 @llvm.expect.i1(i1 %_39.1, i1 false), !dbg !1438
  br i1 %16, label %panic5, label %bb13, !dbg !1438

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1440
  unreachable, !dbg !1440

bb13:                                             ; preds = %bb12
  %_22 = icmp eq i64 %_39.0, %value, !dbg !1438
  %_21 = xor i1 %_22, true, !dbg !1441
  br i1 %_21, label %bb14, label %bb15, !dbg !1441

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1438
  unreachable, !dbg !1438

bb15:                                             ; preds = %bb13
  %_50.0 = sub i64 64, %range.1, !dbg !1442
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1442
  %17 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1442
  br i1 %17, label %panic6, label %bb16, !dbg !1442

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9584, i64 33, ptr align 8 @alloc9567) #9, !dbg !1441
  unreachable, !dbg !1441

bb16:                                             ; preds = %bb15
  %18 = and i64 %_50.0, -64, !dbg !1443
  %_51.1 = icmp ne i64 %18, 0, !dbg !1443
  %19 = and i64 %_50.0, 63, !dbg !1443
  %_51.0 = shl i64 -1, %19, !dbg !1443
  %20 = call i1 @llvm.expect.i1(i1 %_51.1, i1 false), !dbg !1443
  br i1 %20, label %panic7, label %bb17, !dbg !1443

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1442
  unreachable, !dbg !1442

bb17:                                             ; preds = %bb16
  %_54.0 = sub i64 64, %range.1, !dbg !1444
  %_54.1 = icmp ult i64 64, %range.1, !dbg !1444
  %21 = call i1 @llvm.expect.i1(i1 %_54.1, i1 false), !dbg !1444
  br i1 %21, label %panic8, label %bb18, !dbg !1444

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1443
  unreachable, !dbg !1443

bb18:                                             ; preds = %bb17
  %22 = and i64 %_54.0, -64, !dbg !1443
  %_55.1 = icmp ne i64 %22, 0, !dbg !1443
  %23 = and i64 %_54.0, 63, !dbg !1443
  %_55.0 = lshr i64 %_51.0, %23, !dbg !1443
  %24 = call i1 @llvm.expect.i1(i1 %_55.1, i1 false), !dbg !1443
  br i1 %24, label %panic9, label %bb19, !dbg !1443

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1444
  unreachable, !dbg !1444

bb19:                                             ; preds = %bb18
  %25 = and i64 %range.0, -64, !dbg !1443
  %_57.1 = icmp ne i64 %25, 0, !dbg !1443
  %26 = and i64 %range.0, 63, !dbg !1443
  %_57.0 = lshr i64 %_55.0, %26, !dbg !1443
  %27 = call i1 @llvm.expect.i1(i1 %_57.1, i1 false), !dbg !1443
  br i1 %27, label %panic10, label %bb20, !dbg !1443

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1443
  unreachable, !dbg !1443

bb20:                                             ; preds = %bb19
  %28 = and i64 %range.0, -64, !dbg !1445
  %_59.1 = icmp ne i64 %28, 0, !dbg !1445
  %29 = and i64 %range.0, 63, !dbg !1445
  %_59.0 = shl i64 %_57.0, %29, !dbg !1445
  %30 = call i1 @llvm.expect.i1(i1 %_59.1, i1 false), !dbg !1445
  br i1 %30, label %panic11, label %bb21, !dbg !1445

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1443
  unreachable, !dbg !1443

bb21:                                             ; preds = %bb20
  %bitmask = xor i64 %_59.0, -1, !dbg !1446
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1446
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1423, metadata !DIExpression()), !dbg !1447
  %_61 = load i64, ptr %self, align 8, !dbg !1448, !noundef !21
  %_60 = and i64 %_61, %bitmask, !dbg !1449
  %31 = and i64 %range.0, -64, !dbg !1450
  %_66.1 = icmp ne i64 %31, 0, !dbg !1450
  %32 = and i64 %range.0, 63, !dbg !1450
  %_66.0 = shl i64 %value, %32, !dbg !1450
  %33 = call i1 @llvm.expect.i1(i1 %_66.1, i1 false), !dbg !1450
  br i1 %33, label %panic12, label %bb22, !dbg !1450

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1445
  unreachable, !dbg !1445

bb22:                                             ; preds = %bb21
  %34 = or i64 %_60, %_66.0, !dbg !1451
  store i64 %34, ptr %self, align 8, !dbg !1451
  ret ptr %self, !dbg !1452

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1450
  unreachable, !dbg !1450
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he09a9c531761dea2E"(ptr align 8 %self, i64 %0, i64 %value) unnamed_addr #0 !dbg !1453 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1457, metadata !DIExpression()), !dbg !1464
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1458, metadata !DIExpression()), !dbg !1465
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1459, metadata !DIExpression()), !dbg !1466
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h6aaea4ef4bf3abf3E(ptr align 8 %range, i64 64) #8, !dbg !1467
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !1467
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !1467
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1467
  store i64 %range.0, ptr %2, align 8, !dbg !1467
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1467
  store i64 %range.1, ptr %3, align 8, !dbg !1467
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1460, metadata !DIExpression()), !dbg !1468
  %_9 = icmp ult i64 %range.0, 64, !dbg !1469
  %_8 = xor i1 %_9, true, !dbg !1470
  br i1 %_8, label %bb2, label %bb3, !dbg !1470

bb3:                                              ; preds = %start
  %_13 = icmp ule i64 %range.1, 64, !dbg !1471
  %_12 = xor i1 %_13, true, !dbg !1472
  br i1 %_12, label %bb4, label %bb5, !dbg !1472

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1470
  unreachable, !dbg !1470

bb5:                                              ; preds = %bb3
  %_17 = icmp ult i64 %range.0, %range.1, !dbg !1473
  %_16 = xor i1 %_17, true, !dbg !1474
  br i1 %_16, label %bb6, label %bb7, !dbg !1474

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1472
  unreachable, !dbg !1472

bb7:                                              ; preds = %bb5
  %_30.0 = sub i64 %range.1, %range.0, !dbg !1475
  %_30.1 = icmp ult i64 %range.1, %range.0, !dbg !1475
  %4 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !1475
  br i1 %4, label %panic, label %bb8, !dbg !1475

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1474
  unreachable, !dbg !1474

bb8:                                              ; preds = %bb7
  %_31.0 = sub i64 64, %_30.0, !dbg !1476
  %_31.1 = icmp ult i64 64, %_30.0, !dbg !1476
  %5 = call i1 @llvm.expect.i1(i1 %_31.1, i1 false), !dbg !1476
  br i1 %5, label %panic1, label %bb9, !dbg !1476

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1475
  unreachable, !dbg !1475

bb9:                                              ; preds = %bb8
  %6 = and i64 %_31.0, -64, !dbg !1477
  %_32.1 = icmp ne i64 %6, 0, !dbg !1477
  %7 = and i64 %_31.0, 63, !dbg !1477
  %_32.0 = shl i64 %value, %7, !dbg !1477
  %8 = call i1 @llvm.expect.i1(i1 %_32.1, i1 false), !dbg !1477
  br i1 %8, label %panic2, label %bb10, !dbg !1477

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1476
  unreachable, !dbg !1476

bb10:                                             ; preds = %bb9
  %_37.0 = sub i64 %range.1, %range.0, !dbg !1478
  %_37.1 = icmp ult i64 %range.1, %range.0, !dbg !1478
  %9 = call i1 @llvm.expect.i1(i1 %_37.1, i1 false), !dbg !1478
  br i1 %9, label %panic3, label %bb11, !dbg !1478

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1477
  unreachable, !dbg !1477

bb11:                                             ; preds = %bb10
  %_38.0 = sub i64 64, %_37.0, !dbg !1479
  %_38.1 = icmp ult i64 64, %_37.0, !dbg !1479
  %10 = call i1 @llvm.expect.i1(i1 %_38.1, i1 false), !dbg !1479
  br i1 %10, label %panic4, label %bb12, !dbg !1479

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1478
  unreachable, !dbg !1478

bb12:                                             ; preds = %bb11
  %11 = and i64 %_38.0, -64, !dbg !1477
  %_39.1 = icmp ne i64 %11, 0, !dbg !1477
  %12 = and i64 %_38.0, 63, !dbg !1477
  %_39.0 = lshr i64 %_32.0, %12, !dbg !1477
  %13 = call i1 @llvm.expect.i1(i1 %_39.1, i1 false), !dbg !1477
  br i1 %13, label %panic5, label %bb13, !dbg !1477

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1479
  unreachable, !dbg !1479

bb13:                                             ; preds = %bb12
  %_22 = icmp eq i64 %_39.0, %value, !dbg !1477
  %_21 = xor i1 %_22, true, !dbg !1480
  br i1 %_21, label %bb14, label %bb15, !dbg !1480

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1477
  unreachable, !dbg !1477

bb15:                                             ; preds = %bb13
  %_50.0 = sub i64 64, %range.1, !dbg !1481
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1481
  %14 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1481
  br i1 %14, label %panic6, label %bb16, !dbg !1481

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9584, i64 33, ptr align 8 @alloc9567) #9, !dbg !1480
  unreachable, !dbg !1480

bb16:                                             ; preds = %bb15
  %15 = and i64 %_50.0, -64, !dbg !1482
  %_51.1 = icmp ne i64 %15, 0, !dbg !1482
  %16 = and i64 %_50.0, 63, !dbg !1482
  %_51.0 = shl i64 -1, %16, !dbg !1482
  %17 = call i1 @llvm.expect.i1(i1 %_51.1, i1 false), !dbg !1482
  br i1 %17, label %panic7, label %bb17, !dbg !1482

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1481
  unreachable, !dbg !1481

bb17:                                             ; preds = %bb16
  %_54.0 = sub i64 64, %range.1, !dbg !1483
  %_54.1 = icmp ult i64 64, %range.1, !dbg !1483
  %18 = call i1 @llvm.expect.i1(i1 %_54.1, i1 false), !dbg !1483
  br i1 %18, label %panic8, label %bb18, !dbg !1483

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1482
  unreachable, !dbg !1482

bb18:                                             ; preds = %bb17
  %19 = and i64 %_54.0, -64, !dbg !1482
  %_55.1 = icmp ne i64 %19, 0, !dbg !1482
  %20 = and i64 %_54.0, 63, !dbg !1482
  %_55.0 = lshr i64 %_51.0, %20, !dbg !1482
  %21 = call i1 @llvm.expect.i1(i1 %_55.1, i1 false), !dbg !1482
  br i1 %21, label %panic9, label %bb19, !dbg !1482

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1483
  unreachable, !dbg !1483

bb19:                                             ; preds = %bb18
  %22 = and i64 %range.0, -64, !dbg !1482
  %_57.1 = icmp ne i64 %22, 0, !dbg !1482
  %23 = and i64 %range.0, 63, !dbg !1482
  %_57.0 = lshr i64 %_55.0, %23, !dbg !1482
  %24 = call i1 @llvm.expect.i1(i1 %_57.1, i1 false), !dbg !1482
  br i1 %24, label %panic10, label %bb20, !dbg !1482

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1482
  unreachable, !dbg !1482

bb20:                                             ; preds = %bb19
  %25 = and i64 %range.0, -64, !dbg !1484
  %_59.1 = icmp ne i64 %25, 0, !dbg !1484
  %26 = and i64 %range.0, 63, !dbg !1484
  %_59.0 = shl i64 %_57.0, %26, !dbg !1484
  %27 = call i1 @llvm.expect.i1(i1 %_59.1, i1 false), !dbg !1484
  br i1 %27, label %panic11, label %bb21, !dbg !1484

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1482
  unreachable, !dbg !1482

bb21:                                             ; preds = %bb20
  %bitmask = xor i64 %_59.0, -1, !dbg !1485
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1485
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1462, metadata !DIExpression()), !dbg !1486
  %_61 = load i64, ptr %self, align 8, !dbg !1487, !noundef !21
  %_60 = and i64 %_61, %bitmask, !dbg !1488
  %28 = and i64 %range.0, -64, !dbg !1489
  %_66.1 = icmp ne i64 %28, 0, !dbg !1489
  %29 = and i64 %range.0, 63, !dbg !1489
  %_66.0 = shl i64 %value, %29, !dbg !1489
  %30 = call i1 @llvm.expect.i1(i1 %_66.1, i1 false), !dbg !1489
  br i1 %30, label %panic12, label %bb22, !dbg !1489

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1484
  unreachable, !dbg !1484

bb22:                                             ; preds = %bb21
  %31 = or i64 %_60, %_66.0, !dbg !1490
  store i64 %31, ptr %self, align 8, !dbg !1490
  ret ptr %self, !dbg !1491

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1489
  unreachable, !dbg !1489
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h199d56284d15c4e6E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1492 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1497, metadata !DIExpression()), !dbg !1499
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1498, metadata !DIExpression()), !dbg !1500
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h822a5b91d70566a5E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1501
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hbdf211e37f720549E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1502
  %_8.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1502
  %_8.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1502
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17ha5ced3547fefc3f5E(ptr align 8 %_6, ptr %_8.0, ptr %_8.1) #8, !dbg !1501
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h0d317deb42340686E(ptr align 8 %_4) #8, !dbg !1501
  ret i1 %3, !dbg !1503
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3addeeb21b3005d2E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1504 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1508, metadata !DIExpression()), !dbg !1510
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1509, metadata !DIExpression()), !dbg !1511
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h822a5b91d70566a5E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1512
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h528d7ed9101e47c8E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1513
  %_8.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1513
  %_8.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1513
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hc52d374573444ba5E(ptr align 8 %_6, ptr %_8.0, ptr %_8.1) #8, !dbg !1512
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h0d317deb42340686E(ptr align 8 %_4) #8, !dbg !1512
  ret i1 %3, !dbg !1514
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h581ea0b0492294daE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1515 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1519, metadata !DIExpression()), !dbg !1521
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1520, metadata !DIExpression()), !dbg !1522
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h822a5b91d70566a5E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1523
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h5b12d3c1f2043d1cE"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !1524
  %_8.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1524
  %_8.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1524
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17ha5d7f8751a19accaE(ptr align 8 %_6, ptr %_8.0, ptr %_8.1) #8, !dbg !1523
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h0d317deb42340686E(ptr align 8 %_4) #8, !dbg !1523
  ret i1 %3, !dbg !1525
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfea4423b3e33da45E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1526 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1535, metadata !DIExpression()), !dbg !1537
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1536, metadata !DIExpression()), !dbg !1538
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17h822a5b91d70566a5E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1539
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hf309f045c6734103E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1540
  %_8.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1540
  %_8.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1540
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h4fc2fa7c9a2c126aE(ptr align 8 %_6, ptr %_8.0, ptr %_8.1) #8, !dbg !1539
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h0d317deb42340686E(ptr align 8 %_4) #8, !dbg !1539
  ret i1 %3, !dbg !1541
}

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hc7e56d3773e03a05E(ptr align 2 %x) unnamed_addr #0 !dbg !1542 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1546, metadata !DIExpression()), !dbg !1549
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17he9d5ee71624b9eddE(ptr align 2 %x, ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h084cc885913d66d9E") #8, !dbg !1550
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1550
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1550
  %3 = insertvalue { ptr, ptr } undef, ptr %1, 0, !dbg !1551
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1551
  ret { ptr, ptr } %4, !dbg !1551
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h1fa9ce17183a8d09E(ptr align 8 %x) unnamed_addr #0 !dbg !1552 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1556, metadata !DIExpression()), !dbg !1557
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hd9dd596499d1fe57E(ptr align 8 %x, ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h06415c00d3703d92E") #8, !dbg !1558
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1558
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1558
  %3 = insertvalue { ptr, ptr } undef, ptr %1, 0, !dbg !1559
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1559
  ret { ptr, ptr } %4, !dbg !1559
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %x) unnamed_addr #0 !dbg !1560 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1564, metadata !DIExpression()), !dbg !1565
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hd91aae84939f374aE(ptr align 8 %x, ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE") #8, !dbg !1566
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1566
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1566
  %3 = insertvalue { ptr, ptr } undef, ptr %1, 0, !dbg !1567
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1567
  ret { ptr, ptr } %4, !dbg !1567
}

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hd9dd596499d1fe57E(ptr align 8 %x, ptr %f) unnamed_addr #0 !dbg !1568 {
start:
  %0 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %x.dbg.spill = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1575, metadata !DIExpression()), !dbg !1577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1576, metadata !DIExpression()), !dbg !1578
  store ptr %f, ptr %1, align 8, !dbg !1579
  %_3 = load ptr, ptr %1, align 8, !dbg !1579, !nonnull !21, !noundef !21
  store ptr %x, ptr %0, align 8, !dbg !1580
  %_5 = load ptr, ptr %0, align 8, !dbg !1580, !nonnull !21, !align !1581, !noundef !21
  store ptr %_5, ptr %2, align 8, !dbg !1582
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !1582
  store ptr %_3, ptr %3, align 8, !dbg !1582
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !1583
  %5 = load ptr, ptr %4, align 8, !dbg !1583, !nonnull !21, !align !1581, !noundef !21
  %6 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !1583
  %7 = load ptr, ptr %6, align 8, !dbg !1583, !nonnull !21, !noundef !21
  %8 = insertvalue { ptr, ptr } undef, ptr %5, 0, !dbg !1583
  %9 = insertvalue { ptr, ptr } %8, ptr %7, 1, !dbg !1583
  ret { ptr, ptr } %9, !dbg !1583
}

; core::fmt::rt::v1::Count::Is
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17hac43baf216eace01E(i64 %_1) unnamed_addr #0 !dbg !1584 {
start:
  %_1.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1591, metadata !DIExpression()), !dbg !1592
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1592
  store i64 %_1, ptr %1, align 8, !dbg !1592
  store i64 0, ptr %0, align 8, !dbg !1592
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !1592
  %3 = load i64, ptr %2, align 8, !dbg !1592, !range !933, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1592
  %5 = load i64, ptr %4, align 8, !dbg !1592
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !1592
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !1592
  ret { i64, i64 } %7, !dbg !1592
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h5509297556b5afb3E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1593 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1600, metadata !DIExpression()), !dbg !1602
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1601, metadata !DIExpression()), !dbg !1603
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17hede89826f482f482E(ptr align 8 %f) #8, !dbg !1604
  br i1 %_3, label %bb2, label %bb3, !dbg !1604

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h95733e9ce9a21bd8E(ptr align 8 %f) #8, !dbg !1605
  br i1 %_7, label %bb5, label %bb6, !dbg !1605

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h06ffc07ef8160280E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1606
  %2 = zext i1 %1 to i8, !dbg !1606
  store i8 %2, ptr %0, align 1, !dbg !1606
  br label %bb7, !dbg !1606

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1607, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !1607
  ret i1 %4, !dbg !1607

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h084cc885913d66d9E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1609
  %6 = zext i1 %5 to i8, !dbg !1609
  store i8 %6, ptr %0, align 1, !dbg !1609
  br label %bb7, !dbg !1609

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h5560062073c313abE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1610
  %8 = zext i1 %7 to i8, !dbg !1610
  store i8 %8, ptr %0, align 1, !dbg !1610
  br label %bb7, !dbg !1610
}

; core::fmt::num::<impl core::fmt::Debug for u32>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4d6aaeed4101e7e1E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1611 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1616, metadata !DIExpression()), !dbg !1618
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1617, metadata !DIExpression()), !dbg !1619
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17hede89826f482f482E(ptr align 8 %f) #8, !dbg !1620
  br i1 %_3, label %bb2, label %bb3, !dbg !1620

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h95733e9ce9a21bd8E(ptr align 8 %f) #8, !dbg !1621
  br i1 %_7, label %bb5, label %bb6, !dbg !1621

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h85f67d37ee19eb88E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1622
  %2 = zext i1 %1 to i8, !dbg !1622
  store i8 %2, ptr %0, align 1, !dbg !1622
  br label %bb7, !dbg !1622

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1623, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !1623
  ret i1 %4, !dbg !1623

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17hd20c833b71ef8a33E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1624
  %6 = zext i1 %5 to i8, !dbg !1624
  store i8 %6, ptr %0, align 1, !dbg !1624
  br label %bb7, !dbg !1624

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hf2d6035f8203d910E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1625
  %8 = zext i1 %7 to i8, !dbg !1625
  store i8 %8, ptr %0, align 1, !dbg !1625
  br label %bb7, !dbg !1625
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hd4055ce6c512a2beE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1626 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1631, metadata !DIExpression()), !dbg !1633
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1632, metadata !DIExpression()), !dbg !1634
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17hede89826f482f482E(ptr align 8 %f) #8, !dbg !1635
  br i1 %_3, label %bb2, label %bb3, !dbg !1635

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_7 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h95733e9ce9a21bd8E(ptr align 8 %f) #8, !dbg !1636
  br i1 %_7, label %bb5, label %bb6, !dbg !1636

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1637
  %2 = zext i1 %1 to i8, !dbg !1637
  store i8 %2, ptr %0, align 1, !dbg !1637
  br label %bb7, !dbg !1637

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1638, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !1638
  ret i1 %4, !dbg !1638

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17hbb31c9d7f4d2f272E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1639
  %6 = zext i1 %5 to i8, !dbg !1639
  store i8 %6, ptr %0, align 1, !dbg !1639
  br label %bb7, !dbg !1639

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1640
  %8 = zext i1 %7 to i8, !dbg !1640
  store i8 %8, ptr %0, align 1, !dbg !1640
  br label %bb7, !dbg !1640
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h4fc2fa7c9a2c126aE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1641 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1672, metadata !DIExpression()), !dbg !1681
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1673, metadata !DIExpression()), !dbg !1682
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1674, metadata !DIExpression()), !dbg !1683
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1676, metadata !DIExpression()), !dbg !1684
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h7136d9bed686cf22E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1685
  %_4.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1685
  %_4.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1685
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1685
  store ptr %_4.0, ptr %3, align 8, !dbg !1685
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1685
  store ptr %_4.1, ptr %4, align 8, !dbg !1685
  br label %bb2, !dbg !1686

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha5d00b1784dd68a3E"(ptr align 8 %iter) #8, !dbg !1683
  store ptr %5, ptr %_7, align 8, !dbg !1683
  %6 = load ptr, ptr %_7, align 8, !dbg !1683, !noundef !21
  %7 = ptrtoint ptr %6 to i64, !dbg !1683
  %8 = icmp eq i64 %7, 0, !dbg !1683
  %_10 = select i1 %8, i64 0, i64 1, !dbg !1683
  %9 = icmp eq i64 %_10, 0, !dbg !1683
  br i1 %9, label %bb6, label %bb4, !dbg !1683

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1687

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_7, align 8, !dbg !1688, !nonnull !21, !align !1077, !noundef !21
  store ptr %10, ptr %entry, align 8, !dbg !1688
; call core::fmt::builders::DebugList::entry
  %_12 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h02b10e57178538a9E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.3) #8, !dbg !1689
  br label %bb2, !dbg !1690

bb5:                                              ; No predecessors!
  unreachable, !dbg !1683
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17ha5ced3547fefc3f5E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1691 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1707, metadata !DIExpression()), !dbg !1716
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1708, metadata !DIExpression()), !dbg !1717
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1709, metadata !DIExpression()), !dbg !1718
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1711, metadata !DIExpression()), !dbg !1719
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hbcc7af6146fd7f46E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1720
  %_4.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1720
  %_4.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1720
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1720
  store ptr %_4.0, ptr %3, align 8, !dbg !1720
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1720
  store ptr %_4.1, ptr %4, align 8, !dbg !1720
  br label %bb2, !dbg !1721

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h02194d65a710eac8E"(ptr align 8 %iter) #8, !dbg !1718
  store ptr %5, ptr %_7, align 8, !dbg !1718
  %6 = load ptr, ptr %_7, align 8, !dbg !1718, !noundef !21
  %7 = ptrtoint ptr %6 to i64, !dbg !1718
  %8 = icmp eq i64 %7, 0, !dbg !1718
  %_10 = select i1 %8, i64 0, i64 1, !dbg !1718
  %9 = icmp eq i64 %_10, 0, !dbg !1718
  br i1 %9, label %bb6, label %bb4, !dbg !1718

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1722

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_7, align 8, !dbg !1723, !nonnull !21, !align !1077, !noundef !21
  store ptr %10, ptr %entry, align 8, !dbg !1723
; call core::fmt::builders::DebugList::entry
  %_12 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h02b10e57178538a9E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.4) #8, !dbg !1724
  br label %bb2, !dbg !1725

bb5:                                              ; No predecessors!
  unreachable, !dbg !1718
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17ha5d7f8751a19accaE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1726 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1742, metadata !DIExpression()), !dbg !1751
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1743, metadata !DIExpression()), !dbg !1752
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1744, metadata !DIExpression()), !dbg !1753
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1746, metadata !DIExpression()), !dbg !1754
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h1a7057cda873d825E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1755
  %_4.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1755
  %_4.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1755
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1755
  store ptr %_4.0, ptr %3, align 8, !dbg !1755
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1755
  store ptr %_4.1, ptr %4, align 8, !dbg !1755
  br label %bb2, !dbg !1756

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d7d4fea0ece46a6E"(ptr align 8 %iter) #8, !dbg !1753
  store ptr %5, ptr %_7, align 8, !dbg !1753
  %6 = load ptr, ptr %_7, align 8, !dbg !1753, !noundef !21
  %7 = ptrtoint ptr %6 to i64, !dbg !1753
  %8 = icmp eq i64 %7, 0, !dbg !1753
  %_10 = select i1 %8, i64 0, i64 1, !dbg !1753
  %9 = icmp eq i64 %_10, 0, !dbg !1753
  br i1 %9, label %bb6, label %bb4, !dbg !1753

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1757

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_7, align 8, !dbg !1758, !nonnull !21, !align !1062, !noundef !21
  store ptr %10, ptr %entry, align 8, !dbg !1758
; call core::fmt::builders::DebugList::entry
  %_12 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h02b10e57178538a9E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.5) #8, !dbg !1759
  br label %bb2, !dbg !1760

bb5:                                              ; No predecessors!
  unreachable, !dbg !1753
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hc52d374573444ba5E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1761 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1777, metadata !DIExpression()), !dbg !1786
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1778, metadata !DIExpression()), !dbg !1787
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1779, metadata !DIExpression()), !dbg !1788
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1781, metadata !DIExpression()), !dbg !1789
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h119f1078400937acE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1790
  %_4.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1790
  %_4.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1790
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1790
  store ptr %_4.0, ptr %3, align 8, !dbg !1790
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1790
  store ptr %_4.1, ptr %4, align 8, !dbg !1790
  br label %bb2, !dbg !1791

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2dc0137b5ea07cd4E"(ptr align 8 %iter) #8, !dbg !1788
  store ptr %5, ptr %_7, align 8, !dbg !1788
  %6 = load ptr, ptr %_7, align 8, !dbg !1788, !noundef !21
  %7 = ptrtoint ptr %6 to i64, !dbg !1788
  %8 = icmp eq i64 %7, 0, !dbg !1788
  %_10 = select i1 %8, i64 0, i64 1, !dbg !1788
  %9 = icmp eq i64 %_10, 0, !dbg !1788
  br i1 %9, label %bb6, label %bb4, !dbg !1788

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1792

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_7, align 8, !dbg !1793, !nonnull !21, !align !1077, !noundef !21
  store ptr %10, ptr %entry, align 8, !dbg !1793
; call core::fmt::builders::DebugList::entry
  %_12 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h02b10e57178538a9E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.6) #8, !dbg !1794
  br label %bb2, !dbg !1795

bb5:                                              ; No predecessors!
  unreachable, !dbg !1788
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !1796 {
start:
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1803, metadata !DIExpression()), !dbg !1807
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1804, metadata !DIExpression()), !dbg !1808
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0
  store ptr %fmt.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1
  store i64 %fmt.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !1805, metadata !DIExpression()), !dbg !1809
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !1806, metadata !DIExpression()), !dbg !1810
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_6, i32 0, i32 0, !dbg !1811
  store ptr %fmt.0, ptr %7, align 8, !dbg !1811
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_6, i32 0, i32 1, !dbg !1811
  store i64 %fmt.1, ptr %8, align 8, !dbg !1811
  %9 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1812
  %10 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 0, !dbg !1812
  store ptr %pieces.0, ptr %10, align 8, !dbg !1812
  %11 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 1, !dbg !1812
  store i64 %pieces.1, ptr %11, align 8, !dbg !1812
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_6, i32 0, i32 0, !dbg !1812
  %13 = load ptr, ptr %12, align 8, !dbg !1812, !align !1077, !noundef !21
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_6, i32 0, i32 1, !dbg !1812
  %15 = load i64, ptr %14, align 8, !dbg !1812
  %16 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1812
  store ptr %13, ptr %16, align 8, !dbg !1812
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1812
  store i64 %15, ptr %17, align 8, !dbg !1812
  %18 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1812
  %19 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 0, !dbg !1812
  store ptr %args.0, ptr %19, align 8, !dbg !1812
  %20 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 1, !dbg !1812
  store i64 %args.1, ptr %20, align 8, !dbg !1812
  ret void, !dbg !1813
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117h0d17c6e22f7ea7ddE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !1814 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_25 = alloca { ptr, i64 }, align 8
  %_17 = alloca %"core::fmt::Arguments<'_>", align 8
  %_3 = alloca i8, align 1
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1818, metadata !DIExpression()), !dbg !1820
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1819, metadata !DIExpression()), !dbg !1821
  %_4 = icmp ult i64 %pieces.1, %args.1, !dbg !1822
  br i1 %_4, label %bb1, label %bb2, !dbg !1822

bb2:                                              ; preds = %start
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !1823
  %_15.0 = extractvalue { i64, i1 } %5, 0, !dbg !1823
  %_15.1 = extractvalue { i64, i1 } %5, 1, !dbg !1823
  %6 = call i1 @llvm.expect.i1(i1 %_15.1, i1 false), !dbg !1823
  br i1 %6, label %panic, label %bb4, !dbg !1823

bb1:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !1822
  br label %bb3, !dbg !1822

bb3:                                              ; preds = %bb4, %bb1
  %7 = load i8, ptr %_3, align 1, !dbg !1822, !range !1608, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !1822
  br i1 %8, label %bb5, label %bb7, !dbg !1822

bb4:                                              ; preds = %bb2
  %_9 = icmp ugt i64 %pieces.1, %_15.0, !dbg !1824
  %9 = zext i1 %_9 to i8, !dbg !1822
  store i8 %9, ptr %_3, align 1, !dbg !1822
  br label %bb3, !dbg !1822

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9598) #9, !dbg !1823
  unreachable, !dbg !1823

bb7:                                              ; preds = %bb3
  store ptr null, ptr %_25, align 8, !dbg !1825
  %10 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1826
  %11 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 0, !dbg !1826
  store ptr %pieces.0, ptr %11, align 8, !dbg !1826
  %12 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 1, !dbg !1826
  store i64 %pieces.1, ptr %12, align 8, !dbg !1826
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_25, i32 0, i32 0, !dbg !1826
  %14 = load ptr, ptr %13, align 8, !dbg !1826, !align !1077, !noundef !21
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_25, i32 0, i32 1, !dbg !1826
  %16 = load i64, ptr %15, align 8, !dbg !1826
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1826
  store ptr %14, ptr %17, align 8, !dbg !1826
  %18 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1826
  store i64 %16, ptr %18, align 8, !dbg !1826
  %19 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1826
  %20 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 0, !dbg !1826
  store ptr %args.0, ptr %20, align 8, !dbg !1826
  %21 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 1, !dbg !1826
  store i64 %args.1, ptr %21, align 8, !dbg !1826
  ret void, !dbg !1827

bb5:                                              ; preds = %bb3
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h0d17c6e22f7ea7ddE(ptr sret(%"core::fmt::Arguments<'_>") %_17, ptr align 8 @alloc8062, i64 1, ptr align 8 @alloc6469, i64 0) #8, !dbg !1828
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h750b68cc932bb047E(ptr %_17, ptr align 8 @alloc9600) #9, !dbg !1828
  unreachable, !dbg !1828
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hc041eca9effa95f1E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1829 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %1 = alloca { i64, i8 }, align 8
  %2 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %3 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1847, metadata !DIExpression()), !dbg !1852
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1848, metadata !DIExpression()), !dbg !1853
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1854, metadata !DIExpression()), !dbg !1867
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1863, metadata !DIExpression()), !dbg !1869
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !1870
  %5 = extractvalue { i64, i1 } %4, 0, !dbg !1870
  %6 = extractvalue { i64, i1 } %4, 1, !dbg !1870
  %7 = zext i1 %6 to i8, !dbg !1870
  store i64 %5, ptr %0, align 8, !dbg !1870
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1870
  store i8 %7, ptr %8, align 8, !dbg !1870
  %_5.0.i = load i64, ptr %0, align 8, !dbg !1870, !noundef !21
  %9 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1870
  %10 = load i8, ptr %9, align 8, !dbg !1870, !range !1608, !noundef !21
  %_5.1.i = trunc i8 %10 to i1, !dbg !1870
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1871
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1864, metadata !DIExpression()), !dbg !1872
  %11 = zext i1 %_5.1.i to i8, !dbg !1873
  store i8 %11, ptr %b.dbg.spill.i, align 1, !dbg !1873
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1866, metadata !DIExpression()), !dbg !1874
  store i64 %_5.0.i, ptr %1, align 8, !dbg !1875
  %12 = getelementptr inbounds { i64, i8 }, ptr %1, i32 0, i32 1, !dbg !1875
  %13 = zext i1 %_5.1.i to i8, !dbg !1875
  store i8 %13, ptr %12, align 8, !dbg !1875
  %14 = load i64, ptr %1, align 8, !dbg !1876, !noundef !21
  %15 = getelementptr inbounds { i64, i8 }, ptr %1, i32 0, i32 1, !dbg !1876
  %16 = load i8, ptr %15, align 8, !dbg !1876, !range !1608, !noundef !21
  %17 = trunc i8 %16 to i1, !dbg !1876
  %18 = zext i1 %17 to i8, !dbg !1876
  %19 = insertvalue { i64, i8 } undef, i64 %14, 0, !dbg !1876
  %20 = insertvalue { i64, i8 } %19, i8 %18, 1, !dbg !1876
  %_5.0 = extractvalue { i64, i8 } %20, 0, !dbg !1877
  %21 = extractvalue { i64, i8 } %20, 1, !dbg !1877
  %_5.1 = trunc i8 %21 to i1, !dbg !1877
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1878
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1849, metadata !DIExpression()), !dbg !1879
  %22 = zext i1 %_5.1 to i8, !dbg !1880
  store i8 %22, ptr %b.dbg.spill, align 1, !dbg !1880
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1851, metadata !DIExpression()), !dbg !1881
  %23 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1882
  %24 = zext i1 %23 to i8, !dbg !1882
  store i8 %24, ptr %2, align 1, !dbg !1882
  %25 = load i8, ptr %2, align 1, !dbg !1882, !range !1608, !noundef !21
  %_8 = trunc i8 %25 to i1, !dbg !1882
  br i1 %_8, label %bb3, label %bb4, !dbg !1882

bb4:                                              ; preds = %start
  %26 = getelementptr inbounds { i64, i64 }, ptr %3, i32 0, i32 1, !dbg !1883
  store i64 %_5.0, ptr %26, align 8, !dbg !1883
  store i64 1, ptr %3, align 8, !dbg !1883
  br label %bb5, !dbg !1884

bb3:                                              ; preds = %start
  store i64 0, ptr %3, align 8, !dbg !1885
  br label %bb5, !dbg !1884

bb5:                                              ; preds = %bb4, %bb3
  %27 = getelementptr inbounds { i64, i64 }, ptr %3, i32 0, i32 0, !dbg !1886
  %28 = load i64, ptr %27, align 8, !dbg !1886, !range !1887, !noundef !21
  %29 = getelementptr inbounds { i64, i64 }, ptr %3, i32 0, i32 1, !dbg !1886
  %30 = load i64, ptr %29, align 8, !dbg !1886
  %31 = insertvalue { i64, i64 } undef, i64 %28, 0, !dbg !1886
  %32 = insertvalue { i64, i64 } %31, i64 %30, 1, !dbg !1886
  ret { i64, i64 } %32, !dbg !1886
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h85c39ca8038d7eb2E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1888 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %1 = alloca { i64, i8 }, align 8
  %2 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %3 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1890, metadata !DIExpression()), !dbg !1895
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1891, metadata !DIExpression()), !dbg !1896
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1897, metadata !DIExpression()), !dbg !1904
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1900, metadata !DIExpression()), !dbg !1906
  %4 = sub i64 %self, %rhs, !dbg !1907
  %5 = icmp ult i64 %self, %rhs, !dbg !1907
  %6 = zext i1 %5 to i8, !dbg !1907
  store i64 %4, ptr %0, align 8, !dbg !1907
  %7 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1907
  store i8 %6, ptr %7, align 8, !dbg !1907
  %_5.0.i = load i64, ptr %0, align 8, !dbg !1907, !noundef !21
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1907
  %9 = load i8, ptr %8, align 8, !dbg !1907, !range !1608, !noundef !21
  %_5.1.i = trunc i8 %9 to i1, !dbg !1907
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1908
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1901, metadata !DIExpression()), !dbg !1909
  %10 = zext i1 %_5.1.i to i8, !dbg !1910
  store i8 %10, ptr %b.dbg.spill.i, align 1, !dbg !1910
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1903, metadata !DIExpression()), !dbg !1911
  store i64 %_5.0.i, ptr %1, align 8, !dbg !1912
  %11 = getelementptr inbounds { i64, i8 }, ptr %1, i32 0, i32 1, !dbg !1912
  %12 = zext i1 %_5.1.i to i8, !dbg !1912
  store i8 %12, ptr %11, align 8, !dbg !1912
  %13 = load i64, ptr %1, align 8, !dbg !1913, !noundef !21
  %14 = getelementptr inbounds { i64, i8 }, ptr %1, i32 0, i32 1, !dbg !1913
  %15 = load i8, ptr %14, align 8, !dbg !1913, !range !1608, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !1913
  %17 = zext i1 %16 to i8, !dbg !1913
  %18 = insertvalue { i64, i8 } undef, i64 %13, 0, !dbg !1913
  %19 = insertvalue { i64, i8 } %18, i8 %17, 1, !dbg !1913
  %_5.0 = extractvalue { i64, i8 } %19, 0, !dbg !1914
  %20 = extractvalue { i64, i8 } %19, 1, !dbg !1914
  %_5.1 = trunc i8 %20 to i1, !dbg !1914
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1915
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1892, metadata !DIExpression()), !dbg !1916
  %21 = zext i1 %_5.1 to i8, !dbg !1917
  store i8 %21, ptr %b.dbg.spill, align 1, !dbg !1917
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1894, metadata !DIExpression()), !dbg !1918
  %22 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1919
  %23 = zext i1 %22 to i8, !dbg !1919
  store i8 %23, ptr %2, align 1, !dbg !1919
  %24 = load i8, ptr %2, align 1, !dbg !1919, !range !1608, !noundef !21
  %_8 = trunc i8 %24 to i1, !dbg !1919
  br i1 %_8, label %bb3, label %bb4, !dbg !1919

bb4:                                              ; preds = %start
  %25 = getelementptr inbounds { i64, i64 }, ptr %3, i32 0, i32 1, !dbg !1920
  store i64 %_5.0, ptr %25, align 8, !dbg !1920
  store i64 1, ptr %3, align 8, !dbg !1920
  br label %bb5, !dbg !1921

bb3:                                              ; preds = %start
  store i64 0, ptr %3, align 8, !dbg !1922
  br label %bb5, !dbg !1921

bb5:                                              ; preds = %bb4, %bb3
  %26 = getelementptr inbounds { i64, i64 }, ptr %3, i32 0, i32 0, !dbg !1923
  %27 = load i64, ptr %26, align 8, !dbg !1923, !range !1887, !noundef !21
  %28 = getelementptr inbounds { i64, i64 }, ptr %3, i32 0, i32 1, !dbg !1923
  %29 = load i64, ptr %28, align 8, !dbg !1923
  %30 = insertvalue { i64, i64 } undef, i64 %27, 0, !dbg !1923
  %31 = insertvalue { i64, i64 } %30, i64 %29, 1, !dbg !1923
  ret { i64, i64 } %31, !dbg !1923
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hd195107931a95b57E"(ptr %_1) unnamed_addr #0 !dbg !1924 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1930, metadata !DIExpression()), !dbg !1933
  ret void, !dbg !1933
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h2888b8e0d115b72dE"(ptr %_1) unnamed_addr #0 !dbg !1934 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1939, metadata !DIExpression()), !dbg !1942
  ret void, !dbg !1942
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h089b1ad22b8681e7E"(ptr %_1) unnamed_addr #0 !dbg !1943 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1948, metadata !DIExpression()), !dbg !1951
  ret void, !dbg !1951
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hed610cb66285e4bcE"(ptr %_1) unnamed_addr #0 !dbg !1952 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1957, metadata !DIExpression()), !dbg !1958
  ret void, !dbg !1958
}

; core::ptr::drop_in_place<&x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hcc6661232f70fc20E"(ptr %_1) unnamed_addr #0 !dbg !1959 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1964, metadata !DIExpression()), !dbg !1965
  ret void, !dbg !1965
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17ha715bc3336830d1eE"(ptr %_1) unnamed_addr #0 !dbg !1966 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1971, metadata !DIExpression()), !dbg !1974
  ret void, !dbg !1974
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17hb51cf3aa798c3fdbE"(ptr %_1) unnamed_addr #0 !dbg !1975 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1980, metadata !DIExpression()), !dbg !1983
  ret void, !dbg !1983
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h682a9b834fc27aa2E"(ptr %_1) unnamed_addr #0 !dbg !1984 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1989, metadata !DIExpression()), !dbg !1992
  ret void, !dbg !1992
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbc11ad30ec8edf6aE"(ptr %_1) unnamed_addr #0 !dbg !1993 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1998, metadata !DIExpression()), !dbg !2001
  ret void, !dbg !2001
}

; core::ptr::drop_in_place<[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h89192070aa538a66E"(ptr %_1) unnamed_addr #0 !dbg !2002 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2007, metadata !DIExpression()), !dbg !2010
  ret void, !dbg !2010
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbc9b849ea2b6cb71E"(ptr %_1) unnamed_addr #0 !dbg !2011 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2016, metadata !DIExpression()), !dbg !2019
  ret void, !dbg !2019
}

; core::ptr::drop_in_place<&[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h90a70b6b87c4bf1fE"(ptr %_1) unnamed_addr #0 !dbg !2020 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2025, metadata !DIExpression()), !dbg !2028
  ret void, !dbg !2028
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,x86_64::structures::idt::PageFaultErrorCode)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h4786684a7cca0926E"(ptr %_1) unnamed_addr #0 !dbg !2029 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2034, metadata !DIExpression()), !dbg !2037
  ret void, !dbg !2037
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h77ab4837b62149bcE"(ptr %_1) unnamed_addr #0 !dbg !2038 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2043, metadata !DIExpression()), !dbg !2044
  ret void, !dbg !2044
}

; core::ptr::drop_in_place<u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h01afa20c15f57c88E"(ptr %_1) unnamed_addr #0 !dbg !2045 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2050, metadata !DIExpression()), !dbg !2053
  ret void, !dbg !2053
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h00eac9767add8c68E"(ptr %_1) unnamed_addr #0 !dbg !2054 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2059, metadata !DIExpression()), !dbg !2060
  ret void, !dbg !2060
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h4b666bbfd7af1a18E"(ptr %_1) unnamed_addr #0 !dbg !2061 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2066, metadata !DIExpression()), !dbg !2069
  ret void, !dbg !2069
}

; core::ptr::drop_in_place<&u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h6578ea863fc25e4dE"(ptr %_1) unnamed_addr #0 !dbg !2070 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2075, metadata !DIExpression()), !dbg !2078
  ret void, !dbg !2078
}

; core::ptr::drop_in_place<&u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17hb28aed2b4732e0a0E"(ptr %_1) unnamed_addr #0 !dbg !2079 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2084, metadata !DIExpression()), !dbg !2087
  ret void, !dbg !2087
}

; core::ptr::drop_in_place<&u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h12dff3c4db2d04caE"(ptr %_1) unnamed_addr #0 !dbg !2088 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2093, metadata !DIExpression()), !dbg !2094
  ret void, !dbg !2094
}

; core::ptr::drop_in_place<&usize>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h389811ad06ccf024E"(ptr %_1) unnamed_addr #0 !dbg !2095 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2100, metadata !DIExpression()), !dbg !2103
  ret void, !dbg !2103
}

; core::ptr::drop_in_place<&()>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17hd4becc81ed19fa9dE"(ptr %_1) unnamed_addr #0 !dbg !2104 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2109, metadata !DIExpression()), !dbg !2112
  ret void, !dbg !2112
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17hd138010e43b4cb56E"(ptr %_1) unnamed_addr #0 !dbg !2113 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2118, metadata !DIExpression()), !dbg !2121
  ret void, !dbg !2121
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h0b48c4f7a623ba01E"(ptr %_1) unnamed_addr #0 !dbg !2122 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2127, metadata !DIExpression()), !dbg !2130
  ret void, !dbg !2130
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h727649ef97d55f4eE"(ptr %_1) unnamed_addr #0 !dbg !2131 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2136, metadata !DIExpression()), !dbg !2137
  ret void, !dbg !2137
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h7a5e020e4d368417E"(ptr %_1) unnamed_addr #0 !dbg !2138 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2143, metadata !DIExpression()), !dbg !2144
  ret void, !dbg !2144
}

; core::ptr::drop_in_place<[u64; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h64b4a7bc72de7494E"(ptr %_1) unnamed_addr #0 !dbg !2145 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2150, metadata !DIExpression()), !dbg !2153
  ret void, !dbg !2153
}

; core::ptr::drop_in_place<&x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h627ae7bc99acbf62E"(ptr %_1) unnamed_addr #0 !dbg !2154 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2159, metadata !DIExpression()), !dbg !2162
  ret void, !dbg !2162
}

; core::ptr::drop_in_place<&x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hd511dd6dad69d538E"(ptr %_1) unnamed_addr #0 !dbg !2163 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2168, metadata !DIExpression()), !dbg !2169
  ret void, !dbg !2169
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h68289a5e07cf2e7bE"(ptr %_1) unnamed_addr #0 !dbg !2170 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2175, metadata !DIExpression()), !dbg !2178
  ret void, !dbg !2178
}

; core::ptr::drop_in_place<&x86_64::instructions::tlb::Pcid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h91784d366017a362E"(ptr %_1) unnamed_addr #0 !dbg !2179 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2184, metadata !DIExpression()), !dbg !2187
  ret void, !dbg !2187
}

; core::ptr::drop_in_place<x86_64::structures::idt::EntryOptions>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17hf9cc5a7b99150bcdE"(ptr %_1) unnamed_addr #0 !dbg !2188 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2193, metadata !DIExpression()), !dbg !2196
  ret void, !dbg !2196
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h1b235a8b42eacba2E"(ptr %_1) unnamed_addr #0 !dbg !2197 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2202, metadata !DIExpression()), !dbg !2205
  ret void, !dbg !2205
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 3]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17ha522301ad400dde4E"(ptr %_1) unnamed_addr #0 !dbg !2206 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2211, metadata !DIExpression()), !dbg !2214
  ret void, !dbg !2214
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 7]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17hc79bbe64a98a3991E"(ptr %_1) unnamed_addr #0 !dbg !2215 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2220, metadata !DIExpression()), !dbg !2223
  ret void, !dbg !2223
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::MappedFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hb853268652bfc669E"(ptr %_1) unnamed_addr #0 !dbg !2224 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2229, metadata !DIExpression()), !dbg !2232
  ret void, !dbg !2232
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h66f865f512edc098E"(ptr %_1) unnamed_addr #0 !dbg !2233 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2238, metadata !DIExpression()), !dbg !2241
  ret void, !dbg !2241
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hc17e955fecc496e1E"(ptr %_1) unnamed_addr #0 !dbg !2242 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2247, metadata !DIExpression()), !dbg !2248
  ret void, !dbg !2248
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17haf587f76b2a67e2eE"(ptr %_1) unnamed_addr #0 !dbg !2249 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2254, metadata !DIExpression()), !dbg !2255
  ret void, !dbg !2255
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h91c66c770136ec71E"(ptr %_1) unnamed_addr #0 !dbg !2256 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2261, metadata !DIExpression()), !dbg !2264
  ret void, !dbg !2264
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h45e6a7e655495aa3E"(ptr %_1) unnamed_addr #0 !dbg !2265 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2270, metadata !DIExpression()), !dbg !2273
  ret void, !dbg !2273
}

; core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hf08ae73255d20247E"(ptr %ptr) unnamed_addr #0 !dbg !2274 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2283, metadata !DIExpression()), !dbg !2284
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2285, metadata !DIExpression()), !dbg !2292
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2294, metadata !DIExpression()), !dbg !2302
  store ptr %ptr, ptr %0, align 8, !dbg !2304
  %1 = load i64, ptr %0, align 8, !dbg !2304, !noundef !21
  %2 = icmp eq i64 %1, 0, !dbg !2305
  ret i1 %2, !dbg !2306
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h1489e97d6cf0e763E"(ptr %self) unnamed_addr #0 !dbg !2307 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2311, metadata !DIExpression()), !dbg !2312
  store ptr %self, ptr %_2, align 8, !dbg !2313
  %0 = load ptr, ptr %_2, align 8, !dbg !2314, !noundef !21
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hf08ae73255d20247E"(ptr %0) #8, !dbg !2314
  ret i1 %1, !dbg !2315
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7bcd262bf3bc3ae3E"(ptr %self) unnamed_addr #0 !dbg !2316 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2320, metadata !DIExpression()), !dbg !2321
  store ptr %self, ptr %_2, align 8, !dbg !2322
  %0 = load ptr, ptr %_2, align 8, !dbg !2323, !noundef !21
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hf08ae73255d20247E"(ptr %0) #8, !dbg !2323
  ret i1 %1, !dbg !2324
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17ha07a9862b9314b36E"(ptr %self) unnamed_addr #0 !dbg !2325 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2330, metadata !DIExpression()), !dbg !2331
  store ptr %self, ptr %_2, align 8, !dbg !2332
  %0 = load ptr, ptr %_2, align 8, !dbg !2333, !noundef !21
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hf08ae73255d20247E"(ptr %0) #8, !dbg !2333
  ret i1 %1, !dbg !2334
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17he0ce00e5a12701e2E"(ptr %self) unnamed_addr #0 !dbg !2335 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2339, metadata !DIExpression()), !dbg !2340
  store ptr %self, ptr %_2, align 8, !dbg !2341
  %0 = load ptr, ptr %_2, align 8, !dbg !2342, !noundef !21
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hf08ae73255d20247E"(ptr %0) #8, !dbg !2342
  ret i1 %1, !dbg !2343
}

; core::ptr::drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h1c1af8f84ade5d16E"(ptr %_1) unnamed_addr #0 !dbg !2344 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2349, metadata !DIExpression()), !dbg !2350
  ret void, !dbg !2350
}

; core::ptr::drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hd0b0c61d72c62f13E"(ptr %_1) unnamed_addr #0 !dbg !2351 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2356, metadata !DIExpression()), !dbg !2359
  ret void, !dbg !2359
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h285e4fcbc72f9b6fE(ptr %data_address) unnamed_addr #0 !dbg !2360 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2366, metadata !DIExpression()), !dbg !2368
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2367, metadata !DIExpression()), !dbg !2369
  store ptr %data_address, ptr %_4, align 8, !dbg !2370
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2371
  %0 = load ptr, ptr %_3, align 8, !dbg !2371, !noundef !21
  ret ptr %0, !dbg !2372
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hb90c0ea5b3d8760dE(ptr %data_address) unnamed_addr #0 !dbg !2373 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2377, metadata !DIExpression()), !dbg !2379
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2378, metadata !DIExpression()), !dbg !2380
  store ptr %data_address, ptr %_4, align 8, !dbg !2381
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2382
  %0 = load ptr, ptr %_3, align 8, !dbg !2382, !noundef !21
  ret ptr %0, !dbg !2383
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hd1e0d5489f0832bcE(ptr %data_address) unnamed_addr #0 !dbg !2384 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<addr::VirtAddr>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2388, metadata !DIExpression()), !dbg !2390
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2389, metadata !DIExpression()), !dbg !2391
  store ptr %data_address, ptr %_4, align 8, !dbg !2392
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2393
  %0 = load ptr, ptr %_3, align 8, !dbg !2393, !noundef !21
  ret ptr %0, !dbg !2394
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hd621648db981eb20E(ptr %data_address) unnamed_addr #0 !dbg !2395 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<u64>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2399, metadata !DIExpression()), !dbg !2401
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2400, metadata !DIExpression()), !dbg !2402
  store ptr %data_address, ptr %_4, align 8, !dbg !2403
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2404
  %0 = load ptr, ptr %_3, align 8, !dbg !2404, !noundef !21
  ret ptr %0, !dbg !2405
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h1adcf7233292baafE(ptr %ptr) unnamed_addr #0 !dbg !2406 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2410, metadata !DIExpression()), !dbg !2411
  store ptr %ptr, ptr %_2, align 8, !dbg !2412
  ret void, !dbg !2413
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h8ca7f187b25908a7E(ptr %ptr) unnamed_addr #0 !dbg !2414 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2418, metadata !DIExpression()), !dbg !2419
  store ptr %ptr, ptr %_2, align 8, !dbg !2420
  ret void, !dbg !2421
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h9872e19268cffe2eE(ptr %ptr) unnamed_addr #0 !dbg !2422 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2426, metadata !DIExpression()), !dbg !2427
  store ptr %ptr, ptr %_2, align 8, !dbg !2428
  ret void, !dbg !2429
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17ha064baa788bbb771E(ptr %ptr) unnamed_addr #0 !dbg !2430 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2434, metadata !DIExpression()), !dbg !2435
  store ptr %ptr, ptr %_2, align 8, !dbg !2436
  ret void, !dbg !2437
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h178ac9d26a72a248E"(ptr %ptr) unnamed_addr #0 !dbg !2438 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2443, metadata !DIExpression()), !dbg !2444
  store ptr %ptr, ptr %_3, align 8, !dbg !2445
  %1 = load ptr, ptr %_3, align 8, !dbg !2445, !noundef !21
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2446, metadata !DIExpression()), !dbg !2452
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7bcd262bf3bc3ae3E"(ptr %1) #8, !dbg !2454
  %_3.i = xor i1 %_4.i, true, !dbg !2456
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h4b676e6262ec4d75E.exit", !dbg !2457

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17hb8a2b9db753d85a7E(ptr align 1 @alloc9604, i64 93) #9, !dbg !2458
  unreachable, !dbg !2458

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h4b676e6262ec4d75E.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2459
  %2 = load ptr, ptr %0, align 8, !dbg !2460, !nonnull !21, !noundef !21
  ret ptr %2, !dbg !2460
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h3b2e533048066a15E"(ptr %ptr) unnamed_addr #0 !dbg !2461 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2465, metadata !DIExpression()), !dbg !2466
  store ptr %ptr, ptr %_3, align 8, !dbg !2467
  %1 = load ptr, ptr %_3, align 8, !dbg !2467, !noundef !21
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2468, metadata !DIExpression()), !dbg !2471
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17he0ce00e5a12701e2E"(ptr %1) #8, !dbg !2473
  %_3.i = xor i1 %_4.i, true, !dbg !2475
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17haf8f4f04a751805eE.exit", !dbg !2476

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17hb8a2b9db753d85a7E(ptr align 1 @alloc9604, i64 93) #9, !dbg !2477
  unreachable, !dbg !2477

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17haf8f4f04a751805eE.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2478
  %2 = load ptr, ptr %0, align 8, !dbg !2479, !nonnull !21, !noundef !21
  ret ptr %2, !dbg !2479
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hc0f3a4b04b28697bE"(ptr %ptr) unnamed_addr #0 !dbg !2480 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2484, metadata !DIExpression()), !dbg !2485
  store ptr %ptr, ptr %_3, align 8, !dbg !2486
  %1 = load ptr, ptr %_3, align 8, !dbg !2486, !noundef !21
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2487, metadata !DIExpression()), !dbg !2492
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17ha07a9862b9314b36E"(ptr %1) #8, !dbg !2494
  %_3.i = xor i1 %_4.i, true, !dbg !2496
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h2127bf5c236b954bE.exit", !dbg !2497

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17hb8a2b9db753d85a7E(ptr align 1 @alloc9604, i64 93) #9, !dbg !2498
  unreachable, !dbg !2498

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h2127bf5c236b954bE.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2499
  %2 = load ptr, ptr %0, align 8, !dbg !2500, !nonnull !21, !noundef !21
  ret ptr %2, !dbg !2500
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd4b9de17560b60acE"(ptr %ptr) unnamed_addr #0 !dbg !2501 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2505, metadata !DIExpression()), !dbg !2506
  store ptr %ptr, ptr %_3, align 8, !dbg !2507
  %1 = load ptr, ptr %_3, align 8, !dbg !2507, !noundef !21
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2508, metadata !DIExpression()), !dbg !2511
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h1489e97d6cf0e763E"(ptr %1) #8, !dbg !2513
  %_3.i = xor i1 %_4.i, true, !dbg !2515
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h78d0645ed5e4e6e9E.exit", !dbg !2516

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17hb8a2b9db753d85a7E(ptr align 1 @alloc9604, i64 93) #9, !dbg !2517
  unreachable, !dbg !2517

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h78d0645ed5e4e6e9E.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2518
  %2 = load ptr, ptr %0, align 8, !dbg !2519, !nonnull !21, !noundef !21
  ret ptr %2, !dbg !2519
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17hc195837865f0d948E"(ptr %_1) unnamed_addr #0 !dbg !2520 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2525, metadata !DIExpression()), !dbg !2528
  ret void, !dbg !2528
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h1274bde35464eb08E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2529 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2537, metadata !DIExpression()), !dbg !2541
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2538, metadata !DIExpression()), !dbg !2542
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h8ca7f187b25908a7E(ptr %meta) #8, !dbg !2543
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h285e4fcbc72f9b6fE(ptr %self) #8, !dbg !2544
  ret ptr %0, !dbg !2545
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h3e6fd2243376368bE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2546 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2550, metadata !DIExpression()), !dbg !2554
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2551, metadata !DIExpression()), !dbg !2555
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17ha064baa788bbb771E(ptr %meta) #8, !dbg !2556
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hd621648db981eb20E(ptr %self) #8, !dbg !2557
  ret ptr %0, !dbg !2558
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7265b367060b93e4E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2559 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2563, metadata !DIExpression()), !dbg !2567
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2564, metadata !DIExpression()), !dbg !2568
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h9872e19268cffe2eE(ptr %meta) #8, !dbg !2569
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hb90c0ea5b3d8760dE(ptr %self) #8, !dbg !2570
  ret ptr %0, !dbg !2571
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hf4722c487ed339afE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2572 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2576, metadata !DIExpression()), !dbg !2580
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2577, metadata !DIExpression()), !dbg !2581
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h1adcf7233292baafE(ptr %meta) #8, !dbg !2582
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hd1e0d5489f0832bcE(ptr %self) #8, !dbg !2583
  ret ptr %0, !dbg !2584
}

; core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h49ba19ae5a0d6c6aE"(ptr %ptr) unnamed_addr #0 !dbg !2585 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2590, metadata !DIExpression()), !dbg !2591
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2592, metadata !DIExpression()), !dbg !2597
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2599, metadata !DIExpression()), !dbg !2604
  store ptr %ptr, ptr %0, align 8, !dbg !2606
  %1 = load i64, ptr %0, align 8, !dbg !2606, !noundef !21
  %2 = icmp eq i64 %1, 0, !dbg !2607
  ret i1 %2, !dbg !2608
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84967d072a14b1a3E"(ptr %self) unnamed_addr #0 !dbg !2609 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2613, metadata !DIExpression()), !dbg !2614
  store ptr %self, ptr %_2, align 8, !dbg !2615
  %0 = load ptr, ptr %_2, align 8, !dbg !2616, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h49ba19ae5a0d6c6aE"(ptr %0) #8, !dbg !2616
  ret i1 %1, !dbg !2617
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h96fb40f62acd5dacE"(ptr %self) unnamed_addr #0 !dbg !2618 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2622, metadata !DIExpression()), !dbg !2623
  store ptr %self, ptr %_2, align 8, !dbg !2624
  %0 = load ptr, ptr %_2, align 8, !dbg !2625, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h49ba19ae5a0d6c6aE"(ptr %0) #8, !dbg !2625
  ret i1 %1, !dbg !2626
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hcf1df14e356dc673E"(ptr %self) unnamed_addr #0 !dbg !2627 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2631, metadata !DIExpression()), !dbg !2632
  store ptr %self, ptr %_2, align 8, !dbg !2633
  %0 = load ptr, ptr %_2, align 8, !dbg !2634, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h49ba19ae5a0d6c6aE"(ptr %0) #8, !dbg !2634
  ret i1 %1, !dbg !2635
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hff93f075c2a703c1E"(ptr %self) unnamed_addr #0 !dbg !2636 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2640, metadata !DIExpression()), !dbg !2641
  store ptr %self, ptr %_2, align 8, !dbg !2642
  %0 = load ptr, ptr %_2, align 8, !dbg !2643, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h49ba19ae5a0d6c6aE"(ptr %0) #8, !dbg !2643
  ret i1 %1, !dbg !2644
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h0c5c61fc4b9ac991E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2645 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_5 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2652, metadata !DIExpression()), !dbg !2654
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2653, metadata !DIExpression()), !dbg !2655
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1ff33d23fd500507E"(ptr align 4 %self, ptr align 8 @alloc9606) #8, !dbg !2656
  %_6.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2656
  %_6.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2656
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !2657
  store ptr %_6.0, ptr %1, align 8, !dbg !2657
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !2657
  store i64 %_6.1, ptr %2, align 8, !dbg !2657
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62557f45f5aafd15E"(ptr align 8 %_5, ptr align 8 %f) #8, !dbg !2658
  ret i1 %3, !dbg !2659
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hacb7505416dc903fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2660 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_5 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2665, metadata !DIExpression()), !dbg !2667
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2666, metadata !DIExpression()), !dbg !2668
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hd5ffbf4d28b8b3fdE"(ptr align 8 %self, ptr align 8 @alloc9606) #8, !dbg !2669
  %_6.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2669
  %_6.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2669
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !2670
  store ptr %_6.0, ptr %1, align 8, !dbg !2670
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !2670
  store i64 %_6.1, ptr %2, align 8, !dbg !2670
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75ca0e363ced8d4aE"(ptr align 8 %_5, ptr align 8 %f) #8, !dbg !2671
  ret i1 %3, !dbg !2672
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbef5bfeb3d4e323cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2673 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_5 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2678, metadata !DIExpression()), !dbg !2680
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2679, metadata !DIExpression()), !dbg !2681
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h80828136640bd96fE"(ptr align 8 %self, ptr align 8 @alloc9606) #8, !dbg !2682
  %_6.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2682
  %_6.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2682
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !2683
  store ptr %_6.0, ptr %1, align 8, !dbg !2683
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !2683
  store i64 %_6.1, ptr %2, align 8, !dbg !2683
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3638a12dde57c78E"(ptr align 8 %_5, ptr align 8 %f) #8, !dbg !2684
  ret i1 %3, !dbg !2685
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17heb6564f73a3b7cfeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2686 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_5 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2691, metadata !DIExpression()), !dbg !2693
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2692, metadata !DIExpression()), !dbg !2694
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0dc9d331b55cfae1E"(ptr align 8 %self, ptr align 8 @alloc9606) #8, !dbg !2695
  %_6.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2695
  %_6.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2695
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !2696
  store ptr %_6.0, ptr %1, align 8, !dbg !2696
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !2696
  store i64 %_6.1, ptr %2, align 8, !dbg !2696
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75ca0e363ced8d4aE"(ptr align 8 %_5, ptr align 8 %f) #8, !dbg !2697
  ret i1 %3, !dbg !2698
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hfe55ab0d89616d7dE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2699 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_5 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2704, metadata !DIExpression()), !dbg !2706
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2705, metadata !DIExpression()), !dbg !2707
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdcb041217d53a39eE"(ptr align 4 %self, ptr align 8 @alloc9606) #8, !dbg !2708
  %_6.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2708
  %_6.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2708
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !2709
  store ptr %_6.0, ptr %1, align 8, !dbg !2709
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !2709
  store i64 %_6.1, ptr %2, align 8, !dbg !2709
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62557f45f5aafd15E"(ptr align 8 %_5, ptr align 8 %f) #8, !dbg !2710
  ret i1 %3, !dbg !2711
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0dc9d331b55cfae1E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2712 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2718, metadata !DIExpression()), !dbg !2722
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2719, metadata !DIExpression()), !dbg !2723
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5164a8c2219262a2E"(ptr align 8 %self, i64 7, ptr align 8 %0) #8, !dbg !2724
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2724
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2724
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2725
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2725
  ret { ptr, i64 } %5, !dbg !2725
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1ff33d23fd500507E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2726 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2730, metadata !DIExpression()), !dbg !2733
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2731, metadata !DIExpression()), !dbg !2734
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h30d5415e2f6b5178E"(ptr align 4 %self, i64 224, ptr align 8 %0) #8, !dbg !2735
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2735
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2735
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2736
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2736
  ret { ptr, i64 } %5, !dbg !2736
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h80828136640bd96fE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2737 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2741, metadata !DIExpression()), !dbg !2744
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2742, metadata !DIExpression()), !dbg !2745
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hda208fe6d12f8e67E"(ptr align 8 %self, i64 8, ptr align 8 %0) #8, !dbg !2746
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2746
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2746
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2747
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2747
  ret { ptr, i64 } %5, !dbg !2747
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcaec17b26248a76eE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2748 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2753, metadata !DIExpression()), !dbg !2756
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2754, metadata !DIExpression()), !dbg !2757
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h75950da159795228E"(ptr align 8 %self, i64 512, ptr align 8 %0) #8, !dbg !2758
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2758
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2758
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2759
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2759
  ret { ptr, i64 } %5, !dbg !2759
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hd5ffbf4d28b8b3fdE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2760 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2764, metadata !DIExpression()), !dbg !2766
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2765, metadata !DIExpression()), !dbg !2767
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5164a8c2219262a2E"(ptr align 8 %self, i64 3, ptr align 8 %0) #8, !dbg !2768
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2768
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2768
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2769
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2769
  ret { ptr, i64 } %5, !dbg !2769
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdcb041217d53a39eE"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2770 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2774, metadata !DIExpression()), !dbg !2776
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2775, metadata !DIExpression()), !dbg !2777
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h30d5415e2f6b5178E"(ptr align 4 %self, i64 8, ptr align 8 %0) #8, !dbg !2778
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2778
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2778
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2779
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2779
  ret { ptr, i64 } %5, !dbg !2779
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h528d7ed9101e47c8E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2780 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2786, metadata !DIExpression()), !dbg !2787
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h8b43fe5bec60033fE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2788
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2788
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2788
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2789
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2789
  ret { ptr, ptr } %6, !dbg !2789
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h5b12d3c1f2043d1cE"(ptr align 4 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2790 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2794, metadata !DIExpression()), !dbg !2795
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha0161cf196f12726E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !2796
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2796
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2796
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2797
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2797
  ret { ptr, ptr } %6, !dbg !2797
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hbdf211e37f720549E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2798 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2802, metadata !DIExpression()), !dbg !2803
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hd905a28977a9b457E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2804
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2804
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2804
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2805
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2805
  ret { ptr, ptr } %6, !dbg !2805
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hf309f045c6734103E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2806 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2810, metadata !DIExpression()), !dbg !2811
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hf65df62d9c2dc862E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2812
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2812
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2812
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2813
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2813
  ret { ptr, ptr } %6, !dbg !2813
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h8b43fe5bec60033fE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2814 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2817, metadata !DIExpression()), !dbg !2822
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2820, metadata !DIExpression()), !dbg !2823
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2824, metadata !DIExpression()), !dbg !2829
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2831
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2818, metadata !DIExpression()), !dbg !2832
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_5 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84967d072a14b1a3E"(ptr %slice.0) #8, !dbg !2833
  %_4 = xor i1 %_5, true, !dbg !2834
  call void @llvm.assume(i1 %_4), !dbg !2835
  br i1 false, label %bb3, label %bb4, !dbg !2836

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2837, metadata !DIExpression()), !dbg !2843
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2842, metadata !DIExpression()), !dbg !2845
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2846, metadata !DIExpression()), !dbg !2853
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2852, metadata !DIExpression()), !dbg !2855
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2856
  store ptr %6, ptr %0, align 8, !dbg !2856
  %7 = load ptr, ptr %0, align 8, !dbg !2856, !noundef !21
  store ptr %7, ptr %end, align 8, !dbg !2857
  br label %bb5, !dbg !2857

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2858, metadata !DIExpression()), !dbg !2862
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2861, metadata !DIExpression()), !dbg !2864
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2865, metadata !DIExpression()), !dbg !2872
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2874, metadata !DIExpression()), !dbg !2880
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2879, metadata !DIExpression()), !dbg !2882
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2883, metadata !DIExpression()), !dbg !2889
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2888, metadata !DIExpression()), !dbg !2891
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2892
  store ptr %8, ptr %1, align 8, !dbg !2892
  %9 = load ptr, ptr %1, align 8, !dbg !2892, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h3e6fd2243376368bE"(ptr %9, ptr %slice.0) #8, !dbg !2893
  store ptr %10, ptr %end, align 8, !dbg !2894
  br label %bb5, !dbg !2894

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_15 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h178ac9d26a72a248E"(ptr %slice.0) #8, !dbg !2895
  %_18 = load ptr, ptr %end, align 8, !dbg !2896, !noundef !21
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2897
  store ptr %_15, ptr %11, align 8, !dbg !2897
  store ptr %_18, ptr %2, align 8, !dbg !2897
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2898
  %13 = load ptr, ptr %12, align 8, !dbg !2898, !noundef !21
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2898
  %15 = load ptr, ptr %14, align 8, !dbg !2898, !nonnull !21, !noundef !21
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !2898
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2898
  ret { ptr, ptr } %17, !dbg !2898
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha0161cf196f12726E"(ptr align 4 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2899 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2901, metadata !DIExpression()), !dbg !2906
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2904, metadata !DIExpression()), !dbg !2907
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2908, metadata !DIExpression()), !dbg !2913
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2915
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2902, metadata !DIExpression()), !dbg !2916
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_5 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hcf1df14e356dc673E"(ptr %slice.0) #8, !dbg !2917
  %_4 = xor i1 %_5, true, !dbg !2918
  call void @llvm.assume(i1 %_4), !dbg !2919
  br i1 false, label %bb3, label %bb4, !dbg !2920

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2921, metadata !DIExpression()), !dbg !2927
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2926, metadata !DIExpression()), !dbg !2929
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2930, metadata !DIExpression()), !dbg !2936
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2935, metadata !DIExpression()), !dbg !2938
  %6 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %slice.0, i64 %slice.1, !dbg !2939
  store ptr %6, ptr %0, align 8, !dbg !2939
  %7 = load ptr, ptr %0, align 8, !dbg !2939, !noundef !21
  store ptr %7, ptr %end, align 8, !dbg !2940
  br label %bb5, !dbg !2940

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2941, metadata !DIExpression()), !dbg !2945
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2944, metadata !DIExpression()), !dbg !2947
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2948, metadata !DIExpression()), !dbg !2954
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2874, metadata !DIExpression()), !dbg !2956
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2879, metadata !DIExpression()), !dbg !2958
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2883, metadata !DIExpression()), !dbg !2959
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2888, metadata !DIExpression()), !dbg !2961
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2962
  store ptr %8, ptr %1, align 8, !dbg !2962
  %9 = load ptr, ptr %1, align 8, !dbg !2962, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7265b367060b93e4E"(ptr %9, ptr %slice.0) #8, !dbg !2963
  store ptr %10, ptr %end, align 8, !dbg !2964
  br label %bb5, !dbg !2964

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_15 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd4b9de17560b60acE"(ptr %slice.0) #8, !dbg !2965
  %_18 = load ptr, ptr %end, align 8, !dbg !2966, !noundef !21
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2967
  store ptr %_15, ptr %11, align 8, !dbg !2967
  store ptr %_18, ptr %2, align 8, !dbg !2967
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2968
  %13 = load ptr, ptr %12, align 8, !dbg !2968, !noundef !21
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2968
  %15 = load ptr, ptr %14, align 8, !dbg !2968, !nonnull !21, !noundef !21
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !2968
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2968
  ret { ptr, ptr } %17, !dbg !2968
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hd905a28977a9b457E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2969 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2971, metadata !DIExpression()), !dbg !2976
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2974, metadata !DIExpression()), !dbg !2977
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2978, metadata !DIExpression()), !dbg !2983
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2985
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2972, metadata !DIExpression()), !dbg !2986
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_5 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h96fb40f62acd5dacE"(ptr %slice.0) #8, !dbg !2987
  %_4 = xor i1 %_5, true, !dbg !2988
  call void @llvm.assume(i1 %_4), !dbg !2989
  br i1 false, label %bb3, label %bb4, !dbg !2990

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2991, metadata !DIExpression()), !dbg !2997
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2996, metadata !DIExpression()), !dbg !2999
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3000, metadata !DIExpression()), !dbg !3006
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3005, metadata !DIExpression()), !dbg !3008
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3009
  store ptr %6, ptr %0, align 8, !dbg !3009
  %7 = load ptr, ptr %0, align 8, !dbg !3009, !noundef !21
  store ptr %7, ptr %end, align 8, !dbg !3010
  br label %bb5, !dbg !3010

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3011, metadata !DIExpression()), !dbg !3015
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3014, metadata !DIExpression()), !dbg !3017
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3018, metadata !DIExpression()), !dbg !3024
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2874, metadata !DIExpression()), !dbg !3026
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2879, metadata !DIExpression()), !dbg !3028
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2883, metadata !DIExpression()), !dbg !3029
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2888, metadata !DIExpression()), !dbg !3031
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3032
  store ptr %8, ptr %1, align 8, !dbg !3032
  %9 = load ptr, ptr %1, align 8, !dbg !3032, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hf4722c487ed339afE"(ptr %9, ptr %slice.0) #8, !dbg !3033
  store ptr %10, ptr %end, align 8, !dbg !3034
  br label %bb5, !dbg !3034

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_15 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h3b2e533048066a15E"(ptr %slice.0) #8, !dbg !3035
  %_18 = load ptr, ptr %end, align 8, !dbg !3036, !noundef !21
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3037
  store ptr %_15, ptr %11, align 8, !dbg !3037
  store ptr %_18, ptr %2, align 8, !dbg !3037
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3038
  %13 = load ptr, ptr %12, align 8, !dbg !3038, !noundef !21
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3038
  %15 = load ptr, ptr %14, align 8, !dbg !3038, !nonnull !21, !noundef !21
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !3038
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3038
  ret { ptr, ptr } %17, !dbg !3038
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hf65df62d9c2dc862E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !3039 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !3041, metadata !DIExpression()), !dbg !3046
  call void @llvm.dbg.declare(metadata ptr %end, metadata !3044, metadata !DIExpression()), !dbg !3047
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !3048, metadata !DIExpression()), !dbg !3053
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !3055
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !3042, metadata !DIExpression()), !dbg !3056
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_5 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hff93f075c2a703c1E"(ptr %slice.0) #8, !dbg !3057
  %_4 = xor i1 %_5, true, !dbg !3058
  call void @llvm.assume(i1 %_4), !dbg !3059
  br i1 false, label %bb3, label %bb4, !dbg !3060

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !3061, metadata !DIExpression()), !dbg !3067
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !3066, metadata !DIExpression()), !dbg !3069
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3070, metadata !DIExpression()), !dbg !3076
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3075, metadata !DIExpression()), !dbg !3078
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3079
  store ptr %6, ptr %0, align 8, !dbg !3079
  %7 = load ptr, ptr %0, align 8, !dbg !3079, !noundef !21
  store ptr %7, ptr %end, align 8, !dbg !3080
  br label %bb5, !dbg !3080

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3081, metadata !DIExpression()), !dbg !3085
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3084, metadata !DIExpression()), !dbg !3087
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3088, metadata !DIExpression()), !dbg !3094
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2874, metadata !DIExpression()), !dbg !3096
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2879, metadata !DIExpression()), !dbg !3098
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2883, metadata !DIExpression()), !dbg !3099
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2888, metadata !DIExpression()), !dbg !3101
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3102
  store ptr %8, ptr %1, align 8, !dbg !3102
  %9 = load ptr, ptr %1, align 8, !dbg !3102, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h1274bde35464eb08E"(ptr %9, ptr %slice.0) #8, !dbg !3103
  store ptr %10, ptr %end, align 8, !dbg !3104
  br label %bb5, !dbg !3104

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_15 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hc0f3a4b04b28697bE"(ptr %slice.0) #8, !dbg !3105
  %_18 = load ptr, ptr %end, align 8, !dbg !3106, !noundef !21
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3107
  store ptr %_15, ptr %11, align 8, !dbg !3107
  store ptr %_18, ptr %2, align 8, !dbg !3107
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3108
  %13 = load ptr, ptr %12, align 8, !dbg !3108, !noundef !21
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3108
  %15 = load ptr, ptr %14, align 8, !dbg !3108, !nonnull !21, !noundef !21
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !3108
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3108
  ret { ptr, ptr } %17, !dbg !3108
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h30d5415e2f6b5178E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3109 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3116, metadata !DIExpression()), !dbg !3118
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3117, metadata !DIExpression()), !dbg !3119
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h946be600147e494dE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3120
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3120
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3120
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3121
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3121
  ret { ptr, i64 } %7, !dbg !3121
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5164a8c2219262a2E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3122 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3126, metadata !DIExpression()), !dbg !3128
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3127, metadata !DIExpression()), !dbg !3129
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd72f38028bad80d3E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3130
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3130
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3130
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3131
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3131
  ret { ptr, i64 } %7, !dbg !3131
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h75950da159795228E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3132 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3136, metadata !DIExpression()), !dbg !3138
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3137, metadata !DIExpression()), !dbg !3139
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hef2d4a2e0451f167E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3140
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3140
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3140
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3141
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3141
  ret { ptr, i64 } %7, !dbg !3141
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hda208fe6d12f8e67E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3142 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3146, metadata !DIExpression()), !dbg !3148
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3147, metadata !DIExpression()), !dbg !3149
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd8920f3cb9a24096E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3150
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3150
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3150
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3151
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3151
  ret { ptr, i64 } %7, !dbg !3151
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h2d074a6a107e0253E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3152 {
start:
  %val.dbg.spill = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3170, metadata !DIExpression()), !dbg !3174
  %2 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3171, metadata !DIExpression()), !dbg !3175
  %4 = load i8, ptr %self, align 1, !dbg !3176, !range !3177, !noundef !21
  %5 = icmp eq i8 %4, 4, !dbg !3176
  %_3 = select i1 %5, i64 0, i64 1, !dbg !3176
  %6 = icmp eq i64 %_3, 0, !dbg !3178
  br i1 %6, label %bb1, label %bb3, !dbg !3178

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17hc085cfd4c58be279E(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3179
  unreachable, !dbg !3179

bb3:                                              ; preds = %start
  %val = load i8, ptr %self, align 1, !dbg !3180, !range !3181, !noundef !21
  store i8 %val, ptr %val.dbg.spill, align 1, !dbg !3180
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3172, metadata !DIExpression()), !dbg !3182
  ret i8 %val, !dbg !3183

bb2:                                              ; No predecessors!
  unreachable, !dbg !3176
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hc3c98fbc335c5e0eE"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3184 {
start:
  %val.dbg.spill = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3201, metadata !DIExpression()), !dbg !3205
  %2 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3202, metadata !DIExpression()), !dbg !3206
  %4 = load i8, ptr %self, align 1, !dbg !3207, !range !3177, !noundef !21
  %5 = icmp eq i8 %4, 4, !dbg !3207
  %_3 = select i1 %5, i64 0, i64 1, !dbg !3207
  %6 = icmp eq i64 %_3, 0, !dbg !3208
  br i1 %6, label %bb1, label %bb3, !dbg !3208

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17hc085cfd4c58be279E(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3209
  unreachable, !dbg !3209

bb3:                                              ; preds = %start
  %val = load i8, ptr %self, align 1, !dbg !3210, !range !3181, !noundef !21
  store i8 %val, ptr %val.dbg.spill, align 1, !dbg !3210
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3203, metadata !DIExpression()), !dbg !3211
  ret i8 %val, !dbg !3212

bb2:                                              ; No predecessors!
  unreachable, !dbg !3207
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h64e721bf0203a809E"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !3213 {
start:
  %val.dbg.spill = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3217, metadata !DIExpression()), !dbg !3220
  %_2 = load i64, ptr %self, align 8, !dbg !3221, !range !1887, !noundef !21
  %5 = icmp eq i64 %_2, 0, !dbg !3222
  br i1 %5, label %bb1, label %bb3, !dbg !3222

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9607, i64 43, ptr align 8 %2) #9, !dbg !3223
  unreachable, !dbg !3223

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3224
  %val = load i64, ptr %6, align 8, !dbg !3224, !noundef !21
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !3224
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3218, metadata !DIExpression()), !dbg !3225
  ret i64 %val, !dbg !3226

bb2:                                              ; No predecessors!
  unreachable, !dbg !3221
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h835cf7ecd533373eE"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3227 {
start:
  %x.dbg.spill1 = alloca i64, align 8
  %x.dbg.spill = alloca %"core::num::error::TryFromIntError", align 1
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3250, metadata !DIExpression()), !dbg !3255
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !3253, metadata !DIExpression()), !dbg !3256
  %_2 = load i64, ptr %self, align 8, !dbg !3257, !range !1887, !noundef !21
  %5 = icmp eq i64 %_2, 0, !dbg !3258
  br i1 %5, label %bb3, label %bb1, !dbg !3258

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3259
  %x = load i64, ptr %6, align 8, !dbg !3259, !noundef !21
  store i64 %x, ptr %x.dbg.spill1, align 8, !dbg !3259
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill1, metadata !3251, metadata !DIExpression()), !dbg !3260
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3261
  store i64 %x, ptr %7, align 8, !dbg !3261
  store i64 1, ptr %2, align 8, !dbg !3261
  br label %bb4, !dbg !3262

bb1:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !3263
  br label %bb4, !dbg !3264

bb2:                                              ; No predecessors!
  unreachable, !dbg !3257

bb4:                                              ; preds = %bb3, %bb1
  %8 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3265
  %9 = load i64, ptr %8, align 8, !dbg !3265, !range !1887, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3265
  %11 = load i64, ptr %10, align 8, !dbg !3265
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !3265
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !3265
  ret { i64, i64 } %13, !dbg !3265
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17hfb9769eac013fd86E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !3266 {
start:
  %t.dbg.spill = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3285, metadata !DIExpression()), !dbg !3291
  %5 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3286, metadata !DIExpression()), !dbg !3292
  call void @llvm.dbg.declare(metadata ptr %e, metadata !3289, metadata !DIExpression()), !dbg !3293
  %_3 = load i64, ptr %self, align 8, !dbg !3294, !range !1887, !noundef !21
  %7 = icmp eq i64 %_3, 0, !dbg !3295
  br i1 %7, label %bb3, label %bb1, !dbg !3295

bb3:                                              ; preds = %start
  %8 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3296
  %t = load i64, ptr %8, align 8, !dbg !3296, !noundef !21
  store i64 %t, ptr %t.dbg.spill, align 8, !dbg !3296
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill, metadata !3287, metadata !DIExpression()), !dbg !3297
  ret i64 %t, !dbg !3298

bb1:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3299
  %10 = load i64, ptr %9, align 8, !dbg !3299, !noundef !21
  store i64 %10, ptr %e, align 8, !dbg !3299
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17h8b7ba3e7401301aaE(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.8, ptr align 8 %2) #9, !dbg !3300
  unreachable, !dbg !3300

bb2:                                              ; No predecessors!
  unreachable, !dbg !3294
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1c1395da61d60463E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3301 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %_11 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3337, metadata !DIExpression()), !dbg !3345
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3338, metadata !DIExpression()), !dbg !3346
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3339, metadata !DIExpression()), !dbg !3347
  store i8 0, ptr %_11, align 1, !dbg !3348
  store i8 1, ptr %_11, align 1, !dbg !3348
  %1 = load i8, ptr %self, align 8, !dbg !3348, !range !1608, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3348
  %_3 = zext i1 %2 to i64, !dbg !3348
  %3 = icmp eq i64 %_3, 0, !dbg !3349
  br i1 %3, label %bb3, label %bb1, !dbg !3349

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3350
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3350
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3351
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3352
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_5, i64 8, i1 false), !dbg !3352
  store i64 3, ptr %0, align 8, !dbg !3352
  br label %bb7, !dbg !3353

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3354
  %7 = load i8, ptr %6, align 1, !dbg !3354, !range !1608, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3354
  %8 = zext i1 %e to i8, !dbg !3354
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3354
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3341, metadata !DIExpression()), !dbg !3355
  store i8 0, ptr %_11, align 1, !dbg !3356
  %9 = zext i1 %e to i8, !dbg !3356
  store i8 %9, ptr %_9, align 1, !dbg !3356
  %10 = load i8, ptr %_9, align 1, !dbg !3356, !range !1608, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3356
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hcf0e95634afaf1e0E"(i1 zeroext %11) #8, !dbg !3356
  %_7.0 = extractvalue { i64, i64 } %12, 0, !dbg !3356
  %_7.1 = extractvalue { i64, i64 } %12, 1, !dbg !3356
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3357
  store i64 %_7.0, ptr %13, align 8, !dbg !3357
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3357
  store i64 %_7.1, ptr %14, align 8, !dbg !3357
  br label %bb7, !dbg !3358

bb2:                                              ; No predecessors!
  unreachable, !dbg !3348

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_11, align 1, !dbg !3359, !range !1608, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3359
  br i1 %16, label %bb6, label %bb5, !dbg !3359

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3360

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3359
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h2f7060d5e6640479E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3361 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %_11 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3368, metadata !DIExpression()), !dbg !3376
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3369, metadata !DIExpression()), !dbg !3377
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3370, metadata !DIExpression()), !dbg !3378
  store i8 0, ptr %_11, align 1, !dbg !3379
  store i8 1, ptr %_11, align 1, !dbg !3379
  %1 = load i8, ptr %self, align 8, !dbg !3379, !range !1608, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3379
  %_3 = zext i1 %2 to i64, !dbg !3379
  %3 = icmp eq i64 %_3, 0, !dbg !3380
  br i1 %3, label %bb3, label %bb1, !dbg !3380

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3381
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3381
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3382
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3383
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_5, i64 8, i1 false), !dbg !3383
  store i64 3, ptr %0, align 8, !dbg !3383
  br label %bb7, !dbg !3384

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3385
  %7 = load i8, ptr %6, align 1, !dbg !3385, !range !1608, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3385
  %8 = zext i1 %e to i8, !dbg !3385
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3385
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3372, metadata !DIExpression()), !dbg !3386
  store i8 0, ptr %_11, align 1, !dbg !3387
  %9 = zext i1 %e to i8, !dbg !3387
  store i8 %9, ptr %_9, align 1, !dbg !3387
  %10 = load i8, ptr %_9, align 1, !dbg !3387, !range !1608, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3387
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he8bc389a40fe7c0fE"(i1 zeroext %11) #8, !dbg !3387
  %_7.0 = extractvalue { i64, i64 } %12, 0, !dbg !3387
  %_7.1 = extractvalue { i64, i64 } %12, 1, !dbg !3387
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3388
  store i64 %_7.0, ptr %13, align 8, !dbg !3388
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3388
  store i64 %_7.1, ptr %14, align 8, !dbg !3388
  br label %bb7, !dbg !3389

bb2:                                              ; No predecessors!
  unreachable, !dbg !3379

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_11, align 1, !dbg !3390, !range !1608, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3390
  br i1 %16, label %bb6, label %bb5, !dbg !3390

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3391

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3390
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3804d02213eaf89dE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3392 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %_11 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3399, metadata !DIExpression()), !dbg !3407
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3400, metadata !DIExpression()), !dbg !3408
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3401, metadata !DIExpression()), !dbg !3409
  store i8 0, ptr %_11, align 1, !dbg !3410
  store i8 1, ptr %_11, align 1, !dbg !3410
  %1 = load i8, ptr %self, align 8, !dbg !3410, !range !1608, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3410
  %_3 = zext i1 %2 to i64, !dbg !3410
  %3 = icmp eq i64 %_3, 0, !dbg !3411
  br i1 %3, label %bb3, label %bb1, !dbg !3411

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3412
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3412
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3413
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3414
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_5, i64 8, i1 false), !dbg !3414
  store i64 3, ptr %0, align 8, !dbg !3414
  br label %bb7, !dbg !3415

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3416
  %7 = load i8, ptr %6, align 1, !dbg !3416, !range !1608, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3416
  %8 = zext i1 %e to i8, !dbg !3416
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3416
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3403, metadata !DIExpression()), !dbg !3417
  store i8 0, ptr %_11, align 1, !dbg !3418
  %9 = zext i1 %e to i8, !dbg !3418
  store i8 %9, ptr %_9, align 1, !dbg !3418
  %10 = load i8, ptr %_9, align 1, !dbg !3418, !range !1608, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3418
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3c5c9a12edb05615E"(i1 zeroext %11) #8, !dbg !3418
  %_7.0 = extractvalue { i64, i64 } %12, 0, !dbg !3418
  %_7.1 = extractvalue { i64, i64 } %12, 1, !dbg !3418
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3419
  store i64 %_7.0, ptr %13, align 8, !dbg !3419
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3419
  store i64 %_7.1, ptr %14, align 8, !dbg !3419
  br label %bb7, !dbg !3420

bb2:                                              ; No predecessors!
  unreachable, !dbg !3410

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_11, align 1, !dbg !3421, !range !1608, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3421
  br i1 %16, label %bb6, label %bb5, !dbg !3421

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3422

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3421
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3d5eba9b5b1d7cdeE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3423 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %_11 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3428, metadata !DIExpression()), !dbg !3436
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3429, metadata !DIExpression()), !dbg !3437
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3430, metadata !DIExpression()), !dbg !3438
  store i8 0, ptr %_11, align 1, !dbg !3439
  store i8 1, ptr %_11, align 1, !dbg !3439
  %1 = load i8, ptr %self, align 8, !dbg !3439, !range !1608, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3439
  %_3 = zext i1 %2 to i64, !dbg !3439
  %3 = icmp eq i64 %_3, 0, !dbg !3440
  br i1 %3, label %bb3, label %bb1, !dbg !3440

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3441
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3441
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3442
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3443
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_5, i64 8, i1 false), !dbg !3443
  store i64 3, ptr %0, align 8, !dbg !3443
  br label %bb7, !dbg !3444

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3445
  %7 = load i8, ptr %6, align 1, !dbg !3445, !range !1608, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3445
  %8 = zext i1 %e to i8, !dbg !3445
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3445
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3432, metadata !DIExpression()), !dbg !3446
  store i8 0, ptr %_11, align 1, !dbg !3447
  %9 = zext i1 %e to i8, !dbg !3447
  store i8 %9, ptr %_9, align 1, !dbg !3447
  %10 = load i8, ptr %_9, align 1, !dbg !3447, !range !1608, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3447
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h1011b3f7cb8fd877E"(i1 zeroext %11) #8, !dbg !3447
  %_7.0 = extractvalue { i64, i64 } %12, 0, !dbg !3447
  %_7.1 = extractvalue { i64, i64 } %12, 1, !dbg !3447
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3448
  store i64 %_7.0, ptr %13, align 8, !dbg !3448
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3448
  store i64 %_7.1, ptr %14, align 8, !dbg !3448
  br label %bb7, !dbg !3449

bb2:                                              ; No predecessors!
  unreachable, !dbg !3439

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_11, align 1, !dbg !3450, !range !1608, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3450
  br i1 %16, label %bb6, label %bb5, !dbg !3450

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3451

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3450
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7665bf7b281c8ed1E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3452 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_11 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3504, metadata !DIExpression()), !dbg !3513
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3505, metadata !DIExpression()), !dbg !3514
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3506, metadata !DIExpression()), !dbg !3515
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3508, metadata !DIExpression()), !dbg !3516
  store i8 0, ptr %_11, align 1, !dbg !3517
  store i8 1, ptr %_11, align 1, !dbg !3517
  %_3 = load i64, ptr %self, align 8, !dbg !3517, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3518
  br i1 %1, label %bb3, label %bb1, !dbg !3518

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3519
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3519
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3520
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3521
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !3521
  store i64 3, ptr %0, align 8, !dbg !3521
  br label %bb7, !dbg !3522

bb1:                                              ; preds = %start
  store i8 0, ptr %_11, align 1, !dbg !3523
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17ha1e66d59027cd2baE"(ptr align 8 %op) #8, !dbg !3523
  %_7.0 = extractvalue { i64, i64 } %4, 0, !dbg !3523
  %_7.1 = extractvalue { i64, i64 } %4, 1, !dbg !3523
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3524
  store i64 %_7.0, ptr %5, align 8, !dbg !3524
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3524
  store i64 %_7.1, ptr %6, align 8, !dbg !3524
  br label %bb7, !dbg !3525

bb2:                                              ; No predecessors!
  unreachable, !dbg !3517

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_11, align 1, !dbg !3526, !range !1608, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3526
  br i1 %8, label %bb6, label %bb5, !dbg !3526

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3527

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3526
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h80558924f4ffa6b0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3528 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_11 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3551, metadata !DIExpression()), !dbg !3559
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3552, metadata !DIExpression()), !dbg !3560
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3553, metadata !DIExpression()), !dbg !3561
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3555, metadata !DIExpression()), !dbg !3562
  store i8 0, ptr %_11, align 1, !dbg !3563
  store i8 1, ptr %_11, align 1, !dbg !3563
  %_3 = load i64, ptr %self, align 8, !dbg !3563, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3564
  br i1 %1, label %bb3, label %bb1, !dbg !3564

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3565
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3565
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3566
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3567
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !3567
  store i64 3, ptr %0, align 8, !dbg !3567
  br label %bb7, !dbg !3568

bb1:                                              ; preds = %start
  store i8 0, ptr %_11, align 1, !dbg !3569
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9dd0824936160625E"(ptr align 8 %op) #8, !dbg !3569
  %_7.0 = extractvalue { i64, i64 } %4, 0, !dbg !3569
  %_7.1 = extractvalue { i64, i64 } %4, 1, !dbg !3569
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3570
  store i64 %_7.0, ptr %5, align 8, !dbg !3570
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3570
  store i64 %_7.1, ptr %6, align 8, !dbg !3570
  br label %bb7, !dbg !3571

bb2:                                              ; No predecessors!
  unreachable, !dbg !3563

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_11, align 1, !dbg !3572, !range !1608, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3572
  br i1 %8, label %bb6, label %bb5, !dbg !3572

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3573

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3572
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h84d608f03d06d5e4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3574 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_11 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3609, metadata !DIExpression()), !dbg !3617
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3610, metadata !DIExpression()), !dbg !3618
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3611, metadata !DIExpression()), !dbg !3619
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3613, metadata !DIExpression()), !dbg !3620
  store i8 0, ptr %_11, align 1, !dbg !3621
  store i8 1, ptr %_11, align 1, !dbg !3621
  %_3 = load i64, ptr %self, align 8, !dbg !3621, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3622
  br i1 %1, label %bb3, label %bb1, !dbg !3622

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3623
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3623
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3624
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3625
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !3625
  store i64 3, ptr %0, align 8, !dbg !3625
  br label %bb7, !dbg !3626

bb1:                                              ; preds = %start
  store i8 0, ptr %_11, align 1, !dbg !3627
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h615f037f5a8f3318E"(ptr align 8 %op) #8, !dbg !3627
  %_7.0 = extractvalue { i64, i64 } %4, 0, !dbg !3627
  %_7.1 = extractvalue { i64, i64 } %4, 1, !dbg !3627
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3628
  store i64 %_7.0, ptr %5, align 8, !dbg !3628
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3628
  store i64 %_7.1, ptr %6, align 8, !dbg !3628
  br label %bb7, !dbg !3629

bb2:                                              ; No predecessors!
  unreachable, !dbg !3621

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_11, align 1, !dbg !3630, !range !1608, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3630
  br i1 %8, label %bb6, label %bb5, !dbg !3630

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3631

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3630
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha04b1b3787f11152E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3632 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_11 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3668, metadata !DIExpression()), !dbg !3676
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3669, metadata !DIExpression()), !dbg !3677
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3670, metadata !DIExpression()), !dbg !3678
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3672, metadata !DIExpression()), !dbg !3679
  store i8 0, ptr %_11, align 1, !dbg !3680
  store i8 1, ptr %_11, align 1, !dbg !3680
  %_3 = load i64, ptr %self, align 8, !dbg !3680, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3681
  br i1 %1, label %bb3, label %bb1, !dbg !3681

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3682
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3682
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3683
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3684
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !3684
  store i64 3, ptr %0, align 8, !dbg !3684
  br label %bb7, !dbg !3685

bb1:                                              ; preds = %start
  store i8 0, ptr %_11, align 1, !dbg !3686
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h822ef85d38679424E"(ptr align 8 %op) #8, !dbg !3686
  %_7.0 = extractvalue { i64, i64 } %4, 0, !dbg !3686
  %_7.1 = extractvalue { i64, i64 } %4, 1, !dbg !3686
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3687
  store i64 %_7.0, ptr %5, align 8, !dbg !3687
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3687
  store i64 %_7.1, ptr %6, align 8, !dbg !3687
  br label %bb7, !dbg !3688

bb2:                                              ; No predecessors!
  unreachable, !dbg !3680

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_11, align 1, !dbg !3689, !range !1608, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3689
  br i1 %8, label %bb6, label %bb5, !dbg !3689

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3690

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3689
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hab48d348214021a4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3691 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %_11 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3696, metadata !DIExpression()), !dbg !3704
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3697, metadata !DIExpression()), !dbg !3705
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3698, metadata !DIExpression()), !dbg !3706
  store i8 0, ptr %_11, align 1, !dbg !3707
  store i8 1, ptr %_11, align 1, !dbg !3707
  %1 = load i8, ptr %self, align 8, !dbg !3707, !range !1608, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3707
  %_3 = zext i1 %2 to i64, !dbg !3707
  %3 = icmp eq i64 %_3, 0, !dbg !3708
  br i1 %3, label %bb3, label %bb1, !dbg !3708

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3709
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3709
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3710
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3711
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_5, i64 8, i1 false), !dbg !3711
  store i64 3, ptr %0, align 8, !dbg !3711
  br label %bb7, !dbg !3712

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3713
  %7 = load i8, ptr %6, align 1, !dbg !3713, !range !1608, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3713
  %8 = zext i1 %e to i8, !dbg !3713
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3713
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3700, metadata !DIExpression()), !dbg !3714
  store i8 0, ptr %_11, align 1, !dbg !3715
  %9 = zext i1 %e to i8, !dbg !3715
  store i8 %9, ptr %_9, align 1, !dbg !3715
  %10 = load i8, ptr %_9, align 1, !dbg !3715, !range !1608, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3715
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h55620c7fdec5093dE"(i1 zeroext %11) #8, !dbg !3715
  %_7.0 = extractvalue { i64, i64 } %12, 0, !dbg !3715
  %_7.1 = extractvalue { i64, i64 } %12, 1, !dbg !3715
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3716
  store i64 %_7.0, ptr %13, align 8, !dbg !3716
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3716
  store i64 %_7.1, ptr %14, align 8, !dbg !3716
  br label %bb7, !dbg !3717

bb2:                                              ; No predecessors!
  unreachable, !dbg !3707

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_11, align 1, !dbg !3718, !range !1608, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3718
  br i1 %16, label %bb6, label %bb5, !dbg !3718

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3719

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3718
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc863d65e0eeb1f74E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3720 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %_11 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3725, metadata !DIExpression()), !dbg !3733
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3726, metadata !DIExpression()), !dbg !3734
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3727, metadata !DIExpression()), !dbg !3735
  store i8 0, ptr %_11, align 1, !dbg !3736
  store i8 1, ptr %_11, align 1, !dbg !3736
  %1 = load i8, ptr %self, align 8, !dbg !3736, !range !1608, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3736
  %_3 = zext i1 %2 to i64, !dbg !3736
  %3 = icmp eq i64 %_3, 0, !dbg !3737
  br i1 %3, label %bb3, label %bb1, !dbg !3737

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3738
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3738
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3739
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3740
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_5, i64 8, i1 false), !dbg !3740
  store i64 3, ptr %0, align 8, !dbg !3740
  br label %bb7, !dbg !3741

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3742
  %7 = load i8, ptr %6, align 1, !dbg !3742, !range !1608, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3742
  %8 = zext i1 %e to i8, !dbg !3742
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3742
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3729, metadata !DIExpression()), !dbg !3743
  store i8 0, ptr %_11, align 1, !dbg !3744
  %9 = zext i1 %e to i8, !dbg !3744
  store i8 %9, ptr %_9, align 1, !dbg !3744
  %10 = load i8, ptr %_9, align 1, !dbg !3744, !range !1608, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3744
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17ha1dfe6aa3e99c6baE"(i1 zeroext %11) #8, !dbg !3744
  %_7.0 = extractvalue { i64, i64 } %12, 0, !dbg !3744
  %_7.1 = extractvalue { i64, i64 } %12, 1, !dbg !3744
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3745
  store i64 %_7.0, ptr %13, align 8, !dbg !3745
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3745
  store i64 %_7.1, ptr %14, align 8, !dbg !3745
  br label %bb7, !dbg !3746

bb2:                                              ; No predecessors!
  unreachable, !dbg !3736

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_11, align 1, !dbg !3747, !range !1608, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3747
  br i1 %16, label %bb6, label %bb5, !dbg !3747

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3748

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3747
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hde2d6f08f2da3616E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3749 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_11 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3771, metadata !DIExpression()), !dbg !3779
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3772, metadata !DIExpression()), !dbg !3780
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3773, metadata !DIExpression()), !dbg !3781
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3775, metadata !DIExpression()), !dbg !3782
  store i8 0, ptr %_11, align 1, !dbg !3783
  store i8 1, ptr %_11, align 1, !dbg !3783
  %_3 = load i64, ptr %self, align 8, !dbg !3783, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !3784
  br i1 %1, label %bb3, label %bb1, !dbg !3784

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3785
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3785
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3786
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3787
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !3787
  store i64 3, ptr %0, align 8, !dbg !3787
  br label %bb7, !dbg !3788

bb1:                                              ; preds = %start
  store i8 0, ptr %_11, align 1, !dbg !3789
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3f9a512857d38cfcE"(ptr align 8 %op) #8, !dbg !3789
  %_7.0 = extractvalue { i64, i64 } %4, 0, !dbg !3789
  %_7.1 = extractvalue { i64, i64 } %4, 1, !dbg !3789
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3790
  store i64 %_7.0, ptr %5, align 8, !dbg !3790
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3790
  store i64 %_7.1, ptr %6, align 8, !dbg !3790
  br label %bb7, !dbg !3791

bb2:                                              ; No predecessors!
  unreachable, !dbg !3783

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_11, align 1, !dbg !3792, !range !1608, !noundef !21
  %8 = trunc i8 %7 to i1, !dbg !3792
  br i1 %8, label %bb6, label %bb5, !dbg !3792

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3793

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3792
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he05a79a388c45080E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3794 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %_11 = alloca i8, align 1
  %_9 = alloca i8, align 1
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3799, metadata !DIExpression()), !dbg !3807
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3800, metadata !DIExpression()), !dbg !3808
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3801, metadata !DIExpression()), !dbg !3809
  store i8 0, ptr %_11, align 1, !dbg !3810
  store i8 1, ptr %_11, align 1, !dbg !3810
  %1 = load i8, ptr %self, align 8, !dbg !3810, !range !1608, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !3810
  %_3 = zext i1 %2 to i64, !dbg !3810
  %3 = icmp eq i64 %_3, 0, !dbg !3811
  br i1 %3, label %bb3, label %bb1, !dbg !3811

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3812
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3812
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %t, i64 8, i1 false), !dbg !3813
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3814
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_5, i64 8, i1 false), !dbg !3814
  store i64 3, ptr %0, align 8, !dbg !3814
  br label %bb7, !dbg !3815

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3816
  %7 = load i8, ptr %6, align 1, !dbg !3816, !range !1608, !noundef !21
  %e = trunc i8 %7 to i1, !dbg !3816
  %8 = zext i1 %e to i8, !dbg !3816
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3816
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3803, metadata !DIExpression()), !dbg !3817
  store i8 0, ptr %_11, align 1, !dbg !3818
  %9 = zext i1 %e to i8, !dbg !3818
  store i8 %9, ptr %_9, align 1, !dbg !3818
  %10 = load i8, ptr %_9, align 1, !dbg !3818, !range !1608, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !3818
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h5268863ac67a9f94E"(i1 zeroext %11) #8, !dbg !3818
  %_7.0 = extractvalue { i64, i64 } %12, 0, !dbg !3818
  %_7.1 = extractvalue { i64, i64 } %12, 1, !dbg !3818
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3819
  store i64 %_7.0, ptr %13, align 8, !dbg !3819
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3819
  store i64 %_7.1, ptr %14, align 8, !dbg !3819
  br label %bb7, !dbg !3820

bb2:                                              ; No predecessors!
  unreachable, !dbg !3810

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_11, align 1, !dbg !3821, !range !1608, !noundef !21
  %16 = trunc i8 %15 to i1, !dbg !3821
  br i1 %16, label %bb6, label %bb5, !dbg !3821

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3822

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3821
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hf232e34fe4c510ffE"(i64 %value) unnamed_addr #0 !dbg !3823 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3845, metadata !DIExpression()), !dbg !3846
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3847
  store i64 %value, ptr %1, align 8, !dbg !3847
  store i64 0, ptr %0, align 8, !dbg !3847
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3848
  %3 = load i64, ptr %2, align 8, !dbg !3848, !range !1887, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3848
  %5 = load i64, ptr %4, align 8, !dbg !3848
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !3848
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3848
  ret { i64, i64 } %7, !dbg !3848
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h1709d9954c058caeE"(i64 %value) unnamed_addr #0 !dbg !3849 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3854, metadata !DIExpression()), !dbg !3855
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3856
  store i64 %value, ptr %1, align 8, !dbg !3856
  store i64 0, ptr %0, align 8, !dbg !3856
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3857
  %3 = load i64, ptr %2, align 8, !dbg !3857, !range !1887, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3857
  %5 = load i64, ptr %4, align 8, !dbg !3857
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !3857
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3857
  ret { i64, i64 } %7, !dbg !3857
}

; <&mut T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha50c10176a3fdf76E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3858 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3863, metadata !DIExpression()), !dbg !3867
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3864, metadata !DIExpression()), !dbg !3868
  %_6 = load ptr, ptr %self, align 8, !dbg !3869, !nonnull !21, !align !3870, !noundef !21
; call <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h38aa2a83947cf05aE"(ptr align 4096 %_6, ptr align 8 %f) #8, !dbg !3871
  ret i1 %0, !dbg !3872
}

; <T as core::convert::Into<U>>::into
; Function Attrs: noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h5672600f99c2b547E"(i64 %self) unnamed_addr #1 !dbg !3873 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3878, metadata !DIExpression()), !dbg !3880
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !3881, metadata !DIExpression()), !dbg !3884
  ret i64 %self, !dbg !3886
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h119f1078400937acE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3887 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3896, metadata !DIExpression()), !dbg !3898
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3899
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3899
  ret { ptr, ptr } %3, !dbg !3899
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h1a7057cda873d825E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3900 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3904, metadata !DIExpression()), !dbg !3906
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3907
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3907
  ret { ptr, ptr } %3, !dbg !3907
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h7136d9bed686cf22E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3908 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3912, metadata !DIExpression()), !dbg !3914
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3915
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3915
  ret { ptr, ptr } %3, !dbg !3915
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hbcc7af6146fd7f46E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3916 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3920, metadata !DIExpression()), !dbg !3922
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3923
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3923
  ret { ptr, ptr } %3, !dbg !3923
}

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h11c954f3bc75949eE"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3924 {
start:
  %v.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3957, metadata !DIExpression()), !dbg !3960
  %_2 = load i64, ptr %self, align 8, !dbg !3961, !range !1887, !noundef !21
  %5 = icmp eq i64 %_2, 0, !dbg !3962
  br i1 %5, label %bb1, label %bb3, !dbg !3962

bb1:                                              ; preds = %start
  store i64 1, ptr %2, align 8, !dbg !3963
  br label %bb4, !dbg !3964

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3965
  %v = load i64, ptr %6, align 8, !dbg !3965, !noundef !21
  store i64 %v, ptr %v.dbg.spill, align 8, !dbg !3965
  call void @llvm.dbg.declare(metadata ptr %v.dbg.spill, metadata !3958, metadata !DIExpression()), !dbg !3966
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3967
  store i64 %v, ptr %7, align 8, !dbg !3967
  store i64 0, ptr %2, align 8, !dbg !3967
  br label %bb4, !dbg !3968

bb2:                                              ; No predecessors!
  unreachable, !dbg !3961

bb4:                                              ; preds = %bb1, %bb3
  %8 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3969
  %9 = load i64, ptr %8, align 8, !dbg !3969, !range !1887, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3969
  %11 = load i64, ptr %10, align 8, !dbg !3969
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !3969
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !3969
  ret { i64, i64 } %13, !dbg !3969
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %0, ptr %self) unnamed_addr #0 !dbg !3970 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_6 = alloca { i64, i64 }, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame", align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3991, metadata !DIExpression()), !dbg !3996
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3992, metadata !DIExpression()), !dbg !3997
  %1 = load i64, ptr %self, align 8, !dbg !3998, !range !3999, !noundef !21
  %2 = icmp eq i64 %1, 3, !dbg !3998
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3998
  %3 = icmp eq i64 %_2, 0, !dbg !4000
  br i1 %3, label %bb3, label %bb1, !dbg !4000

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4001
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4001
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %v, i64 8, i1 false), !dbg !4002
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %0, i32 0, i32 1, !dbg !4003
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_4, i64 8, i1 false), !dbg !4003
  store i64 3, ptr %0, align 8, !dbg !4003
  br label %bb4, !dbg !4004

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4005
  %e.0 = load i64, ptr %6, align 8, !dbg !4005, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4005
  %e.1 = load i64, ptr %7, align 8, !dbg !4005
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4005
  store i64 %e.0, ptr %8, align 8, !dbg !4005
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4005
  store i64 %e.1, ptr %9, align 8, !dbg !4005
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3994, metadata !DIExpression()), !dbg !4006
  %10 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 0, !dbg !4007
  store i64 %e.0, ptr %10, align 8, !dbg !4007
  %11 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 1, !dbg !4007
  store i64 %e.1, ptr %11, align 8, !dbg !4007
  %12 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 0, !dbg !4008
  %13 = load i64, ptr %12, align 8, !dbg !4008, !range !933, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 1, !dbg !4008
  %15 = load i64, ptr %14, align 8, !dbg !4008
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4008
  store i64 %13, ptr %16, align 8, !dbg !4008
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4008
  store i64 %15, ptr %17, align 8, !dbg !4008
  br label %bb4, !dbg !4009

bb2:                                              ; No predecessors!
  unreachable, !dbg !3998

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4010
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h3e987460ca6b926fE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %0, ptr %self) unnamed_addr #0 !dbg !4011 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_6 = alloca { i64, i64 }, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4030, metadata !DIExpression()), !dbg !4035
  call void @llvm.dbg.declare(metadata ptr %v, metadata !4031, metadata !DIExpression()), !dbg !4036
  %1 = load i64, ptr %self, align 8, !dbg !4037, !range !3999, !noundef !21
  %2 = icmp eq i64 %1, 3, !dbg !4037
  %_2 = select i1 %2, i64 0, i64 1, !dbg !4037
  %3 = icmp eq i64 %_2, 0, !dbg !4038
  br i1 %3, label %bb3, label %bb1, !dbg !4038

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4039
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4039
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %v, i64 8, i1 false), !dbg !4040
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !4041
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_4, i64 8, i1 false), !dbg !4041
  store i64 3, ptr %0, align 8, !dbg !4041
  br label %bb4, !dbg !4042

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4043
  %e.0 = load i64, ptr %6, align 8, !dbg !4043, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4043
  %e.1 = load i64, ptr %7, align 8, !dbg !4043
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4043
  store i64 %e.0, ptr %8, align 8, !dbg !4043
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4043
  store i64 %e.1, ptr %9, align 8, !dbg !4043
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !4033, metadata !DIExpression()), !dbg !4044
  %10 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 0, !dbg !4045
  store i64 %e.0, ptr %10, align 8, !dbg !4045
  %11 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 1, !dbg !4045
  store i64 %e.1, ptr %11, align 8, !dbg !4045
  %12 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 0, !dbg !4046
  %13 = load i64, ptr %12, align 8, !dbg !4046, !range !933, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 1, !dbg !4046
  %15 = load i64, ptr %14, align 8, !dbg !4046
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4046
  store i64 %13, ptr %16, align 8, !dbg !4046
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4046
  store i64 %15, ptr %17, align 8, !dbg !4046
  br label %bb4, !dbg !4047

bb2:                                              ; No predecessors!
  unreachable, !dbg !4037

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4048
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hfeaef39d7a6c265aE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %0, ptr %self) unnamed_addr #0 !dbg !4049 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_6 = alloca { i64, i64 }, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4068, metadata !DIExpression()), !dbg !4073
  call void @llvm.dbg.declare(metadata ptr %v, metadata !4069, metadata !DIExpression()), !dbg !4074
  %1 = load i64, ptr %self, align 8, !dbg !4075, !range !3999, !noundef !21
  %2 = icmp eq i64 %1, 3, !dbg !4075
  %_2 = select i1 %2, i64 0, i64 1, !dbg !4075
  %3 = icmp eq i64 %_2, 0, !dbg !4076
  br i1 %3, label %bb3, label %bb1, !dbg !4076

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4077
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4077
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %v, i64 8, i1 false), !dbg !4078
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !4079
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %_4, i64 8, i1 false), !dbg !4079
  store i64 3, ptr %0, align 8, !dbg !4079
  br label %bb4, !dbg !4080

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4081
  %e.0 = load i64, ptr %6, align 8, !dbg !4081, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4081
  %e.1 = load i64, ptr %7, align 8, !dbg !4081
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4081
  store i64 %e.0, ptr %8, align 8, !dbg !4081
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4081
  store i64 %e.1, ptr %9, align 8, !dbg !4081
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !4071, metadata !DIExpression()), !dbg !4082
  %10 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 0, !dbg !4083
  store i64 %e.0, ptr %10, align 8, !dbg !4083
  %11 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 1, !dbg !4083
  store i64 %e.1, ptr %11, align 8, !dbg !4083
  %12 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 0, !dbg !4084
  %13 = load i64, ptr %12, align 8, !dbg !4084, !range !933, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %_6, i32 0, i32 1, !dbg !4084
  %15 = load i64, ptr %14, align 8, !dbg !4084
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4084
  store i64 %13, ptr %16, align 8, !dbg !4084
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4084
  store i64 %15, ptr %17, align 8, !dbg !4084
  br label %bb4, !dbg !4085

bb2:                                              ; No predecessors!
  unreachable, !dbg !4075

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4086
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h95353d37d469ab9cE"() unnamed_addr #0 !dbg !4087 {
start:
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %0 = alloca { i64, i64 }, align 8
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4103, metadata !DIExpression()), !dbg !4104
  store i64 0, ptr %0, align 8, !dbg !4105
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4106
  %2 = load i64, ptr %1, align 8, !dbg !4106, !range !1887, !noundef !21
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4106
  %4 = load i64, ptr %3, align 8, !dbg !4106
  %5 = insertvalue { i64, i64 } undef, i64 %2, 0, !dbg !4106
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !4106
  ret { i64, i64 } %6, !dbg !4106
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h01cbe73140bb2371E"(ptr align 8 %self) unnamed_addr #1 !dbg !4107 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4129, metadata !DIExpression()), !dbg !4130
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4131
  store ptr %self, ptr %1, align 8, !dbg !4131
  store i64 0, ptr %0, align 8, !dbg !4131
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4132
  %3 = load i64, ptr %2, align 8, !dbg !4132, !range !933, !noundef !21
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4132
  %5 = load ptr, ptr %4, align 8, !dbg !4132
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4132
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4132
  ret { i64, ptr } %7, !dbg !4132
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h52d017f8fd66e6f7E"(ptr align 8 %self) unnamed_addr #1 !dbg !4133 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4135, metadata !DIExpression()), !dbg !4136
  %_3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4137
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4138
  store ptr %_3, ptr %1, align 8, !dbg !4138
  store i64 1, ptr %0, align 8, !dbg !4138
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4139
  %3 = load i64, ptr %2, align 8, !dbg !4139, !range !933, !noundef !21
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4139
  %5 = load ptr, ptr %4, align 8, !dbg !4139
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4139
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4139
  ret { i64, ptr } %7, !dbg !4139
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h02194d65a710eac8E"(ptr align 8 %self) unnamed_addr #0 !dbg !4140 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4158, metadata !DIExpression()), !dbg !4159
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4160
  %_5 = load ptr, ptr %3, align 8, !dbg !4160, !nonnull !21, !noundef !21
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4161, metadata !DIExpression()), !dbg !4166
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17he0ce00e5a12701e2E"(ptr %_5) #8, !dbg !4160
  %_2 = xor i1 %_3, true, !dbg !4168
  call void @llvm.assume(i1 %_2), !dbg !4169
  br i1 true, label %bb3, label %bb5, !dbg !4170

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4171
  %_13 = load ptr, ptr %4, align 8, !dbg !4171, !nonnull !21, !noundef !21
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4161, metadata !DIExpression()), !dbg !4172
  %_14 = load ptr, ptr %self, align 8, !dbg !4171, !noundef !21
  %_10 = icmp eq ptr %_13, %_14, !dbg !4171
  br i1 %_10, label %bb7, label %bb8, !dbg !4171

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4174, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h96fb40f62acd5dacE"(ptr %_9) #8, !dbg !4174
  %_7 = xor i1 %_8, true, !dbg !4175
  call void @llvm.assume(i1 %_7), !dbg !4176
  br label %bb5, !dbg !4177

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4178, metadata !DIExpression()), !dbg !4186
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4183, metadata !DIExpression()), !dbg !4188
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4189
  %_10.i = load ptr, ptr %5, align 8, !dbg !4189, !nonnull !21, !noundef !21
  store ptr %_10.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4161, metadata !DIExpression()), !dbg !4190
  store ptr %_10.i, ptr %old.dbg.spill.i, align 8, !dbg !4189
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4184, metadata !DIExpression()), !dbg !4192
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4193
  %_14.i = load ptr, ptr %6, align 8, !dbg !4193, !nonnull !21, !noundef !21
  store ptr %_14.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4161, metadata !DIExpression()), !dbg !4194
  store ptr %_14.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4196, metadata !DIExpression()), !dbg !4202
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4201, metadata !DIExpression()), !dbg !4204
  store ptr %_14.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4205, metadata !DIExpression()), !dbg !4211
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4210, metadata !DIExpression()), !dbg !4213
  %7 = getelementptr inbounds i64, ptr %_14.i, i64 1, !dbg !4214
  store ptr %7, ptr %0, align 8, !dbg !4214
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4214, !noundef !21
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_11.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h3b2e533048066a15E"(ptr %_3.i.i) #8, !dbg !4215
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4216
  store ptr %_11.i, ptr %8, align 8, !dbg !4216
  store ptr %_10.i, ptr %1, align 8, !dbg !4217
  %9 = load ptr, ptr %1, align 8, !dbg !4218, !noundef !21
  store ptr %9, ptr %2, align 8, !dbg !4219
  br label %bb10, !dbg !4220

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4221
  br label %bb10, !dbg !4220

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4222, !align !1077, !noundef !21
  ret ptr %10, !dbg !4222
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2dc0137b5ea07cd4E"(ptr align 8 %self) unnamed_addr #0 !dbg !4223 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4239, metadata !DIExpression()), !dbg !4240
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4241
  %_5 = load ptr, ptr %3, align 8, !dbg !4241, !nonnull !21, !noundef !21
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4242, metadata !DIExpression()), !dbg !4247
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7bcd262bf3bc3ae3E"(ptr %_5) #8, !dbg !4241
  %_2 = xor i1 %_3, true, !dbg !4249
  call void @llvm.assume(i1 %_2), !dbg !4250
  br i1 true, label %bb3, label %bb5, !dbg !4251

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4252
  %_13 = load ptr, ptr %4, align 8, !dbg !4252, !nonnull !21, !noundef !21
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4242, metadata !DIExpression()), !dbg !4253
  %_14 = load ptr, ptr %self, align 8, !dbg !4252, !noundef !21
  %_10 = icmp eq ptr %_13, %_14, !dbg !4252
  br i1 %_10, label %bb7, label %bb8, !dbg !4252

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4255, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84967d072a14b1a3E"(ptr %_9) #8, !dbg !4255
  %_7 = xor i1 %_8, true, !dbg !4256
  call void @llvm.assume(i1 %_7), !dbg !4257
  br label %bb5, !dbg !4258

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4259, metadata !DIExpression()), !dbg !4267
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4264, metadata !DIExpression()), !dbg !4269
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4270
  %_10.i = load ptr, ptr %5, align 8, !dbg !4270, !nonnull !21, !noundef !21
  store ptr %_10.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4242, metadata !DIExpression()), !dbg !4271
  store ptr %_10.i, ptr %old.dbg.spill.i, align 8, !dbg !4270
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4265, metadata !DIExpression()), !dbg !4273
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4274
  %_14.i = load ptr, ptr %6, align 8, !dbg !4274, !nonnull !21, !noundef !21
  store ptr %_14.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4242, metadata !DIExpression()), !dbg !4275
  store ptr %_14.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4277, metadata !DIExpression()), !dbg !4283
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4282, metadata !DIExpression()), !dbg !4285
  store ptr %_14.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4286, metadata !DIExpression()), !dbg !4292
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4291, metadata !DIExpression()), !dbg !4294
  %7 = getelementptr inbounds i64, ptr %_14.i, i64 1, !dbg !4295
  store ptr %7, ptr %0, align 8, !dbg !4295
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4295, !noundef !21
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_11.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h178ac9d26a72a248E"(ptr %_3.i.i) #8, !dbg !4296
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4297
  store ptr %_11.i, ptr %8, align 8, !dbg !4297
  store ptr %_10.i, ptr %1, align 8, !dbg !4298
  %9 = load ptr, ptr %1, align 8, !dbg !4299, !noundef !21
  store ptr %9, ptr %2, align 8, !dbg !4300
  br label %bb10, !dbg !4301

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4302
  br label %bb10, !dbg !4301

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4303, !align !1077, !noundef !21
  ret ptr %10, !dbg !4303
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d7d4fea0ece46a6E"(ptr align 8 %self) unnamed_addr #0 !dbg !4304 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4320, metadata !DIExpression()), !dbg !4321
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4322
  %_5 = load ptr, ptr %3, align 8, !dbg !4322, !nonnull !21, !noundef !21
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4323, metadata !DIExpression()), !dbg !4328
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h1489e97d6cf0e763E"(ptr %_5) #8, !dbg !4322
  %_2 = xor i1 %_3, true, !dbg !4330
  call void @llvm.assume(i1 %_2), !dbg !4331
  br i1 true, label %bb3, label %bb5, !dbg !4332

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4333
  %_13 = load ptr, ptr %4, align 8, !dbg !4333, !nonnull !21, !noundef !21
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4323, metadata !DIExpression()), !dbg !4334
  %_14 = load ptr, ptr %self, align 8, !dbg !4333, !noundef !21
  %_10 = icmp eq ptr %_13, %_14, !dbg !4333
  br i1 %_10, label %bb7, label %bb8, !dbg !4333

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4336, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hcf1df14e356dc673E"(ptr %_9) #8, !dbg !4336
  %_7 = xor i1 %_8, true, !dbg !4337
  call void @llvm.assume(i1 %_7), !dbg !4338
  br label %bb5, !dbg !4339

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4340, metadata !DIExpression()), !dbg !4348
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4345, metadata !DIExpression()), !dbg !4350
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4351
  %_10.i = load ptr, ptr %5, align 8, !dbg !4351, !nonnull !21, !noundef !21
  store ptr %_10.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4323, metadata !DIExpression()), !dbg !4352
  store ptr %_10.i, ptr %old.dbg.spill.i, align 8, !dbg !4351
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4346, metadata !DIExpression()), !dbg !4354
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4355
  %_14.i = load ptr, ptr %6, align 8, !dbg !4355, !nonnull !21, !noundef !21
  store ptr %_14.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4323, metadata !DIExpression()), !dbg !4356
  store ptr %_14.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4358, metadata !DIExpression()), !dbg !4364
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4363, metadata !DIExpression()), !dbg !4366
  store ptr %_14.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4367, metadata !DIExpression()), !dbg !4373
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4372, metadata !DIExpression()), !dbg !4375
  %7 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %_14.i, i64 1, !dbg !4376
  store ptr %7, ptr %0, align 8, !dbg !4376
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4376, !noundef !21
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_11.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd4b9de17560b60acE"(ptr %_3.i.i) #8, !dbg !4377
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4378
  store ptr %_11.i, ptr %8, align 8, !dbg !4378
  store ptr %_10.i, ptr %1, align 8, !dbg !4379
  %9 = load ptr, ptr %1, align 8, !dbg !4380, !noundef !21
  store ptr %9, ptr %2, align 8, !dbg !4381
  br label %bb10, !dbg !4382

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4383
  br label %bb10, !dbg !4382

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4384, !align !1062, !noundef !21
  ret ptr %10, !dbg !4384
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha5d00b1784dd68a3E"(ptr align 8 %self) unnamed_addr #0 !dbg !4385 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4401, metadata !DIExpression()), !dbg !4402
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4403
  %_5 = load ptr, ptr %3, align 8, !dbg !4403, !nonnull !21, !noundef !21
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4404, metadata !DIExpression()), !dbg !4409
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17ha07a9862b9314b36E"(ptr %_5) #8, !dbg !4403
  %_2 = xor i1 %_3, true, !dbg !4411
  call void @llvm.assume(i1 %_2), !dbg !4412
  br i1 true, label %bb3, label %bb5, !dbg !4413

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4414
  %_13 = load ptr, ptr %4, align 8, !dbg !4414, !nonnull !21, !noundef !21
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4404, metadata !DIExpression()), !dbg !4415
  %_14 = load ptr, ptr %self, align 8, !dbg !4414, !noundef !21
  %_10 = icmp eq ptr %_13, %_14, !dbg !4414
  br i1 %_10, label %bb7, label %bb8, !dbg !4414

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4417, !noundef !21
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hff93f075c2a703c1E"(ptr %_9) #8, !dbg !4417
  %_7 = xor i1 %_8, true, !dbg !4418
  call void @llvm.assume(i1 %_7), !dbg !4419
  br label %bb5, !dbg !4420

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4421, metadata !DIExpression()), !dbg !4429
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4426, metadata !DIExpression()), !dbg !4431
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4432
  %_10.i = load ptr, ptr %5, align 8, !dbg !4432, !nonnull !21, !noundef !21
  store ptr %_10.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4404, metadata !DIExpression()), !dbg !4433
  store ptr %_10.i, ptr %old.dbg.spill.i, align 8, !dbg !4432
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4427, metadata !DIExpression()), !dbg !4435
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4436
  %_14.i = load ptr, ptr %6, align 8, !dbg !4436, !nonnull !21, !noundef !21
  store ptr %_14.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4404, metadata !DIExpression()), !dbg !4437
  store ptr %_14.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4439, metadata !DIExpression()), !dbg !4445
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4444, metadata !DIExpression()), !dbg !4447
  store ptr %_14.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4448, metadata !DIExpression()), !dbg !4454
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4453, metadata !DIExpression()), !dbg !4456
  %7 = getelementptr inbounds i64, ptr %_14.i, i64 1, !dbg !4457
  store ptr %7, ptr %0, align 8, !dbg !4457
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4457, !noundef !21
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_11.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hc0f3a4b04b28697bE"(ptr %_3.i.i) #8, !dbg !4458
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4459
  store ptr %_11.i, ptr %8, align 8, !dbg !4459
  store ptr %_10.i, ptr %1, align 8, !dbg !4460
  %9 = load ptr, ptr %1, align 8, !dbg !4461, !noundef !21
  store ptr %9, ptr %2, align 8, !dbg !4462
  br label %bb10, !dbg !4463

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4464
  br label %bb10, !dbg !4463

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4465, !align !1077, !noundef !21
  ret ptr %10, !dbg !4465
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h9333e82d3dafa32dE"(ptr align 8 %self) unnamed_addr #1 !dbg !4466 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4472, metadata !DIExpression()), !dbg !4473
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4474
  store ptr %self, ptr %1, align 8, !dbg !4474
  store i64 0, ptr %0, align 8, !dbg !4474
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4475
  %3 = load i64, ptr %2, align 8, !dbg !4475, !range !933, !noundef !21
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4475
  %5 = load ptr, ptr %4, align 8, !dbg !4475
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4475
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4475
  ret { i64, ptr } %7, !dbg !4475
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17ha771d1b35027ab21E"(ptr align 8 %self) unnamed_addr #1 !dbg !4476 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4478, metadata !DIExpression()), !dbg !4479
  store i64 2, ptr %0, align 8, !dbg !4480
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4481
  %2 = load i64, ptr %1, align 8, !dbg !4481, !range !933, !noundef !21
  %3 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4481
  %4 = load ptr, ptr %3, align 8, !dbg !4481
  %5 = insertvalue { i64, ptr } undef, i64 %2, 0, !dbg !4481
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !4481
  ret { i64, ptr } %6, !dbg !4481
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h946be600147e494dE"(ptr align 4 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4482 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4487, metadata !DIExpression()), !dbg !4489
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4488, metadata !DIExpression()), !dbg !4490
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4491
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4491
  ret { ptr, i64 } %4, !dbg !4491
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd72f38028bad80d3E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4492 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4496, metadata !DIExpression()), !dbg !4498
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4497, metadata !DIExpression()), !dbg !4499
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4500
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4500
  ret { ptr, i64 } %4, !dbg !4500
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd8920f3cb9a24096E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4501 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4505, metadata !DIExpression()), !dbg !4507
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4506, metadata !DIExpression()), !dbg !4508
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4509
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4509
  ret { ptr, i64 } %4, !dbg !4509
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hef2d4a2e0451f167E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4510 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4514, metadata !DIExpression()), !dbg !4516
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4515, metadata !DIExpression()), !dbg !4517
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4518
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4518
  ret { ptr, i64 } %4, !dbg !4518
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h6aaea4ef4bf3abf3E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4519 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_12 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4523, metadata !DIExpression()), !dbg !4537
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4524, metadata !DIExpression()), !dbg !4538
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4525, metadata !DIExpression()), !dbg !4539
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4531, metadata !DIExpression()), !dbg !4540
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h9333e82d3dafa32dE"(ptr align 8 %generic_rage) #8, !dbg !4541
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4541
  %_6 = load i64, ptr %_4, align 8, !dbg !4541, !range !933, !noundef !21
  switch i64 %_6, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4542

bb3:                                              ; preds = %start
  unreachable, !dbg !4541

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4543
  %_22 = load ptr, ptr %2, align 8, !dbg !4543, !nonnull !21, !align !1077, !noundef !21
  %value2 = load i64, ptr %_22, align 8, !dbg !4543, !noundef !21
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4543
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4529, metadata !DIExpression()), !dbg !4544
  store i64 %value2, ptr %start1, align 8, !dbg !4545
  br label %bb7, !dbg !4546

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4547
  %_21 = load ptr, ptr %3, align 8, !dbg !4547, !nonnull !21, !align !1077, !noundef !21
  %value = load i64, ptr %_21, align 8, !dbg !4547, !noundef !21
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4547
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4527, metadata !DIExpression()), !dbg !4548
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4549
  %_9.0 = extractvalue { i64, i1 } %4, 0, !dbg !4549
  %_9.1 = extractvalue { i64, i1 } %4, 1, !dbg !4549
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !4549
  br i1 %5, label %panic, label %bb5, !dbg !4549

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4550
  br label %bb7, !dbg !4550

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17ha771d1b35027ab21E"(ptr align 8 %generic_rage) #8, !dbg !4551
  store { i64, ptr } %6, ptr %_12, align 8, !dbg !4551
  %_14 = load i64, ptr %_12, align 8, !dbg !4551, !range !933, !noundef !21
  switch i64 %_14, label %bb10 [
    i64 0, label %bb12
    i64 1, label %bb11
    i64 2, label %bb9
  ], !dbg !4552

bb5:                                              ; preds = %bb4
  store i64 %_9.0, ptr %start1, align 8, !dbg !4549
  br label %bb7, !dbg !4553

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9612) #9, !dbg !4549
  unreachable, !dbg !4549

bb10:                                             ; preds = %bb7
  unreachable, !dbg !4551

bb12:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_12, i32 0, i32 1, !dbg !4554
  %_24 = load ptr, ptr %7, align 8, !dbg !4554, !nonnull !21, !align !1077, !noundef !21
  %value6 = load i64, ptr %_24, align 8, !dbg !4554, !noundef !21
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4554
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4535, metadata !DIExpression()), !dbg !4555
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4556
  %_18.0 = extractvalue { i64, i1 } %8, 0, !dbg !4556
  %_18.1 = extractvalue { i64, i1 } %8, 1, !dbg !4556
  %9 = call i1 @llvm.expect.i1(i1 %_18.1, i1 false), !dbg !4556
  br i1 %9, label %panic8, label %bb13, !dbg !4556

bb11:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_12, i32 0, i32 1, !dbg !4557
  %_23 = load ptr, ptr %10, align 8, !dbg !4557, !nonnull !21, !align !1077, !noundef !21
  %value4 = load i64, ptr %_23, align 8, !dbg !4557, !noundef !21
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4557
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4533, metadata !DIExpression()), !dbg !4558
  store i64 %value4, ptr %end, align 8, !dbg !4559
  br label %bb14, !dbg !4560

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4561
  br label %bb14, !dbg !4561

bb14:                                             ; preds = %bb13, %bb11, %bb9
  %_19 = load i64, ptr %start1, align 8, !dbg !4562, !noundef !21
  %_20 = load i64, ptr %end, align 8, !dbg !4563, !noundef !21
  store i64 %_19, ptr %0, align 8, !dbg !4562
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4562
  store i64 %_20, ptr %11, align 8, !dbg !4562
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4564
  %13 = load i64, ptr %12, align 8, !dbg !4564, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4564
  %15 = load i64, ptr %14, align 8, !dbg !4564, !noundef !21
  %16 = insertvalue { i64, i64 } undef, i64 %13, 0, !dbg !4564
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4564
  ret { i64, i64 } %17, !dbg !4564

bb13:                                             ; preds = %bb12
  store i64 %_18.0, ptr %end, align 8, !dbg !4556
  br label %bb14, !dbg !4565

panic8:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9614) #9, !dbg !4556
  unreachable, !dbg !4556
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17hd37b3e873d5acf51E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4566 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_12 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4570, metadata !DIExpression()), !dbg !4584
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4571, metadata !DIExpression()), !dbg !4585
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4572, metadata !DIExpression()), !dbg !4586
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4578, metadata !DIExpression()), !dbg !4587
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h01cbe73140bb2371E"(ptr align 8 %generic_rage) #8, !dbg !4588
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4588
  %_6 = load i64, ptr %_4, align 8, !dbg !4588, !range !933, !noundef !21
  switch i64 %_6, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4589

bb3:                                              ; preds = %start
  unreachable, !dbg !4588

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4590
  %_22 = load ptr, ptr %2, align 8, !dbg !4590, !nonnull !21, !align !1077, !noundef !21
  %value2 = load i64, ptr %_22, align 8, !dbg !4590, !noundef !21
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4590
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4576, metadata !DIExpression()), !dbg !4591
  store i64 %value2, ptr %start1, align 8, !dbg !4592
  br label %bb7, !dbg !4593

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4594
  %_21 = load ptr, ptr %3, align 8, !dbg !4594, !nonnull !21, !align !1077, !noundef !21
  %value = load i64, ptr %_21, align 8, !dbg !4594, !noundef !21
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4594
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4574, metadata !DIExpression()), !dbg !4595
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4596
  %_9.0 = extractvalue { i64, i1 } %4, 0, !dbg !4596
  %_9.1 = extractvalue { i64, i1 } %4, 1, !dbg !4596
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !4596
  br i1 %5, label %panic, label %bb5, !dbg !4596

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4597
  br label %bb7, !dbg !4597

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h52d017f8fd66e6f7E"(ptr align 8 %generic_rage) #8, !dbg !4598
  store { i64, ptr } %6, ptr %_12, align 8, !dbg !4598
  %_14 = load i64, ptr %_12, align 8, !dbg !4598, !range !933, !noundef !21
  switch i64 %_14, label %bb10 [
    i64 0, label %bb12
    i64 1, label %bb11
    i64 2, label %bb9
  ], !dbg !4599

bb5:                                              ; preds = %bb4
  store i64 %_9.0, ptr %start1, align 8, !dbg !4596
  br label %bb7, !dbg !4600

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9612) #9, !dbg !4596
  unreachable, !dbg !4596

bb10:                                             ; preds = %bb7
  unreachable, !dbg !4598

bb12:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_12, i32 0, i32 1, !dbg !4601
  %_24 = load ptr, ptr %7, align 8, !dbg !4601, !nonnull !21, !align !1077, !noundef !21
  %value6 = load i64, ptr %_24, align 8, !dbg !4601, !noundef !21
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4601
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4582, metadata !DIExpression()), !dbg !4602
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4603
  %_18.0 = extractvalue { i64, i1 } %8, 0, !dbg !4603
  %_18.1 = extractvalue { i64, i1 } %8, 1, !dbg !4603
  %9 = call i1 @llvm.expect.i1(i1 %_18.1, i1 false), !dbg !4603
  br i1 %9, label %panic8, label %bb13, !dbg !4603

bb11:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_12, i32 0, i32 1, !dbg !4604
  %_23 = load ptr, ptr %10, align 8, !dbg !4604, !nonnull !21, !align !1077, !noundef !21
  %value4 = load i64, ptr %_23, align 8, !dbg !4604, !noundef !21
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4604
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4580, metadata !DIExpression()), !dbg !4605
  store i64 %value4, ptr %end, align 8, !dbg !4606
  br label %bb14, !dbg !4607

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4608
  br label %bb14, !dbg !4608

bb14:                                             ; preds = %bb13, %bb11, %bb9
  %_19 = load i64, ptr %start1, align 8, !dbg !4609, !noundef !21
  %_20 = load i64, ptr %end, align 8, !dbg !4610, !noundef !21
  store i64 %_19, ptr %0, align 8, !dbg !4609
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4609
  store i64 %_20, ptr %11, align 8, !dbg !4609
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4611
  %13 = load i64, ptr %12, align 8, !dbg !4611, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4611
  %15 = load i64, ptr %14, align 8, !dbg !4611, !noundef !21
  %16 = insertvalue { i64, i64 } undef, i64 %13, 0, !dbg !4611
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4611
  ret { i64, i64 } %17, !dbg !4611

bb13:                                             ; preds = %bb12
  store i64 %_18.0, ptr %end, align 8, !dbg !4603
  br label %bb14, !dbg !4612

panic8:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9614) #9, !dbg !4603
  unreachable, !dbg !4603
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h9fb741f96dced740E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4613 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_31 = alloca { i64, i64 }, align 8
  %_30 = alloca { i64, i64 }, align 8
  %_28 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_27 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_20 = alloca [1 x { ptr, ptr }], align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4620, metadata !DIExpression()), !dbg !4622
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4621, metadata !DIExpression()), !dbg !4623
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h15ddd967393749f1E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9615, i64 16) #8, !dbg !4624
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %self) #8, !dbg !4625
  %_21.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4625
  %_21.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4625
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_20, i64 0, i64 0, !dbg !4625
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4625
  store ptr %_21.0, ptr %2, align 8, !dbg !4625
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4625
  store ptr %_21.1, ptr %3, align 8, !dbg !4625
  store i64 2, ptr %_30, align 8, !dbg !4625
  store i64 2, ptr %_31, align 8, !dbg !4625
  %4 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !4625
  %5 = load i64, ptr %4, align 8, !dbg !4625, !range !933, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !4625
  %7 = load i64, ptr %6, align 8, !dbg !4625
  %8 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !4625
  %9 = load i64, ptr %8, align 8, !dbg !4625, !range !933, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !4625
  %11 = load i64, ptr %10, align 8, !dbg !4625
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !4636
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !4638
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !4639
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !4640
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !4641
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !4642
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !4643
  store i32 32, ptr %14, align 4, !dbg !4643
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !4643
  store i8 3, ptr %15, align 8, !dbg !4643
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !4643
  store i32 4, ptr %16, align 8, !dbg !4643
  store i64 %5, ptr %_8.i, align 8, !dbg !4643
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !4643
  store i64 %7, ptr %17, align 8, !dbg !4643
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !4643
  store i64 %9, ptr %18, align 8, !dbg !4643
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4643
  store i64 %11, ptr %19, align 8, !dbg !4643
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_28, i32 0, i32 1, !dbg !4644
  store i64 0, ptr %20, align 8, !dbg !4644
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_28, ptr align 8 %_8.i, i64 48, i1 false), !dbg !4644
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_27, i64 0, i64 0, !dbg !4625
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_28, i64 56, i1 false), !dbg !4625
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc8516, i64 1, ptr align 8 %_20, i64 1, ptr align 8 %_27, i64 1) #8, !dbg !4625
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h07c653427d405a3aE(ptr align 8 %_6, ptr align 1 %_13, ptr align 8 @vtable.9) #8, !dbg !4624
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf9a6df59e7fa4f78E(ptr align 8 %_4) #8, !dbg !4624
  ret i1 %22, !dbg !4645
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17h90a51297efa2ccc2E(i64 %addr) unnamed_addr #0 !dbg !4646 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4650, metadata !DIExpression()), !dbg !4651
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h1999b30b0ca45e12E(i64 %addr) #8, !dbg !4652
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !4652
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !4652
; call core::result::Result<T,E>::expect
  %1 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17hfb9769eac013fd86E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc9619, i64 74, ptr align 8 @alloc9621) #8, !dbg !4652
  ret i64 %1, !dbg !4653
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h1999b30b0ca45e12E(i64 %0) unnamed_addr #0 !dbg !4654 {
start:
  %_9 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %1 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4658, metadata !DIExpression()), !dbg !4659
  store i64 47, ptr %_4, align 8, !dbg !4660
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4660
  store i64 64, ptr %2, align 8, !dbg !4660
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !4661
  %4 = load i64, ptr %3, align 8, !dbg !4661, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4661
  %6 = load i64, ptr %5, align 8, !dbg !4661, !noundef !21
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc76bf35e42c5e2adE"(ptr align 8 %addr, i64 %4, i64 %6) #8, !dbg !4661
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !4662

bb2:                                              ; preds = %start
  %_10 = load i64, ptr %addr, align 8, !dbg !4663, !noundef !21
  store i64 %_10, ptr %_9, align 8, !dbg !4664
  %7 = load i64, ptr %_9, align 8, !dbg !4665, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4665
  store i64 %7, ptr %8, align 8, !dbg !4665
  store i64 1, ptr %1, align 8, !dbg !4665
  br label %bb6, !dbg !4666

bb3:                                              ; preds = %start, %start
  %_6 = load i64, ptr %addr, align 8, !dbg !4667, !noundef !21
  store i64 %_6, ptr %_5, align 8, !dbg !4668
  %9 = load i64, ptr %_5, align 8, !dbg !4669, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4669
  store i64 %9, ptr %10, align 8, !dbg !4669
  store i64 0, ptr %1, align 8, !dbg !4669
  br label %bb6, !dbg !4670

bb4:                                              ; preds = %start
  %_8 = load i64, ptr %addr, align 8, !dbg !4671, !noundef !21
; call x86_64::addr::VirtAddr::new_truncate
  %_7 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E(i64 %_8) #8, !dbg !4672
  %11 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4673
  store i64 %_7, ptr %11, align 8, !dbg !4673
  store i64 0, ptr %1, align 8, !dbg !4673
  br label %bb6, !dbg !4674

bb6:                                              ; preds = %bb3, %bb4, %bb2
  %12 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !4675
  %13 = load i64, ptr %12, align 8, !dbg !4675, !range !1887, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4675
  %15 = load i64, ptr %14, align 8, !dbg !4675, !noundef !21
  %16 = insertvalue { i64, i64 } undef, i64 %13, 0, !dbg !4675
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4675
  ret { i64, i64 } %17, !dbg !4675
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E(i64 %addr) unnamed_addr #0 !dbg !4676 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4678, metadata !DIExpression()), !dbg !4679
  %_7.0 = shl i64 %addr, 16, !dbg !4680
  %_8.0 = ashr i64 %_7.0, 16, !dbg !4681
  store i64 %_8.0, ptr %0, align 8, !dbg !4682
  %1 = load i64, ptr %0, align 8, !dbg !4683, !noundef !21
  ret i64 %1, !dbg !4683
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h05f3ea81adda4ae8E(i64 %addr) unnamed_addr #0 !dbg !4684 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4686, metadata !DIExpression()), !dbg !4687
  store i64 %addr, ptr %0, align 8, !dbg !4688
  %1 = load i64, ptr %0, align 8, !dbg !4689, !noundef !21
  ret i64 %1, !dbg !4689
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417h12f60e44748363d6E(i64 %self) unnamed_addr #0 !dbg !4690 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4694, metadata !DIExpression()), !dbg !4695
  ret i64 %self, !dbg !4696
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17hb69f2feef32eda60E(i64 %self) unnamed_addr #0 !dbg !4697 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4702, metadata !DIExpression()), !dbg !4703
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h12f60e44748363d6E(i64 %self) #8, !dbg !4704
  %0 = inttoptr i64 %_2 to ptr, !dbg !4704
  ret ptr %0, !dbg !4705
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E(i64 %self) unnamed_addr #0 !dbg !4706 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4711, metadata !DIExpression()), !dbg !4712
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17hb69f2feef32eda60E(i64 %self) #8, !dbg !4713
  ret ptr %_2, !dbg !4714
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17hbce4dfb82f2a4bf0E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4715 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4719, metadata !DIExpression()), !dbg !4722
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4720, metadata !DIExpression()), !dbg !4723
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h5672600f99c2b547E"(i64 %align) #8, !dbg !4724
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h3da90eb46ecd9d0aE(i64 %self, i64 %_5) #8, !dbg !4725
; call x86_64::addr::VirtAddr::new_truncate
  %0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E(i64 %_3) #8, !dbg !4726
  ret i64 %0, !dbg !4727
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17hee3b08a3bba4f01bE(i64 %self) unnamed_addr #0 !dbg !4728 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4735, metadata !DIExpression()), !dbg !4736
  %_2 = trunc i64 %self to i16, !dbg !4737
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h2c2f759bd1011c44E(i16 %_2) #8, !dbg !4738
  ret i16 %0, !dbg !4739
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17hc0fd1f262f780e9cE(i64 %self) unnamed_addr #0 !dbg !4740 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4744, metadata !DIExpression()), !dbg !4745
  %_5.0 = lshr i64 %self, 12, !dbg !4746
  %_2 = trunc i64 %_5.0 to i16, !dbg !4746
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h67b70129f531d2dbE(i16 %_2) #8, !dbg !4747
  ret i16 %0, !dbg !4748
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7272502d73aeba2dE(i64 %self) unnamed_addr #0 !dbg !4749 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4751, metadata !DIExpression()), !dbg !4752
  %_6.0 = lshr i64 %self, 12, !dbg !4753
  %_7.0 = lshr i64 %_6.0, 9, !dbg !4754
  %_2 = trunc i64 %_7.0 to i16, !dbg !4754
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h67b70129f531d2dbE(i16 %_2) #8, !dbg !4755
  ret i16 %0, !dbg !4756
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17he5592f8f71489901E(i64 %self) unnamed_addr #0 !dbg !4757 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4759, metadata !DIExpression()), !dbg !4760
  %_7.0 = lshr i64 %self, 12, !dbg !4761
  %_8.0 = lshr i64 %_7.0, 9, !dbg !4761
  %_9.0 = lshr i64 %_8.0, 9, !dbg !4762
  %_2 = trunc i64 %_9.0 to i16, !dbg !4762
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h67b70129f531d2dbE(i16 %_2) #8, !dbg !4763
  ret i16 %0, !dbg !4764
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17hc852181ff9ac00aeE(i64 %self) unnamed_addr #0 !dbg !4765 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4767, metadata !DIExpression()), !dbg !4768
  %_8.0 = lshr i64 %self, 12, !dbg !4769
  %_9.0 = lshr i64 %_8.0, 9, !dbg !4769
  %_10.0 = lshr i64 %_9.0, 9, !dbg !4769
  %_11.0 = lshr i64 %_10.0, 9, !dbg !4770
  %_2 = trunc i64 %_11.0 to i16, !dbg !4770
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h67b70129f531d2dbE(i16 %_2) #8, !dbg !4771
  ret i16 %0, !dbg !4772
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h33cce5a2bd107490E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4773 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_31 = alloca { i64, i64 }, align 8
  %_30 = alloca { i64, i64 }, align 8
  %_28 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_27 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_20 = alloca [1 x { ptr, ptr }], align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4776, metadata !DIExpression()), !dbg !4778
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4777, metadata !DIExpression()), !dbg !4779
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h15ddd967393749f1E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9622, i64 8) #8, !dbg !4780
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %self) #8, !dbg !4781
  %_21.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4781
  %_21.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4781
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_20, i64 0, i64 0, !dbg !4781
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4781
  store ptr %_21.0, ptr %2, align 8, !dbg !4781
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4781
  store ptr %_21.1, ptr %3, align 8, !dbg !4781
  store i64 2, ptr %_30, align 8, !dbg !4781
  store i64 2, ptr %_31, align 8, !dbg !4781
  %4 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !4781
  %5 = load i64, ptr %4, align 8, !dbg !4781, !range !933, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !4781
  %7 = load i64, ptr %6, align 8, !dbg !4781
  %8 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !4781
  %9 = load i64, ptr %8, align 8, !dbg !4781, !range !933, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !4781
  %11 = load i64, ptr %10, align 8, !dbg !4781
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !4782
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !4784
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !4785
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !4786
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !4787
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !4788
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !4789
  store i32 32, ptr %14, align 4, !dbg !4789
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !4789
  store i8 3, ptr %15, align 8, !dbg !4789
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !4789
  store i32 4, ptr %16, align 8, !dbg !4789
  store i64 %5, ptr %_8.i, align 8, !dbg !4789
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !4789
  store i64 %7, ptr %17, align 8, !dbg !4789
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !4789
  store i64 %9, ptr %18, align 8, !dbg !4789
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4789
  store i64 %11, ptr %19, align 8, !dbg !4789
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_28, i32 0, i32 1, !dbg !4790
  store i64 0, ptr %20, align 8, !dbg !4790
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_28, ptr align 8 %_8.i, i64 48, i1 false), !dbg !4790
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_27, i64 0, i64 0, !dbg !4781
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_28, i64 56, i1 false), !dbg !4781
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc8516, i64 1, ptr align 8 %_20, i64 1, ptr align 8 %_27, i64 1) #8, !dbg !4781
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h07c653427d405a3aE(ptr align 8 %_6, ptr align 1 %_13, ptr align 8 @vtable.9) #8, !dbg !4780
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf9a6df59e7fa4f78E(ptr align 8 %_4) #8, !dbg !4780
  ret i1 %22, !dbg !4791
}

; <x86_64::addr::VirtAddr as core::fmt::LowerHex>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h06415c00d3703d92E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !4792 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4795, metadata !DIExpression()), !dbg !4797
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4796, metadata !DIExpression()), !dbg !4798
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !4799
  ret i1 %0, !dbg !4800
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h5efd04e3337d0c2aE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !4801 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4804, metadata !DIExpression()), !dbg !4806
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !4805, metadata !DIExpression()), !dbg !4807
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !4808
  %_6.0 = extractvalue { i64, i1 } %0, 0, !dbg !4808
  %_6.1 = extractvalue { i64, i1 } %0, 1, !dbg !4808
  %1 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !4808
  br i1 %1, label %panic, label %bb1, !dbg !4808

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90a51297efa2ccc2E(i64 %_6.0) #8, !dbg !4809
  ret i64 %2, !dbg !4810

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9624) #9, !dbg !4808
  unreachable, !dbg !4808
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h89c35bf5c3dbe330E"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !4811 {
start:
  %val.dbg.spill = alloca i64, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_12 = alloca i8, align 1
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4816, metadata !DIExpression()), !dbg !4824
  store ptr %end, ptr %end.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !4817, metadata !DIExpression()), !dbg !4825
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !4818, metadata !DIExpression()), !dbg !4826
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4820, metadata !DIExpression()), !dbg !4827
  %_6 = load i64, ptr %end, align 8, !dbg !4828, !noundef !21
  %_7 = load i64, ptr %start1, align 8, !dbg !4829, !noundef !21
; call core::num::<impl u64>::checked_sub
  %1 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h85c39ca8038d7eb2E"(i64 %_6, i64 %_7) #8, !dbg !4828
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4828
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4828
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h11c954f3bc75949eE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4828
  store { i64, i64 } %2, ptr %_4, align 8, !dbg !4828
  %_8 = load i64, ptr %_4, align 8, !dbg !4828, !range !1887, !noundef !21
  %3 = icmp eq i64 %_8, 0, !dbg !4828
  br i1 %3, label %bb3, label %bb5, !dbg !4828

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4828
  %val = load i64, ptr %4, align 8, !dbg !4828, !noundef !21
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4828
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4822, metadata !DIExpression()), !dbg !4830
  store i64 %val, ptr %steps, align 8, !dbg !4830
; call <u64 as bit_field::BitField>::get_bit
  %_13 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h16e1e745a6be6455E"(ptr align 8 %end, i64 47) #8, !dbg !4831
  br i1 %_13, label %bb7, label %bb6, !dbg !4831

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h2ea7e12f6197f698E"() #8, !dbg !4832
  store { i64, i64 } %5, ptr %0, align 8, !dbg !4832
  br label %bb16, !dbg !4832

bb4:                                              ; No predecessors!
  unreachable, !dbg !4828

bb16:                                             ; preds = %bb14, %bb5
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4833
  %7 = load i64, ptr %6, align 8, !dbg !4833, !range !1887, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4833
  %9 = load i64, ptr %8, align 8, !dbg !4833
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !4833
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !4833
  ret { i64, i64 } %11, !dbg !4833

bb6:                                              ; preds = %bb3
  store i8 0, ptr %_12, align 1, !dbg !4831
  br label %bb8, !dbg !4831

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_16 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h16e1e745a6be6455E"(ptr align 8 %start1, i64 47) #8, !dbg !4834
  %_15 = xor i1 %_16, true, !dbg !4835
  %12 = zext i1 %_15 to i8, !dbg !4831
  store i8 %12, ptr %_12, align 1, !dbg !4831
  br label %bb8, !dbg !4831

bb8:                                              ; preds = %bb6, %bb7
  %13 = load i8, ptr %_12, align 1, !dbg !4831, !range !1608, !noundef !21
  %14 = trunc i8 %13 to i1, !dbg !4831
  br i1 %14, label %bb11, label %bb14, !dbg !4831

bb14:                                             ; preds = %bb11, %bb8
  %_22 = load i64, ptr %steps, align 8, !dbg !4836, !noundef !21
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %15 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hf232e34fe4c510ffE"(i64 %_22) #8, !dbg !4837
  %_21.0 = extractvalue { i64, i64 } %15, 0, !dbg !4837
  %_21.1 = extractvalue { i64, i64 } %15, 1, !dbg !4837
; call core::result::Result<T,E>::ok
  %16 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h4c15848e38363674E"(i64 %_21.0, i64 %_21.1) #8, !dbg !4837
  store { i64, i64 } %16, ptr %0, align 8, !dbg !4837
  br label %bb16, !dbg !4837

bb11:                                             ; preds = %bb8
  %_20 = load i64, ptr %steps, align 8, !dbg !4838, !noundef !21
; call core::num::<impl u64>::checked_sub
  %17 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h85c39ca8038d7eb2E"(i64 %_20, i64 -281474976710656) #8, !dbg !4838
  %_19.0 = extractvalue { i64, i64 } %17, 0, !dbg !4838
  %_19.1 = extractvalue { i64, i64 } %17, 1, !dbg !4838
; call core::option::Option<T>::unwrap
  %_18 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h64e721bf0203a809E"(i64 %_19.0, i64 %_19.1, ptr align 8 @alloc9626) #8, !dbg !4838
  store i64 %_18, ptr %steps, align 8, !dbg !4839
  br label %bb14, !dbg !4840
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17hd12803a51894b04bE"(i64 %start1, i64 %count) unnamed_addr #1 !dbg !4841 {
start:
  %val.dbg.spill4 = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %val.dbg.spill = alloca i64, align 8
  %residual.dbg.spill2 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_15 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4845, metadata !DIExpression()), !dbg !4859
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4846, metadata !DIExpression()), !dbg !4860
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4849, metadata !DIExpression()), !dbg !4861
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4853, metadata !DIExpression()), !dbg !4862
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill2, metadata !4855, metadata !DIExpression()), !dbg !4863
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h1709d9954c058caeE"(i64 %count) #8, !dbg !4864
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !4864
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !4864
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h835cf7ecd533373eE"(i64 %_6.0, i64 %_6.1) #8, !dbg !4864
  %_5.0 = extractvalue { i64, i64 } %2, 0, !dbg !4864
  %_5.1 = extractvalue { i64, i64 } %2, 1, !dbg !4864
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h11c954f3bc75949eE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4864
  store { i64, i64 } %3, ptr %_4, align 8, !dbg !4864
  %_8 = load i64, ptr %_4, align 8, !dbg !4864, !range !1887, !noundef !21
  %4 = icmp eq i64 %_8, 0, !dbg !4864
  br i1 %4, label %bb4, label %bb6, !dbg !4864

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4864
  %val = load i64, ptr %5, align 8, !dbg !4864, !noundef !21
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4864
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4851, metadata !DIExpression()), !dbg !4865
  store i64 %val, ptr %offset.dbg.spill, align 8, !dbg !4865
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4847, metadata !DIExpression()), !dbg !4866
  %_12 = icmp ugt i64 %val, 281474976710656, !dbg !4867
  br i1 %_12, label %bb7, label %bb8, !dbg !4867

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h95353d37d469ab9cE"() #8, !dbg !4868
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4868
  br label %bb19, !dbg !4868

bb5:                                              ; No predecessors!
  unreachable, !dbg !4864

bb19:                                             ; preds = %bb17, %bb16, %bb13, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4869
  %8 = load i64, ptr %7, align 8, !dbg !4869, !range !1887, !noundef !21
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4869
  %10 = load i64, ptr %9, align 8, !dbg !4869
  %11 = insertvalue { i64, i64 } undef, i64 %8, 0, !dbg !4869
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4869
  ret { i64, i64 } %12, !dbg !4869

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hc041eca9effa95f1E"(i64 %start1, i64 %val) #8, !dbg !4870
  %_16.0 = extractvalue { i64, i64 } %13, 0, !dbg !4870
  %_16.1 = extractvalue { i64, i64 } %13, 1, !dbg !4870
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h11c954f3bc75949eE"(i64 %_16.0, i64 %_16.1) #8, !dbg !4870
  store { i64, i64 } %14, ptr %_15, align 8, !dbg !4870
  %_19 = load i64, ptr %_15, align 8, !dbg !4870, !range !1887, !noundef !21
  %15 = icmp eq i64 %_19, 0, !dbg !4870
  br i1 %15, label %bb11, label %bb13, !dbg !4870

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4871
  br label %bb19, !dbg !4872

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !4870
  %val3 = load i64, ptr %16, align 8, !dbg !4870, !noundef !21
  store i64 %val3, ptr %val.dbg.spill4, align 8, !dbg !4870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !4857, metadata !DIExpression()), !dbg !4875
  store i64 %val3, ptr %addr, align 8, !dbg !4875
; call <u64 as bit_field::BitField>::get_bits
  %_23 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc7d9301b0d9e433cE"(ptr align 8 %addr, i64 47) #8, !dbg !4876
  switch i64 %_23, label %bb17 [
    i64 1, label %bb15
    i64 2, label %bb16
  ], !dbg !4877

bb13:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %17 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h95353d37d469ab9cE"() #8, !dbg !4878
  store { i64, i64 } %17, ptr %0, align 8, !dbg !4878
  br label %bb19, !dbg !4878

bb12:                                             ; No predecessors!
  unreachable, !dbg !4870

bb17:                                             ; preds = %bb15, %bb11
  %_30 = load i64, ptr %addr, align 8, !dbg !4879, !noundef !21
; call x86_64::addr::VirtAddr::new
  %_29 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90a51297efa2ccc2E(i64 %_30) #8, !dbg !4880
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4881
  store i64 %_29, ptr %18, align 8, !dbg !4881
  store i64 1, ptr %0, align 8, !dbg !4881
  br label %bb19, !dbg !4869

bb15:                                             ; preds = %bb11
; call <u64 as bit_field::BitField>::set_bits
  %_26 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he09a9c531761dea2E"(ptr align 8 %addr, i64 47, i64 131071) #8, !dbg !4882
  br label %bb17, !dbg !4882

bb16:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4883
  br label %bb19, !dbg !4884
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h150ff66aaca1a91eE"(i64 %start1, i64 %count) unnamed_addr #1 !dbg !4886 {
start:
  %val.dbg.spill4 = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %val.dbg.spill = alloca i64, align 8
  %residual.dbg.spill2 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_15 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4888, metadata !DIExpression()), !dbg !4902
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4889, metadata !DIExpression()), !dbg !4903
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4892, metadata !DIExpression()), !dbg !4904
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4896, metadata !DIExpression()), !dbg !4905
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill2, metadata !4898, metadata !DIExpression()), !dbg !4906
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h1709d9954c058caeE"(i64 %count) #8, !dbg !4907
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !4907
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !4907
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h835cf7ecd533373eE"(i64 %_6.0, i64 %_6.1) #8, !dbg !4907
  %_5.0 = extractvalue { i64, i64 } %2, 0, !dbg !4907
  %_5.1 = extractvalue { i64, i64 } %2, 1, !dbg !4907
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h11c954f3bc75949eE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4907
  store { i64, i64 } %3, ptr %_4, align 8, !dbg !4907
  %_8 = load i64, ptr %_4, align 8, !dbg !4907, !range !1887, !noundef !21
  %4 = icmp eq i64 %_8, 0, !dbg !4907
  br i1 %4, label %bb4, label %bb6, !dbg !4907

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4907
  %val = load i64, ptr %5, align 8, !dbg !4907, !noundef !21
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4907
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4894, metadata !DIExpression()), !dbg !4908
  store i64 %val, ptr %offset.dbg.spill, align 8, !dbg !4908
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4890, metadata !DIExpression()), !dbg !4909
  %_12 = icmp ugt i64 %val, 281474976710656, !dbg !4910
  br i1 %_12, label %bb7, label %bb8, !dbg !4910

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h95353d37d469ab9cE"() #8, !dbg !4911
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4911
  br label %bb19, !dbg !4911

bb5:                                              ; No predecessors!
  unreachable, !dbg !4907

bb19:                                             ; preds = %bb17, %bb16, %bb13, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4912
  %8 = load i64, ptr %7, align 8, !dbg !4912, !range !1887, !noundef !21
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4912
  %10 = load i64, ptr %9, align 8, !dbg !4912
  %11 = insertvalue { i64, i64 } undef, i64 %8, 0, !dbg !4912
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4912
  ret { i64, i64 } %12, !dbg !4912

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h85c39ca8038d7eb2E"(i64 %start1, i64 %val) #8, !dbg !4913
  %_16.0 = extractvalue { i64, i64 } %13, 0, !dbg !4913
  %_16.1 = extractvalue { i64, i64 } %13, 1, !dbg !4913
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h11c954f3bc75949eE"(i64 %_16.0, i64 %_16.1) #8, !dbg !4913
  store { i64, i64 } %14, ptr %_15, align 8, !dbg !4913
  %_19 = load i64, ptr %_15, align 8, !dbg !4913, !range !1887, !noundef !21
  %15 = icmp eq i64 %_19, 0, !dbg !4913
  br i1 %15, label %bb11, label %bb13, !dbg !4913

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4914
  br label %bb19, !dbg !4915

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !4913
  %val3 = load i64, ptr %16, align 8, !dbg !4913, !noundef !21
  store i64 %val3, ptr %val.dbg.spill4, align 8, !dbg !4913
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !4900, metadata !DIExpression()), !dbg !4917
  store i64 %val3, ptr %addr, align 8, !dbg !4917
; call <u64 as bit_field::BitField>::get_bits
  %_23 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc7d9301b0d9e433cE"(ptr align 8 %addr, i64 47) #8, !dbg !4918
  switch i64 %_23, label %bb17 [
    i64 131070, label %bb15
    i64 131069, label %bb16
  ], !dbg !4919

bb13:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %17 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h95353d37d469ab9cE"() #8, !dbg !4920
  store { i64, i64 } %17, ptr %0, align 8, !dbg !4920
  br label %bb19, !dbg !4920

bb12:                                             ; No predecessors!
  unreachable, !dbg !4913

bb17:                                             ; preds = %bb15, %bb11
  %_30 = load i64, ptr %addr, align 8, !dbg !4921, !noundef !21
; call x86_64::addr::VirtAddr::new
  %_29 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90a51297efa2ccc2E(i64 %_30) #8, !dbg !4922
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4923
  store i64 %_29, ptr %18, align 8, !dbg !4923
  store i64 1, ptr %0, align 8, !dbg !4923
  br label %bb19, !dbg !4912

bb15:                                             ; preds = %bb11
; call <u64 as bit_field::BitField>::set_bits
  %_26 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he09a9c531761dea2E"(ptr align 8 %addr, i64 47, i64 0) #8, !dbg !4924
  br label %bb17, !dbg !4924

bb16:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4925
  br label %bb19, !dbg !4926
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17he7fba0abe5edabe4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4928 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_31 = alloca { i64, i64 }, align 8
  %_30 = alloca { i64, i64 }, align 8
  %_28 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_27 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_20 = alloca [1 x { ptr, ptr }], align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4937, metadata !DIExpression()), !dbg !4939
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4938, metadata !DIExpression()), !dbg !4940
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h15ddd967393749f1E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9627, i64 16) #8, !dbg !4941
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %self) #8, !dbg !4942
  %_21.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4942
  %_21.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4942
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_20, i64 0, i64 0, !dbg !4942
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4942
  store ptr %_21.0, ptr %2, align 8, !dbg !4942
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4942
  store ptr %_21.1, ptr %3, align 8, !dbg !4942
  store i64 2, ptr %_30, align 8, !dbg !4942
  store i64 2, ptr %_31, align 8, !dbg !4942
  %4 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !4942
  %5 = load i64, ptr %4, align 8, !dbg !4942, !range !933, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !4942
  %7 = load i64, ptr %6, align 8, !dbg !4942
  %8 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !4942
  %9 = load i64, ptr %8, align 8, !dbg !4942, !range !933, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !4942
  %11 = load i64, ptr %10, align 8, !dbg !4942
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !4943
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !4945
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !4946
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !4947
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !4948
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !4949
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !4950
  store i32 32, ptr %14, align 4, !dbg !4950
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !4950
  store i8 3, ptr %15, align 8, !dbg !4950
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !4950
  store i32 4, ptr %16, align 8, !dbg !4950
  store i64 %5, ptr %_8.i, align 8, !dbg !4950
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !4950
  store i64 %7, ptr %17, align 8, !dbg !4950
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !4950
  store i64 %9, ptr %18, align 8, !dbg !4950
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4950
  store i64 %11, ptr %19, align 8, !dbg !4950
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_28, i32 0, i32 1, !dbg !4951
  store i64 0, ptr %20, align 8, !dbg !4951
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_28, ptr align 8 %_8.i, i64 48, i1 false), !dbg !4951
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_27, i64 0, i64 0, !dbg !4942
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_28, i64 56, i1 false), !dbg !4942
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc8516, i64 1, ptr align 8 %_20, i64 1, ptr align 8 %_27, i64 1) #8, !dbg !4942
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h07c653427d405a3aE(ptr align 8 %_6, ptr align 1 %_13, ptr align 8 @vtable.9) #8, !dbg !4941
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf9a6df59e7fa4f78E(ptr align 8 %_4) #8, !dbg !4941
  ret i1 %22, !dbg !4952
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17h16dcc3ef2008f73bE(i64 %addr) unnamed_addr #0 !dbg !4953 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4957, metadata !DIExpression()), !dbg !4960
; call x86_64::addr::PhysAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17hb0feb822b4b5aeafE(i64 %addr) #8, !dbg !4961
  store { i64, i64 } %0, ptr %_2, align 8, !dbg !4961
  %_4 = load i64, ptr %_2, align 8, !dbg !4961, !range !1887, !noundef !21
  %1 = icmp eq i64 %_4, 0, !dbg !4962
  br i1 %1, label %bb4, label %bb2, !dbg !4962

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !4963
  %p = load i64, ptr %2, align 8, !dbg !4963, !noundef !21
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4963
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4958, metadata !DIExpression()), !dbg !4964
  ret i64 %p, !dbg !4965

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9628, i64 67, ptr align 8 @alloc9630) #9, !dbg !4966
  unreachable, !dbg !4966

bb3:                                              ; No predecessors!
  unreachable, !dbg !4961
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17hd0b40b0d1ec7a8e3E(i64 %addr) unnamed_addr #0 !dbg !4967 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4969, metadata !DIExpression()), !dbg !4970
  %_2 = urem i64 %addr, 4503599627370496, !dbg !4971
  store i64 %_2, ptr %0, align 8, !dbg !4972
  %1 = load i64, ptr %0, align 8, !dbg !4973, !noundef !21
  ret i64 %1, !dbg !4973
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17hb0feb822b4b5aeafE(i64 %addr) unnamed_addr #0 !dbg !4974 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_8 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4993, metadata !DIExpression()), !dbg !4996
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17hd0b40b0d1ec7a8e3E(i64 %addr) #8, !dbg !4997
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4997
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4994, metadata !DIExpression()), !dbg !4998
  %_4 = icmp eq i64 %p, %addr, !dbg !4999
  br i1 %_4, label %bb2, label %bb3, !dbg !4999

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_8, align 8, !dbg !5000
  %1 = load i64, ptr %_8, align 8, !dbg !5001, !noundef !21
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5001
  store i64 %1, ptr %2, align 8, !dbg !5001
  store i64 1, ptr %0, align 8, !dbg !5001
  br label %bb4, !dbg !5002

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5003
  store i64 %p, ptr %3, align 8, !dbg !5003
  store i64 0, ptr %0, align 8, !dbg !5003
  br label %bb4, !dbg !5002

bb4:                                              ; preds = %bb3, %bb2
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5004
  %5 = load i64, ptr %4, align 8, !dbg !5004, !range !1887, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5004
  %7 = load i64, ptr %6, align 8, !dbg !5004, !noundef !21
  %8 = insertvalue { i64, i64 } undef, i64 %5, 0, !dbg !5004
  %9 = insertvalue { i64, i64 } %8, i64 %7, 1, !dbg !5004
  ret { i64, i64 } %9, !dbg !5004
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417h2b5cfedf9ed7d402E(i64 %self) unnamed_addr #0 !dbg !5005 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5009, metadata !DIExpression()), !dbg !5010
  ret i64 %self, !dbg !5011
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17he1ad78e6ac2d198bE(i64 %self, i64 %align) unnamed_addr #0 !dbg !5012 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5016, metadata !DIExpression()), !dbg !5018
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5017, metadata !DIExpression()), !dbg !5019
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h5672600f99c2b547E"(i64 %align) #8, !dbg !5020
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h3da90eb46ecd9d0aE(i64 %self, i64 %_5) #8, !dbg !5021
  store i64 %_3, ptr %0, align 8, !dbg !5022
  %1 = load i64, ptr %0, align 8, !dbg !5023, !noundef !21
  ret i64 %1, !dbg !5023
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h06ed54f1f3d5b495E(i64 %0, i64 %align) unnamed_addr #0 !dbg !5024 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5028, metadata !DIExpression()), !dbg !5030
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5029, metadata !DIExpression()), !dbg !5031
  %_5 = load i64, ptr %self, align 8, !dbg !5032, !noundef !21
; call x86_64::addr::PhysAddr::align_down
  %1 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17he1ad78e6ac2d198bE(i64 %_5, i64 %align) #8, !dbg !5032
  store i64 %1, ptr %_4, align 8, !dbg !5032
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %2 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf09c8735f30f1209E"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !5032
  ret i1 %2, !dbg !5033
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd519fc75c6a54578E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5034 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_31 = alloca { i64, i64 }, align 8
  %_30 = alloca { i64, i64 }, align 8
  %_28 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_27 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_20 = alloca [1 x { ptr, ptr }], align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5039, metadata !DIExpression()), !dbg !5041
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5040, metadata !DIExpression()), !dbg !5042
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h15ddd967393749f1E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9631, i64 8) #8, !dbg !5043
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %self) #8, !dbg !5044
  %_21.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5044
  %_21.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5044
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_20, i64 0, i64 0, !dbg !5044
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5044
  store ptr %_21.0, ptr %2, align 8, !dbg !5044
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5044
  store ptr %_21.1, ptr %3, align 8, !dbg !5044
  store i64 2, ptr %_30, align 8, !dbg !5044
  store i64 2, ptr %_31, align 8, !dbg !5044
  %4 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !5044
  %5 = load i64, ptr %4, align 8, !dbg !5044, !range !933, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !5044
  %7 = load i64, ptr %6, align 8, !dbg !5044
  %8 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !5044
  %9 = load i64, ptr %8, align 8, !dbg !5044, !range !933, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !5044
  %11 = load i64, ptr %10, align 8, !dbg !5044
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5045
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5047
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5048
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5049
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5050
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5051
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5052
  store i32 32, ptr %14, align 4, !dbg !5052
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5052
  store i8 3, ptr %15, align 8, !dbg !5052
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5052
  store i32 4, ptr %16, align 8, !dbg !5052
  store i64 %5, ptr %_8.i, align 8, !dbg !5052
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5052
  store i64 %7, ptr %17, align 8, !dbg !5052
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5052
  store i64 %9, ptr %18, align 8, !dbg !5052
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !5052
  store i64 %11, ptr %19, align 8, !dbg !5052
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_28, i32 0, i32 1, !dbg !5053
  store i64 0, ptr %20, align 8, !dbg !5053
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_28, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5053
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_27, i64 0, i64 0, !dbg !5044
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_28, i64 56, i1 false), !dbg !5044
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc8516, i64 1, ptr align 8 %_20, i64 1, ptr align 8 %_27, i64 1) #8, !dbg !5044
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h07c653427d405a3aE(ptr align 8 %_6, ptr align 1 %_13, ptr align 8 @vtable.9) #8, !dbg !5043
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf9a6df59e7fa4f78E(ptr align 8 %_4) #8, !dbg !5043
  ret i1 %22, !dbg !5054
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17h3da90eb46ecd9d0aE(i64 %addr, i64 %align) unnamed_addr #0 !dbg !5055 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5059, metadata !DIExpression()), !dbg !5061
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5060, metadata !DIExpression()), !dbg !5062
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !5063, metadata !DIExpression()), !dbg !5068
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !5070, metadata !DIExpression()), !dbg !5075
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !5077
  store i64 %1, ptr %0, align 8, !dbg !5077
  %_2.i.i = load i64, ptr %0, align 8, !dbg !5077, !noundef !21
  %2 = trunc i64 %_2.i.i to i32, !dbg !5077
  %3 = icmp eq i32 %2, 1, !dbg !5078
  %_3 = xor i1 %3, true, !dbg !5079
  br i1 %_3, label %bb2, label %bb3, !dbg !5079

bb3:                                              ; preds = %start
  %_11.0 = sub i64 %align, 1, !dbg !5080
  %_11.1 = icmp ult i64 %align, 1, !dbg !5080
  %4 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !5080
  br i1 %4, label %panic, label %bb4, !dbg !5080

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9632, i64 30, ptr align 8 @alloc9634) #9, !dbg !5079
  unreachable, !dbg !5079

bb4:                                              ; preds = %bb3
  %_8 = xor i64 %_11.0, -1, !dbg !5081
  %5 = and i64 %addr, %_8, !dbg !5082
  ret i64 %5, !dbg !5083

panic:                                            ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9636) #9, !dbg !5080
  unreachable, !dbg !5080
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17hbd5683ef8836b5a7E"(i16 %sel) unnamed_addr #1 !dbg !5084 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5095, metadata !DIExpression()), !dbg !5096
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5097, metadata !DIExpression()), !dbg !5103
  %0 = zext i16 %sel to i64, !dbg !5105
  %1 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %0), !dbg !5106, !srcloc !5107
  ret void, !dbg !5108
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h5e959f4dbe40f595E"() unnamed_addr #1 !dbg !5109 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !5113, !srcloc !5114
  ret void, !dbg !5115
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17h228b547121b0056dE(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") %0, i16 %pcid) unnamed_addr #1 !dbg !5116 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_6 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !5136, metadata !DIExpression()), !dbg !5137
  %_2 = icmp uge i16 %pcid, 4096, !dbg !5138
  br i1 %_2, label %bb1, label %bb2, !dbg !5138

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_6, align 2, !dbg !5139
  %1 = load i16, ptr %_6, align 2, !dbg !5140, !noundef !21
  %2 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %0, i32 0, i32 1, !dbg !5140
  store i16 %1, ptr %2, align 8, !dbg !5140
  store ptr null, ptr %0, align 8, !dbg !5140
  br label %bb3, !dbg !5141

bb1:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !5142
  store ptr @alloc9637, ptr %3, align 8, !dbg !5142
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !5142
  store i64 22, ptr %4, align 8, !dbg !5142
  br label %bb3, !dbg !5141

bb3:                                              ; preds = %bb2, %bb1
  ret void, !dbg !5143
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17hf566b483ff5ea957E(ptr align 2 %self) unnamed_addr #1 !dbg !5144 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5148, metadata !DIExpression()), !dbg !5149
  %0 = load i16, ptr %self, align 2, !dbg !5150, !noundef !21
  ret i16 %0, !dbg !5151
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17h98f4fb224b750dfaE(i8 %n) unnamed_addr #1 !dbg !5152 {
start:
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5170, metadata !DIExpression()), !dbg !5171
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !5172

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5173
  br label %bb6, !dbg !5173

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5174
  br label %bb6, !dbg !5175

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5176
  br label %bb6, !dbg !5177

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5178
  br label %bb6, !dbg !5179

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5180
  br label %bb6, !dbg !5181

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5182, !range !3177, !noundef !21
  ret i8 %1, !dbg !5182
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h2f092faca307c8e4E(i8 %0) unnamed_addr #1 !dbg !5183 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5187, metadata !DIExpression()), !dbg !5188
  %2 = load i8, ptr %self, align 1, !dbg !5189, !range !3181, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !5189
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5190

bb2:                                              ; preds = %start
  unreachable, !dbg !5189

bb3:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !5191
  br label %bb6, !dbg !5191

bb4:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !5192
  br label %bb6, !dbg !5192

bb5:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !5193
  br label %bb6, !dbg !5193

bb1:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !5194
  br label %bb6, !dbg !5194

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i8, ptr %1, align 1, !dbg !5195, !noundef !21
  ret i8 %3, !dbg !5195
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17hefb42f58ea7e4449E(i8 %0) unnamed_addr #1 !dbg !5196 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5203, metadata !DIExpression()), !dbg !5204
  %2 = load i8, ptr %n, align 1, !dbg !5205, !range !3181, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !5205
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5206

bb2:                                              ; preds = %start
  unreachable, !dbg !5205

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5207
  br label %bb6, !dbg !5207

bb4:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5208
  br label %bb6, !dbg !5208

bb5:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5209
  br label %bb6, !dbg !5209

bb1:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5210
  br label %bb6, !dbg !5210

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5211, !noundef !21
  ret i64 %3, !dbg !5211
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h9924e489f1510683E(i8 %0) unnamed_addr #1 !dbg !5212 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5219, metadata !DIExpression()), !dbg !5220
  %2 = load i8, ptr %n, align 1, !dbg !5221, !range !3181, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !5221
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5222

bb2:                                              ; preds = %start
  unreachable, !dbg !5221

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5223
  br label %bb6, !dbg !5223

bb4:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5224
  br label %bb6, !dbg !5224

bb5:                                              ; preds = %start
  store i64 16, ptr %1, align 8, !dbg !5225
  br label %bb6, !dbg !5225

bb1:                                              ; preds = %start
  store i64 64, ptr %1, align 8, !dbg !5226
  br label %bb6, !dbg !5226

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5227, !noundef !21
  ret i64 %3, !dbg !5227
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h4a62577c77bfb4b8E(i8 %0) unnamed_addr #1 !dbg !5228 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5230, metadata !DIExpression()), !dbg !5231
  %2 = load i8, ptr %n, align 1, !dbg !5232, !range !3181, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !5232
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5233

bb2:                                              ; preds = %start
  unreachable, !dbg !5232

bb3:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5234
  br label %bb6, !dbg !5234

bb4:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5235
  br label %bb6, !dbg !5235

bb5:                                              ; preds = %start
  store i64 32, ptr %1, align 8, !dbg !5236
  br label %bb6, !dbg !5236

bb1:                                              ; preds = %start
  store i64 128, ptr %1, align 8, !dbg !5237
  br label %bb6, !dbg !5237

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5238, !noundef !21
  ret i64 %3, !dbg !5238
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hae683d65b17518bdE(i64 %bits) unnamed_addr #1 !dbg !5239 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5243, metadata !DIExpression()), !dbg !5244
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5245

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5246
  br label %bb6, !dbg !5246

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5247
  br label %bb6, !dbg !5248

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5249
  br label %bb6, !dbg !5250

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5251
  br label %bb6, !dbg !5252

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5253
  br label %bb6, !dbg !5254

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5255, !range !3177, !noundef !21
  ret i8 %1, !dbg !5255
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17hb6347611bcd643b8E(i8 %n) unnamed_addr #1 !dbg !5256 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5260, metadata !DIExpression()), !dbg !5263
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h2f092faca307c8e4E(i8 %n) #8, !dbg !5264
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5265
  %_7.0 = extractvalue { i8, i1 } %1, 0, !dbg !5265
  %_7.1 = extractvalue { i8, i1 } %1, 1, !dbg !5265
  %2 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5265
  br i1 %2, label %panic, label %bb2, !dbg !5265

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_7.0), !dbg !5266
  %_8.0 = extractvalue { i8, i1 } %3, 0, !dbg !5266
  %_8.1 = extractvalue { i8, i1 } %3, 1, !dbg !5266
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5266
  br i1 %4, label %panic1, label %bb3, !dbg !5266

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9639) #9, !dbg !5265
  unreachable, !dbg !5265

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_8.0 to i64, !dbg !5266
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5266
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5261, metadata !DIExpression()), !dbg !5267
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5268
  %_12.0 = extractvalue { i64, i1 } %5, 0, !dbg !5268
  %_12.1 = extractvalue { i64, i1 } %5, 1, !dbg !5268
  %6 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5268
  br i1 %6, label %panic2, label %bb4, !dbg !5268

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9641) #9, !dbg !5266
  unreachable, !dbg !5266

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5269
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5269
  store i64 %_12.0, ptr %7, align 8, !dbg !5269
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5270
  %9 = load i64, ptr %8, align 8, !dbg !5270, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5270
  %11 = load i64, ptr %10, align 8, !dbg !5270, !noundef !21
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !5270
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5270
  ret { i64, i64 } %13, !dbg !5270

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9643) #9, !dbg !5268
  unreachable, !dbg !5268
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17h00cb4a963133e1bcE(i64 %size) unnamed_addr #1 !dbg !5271 {
start:
  %size.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5275, metadata !DIExpression()), !dbg !5276
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !5277

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5278
  br label %bb6, !dbg !5278

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5279
  br label %bb6, !dbg !5280

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5281
  br label %bb6, !dbg !5282

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5283
  br label %bb6, !dbg !5284

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5285
  br label %bb6, !dbg !5286

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5287, !range !3177, !noundef !21
  ret i8 %1, !dbg !5287
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h06c1afc78f8ccfc2E(i64 %bits) unnamed_addr #1 !dbg !5288 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5292, metadata !DIExpression()), !dbg !5293
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5294

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5295
  br label %bb6, !dbg !5295

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5296
  br label %bb6, !dbg !5297

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5298
  br label %bb6, !dbg !5299

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5300
  br label %bb6, !dbg !5301

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5302
  br label %bb6, !dbg !5303

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5304, !range !3177, !noundef !21
  ret i8 %1, !dbg !5304
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h4ac4bafd194242e7E(i8 %n) unnamed_addr #1 !dbg !5305 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5307, metadata !DIExpression()), !dbg !5310
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h2f092faca307c8e4E(i8 %n) #8, !dbg !5311
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5312
  %_7.0 = extractvalue { i8, i1 } %1, 0, !dbg !5312
  %_7.1 = extractvalue { i8, i1 } %1, 1, !dbg !5312
  %2 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5312
  br i1 %2, label %panic, label %bb2, !dbg !5312

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_7.0), !dbg !5313
  %_8.0 = extractvalue { i8, i1 } %3, 0, !dbg !5313
  %_8.1 = extractvalue { i8, i1 } %3, 1, !dbg !5313
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5313
  br i1 %4, label %panic1, label %bb3, !dbg !5313

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9645) #9, !dbg !5312
  unreachable, !dbg !5312

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_8.0 to i64, !dbg !5313
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5313
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5308, metadata !DIExpression()), !dbg !5314
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5315
  %_12.0 = extractvalue { i64, i1 } %5, 0, !dbg !5315
  %_12.1 = extractvalue { i64, i1 } %5, 1, !dbg !5315
  %6 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5315
  br i1 %6, label %panic2, label %bb4, !dbg !5315

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9647) #9, !dbg !5313
  unreachable, !dbg !5313

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5316
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5316
  store i64 %_12.0, ptr %7, align 8, !dbg !5316
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5317
  %9 = load i64, ptr %8, align 8, !dbg !5317, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5317
  %11 = load i64, ptr %10, align 8, !dbg !5317, !noundef !21
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !5317
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5317
  ret { i64, i64 } %13, !dbg !5317

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9649) #9, !dbg !5315
  unreachable, !dbg !5315
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h392d765e921500f2E"(i64 %0) unnamed_addr #1 !dbg !5318 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !5326, metadata !DIExpression()), !dbg !5327
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h39e11588a77df4cdE(ptr align 8 %dr7_flags) #8, !dbg !5328
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %1 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h347fb3ae52d69ae6E(i64 %_2) #8, !dbg !5329
  ret i64 %1, !dbg !5330
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h4bc49933c618bcc6E() unnamed_addr #1 !dbg !5331 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !5339
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !5335, metadata !DIExpression()), !dbg !5340
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17ha25daea9145887f4E() #8, !dbg !5341
  store i64 %0, ptr %_4, align 8, !dbg !5341
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h39e11588a77df4cdE(ptr align 8 %_4) #8, !dbg !5341
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !5341
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !5337, metadata !DIExpression()), !dbg !5342
  %1 = or i64 4294901760, %flag_valid_bits, !dbg !5343
  ret i64 %1, !dbg !5344
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h347fb3ae52d69ae6E(i64 %bits) unnamed_addr #0 !dbg !5345 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5349, metadata !DIExpression()), !dbg !5350
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_4 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h4bc49933c618bcc6E() #8, !dbg !5351
  %_2 = and i64 %bits, %_4, !dbg !5352
  store i64 %_2, ptr %0, align 8, !dbg !5353
  %1 = load i64, ptr %0, align 8, !dbg !5354, !noundef !21
  ret i64 %1, !dbg !5354
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17h642d4940a703bd69E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5355 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5360, metadata !DIExpression()), !dbg !5364
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5361, metadata !DIExpression()), !dbg !5365
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17hb6347611bcd643b8E(i8 %n) #8, !dbg !5366
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5366
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5366
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc76bf35e42c5e2adE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !5367
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !5367
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5362, metadata !DIExpression()), !dbg !5368
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_7 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hae683d65b17518bdE(i64 %condition) #8, !dbg !5369, !range !3177
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h2d074a6a107e0253E"(i8 %_7, ptr align 1 @alloc9653, i64 32, ptr align 8 @alloc9652) #8, !dbg !5369, !range !3181
  ret i8 %1, !dbg !5370
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17h2afff635c09d3e8aE(ptr align 8 %self, i8 %n, i8 %condition) unnamed_addr #1 !dbg !5371 {
start:
  %condition.dbg.spill = alloca i8, align 1
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5376, metadata !DIExpression()), !dbg !5379
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5377, metadata !DIExpression()), !dbg !5380
  store i8 %condition, ptr %condition.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5378, metadata !DIExpression()), !dbg !5381
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17hb6347611bcd643b8E(i8 %n) #8, !dbg !5382
  %_6.0 = extractvalue { i64, i64 } %0, 0, !dbg !5382
  %_6.1 = extractvalue { i64, i64 } %0, 1, !dbg !5382
  store i8 %condition, ptr %_9, align 1, !dbg !5383
  %_10 = load i8, ptr %_9, align 1, !dbg !5383, !range !3181, !noundef !21
  %_11 = icmp uge i8 3, %_10, !dbg !5383
  call void @llvm.assume(i1 %_11), !dbg !5383
  %_12 = icmp ule i8 0, %_10, !dbg !5383
  call void @llvm.assume(i1 %_12), !dbg !5383
  %_8 = zext i8 %_10 to i64, !dbg !5383
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h46defd53331cd9d4E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_8) #8, !dbg !5384
  ret void, !dbg !5385
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17hd864952f715ec231E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5386 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5390, metadata !DIExpression()), !dbg !5394
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5391, metadata !DIExpression()), !dbg !5395
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h4ac4bafd194242e7E(i8 %n) #8, !dbg !5396
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5396
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5396
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc76bf35e42c5e2adE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !5397
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !5397
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5392, metadata !DIExpression()), !dbg !5398
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_7 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h06c1afc78f8ccfc2E(i64 %size) #8, !dbg !5399, !range !3177
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hc3c98fbc335c5e0eE"(i8 %_7, ptr align 1 @alloc9653, i64 32, ptr align 8 @alloc9655) #8, !dbg !5399, !range !3181
  ret i8 %1, !dbg !5400
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17hc1deb46a7507b34fE(ptr align 8 %self, i8 %n, i8 %size) unnamed_addr #1 !dbg !5401 {
start:
  %size.dbg.spill = alloca i8, align 1
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5405, metadata !DIExpression()), !dbg !5408
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5406, metadata !DIExpression()), !dbg !5409
  store i8 %size, ptr %size.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5407, metadata !DIExpression()), !dbg !5410
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h4ac4bafd194242e7E(i8 %n) #8, !dbg !5411
  %_6.0 = extractvalue { i64, i64 } %0, 0, !dbg !5411
  %_6.1 = extractvalue { i64, i64 } %0, 1, !dbg !5411
  store i8 %size, ptr %_9, align 1, !dbg !5412
  %_10 = load i8, ptr %_9, align 1, !dbg !5412, !range !3181, !noundef !21
  %_11 = icmp uge i8 3, %_10, !dbg !5412
  call void @llvm.assume(i1 %_11), !dbg !5412
  %_12 = icmp ule i8 0, %_10, !dbg !5412
  call void @llvm.assume(i1 %_12), !dbg !5412
  %_8 = zext i8 %_10 to i64, !dbg !5412
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h46defd53331cd9d4E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_8) #8, !dbg !5413
  ret void, !dbg !5414
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17ha34661966311f1c3E(i16 %self) unnamed_addr #0 !dbg !5415 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5420, metadata !DIExpression()), !dbg !5421
  %_3.0 = lshr i16 %self, 3, !dbg !5422
  ret i16 %_3.0, !dbg !5423
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h6b89694d48642eb1E(i16 %0) unnamed_addr #0 !dbg !5424 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5428, metadata !DIExpression()), !dbg !5429
  store i64 0, ptr %_4, align 8, !dbg !5430
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5430
  store i64 2, ptr %1, align 8, !dbg !5430
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5431
  %3 = load i64, ptr %2, align 8, !dbg !5431, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5431
  %5 = load i64, ptr %4, align 8, !dbg !5431, !noundef !21
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h7b9344cb511e3184E"(ptr align 2 %self, i64 %3, i64 %5) #8, !dbg !5431
; call x86_64::PrivilegeLevel::from_u16
  %6 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617h053b081603bfa0e9E(i16 %_2) #8, !dbg !5432, !range !3181
  ret i8 %6, !dbg !5433
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e24b26b6a99c7b4E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5434 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca i8, align 1
  %_14 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5440, metadata !DIExpression()), !dbg !5449
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5441, metadata !DIExpression()), !dbg !5450
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5442, metadata !DIExpression()), !dbg !5451
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc9656, i64 15) #8, !dbg !5452
  %_15 = load i16, ptr %self, align 2, !dbg !5453, !noundef !21
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17ha34661966311f1c3E(i16 %_15) #8, !dbg !5453
  store i16 %0, ptr %_14, align 2, !dbg !5453
; call core::fmt::builders::DebugStruct::field
  %_7 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9722, i64 5, ptr align 1 %_14, ptr align 8 @vtable.b) #8, !dbg !5454
  %_24 = load i16, ptr %self, align 2, !dbg !5455, !noundef !21
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h6b89694d48642eb1E(i16 %_24) #8, !dbg !5455, !range !3181
  store i8 %1, ptr %_23, align 1, !dbg !5455
; call core::fmt::builders::DebugStruct::field
  %_16 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9661, i64 3, ptr align 1 %_23, ptr align 8 @vtable.c) #8, !dbg !5456
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %s) #8, !dbg !5457
  ret i1 %2, !dbg !5458
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h91c6e96797c34f71E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 8 %self) unnamed_addr #1 !dbg !5459 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5474, metadata !DIExpression()), !dbg !5475
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2824, metadata !DIExpression()), !dbg !5476
  %_3 = ptrtoint ptr %self to i64, !dbg !5478
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90a51297efa2ccc2E(i64 %_3) #8, !dbg !5479
  %2 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !5480
  %_10 = load i64, ptr %2, align 8, !dbg !5480, !noundef !21
  %3 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !5480
  %_12.0 = extractvalue { i64, i1 } %3, 0, !dbg !5480
  %_12.1 = extractvalue { i64, i1 } %3, 1, !dbg !5480
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5480
  br i1 %4, label %panic, label %bb4, !dbg !5480

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !5481
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !5481
  %5 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5481
  br i1 %5, label %panic1, label %bb5, !dbg !5481

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9666) #9, !dbg !5480
  unreachable, !dbg !5480

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !5481
  store i16 %_7, ptr %0, align 2, !dbg !5482
  %6 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5482
  store i64 %_2, ptr %6, align 2, !dbg !5482
  ret void, !dbg !5483

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9668) #9, !dbg !5481
  unreachable, !dbg !5481
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17hdd8ebe96d82b3c6bE(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 16 %self) unnamed_addr #1 !dbg !5484 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5518, metadata !DIExpression()), !dbg !5519
  %_3 = ptrtoint ptr %self to i64, !dbg !5520
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90a51297efa2ccc2E(i64 %_3) #8, !dbg !5521
  %_9.0 = sub i64 4096, 1, !dbg !5522
  %_9.1 = icmp ult i64 4096, 1, !dbg !5522
  %1 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5522
  br i1 %1, label %panic, label %bb3, !dbg !5522

bb3:                                              ; preds = %start
  %_6 = trunc i64 %_9.0 to i16, !dbg !5522
  store i16 %_6, ptr %0, align 2, !dbg !5523
  %2 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5523
  store i64 %_2, ptr %2, align 2, !dbg !5523
  ret void, !dbg !5524

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9670) #9, !dbg !5522
  unreachable, !dbg !5522
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e5e71b68be13df2E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5525 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_39 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %_36 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_35 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_30 = alloca i64, align 8
  %_26 = alloca [1 x { ptr, ptr }], align 8
  %_19 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5531, metadata !DIExpression()), !dbg !5533
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5532, metadata !DIExpression()), !dbg !5534
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5535
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd9f08b74f278725aE"(ptr align 4 %self) #8, !dbg !5536
  store i64 %0, ptr %_30, align 8, !dbg !5536
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h1fa9ce17183a8d09E(ptr align 8 %_30) #8, !dbg !5537
  %_27.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5537
  %_27.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5537
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_26, i64 0, i64 0, !dbg !5537
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5537
  store ptr %_27.0, ptr %3, align 8, !dbg !5537
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5537
  store ptr %_27.1, ptr %4, align 8, !dbg !5537
  store i64 2, ptr %_38, align 8, !dbg !5537
  store i64 2, ptr %_39, align 8, !dbg !5537
  %5 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !5537
  %6 = load i64, ptr %5, align 8, !dbg !5537, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !5537
  %8 = load i64, ptr %7, align 8, !dbg !5537
  %9 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 0, !dbg !5537
  %10 = load i64, ptr %9, align 8, !dbg !5537, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 1, !dbg !5537
  %12 = load i64, ptr %11, align 8, !dbg !5537
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5538
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5540
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5541
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5542
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5543
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5544
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5545
  store i32 32, ptr %15, align 4, !dbg !5545
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5545
  store i8 3, ptr %16, align 8, !dbg !5545
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5545
  store i32 4, ptr %17, align 8, !dbg !5545
  store i64 %6, ptr %_8.i, align 8, !dbg !5545
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5545
  store i64 %8, ptr %18, align 8, !dbg !5545
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5545
  store i64 %10, ptr %19, align 8, !dbg !5545
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5545
  store i64 %12, ptr %20, align 8, !dbg !5545
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_36, i32 0, i32 1, !dbg !5546
  store i64 0, ptr %21, align 8, !dbg !5546
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_36, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5546
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_35, i64 0, i64 0, !dbg !5537
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_36, i64 56, i1 false), !dbg !5537
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_19, ptr align 8 @alloc8516, i64 1, ptr align 8 %_26, i64 1, ptr align 8 %_35, i64 1) #8, !dbg !5537
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_19, ptr align 8 @vtable.9) #8, !dbg !5535
  %_45 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 1, !dbg !5547
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_45, ptr align 8 @vtable.b) #8, !dbg !5535
  %_50 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 2, !dbg !5548
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_50, ptr align 8 @vtable.d) #8, !dbg !5535
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %_4) #8, !dbg !5535
  ret i1 %23, !dbg !5549
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9a2cbf4bc67ef2b6E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5550 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_39 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %_36 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_35 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_30 = alloca i64, align 8
  %_26 = alloca [1 x { ptr, ptr }], align 8
  %_19 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5555, metadata !DIExpression()), !dbg !5557
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5556, metadata !DIExpression()), !dbg !5558
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5559
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h957324d4e8146061E"(ptr align 4 %self) #8, !dbg !5560
  store i64 %0, ptr %_30, align 8, !dbg !5560
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h1fa9ce17183a8d09E(ptr align 8 %_30) #8, !dbg !5561
  %_27.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5561
  %_27.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5561
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_26, i64 0, i64 0, !dbg !5561
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5561
  store ptr %_27.0, ptr %3, align 8, !dbg !5561
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5561
  store ptr %_27.1, ptr %4, align 8, !dbg !5561
  store i64 2, ptr %_38, align 8, !dbg !5561
  store i64 2, ptr %_39, align 8, !dbg !5561
  %5 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !5561
  %6 = load i64, ptr %5, align 8, !dbg !5561, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !5561
  %8 = load i64, ptr %7, align 8, !dbg !5561
  %9 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 0, !dbg !5561
  %10 = load i64, ptr %9, align 8, !dbg !5561, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 1, !dbg !5561
  %12 = load i64, ptr %11, align 8, !dbg !5561
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5562
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5564
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5565
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5566
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5567
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5568
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5569
  store i32 32, ptr %15, align 4, !dbg !5569
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5569
  store i8 3, ptr %16, align 8, !dbg !5569
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5569
  store i32 4, ptr %17, align 8, !dbg !5569
  store i64 %6, ptr %_8.i, align 8, !dbg !5569
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5569
  store i64 %8, ptr %18, align 8, !dbg !5569
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5569
  store i64 %10, ptr %19, align 8, !dbg !5569
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5569
  store i64 %12, ptr %20, align 8, !dbg !5569
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_36, i32 0, i32 1, !dbg !5570
  store i64 0, ptr %21, align 8, !dbg !5570
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_36, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5570
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_35, i64 0, i64 0, !dbg !5561
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_36, i64 56, i1 false), !dbg !5561
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_19, ptr align 8 @alloc8516, i64 1, ptr align 8 %_26, i64 1, ptr align 8 %_35, i64 1) #8, !dbg !5561
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_19, ptr align 8 @vtable.9) #8, !dbg !5559
  %_45 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 1, !dbg !5571
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_45, ptr align 8 @vtable.b) #8, !dbg !5559
  %_50 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 2, !dbg !5572
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_50, ptr align 8 @vtable.d) #8, !dbg !5559
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %_4) #8, !dbg !5559
  ret i1 %23, !dbg !5573
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hbea0add83930174eE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5574 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_39 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %_36 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_35 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_30 = alloca i64, align 8
  %_26 = alloca [1 x { ptr, ptr }], align 8
  %_19 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5579, metadata !DIExpression()), !dbg !5581
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5580, metadata !DIExpression()), !dbg !5582
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5583
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h38b705ff968ceadeE"(ptr align 4 %self) #8, !dbg !5584
  store i64 %0, ptr %_30, align 8, !dbg !5584
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h1fa9ce17183a8d09E(ptr align 8 %_30) #8, !dbg !5585
  %_27.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5585
  %_27.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5585
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_26, i64 0, i64 0, !dbg !5585
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5585
  store ptr %_27.0, ptr %3, align 8, !dbg !5585
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5585
  store ptr %_27.1, ptr %4, align 8, !dbg !5585
  store i64 2, ptr %_38, align 8, !dbg !5585
  store i64 2, ptr %_39, align 8, !dbg !5585
  %5 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !5585
  %6 = load i64, ptr %5, align 8, !dbg !5585, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !5585
  %8 = load i64, ptr %7, align 8, !dbg !5585
  %9 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 0, !dbg !5585
  %10 = load i64, ptr %9, align 8, !dbg !5585, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 1, !dbg !5585
  %12 = load i64, ptr %11, align 8, !dbg !5585
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5586
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5588
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5589
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5590
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5591
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5592
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5593
  store i32 32, ptr %15, align 4, !dbg !5593
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5593
  store i8 3, ptr %16, align 8, !dbg !5593
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5593
  store i32 4, ptr %17, align 8, !dbg !5593
  store i64 %6, ptr %_8.i, align 8, !dbg !5593
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5593
  store i64 %8, ptr %18, align 8, !dbg !5593
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5593
  store i64 %10, ptr %19, align 8, !dbg !5593
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5593
  store i64 %12, ptr %20, align 8, !dbg !5593
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_36, i32 0, i32 1, !dbg !5594
  store i64 0, ptr %21, align 8, !dbg !5594
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_36, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5594
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_35, i64 0, i64 0, !dbg !5585
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_36, i64 56, i1 false), !dbg !5585
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_19, ptr align 8 @alloc8516, i64 1, ptr align 8 %_26, i64 1, ptr align 8 %_35, i64 1) #8, !dbg !5585
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_19, ptr align 8 @vtable.9) #8, !dbg !5583
  %_45 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 1, !dbg !5595
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_45, ptr align 8 @vtable.b) #8, !dbg !5583
  %_50 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 2, !dbg !5596
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_50, ptr align 8 @vtable.d) #8, !dbg !5583
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %_4) #8, !dbg !5583
  ret i1 %23, !dbg !5597
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd82a3f37b5d93adbE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5598 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_39 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %_36 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_35 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_30 = alloca i64, align 8
  %_26 = alloca [1 x { ptr, ptr }], align 8
  %_19 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5602, metadata !DIExpression()), !dbg !5604
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5603, metadata !DIExpression()), !dbg !5605
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5606
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h4edcd56411bca38aE"(ptr align 4 %self) #8, !dbg !5607
  store i64 %0, ptr %_30, align 8, !dbg !5607
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h1fa9ce17183a8d09E(ptr align 8 %_30) #8, !dbg !5608
  %_27.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5608
  %_27.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5608
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_26, i64 0, i64 0, !dbg !5608
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5608
  store ptr %_27.0, ptr %3, align 8, !dbg !5608
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5608
  store ptr %_27.1, ptr %4, align 8, !dbg !5608
  store i64 2, ptr %_38, align 8, !dbg !5608
  store i64 2, ptr %_39, align 8, !dbg !5608
  %5 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !5608
  %6 = load i64, ptr %5, align 8, !dbg !5608, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !5608
  %8 = load i64, ptr %7, align 8, !dbg !5608
  %9 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 0, !dbg !5608
  %10 = load i64, ptr %9, align 8, !dbg !5608, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 1, !dbg !5608
  %12 = load i64, ptr %11, align 8, !dbg !5608
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5609
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5611
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5612
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5613
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5614
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5615
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5616
  store i32 32, ptr %15, align 4, !dbg !5616
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5616
  store i8 3, ptr %16, align 8, !dbg !5616
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5616
  store i32 4, ptr %17, align 8, !dbg !5616
  store i64 %6, ptr %_8.i, align 8, !dbg !5616
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5616
  store i64 %8, ptr %18, align 8, !dbg !5616
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5616
  store i64 %10, ptr %19, align 8, !dbg !5616
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5616
  store i64 %12, ptr %20, align 8, !dbg !5616
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_36, i32 0, i32 1, !dbg !5617
  store i64 0, ptr %21, align 8, !dbg !5617
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_36, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5617
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_35, i64 0, i64 0, !dbg !5608
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_36, i64 56, i1 false), !dbg !5608
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_19, ptr align 8 @alloc8516, i64 1, ptr align 8 %_26, i64 1, ptr align 8 %_35, i64 1) #8, !dbg !5608
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_19, ptr align 8 @vtable.9) #8, !dbg !5606
  %_45 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 1, !dbg !5618
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_45, ptr align 8 @vtable.b) #8, !dbg !5606
  %_50 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 2, !dbg !5619
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_50, ptr align 8 @vtable.d) #8, !dbg !5606
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %_4) #8, !dbg !5606
  ret i1 %23, !dbg !5620
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hed92dc098c1c2945E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5621 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_39 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %_36 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_35 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_30 = alloca i64, align 8
  %_26 = alloca [1 x { ptr, ptr }], align 8
  %_19 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5626, metadata !DIExpression()), !dbg !5628
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5627, metadata !DIExpression()), !dbg !5629
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5630
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h126b5ef39ea2ffd4E"(ptr align 4 %self) #8, !dbg !5631
  store i64 %0, ptr %_30, align 8, !dbg !5631
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h1fa9ce17183a8d09E(ptr align 8 %_30) #8, !dbg !5632
  %_27.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5632
  %_27.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5632
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_26, i64 0, i64 0, !dbg !5632
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5632
  store ptr %_27.0, ptr %3, align 8, !dbg !5632
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5632
  store ptr %_27.1, ptr %4, align 8, !dbg !5632
  store i64 2, ptr %_38, align 8, !dbg !5632
  store i64 2, ptr %_39, align 8, !dbg !5632
  %5 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !5632
  %6 = load i64, ptr %5, align 8, !dbg !5632, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !5632
  %8 = load i64, ptr %7, align 8, !dbg !5632
  %9 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 0, !dbg !5632
  %10 = load i64, ptr %9, align 8, !dbg !5632, !range !933, !noundef !21
  %11 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 1, !dbg !5632
  %12 = load i64, ptr %11, align 8, !dbg !5632
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5633
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5635
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5636
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5637
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5638
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5639
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5640
  store i32 32, ptr %15, align 4, !dbg !5640
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5640
  store i8 3, ptr %16, align 8, !dbg !5640
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5640
  store i32 4, ptr %17, align 8, !dbg !5640
  store i64 %6, ptr %_8.i, align 8, !dbg !5640
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5640
  store i64 %8, ptr %18, align 8, !dbg !5640
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5640
  store i64 %10, ptr %19, align 8, !dbg !5640
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5640
  store i64 %12, ptr %20, align 8, !dbg !5640
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_36, i32 0, i32 1, !dbg !5641
  store i64 0, ptr %21, align 8, !dbg !5641
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_36, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5641
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_35, i64 0, i64 0, !dbg !5632
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_36, i64 56, i1 false), !dbg !5632
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_19, ptr align 8 @alloc8516, i64 1, ptr align 8 %_26, i64 1, ptr align 8 %_35, i64 1) #8, !dbg !5632
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_19, ptr align 8 @vtable.9) #8, !dbg !5630
  %_45 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 1, !dbg !5642
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_45, ptr align 8 @vtable.b) #8, !dbg !5630
  %_50 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 2, !dbg !5643
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_50, ptr align 8 @vtable.d) #8, !dbg !5630
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %_4) #8, !dbg !5630
  ret i1 %23, !dbg !5644
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h126b5ef39ea2ffd4E"(ptr align 4 %self) unnamed_addr #0 !dbg !5645 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5649, metadata !DIExpression()), !dbg !5652
  %_5 = load i16, ptr %self, align 4, !dbg !5653, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5653
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 3, !dbg !5654
  %_8 = load i16, ptr %0, align 2, !dbg !5654, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5655
  %_9.0 = shl i64 %_7, 16, !dbg !5655
  %_3 = or i64 %_4, %_9.0, !dbg !5653
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 4, !dbg !5656
  %_12 = load i32, ptr %1, align 4, !dbg !5656, !noundef !21
  %_11 = zext i32 %_12 to i64, !dbg !5657
  %_13.0 = shl i64 %_11, 32, !dbg !5657
  %addr = or i64 %_3, %_13.0, !dbg !5653
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5653
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5650, metadata !DIExpression()), !dbg !5658
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E(i64 %addr) #8, !dbg !5659
  ret i64 %2, !dbg !5660
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h38b705ff968ceadeE"(ptr align 4 %self) unnamed_addr #0 !dbg !5661 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5665, metadata !DIExpression()), !dbg !5668
  %_5 = load i16, ptr %self, align 4, !dbg !5669, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5669
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 3, !dbg !5670
  %_8 = load i16, ptr %0, align 2, !dbg !5670, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5671
  %_9.0 = shl i64 %_7, 16, !dbg !5671
  %_3 = or i64 %_4, %_9.0, !dbg !5669
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 4, !dbg !5672
  %_12 = load i32, ptr %1, align 4, !dbg !5672, !noundef !21
  %_11 = zext i32 %_12 to i64, !dbg !5673
  %_13.0 = shl i64 %_11, 32, !dbg !5673
  %addr = or i64 %_3, %_13.0, !dbg !5669
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5669
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5666, metadata !DIExpression()), !dbg !5674
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E(i64 %addr) #8, !dbg !5675
  ret i64 %2, !dbg !5676
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h4edcd56411bca38aE"(ptr align 4 %self) unnamed_addr #0 !dbg !5677 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5681, metadata !DIExpression()), !dbg !5684
  %_5 = load i16, ptr %self, align 4, !dbg !5685, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5685
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 3, !dbg !5686
  %_8 = load i16, ptr %0, align 2, !dbg !5686, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5687
  %_9.0 = shl i64 %_7, 16, !dbg !5687
  %_3 = or i64 %_4, %_9.0, !dbg !5685
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 4, !dbg !5688
  %_12 = load i32, ptr %1, align 4, !dbg !5688, !noundef !21
  %_11 = zext i32 %_12 to i64, !dbg !5689
  %_13.0 = shl i64 %_11, 32, !dbg !5689
  %addr = or i64 %_3, %_13.0, !dbg !5685
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5685
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5682, metadata !DIExpression()), !dbg !5690
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E(i64 %addr) #8, !dbg !5691
  ret i64 %2, !dbg !5692
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h957324d4e8146061E"(ptr align 4 %self) unnamed_addr #0 !dbg !5693 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5697, metadata !DIExpression()), !dbg !5700
  %_5 = load i16, ptr %self, align 4, !dbg !5701, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5701
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 3, !dbg !5702
  %_8 = load i16, ptr %0, align 2, !dbg !5702, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5703
  %_9.0 = shl i64 %_7, 16, !dbg !5703
  %_3 = or i64 %_4, %_9.0, !dbg !5701
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 4, !dbg !5704
  %_12 = load i32, ptr %1, align 4, !dbg !5704, !noundef !21
  %_11 = zext i32 %_12 to i64, !dbg !5705
  %_13.0 = shl i64 %_11, 32, !dbg !5705
  %addr = or i64 %_3, %_13.0, !dbg !5701
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5701
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5698, metadata !DIExpression()), !dbg !5706
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E(i64 %addr) #8, !dbg !5707
  ret i64 %2, !dbg !5708
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd9f08b74f278725aE"(ptr align 4 %self) unnamed_addr #0 !dbg !5709 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5713, metadata !DIExpression()), !dbg !5716
  %_5 = load i16, ptr %self, align 4, !dbg !5717, !noundef !21
  %_4 = zext i16 %_5 to i64, !dbg !5717
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 3, !dbg !5718
  %_8 = load i16, ptr %0, align 2, !dbg !5718, !noundef !21
  %_7 = zext i16 %_8 to i64, !dbg !5719
  %_9.0 = shl i64 %_7, 16, !dbg !5719
  %_3 = or i64 %_4, %_9.0, !dbg !5717
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 4, !dbg !5720
  %_12 = load i32, ptr %1, align 4, !dbg !5720, !noundef !21
  %_11 = zext i32 %_12 to i64, !dbg !5721
  %_13.0 = shl i64 %_11, 32, !dbg !5721
  %addr = or i64 %_3, %_13.0, !dbg !5717
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5717
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5714, metadata !DIExpression()), !dbg !5722
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E(i64 %addr) #8, !dbg !5723
  ret i64 %2, !dbg !5724
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h0fbb7c344d6c54e1E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5725 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_30 = alloca { i64, i64 }, align 8
  %_28 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_27 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_20 = alloca [1 x { ptr, ptr }], align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5731, metadata !DIExpression()), !dbg !5733
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5732, metadata !DIExpression()), !dbg !5734
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h15ddd967393749f1E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9694, i64 12) #8, !dbg !5735
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17hb872b92406f7c3e0E(ptr align 2 %self) #8, !dbg !5736
  %_21.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5736
  %_21.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5736
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_20, i64 0, i64 0, !dbg !5736
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5736
  store ptr %_21.0, ptr %2, align 8, !dbg !5736
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5736
  store ptr %_21.1, ptr %3, align 8, !dbg !5736
  store i64 2, ptr %_30, align 8, !dbg !5736
; call core::fmt::rt::v1::Count::Is
  %4 = call { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17hac43baf216eace01E(i64 6) #8, !dbg !5736
  %_31.0 = extractvalue { i64, i64 } %4, 0, !dbg !5736
  %_31.1 = extractvalue { i64, i64 } %4, 1, !dbg !5736
  %5 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !5736
  %6 = load i64, ptr %5, align 8, !dbg !5736, !range !933, !noundef !21
  %7 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !5736
  %8 = load i64, ptr %7, align 8, !dbg !5736
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5737
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5739
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5740
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5741
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %9 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %9, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5742
  store i64 %_31.0, ptr %width.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %_31.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5743
  %11 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5744
  store i32 32, ptr %11, align 4, !dbg !5744
  %12 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5744
  store i8 3, ptr %12, align 8, !dbg !5744
  %13 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5744
  store i32 12, ptr %13, align 8, !dbg !5744
  store i64 %6, ptr %_8.i, align 8, !dbg !5744
  %14 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5744
  store i64 %8, ptr %14, align 8, !dbg !5744
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5744
  store i64 %_31.0, ptr %15, align 8, !dbg !5744
  %16 = getelementptr inbounds { i64, i64 }, ptr %15, i32 0, i32 1, !dbg !5744
  store i64 %_31.1, ptr %16, align 8, !dbg !5744
  %17 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_28, i32 0, i32 1, !dbg !5745
  store i64 0, ptr %17, align 8, !dbg !5745
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_28, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5745
  %18 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_27, i64 0, i64 0, !dbg !5736
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %18, ptr align 8 %_28, i64 56, i1 false), !dbg !5736
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc8516, i64 1, ptr align 8 %_20, i64 1, ptr align 8 %_27, i64 1) #8, !dbg !5736
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h07c653427d405a3aE(ptr align 8 %_6, ptr align 1 %_13, ptr align 8 @vtable.9) #8, !dbg !5735
; call core::fmt::builders::DebugTuple::finish
  %19 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf9a6df59e7fa4f78E(ptr align 8 %_4) #8, !dbg !5735
  ret i1 %19, !dbg !5746
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7a2e13fad0a0812E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5747 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5752, metadata !DIExpression()), !dbg !5756
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5753, metadata !DIExpression()), !dbg !5757
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5754, metadata !DIExpression()), !dbg !5758
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc9695, i64 19) #8, !dbg !5759
; call core::fmt::builders::DebugStruct::field
  %_7 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9696, i64 19, ptr align 1 %self, ptr align 8 @vtable.e) #8, !dbg !5760
  %_20 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !5761
; call core::fmt::builders::DebugStruct::field
  %_14 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9700, i64 12, ptr align 1 %_20, ptr align 8 @vtable.f) #8, !dbg !5762
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !5763
  %_29 = load i64, ptr %0, align 8, !dbg !5763, !noundef !21
  store i64 %_29, ptr %_28, align 8, !dbg !5764
; call core::fmt::builders::DebugStruct::field
  %_21 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9704, i64 9, ptr align 1 %_28, ptr align 8 @vtable.g) #8, !dbg !5765
  %_36 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !5766
; call core::fmt::builders::DebugStruct::field
  %_30 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9708, i64 13, ptr align 1 %_36, ptr align 8 @vtable.e) #8, !dbg !5767
  %_43 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !5768
; call core::fmt::builders::DebugStruct::field
  %_37 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9709, i64 13, ptr align 1 %_43, ptr align 8 @vtable.f) #8, !dbg !5769
; call core::fmt::builders::DebugStruct::finish
  %1 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %s) #8, !dbg !5770
  ret i1 %1, !dbg !5771
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h11d350629043d2baE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5772 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca { i64, i64 }, align 8
  %_19 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_18 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_11 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5778, metadata !DIExpression()), !dbg !5780
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5779, metadata !DIExpression()), !dbg !5781
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %self) #8, !dbg !5782
  %_12.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5782
  %_12.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5782
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_11, i64 0, i64 0, !dbg !5782
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5782
  store ptr %_12.0, ptr %2, align 8, !dbg !5782
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5782
  store ptr %_12.1, ptr %3, align 8, !dbg !5782
  store i64 2, ptr %_21, align 8, !dbg !5782
  store i64 2, ptr %_22, align 8, !dbg !5782
  %4 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !5782
  %5 = load i64, ptr %4, align 8, !dbg !5782, !range !933, !noundef !21
  %6 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !5782
  %7 = load i64, ptr %6, align 8, !dbg !5782
  %8 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5782
  %9 = load i64, ptr %8, align 8, !dbg !5782, !range !933, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5782
  %11 = load i64, ptr %10, align 8, !dbg !5782
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5783
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5785
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5786
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5787
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5788
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5789
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5790
  store i32 32, ptr %14, align 4, !dbg !5790
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5790
  store i8 3, ptr %15, align 8, !dbg !5790
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5790
  store i32 4, ptr %16, align 8, !dbg !5790
  store i64 %5, ptr %_8.i, align 8, !dbg !5790
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5790
  store i64 %7, ptr %17, align 8, !dbg !5790
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5790
  store i64 %9, ptr %18, align 8, !dbg !5790
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !5790
  store i64 %11, ptr %19, align 8, !dbg !5790
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_19, i32 0, i32 1, !dbg !5791
  store i64 0, ptr %20, align 8, !dbg !5791
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_19, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5791
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_18, i64 0, i64 0, !dbg !5782
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_19, i64 56, i1 false), !dbg !5782
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc8516, i64 1, ptr align 8 %_11, i64 1, ptr align 8 %_18, i64 1) #8, !dbg !5782
; call core::fmt::Formatter::write_fmt
  %22 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd6d5752462b87846E(ptr align 8 %f, ptr %_4) #8, !dbg !5782
  ret i1 %22, !dbg !5792
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17h10ab3d4bb4db75e5E(i64 %value) unnamed_addr #1 !dbg !5793 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_5 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5813, metadata !DIExpression()), !dbg !5814
  %_2 = icmp ugt i64 %value, 65535, !dbg !5815
  br i1 %_2, label %bb1, label %bb2, !dbg !5815

bb2:                                              ; preds = %start
  store i64 %value, ptr %_5, align 8, !dbg !5816
  %1 = load i64, ptr %_5, align 8, !dbg !5817, !noundef !21
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5817
  store i64 %1, ptr %2, align 8, !dbg !5817
  store i64 1, ptr %0, align 8, !dbg !5817
  br label %bb3, !dbg !5818

bb1:                                              ; preds = %start
  store i64 0, ptr %0, align 8, !dbg !5819
  br label %bb3, !dbg !5818

bb3:                                              ; preds = %bb2, %bb1
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5820
  %4 = load i64, ptr %3, align 8, !dbg !5820, !range !1887, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5820
  %6 = load i64, ptr %5, align 8, !dbg !5820
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !5820
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !5820
  ret { i64, i64 } %8, !dbg !5820
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h953a226fdee76214E(i64 %value) unnamed_addr #1 !dbg !5821 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5825, metadata !DIExpression()), !dbg !5826
  %_3 = trunc i64 %value to i16, !dbg !5827
  %_2 = zext i16 %_3 to i64, !dbg !5827
  store i64 %_2, ptr %0, align 8, !dbg !5828
  %1 = load i64, ptr %0, align 8, !dbg !5829, !noundef !21
  ret i64 %1, !dbg !5829
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17hd0b6c48566bafd89E(ptr align 8 %self) unnamed_addr #1 !dbg !5830 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5835, metadata !DIExpression()), !dbg !5836
; call <u64 as bit_field::BitField>::get_bit
  %0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h16e1e745a6be6455E"(ptr align 8 %self, i64 0) #8, !dbg !5837
  ret i1 %0, !dbg !5838
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h1762e54b56b684c4E(ptr align 8 %self) unnamed_addr #1 !dbg !5839 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5843, metadata !DIExpression()), !dbg !5844
  store i64 1, ptr %_4, align 8, !dbg !5845
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5845
  store i64 3, ptr %1, align 8, !dbg !5845
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5846
  %3 = load i64, ptr %2, align 8, !dbg !5846, !noundef !21
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5846
  %5 = load i64, ptr %4, align 8, !dbg !5846, !noundef !21
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc76bf35e42c5e2adE"(ptr align 8 %self, i64 %3, i64 %5) #8, !dbg !5846
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !5847

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9710, i64 40, ptr align 8 @alloc9712) #9, !dbg !5848
  unreachable, !dbg !5848

bb3:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5849
  br label %bb7, !dbg !5849

bb4:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5850
  br label %bb7, !dbg !5850

bb5:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5851
  br label %bb7, !dbg !5851

bb6:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5852
  br label %bb7, !dbg !5852

bb7:                                              ; preds = %bb3, %bb4, %bb5, %bb6
  %6 = load i8, ptr %0, align 1, !dbg !5853, !range !5854, !noundef !21
  ret i8 %6, !dbg !5853
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha66ac09e8af208bfE(ptr align 8 %self) unnamed_addr #1 !dbg !5855 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5859, metadata !DIExpression()), !dbg !5860
  store i64 3, ptr %_3, align 8, !dbg !5861
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5861
  store i64 16, ptr %0, align 8, !dbg !5861
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !5862
  %2 = load i64, ptr %1, align 8, !dbg !5862, !noundef !21
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5862
  %4 = load i64, ptr %3, align 8, !dbg !5862, !noundef !21
; call <u64 as bit_field::BitField>::get_bits
  %5 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc76bf35e42c5e2adE"(ptr align 8 %self, i64 %2, i64 %4) #8, !dbg !5862
  ret i64 %5, !dbg !5863
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h701b14584f40bbabE(ptr align 8 %self) unnamed_addr #1 !dbg !5864 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5866, metadata !DIExpression()), !dbg !5867
  %_2 = load i64, ptr %self, align 8, !dbg !5868, !noundef !21
  %0 = icmp eq i64 %_2, 0, !dbg !5868
  ret i1 %0, !dbg !5869
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hcf56c3283e511043E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5870 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_32 = alloca i64, align 8
  %_23 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5875, metadata !DIExpression()), !dbg !5879
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5876, metadata !DIExpression()), !dbg !5880
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5877, metadata !DIExpression()), !dbg !5881
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc9713, i64 14) #8, !dbg !5882
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17hd0b6c48566bafd89E(ptr align 8 %self) #8, !dbg !5883
  %1 = zext i1 %0 to i8, !dbg !5883
  store i8 %1, ptr %_14, align 1, !dbg !5883
; call core::fmt::builders::DebugStruct::field
  %_7 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9714, i64 8, ptr align 1 %_14, ptr align 8 @vtable.h) #8, !dbg !5884
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h1762e54b56b684c4E(ptr align 8 %self) #8, !dbg !5885, !range !5854
  store i8 %2, ptr %_23, align 1, !dbg !5885
; call core::fmt::builders::DebugStruct::field
  %_16 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9718, i64 16, ptr align 1 %_23, ptr align 8 @vtable.i) #8, !dbg !5886
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha66ac09e8af208bfE(ptr align 8 %self) #8, !dbg !5887
  store i64 %3, ptr %_32, align 8, !dbg !5887
; call core::fmt::builders::DebugStruct::field
  %_25 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %s, ptr align 1 @alloc9722, i64 5, ptr align 1 %_32, ptr align 8 @vtable.f) #8, !dbg !5888
; call core::fmt::builders::DebugStruct::finish
  %4 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %s) #8, !dbg !5889
  ret i1 %4, !dbg !5890
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h2318950fbca2919cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5891 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_6 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5896, metadata !DIExpression()), !dbg !5897
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h06ed54f1f3d5b495E(i64 %address, i64 4096) #8, !dbg !5898
  %_2 = xor i1 %_3, true, !dbg !5899
  br i1 %_2, label %bb2, label %bb3, !dbg !5899

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h93f15429c730fde4E"(i64 %address) #8, !dbg !5900
  store i64 %2, ptr %1, align 8, !dbg !5900
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_6, ptr align 8 %1, i64 8, i1 false), !dbg !5900
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5901
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_6, i64 8, i1 false), !dbg !5901
  store i64 0, ptr %0, align 8, !dbg !5901
  br label %bb5, !dbg !5902

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5903
  br label %bb5, !dbg !5902

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5902
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h27d9cdb0e486b293E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5904 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_6 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5908, metadata !DIExpression()), !dbg !5909
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h06ed54f1f3d5b495E(i64 %address, i64 2097152) #8, !dbg !5910
  %_2 = xor i1 %_3, true, !dbg !5911
  br i1 %_2, label %bb2, label %bb3, !dbg !5911

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbec86affcb120af1E"(i64 %address) #8, !dbg !5912
  store i64 %2, ptr %1, align 8, !dbg !5912
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_6, ptr align 8 %1, i64 8, i1 false), !dbg !5912
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5913
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_6, i64 8, i1 false), !dbg !5913
  store i64 0, ptr %0, align 8, !dbg !5913
  br label %bb5, !dbg !5914

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5915
  br label %bb5, !dbg !5914

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5914
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf47495ef595f0390E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5916 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_6 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5920, metadata !DIExpression()), !dbg !5921
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h06ed54f1f3d5b495E(i64 %address, i64 1073741824) #8, !dbg !5922
  %_2 = xor i1 %_3, true, !dbg !5923
  br i1 %_2, label %bb2, label %bb3, !dbg !5923

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hab01def0d27fd564E"(i64 %address) #8, !dbg !5924
  store i64 %2, ptr %1, align 8, !dbg !5924
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_6, ptr align 8 %1, i64 8, i1 false), !dbg !5924
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5925
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_6, i64 8, i1 false), !dbg !5925
  store i64 0, ptr %0, align 8, !dbg !5925
  br label %bb5, !dbg !5926

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5927
  br label %bb5, !dbg !5926

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5926
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h40f7b33f971caf53E"(i64 %address) unnamed_addr #0 !dbg !5928 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5932, metadata !DIExpression()), !dbg !5933
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17he1ad78e6ac2d198bE(i64 %address, i64 2097152) #8, !dbg !5934
  store i64 %_2, ptr %0, align 8, !dbg !5935
  %1 = load i64, ptr %0, align 8, !dbg !5936
  ret i64 %1, !dbg !5936
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h4d2f0719b24fda18E"(i64 %address) unnamed_addr #0 !dbg !5937 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5941, metadata !DIExpression()), !dbg !5942
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17he1ad78e6ac2d198bE(i64 %address, i64 4096) #8, !dbg !5943
  store i64 %_2, ptr %0, align 8, !dbg !5944
  %1 = load i64, ptr %0, align 8, !dbg !5945
  ret i64 %1, !dbg !5945
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hb93038ce17c8ac21E"(i64 %address) unnamed_addr #0 !dbg !5946 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5950, metadata !DIExpression()), !dbg !5951
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17he1ad78e6ac2d198bE(i64 %address, i64 1073741824) #8, !dbg !5952
  store i64 %_2, ptr %0, align 8, !dbg !5953
  %1 = load i64, ptr %0, align 8, !dbg !5954
  ret i64 %1, !dbg !5954
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0bb807b0acb10978E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5955 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_8.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_32 = alloca { i64, i64 }, align 8
  %_31 = alloca { i64, i64 }, align 8
  %_29 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca { i64, i64 }, align 8
  %_25 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_24 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_20 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_18 = alloca i64, align 8
  %_11 = alloca [2 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5960, metadata !DIExpression()), !dbg !5962
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5961, metadata !DIExpression()), !dbg !5963
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h082ecc52a214c424E(ptr align 8 @alloc9412) #8, !dbg !5964
  %_12.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5964
  %_12.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5964
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %self, i64 8, i1 false), !dbg !5965
  %1 = load i64, ptr %_20, align 8, !dbg !5965
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_19 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h7c07390a72236aabE"(i64 %1) #8, !dbg !5965
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h2b5cfedf9ed7d402E(i64 %_19) #8, !dbg !5965
  store i64 %2, ptr %_18, align 8, !dbg !5965
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %_18) #8, !dbg !5964
  %_15.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5964
  %_15.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5964
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_11, i64 0, i64 0, !dbg !5964
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5964
  store ptr %_12.0, ptr %5, align 8, !dbg !5964
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5964
  store ptr %_12.1, ptr %6, align 8, !dbg !5964
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_11, i64 0, i64 1, !dbg !5964
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5964
  store ptr %_15.0, ptr %8, align 8, !dbg !5964
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5964
  store ptr %_15.1, ptr %9, align 8, !dbg !5964
  store i64 2, ptr %_27, align 8, !dbg !5964
  store i64 2, ptr %_28, align 8, !dbg !5964
  %10 = getelementptr inbounds { i64, i64 }, ptr %_27, i32 0, i32 0, !dbg !5964
  %11 = load i64, ptr %10, align 8, !dbg !5964, !range !933, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %_27, i32 0, i32 1, !dbg !5964
  %13 = load i64, ptr %12, align 8, !dbg !5964
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5964
  %15 = load i64, ptr %14, align 8, !dbg !5964, !range !933, !noundef !21
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5964
  %17 = load i64, ptr %16, align 8, !dbg !5964
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4626, metadata !DIExpression()), !dbg !5966
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4631, metadata !DIExpression()), !dbg !5968
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4632, metadata !DIExpression()), !dbg !5969
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4633, metadata !DIExpression()), !dbg !5970
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4634, metadata !DIExpression()), !dbg !5971
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4635, metadata !DIExpression()), !dbg !5972
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 3, !dbg !5973
  store i32 32, ptr %20, align 4, !dbg !5973
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 4, !dbg !5973
  store i8 3, ptr %21, align 8, !dbg !5973
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 2, !dbg !5973
  store i32 0, ptr %22, align 8, !dbg !5973
  store i64 %11, ptr %_8.i7, align 8, !dbg !5973
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8.i7, i32 0, i32 1, !dbg !5973
  store i64 %13, ptr %23, align 8, !dbg !5973
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 1, !dbg !5973
  store i64 %15, ptr %24, align 8, !dbg !5973
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !5973
  store i64 %17, ptr %25, align 8, !dbg !5973
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_25, i32 0, i32 1, !dbg !5974
  store i64 0, ptr %26, align 8, !dbg !5974
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %_8.i7, i64 48, i1 false), !dbg !5974
  store i64 2, ptr %_31, align 8, !dbg !5964
  store i64 2, ptr %_32, align 8, !dbg !5964
  %27 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !5964
  %28 = load i64, ptr %27, align 8, !dbg !5964, !range !933, !noundef !21
  %29 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !5964
  %30 = load i64, ptr %29, align 8, !dbg !5964
  %31 = getelementptr inbounds { i64, i64 }, ptr %_32, i32 0, i32 0, !dbg !5964
  %32 = load i64, ptr %31, align 8, !dbg !5964, !range !933, !noundef !21
  %33 = getelementptr inbounds { i64, i64 }, ptr %_32, i32 0, i32 1, !dbg !5964
  %34 = load i64, ptr %33, align 8, !dbg !5964
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !5975
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !5977
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !5978
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !5979
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !5980
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !5981
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !5982
  store i32 32, ptr %37, align 4, !dbg !5982
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !5982
  store i8 3, ptr %38, align 8, !dbg !5982
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !5982
  store i32 4, ptr %39, align 8, !dbg !5982
  store i64 %28, ptr %_8.i, align 8, !dbg !5982
  %40 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !5982
  store i64 %30, ptr %40, align 8, !dbg !5982
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !5982
  store i64 %32, ptr %41, align 8, !dbg !5982
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !5982
  store i64 %34, ptr %42, align 8, !dbg !5982
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_29, i32 0, i32 1, !dbg !5983
  store i64 1, ptr %43, align 8, !dbg !5983
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_29, ptr align 8 %_8.i, i64 48, i1 false), !dbg !5983
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_24, i64 0, i64 0, !dbg !5964
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_25, i64 56, i1 false), !dbg !5964
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_24, i64 0, i64 1, !dbg !5964
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_29, i64 56, i1 false), !dbg !5964
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc9387, i64 3, ptr align 8 %_11, i64 2, ptr align 8 %_24, i64 2) #8, !dbg !5964
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd6d5752462b87846E(ptr align 8 %f, ptr %_4) #8, !dbg !5984
  ret i1 %46, !dbg !5985
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h11cb2d4b7d20ebd1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5986 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_8.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_32 = alloca { i64, i64 }, align 8
  %_31 = alloca { i64, i64 }, align 8
  %_29 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca { i64, i64 }, align 8
  %_25 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_24 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_20 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_18 = alloca i64, align 8
  %_11 = alloca [2 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5990, metadata !DIExpression()), !dbg !5992
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5991, metadata !DIExpression()), !dbg !5993
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h082ecc52a214c424E(ptr align 8 @alloc9403) #8, !dbg !5994
  %_12.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5994
  %_12.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5994
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %self, i64 8, i1 false), !dbg !5995
  %1 = load i64, ptr %_20, align 8, !dbg !5995
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_19 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hac60dc8854437992E"(i64 %1) #8, !dbg !5995
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h2b5cfedf9ed7d402E(i64 %_19) #8, !dbg !5995
  store i64 %2, ptr %_18, align 8, !dbg !5995
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %_18) #8, !dbg !5994
  %_15.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5994
  %_15.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5994
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_11, i64 0, i64 0, !dbg !5994
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5994
  store ptr %_12.0, ptr %5, align 8, !dbg !5994
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5994
  store ptr %_12.1, ptr %6, align 8, !dbg !5994
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_11, i64 0, i64 1, !dbg !5994
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5994
  store ptr %_15.0, ptr %8, align 8, !dbg !5994
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5994
  store ptr %_15.1, ptr %9, align 8, !dbg !5994
  store i64 2, ptr %_27, align 8, !dbg !5994
  store i64 2, ptr %_28, align 8, !dbg !5994
  %10 = getelementptr inbounds { i64, i64 }, ptr %_27, i32 0, i32 0, !dbg !5994
  %11 = load i64, ptr %10, align 8, !dbg !5994, !range !933, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %_27, i32 0, i32 1, !dbg !5994
  %13 = load i64, ptr %12, align 8, !dbg !5994
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5994
  %15 = load i64, ptr %14, align 8, !dbg !5994, !range !933, !noundef !21
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5994
  %17 = load i64, ptr %16, align 8, !dbg !5994
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4626, metadata !DIExpression()), !dbg !5996
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4631, metadata !DIExpression()), !dbg !5998
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4632, metadata !DIExpression()), !dbg !5999
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4633, metadata !DIExpression()), !dbg !6000
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4634, metadata !DIExpression()), !dbg !6001
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4635, metadata !DIExpression()), !dbg !6002
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 3, !dbg !6003
  store i32 32, ptr %20, align 4, !dbg !6003
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 4, !dbg !6003
  store i8 3, ptr %21, align 8, !dbg !6003
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 2, !dbg !6003
  store i32 0, ptr %22, align 8, !dbg !6003
  store i64 %11, ptr %_8.i7, align 8, !dbg !6003
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8.i7, i32 0, i32 1, !dbg !6003
  store i64 %13, ptr %23, align 8, !dbg !6003
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 1, !dbg !6003
  store i64 %15, ptr %24, align 8, !dbg !6003
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !6003
  store i64 %17, ptr %25, align 8, !dbg !6003
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_25, i32 0, i32 1, !dbg !6004
  store i64 0, ptr %26, align 8, !dbg !6004
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %_8.i7, i64 48, i1 false), !dbg !6004
  store i64 2, ptr %_31, align 8, !dbg !5994
  store i64 2, ptr %_32, align 8, !dbg !5994
  %27 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !5994
  %28 = load i64, ptr %27, align 8, !dbg !5994, !range !933, !noundef !21
  %29 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !5994
  %30 = load i64, ptr %29, align 8, !dbg !5994
  %31 = getelementptr inbounds { i64, i64 }, ptr %_32, i32 0, i32 0, !dbg !5994
  %32 = load i64, ptr %31, align 8, !dbg !5994, !range !933, !noundef !21
  %33 = getelementptr inbounds { i64, i64 }, ptr %_32, i32 0, i32 1, !dbg !5994
  %34 = load i64, ptr %33, align 8, !dbg !5994
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !6005
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !6007
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !6008
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !6009
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !6010
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !6011
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !6012
  store i32 32, ptr %37, align 4, !dbg !6012
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !6012
  store i8 3, ptr %38, align 8, !dbg !6012
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !6012
  store i32 4, ptr %39, align 8, !dbg !6012
  store i64 %28, ptr %_8.i, align 8, !dbg !6012
  %40 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !6012
  store i64 %30, ptr %40, align 8, !dbg !6012
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !6012
  store i64 %32, ptr %41, align 8, !dbg !6012
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !6012
  store i64 %34, ptr %42, align 8, !dbg !6012
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_29, i32 0, i32 1, !dbg !6013
  store i64 1, ptr %43, align 8, !dbg !6013
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_29, ptr align 8 %_8.i, i64 48, i1 false), !dbg !6013
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_24, i64 0, i64 0, !dbg !5994
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_25, i64 56, i1 false), !dbg !5994
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_24, i64 0, i64 1, !dbg !5994
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_29, i64 56, i1 false), !dbg !5994
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc9387, i64 3, ptr align 8 %_11, i64 2, ptr align 8 %_24, i64 2) #8, !dbg !5994
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd6d5752462b87846E(ptr align 8 %f, ptr %_4) #8, !dbg !6014
  ret i1 %46, !dbg !6015
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1459c13782240f6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6016 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_8.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_8.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_32 = alloca { i64, i64 }, align 8
  %_31 = alloca { i64, i64 }, align 8
  %_29 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca { i64, i64 }, align 8
  %_25 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_24 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_20 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_18 = alloca i64, align 8
  %_11 = alloca [2 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6020, metadata !DIExpression()), !dbg !6022
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6021, metadata !DIExpression()), !dbg !6023
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h082ecc52a214c424E(ptr align 8 @alloc9394) #8, !dbg !6024
  %_12.0 = extractvalue { ptr, ptr } %0, 0, !dbg !6024
  %_12.1 = extractvalue { ptr, ptr } %0, 1, !dbg !6024
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %self, i64 8, i1 false), !dbg !6025
  %1 = load i64, ptr %_20, align 8, !dbg !6025
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_19 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hb2851e84c83a6943E"(i64 %1) #8, !dbg !6025
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h2b5cfedf9ed7d402E(i64 %_19) #8, !dbg !6025
  store i64 %2, ptr %_18, align 8, !dbg !6025
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E(ptr align 8 %_18) #8, !dbg !6024
  %_15.0 = extractvalue { ptr, ptr } %3, 0, !dbg !6024
  %_15.1 = extractvalue { ptr, ptr } %3, 1, !dbg !6024
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_11, i64 0, i64 0, !dbg !6024
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !6024
  store ptr %_12.0, ptr %5, align 8, !dbg !6024
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !6024
  store ptr %_12.1, ptr %6, align 8, !dbg !6024
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_11, i64 0, i64 1, !dbg !6024
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !6024
  store ptr %_15.0, ptr %8, align 8, !dbg !6024
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !6024
  store ptr %_15.1, ptr %9, align 8, !dbg !6024
  store i64 2, ptr %_27, align 8, !dbg !6024
  store i64 2, ptr %_28, align 8, !dbg !6024
  %10 = getelementptr inbounds { i64, i64 }, ptr %_27, i32 0, i32 0, !dbg !6024
  %11 = load i64, ptr %10, align 8, !dbg !6024, !range !933, !noundef !21
  %12 = getelementptr inbounds { i64, i64 }, ptr %_27, i32 0, i32 1, !dbg !6024
  %13 = load i64, ptr %12, align 8, !dbg !6024
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !6024
  %15 = load i64, ptr %14, align 8, !dbg !6024, !range !933, !noundef !21
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !6024
  %17 = load i64, ptr %16, align 8, !dbg !6024
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4626, metadata !DIExpression()), !dbg !6026
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4631, metadata !DIExpression()), !dbg !6028
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4632, metadata !DIExpression()), !dbg !6029
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4633, metadata !DIExpression()), !dbg !6030
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4634, metadata !DIExpression()), !dbg !6031
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4635, metadata !DIExpression()), !dbg !6032
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 3, !dbg !6033
  store i32 32, ptr %20, align 4, !dbg !6033
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 4, !dbg !6033
  store i8 3, ptr %21, align 8, !dbg !6033
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 2, !dbg !6033
  store i32 0, ptr %22, align 8, !dbg !6033
  store i64 %11, ptr %_8.i7, align 8, !dbg !6033
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8.i7, i32 0, i32 1, !dbg !6033
  store i64 %13, ptr %23, align 8, !dbg !6033
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i7, i32 0, i32 1, !dbg !6033
  store i64 %15, ptr %24, align 8, !dbg !6033
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !6033
  store i64 %17, ptr %25, align 8, !dbg !6033
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_25, i32 0, i32 1, !dbg !6034
  store i64 0, ptr %26, align 8, !dbg !6034
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %_8.i7, i64 48, i1 false), !dbg !6034
  store i64 2, ptr %_31, align 8, !dbg !6024
  store i64 2, ptr %_32, align 8, !dbg !6024
  %27 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !6024
  %28 = load i64, ptr %27, align 8, !dbg !6024, !range !933, !noundef !21
  %29 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !6024
  %30 = load i64, ptr %29, align 8, !dbg !6024
  %31 = getelementptr inbounds { i64, i64 }, ptr %_32, i32 0, i32 0, !dbg !6024
  %32 = load i64, ptr %31, align 8, !dbg !6024, !range !933, !noundef !21
  %33 = getelementptr inbounds { i64, i64 }, ptr %_32, i32 0, i32 1, !dbg !6024
  %34 = load i64, ptr %33, align 8, !dbg !6024
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4626, metadata !DIExpression()), !dbg !6035
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4631, metadata !DIExpression()), !dbg !6037
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4632, metadata !DIExpression()), !dbg !6038
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4633, metadata !DIExpression()), !dbg !6039
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4634, metadata !DIExpression()), !dbg !6040
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4635, metadata !DIExpression()), !dbg !6041
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 3, !dbg !6042
  store i32 32, ptr %37, align 4, !dbg !6042
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 4, !dbg !6042
  store i8 3, ptr %38, align 8, !dbg !6042
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 2, !dbg !6042
  store i32 4, ptr %39, align 8, !dbg !6042
  store i64 %28, ptr %_8.i, align 8, !dbg !6042
  %40 = getelementptr inbounds { i64, i64 }, ptr %_8.i, i32 0, i32 1, !dbg !6042
  store i64 %30, ptr %40, align 8, !dbg !6042
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_8.i, i32 0, i32 1, !dbg !6042
  store i64 %32, ptr %41, align 8, !dbg !6042
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !6042
  store i64 %34, ptr %42, align 8, !dbg !6042
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_29, i32 0, i32 1, !dbg !6043
  store i64 1, ptr %43, align 8, !dbg !6043
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_29, ptr align 8 %_8.i, i64 48, i1 false), !dbg !6043
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_24, i64 0, i64 0, !dbg !6024
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_25, i64 56, i1 false), !dbg !6024
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_24, i64 0, i64 1, !dbg !6024
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_29, i64 56, i1 false), !dbg !6024
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc9387, i64 3, ptr align 8 %_11, i64 2, ptr align 8 %_24, i64 2) #8, !dbg !6024
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd6d5752462b87846E(ptr align 8 %f, ptr %_4) #8, !dbg !6044
  ret i1 %46, !dbg !6045
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hff937647117f4696E"(ptr align 8 %self) unnamed_addr #1 !dbg !6046 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6052, metadata !DIExpression()), !dbg !6053
  %_3 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !6054
  %_4 = load ptr, ptr %_3, align 8, !dbg !6054, !nonnull !21, !align !3870, !noundef !21
  ret ptr %_4, !dbg !6055
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h56b51ba92b109589E"(ptr align 8 %self) unnamed_addr #1 !dbg !6056 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6060, metadata !DIExpression()), !dbg !6061
  ret ptr %self, !dbg !6062
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h93be74b5731f857dE(ptr align 8 %self) unnamed_addr #1 !dbg !6063 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6072, metadata !DIExpression()), !dbg !6073
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_3 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hff937647117f4696E"(ptr align 8 %self) #8, !dbg !6074
  ret ptr %_3, !dbg !6075
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17ha2dacffd57e76db4E(ptr align 8 %self) unnamed_addr #1 !dbg !6076 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6081, metadata !DIExpression()), !dbg !6082
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h56b51ba92b109589E"(ptr align 8 %self) #8, !dbg !6083
  %0 = load i64, ptr %_2, align 8, !dbg !6083, !noundef !21
  ret i64 %0, !dbg !6084
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17hcaceefaa85ce0723E"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !6085 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca %"structures::paging::frame::PhysFrame", align 8
  %1 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6090, metadata !DIExpression()), !dbg !6094
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6091, metadata !DIExpression()), !dbg !6095
  %_4 = load i64, ptr %self, align 8, !dbg !6096, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_7, ptr align 8 %frame, i64 8, i1 false), !dbg !6097
  %2 = load i64, ptr %_7, align 8, !dbg !6097
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hac60dc8854437992E"(i64 %2) #8, !dbg !6097
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h2b5cfedf9ed7d402E(i64 %_6) #8, !dbg !6097
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h5efd04e3337d0c2aE"(i64 %_4, i64 %_5) #8, !dbg !6096
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !6096
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !6092, metadata !DIExpression()), !dbg !6098
; call x86_64::addr::VirtAddr::as_mut_ptr
  %3 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E(i64 %virt) #8, !dbg !6099
  ret ptr %3, !dbg !6100
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17hb2d32ab4a1835f65E(ptr align 8 %self) unnamed_addr #1 !dbg !6101 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6111, metadata !DIExpression()), !dbg !6112
  %_4 = load ptr, ptr %self, align 8, !dbg !6113, !nonnull !21, !align !3870, !noundef !21
  ret ptr %_4, !dbg !6114
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h39cb80341be9da22E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6115 {
start:
  %2 = alloca i64, align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %_54 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_53 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_52 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_44 = alloca ptr, align 8
  %_41 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_40 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_39 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_37 = alloca { i64, i64 }, align 8
  %_33 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %_27 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3_entry = alloca ptr, align 8
  %_21 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_9 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %_8 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6119, metadata !DIExpression()), !dbg !6142
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6120, metadata !DIExpression()), !dbg !6143
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6128, metadata !DIExpression()), !dbg !6144
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6132, metadata !DIExpression()), !dbg !6145
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6134, metadata !DIExpression()), !dbg !6146
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6136, metadata !DIExpression()), !dbg !6147
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6140, metadata !DIExpression()), !dbg !6148
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6149
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6121, metadata !DIExpression()), !dbg !6150
  %_56 = load ptr, ptr %self, align 8, !dbg !6151, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_8, ptr align 8 %page, i64 8, i1 false), !dbg !6152
  %4 = load i64, ptr %_8, align 8, !dbg !6152
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hf89ae0fbbca3cc54E"(i64 %4) #8, !dbg !6152
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc9724) #8, !dbg !6151
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6153
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6124, metadata !DIExpression()), !dbg !6154
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_11, ptr align 8 %_5) #8, !dbg !6155
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h2f7060d5e6640479E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_10, ptr %_11) #8, !dbg !6155
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_9, ptr %_10) #8, !dbg !6155
  %5 = load i64, ptr %_9, align 8, !dbg !6155, !range !3999, !noundef !21
  %6 = icmp eq i64 %5, 3, !dbg !6155
  %_14 = select i1 %6, i64 0, i64 1, !dbg !6155
  %7 = icmp eq i64 %_14, 0, !dbg !6155
  br i1 %7, label %bb6, label %bb8, !dbg !6155

bb6:                                              ; preds = %start
  %8 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_9, i32 0, i32 1, !dbg !6155
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %8, i64 8, i1 false), !dbg !6155
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %page, i64 8, i1 false), !dbg !6156
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6157
  %_22 = load i16, ptr %9, align 8, !dbg !6157, !noundef !21
  %10 = load i64, ptr %_21, align 8, !dbg !6158
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_20 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h90da766f8485af71E(i64 %10, i16 %_22) #8, !dbg !6158
  store ptr %_20, ptr %p3.dbg.spill, align 8, !dbg !6159
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6130, metadata !DIExpression()), !dbg !6160
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_27, ptr align 8 %page, i64 8, i1 false), !dbg !6161
  %11 = load i64, ptr %_27, align 8, !dbg !6161
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_26 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h3eb3c59cc53ac7d8E"(i64 %11) #8, !dbg !6161
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_24 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_20, i16 %_26, ptr align 8 @alloc9728) #8, !dbg !6162
  store ptr %_24, ptr %p3_entry, align 8, !dbg !6163
  %_29 = load ptr, ptr %p3_entry, align 8, !dbg !6164, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %12 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_29) #8, !dbg !6164
  store i64 %12, ptr %flags, align 8, !dbg !6164
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_31 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %flags, i64 1) #8, !dbg !6165
  %_30 = xor i1 %_31, true, !dbg !6166
  br i1 %_30, label %bb14, label %bb15, !dbg !6166

bb8:                                              ; preds = %start
  %13 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6167
  %residual.0 = load i64, ptr %13, align 8, !dbg !6167, !range !933, !noundef !21
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6167
  %residual.1 = load i64, ptr %14, align 8, !dbg !6167
  %15 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6167
  store i64 %residual.0, ptr %15, align 8, !dbg !6167
  %16 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6167
  store i64 %residual.1, ptr %16, align 8, !dbg !6167
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6126, metadata !DIExpression()), !dbg !6168
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h638952ce61aa0e73E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc9726) #8, !dbg !6169
  br label %bb28, !dbg !6169

bb7:                                              ; No predecessors!
  unreachable, !dbg !6155

bb28:                                             ; preds = %bb23, %bb25, %bb17, %bb14, %bb8
  ret void, !dbg !6170

bb15:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_35 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %flags, i64 128) #8, !dbg !6171
  %_34 = xor i1 %_35, true, !dbg !6172
  br i1 %_34, label %bb17, label %bb18, !dbg !6172

bb14:                                             ; preds = %bb6
  store i64 1, ptr %_33, align 8, !dbg !6173
  %17 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 0, !dbg !6174
  %18 = load i64, ptr %17, align 8, !dbg !6174, !range !933, !noundef !21
  %19 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 1, !dbg !6174
  %20 = load i64, ptr %19, align 8, !dbg !6174
  %21 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6174
  %22 = getelementptr inbounds { i64, i64 }, ptr %21, i32 0, i32 0, !dbg !6174
  store i64 %18, ptr %22, align 8, !dbg !6174
  %23 = getelementptr inbounds { i64, i64 }, ptr %21, i32 0, i32 1, !dbg !6174
  store i64 %20, ptr %23, align 8, !dbg !6174
  store i64 1, ptr %0, align 8, !dbg !6174
  br label %bb28, !dbg !6175

bb18:                                             ; preds = %bb15
  %_43 = load ptr, ptr %p3_entry, align 8, !dbg !6177, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_42 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_43) #8, !dbg !6177
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf47495ef595f0390E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_41, i64 %_42) #8, !dbg !6178
  store ptr %p3_entry, ptr %_44, align 8, !dbg !6179
  %24 = load ptr, ptr %_44, align 8, !dbg !6178, !nonnull !21, !align !1077, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h80558924f4ffa6b0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %_40, ptr %_41, ptr align 8 %24) #8, !dbg !6178
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hfeaef39d7a6c265aE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %_39, ptr %_40) #8, !dbg !6178
  %25 = load i64, ptr %_39, align 8, !dbg !6178, !range !3999, !noundef !21
  %26 = icmp eq i64 %25, 3, !dbg !6178
  %_46 = select i1 %26, i64 0, i64 1, !dbg !6178
  %27 = icmp eq i64 %_46, 0, !dbg !6178
  br i1 %27, label %bb23, label %bb25, !dbg !6178

bb17:                                             ; preds = %bb15
  store i64 0, ptr %_37, align 8, !dbg !6180
  %28 = getelementptr inbounds { i64, i64 }, ptr %_37, i32 0, i32 0, !dbg !6181
  %29 = load i64, ptr %28, align 8, !dbg !6181, !range !933, !noundef !21
  %30 = getelementptr inbounds { i64, i64 }, ptr %_37, i32 0, i32 1, !dbg !6181
  %31 = load i64, ptr %30, align 8, !dbg !6181
  %32 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6181
  %33 = getelementptr inbounds { i64, i64 }, ptr %32, i32 0, i32 0, !dbg !6181
  store i64 %29, ptr %33, align 8, !dbg !6181
  %34 = getelementptr inbounds { i64, i64 }, ptr %32, i32 0, i32 1, !dbg !6181
  store i64 %31, ptr %34, align 8, !dbg !6181
  store i64 1, ptr %0, align 8, !dbg !6181
  br label %bb28, !dbg !6175

bb23:                                             ; preds = %bb18
  %35 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_39, i32 0, i32 1, !dbg !6178
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %35, i64 8, i1 false), !dbg !6178
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %val1, i64 8, i1 false), !dbg !6148
  %_51 = load ptr, ptr %p3_entry, align 8, !dbg !6182, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17he08bd6c66ac32b44E(ptr align 8 %_51) #8, !dbg !6182
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_53, ptr align 8 %frame, i64 8, i1 false), !dbg !6183
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %page, i64 8, i1 false), !dbg !6184
  %36 = load i64, ptr %_55, align 8, !dbg !6185
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %37 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hdd6341fe15afe74fE"(i64 %36) #8, !dbg !6185
  store i64 %37, ptr %2, align 8, !dbg !6185
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %2, i64 8, i1 false), !dbg !6185
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_52, ptr align 8 %_53, i64 8, i1 false), !dbg !6186
  %38 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_52, i32 0, i32 1, !dbg !6186
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %38, ptr align 8 %_54, i64 8, i1 false), !dbg !6186
  %39 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6187
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %39, ptr align 8 %_52, i64 16, i1 false), !dbg !6187
  store i64 0, ptr %0, align 8, !dbg !6187
  br label %bb28, !dbg !6170

bb25:                                             ; preds = %bb18
  %40 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 0, !dbg !6188
  %residual.02 = load i64, ptr %40, align 8, !dbg !6188, !range !933, !noundef !21
  %41 = getelementptr inbounds { i64, i64 }, ptr %_39, i32 0, i32 1, !dbg !6188
  %residual.13 = load i64, ptr %41, align 8, !dbg !6188
  %42 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !6188
  store i64 %residual.02, ptr %42, align 8, !dbg !6188
  %43 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !6188
  store i64 %residual.13, ptr %43, align 8, !dbg !6188
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !6138, metadata !DIExpression()), !dbg !6189
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h638952ce61aa0e73E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc9730) #8, !dbg !6190
  br label %bb28, !dbg !6190

bb24:                                             ; No predecessors!
  unreachable, !dbg !6178
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he8bc389a40fe7c0fE"(i1 zeroext %0) unnamed_addr #0 !dbg !6191 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6196, metadata !DIExpression()), !dbg !6197
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6195, metadata !DIExpression()), !dbg !6198
  %3 = load i8, ptr %err, align 1, !dbg !6199, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6199
  %_3 = zext i1 %4 to i64, !dbg !6199
  %5 = icmp eq i64 %_3, 0, !dbg !6200
  br i1 %5, label %bb3, label %bb1, !dbg !6200

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6201
  br label %bb4, !dbg !6201

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6202
  br label %bb4, !dbg !6202

bb2:                                              ; No predecessors!
  unreachable, !dbg !6199

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6203
  %7 = load i64, ptr %6, align 8, !dbg !6203, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6203
  %9 = load i64, ptr %8, align 8, !dbg !6203
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6203
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6203
  ret { i64, i64 } %11, !dbg !6203
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9dd0824936160625E"(ptr align 8 %0) unnamed_addr #0 !dbg !6204 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6208, metadata !DIExpression(DW_OP_deref)), !dbg !6210
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6209, metadata !DIExpression()), !dbg !6211
  %_5 = load ptr, ptr %_1, align 8, !dbg !6212, !nonnull !21, !align !1077, !noundef !21
  %_6 = load ptr, ptr %_5, align 8, !dbg !6212, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_6) #8, !dbg !6212
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6213
  store i64 %_3, ptr %2, align 8, !dbg !6213
  store i64 2, ptr %1, align 8, !dbg !6213
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6214
  %4 = load i64, ptr %3, align 8, !dbg !6214, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6214
  %6 = load i64, ptr %5, align 8, !dbg !6214
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6214
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6214
  ret { i64, i64 } %8, !dbg !6214
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h5b252a166f394cf5E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6215 {
start:
  %2 = alloca i64, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_33 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %_32 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_29 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %_22 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %_15 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %_10 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6235, metadata !DIExpression()), !dbg !6242
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6236, metadata !DIExpression()), !dbg !6243
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6237, metadata !DIExpression()), !dbg !6244
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6245
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6238, metadata !DIExpression()), !dbg !6246
  %_34 = load ptr, ptr %self, align 8, !dbg !6247, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_10, ptr align 8 %page, i64 8, i1 false), !dbg !6248
  %4 = load i64, ptr %_10, align 8, !dbg !6248
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hf89ae0fbbca3cc54E"(i64 %4) #8, !dbg !6248
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_34, i16 %_9, ptr align 8 @alloc9732) #8, !dbg !6247
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_7) #8, !dbg !6247
  br i1 %_5, label %bb4, label %bb5, !dbg !6247

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_15, ptr align 8 %page, i64 8, i1 false), !dbg !6249
  %5 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6250
  %_16 = load i16, ptr %5, align 8, !dbg !6250, !noundef !21
  %6 = load i64, ptr %_15, align 8, !dbg !6251
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_14 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h90da766f8485af71E(i64 %6, i16 %_16) #8, !dbg !6251
  store ptr %_14, ptr %p3.dbg.spill, align 8, !dbg !6252
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6240, metadata !DIExpression()), !dbg !6253
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_22, ptr align 8 %page, i64 8, i1 false), !dbg !6254
  %7 = load i64, ptr %_22, align 8, !dbg !6254
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_21 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h3eb3c59cc53ac7d8E"(i64 %7) #8, !dbg !6254
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_14, i16 %_21, ptr align 8 @alloc9734) #8, !dbg !6255
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_19) #8, !dbg !6255
  br i1 %_17, label %bb10, label %bb11, !dbg !6255

bb4:                                              ; preds = %start
  %8 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6256
  store i8 0, ptr %8, align 1, !dbg !6256
  store i8 1, ptr %0, align 8, !dbg !6256
  br label %bb17, !dbg !6257

bb17:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6259

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_29, ptr align 8 %page, i64 8, i1 false), !dbg !6260
  %9 = load i64, ptr %_29, align 8, !dbg !6260
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_28 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h3eb3c59cc53ac7d8E"(i64 %9) #8, !dbg !6260
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_26 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_14, i16 %_28, ptr align 8 @alloc9736) #8, !dbg !6261
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_30 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h75048883bc6adfc0E"(i64 %flags, i64 128) #8, !dbg !6262
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_26, i64 %_30) #8, !dbg !6261
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_33, ptr align 8 %page, i64 8, i1 false), !dbg !6263
  %10 = load i64, ptr %_33, align 8, !dbg !6264
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %11 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hdd6341fe15afe74fE"(i64 %10) #8, !dbg !6264
  store i64 %11, ptr %2, align 8, !dbg !6264
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_32, ptr align 8 %2, i64 8, i1 false), !dbg !6264
  %12 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6265
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_32, i64 8, i1 false), !dbg !6265
  store i8 0, ptr %0, align 8, !dbg !6265
  br label %bb17, !dbg !6259

bb10:                                             ; preds = %bb5
  %13 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6266
  store i8 0, ptr %13, align 1, !dbg !6266
  store i8 1, ptr %0, align 8, !dbg !6266
  br label %bb17, !dbg !6257
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h46a666c196948a86E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6267 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6289, metadata !DIExpression()), !dbg !6296
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6290, metadata !DIExpression()), !dbg !6297
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6291, metadata !DIExpression()), !dbg !6298
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6299
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6292, metadata !DIExpression()), !dbg !6300
  %_16 = load ptr, ptr %self, align 8, !dbg !6301, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_9, ptr align 8 %page, i64 8, i1 false), !dbg !6302
  %3 = load i64, ptr %_9, align 8, !dbg !6302
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hf89ae0fbbca3cc54E"(i64 %3) #8, !dbg !6302
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_16, i16 %_8, ptr align 8 @alloc9738) #8, !dbg !6301
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6303
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6294, metadata !DIExpression()), !dbg !6304
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_6) #8, !dbg !6305
  br i1 %_10, label %bb4, label %bb5, !dbg !6305

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_6, i64 %flags) #8, !dbg !6306
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h683d6e02fa1de6d3E() #8, !dbg !6307
  store i8 2, ptr %1, align 1, !dbg !6308
  br label %bb8, !dbg !6309

bb4:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !6310
  br label %bb8, !dbg !6309

bb8:                                              ; preds = %bb5, %bb4
  %4 = load i8, ptr %1, align 1, !dbg !6309, !range !5854, !noundef !21
  ret i8 %4, !dbg !6309
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17hcfe84beaba4c6876E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6311 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6313, metadata !DIExpression()), !dbg !6316
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6314, metadata !DIExpression()), !dbg !6317
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6315, metadata !DIExpression()), !dbg !6318
  ret i8 1, !dbg !6319
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h2190a9c6b409af7fE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6320 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6322, metadata !DIExpression()), !dbg !6325
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6323, metadata !DIExpression()), !dbg !6326
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6324, metadata !DIExpression()), !dbg !6327
  ret i8 1, !dbg !6328
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17hb32b7da1736da86cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6329 {
start:
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_26 = alloca ptr, align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_22 = alloca { i64, i64 }, align 8
  %_19 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3_entry = alloca ptr, align 8
  %_13 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %_10 = alloca { i64, i64 }, align 8
  %_9 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6334, metadata !DIExpression()), !dbg !6343
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6335, metadata !DIExpression()), !dbg !6344
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6341, metadata !DIExpression()), !dbg !6345
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6346
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6336, metadata !DIExpression()), !dbg !6347
  %_28 = load ptr, ptr %self, align 8, !dbg !6348, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_9, ptr align 8 %page, i64 8, i1 false), !dbg !6349
  %3 = load i64, ptr %_9, align 8, !dbg !6349
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hf89ae0fbbca3cc54E"(i64 %3) #8, !dbg !6349
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_28, i16 %_8, ptr align 8 @alloc9740) #8, !dbg !6348
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_6) #8, !dbg !6348
  br i1 %_4, label %bb4, label %bb5, !dbg !6348

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %page, i64 8, i1 false), !dbg !6350
  %4 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6351
  %_14 = load i16, ptr %4, align 8, !dbg !6351, !noundef !21
  %5 = load i64, ptr %_13, align 8, !dbg !6352
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h90da766f8485af71E(i64 %5, i16 %_14) #8, !dbg !6352
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6353
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6338, metadata !DIExpression()), !dbg !6354
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_19, ptr align 8 %page, i64 8, i1 false), !dbg !6355
  %6 = load i64, ptr %_19, align 8, !dbg !6355
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h3eb3c59cc53ac7d8E"(i64 %6) #8, !dbg !6355
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc9742) #8, !dbg !6356
  store ptr %_16, ptr %p3_entry, align 8, !dbg !6357
  %_21 = load ptr, ptr %p3_entry, align 8, !dbg !6358, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_20 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_21) #8, !dbg !6358
  br i1 %_20, label %bb10, label %bb11, !dbg !6358

bb4:                                              ; preds = %start
  store i64 0, ptr %_10, align 8, !dbg !6359
  %7 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 0, !dbg !6360
  %8 = load i64, ptr %7, align 8, !dbg !6360, !range !933, !noundef !21
  %9 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !6360
  %10 = load i64, ptr %9, align 8, !dbg !6360
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6360
  store i64 %8, ptr %11, align 8, !dbg !6360
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6360
  store i64 %10, ptr %12, align 8, !dbg !6360
  br label %bb14, !dbg !6361

bb14:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6363

bb11:                                             ; preds = %bb5
  %_25 = load ptr, ptr %p3_entry, align 8, !dbg !6364, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_24 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_25) #8, !dbg !6364
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf47495ef595f0390E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_23, i64 %_24) #8, !dbg !6365
  store ptr %p3_entry, ptr %_26, align 8, !dbg !6366
  %13 = load ptr, ptr %_26, align 8, !dbg !6365, !nonnull !21, !align !1077, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7665bf7b281c8ed1E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %_23, ptr align 8 %13) #8, !dbg !6365
  br label %bb14, !dbg !6365

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_22, align 8, !dbg !6367
  %14 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !6368
  %15 = load i64, ptr %14, align 8, !dbg !6368, !range !933, !noundef !21
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !6368
  %17 = load i64, ptr %16, align 8, !dbg !6368
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6368
  store i64 %15, ptr %18, align 8, !dbg !6368
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6368
  store i64 %17, ptr %19, align 8, !dbg !6368
  br label %bb14, !dbg !6361
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17ha1e66d59027cd2baE"(ptr align 8 %0) unnamed_addr #0 !dbg !6369 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6373, metadata !DIExpression(DW_OP_deref)), !dbg !6375
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6374, metadata !DIExpression()), !dbg !6376
  %_5 = load ptr, ptr %_1, align 8, !dbg !6377, !nonnull !21, !align !1077, !noundef !21
  %_6 = load ptr, ptr %_5, align 8, !dbg !6377, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_6) #8, !dbg !6377
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6378
  store i64 %_3, ptr %2, align 8, !dbg !6378
  store i64 2, ptr %1, align 8, !dbg !6378
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6379
  %4 = load i64, ptr %3, align 8, !dbg !6379, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6379
  %6 = load i64, ptr %5, align 8, !dbg !6379
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6379
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6379
  ret { i64, i64 } %8, !dbg !6379
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17he5645e7603f7521dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6380 {
start:
  %2 = alloca i64, align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_74 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_73 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_72 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_71 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_63 = alloca ptr, align 8
  %_60 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_59 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_58 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_56 = alloca { i64, i64 }, align 8
  %_52 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %_46 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2_entry = alloca ptr, align 8
  %_40 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_30 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_29 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_28 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %_27 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_21 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_9 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %_8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6384, metadata !DIExpression()), !dbg !6414
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6385, metadata !DIExpression()), !dbg !6415
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6392, metadata !DIExpression()), !dbg !6416
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6400, metadata !DIExpression()), !dbg !6417
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6404, metadata !DIExpression()), !dbg !6418
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6406, metadata !DIExpression()), !dbg !6419
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6408, metadata !DIExpression()), !dbg !6420
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6412, metadata !DIExpression()), !dbg !6421
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6422
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6386, metadata !DIExpression()), !dbg !6423
  %_75 = load ptr, ptr %self, align 8, !dbg !6424, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_8, ptr align 8 %page, i64 8, i1 false), !dbg !6425
  %4 = load i64, ptr %_8, align 8, !dbg !6425
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E"(i64 %4) #8, !dbg !6425
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_75, i16 %_7, ptr align 8 @alloc9744) #8, !dbg !6424
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6426
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6388, metadata !DIExpression()), !dbg !6427
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_11, ptr align 8 %_5) #8, !dbg !6428
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3d5eba9b5b1d7cdeE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_10, ptr %_11) #8, !dbg !6428
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_9, ptr %_10) #8, !dbg !6428
  %5 = load i64, ptr %_9, align 8, !dbg !6428, !range !3999, !noundef !21
  %6 = icmp eq i64 %5, 3, !dbg !6428
  %_14 = select i1 %6, i64 0, i64 1, !dbg !6428
  %7 = icmp eq i64 %_14, 0, !dbg !6428
  br i1 %7, label %bb6, label %bb8, !dbg !6428

bb6:                                              ; preds = %start
  %8 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_9, i32 0, i32 1, !dbg !6428
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %8, i64 8, i1 false), !dbg !6428
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %page, i64 8, i1 false), !dbg !6429
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6430
  %_22 = load i16, ptr %9, align 8, !dbg !6430, !noundef !21
  %10 = load i64, ptr %_21, align 8, !dbg !6431
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_20 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdf98a7c23ade8f6fE(i64 %10, i16 %_22) #8, !dbg !6431
  store ptr %_20, ptr %p3.dbg.spill, align 8, !dbg !6432
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6394, metadata !DIExpression()), !dbg !6433
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_27, ptr align 8 %page, i64 8, i1 false), !dbg !6434
  %11 = load i64, ptr %_27, align 8, !dbg !6434
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_26 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17he30485ee4bde96d2E"(i64 %11) #8, !dbg !6434
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_24 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_20, i16 %_26, ptr align 8 @alloc9748) #8, !dbg !6435
  store ptr %_24, ptr %p3_entry.dbg.spill, align 8, !dbg !6436
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6396, metadata !DIExpression()), !dbg !6437
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_30, ptr align 8 %_24) #8, !dbg !6438
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3804d02213eaf89dE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_29, ptr %_30) #8, !dbg !6438
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_28, ptr %_29) #8, !dbg !6438
  %12 = load i64, ptr %_28, align 8, !dbg !6438, !range !3999, !noundef !21
  %13 = icmp eq i64 %12, 3, !dbg !6438
  %_33 = select i1 %13, i64 0, i64 1, !dbg !6438
  %14 = icmp eq i64 %_33, 0, !dbg !6438
  br i1 %14, label %bb15, label %bb17, !dbg !6438

bb8:                                              ; preds = %start
  %15 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6439
  %residual.0 = load i64, ptr %15, align 8, !dbg !6439, !range !933, !noundef !21
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6439
  %residual.1 = load i64, ptr %16, align 8, !dbg !6439
  %17 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6439
  store i64 %residual.0, ptr %17, align 8, !dbg !6439
  %18 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6439
  store i64 %residual.1, ptr %18, align 8, !dbg !6439
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6390, metadata !DIExpression()), !dbg !6440
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hba5fe30966dcc798E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc9746) #8, !dbg !6441
  br label %bb37, !dbg !6441

bb7:                                              ; No predecessors!
  unreachable, !dbg !6428

bb37:                                             ; preds = %bb32, %bb34, %bb26, %bb23, %bb17, %bb8
  ret void, !dbg !6442

bb15:                                             ; preds = %bb6
  %19 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_28, i32 0, i32 1, !dbg !6438
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %19, i64 8, i1 false), !dbg !6438
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_40, ptr align 8 %page, i64 8, i1 false), !dbg !6443
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6444
  %_41 = load i16, ptr %20, align 8, !dbg !6444, !noundef !21
  %21 = load i64, ptr %_40, align 8, !dbg !6445
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_39 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hfea29934746fa88cE(i64 %21, i16 %_41) #8, !dbg !6445
  store ptr %_39, ptr %p2.dbg.spill, align 8, !dbg !6446
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6402, metadata !DIExpression()), !dbg !6447
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_46, ptr align 8 %page, i64 8, i1 false), !dbg !6448
  %22 = load i64, ptr %_46, align 8, !dbg !6448
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_45 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h13472b781a410b3eE"(i64 %22) #8, !dbg !6448
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_43 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_39, i16 %_45, ptr align 8 @alloc9752) #8, !dbg !6449
  store ptr %_43, ptr %p2_entry, align 8, !dbg !6450
  %_48 = load ptr, ptr %p2_entry, align 8, !dbg !6451, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %23 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_48) #8, !dbg !6451
  store i64 %23, ptr %flags, align 8, !dbg !6451
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_50 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %flags, i64 1) #8, !dbg !6452
  %_49 = xor i1 %_50, true, !dbg !6453
  br i1 %_49, label %bb23, label %bb24, !dbg !6453

bb17:                                             ; preds = %bb6
  %24 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !6454
  %residual.03 = load i64, ptr %24, align 8, !dbg !6454, !range !933, !noundef !21
  %25 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !6454
  %residual.14 = load i64, ptr %25, align 8, !dbg !6454
  %26 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !6454
  store i64 %residual.03, ptr %26, align 8, !dbg !6454
  %27 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !6454
  store i64 %residual.14, ptr %27, align 8, !dbg !6454
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6398, metadata !DIExpression()), !dbg !6455
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hba5fe30966dcc798E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc9750) #8, !dbg !6456
  br label %bb37, !dbg !6456

bb16:                                             ; No predecessors!
  unreachable, !dbg !6438

bb24:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_54 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %flags, i64 128) #8, !dbg !6457
  %_53 = xor i1 %_54, true, !dbg !6458
  br i1 %_53, label %bb26, label %bb27, !dbg !6458

bb23:                                             ; preds = %bb15
  store i64 1, ptr %_52, align 8, !dbg !6459
  %28 = getelementptr inbounds { i64, i64 }, ptr %_52, i32 0, i32 0, !dbg !6460
  %29 = load i64, ptr %28, align 8, !dbg !6460, !range !933, !noundef !21
  %30 = getelementptr inbounds { i64, i64 }, ptr %_52, i32 0, i32 1, !dbg !6460
  %31 = load i64, ptr %30, align 8, !dbg !6460
  %32 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6460
  %33 = getelementptr inbounds { i64, i64 }, ptr %32, i32 0, i32 0, !dbg !6460
  store i64 %29, ptr %33, align 8, !dbg !6460
  %34 = getelementptr inbounds { i64, i64 }, ptr %32, i32 0, i32 1, !dbg !6460
  store i64 %31, ptr %34, align 8, !dbg !6460
  store i64 1, ptr %0, align 8, !dbg !6460
  br label %bb37, !dbg !6461

bb27:                                             ; preds = %bb24
  %_62 = load ptr, ptr %p2_entry, align 8, !dbg !6463, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_61 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_62) #8, !dbg !6463
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h27d9cdb0e486b293E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_60, i64 %_61) #8, !dbg !6464
  store ptr %p2_entry, ptr %_63, align 8, !dbg !6465
  %35 = load ptr, ptr %_63, align 8, !dbg !6464, !nonnull !21, !align !1077, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h84d608f03d06d5e4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %_59, ptr %_60, ptr align 8 %35) #8, !dbg !6464
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h3e987460ca6b926fE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %_58, ptr %_59) #8, !dbg !6464
  %36 = load i64, ptr %_58, align 8, !dbg !6464, !range !3999, !noundef !21
  %37 = icmp eq i64 %36, 3, !dbg !6464
  %_65 = select i1 %37, i64 0, i64 1, !dbg !6464
  %38 = icmp eq i64 %_65, 0, !dbg !6464
  br i1 %38, label %bb32, label %bb34, !dbg !6464

bb26:                                             ; preds = %bb24
  store i64 0, ptr %_56, align 8, !dbg !6466
  %39 = getelementptr inbounds { i64, i64 }, ptr %_56, i32 0, i32 0, !dbg !6467
  %40 = load i64, ptr %39, align 8, !dbg !6467, !range !933, !noundef !21
  %41 = getelementptr inbounds { i64, i64 }, ptr %_56, i32 0, i32 1, !dbg !6467
  %42 = load i64, ptr %41, align 8, !dbg !6467
  %43 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6467
  %44 = getelementptr inbounds { i64, i64 }, ptr %43, i32 0, i32 0, !dbg !6467
  store i64 %40, ptr %44, align 8, !dbg !6467
  %45 = getelementptr inbounds { i64, i64 }, ptr %43, i32 0, i32 1, !dbg !6467
  store i64 %42, ptr %45, align 8, !dbg !6467
  store i64 1, ptr %0, align 8, !dbg !6467
  br label %bb37, !dbg !6461

bb32:                                             ; preds = %bb27
  %46 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_58, i32 0, i32 1, !dbg !6464
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %46, i64 8, i1 false), !dbg !6464
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %val2, i64 8, i1 false), !dbg !6421
  %_70 = load ptr, ptr %p2_entry, align 8, !dbg !6468, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17he08bd6c66ac32b44E(ptr align 8 %_70) #8, !dbg !6468
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_72, ptr align 8 %frame, i64 8, i1 false), !dbg !6469
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_74, ptr align 8 %page, i64 8, i1 false), !dbg !6470
  %47 = load i64, ptr %_74, align 8, !dbg !6471
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %48 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h85c6ff71c62b1b69E"(i64 %47) #8, !dbg !6471
  store i64 %48, ptr %2, align 8, !dbg !6471
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_73, ptr align 8 %2, i64 8, i1 false), !dbg !6471
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_71, ptr align 8 %_72, i64 8, i1 false), !dbg !6472
  %49 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_71, i32 0, i32 1, !dbg !6472
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %49, ptr align 8 %_73, i64 8, i1 false), !dbg !6472
  %50 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6473
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %50, ptr align 8 %_71, i64 16, i1 false), !dbg !6473
  store i64 0, ptr %0, align 8, !dbg !6473
  br label %bb37, !dbg !6442

bb34:                                             ; preds = %bb27
  %51 = getelementptr inbounds { i64, i64 }, ptr %_58, i32 0, i32 0, !dbg !6474
  %residual.06 = load i64, ptr %51, align 8, !dbg !6474, !range !933, !noundef !21
  %52 = getelementptr inbounds { i64, i64 }, ptr %_58, i32 0, i32 1, !dbg !6474
  %residual.17 = load i64, ptr %52, align 8, !dbg !6474
  %53 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !6474
  store i64 %residual.06, ptr %53, align 8, !dbg !6474
  %54 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !6474
  store i64 %residual.17, ptr %54, align 8, !dbg !6474
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !6410, metadata !DIExpression()), !dbg !6475
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hba5fe30966dcc798E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc9754) #8, !dbg !6476
  br label %bb37, !dbg !6476

bb33:                                             ; No predecessors!
  unreachable, !dbg !6464
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h1011b3f7cb8fd877E"(i1 zeroext %0) unnamed_addr #0 !dbg !6477 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6482, metadata !DIExpression()), !dbg !6483
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6481, metadata !DIExpression()), !dbg !6484
  %3 = load i8, ptr %err, align 1, !dbg !6485, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6485
  %_3 = zext i1 %4 to i64, !dbg !6485
  %5 = icmp eq i64 %_3, 0, !dbg !6486
  br i1 %5, label %bb3, label %bb1, !dbg !6486

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6487
  br label %bb4, !dbg !6487

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6488
  br label %bb4, !dbg !6488

bb2:                                              ; No predecessors!
  unreachable, !dbg !6485

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6489
  %7 = load i64, ptr %6, align 8, !dbg !6489, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6489
  %9 = load i64, ptr %8, align 8, !dbg !6489
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6489
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6489
  ret { i64, i64 } %11, !dbg !6489
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3c5c9a12edb05615E"(i1 zeroext %0) unnamed_addr #0 !dbg !6490 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6495, metadata !DIExpression()), !dbg !6496
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6494, metadata !DIExpression()), !dbg !6497
  %3 = load i8, ptr %err, align 1, !dbg !6498, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6498
  %_3 = zext i1 %4 to i64, !dbg !6498
  %5 = icmp eq i64 %_3, 0, !dbg !6499
  br i1 %5, label %bb3, label %bb1, !dbg !6499

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6500
  br label %bb4, !dbg !6500

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6501
  br label %bb4, !dbg !6501

bb2:                                              ; No predecessors!
  unreachable, !dbg !6498

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6502
  %7 = load i64, ptr %6, align 8, !dbg !6502, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6502
  %9 = load i64, ptr %8, align 8, !dbg !6502
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6502
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6502
  ret { i64, i64 } %11, !dbg !6502
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h615f037f5a8f3318E"(ptr align 8 %0) unnamed_addr #0 !dbg !6503 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6507, metadata !DIExpression(DW_OP_deref)), !dbg !6509
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6508, metadata !DIExpression()), !dbg !6510
  %_5 = load ptr, ptr %_1, align 8, !dbg !6511, !nonnull !21, !align !1077, !noundef !21
  %_6 = load ptr, ptr %_5, align 8, !dbg !6511, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_6) #8, !dbg !6511
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6512
  store i64 %_3, ptr %2, align 8, !dbg !6512
  store i64 2, ptr %1, align 8, !dbg !6512
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6513
  %4 = load i64, ptr %3, align 8, !dbg !6513, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6513
  %6 = load i64, ptr %5, align 8, !dbg !6513
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6513
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6513
  ret { i64, i64 } %8, !dbg !6513
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17ha609456d5d59b0e1E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6514 {
start:
  %2 = alloca i64, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_45 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_44 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_41 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_34 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_27 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_22 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_15 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_10 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6533, metadata !DIExpression()), !dbg !6542
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6534, metadata !DIExpression()), !dbg !6543
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6535, metadata !DIExpression()), !dbg !6544
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6545
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6536, metadata !DIExpression()), !dbg !6546
  %_46 = load ptr, ptr %self, align 8, !dbg !6547, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_10, ptr align 8 %page, i64 8, i1 false), !dbg !6548
  %4 = load i64, ptr %_10, align 8, !dbg !6548
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E"(i64 %4) #8, !dbg !6548
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_46, i16 %_9, ptr align 8 @alloc9756) #8, !dbg !6547
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_7) #8, !dbg !6547
  br i1 %_5, label %bb4, label %bb5, !dbg !6547

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_15, ptr align 8 %page, i64 8, i1 false), !dbg !6549
  %5 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6550
  %_16 = load i16, ptr %5, align 8, !dbg !6550, !noundef !21
  %6 = load i64, ptr %_15, align 8, !dbg !6551
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_14 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdf98a7c23ade8f6fE(i64 %6, i16 %_16) #8, !dbg !6551
  store ptr %_14, ptr %p3.dbg.spill, align 8, !dbg !6552
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6538, metadata !DIExpression()), !dbg !6553
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_22, ptr align 8 %page, i64 8, i1 false), !dbg !6554
  %7 = load i64, ptr %_22, align 8, !dbg !6554
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_21 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17he30485ee4bde96d2E"(i64 %7) #8, !dbg !6554
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_14, i16 %_21, ptr align 8 @alloc9758) #8, !dbg !6555
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_19) #8, !dbg !6555
  br i1 %_17, label %bb10, label %bb11, !dbg !6555

bb4:                                              ; preds = %start
  %8 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6556
  store i8 0, ptr %8, align 1, !dbg !6556
  store i8 1, ptr %0, align 8, !dbg !6556
  br label %bb23, !dbg !6557

bb23:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6559

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_27, ptr align 8 %page, i64 8, i1 false), !dbg !6560
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6561
  %_28 = load i16, ptr %9, align 8, !dbg !6561, !noundef !21
  %10 = load i64, ptr %_27, align 8, !dbg !6562
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_26 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hfea29934746fa88cE(i64 %10, i16 %_28) #8, !dbg !6562
  store ptr %_26, ptr %p2.dbg.spill, align 8, !dbg !6563
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6540, metadata !DIExpression()), !dbg !6564
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %page, i64 8, i1 false), !dbg !6565
  %11 = load i64, ptr %_34, align 8, !dbg !6565
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_33 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h13472b781a410b3eE"(i64 %11) #8, !dbg !6565
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_31 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_26, i16 %_33, ptr align 8 @alloc9760) #8, !dbg !6566
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_29 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_31) #8, !dbg !6566
  br i1 %_29, label %bb16, label %bb17, !dbg !6566

bb10:                                             ; preds = %bb5
  %12 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6567
  store i8 0, ptr %12, align 1, !dbg !6567
  store i8 1, ptr %0, align 8, !dbg !6567
  br label %bb23, !dbg !6568

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_41, ptr align 8 %page, i64 8, i1 false), !dbg !6570
  %13 = load i64, ptr %_41, align 8, !dbg !6570
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_40 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h13472b781a410b3eE"(i64 %13) #8, !dbg !6570
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_38 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_26, i16 %_40, ptr align 8 @alloc9762) #8, !dbg !6571
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_42 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h75048883bc6adfc0E"(i64 %flags, i64 128) #8, !dbg !6572
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_38, i64 %_42) #8, !dbg !6571
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_45, ptr align 8 %page, i64 8, i1 false), !dbg !6573
  %14 = load i64, ptr %_45, align 8, !dbg !6574
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %15 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h85c6ff71c62b1b69E"(i64 %14) #8, !dbg !6574
  store i64 %15, ptr %2, align 8, !dbg !6574
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_44, ptr align 8 %2, i64 8, i1 false), !dbg !6574
  %16 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6575
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %16, ptr align 8 %_44, i64 8, i1 false), !dbg !6575
  store i8 0, ptr %0, align 8, !dbg !6575
  br label %bb23, !dbg !6559

bb16:                                             ; preds = %bb11
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6576
  store i8 0, ptr %17, align 1, !dbg !6576
  store i8 1, ptr %0, align 8, !dbg !6576
  br label %bb23, !dbg !6568
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17hb5eaa98f50b026bdE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6577 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6581, metadata !DIExpression()), !dbg !6588
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6582, metadata !DIExpression()), !dbg !6589
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6583, metadata !DIExpression()), !dbg !6590
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6591
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6584, metadata !DIExpression()), !dbg !6592
  %_16 = load ptr, ptr %self, align 8, !dbg !6593, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_9, ptr align 8 %page, i64 8, i1 false), !dbg !6594
  %3 = load i64, ptr %_9, align 8, !dbg !6594
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E"(i64 %3) #8, !dbg !6594
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_16, i16 %_8, ptr align 8 @alloc9764) #8, !dbg !6593
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6595
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6586, metadata !DIExpression()), !dbg !6596
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_6) #8, !dbg !6597
  br i1 %_10, label %bb4, label %bb5, !dbg !6597

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_6, i64 %flags) #8, !dbg !6598
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h683d6e02fa1de6d3E() #8, !dbg !6599
  store i8 2, ptr %1, align 1, !dbg !6600
  br label %bb8, !dbg !6601

bb4:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !6602
  br label %bb8, !dbg !6601

bb8:                                              ; preds = %bb5, %bb4
  %4 = load i8, ptr %1, align 1, !dbg !6601, !range !5854, !noundef !21
  ret i8 %4, !dbg !6601
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17hceab7065bf606cfcE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6603 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_14 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_10 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6605, metadata !DIExpression()), !dbg !6614
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6606, metadata !DIExpression()), !dbg !6615
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6607, metadata !DIExpression()), !dbg !6616
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6617
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6608, metadata !DIExpression()), !dbg !6618
  %_27 = load ptr, ptr %self, align 8, !dbg !6619, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_10, ptr align 8 %page, i64 8, i1 false), !dbg !6620
  %3 = load i64, ptr %_10, align 8, !dbg !6620
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E"(i64 %3) #8, !dbg !6620
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_27, i16 %_9, ptr align 8 @alloc9766) #8, !dbg !6619
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_7) #8, !dbg !6619
  br i1 %_5, label %bb4, label %bb5, !dbg !6619

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_14, ptr align 8 %page, i64 8, i1 false), !dbg !6621
  %4 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6622
  %_15 = load i16, ptr %4, align 8, !dbg !6622, !noundef !21
  %5 = load i64, ptr %_14, align 8, !dbg !6623
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_13 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdf98a7c23ade8f6fE(i64 %5, i16 %_15) #8, !dbg !6623
  store ptr %_13, ptr %p3.dbg.spill, align 8, !dbg !6624
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6610, metadata !DIExpression()), !dbg !6625
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %page, i64 8, i1 false), !dbg !6626
  %6 = load i64, ptr %_20, align 8, !dbg !6626
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_19 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17he30485ee4bde96d2E"(i64 %6) #8, !dbg !6626
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_17 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_13, i16 %_19, ptr align 8 @alloc9768) #8, !dbg !6627
  store ptr %_17, ptr %p3_entry.dbg.spill, align 8, !dbg !6628
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6612, metadata !DIExpression()), !dbg !6629
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_17) #8, !dbg !6630
  br i1 %_21, label %bb10, label %bb11, !dbg !6630

bb4:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !6631
  br label %bb14, !dbg !6632

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %7 = load i8, ptr %1, align 1, !dbg !6634, !range !5854, !noundef !21
  ret i8 %7, !dbg !6634

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_17, i64 %flags) #8, !dbg !6635
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h683d6e02fa1de6d3E() #8, !dbg !6636
  store i8 2, ptr %1, align 1, !dbg !6637
  br label %bb14, !dbg !6634

bb10:                                             ; preds = %bb5
  store i8 0, ptr %1, align 1, !dbg !6638
  br label %bb14, !dbg !6632
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h90664a114b75eb82E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6639 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6641, metadata !DIExpression()), !dbg !6644
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6642, metadata !DIExpression()), !dbg !6645
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6643, metadata !DIExpression()), !dbg !6646
  ret i8 1, !dbg !6647
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17h50d1a0e32a8462eaE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6648 {
start:
  %p2.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_38 = alloca ptr, align 8
  %_35 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_34 = alloca { i64, i64 }, align 8
  %_31 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2_entry = alloca ptr, align 8
  %_25 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_22 = alloca { i64, i64 }, align 8
  %_19 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_13 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_10 = alloca { i64, i64 }, align 8
  %_9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6652, metadata !DIExpression()), !dbg !6664
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6653, metadata !DIExpression()), !dbg !6665
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6662, metadata !DIExpression()), !dbg !6666
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6667
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6654, metadata !DIExpression()), !dbg !6668
  %_40 = load ptr, ptr %self, align 8, !dbg !6669, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_9, ptr align 8 %page, i64 8, i1 false), !dbg !6670
  %3 = load i64, ptr %_9, align 8, !dbg !6670
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E"(i64 %3) #8, !dbg !6670
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_40, i16 %_8, ptr align 8 @alloc9770) #8, !dbg !6669
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_6) #8, !dbg !6669
  br i1 %_4, label %bb4, label %bb5, !dbg !6669

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %page, i64 8, i1 false), !dbg !6671
  %4 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6672
  %_14 = load i16, ptr %4, align 8, !dbg !6672, !noundef !21
  %5 = load i64, ptr %_13, align 8, !dbg !6673
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdf98a7c23ade8f6fE(i64 %5, i16 %_14) #8, !dbg !6673
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6674
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6656, metadata !DIExpression()), !dbg !6675
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_19, ptr align 8 %page, i64 8, i1 false), !dbg !6676
  %6 = load i64, ptr %_19, align 8, !dbg !6676
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17he30485ee4bde96d2E"(i64 %6) #8, !dbg !6676
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc9772) #8, !dbg !6677
  store ptr %_16, ptr %p3_entry.dbg.spill, align 8, !dbg !6678
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6658, metadata !DIExpression()), !dbg !6679
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_20 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_16) #8, !dbg !6680
  br i1 %_20, label %bb10, label %bb11, !dbg !6680

bb4:                                              ; preds = %start
  store i64 0, ptr %_10, align 8, !dbg !6681
  %7 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 0, !dbg !6682
  %8 = load i64, ptr %7, align 8, !dbg !6682, !range !933, !noundef !21
  %9 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !6682
  %10 = load i64, ptr %9, align 8, !dbg !6682
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6682
  store i64 %8, ptr %11, align 8, !dbg !6682
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6682
  store i64 %10, ptr %12, align 8, !dbg !6682
  br label %bb20, !dbg !6683

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6685

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %page, i64 8, i1 false), !dbg !6686
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6687
  %_26 = load i16, ptr %13, align 8, !dbg !6687, !noundef !21
  %14 = load i64, ptr %_25, align 8, !dbg !6688
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_24 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hfea29934746fa88cE(i64 %14, i16 %_26) #8, !dbg !6688
  store ptr %_24, ptr %p2.dbg.spill, align 8, !dbg !6689
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6660, metadata !DIExpression()), !dbg !6690
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_31, ptr align 8 %page, i64 8, i1 false), !dbg !6691
  %15 = load i64, ptr %_31, align 8, !dbg !6691
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_30 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h13472b781a410b3eE"(i64 %15) #8, !dbg !6691
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_28 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_24, i16 %_30, ptr align 8 @alloc9774) #8, !dbg !6692
  store ptr %_28, ptr %p2_entry, align 8, !dbg !6693
  %_33 = load ptr, ptr %p2_entry, align 8, !dbg !6694, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_33) #8, !dbg !6694
  br i1 %_32, label %bb16, label %bb17, !dbg !6694

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_22, align 8, !dbg !6695
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !6696
  %17 = load i64, ptr %16, align 8, !dbg !6696, !range !933, !noundef !21
  %18 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !6696
  %19 = load i64, ptr %18, align 8, !dbg !6696
  %20 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6696
  store i64 %17, ptr %20, align 8, !dbg !6696
  %21 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6696
  store i64 %19, ptr %21, align 8, !dbg !6696
  br label %bb20, !dbg !6697

bb17:                                             ; preds = %bb11
  %_37 = load ptr, ptr %p2_entry, align 8, !dbg !6699, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_36 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_37) #8, !dbg !6699
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h27d9cdb0e486b293E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_35, i64 %_36) #8, !dbg !6700
  store ptr %p2_entry, ptr %_38, align 8, !dbg !6701
  %22 = load ptr, ptr %_38, align 8, !dbg !6700, !nonnull !21, !align !1077, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hde2d6f08f2da3616E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %_35, ptr align 8 %22) #8, !dbg !6700
  br label %bb20, !dbg !6700

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_34, align 8, !dbg !6702
  %23 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 0, !dbg !6703
  %24 = load i64, ptr %23, align 8, !dbg !6703, !range !933, !noundef !21
  %25 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 1, !dbg !6703
  %26 = load i64, ptr %25, align 8, !dbg !6703
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6703
  store i64 %24, ptr %27, align 8, !dbg !6703
  %28 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6703
  store i64 %26, ptr %28, align 8, !dbg !6703
  br label %bb20, !dbg !6697
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3f9a512857d38cfcE"(ptr align 8 %0) unnamed_addr #0 !dbg !6704 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6708, metadata !DIExpression(DW_OP_deref)), !dbg !6710
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6709, metadata !DIExpression()), !dbg !6711
  %_5 = load ptr, ptr %_1, align 8, !dbg !6712, !nonnull !21, !align !1077, !noundef !21
  %_6 = load ptr, ptr %_5, align 8, !dbg !6712, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_6) #8, !dbg !6712
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6713
  store i64 %_3, ptr %2, align 8, !dbg !6713
  store i64 2, ptr %1, align 8, !dbg !6713
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6714
  %4 = load i64, ptr %3, align 8, !dbg !6714, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6714
  %6 = load i64, ptr %5, align 8, !dbg !6714
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6714
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6714
  ret { i64, i64 } %8, !dbg !6714
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h6aab2d353066c0f7E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6715 {
start:
  %2 = alloca i64, align 8
  %residual.dbg.spill12 = alloca { i64, i64 }, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %residual.dbg.spill9 = alloca { i64, i64 }, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %residual.dbg.spill6 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_81 = alloca %"structures::paging::page::Page", align 8
  %_80 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_79 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_78 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %val3 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_69 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_68 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_67 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_65 = alloca %"structures::paging::page::Page", align 8
  %_59 = alloca %"structures::paging::page::Page", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_49 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_48 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_47 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %_46 = alloca %"structures::paging::page::Page", align 8
  %_40 = alloca %"structures::paging::page::Page", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_30 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_29 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_28 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %_27 = alloca %"structures::paging::page::Page", align 8
  %_21 = alloca %"structures::paging::page::Page", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_9 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %_8 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6719, metadata !DIExpression()), !dbg !6755
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6720, metadata !DIExpression()), !dbg !6756
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6727, metadata !DIExpression()), !dbg !6757
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6735, metadata !DIExpression()), !dbg !6758
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6743, metadata !DIExpression()), !dbg !6759
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6749, metadata !DIExpression()), !dbg !6760
  call void @llvm.dbg.declare(metadata ptr %val3, metadata !6753, metadata !DIExpression()), !dbg !6761
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6762
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6721, metadata !DIExpression()), !dbg !6763
  %_82 = load ptr, ptr %self, align 8, !dbg !6764, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_8, ptr align 8 %page, i64 8, i1 false), !dbg !6765
  %4 = load i64, ptr %_8, align 8, !dbg !6765
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %4) #8, !dbg !6765
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_82, i16 %_7, ptr align 8 @alloc9776) #8, !dbg !6764
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6766
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6723, metadata !DIExpression()), !dbg !6767
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_11, ptr align 8 %_5) #8, !dbg !6768
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he05a79a388c45080E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_10, ptr %_11) #8, !dbg !6768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_9, ptr %_10) #8, !dbg !6768
  %5 = load i64, ptr %_9, align 8, !dbg !6768, !range !3999, !noundef !21
  %6 = icmp eq i64 %5, 3, !dbg !6768
  %_14 = select i1 %6, i64 0, i64 1, !dbg !6768
  %7 = icmp eq i64 %_14, 0, !dbg !6768
  br i1 %7, label %bb6, label %bb8, !dbg !6768

bb6:                                              ; preds = %start
  %8 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_9, i32 0, i32 1, !dbg !6768
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %8, i64 8, i1 false), !dbg !6768
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %page, i64 8, i1 false), !dbg !6769
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6770
  %_22 = load i16, ptr %9, align 8, !dbg !6770, !noundef !21
  %10 = load i64, ptr %_21, align 8, !dbg !6771
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_20 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h3a0352f1c1d2caddE(i64 %10, i16 %_22) #8, !dbg !6771
  store ptr %_20, ptr %p3.dbg.spill, align 8, !dbg !6772
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6729, metadata !DIExpression()), !dbg !6773
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_27, ptr align 8 %page, i64 8, i1 false), !dbg !6774
  %11 = load i64, ptr %_27, align 8, !dbg !6774
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_26 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E"(i64 %11) #8, !dbg !6774
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_24 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_20, i16 %_26, ptr align 8 @alloc9780) #8, !dbg !6775
  store ptr %_24, ptr %p3_entry.dbg.spill, align 8, !dbg !6776
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6731, metadata !DIExpression()), !dbg !6777
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_30, ptr align 8 %_24) #8, !dbg !6778
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1c1395da61d60463E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_29, ptr %_30) #8, !dbg !6778
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_28, ptr %_29) #8, !dbg !6778
  %12 = load i64, ptr %_28, align 8, !dbg !6778, !range !3999, !noundef !21
  %13 = icmp eq i64 %12, 3, !dbg !6778
  %_33 = select i1 %13, i64 0, i64 1, !dbg !6778
  %14 = icmp eq i64 %_33, 0, !dbg !6778
  br i1 %14, label %bb15, label %bb17, !dbg !6778

bb8:                                              ; preds = %start
  %15 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6779
  %residual.0 = load i64, ptr %15, align 8, !dbg !6779, !range !933, !noundef !21
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6779
  %residual.1 = load i64, ptr %16, align 8, !dbg !6779
  %17 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6779
  store i64 %residual.0, ptr %17, align 8, !dbg !6779
  %18 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6779
  store i64 %residual.1, ptr %18, align 8, !dbg !6779
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6725, metadata !DIExpression()), !dbg !6780
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h421cb2bfec1f61cdE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc9778) #8, !dbg !6781
  br label %bb38, !dbg !6781

bb7:                                              ; No predecessors!
  unreachable, !dbg !6768

bb38:                                             ; preds = %bb33, %bb35, %bb26, %bb17, %bb8
  ret void, !dbg !6782

bb15:                                             ; preds = %bb6
  %19 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_28, i32 0, i32 1, !dbg !6778
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %19, i64 8, i1 false), !dbg !6778
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_40, ptr align 8 %page, i64 8, i1 false), !dbg !6783
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6784
  %_41 = load i16, ptr %20, align 8, !dbg !6784, !noundef !21
  %21 = load i64, ptr %_40, align 8, !dbg !6785
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_39 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17ha788b591c0babe75E(i64 %21, i16 %_41) #8, !dbg !6785
  store ptr %_39, ptr %p2.dbg.spill, align 8, !dbg !6786
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6737, metadata !DIExpression()), !dbg !6787
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_46, ptr align 8 %page, i64 8, i1 false), !dbg !6788
  %22 = load i64, ptr %_46, align 8, !dbg !6788
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_45 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9a45c77e2ea5f235E"(i64 %22) #8, !dbg !6788
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_43 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_39, i16 %_45, ptr align 8 @alloc9784) #8, !dbg !6789
  store ptr %_43, ptr %p2_entry.dbg.spill, align 8, !dbg !6790
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6739, metadata !DIExpression()), !dbg !6791
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_49, ptr align 8 %_43) #8, !dbg !6792
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc863d65e0eeb1f74E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_48, ptr %_49) #8, !dbg !6792
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_47, ptr %_48) #8, !dbg !6792
  %23 = load i64, ptr %_47, align 8, !dbg !6792, !range !3999, !noundef !21
  %24 = icmp eq i64 %23, 3, !dbg !6792
  %_52 = select i1 %24, i64 0, i64 1, !dbg !6792
  %25 = icmp eq i64 %_52, 0, !dbg !6792
  br i1 %25, label %bb24, label %bb26, !dbg !6792

bb17:                                             ; preds = %bb6
  %26 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !6793
  %residual.04 = load i64, ptr %26, align 8, !dbg !6793, !range !933, !noundef !21
  %27 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !6793
  %residual.15 = load i64, ptr %27, align 8, !dbg !6793
  %28 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill6, i32 0, i32 0, !dbg !6793
  store i64 %residual.04, ptr %28, align 8, !dbg !6793
  %29 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill6, i32 0, i32 1, !dbg !6793
  store i64 %residual.15, ptr %29, align 8, !dbg !6793
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill6, metadata !6733, metadata !DIExpression()), !dbg !6794
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h421cb2bfec1f61cdE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.04, i64 %residual.15, ptr align 8 @alloc9782) #8, !dbg !6795
  br label %bb38, !dbg !6795

bb16:                                             ; No predecessors!
  unreachable, !dbg !6778

bb24:                                             ; preds = %bb15
  %30 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_47, i32 0, i32 1, !dbg !6792
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %30, i64 8, i1 false), !dbg !6792
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_59, ptr align 8 %page, i64 8, i1 false), !dbg !6796
  %31 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6797
  %_60 = load i16, ptr %31, align 8, !dbg !6797, !noundef !21
  %32 = load i64, ptr %_59, align 8, !dbg !6798
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_58 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h823c9f8b18153f35E(i64 %32, i16 %_60) #8, !dbg !6798
  store ptr %_58, ptr %p1.dbg.spill, align 8, !dbg !6799
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6745, metadata !DIExpression()), !dbg !6800
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_65, ptr align 8 %page, i64 8, i1 false), !dbg !6801
  %33 = load i64, ptr %_65, align 8, !dbg !6801
; call x86_64::structures::paging::page::Page::p1_index
  %_64 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h4f695972f03d7bc5E(i64 %33) #8, !dbg !6801
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_62 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_58, i16 %_64, ptr align 8 @alloc9788) #8, !dbg !6802
  store ptr %_62, ptr %p1_entry.dbg.spill, align 8, !dbg !6803
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !6747, metadata !DIExpression()), !dbg !6804
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_69, ptr align 8 %_62) #8, !dbg !6805
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hab48d348214021a4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_68, ptr %_69) #8, !dbg !6805
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_67, ptr %_68) #8, !dbg !6805
  %34 = load i64, ptr %_67, align 8, !dbg !6805, !range !3999, !noundef !21
  %35 = icmp eq i64 %34, 3, !dbg !6805
  %_72 = select i1 %35, i64 0, i64 1, !dbg !6805
  %36 = icmp eq i64 %_72, 0, !dbg !6805
  br i1 %36, label %bb33, label %bb35, !dbg !6805

bb26:                                             ; preds = %bb15
  %37 = getelementptr inbounds { i64, i64 }, ptr %_47, i32 0, i32 0, !dbg !6806
  %residual.07 = load i64, ptr %37, align 8, !dbg !6806, !range !933, !noundef !21
  %38 = getelementptr inbounds { i64, i64 }, ptr %_47, i32 0, i32 1, !dbg !6806
  %residual.18 = load i64, ptr %38, align 8, !dbg !6806
  %39 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill9, i32 0, i32 0, !dbg !6806
  store i64 %residual.07, ptr %39, align 8, !dbg !6806
  %40 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill9, i32 0, i32 1, !dbg !6806
  store i64 %residual.18, ptr %40, align 8, !dbg !6806
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !6741, metadata !DIExpression()), !dbg !6807
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h421cb2bfec1f61cdE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.07, i64 %residual.18, ptr align 8 @alloc9786) #8, !dbg !6808
  br label %bb38, !dbg !6808

bb25:                                             ; No predecessors!
  unreachable, !dbg !6792

bb33:                                             ; preds = %bb24
  %41 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_67, i32 0, i32 1, !dbg !6805
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val3, ptr align 8 %41, i64 8, i1 false), !dbg !6805
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %val3, i64 8, i1 false), !dbg !6761
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17he08bd6c66ac32b44E(ptr align 8 %_62) #8, !dbg !6809
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_79, ptr align 8 %frame, i64 8, i1 false), !dbg !6810
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_81, ptr align 8 %page, i64 8, i1 false), !dbg !6811
  %42 = load i64, ptr %_81, align 8, !dbg !6812
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %43 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h9add543a14b641b9E"(i64 %42) #8, !dbg !6812
  store i64 %43, ptr %2, align 8, !dbg !6812
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_80, ptr align 8 %2, i64 8, i1 false), !dbg !6812
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_78, ptr align 8 %_79, i64 8, i1 false), !dbg !6813
  %44 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_78, i32 0, i32 1, !dbg !6813
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_80, i64 8, i1 false), !dbg !6813
  %45 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6814
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_78, i64 16, i1 false), !dbg !6814
  store i64 0, ptr %0, align 8, !dbg !6814
  br label %bb38, !dbg !6782

bb35:                                             ; preds = %bb24
  %46 = getelementptr inbounds { i64, i64 }, ptr %_67, i32 0, i32 0, !dbg !6815
  %residual.010 = load i64, ptr %46, align 8, !dbg !6815, !range !933, !noundef !21
  %47 = getelementptr inbounds { i64, i64 }, ptr %_67, i32 0, i32 1, !dbg !6815
  %residual.111 = load i64, ptr %47, align 8, !dbg !6815
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill12, i32 0, i32 0, !dbg !6815
  store i64 %residual.010, ptr %48, align 8, !dbg !6815
  %49 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill12, i32 0, i32 1, !dbg !6815
  store i64 %residual.111, ptr %49, align 8, !dbg !6815
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill12, metadata !6751, metadata !DIExpression()), !dbg !6816
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h421cb2bfec1f61cdE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.010, i64 %residual.111, ptr align 8 @alloc9790) #8, !dbg !6817
  br label %bb38, !dbg !6817

bb34:                                             ; No predecessors!
  unreachable, !dbg !6805
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h5268863ac67a9f94E"(i1 zeroext %0) unnamed_addr #0 !dbg !6818 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6823, metadata !DIExpression()), !dbg !6824
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6822, metadata !DIExpression()), !dbg !6825
  %3 = load i8, ptr %err, align 1, !dbg !6826, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6826
  %_3 = zext i1 %4 to i64, !dbg !6826
  %5 = icmp eq i64 %_3, 0, !dbg !6827
  br i1 %5, label %bb3, label %bb1, !dbg !6827

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6828
  br label %bb4, !dbg !6828

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6829
  br label %bb4, !dbg !6829

bb2:                                              ; No predecessors!
  unreachable, !dbg !6826

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6830
  %7 = load i64, ptr %6, align 8, !dbg !6830, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6830
  %9 = load i64, ptr %8, align 8, !dbg !6830
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6830
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6830
  ret { i64, i64 } %11, !dbg !6830
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hcf0e95634afaf1e0E"(i1 zeroext %0) unnamed_addr #0 !dbg !6831 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6836, metadata !DIExpression()), !dbg !6837
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6835, metadata !DIExpression()), !dbg !6838
  %3 = load i8, ptr %err, align 1, !dbg !6839, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6839
  %_3 = zext i1 %4 to i64, !dbg !6839
  %5 = icmp eq i64 %_3, 0, !dbg !6840
  br i1 %5, label %bb3, label %bb1, !dbg !6840

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6841
  br label %bb4, !dbg !6841

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6842
  br label %bb4, !dbg !6842

bb2:                                              ; No predecessors!
  unreachable, !dbg !6839

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6843
  %7 = load i64, ptr %6, align 8, !dbg !6843, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6843
  %9 = load i64, ptr %8, align 8, !dbg !6843
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6843
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6843
  ret { i64, i64 } %11, !dbg !6843
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17ha1dfe6aa3e99c6baE"(i1 zeroext %0) unnamed_addr #0 !dbg !6844 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6849, metadata !DIExpression()), !dbg !6850
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6848, metadata !DIExpression()), !dbg !6851
  %3 = load i8, ptr %err, align 1, !dbg !6852, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6852
  %_3 = zext i1 %4 to i64, !dbg !6852
  %5 = icmp eq i64 %_3, 0, !dbg !6853
  br i1 %5, label %bb3, label %bb1, !dbg !6853

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6854
  br label %bb4, !dbg !6854

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6855
  br label %bb4, !dbg !6855

bb2:                                              ; No predecessors!
  unreachable, !dbg !6852

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6856
  %7 = load i64, ptr %6, align 8, !dbg !6856, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6856
  %9 = load i64, ptr %8, align 8, !dbg !6856
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6856
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6856
  ret { i64, i64 } %11, !dbg !6856
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h55620c7fdec5093dE"(i1 zeroext %0) unnamed_addr #0 !dbg !6857 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6862, metadata !DIExpression()), !dbg !6863
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6861, metadata !DIExpression()), !dbg !6864
  %3 = load i8, ptr %err, align 1, !dbg !6865, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !6865
  %_3 = zext i1 %4 to i64, !dbg !6865
  %5 = icmp eq i64 %_3, 0, !dbg !6866
  br i1 %5, label %bb3, label %bb1, !dbg !6866

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6867
  br label %bb4, !dbg !6867

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6868
  br label %bb4, !dbg !6868

bb2:                                              ; No predecessors!
  unreachable, !dbg !6865

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6869
  %7 = load i64, ptr %6, align 8, !dbg !6869, !range !933, !noundef !21
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6869
  %9 = load i64, ptr %8, align 8, !dbg !6869
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6869
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6869
  ret { i64, i64 } %11, !dbg !6869
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17hc20f994e9f5ff3f0E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6870 {
start:
  %2 = alloca i64, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_56 = alloca %"structures::paging::page::Page", align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_53 = alloca %"structures::paging::page::Page", align 8
  %_46 = alloca %"structures::paging::page::Page", align 8
  %_39 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca %"structures::paging::page::Page", align 8
  %_27 = alloca %"structures::paging::page::Page", align 8
  %_22 = alloca %"structures::paging::page::Page", align 8
  %_15 = alloca %"structures::paging::page::Page", align 8
  %_10 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6889, metadata !DIExpression()), !dbg !6900
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6890, metadata !DIExpression()), !dbg !6901
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6891, metadata !DIExpression()), !dbg !6902
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6903
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6892, metadata !DIExpression()), !dbg !6904
  %_57 = load ptr, ptr %self, align 8, !dbg !6905, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_10, ptr align 8 %page, i64 8, i1 false), !dbg !6906
  %4 = load i64, ptr %_10, align 8, !dbg !6906
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %4) #8, !dbg !6906
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_57, i16 %_9, ptr align 8 @alloc9792) #8, !dbg !6905
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_7) #8, !dbg !6905
  br i1 %_5, label %bb4, label %bb5, !dbg !6905

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_15, ptr align 8 %page, i64 8, i1 false), !dbg !6907
  %5 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6908
  %_16 = load i16, ptr %5, align 8, !dbg !6908, !noundef !21
  %6 = load i64, ptr %_15, align 8, !dbg !6909
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_14 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h3a0352f1c1d2caddE(i64 %6, i16 %_16) #8, !dbg !6909
  store ptr %_14, ptr %p3.dbg.spill, align 8, !dbg !6910
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6894, metadata !DIExpression()), !dbg !6911
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_22, ptr align 8 %page, i64 8, i1 false), !dbg !6912
  %7 = load i64, ptr %_22, align 8, !dbg !6912
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_21 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E"(i64 %7) #8, !dbg !6912
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_14, i16 %_21, ptr align 8 @alloc9794) #8, !dbg !6913
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_19) #8, !dbg !6913
  br i1 %_17, label %bb10, label %bb11, !dbg !6913

bb4:                                              ; preds = %start
  %8 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6914
  store i8 0, ptr %8, align 1, !dbg !6914
  store i8 1, ptr %0, align 8, !dbg !6914
  br label %bb28, !dbg !6915

bb28:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !6917

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_27, ptr align 8 %page, i64 8, i1 false), !dbg !6918
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6919
  %_28 = load i16, ptr %9, align 8, !dbg !6919, !noundef !21
  %10 = load i64, ptr %_27, align 8, !dbg !6920
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_26 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17ha788b591c0babe75E(i64 %10, i16 %_28) #8, !dbg !6920
  store ptr %_26, ptr %p2.dbg.spill, align 8, !dbg !6921
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6896, metadata !DIExpression()), !dbg !6922
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %page, i64 8, i1 false), !dbg !6923
  %11 = load i64, ptr %_34, align 8, !dbg !6923
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_33 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9a45c77e2ea5f235E"(i64 %11) #8, !dbg !6923
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_31 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_26, i16 %_33, ptr align 8 @alloc9796) #8, !dbg !6924
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_29 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_31) #8, !dbg !6924
  br i1 %_29, label %bb16, label %bb17, !dbg !6924

bb10:                                             ; preds = %bb5
  %12 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6925
  store i8 0, ptr %12, align 1, !dbg !6925
  store i8 1, ptr %0, align 8, !dbg !6925
  br label %bb28, !dbg !6926

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_39, ptr align 8 %page, i64 8, i1 false), !dbg !6928
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6929
  %_40 = load i16, ptr %13, align 8, !dbg !6929, !noundef !21
  %14 = load i64, ptr %_39, align 8, !dbg !6930
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_38 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h823c9f8b18153f35E(i64 %14, i16 %_40) #8, !dbg !6930
  store ptr %_38, ptr %p1.dbg.spill, align 8, !dbg !6931
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6898, metadata !DIExpression()), !dbg !6932
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_46, ptr align 8 %page, i64 8, i1 false), !dbg !6933
  %15 = load i64, ptr %_46, align 8, !dbg !6933
; call x86_64::structures::paging::page::Page::p1_index
  %_45 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h4f695972f03d7bc5E(i64 %15) #8, !dbg !6933
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_43 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_38, i16 %_45, ptr align 8 @alloc9798) #8, !dbg !6934
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_41 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_43) #8, !dbg !6934
  br i1 %_41, label %bb22, label %bb23, !dbg !6934

bb16:                                             ; preds = %bb11
  %16 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6935
  store i8 0, ptr %16, align 1, !dbg !6935
  store i8 1, ptr %0, align 8, !dbg !6935
  br label %bb28, !dbg !6936

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_53, ptr align 8 %page, i64 8, i1 false), !dbg !6938
  %17 = load i64, ptr %_53, align 8, !dbg !6938
; call x86_64::structures::paging::page::Page::p1_index
  %_52 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h4f695972f03d7bc5E(i64 %17) #8, !dbg !6938
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_50 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_38, i16 %_52, ptr align 8 @alloc9800) #8, !dbg !6939
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_50, i64 %flags) #8, !dbg !6939
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %page, i64 8, i1 false), !dbg !6940
  %18 = load i64, ptr %_56, align 8, !dbg !6941
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %19 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h9add543a14b641b9E"(i64 %18) #8, !dbg !6941
  store i64 %19, ptr %2, align 8, !dbg !6941
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6941
  %20 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6942
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %20, ptr align 8 %_55, i64 8, i1 false), !dbg !6942
  store i8 0, ptr %0, align 8, !dbg !6942
  br label %bb28, !dbg !6917

bb22:                                             ; preds = %bb17
  %21 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6943
  store i8 0, ptr %21, align 1, !dbg !6943
  store i8 1, ptr %0, align 8, !dbg !6943
  br label %bb28, !dbg !6936
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17ha668979e497bcc5cE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6944 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca %"structures::paging::page::Page", align 8
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6948, metadata !DIExpression()), !dbg !6955
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6949, metadata !DIExpression()), !dbg !6956
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6950, metadata !DIExpression()), !dbg !6957
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6958
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6951, metadata !DIExpression()), !dbg !6959
  %_16 = load ptr, ptr %self, align 8, !dbg !6960, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_9, ptr align 8 %page, i64 8, i1 false), !dbg !6961
  %3 = load i64, ptr %_9, align 8, !dbg !6961
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %3) #8, !dbg !6961
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_16, i16 %_8, ptr align 8 @alloc9802) #8, !dbg !6960
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6962
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6953, metadata !DIExpression()), !dbg !6963
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_6) #8, !dbg !6964
  br i1 %_10, label %bb4, label %bb5, !dbg !6964

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_6, i64 %flags) #8, !dbg !6965
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h683d6e02fa1de6d3E() #8, !dbg !6966
  store i8 2, ptr %1, align 1, !dbg !6967
  br label %bb8, !dbg !6968

bb4:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !6969
  br label %bb8, !dbg !6968

bb8:                                              ; preds = %bb5, %bb4
  %4 = load i8, ptr %1, align 1, !dbg !6968, !range !5854, !noundef !21
  ret i8 %4, !dbg !6968
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h4d61a8ae3f262766E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6970 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca %"structures::paging::page::Page", align 8
  %_14 = alloca %"structures::paging::page::Page", align 8
  %_10 = alloca %"structures::paging::page::Page", align 8
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6972, metadata !DIExpression()), !dbg !6981
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6973, metadata !DIExpression()), !dbg !6982
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6974, metadata !DIExpression()), !dbg !6983
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6984
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6975, metadata !DIExpression()), !dbg !6985
  %_27 = load ptr, ptr %self, align 8, !dbg !6986, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_10, ptr align 8 %page, i64 8, i1 false), !dbg !6987
  %3 = load i64, ptr %_10, align 8, !dbg !6987
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %3) #8, !dbg !6987
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_27, i16 %_9, ptr align 8 @alloc9804) #8, !dbg !6986
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_7) #8, !dbg !6986
  br i1 %_5, label %bb4, label %bb5, !dbg !6986

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_14, ptr align 8 %page, i64 8, i1 false), !dbg !6988
  %4 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6989
  %_15 = load i16, ptr %4, align 8, !dbg !6989, !noundef !21
  %5 = load i64, ptr %_14, align 8, !dbg !6990
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_13 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h3a0352f1c1d2caddE(i64 %5, i16 %_15) #8, !dbg !6990
  store ptr %_13, ptr %p3.dbg.spill, align 8, !dbg !6991
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6977, metadata !DIExpression()), !dbg !6992
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %page, i64 8, i1 false), !dbg !6993
  %6 = load i64, ptr %_20, align 8, !dbg !6993
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_19 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E"(i64 %6) #8, !dbg !6993
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_17 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_13, i16 %_19, ptr align 8 @alloc9806) #8, !dbg !6994
  store ptr %_17, ptr %p3_entry.dbg.spill, align 8, !dbg !6995
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6979, metadata !DIExpression()), !dbg !6996
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_17) #8, !dbg !6997
  br i1 %_21, label %bb10, label %bb11, !dbg !6997

bb4:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !6998
  br label %bb14, !dbg !6999

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %7 = load i8, ptr %1, align 1, !dbg !7001, !range !5854, !noundef !21
  ret i8 %7, !dbg !7001

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_17, i64 %flags) #8, !dbg !7002
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h683d6e02fa1de6d3E() #8, !dbg !7003
  store i8 2, ptr %1, align 1, !dbg !7004
  br label %bb14, !dbg !7001

bb10:                                             ; preds = %bb5
  store i8 0, ptr %1, align 1, !dbg !7005
  br label %bb14, !dbg !6999
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h20c0fb16e6b3e52bE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !7006 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_31 = alloca %"structures::paging::page::Page", align 8
  %_25 = alloca %"structures::paging::page::Page", align 8
  %_21 = alloca %"structures::paging::page::Page", align 8
  %_14 = alloca %"structures::paging::page::Page", align 8
  %_10 = alloca %"structures::paging::page::Page", align 8
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7008, metadata !DIExpression()), !dbg !7019
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7009, metadata !DIExpression()), !dbg !7020
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7010, metadata !DIExpression()), !dbg !7021
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7022
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7011, metadata !DIExpression()), !dbg !7023
  %_38 = load ptr, ptr %self, align 8, !dbg !7024, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_10, ptr align 8 %page, i64 8, i1 false), !dbg !7025
  %3 = load i64, ptr %_10, align 8, !dbg !7025
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %3) #8, !dbg !7025
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_38, i16 %_9, ptr align 8 @alloc9808) #8, !dbg !7024
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_7) #8, !dbg !7024
  br i1 %_5, label %bb4, label %bb5, !dbg !7024

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_14, ptr align 8 %page, i64 8, i1 false), !dbg !7026
  %4 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7027
  %_15 = load i16, ptr %4, align 8, !dbg !7027, !noundef !21
  %5 = load i64, ptr %_14, align 8, !dbg !7028
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_13 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h3a0352f1c1d2caddE(i64 %5, i16 %_15) #8, !dbg !7028
  store ptr %_13, ptr %p3.dbg.spill, align 8, !dbg !7029
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7013, metadata !DIExpression()), !dbg !7030
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %page, i64 8, i1 false), !dbg !7031
  %6 = load i64, ptr %_21, align 8, !dbg !7031
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E"(i64 %6) #8, !dbg !7031
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_13, i16 %_20, ptr align 8 @alloc9810) #8, !dbg !7032
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_18) #8, !dbg !7032
  br i1 %_16, label %bb10, label %bb11, !dbg !7032

bb4:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7033
  br label %bb20, !dbg !7034

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  %7 = load i8, ptr %1, align 1, !dbg !7036, !range !5854, !noundef !21
  ret i8 %7, !dbg !7036

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %page, i64 8, i1 false), !dbg !7037
  %8 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7038
  %_26 = load i16, ptr %8, align 8, !dbg !7038, !noundef !21
  %9 = load i64, ptr %_25, align 8, !dbg !7039
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_24 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17ha788b591c0babe75E(i64 %9, i16 %_26) #8, !dbg !7039
  store ptr %_24, ptr %p2.dbg.spill, align 8, !dbg !7040
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7015, metadata !DIExpression()), !dbg !7041
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_31, ptr align 8 %page, i64 8, i1 false), !dbg !7042
  %10 = load i64, ptr %_31, align 8, !dbg !7042
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_30 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9a45c77e2ea5f235E"(i64 %10) #8, !dbg !7042
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_28 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %_24, i16 %_30, ptr align 8 @alloc9812) #8, !dbg !7043
  store ptr %_28, ptr %p2_entry.dbg.spill, align 8, !dbg !7044
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7017, metadata !DIExpression()), !dbg !7045
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_28) #8, !dbg !7046
  br i1 %_32, label %bb16, label %bb17, !dbg !7046

bb10:                                             ; preds = %bb5
  store i8 0, ptr %1, align 1, !dbg !7047
  br label %bb20, !dbg !7048

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %_28, i64 %flags) #8, !dbg !7050
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h683d6e02fa1de6d3E() #8, !dbg !7051
  store i8 2, ptr %1, align 1, !dbg !7052
  br label %bb20, !dbg !7036

bb16:                                             ; preds = %bb11
  store i8 0, ptr %1, align 1, !dbg !7053
  br label %bb20, !dbg !7048
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h3821c0cf4f319c12E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !7054 {
start:
  %p1.dbg.spill = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_50 = alloca ptr, align 8
  %_47 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_46 = alloca { i64, i64 }, align 8
  %_43 = alloca %"structures::paging::page::Page", align 8
  %p1_entry = alloca ptr, align 8
  %_37 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca { i64, i64 }, align 8
  %_31 = alloca %"structures::paging::page::Page", align 8
  %_25 = alloca %"structures::paging::page::Page", align 8
  %_22 = alloca { i64, i64 }, align 8
  %_19 = alloca %"structures::paging::page::Page", align 8
  %_13 = alloca %"structures::paging::page::Page", align 8
  %_10 = alloca { i64, i64 }, align 8
  %_9 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7058, metadata !DIExpression()), !dbg !7074
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7059, metadata !DIExpression()), !dbg !7075
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !7072, metadata !DIExpression()), !dbg !7076
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7077
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7060, metadata !DIExpression()), !dbg !7078
  %_52 = load ptr, ptr %self, align 8, !dbg !7079, !nonnull !21, !align !3870, !noundef !21
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_9, ptr align 8 %page, i64 8, i1 false), !dbg !7080
  %3 = load i64, ptr %_9, align 8, !dbg !7080
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %3) #8, !dbg !7080
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_52, i16 %_8, ptr align 8 @alloc9814) #8, !dbg !7079
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_6) #8, !dbg !7079
  br i1 %_4, label %bb4, label %bb5, !dbg !7079

bb5:                                              ; preds = %start
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %page, i64 8, i1 false), !dbg !7081
  %4 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7082
  %_14 = load i16, ptr %4, align 8, !dbg !7082, !noundef !21
  %5 = load i64, ptr %_13, align 8, !dbg !7083
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h3a0352f1c1d2caddE(i64 %5, i16 %_14) #8, !dbg !7083
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !7084
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7062, metadata !DIExpression()), !dbg !7085
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_19, ptr align 8 %page, i64 8, i1 false), !dbg !7086
  %6 = load i64, ptr %_19, align 8, !dbg !7086
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E"(i64 %6) #8, !dbg !7086
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc9816) #8, !dbg !7087
  store ptr %_16, ptr %p3_entry.dbg.spill, align 8, !dbg !7088
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7064, metadata !DIExpression()), !dbg !7089
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_20 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_16) #8, !dbg !7090
  br i1 %_20, label %bb10, label %bb11, !dbg !7090

bb4:                                              ; preds = %start
  store i64 0, ptr %_10, align 8, !dbg !7091
  %7 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 0, !dbg !7092
  %8 = load i64, ptr %7, align 8, !dbg !7092, !range !933, !noundef !21
  %9 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !7092
  %10 = load i64, ptr %9, align 8, !dbg !7092
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7092
  store i64 %8, ptr %11, align 8, !dbg !7092
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7092
  store i64 %10, ptr %12, align 8, !dbg !7092
  br label %bb26, !dbg !7093

bb26:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !7095

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %page, i64 8, i1 false), !dbg !7096
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7097
  %_26 = load i16, ptr %13, align 8, !dbg !7097, !noundef !21
  %14 = load i64, ptr %_25, align 8, !dbg !7098
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_24 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17ha788b591c0babe75E(i64 %14, i16 %_26) #8, !dbg !7098
  store ptr %_24, ptr %p2.dbg.spill, align 8, !dbg !7099
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7066, metadata !DIExpression()), !dbg !7100
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_31, ptr align 8 %page, i64 8, i1 false), !dbg !7101
  %15 = load i64, ptr %_31, align 8, !dbg !7101
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_30 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9a45c77e2ea5f235E"(i64 %15) #8, !dbg !7101
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_28 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_24, i16 %_30, ptr align 8 @alloc9818) #8, !dbg !7102
  store ptr %_28, ptr %p2_entry.dbg.spill, align 8, !dbg !7103
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7068, metadata !DIExpression()), !dbg !7104
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_28) #8, !dbg !7105
  br i1 %_32, label %bb16, label %bb17, !dbg !7105

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_22, align 8, !dbg !7106
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !7107
  %17 = load i64, ptr %16, align 8, !dbg !7107, !range !933, !noundef !21
  %18 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !7107
  %19 = load i64, ptr %18, align 8, !dbg !7107
  %20 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7107
  store i64 %17, ptr %20, align 8, !dbg !7107
  %21 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7107
  store i64 %19, ptr %21, align 8, !dbg !7107
  br label %bb26, !dbg !7108

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_37, ptr align 8 %page, i64 8, i1 false), !dbg !7110
  %22 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7111
  %_38 = load i16, ptr %22, align 8, !dbg !7111, !noundef !21
  %23 = load i64, ptr %_37, align 8, !dbg !7112
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_36 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h823c9f8b18153f35E(i64 %23, i16 %_38) #8, !dbg !7112
  store ptr %_36, ptr %p1.dbg.spill, align 8, !dbg !7113
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7070, metadata !DIExpression()), !dbg !7114
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_43, ptr align 8 %page, i64 8, i1 false), !dbg !7115
  %24 = load i64, ptr %_43, align 8, !dbg !7115
; call x86_64::structures::paging::page::Page::p1_index
  %_42 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h4f695972f03d7bc5E(i64 %24) #8, !dbg !7115
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_40 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_36, i16 %_42, ptr align 8 @alloc9820) #8, !dbg !7116
  store ptr %_40, ptr %p1_entry, align 8, !dbg !7117
  %_45 = load ptr, ptr %p1_entry, align 8, !dbg !7118, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_44 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_45) #8, !dbg !7118
  br i1 %_44, label %bb22, label %bb23, !dbg !7118

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_34, align 8, !dbg !7119
  %25 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 0, !dbg !7120
  %26 = load i64, ptr %25, align 8, !dbg !7120, !range !933, !noundef !21
  %27 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 1, !dbg !7120
  %28 = load i64, ptr %27, align 8, !dbg !7120
  %29 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7120
  store i64 %26, ptr %29, align 8, !dbg !7120
  %30 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7120
  store i64 %28, ptr %30, align 8, !dbg !7120
  br label %bb26, !dbg !7121

bb23:                                             ; preds = %bb17
  %_49 = load ptr, ptr %p1_entry, align 8, !dbg !7123, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_48 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_49) #8, !dbg !7123
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h2318950fbca2919cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_47, i64 %_48) #8, !dbg !7124
  store ptr %p1_entry, ptr %_50, align 8, !dbg !7125
  %31 = load ptr, ptr %_50, align 8, !dbg !7124, !nonnull !21, !align !1077, !noundef !21
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha04b1b3787f11152E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %_47, ptr align 8 %31) #8, !dbg !7124
  br label %bb26, !dbg !7124

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_46, align 8, !dbg !7126
  %32 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 0, !dbg !7127
  %33 = load i64, ptr %32, align 8, !dbg !7127, !range !933, !noundef !21
  %34 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 1, !dbg !7127
  %35 = load i64, ptr %34, align 8, !dbg !7127
  %36 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7127
  store i64 %33, ptr %36, align 8, !dbg !7127
  %37 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7127
  store i64 %35, ptr %37, align 8, !dbg !7127
  br label %bb26, !dbg !7121
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h822ef85d38679424E"(ptr align 8 %0) unnamed_addr #0 !dbg !7128 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !7132, metadata !DIExpression(DW_OP_deref)), !dbg !7134
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !7133, metadata !DIExpression()), !dbg !7135
  %_5 = load ptr, ptr %_1, align 8, !dbg !7136, !nonnull !21, !align !1077, !noundef !21
  %_6 = load ptr, ptr %_5, align 8, !dbg !7136, !nonnull !21, !align !1077, !noundef !21
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_6) #8, !dbg !7136
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7137
  store i64 %_3, ptr %2, align 8, !dbg !7137
  store i64 2, ptr %1, align 8, !dbg !7137
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !7138
  %4 = load i64, ptr %3, align 8, !dbg !7138, !range !933, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7138
  %6 = load i64, ptr %5, align 8, !dbg !7138
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !7138
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !7138
  ret { i64, i64 } %8, !dbg !7138
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17hecb762ddab4d8eb5E"(ptr sret(%"structures::paging::mapper::TranslateResult") %0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !7139 {
start:
  %flags.dbg.spill12 = alloca i64, align 8
  %offset.dbg.spill10 = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill8 = alloca i64, align 8
  %offset.dbg.spill6 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill4 = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %2 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %3 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_112 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_111 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame3 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_99 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_95 = alloca i64, align 8
  %_84 = alloca %"structures::paging::page::Page", align 8
  %_79 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_78 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_63 = alloca i64, align 8
  %_52 = alloca %"structures::paging::page::Page", align 8
  %_47 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_46 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_31 = alloca i64, align 8
  %_20 = alloca %"structures::paging::page::Page", align 8
  %_15 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7161, metadata !DIExpression()), !dbg !7205
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !7162, metadata !DIExpression()), !dbg !7206
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7163, metadata !DIExpression()), !dbg !7207
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !7175, metadata !DIExpression()), !dbg !7208
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !7187, metadata !DIExpression()), !dbg !7209
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7197, metadata !DIExpression()), !dbg !7210
  call void @llvm.dbg.declare(metadata ptr %frame3, metadata !7199, metadata !DIExpression()), !dbg !7211
; call x86_64::structures::paging::page::Page<S>::containing_address
  %4 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h418cca9b5b741a7cE"(i64 %addr) #8, !dbg !7212
  store i64 %4, ptr %3, align 8, !dbg !7212
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false), !dbg !7212
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7213
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7165, metadata !DIExpression()), !dbg !7214
  %_115 = load ptr, ptr %self, align 8, !dbg !7215, !nonnull !21, !align !3870, !noundef !21
; call x86_64::addr::VirtAddr::p4_index
  %_9 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17hc852181ff9ac00aeE(i64 %addr) #8, !dbg !7216
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_115, i16 %_9, ptr align 8 @alloc9822) #8, !dbg !7215
  store ptr %_7, ptr %p4_entry.dbg.spill, align 8, !dbg !7217
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !7167, metadata !DIExpression()), !dbg !7218
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_11 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_7) #8, !dbg !7219
  br i1 %_11, label %bb5, label %bb6, !dbg !7219

bb6:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_7) #8, !dbg !7220
  store i64 %5, ptr %_15, align 8, !dbg !7220
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_13 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %_15, i64 128) #8, !dbg !7220
  br i1 %_13, label %bb9, label %bb10, !dbg !7220

bb5:                                              ; preds = %start
  store i64 3, ptr %0, align 8, !dbg !7221
  br label %bb62, !dbg !7222

bb62:                                             ; preds = %bb57, %bb55, %bb47, %bb35, %bb31, %bb19, %bb15, %bb5
  ret void, !dbg !7224

bb10:                                             ; preds = %bb6
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %page, i64 8, i1 false), !dbg !7225
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7226
  %_21 = load i16, ptr %6, align 8, !dbg !7226, !noundef !21
  %7 = load i64, ptr %_20, align 8, !dbg !7227
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h3a0352f1c1d2caddE(i64 %7, i16 %_21) #8, !dbg !7227
  store ptr %_19, ptr %p3.dbg.spill, align 8, !dbg !7228
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7169, metadata !DIExpression()), !dbg !7229
; call x86_64::addr::VirtAddr::p3_index
  %_25 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17he5592f8f71489901E(i64 %addr) #8, !dbg !7230
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_23 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_19, i16 %_25, ptr align 8 @alloc9827) #8, !dbg !7231
  store ptr %_23, ptr %p3_entry.dbg.spill, align 8, !dbg !7232
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7171, metadata !DIExpression()), !dbg !7233
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_27 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_23) #8, !dbg !7234
  br i1 %_27, label %bb15, label %bb16, !dbg !7234

bb9:                                              ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9823, i64 35, ptr align 8 @alloc9825) #9, !dbg !7235
  unreachable, !dbg !7235

bb16:                                             ; preds = %bb10
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %8 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_23) #8, !dbg !7236
  store i64 %8, ptr %_31, align 8, !dbg !7236
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_29 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %_31, i64 128) #8, !dbg !7236
  br i1 %_29, label %bb19, label %bb26, !dbg !7236

bb15:                                             ; preds = %bb10
  store i64 3, ptr %0, align 8, !dbg !7237
  br label %bb62, !dbg !7238

bb26:                                             ; preds = %bb16
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_52, ptr align 8 %page, i64 8, i1 false), !dbg !7240
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7241
  %_53 = load i16, ptr %9, align 8, !dbg !7241, !noundef !21
  %10 = load i64, ptr %_52, align 8, !dbg !7242
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_51 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17ha788b591c0babe75E(i64 %10, i16 %_53) #8, !dbg !7242
  store ptr %_51, ptr %p2.dbg.spill, align 8, !dbg !7243
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7181, metadata !DIExpression()), !dbg !7244
; call x86_64::addr::VirtAddr::p2_index
  %_57 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7272502d73aeba2dE(i64 %addr) #8, !dbg !7245
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_55 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_51, i16 %_57, ptr align 8 @alloc9831) #8, !dbg !7246
  store ptr %_55, ptr %p2_entry.dbg.spill, align 8, !dbg !7247
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7183, metadata !DIExpression()), !dbg !7248
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_59 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_55) #8, !dbg !7249
  br i1 %_59, label %bb31, label %bb32, !dbg !7249

bb19:                                             ; preds = %bb16
; call x86_64::addr::VirtAddr::p3_index
  %_36 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17he5592f8f71489901E(i64 %addr) #8, !dbg !7250
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_34 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_19, i16 %_36, ptr align 8 @alloc9829) #8, !dbg !7251
  store ptr %_34, ptr %entry.dbg.spill, align 8, !dbg !7252
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !7173, metadata !DIExpression()), !dbg !7253
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_39 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_34) #8, !dbg !7254
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %11 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hb93038ce17c8ac21E"(i64 %_39) #8, !dbg !7255
  store i64 %11, ptr %2, align 8, !dbg !7255
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false), !dbg !7255
; call x86_64::addr::VirtAddr::as_u64
  %_42 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h12f60e44748363d6E(i64 %addr) #8, !dbg !7256
  %offset = and i64 %_42, 1073741823, !dbg !7256
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !7256
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7177, metadata !DIExpression()), !dbg !7257
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_34) #8, !dbg !7258
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !7258
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7179, metadata !DIExpression()), !dbg !7259
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_47, ptr align 8 %frame, i64 8, i1 false), !dbg !7260
  %12 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_46, i32 0, i32 1, !dbg !7261
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_47, i64 8, i1 false), !dbg !7261
  store i64 2, ptr %_46, align 8, !dbg !7261
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_46, i64 16, i1 false), !dbg !7262
  %13 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7262
  store i64 %offset, ptr %13, align 8, !dbg !7262
  %14 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7262
  store i64 %flags, ptr %14, align 8, !dbg !7262
  br label %bb62, !dbg !7238

bb32:                                             ; preds = %bb26
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_55) #8, !dbg !7263
  store i64 %15, ptr %_63, align 8, !dbg !7263
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_61 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %_63, i64 128) #8, !dbg !7263
  br i1 %_61, label %bb35, label %bb42, !dbg !7263

bb31:                                             ; preds = %bb26
  store i64 3, ptr %0, align 8, !dbg !7264
  br label %bb62, !dbg !7265

bb42:                                             ; preds = %bb32
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_84, ptr align 8 %page, i64 8, i1 false), !dbg !7267
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7268
  %_85 = load i16, ptr %16, align 8, !dbg !7268, !noundef !21
  %17 = load i64, ptr %_84, align 8, !dbg !7269
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_83 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h823c9f8b18153f35E(i64 %17, i16 %_85) #8, !dbg !7269
  store ptr %_83, ptr %p1.dbg.spill, align 8, !dbg !7270
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7193, metadata !DIExpression()), !dbg !7271
; call x86_64::addr::VirtAddr::p1_index
  %_89 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17hc0fd1f262f780e9cE(i64 %addr) #8, !dbg !7272
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_87 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_83, i16 %_89, ptr align 8 @alloc9835) #8, !dbg !7273
  store ptr %_87, ptr %p1_entry.dbg.spill, align 8, !dbg !7274
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !7195, metadata !DIExpression()), !dbg !7275
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_91 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %_87) #8, !dbg !7276
  br i1 %_91, label %bb47, label %bb48, !dbg !7276

bb35:                                             ; preds = %bb32
; call x86_64::addr::VirtAddr::p2_index
  %_68 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7272502d73aeba2dE(i64 %addr) #8, !dbg !7277
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_66 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %_51, i16 %_68, ptr align 8 @alloc9833) #8, !dbg !7278
  store ptr %_66, ptr %entry.dbg.spill4, align 8, !dbg !7279
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill4, metadata !7185, metadata !DIExpression()), !dbg !7280
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_71 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_66) #8, !dbg !7281
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %18 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h40f7b33f971caf53E"(i64 %_71) #8, !dbg !7282
  store i64 %18, ptr %1, align 8, !dbg !7282
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !7282
; call x86_64::addr::VirtAddr::as_u64
  %_74 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h12f60e44748363d6E(i64 %addr) #8, !dbg !7283
  %offset5 = and i64 %_74, 2097151, !dbg !7283
  store i64 %offset5, ptr %offset.dbg.spill6, align 8, !dbg !7283
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill6, metadata !7189, metadata !DIExpression()), !dbg !7284
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags7 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_66) #8, !dbg !7285
  store i64 %flags7, ptr %flags.dbg.spill8, align 8, !dbg !7285
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill8, metadata !7191, metadata !DIExpression()), !dbg !7286
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_79, ptr align 8 %frame1, i64 8, i1 false), !dbg !7287
  %19 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_78, i32 0, i32 1, !dbg !7288
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_79, i64 8, i1 false), !dbg !7288
  store i64 1, ptr %_78, align 8, !dbg !7288
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_78, i64 16, i1 false), !dbg !7289
  %20 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7289
  store i64 %offset5, ptr %20, align 8, !dbg !7289
  %21 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7289
  store i64 %flags7, ptr %21, align 8, !dbg !7289
  br label %bb62, !dbg !7265

bb48:                                             ; preds = %bb42
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %22 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_87) #8, !dbg !7290
  store i64 %22, ptr %_95, align 8, !dbg !7290
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_93 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %_95, i64 128) #8, !dbg !7290
  br i1 %_93, label %bb51, label %bb52, !dbg !7290

bb47:                                             ; preds = %bb42
  store i64 3, ptr %0, align 8, !dbg !7291
  br label %bb62, !dbg !7292

bb52:                                             ; preds = %bb48
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_100 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_87) #8, !dbg !7294
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h2318950fbca2919cE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_99, i64 %_100) #8, !dbg !7295
  %_102 = load i64, ptr %_99, align 8, !dbg !7295, !range !1887, !noundef !21
  %23 = icmp eq i64 %_102, 0, !dbg !7296
  br i1 %23, label %bb57, label %bb55, !dbg !7296

bb51:                                             ; preds = %bb48
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @alloc9836, i64 35, ptr align 8 @alloc9838) #9, !dbg !7297
  unreachable, !dbg !7297

bb57:                                             ; preds = %bb52
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_99, i32 0, i32 1, !dbg !7298
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame3, ptr align 8 %24, i64 8, i1 false), !dbg !7298
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %frame3, i64 8, i1 false), !dbg !7299
; call x86_64::addr::VirtAddr::page_offset
  %_107 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17hee3b08a3bba4f01bE(i64 %addr) #8, !dbg !7300
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset9 = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17haadf86b36a42ad8eE"(i16 %_107) #8, !dbg !7301
  store i64 %offset9, ptr %offset.dbg.spill10, align 8, !dbg !7301
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill10, metadata !7201, metadata !DIExpression()), !dbg !7302
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags11 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %_87) #8, !dbg !7303
  store i64 %flags11, ptr %flags.dbg.spill12, align 8, !dbg !7303
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill12, metadata !7203, metadata !DIExpression()), !dbg !7304
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_112, ptr align 8 %frame2, i64 8, i1 false), !dbg !7305
  %25 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_111, i32 0, i32 1, !dbg !7306
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %25, ptr align 8 %_112, i64 8, i1 false), !dbg !7306
  store i64 0, ptr %_111, align 8, !dbg !7306
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_111, i64 16, i1 false), !dbg !7307
  %26 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7307
  store i64 %offset9, ptr %26, align 8, !dbg !7307
  %27 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7307
  store i64 %flags11, ptr %27, align 8, !dbg !7307
  br label %bb62, !dbg !7224

bb55:                                             ; preds = %bb52
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_104 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %_87) #8, !dbg !7308
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %0, i32 0, i32 1, !dbg !7309
  store i64 %_104, ptr %28, align 8, !dbg !7309
  store i64 4, ptr %0, align 8, !dbg !7309
  br label %bb62, !dbg !7292

bb56:                                             ; No predecessors!
  unreachable, !dbg !7295
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17h1a29660dfb66a959E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7310 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_5 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7316, metadata !DIExpression()), !dbg !7318
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7317, metadata !DIExpression()), !dbg !7319
  %1 = load i8, ptr %self, align 1, !dbg !7320, !range !1608, !noundef !21
  %2 = trunc i8 %1 to i1, !dbg !7320
  %_3 = zext i1 %2 to i64, !dbg !7320
  %3 = icmp eq i64 %_3, 0, !dbg !7321
  br i1 %3, label %bb3, label %bb1, !dbg !7321

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h0d17c6e22f7ea7ddE(ptr sret(%"core::fmt::Arguments<'_>") %_5, ptr align 8 @alloc9335, i64 1, ptr align 8 @alloc6469, i64 0) #8, !dbg !7322
; call core::fmt::Formatter::write_fmt
  %4 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd6d5752462b87846E(ptr align 8 %f, ptr %_5) #8, !dbg !7322
  %5 = zext i1 %4 to i8, !dbg !7322
  store i8 %5, ptr %0, align 1, !dbg !7322
  br label %bb6, !dbg !7322

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h0d17c6e22f7ea7ddE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc9330, i64 1, ptr align 8 @alloc6469, i64 0) #8, !dbg !7323
; call core::fmt::Formatter::write_fmt
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd6d5752462b87846E(ptr align 8 %f, ptr %_13) #8, !dbg !7323
  %7 = zext i1 %6 to i8, !dbg !7323
  store i8 %7, ptr %0, align 1, !dbg !7323
  br label %bb6, !dbg !7323

bb2:                                              ; No predecessors!
  unreachable, !dbg !7320

bb6:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !7324, !range !1608, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !7324
  ret i1 %9, !dbg !7324
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h3a0352f1c1d2caddE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7325 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_5 = alloca %"structures::paging::page::Page", align 8
  %_4 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7329, metadata !DIExpression()), !dbg !7331
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7330, metadata !DIExpression()), !dbg !7332
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %page, i64 8, i1 false), !dbg !7333
  %3 = load i64, ptr %_5, align 8, !dbg !7334
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %4 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h04c3578a89a0f3ddE(i64 %3, i16 %recursive_index) #8, !dbg !7334
  store i64 %4, ptr %1, align 8, !dbg !7334
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7334
  %5 = load i64, ptr %_4, align 8, !dbg !7334
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %5) #8, !dbg !7334
; call x86_64::addr::VirtAddr::as_mut_ptr
  %6 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E(i64 %_3) #8, !dbg !7334
  ret ptr %6, !dbg !7335
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h90da766f8485af71E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7336 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %_4 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7340, metadata !DIExpression()), !dbg !7342
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7341, metadata !DIExpression()), !dbg !7343
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %page, i64 8, i1 false), !dbg !7344
  %3 = load i64, ptr %_5, align 8, !dbg !7345
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %4 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h96d6394d6a4e2d48E(i64 %3, i16 %recursive_index) #8, !dbg !7345
  store i64 %4, ptr %1, align 8, !dbg !7345
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7345
  %5 = load i64, ptr %_4, align 8, !dbg !7345
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %5) #8, !dbg !7345
; call x86_64::addr::VirtAddr::as_mut_ptr
  %6 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E(i64 %_3) #8, !dbg !7345
  ret ptr %6, !dbg !7346
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdf98a7c23ade8f6fE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7347 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_4 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7351, metadata !DIExpression()), !dbg !7353
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7352, metadata !DIExpression()), !dbg !7354
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %page, i64 8, i1 false), !dbg !7355
  %3 = load i64, ptr %_5, align 8, !dbg !7356
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %4 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb656af987e94ecfaE(i64 %3, i16 %recursive_index) #8, !dbg !7356
  store i64 %4, ptr %1, align 8, !dbg !7356
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7356
  %5 = load i64, ptr %_4, align 8, !dbg !7356
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %5) #8, !dbg !7356
; call x86_64::addr::VirtAddr::as_mut_ptr
  %6 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E(i64 %_3) #8, !dbg !7356
  ret ptr %6, !dbg !7357
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h04c3578a89a0f3ddE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7358 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_7 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7362, metadata !DIExpression()), !dbg !7364
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7363, metadata !DIExpression()), !dbg !7365
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_7, ptr align 8 %page, i64 8, i1 false), !dbg !7366
  %4 = load i64, ptr %_7, align 8, !dbg !7366
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %4) #8, !dbg !7366
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %5 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17ha6ab125512aede25E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_6) #8, !dbg !7367
  store i64 %5, ptr %1, align 8, !dbg !7367
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %1, i64 8, i1 false), !dbg !7367
  %6 = load i64, ptr %2, align 8, !dbg !7368
  ret i64 %6, !dbg !7368
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h96d6394d6a4e2d48E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7369 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_7 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7373, metadata !DIExpression()), !dbg !7375
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7374, metadata !DIExpression()), !dbg !7376
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_7, ptr align 8 %page, i64 8, i1 false), !dbg !7377
  %4 = load i64, ptr %_7, align 8, !dbg !7377
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hf89ae0fbbca3cc54E"(i64 %4) #8, !dbg !7377
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %5 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17ha6ab125512aede25E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_6) #8, !dbg !7378
  store i64 %5, ptr %1, align 8, !dbg !7378
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %1, i64 8, i1 false), !dbg !7378
  %6 = load i64, ptr %2, align 8, !dbg !7379
  ret i64 %6, !dbg !7379
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb656af987e94ecfaE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7380 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7384, metadata !DIExpression()), !dbg !7386
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7385, metadata !DIExpression()), !dbg !7387
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_7, ptr align 8 %page, i64 8, i1 false), !dbg !7388
  %4 = load i64, ptr %_7, align 8, !dbg !7388
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E"(i64 %4) #8, !dbg !7388
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %5 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17ha6ab125512aede25E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_6) #8, !dbg !7389
  store i64 %5, ptr %1, align 8, !dbg !7389
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %1, i64 8, i1 false), !dbg !7389
  %6 = load i64, ptr %2, align 8, !dbg !7390
  ret i64 %6, !dbg !7390
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17ha788b591c0babe75E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7391 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_5 = alloca %"structures::paging::page::Page", align 8
  %_4 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7393, metadata !DIExpression()), !dbg !7395
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7394, metadata !DIExpression()), !dbg !7396
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %page, i64 8, i1 false), !dbg !7397
  %3 = load i64, ptr %_5, align 8, !dbg !7398
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %4 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h0d8e280d32755032E(i64 %3, i16 %recursive_index) #8, !dbg !7398
  store i64 %4, ptr %1, align 8, !dbg !7398
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7398
  %5 = load i64, ptr %_4, align 8, !dbg !7398
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %5) #8, !dbg !7398
; call x86_64::addr::VirtAddr::as_mut_ptr
  %6 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E(i64 %_3) #8, !dbg !7398
  ret ptr %6, !dbg !7399
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hfea29934746fa88cE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7400 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_4 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7402, metadata !DIExpression()), !dbg !7404
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7403, metadata !DIExpression()), !dbg !7405
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %page, i64 8, i1 false), !dbg !7406
  %3 = load i64, ptr %_5, align 8, !dbg !7407
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %4 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h645607c821712021E(i64 %3, i16 %recursive_index) #8, !dbg !7407
  store i64 %4, ptr %1, align 8, !dbg !7407
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7407
  %5 = load i64, ptr %_4, align 8, !dbg !7407
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %5) #8, !dbg !7407
; call x86_64::addr::VirtAddr::as_mut_ptr
  %6 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E(i64 %_3) #8, !dbg !7407
  ret ptr %6, !dbg !7408
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h0d8e280d32755032E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7409 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_8 = alloca %"structures::paging::page::Page", align 8
  %_6 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7411, metadata !DIExpression()), !dbg !7413
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7412, metadata !DIExpression()), !dbg !7414
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_6, ptr align 8 %page, i64 8, i1 false), !dbg !7415
  %4 = load i64, ptr %_6, align 8, !dbg !7415
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %4) #8, !dbg !7415
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_8, ptr align 8 %page, i64 8, i1 false), !dbg !7416
  %5 = load i64, ptr %_8, align 8, !dbg !7416
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E"(i64 %5) #8, !dbg !7416
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17ha6ab125512aede25E(i16 %recursive_index, i16 %recursive_index, i16 %_5, i16 %_7) #8, !dbg !7417
  store i64 %6, ptr %1, align 8, !dbg !7417
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %1, i64 8, i1 false), !dbg !7417
  %7 = load i64, ptr %2, align 8, !dbg !7418
  ret i64 %7, !dbg !7418
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h645607c821712021E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7419 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %_6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7421, metadata !DIExpression()), !dbg !7423
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7422, metadata !DIExpression()), !dbg !7424
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_6, ptr align 8 %page, i64 8, i1 false), !dbg !7425
  %4 = load i64, ptr %_6, align 8, !dbg !7425
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E"(i64 %4) #8, !dbg !7425
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_8, ptr align 8 %page, i64 8, i1 false), !dbg !7426
  %5 = load i64, ptr %_8, align 8, !dbg !7426
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17he30485ee4bde96d2E"(i64 %5) #8, !dbg !7426
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17ha6ab125512aede25E(i16 %recursive_index, i16 %recursive_index, i16 %_5, i16 %_7) #8, !dbg !7427
  store i64 %6, ptr %1, align 8, !dbg !7427
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %1, i64 8, i1 false), !dbg !7427
  %7 = load i64, ptr %2, align 8, !dbg !7428
  ret i64 %7, !dbg !7428
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h823c9f8b18153f35E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7429 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_5 = alloca %"structures::paging::page::Page", align 8
  %_4 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7431, metadata !DIExpression()), !dbg !7433
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7432, metadata !DIExpression()), !dbg !7434
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %page, i64 8, i1 false), !dbg !7435
  %3 = load i64, ptr %_5, align 8, !dbg !7436
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %4 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h499ca91d99dc3ffdE(i64 %3, i16 %recursive_index) #8, !dbg !7436
  store i64 %4, ptr %1, align 8, !dbg !7436
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7436
  %5 = load i64, ptr %_4, align 8, !dbg !7436
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %5) #8, !dbg !7436
; call x86_64::addr::VirtAddr::as_mut_ptr
  %6 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E(i64 %_3) #8, !dbg !7436
  ret ptr %6, !dbg !7437
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h499ca91d99dc3ffdE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7438 {
start:
  %1 = alloca i64, align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_9 = alloca %"structures::paging::page::Page", align 8
  %_7 = alloca %"structures::paging::page::Page", align 8
  %_5 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7440, metadata !DIExpression()), !dbg !7442
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7441, metadata !DIExpression()), !dbg !7443
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %page, i64 8, i1 false), !dbg !7444
  %4 = load i64, ptr %_5, align 8, !dbg !7444
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %4) #8, !dbg !7444
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_7, ptr align 8 %page, i64 8, i1 false), !dbg !7445
  %5 = load i64, ptr %_7, align 8, !dbg !7445
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_6 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E"(i64 %5) #8, !dbg !7445
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_9, ptr align 8 %page, i64 8, i1 false), !dbg !7446
  %6 = load i64, ptr %_9, align 8, !dbg !7446
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9a45c77e2ea5f235E"(i64 %6) #8, !dbg !7446
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %7 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17ha6ab125512aede25E(i16 %recursive_index, i16 %_4, i16 %_6, i16 %_8) #8, !dbg !7447
  store i64 %7, ptr %1, align 8, !dbg !7447
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %1, i64 8, i1 false), !dbg !7447
  %8 = load i64, ptr %2, align 8, !dbg !7448
  ret i64 %8, !dbg !7448
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h94304da1cd4ab997E(ptr align 8 %self) unnamed_addr #1 !dbg !7449 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7454, metadata !DIExpression()), !dbg !7461
  %_2 = load i64, ptr %self, align 8, !dbg !7462, !range !933, !noundef !21
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7463

bb2:                                              ; preds = %start
  unreachable, !dbg !7462

bb3:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !7464
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !7464
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !7455, metadata !DIExpression()), !dbg !7465
  %1 = load i64, ptr %frame3, align 8, !dbg !7466, !noundef !21
  store i64 %1, ptr %0, align 8, !dbg !7466
  br label %bb5, !dbg !7467

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !7468
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !7468
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !7457, metadata !DIExpression()), !dbg !7469
  %2 = load i64, ptr %frame1, align 8, !dbg !7470, !noundef !21
  store i64 %2, ptr %0, align 8, !dbg !7470
  br label %bb5, !dbg !7471

bb1:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !7472
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !7472
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !7459, metadata !DIExpression()), !dbg !7473
  %3 = load i64, ptr %frame, align 8, !dbg !7474, !noundef !21
  store i64 %3, ptr %0, align 8, !dbg !7474
  br label %bb5, !dbg !7475

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %4 = load i64, ptr %0, align 8, !dbg !7476, !noundef !21
  ret i64 %4, !dbg !7476
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h0c24a2e5b50671a1E(ptr align 8 %self) unnamed_addr #1 !dbg !7477 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7481, metadata !DIExpression()), !dbg !7482
  %_2 = load i64, ptr %self, align 8, !dbg !7483, !range !933, !noundef !21
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7484

bb2:                                              ; preds = %start
  unreachable, !dbg !7483

bb3:                                              ; preds = %start
  store i64 4096, ptr %0, align 8, !dbg !7485
  br label %bb5, !dbg !7485

bb4:                                              ; preds = %start
  store i64 2097152, ptr %0, align 8, !dbg !7486
  br label %bb5, !dbg !7486

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %0, align 8, !dbg !7487
  br label %bb5, !dbg !7487

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %1 = load i64, ptr %0, align 8, !dbg !7488, !noundef !21
  ret i64 %1, !dbg !7488
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h85c6ff71c62b1b69E"(i64 %0) unnamed_addr #0 !dbg !7489 {
start:
  %_2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7493, metadata !DIExpression()), !dbg !7494
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_2, ptr align 8 %page, i64 8, i1 false), !dbg !7495
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %_2, i64 8, i1 false), !dbg !7496
  %3 = load i64, ptr %1, align 8, !dbg !7497
  ret i64 %3, !dbg !7497
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h9add543a14b641b9E"(i64 %0) unnamed_addr #0 !dbg !7498 {
start:
  %_2 = alloca %"structures::paging::page::Page", align 8
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7502, metadata !DIExpression()), !dbg !7503
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_2, ptr align 8 %page, i64 8, i1 false), !dbg !7504
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %_2, i64 8, i1 false), !dbg !7505
  %3 = load i64, ptr %1, align 8, !dbg !7506
  ret i64 %3, !dbg !7506
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hdd6341fe15afe74fE"(i64 %0) unnamed_addr #0 !dbg !7507 {
start:
  %_2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7511, metadata !DIExpression()), !dbg !7512
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_2, ptr align 8 %page, i64 8, i1 false), !dbg !7513
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %_2, i64 8, i1 false), !dbg !7514
  %3 = load i64, ptr %1, align 8, !dbg !7515
  ret i64 %3, !dbg !7515
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h683d6e02fa1de6d3E() unnamed_addr #0 !dbg !7516 {
start:
  ret void, !dbg !7517
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h418cca9b5b741a7cE"(i64 %address) unnamed_addr #0 !dbg !7518 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !7523, metadata !DIExpression()), !dbg !7524
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17hbce4dfb82f2a4bf0E(i64 %address, i64 4096) #8, !dbg !7525
  store i64 %_2, ptr %0, align 8, !dbg !7526
  %1 = load i64, ptr %0, align 8, !dbg !7527
  ret i64 %1, !dbg !7527
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17ha6ab125512aede25E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !7528 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_23 = alloca { i64, i64 }, align 8
  %_18 = alloca { i64, i64 }, align 8
  %_13 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !7532, metadata !DIExpression()), !dbg !7538
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !7533, metadata !DIExpression()), !dbg !7539
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !7534, metadata !DIExpression()), !dbg !7540
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !7535, metadata !DIExpression()), !dbg !7541
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !7536, metadata !DIExpression()), !dbg !7542
  store i64 0, ptr %addr, align 8, !dbg !7543
  store i64 39, ptr %_8, align 8, !dbg !7544
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7544
  store i64 48, ptr %2, align 8, !dbg !7544
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h31da638995e70a01E"(i16 %p4_index) #8, !dbg !7545
  %3 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !7546
  %4 = load i64, ptr %3, align 8, !dbg !7546, !noundef !21
  %5 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7546
  %6 = load i64, ptr %5, align 8, !dbg !7546, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h46defd53331cd9d4E"(ptr align 8 %addr, i64 %4, i64 %6, i64 %_9) #8, !dbg !7546
  store i64 30, ptr %_13, align 8, !dbg !7547
  %7 = getelementptr inbounds { i64, i64 }, ptr %_13, i32 0, i32 1, !dbg !7547
  store i64 39, ptr %7, align 8, !dbg !7547
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_14 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h31da638995e70a01E"(i16 %p3_index) #8, !dbg !7548
  %8 = getelementptr inbounds { i64, i64 }, ptr %_13, i32 0, i32 0, !dbg !7549
  %9 = load i64, ptr %8, align 8, !dbg !7549, !noundef !21
  %10 = getelementptr inbounds { i64, i64 }, ptr %_13, i32 0, i32 1, !dbg !7549
  %11 = load i64, ptr %10, align 8, !dbg !7549, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_11 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h46defd53331cd9d4E"(ptr align 8 %addr, i64 %9, i64 %11, i64 %_14) #8, !dbg !7549
  store i64 21, ptr %_18, align 8, !dbg !7550
  %12 = getelementptr inbounds { i64, i64 }, ptr %_18, i32 0, i32 1, !dbg !7550
  store i64 30, ptr %12, align 8, !dbg !7550
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_19 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h31da638995e70a01E"(i16 %p2_index) #8, !dbg !7551
  %13 = getelementptr inbounds { i64, i64 }, ptr %_18, i32 0, i32 0, !dbg !7552
  %14 = load i64, ptr %13, align 8, !dbg !7552, !noundef !21
  %15 = getelementptr inbounds { i64, i64 }, ptr %_18, i32 0, i32 1, !dbg !7552
  %16 = load i64, ptr %15, align 8, !dbg !7552, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_16 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h46defd53331cd9d4E"(ptr align 8 %addr, i64 %14, i64 %16, i64 %_19) #8, !dbg !7552
  store i64 12, ptr %_23, align 8, !dbg !7553
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !7553
  store i64 21, ptr %17, align 8, !dbg !7553
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_24 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h31da638995e70a01E"(i16 %p1_index) #8, !dbg !7554
  %18 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !7555
  %19 = load i64, ptr %18, align 8, !dbg !7555, !noundef !21
  %20 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !7555
  %21 = load i64, ptr %20, align 8, !dbg !7555, !noundef !21
; call <u64 as bit_field::BitField>::set_bits
  %_21 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h46defd53331cd9d4E"(ptr align 8 %addr, i64 %19, i64 %21, i64 %_24) #8, !dbg !7555
  %_27 = load i64, ptr %addr, align 8, !dbg !7556, !noundef !21
; call x86_64::addr::VirtAddr::new
  %_26 = call i64 @_ZN6x86_644addr8VirtAddr3new17h90a51297efa2ccc2E(i64 %_27) #8, !dbg !7557
; call x86_64::structures::paging::page::Page<S>::containing_address
  %22 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h418cca9b5b741a7cE"(i64 %_26) #8, !dbg !7558
  store i64 %22, ptr %0, align 8, !dbg !7558
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %0, i64 8, i1 false), !dbg !7558
  %23 = load i64, ptr %1, align 8, !dbg !7559
  ret i64 %23, !dbg !7559
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h4f695972f03d7bc5E(i64 %0) unnamed_addr #0 !dbg !7560 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7564, metadata !DIExpression()), !dbg !7565
  %_2 = load i64, ptr %self, align 8, !dbg !7566, !noundef !21
; call x86_64::addr::VirtAddr::p1_index
  %2 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17hc0fd1f262f780e9cE(i64 %_2) #8, !dbg !7566
  ret i16 %2, !dbg !7567
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17hd2be60f53eea3fb7E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7568 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7574, metadata !DIExpression()), !dbg !7576
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7575, metadata !DIExpression()), !dbg !7577
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h0d17c6e22f7ea7ddE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc9473, i64 1, ptr align 8 @alloc6469, i64 0) #8, !dbg !7578
; call core::fmt::Formatter::write_fmt
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd6d5752462b87846E(ptr align 8 %f, ptr %_4) #8, !dbg !7578
  ret i1 %0, !dbg !7579
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE(ptr align 8 %self) unnamed_addr #0 !dbg !7580 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7585, metadata !DIExpression()), !dbg !7586
  %_2 = load i64, ptr %self, align 8, !dbg !7587, !noundef !21
  %0 = icmp eq i64 %_2, 0, !dbg !7587
  ret i1 %0, !dbg !7588
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17he08bd6c66ac32b44E(ptr align 8 %self) unnamed_addr #0 !dbg !7589 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7593, metadata !DIExpression()), !dbg !7594
  store i64 0, ptr %self, align 8, !dbg !7595
  ret void, !dbg !7596
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %self) unnamed_addr #0 !dbg !7597 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7601, metadata !DIExpression()), !dbg !7602
  %_2 = load i64, ptr %self, align 8, !dbg !7603, !noundef !21
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h708344bae033f27bE(i64 %_2) #8, !dbg !7604
  ret i64 %0, !dbg !7605
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %self) unnamed_addr #0 !dbg !7606 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7610, metadata !DIExpression()), !dbg !7611
  %_3 = load i64, ptr %self, align 8, !dbg !7612, !noundef !21
  %_2 = and i64 %_3, 4503599627366400, !dbg !7612
; call x86_64::addr::PhysAddr::new
  %0 = call i64 @_ZN6x86_644addr8PhysAddr3new17h16dcc3ef2008f73bE(i64 %_2) #8, !dbg !7613
  ret i64 %0, !dbg !7614
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %0, ptr align 8 %self) unnamed_addr #0 !dbg !7615 {
start:
  %1 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca i64, align 8
  %_5 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7619, metadata !DIExpression()), !dbg !7620
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %2 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %self) #8, !dbg !7621
  store i64 %2, ptr %_5, align 8, !dbg !7621
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_3 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %_5, i64 1) #8, !dbg !7621
  %_2 = xor i1 %_3, true, !dbg !7622
  br i1 %_2, label %bb3, label %bb4, !dbg !7622

bb4:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %self) #8, !dbg !7623
  store i64 %3, ptr %_10, align 8, !dbg !7623
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %_10, i64 128) #8, !dbg !7623
  br i1 %_8, label %bb7, label %bb8, !dbg !7623

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7624
  store i8 0, ptr %4, align 1, !dbg !7624
  store i8 1, ptr %0, align 8, !dbg !7624
  br label %bb11, !dbg !7625

bb11:                                             ; preds = %bb8, %bb7, %bb3
  ret void, !dbg !7626

bb8:                                              ; preds = %bb4
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_14 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %self) #8, !dbg !7627
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %5 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h4d2f0719b24fda18E"(i64 %_14) #8, !dbg !7628
  store i64 %5, ptr %1, align 8, !dbg !7628
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %1, i64 8, i1 false), !dbg !7628
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %0, i32 0, i32 1, !dbg !7629
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %_13, i64 8, i1 false), !dbg !7629
  store i8 0, ptr %0, align 8, !dbg !7629
  br label %bb11, !dbg !7630

bb7:                                              ; preds = %bb4
  %7 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7631
  store i8 1, ptr %7, align 1, !dbg !7631
  store i8 1, ptr %0, align 8, !dbg !7631
  br label %bb11, !dbg !7630
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !7632 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7636, metadata !DIExpression()), !dbg !7638
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !7637, metadata !DIExpression()), !dbg !7639
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %self) #8, !dbg !7640
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h2b5cfedf9ed7d402E(i64 %_4) #8, !dbg !7640
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h2e27027cf7252f68E(ptr align 8 %flags) #8, !dbg !7641
  %1 = or i64 %_3, %_6, !dbg !7642
  store i64 %1, ptr %self, align 8, !dbg !7642
  ret void, !dbg !7643
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hc165ee9825dd8ff4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7644 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca i64, align 8
  %_14 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7649, metadata !DIExpression()), !dbg !7653
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7650, metadata !DIExpression()), !dbg !7654
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !7651, metadata !DIExpression()), !dbg !7655
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %f1, ptr align 8 %f, ptr align 1 @alloc9839, i64 14) #8, !dbg !7656
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE(ptr align 8 %self) #8, !dbg !7657
  store i64 %0, ptr %_14, align 8, !dbg !7657
; call core::fmt::builders::DebugStruct::field
  %_7 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %f1, ptr align 1 @alloc9840, i64 4, ptr align 1 %_14, ptr align 8 @vtable.j) #8, !dbg !7658
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E(ptr align 8 %self) #8, !dbg !7659
  store i64 %1, ptr %_23, align 8, !dbg !7659
; call core::fmt::builders::DebugStruct::field
  %_16 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8 %f1, ptr align 1 @alloc10387, i64 5, ptr align 1 %_23, ptr align 8 @vtable.k) #8, !dbg !7660
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8 %f1) #8, !dbg !7661
  ret i1 %2, !dbg !7662
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h96e84169beab181fE(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #0 !dbg !7663 {
start:
  %_1 = alloca [512 x i64], align 8
  %1 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !7666
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 4096, i1 false), !dbg !7666
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %0, ptr align 8 %_1, i64 4096, i1 false), !dbg !7667
  ret void, !dbg !7668
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7669 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7674, metadata !DIExpression()), !dbg !7676
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7675, metadata !DIExpression()), !dbg !7677
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h285ff4e1f4dd42b7E"(i16 %index) #8, !dbg !7678
  %_6 = icmp ult i64 %_3, 512, !dbg !7679
  %1 = call i1 @llvm.expect.i1(i1 %_6, i1 true), !dbg !7679
  br i1 %1, label %bb2, label %panic, !dbg !7679

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7680
  ret ptr %2, !dbg !7681

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17hd8e6bec6122123e6E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7679
  unreachable, !dbg !7679
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7682 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7687, metadata !DIExpression()), !dbg !7689
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7688, metadata !DIExpression()), !dbg !7690
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_5 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h285ff4e1f4dd42b7E"(i16 %index) #8, !dbg !7691
  %_8 = icmp ult i64 %_5, 512, !dbg !7692
  %1 = call i1 @llvm.expect.i1(i1 %_8, i1 true), !dbg !7692
  br i1 %1, label %bb2, label %panic, !dbg !7692

bb2:                                              ; preds = %start
  %_4 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_5, !dbg !7693
  ret ptr %_4, !dbg !7694

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17hd8e6bec6122123e6E(i64 %_5, i64 512, ptr align 8 %0) #9, !dbg !7692
  unreachable, !dbg !7692
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h045ae74865144836E"(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #1 !dbg !7695 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h96e84169beab181fE(ptr sret(%"structures::paging::page_table::PageTable") %0) #8, !dbg !7697
  ret void, !dbg !7698
}

; <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h38aa2a83947cf05aE"(ptr align 4096 %self, ptr align 8 %f) unnamed_addr #0 !dbg !7699 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7704, metadata !DIExpression()), !dbg !7706
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7705, metadata !DIExpression()), !dbg !7707
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcaec17b26248a76eE"(ptr align 8 %self, ptr align 8 @alloc9849) #8, !dbg !7708
  %_4.0 = extractvalue { ptr, i64 } %0, 0, !dbg !7708
  %_4.1 = extractvalue { ptr, i64 } %0, 1, !dbg !7708
; call <[T] as core::fmt::Debug>::fmt
  %1 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfea4423b3e33da45E"(ptr align 8 %_4.0, i64 %_4.1, ptr align 8 %f) #8, !dbg !7708
  ret i1 %1, !dbg !7709
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h67b70129f531d2dbE(i16 %index) unnamed_addr #0 !dbg !7710 {
start:
  %index.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7714, metadata !DIExpression()), !dbg !7715
  %_2 = urem i16 %index, 512, !dbg !7716
  store i16 %_2, ptr %0, align 2, !dbg !7717
  %1 = load i16, ptr %0, align 2, !dbg !7718, !noundef !21
  ret i16 %1, !dbg !7718
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h31da638995e70a01E"(i16 %index) unnamed_addr #0 !dbg !7719 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7724, metadata !DIExpression()), !dbg !7725
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5097, metadata !DIExpression()), !dbg !7726
  %0 = zext i16 %index to i64, !dbg !7728
  ret i64 %0, !dbg !7729
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h285ff4e1f4dd42b7E"(i16 %index) unnamed_addr #0 !dbg !7730 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7735, metadata !DIExpression()), !dbg !7736
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !7737, metadata !DIExpression()), !dbg !7743
  %0 = zext i16 %index to i64, !dbg !7745
  ret i64 %0, !dbg !7746
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h2c2f759bd1011c44E(i16 %offset) unnamed_addr #0 !dbg !7747 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7751, metadata !DIExpression()), !dbg !7752
  %_2 = urem i16 %offset, 4096, !dbg !7753
  store i16 %_2, ptr %0, align 2, !dbg !7754
  %1 = load i16, ptr %0, align 2, !dbg !7755, !noundef !21
  ret i16 %1, !dbg !7755
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17haadf86b36a42ad8eE"(i16 %offset) unnamed_addr #0 !dbg !7756 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7761, metadata !DIExpression()), !dbg !7762
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5097, metadata !DIExpression()), !dbg !7763
  %0 = zext i16 %offset to i64, !dbg !7765
  ret i64 %0, !dbg !7766
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h81641baa49799df1E(i8 %0) unnamed_addr #1 !dbg !7767 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7784, metadata !DIExpression()), !dbg !7785
  %2 = load i8, ptr %self, align 1, !dbg !7786, !range !7787, !noundef !21
  %_2 = zext i8 %2 to i64, !dbg !7786
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !7788

bb2:                                              ; preds = %start
  unreachable, !dbg !7786

bb1:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7789
  br label %bb6, !dbg !7789

bb5:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !7790
  br label %bb6, !dbg !7791

bb4:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !7792
  br label %bb6, !dbg !7793

bb3:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !7794
  br label %bb6, !dbg !7795

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %3 = load i8, ptr %1, align 1, !dbg !7796, !range !3177, !noundef !21
  ret i8 %3, !dbg !7796
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hb9deb69182780163E(i8 %self) unnamed_addr #1 !dbg !7797 {
start:
  %self.dbg.spill = alloca i8, align 1
  %_5 = alloca i8, align 1
  store i8 %self, ptr %self.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7801, metadata !DIExpression()), !dbg !7802
  store i8 %self, ptr %_5, align 1, !dbg !7803
  %0 = load i8, ptr %_5, align 1, !dbg !7803, !range !7787, !noundef !21
  %_6 = zext i8 %0 to i64, !dbg !7803
  %_7 = icmp sge i64 4, %_6, !dbg !7803
  call void @llvm.assume(i1 %_7), !dbg !7803
  %_8 = icmp sle i64 1, %_6, !dbg !7803
  call void @llvm.assume(i1 %_8), !dbg !7803
  %_4 = trunc i64 %_6 to i8, !dbg !7803
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !7803
  %_9.0 = extractvalue { i8, i1 } %1, 0, !dbg !7803
  %_9.1 = extractvalue { i8, i1 } %1, 1, !dbg !7803
  %2 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7803
  br i1 %2, label %panic, label %bb1, !dbg !7803

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_9.0, i8 12), !dbg !7804
  %_10.0 = extractvalue { i8, i1 } %3, 0, !dbg !7804
  %_10.1 = extractvalue { i8, i1 } %3, 1, !dbg !7804
  %4 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7804
  br i1 %4, label %panic1, label %bb2, !dbg !7804

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9851) #9, !dbg !7803
  unreachable, !dbg !7803

bb2:                                              ; preds = %bb1
  %5 = and i8 %_10.0, -64, !dbg !7805
  %_11.1 = icmp ne i8 %5, 0, !dbg !7805
  %6 = zext i8 %_10.0 to i64, !dbg !7805
  %7 = and i64 %6, 63, !dbg !7805
  %_11.0 = shl i64 1, %7, !dbg !7805
  %8 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7805
  br i1 %8, label %panic2, label %bb3, !dbg !7805

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9853) #9, !dbg !7804
  unreachable, !dbg !7804

bb3:                                              ; preds = %bb2
  ret i64 %_11.0, !dbg !7806

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9855) #9, !dbg !7805
  unreachable, !dbg !7805
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h3fb300b558124ca5E(i8 %self) unnamed_addr #1 !dbg !7807 {
start:
  %self.dbg.spill = alloca i8, align 1
  %_6 = alloca i8, align 1
  store i8 %self, ptr %self.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7809, metadata !DIExpression()), !dbg !7810
  store i8 %self, ptr %_6, align 1, !dbg !7811
  %0 = load i8, ptr %_6, align 1, !dbg !7811, !range !7787, !noundef !21
  %_7 = zext i8 %0 to i64, !dbg !7811
  %_8 = icmp sge i64 4, %_7, !dbg !7811
  call void @llvm.assume(i1 %_8), !dbg !7811
  %_9 = icmp sle i64 1, %_7, !dbg !7811
  call void @llvm.assume(i1 %_9), !dbg !7811
  %_5 = trunc i64 %_7 to i8, !dbg !7811
  %_10.0 = sub i8 %_5, 1, !dbg !7812
  %_10.1 = icmp ult i8 %_5, 1, !dbg !7812
  %1 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7812
  br i1 %1, label %panic, label %bb1, !dbg !7812

bb1:                                              ; preds = %start
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_10.0, i8 9), !dbg !7813
  %_11.0 = extractvalue { i8, i1 } %2, 0, !dbg !7813
  %_11.1 = extractvalue { i8, i1 } %2, 1, !dbg !7813
  %3 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7813
  br i1 %3, label %panic1, label %bb2, !dbg !7813

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9857) #9, !dbg !7812
  unreachable, !dbg !7812

bb2:                                              ; preds = %bb1
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_11.0, i8 12), !dbg !7814
  %_12.0 = extractvalue { i8, i1 } %4, 0, !dbg !7814
  %_12.1 = extractvalue { i8, i1 } %4, 1, !dbg !7814
  %5 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !7814
  br i1 %5, label %panic2, label %bb3, !dbg !7814

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9859) #9, !dbg !7813
  unreachable, !dbg !7813

bb3:                                              ; preds = %bb2
  %6 = and i8 %_12.0, -64, !dbg !7815
  %_13.1 = icmp ne i8 %6, 0, !dbg !7815
  %7 = zext i8 %_12.0 to i64, !dbg !7815
  %8 = and i64 %7, 63, !dbg !7815
  %_13.0 = shl i64 1, %8, !dbg !7815
  %9 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !7815
  br i1 %9, label %panic3, label %bb4, !dbg !7815

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9861) #9, !dbg !7814
  unreachable, !dbg !7814

bb4:                                              ; preds = %bb3
  ret i64 %_13.0, !dbg !7816

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9863) #9, !dbg !7815
  unreachable, !dbg !7815
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617h053b081603bfa0e9E(i16 %value) unnamed_addr #0 !dbg !7817 {
start:
  %value.dbg.spill = alloca i16, align 2
  %_11 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %0 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !7821, metadata !DIExpression()), !dbg !7824
  call void @llvm.dbg.declare(metadata ptr %i, metadata !7822, metadata !DIExpression()), !dbg !7825
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !7826

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !7827
; call core::fmt::ArgumentV1::new_display
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17hc7e56d3773e03a05E(ptr align 2 %i) #8, !dbg !7828
  %_12.0 = extractvalue { ptr, ptr } %1, 0, !dbg !7828
  %_12.1 = extractvalue { ptr, ptr } %1, 1, !dbg !7828
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_11, i64 0, i64 0, !dbg !7828
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !7828
  store ptr %_12.0, ptr %3, align 8, !dbg !7828
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !7828
  store ptr %_12.1, ptr %4, align 8, !dbg !7828
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h0d17c6e22f7ea7ddE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc6468, i64 2, ptr align 8 %_11, i64 1) #8, !dbg !7828
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17h750b68cc932bb047E(ptr %_4, ptr align 8 @alloc9865) #9, !dbg !7828
  unreachable, !dbg !7828

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !7829
  br label %bb8, !dbg !7829

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !7830
  br label %bb8, !dbg !7830

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !7831
  br label %bb8, !dbg !7831

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !7832
  br label %bb8, !dbg !7832

bb8:                                              ; preds = %bb2, %bb3, %bb4, %bb5
  %5 = load i8, ptr %0, align 1, !dbg !7833, !range !3181, !noundef !21
  ret i8 %5, !dbg !7833
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf09c8735f30f1209E"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !7834 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7839, metadata !DIExpression()), !dbg !7841
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !7840, metadata !DIExpression()), !dbg !7841
  %_3 = load i64, ptr %self, align 8, !dbg !7842, !noundef !21
  %_4 = load i64, ptr %other, align 8, !dbg !7842, !noundef !21
  %0 = icmp eq i64 %_3, %_4, !dbg !7842
  ret i1 %0, !dbg !7843
}

; <x86_64::instructions::port::ReadOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d79a360d877cae3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7844 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7855, metadata !DIExpression()), !dbg !7857
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7856, metadata !DIExpression()), !dbg !7857
  store ptr %self, ptr %_9, align 8, !dbg !7858
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc9866, i64 14, ptr align 1 %_9, ptr align 8 @vtable.l) #8, !dbg !7857
  ret i1 %0, !dbg !7859
}

; <x86_64::instructions::port::WriteOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hc485f2debcad79cbE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7860 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7869, metadata !DIExpression()), !dbg !7871
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7870, metadata !DIExpression()), !dbg !7871
  store ptr %self, ptr %_9, align 8, !dbg !7872
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc9870, i64 15, ptr align 1 %_9, ptr align 8 @vtable.l) #8, !dbg !7871
  ret i1 %0, !dbg !7873
}

; <x86_64::instructions::port::ReadWriteAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h4057c6baaa5295b3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7874 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7883, metadata !DIExpression()), !dbg !7885
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7884, metadata !DIExpression()), !dbg !7885
  store ptr %self, ptr %_9, align 8, !dbg !7886
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc9871, i64 15, ptr align 1 %_9, ptr align 8 @vtable.l) #8, !dbg !7885
  ret i1 %0, !dbg !7887
}

; <x86_64::instructions::random::RdRand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f9fc59dd3a21da2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7888 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7899, metadata !DIExpression()), !dbg !7901
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7900, metadata !DIExpression()), !dbg !7901
  store ptr %self, ptr %_9, align 8, !dbg !7902
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc9872, i64 6, ptr align 1 %_9, ptr align 8 @vtable.l) #8, !dbg !7901
  ret i1 %0, !dbg !7903
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h1f1d8f61ba2b4bf5E"() unnamed_addr #1 !dbg !7904 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7908, metadata !DIExpression()), !dbg !7910
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !7911, !srcloc !7912
  store i16 %1, ptr %segment, align 2, !dbg !7911
  %_2 = load i16, ptr %segment, align 2, !dbg !7913, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7914
  %2 = load i16, ptr %0, align 2, !dbg !7915, !noundef !21
  ret i16 %2, !dbg !7915
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h6f7ec5000327bc1eE"(i16 %sel) unnamed_addr #1 !dbg !7916 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7919, metadata !DIExpression()), !dbg !7920
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7921, !srcloc !7922
  ret void, !dbg !7923
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h8c521a87f7d49e8dE"() unnamed_addr #1 !dbg !7924 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7926, metadata !DIExpression()), !dbg !7928
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !7929, !srcloc !7912
  store i16 %1, ptr %segment, align 2, !dbg !7929
  %_2 = load i16, ptr %segment, align 2, !dbg !7930, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7931
  %2 = load i16, ptr %0, align 2, !dbg !7932, !noundef !21
  ret i16 %2, !dbg !7932
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h0b13607a6cb78f3eE"(i16 %sel) unnamed_addr #1 !dbg !7933 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7936, metadata !DIExpression()), !dbg !7937
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7938, !srcloc !7922
  ret void, !dbg !7939
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17hb1792287f386638eE"() unnamed_addr #1 !dbg !7940 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7942, metadata !DIExpression()), !dbg !7944
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !7945, !srcloc !7912
  store i16 %1, ptr %segment, align 2, !dbg !7945
  %_2 = load i16, ptr %segment, align 2, !dbg !7946, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7947
  %2 = load i16, ptr %0, align 2, !dbg !7948, !noundef !21
  ret i16 %2, !dbg !7948
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17hee16c022a25a23a1E"(i16 %sel) unnamed_addr #1 !dbg !7949 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7952, metadata !DIExpression()), !dbg !7953
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7954, !srcloc !7922
  ret void, !dbg !7955
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17hfeb045973127564bE"() unnamed_addr #1 !dbg !7956 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7958, metadata !DIExpression()), !dbg !7960
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !7961, !srcloc !7912
  store i16 %1, ptr %segment, align 2, !dbg !7961
  %_2 = load i16, ptr %segment, align 2, !dbg !7962, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7963
  %2 = load i16, ptr %0, align 2, !dbg !7964, !noundef !21
  ret i16 %2, !dbg !7964
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17he674ede520f0669eE"(i16 %sel) unnamed_addr #1 !dbg !7965 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7968, metadata !DIExpression()), !dbg !7969
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7970, !srcloc !7922
  ret void, !dbg !7971
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h68cccddf8a5389beE"() unnamed_addr #1 !dbg !7972 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7974, metadata !DIExpression()), !dbg !7976
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !7977, !srcloc !7912
  store i16 %1, ptr %segment, align 2, !dbg !7977
  %_2 = load i16, ptr %segment, align 2, !dbg !7978, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !7979
  %2 = load i16, ptr %0, align 2, !dbg !7980, !noundef !21
  ret i16 %2, !dbg !7980
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17hf8be0483413a5d5eE"() unnamed_addr #1 !dbg !7981 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7986, metadata !DIExpression()), !dbg !7988
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !7989, !srcloc !7990
  store i64 %0, ptr %val, align 8, !dbg !7989
  %_2 = load i64, ptr %val, align 8, !dbg !7991, !noundef !21
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h05f3ea81adda4ae8E(i64 %_2) #8, !dbg !7992
  ret i64 %1, !dbg !7993
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17hab04c42b668c259eE"(i64 %base) unnamed_addr #1 !dbg !7994 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7998, metadata !DIExpression()), !dbg !7999
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h12f60e44748363d6E(i64 %base) #8, !dbg !8000
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !8001, !srcloc !8002
  ret void, !dbg !8003
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h0df7c4f467664389E"(i16 %sel) unnamed_addr #1 !dbg !8004 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !8007, metadata !DIExpression()), !dbg !8008
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !8009, !srcloc !7922
  ret void, !dbg !8010
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h6e08ba3465c21db3E"() unnamed_addr #1 !dbg !8011 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !8013, metadata !DIExpression()), !dbg !8015
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !8016, !srcloc !7912
  store i16 %1, ptr %segment, align 2, !dbg !8016
  %_2 = load i16, ptr %segment, align 2, !dbg !8017, !noundef !21
  store i16 %_2, ptr %0, align 2, !dbg !8018
  %2 = load i16, ptr %0, align 2, !dbg !8019, !noundef !21
  ret i16 %2, !dbg !8019
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h2f51a5e42dea0290E"() unnamed_addr #1 !dbg !8020 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !8023, metadata !DIExpression()), !dbg !8025
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !8026, !srcloc !7990
  store i64 %0, ptr %val, align 8, !dbg !8026
  %_2 = load i64, ptr %val, align 8, !dbg !8027, !noundef !21
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h05f3ea81adda4ae8E(i64 %_2) #8, !dbg !8028
  ret i64 %1, !dbg !8029
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h6dded0d2ae0d50fbE"(i64 %base) unnamed_addr #1 !dbg !8030 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !8032, metadata !DIExpression()), !dbg !8033
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h12f60e44748363d6E(i64 %base) #8, !dbg !8034
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !8035, !srcloc !8002
  ret void, !dbg !8036
}

; <x86_64::instructions::tlb::InvPicdCommand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h42e73be466123049E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8037 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8061, metadata !DIExpression()), !dbg !8068
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8062, metadata !DIExpression()), !dbg !8068
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !8065, metadata !DIExpression()), !dbg !8069
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !8066, metadata !DIExpression()), !dbg !8070
  %1 = load i16, ptr %self, align 8, !dbg !8068, !range !8071, !noundef !21
  %_3 = zext i16 %1 to i64, !dbg !8068
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !8068

bb2:                                              ; preds = %start
  unreachable, !dbg !8068

bb3:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 3, !dbg !8072
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !8072
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !8063, metadata !DIExpression()), !dbg !8073
  %2 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 1, !dbg !8074
  store ptr %2, ptr %__self_1, align 8, !dbg !8074
; call core::fmt::Formatter::debug_tuple_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17ha7fa31dd1f3f285bE(ptr align 8 %f, ptr align 1 @alloc9879, i64 7, ptr align 1 %__self_01, ptr align 8 @vtable.e, ptr align 1 %__self_1, ptr align 8 @vtable.m) #8, !dbg !8075
  %4 = zext i1 %3 to i8, !dbg !8075
  store i8 %4, ptr %0, align 1, !dbg !8075
  br label %bb6, !dbg !8075

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Single", ptr %self, i32 0, i32 1, !dbg !8076
  store ptr %5, ptr %__self_0, align 8, !dbg !8076
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc9875, i64 6, ptr align 1 %__self_0, ptr align 8 @vtable.m) #8, !dbg !8077
  %7 = zext i1 %6 to i8, !dbg !8077
  store i8 %7, ptr %0, align 1, !dbg !8077
  br label %bb6, !dbg !8077

bb5:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9874, i64 3) #8, !dbg !8068
  %9 = zext i1 %8 to i8, !dbg !8068
  store i8 %9, ptr %0, align 1, !dbg !8068
  br label %bb6, !dbg !8068

bb1:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9873, i64 15) #8, !dbg !8068
  %11 = zext i1 %10 to i8, !dbg !8068
  store i8 %11, ptr %0, align 1, !dbg !8068
  br label %bb6, !dbg !8068

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !8078, !range !1608, !noundef !21
  %13 = trunc i8 %12 to i1, !dbg !8078
  ret i1 %13, !dbg !8078
}

; <x86_64::instructions::tlb::InvpcidDescriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hd1f769547e73ddcaE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8079 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8089, metadata !DIExpression()), !dbg !8091
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8090, metadata !DIExpression()), !dbg !8091
  %0 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !8092
  store ptr %0, ptr %_16, align 8, !dbg !8092
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h2e104e1edf632d7cE(ptr align 8 %f, ptr align 1 @alloc9880, i64 17, ptr align 1 @alloc9881, i64 7, ptr align 1 %self, ptr align 8 @vtable.f, ptr align 1 @alloc9882, i64 4, ptr align 1 %_16, ptr align 8 @vtable.6) #8, !dbg !8091
  ret i1 %1, !dbg !8093
}

; <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0619f6108631a6E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8094 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8099, metadata !DIExpression()), !dbg !8101
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8100, metadata !DIExpression()), !dbg !8101
  store ptr %self, ptr %_9, align 8, !dbg !8102
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc9883, i64 4, ptr align 1 %_9, ptr align 8 @vtable.n) #8, !dbg !8101
  ret i1 %0, !dbg !8103
}

; <x86_64::registers::control::Cr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf1de0507bc94af92E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8104 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8113, metadata !DIExpression()), !dbg !8115
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8114, metadata !DIExpression()), !dbg !8115
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9887, i64 3) #8, !dbg !8115
  ret i1 %0, !dbg !8116
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h86f32aad0038b3c6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8117 {
start:
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_283 = alloca i8, align 1
  %_273 = alloca i8, align 1
  %_264 = alloca i8, align 1
  %_255 = alloca i8, align 1
  %_251 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_237 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8127, metadata !DIExpression()), !dbg !8250
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8128, metadata !DIExpression()), !dbg !8251
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8129, metadata !DIExpression()), !dbg !8252
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8131, metadata !DIExpression()), !dbg !8253
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8146, metadata !DIExpression()), !dbg !8254
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8148, metadata !DIExpression()), !dbg !8255
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8150, metadata !DIExpression()), !dbg !8256
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8152, metadata !DIExpression()), !dbg !8257
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8154, metadata !DIExpression()), !dbg !8258
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8156, metadata !DIExpression()), !dbg !8259
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8158, metadata !DIExpression()), !dbg !8260
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8160, metadata !DIExpression()), !dbg !8261
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8162, metadata !DIExpression()), !dbg !8262
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8164, metadata !DIExpression()), !dbg !8263
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8166, metadata !DIExpression()), !dbg !8264
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8168, metadata !DIExpression()), !dbg !8265
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8170, metadata !DIExpression()), !dbg !8266
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8172, metadata !DIExpression()), !dbg !8267
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8174, metadata !DIExpression()), !dbg !8268
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8176, metadata !DIExpression()), !dbg !8269
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8178, metadata !DIExpression()), !dbg !8270
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8180, metadata !DIExpression()), !dbg !8271
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8182, metadata !DIExpression()), !dbg !8272
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8184, metadata !DIExpression()), !dbg !8273
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8186, metadata !DIExpression()), !dbg !8274
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8188, metadata !DIExpression()), !dbg !8275
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8190, metadata !DIExpression()), !dbg !8276
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8192, metadata !DIExpression()), !dbg !8277
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8194, metadata !DIExpression()), !dbg !8278
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8196, metadata !DIExpression()), !dbg !8279
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8198, metadata !DIExpression()), !dbg !8280
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8200, metadata !DIExpression()), !dbg !8281
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8202, metadata !DIExpression()), !dbg !8282
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8204, metadata !DIExpression()), !dbg !8283
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8206, metadata !DIExpression()), !dbg !8284
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8208, metadata !DIExpression()), !dbg !8285
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8210, metadata !DIExpression()), !dbg !8286
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8212, metadata !DIExpression()), !dbg !8287
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8214, metadata !DIExpression()), !dbg !8288
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8216, metadata !DIExpression()), !dbg !8289
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8218, metadata !DIExpression()), !dbg !8290
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8220, metadata !DIExpression()), !dbg !8291
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8222, metadata !DIExpression()), !dbg !8292
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8224, metadata !DIExpression()), !dbg !8293
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8226, metadata !DIExpression()), !dbg !8294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8228, metadata !DIExpression()), !dbg !8295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8230, metadata !DIExpression()), !dbg !8296
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8232, metadata !DIExpression()), !dbg !8297
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8234, metadata !DIExpression()), !dbg !8298
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8236, metadata !DIExpression()), !dbg !8299
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8238, metadata !DIExpression()), !dbg !8300
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8240, metadata !DIExpression()), !dbg !8301
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8242, metadata !DIExpression()), !dbg !8302
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8244, metadata !DIExpression()), !dbg !8303
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8246, metadata !DIExpression()), !dbg !8304
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8248, metadata !DIExpression()), !dbg !8305
  store i8 1, ptr %first, align 1, !dbg !8306
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h21de989591767254E"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_4, label %bb2, label %bb13, !dbg !8307

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h93615816553922c0E"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_26, label %bb15, label %bb26, !dbg !8307

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !8308
  %_6 = xor i1 %_7, true, !dbg !8309
  br i1 %_6, label %bb3, label %bb8, !dbg !8309

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9891, i64 21) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !8311
  %3 = zext i1 %2 to i8, !dbg !8311
  store i8 %3, ptr %_17, align 1, !dbg !8311
  %4 = load i8, ptr %_17, align 1, !dbg !8311, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !8311
  %_22 = zext i1 %5 to i64, !dbg !8311
  %6 = icmp eq i64 %_22, 0, !dbg !8311
  br i1 %6, label %bb13, label %bb12, !dbg !8311

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !8312
  %8 = zext i1 %7 to i8, !dbg !8312
  store i8 %8, ptr %_8, align 1, !dbg !8312
  %9 = load i8, ptr %_8, align 1, !dbg !8312, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !8312
  %_13 = zext i1 %10 to i64, !dbg !8312
  %11 = icmp eq i64 %_13, 0, !dbg !8312
  br i1 %11, label %bb8, label %bb7, !dbg !8312

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8313
  %13 = zext i1 %12 to i8, !dbg !8313
  store i8 %13, ptr %0, align 1, !dbg !8313
  br label %bb169, !dbg !8313

bb6:                                              ; No predecessors!
  unreachable, !dbg !8312

bb169:                                            ; preds = %bb168, %bb167, %bb161, %bb157, %bb151, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8314, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !8314
  ret i1 %15, !dbg !8314

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8315
  %17 = zext i1 %16 to i8, !dbg !8315
  store i8 %17, ptr %0, align 1, !dbg !8315
  br label %bb169, !dbg !8315

bb11:                                             ; No predecessors!
  unreachable, !dbg !8311

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17hfc45c547b79e22bcE"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_48, label %bb28, label %bb39, !dbg !8307

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !8308
  %_28 = xor i1 %_29, true, !dbg !8309
  br i1 %_28, label %bb16, label %bb21, !dbg !8309

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9893, i64 19) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !8311
  %20 = zext i1 %19 to i8, !dbg !8311
  store i8 %20, ptr %_39, align 1, !dbg !8311
  %21 = load i8, ptr %_39, align 1, !dbg !8311, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !8311
  %_44 = zext i1 %22 to i64, !dbg !8311
  %23 = icmp eq i64 %_44, 0, !dbg !8311
  br i1 %23, label %bb26, label %bb25, !dbg !8311

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !8312
  %25 = zext i1 %24 to i8, !dbg !8312
  store i8 %25, ptr %_30, align 1, !dbg !8312
  %26 = load i8, ptr %_30, align 1, !dbg !8312, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !8312
  %_35 = zext i1 %27 to i64, !dbg !8312
  %28 = icmp eq i64 %_35, 0, !dbg !8312
  br i1 %28, label %bb21, label %bb20, !dbg !8312

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8316
  %30 = zext i1 %29 to i8, !dbg !8316
  store i8 %30, ptr %0, align 1, !dbg !8316
  br label %bb169, !dbg !8316

bb19:                                             ; No predecessors!
  unreachable, !dbg !8312

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8317
  %32 = zext i1 %31 to i8, !dbg !8317
  store i8 %32, ptr %0, align 1, !dbg !8317
  br label %bb169, !dbg !8317

bb24:                                             ; No predecessors!
  unreachable, !dbg !8311

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hcd36a3071e86327cE"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_70, label %bb41, label %bb52, !dbg !8307

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !8308
  %_50 = xor i1 %_51, true, !dbg !8309
  br i1 %_50, label %bb29, label %bb34, !dbg !8309

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9895, i64 19) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !8311
  %35 = zext i1 %34 to i8, !dbg !8311
  store i8 %35, ptr %_61, align 1, !dbg !8311
  %36 = load i8, ptr %_61, align 1, !dbg !8311, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !8311
  %_66 = zext i1 %37 to i64, !dbg !8311
  %38 = icmp eq i64 %_66, 0, !dbg !8311
  br i1 %38, label %bb39, label %bb38, !dbg !8311

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !8312
  %40 = zext i1 %39 to i8, !dbg !8312
  store i8 %40, ptr %_52, align 1, !dbg !8312
  %41 = load i8, ptr %_52, align 1, !dbg !8312, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !8312
  %_57 = zext i1 %42 to i64, !dbg !8312
  %43 = icmp eq i64 %_57, 0, !dbg !8312
  br i1 %43, label %bb34, label %bb33, !dbg !8312

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8318
  %45 = zext i1 %44 to i8, !dbg !8318
  store i8 %45, ptr %0, align 1, !dbg !8318
  br label %bb169, !dbg !8318

bb32:                                             ; No predecessors!
  unreachable, !dbg !8312

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8319
  %47 = zext i1 %46 to i8, !dbg !8319
  store i8 %47, ptr %0, align 1, !dbg !8319
  br label %bb169, !dbg !8319

bb37:                                             ; No predecessors!
  unreachable, !dbg !8311

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h1695add944d3bd80E"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_92, label %bb54, label %bb65, !dbg !8307

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !8308
  %_72 = xor i1 %_73, true, !dbg !8309
  br i1 %_72, label %bb42, label %bb47, !dbg !8309

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9897, i64 13) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !8311
  %50 = zext i1 %49 to i8, !dbg !8311
  store i8 %50, ptr %_83, align 1, !dbg !8311
  %51 = load i8, ptr %_83, align 1, !dbg !8311, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !8311
  %_88 = zext i1 %52 to i64, !dbg !8311
  %53 = icmp eq i64 %_88, 0, !dbg !8311
  br i1 %53, label %bb52, label %bb51, !dbg !8311

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !8312
  %55 = zext i1 %54 to i8, !dbg !8312
  store i8 %55, ptr %_74, align 1, !dbg !8312
  %56 = load i8, ptr %_74, align 1, !dbg !8312, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !8312
  %_79 = zext i1 %57 to i64, !dbg !8312
  %58 = icmp eq i64 %_79, 0, !dbg !8312
  br i1 %58, label %bb47, label %bb46, !dbg !8312

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8320
  %60 = zext i1 %59 to i8, !dbg !8320
  store i8 %60, ptr %0, align 1, !dbg !8320
  br label %bb169, !dbg !8320

bb45:                                             ; No predecessors!
  unreachable, !dbg !8312

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8321
  %62 = zext i1 %61 to i8, !dbg !8321
  store i8 %62, ptr %0, align 1, !dbg !8321
  br label %bb169, !dbg !8321

bb50:                                             ; No predecessors!
  unreachable, !dbg !8311

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h8e2b8f1705959652E"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_114, label %bb67, label %bb78, !dbg !8307

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !8308
  %_94 = xor i1 %_95, true, !dbg !8309
  br i1 %_94, label %bb55, label %bb60, !dbg !8309

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9899, i64 14) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !8311
  %65 = zext i1 %64 to i8, !dbg !8311
  store i8 %65, ptr %_105, align 1, !dbg !8311
  %66 = load i8, ptr %_105, align 1, !dbg !8311, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !8311
  %_110 = zext i1 %67 to i64, !dbg !8311
  %68 = icmp eq i64 %_110, 0, !dbg !8311
  br i1 %68, label %bb65, label %bb64, !dbg !8311

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !8312
  %70 = zext i1 %69 to i8, !dbg !8312
  store i8 %70, ptr %_96, align 1, !dbg !8312
  %71 = load i8, ptr %_96, align 1, !dbg !8312, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !8312
  %_101 = zext i1 %72 to i64, !dbg !8312
  %73 = icmp eq i64 %_101, 0, !dbg !8312
  br i1 %73, label %bb60, label %bb59, !dbg !8312

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8322
  %75 = zext i1 %74 to i8, !dbg !8322
  store i8 %75, ptr %0, align 1, !dbg !8322
  br label %bb169, !dbg !8322

bb58:                                             ; No predecessors!
  unreachable, !dbg !8312

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8323
  %77 = zext i1 %76 to i8, !dbg !8323
  store i8 %77, ptr %0, align 1, !dbg !8323
  br label %bb169, !dbg !8323

bb63:                                             ; No predecessors!
  unreachable, !dbg !8311

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_136 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h9a6e0d7baefb9410E"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_136, label %bb80, label %bb91, !dbg !8307

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !8308
  %_116 = xor i1 %_117, true, !dbg !8309
  br i1 %_116, label %bb68, label %bb73, !dbg !8309

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9901, i64 13) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !8311
  %80 = zext i1 %79 to i8, !dbg !8311
  store i8 %80, ptr %_127, align 1, !dbg !8311
  %81 = load i8, ptr %_127, align 1, !dbg !8311, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !8311
  %_132 = zext i1 %82 to i64, !dbg !8311
  %83 = icmp eq i64 %_132, 0, !dbg !8311
  br i1 %83, label %bb78, label %bb77, !dbg !8311

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !8312
  %85 = zext i1 %84 to i8, !dbg !8312
  store i8 %85, ptr %_118, align 1, !dbg !8312
  %86 = load i8, ptr %_118, align 1, !dbg !8312, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !8312
  %_123 = zext i1 %87 to i64, !dbg !8312
  %88 = icmp eq i64 %_123, 0, !dbg !8312
  br i1 %88, label %bb73, label %bb72, !dbg !8312

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8324
  %90 = zext i1 %89 to i8, !dbg !8324
  store i8 %90, ptr %0, align 1, !dbg !8324
  br label %bb169, !dbg !8324

bb71:                                             ; No predecessors!
  unreachable, !dbg !8312

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8325
  %92 = zext i1 %91 to i8, !dbg !8325
  store i8 %92, ptr %0, align 1, !dbg !8325
  br label %bb169, !dbg !8325

bb76:                                             ; No predecessors!
  unreachable, !dbg !8311

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_158 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h07695f1b8d2013f3E"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_158, label %bb93, label %bb104, !dbg !8307

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !8308
  %_138 = xor i1 %_139, true, !dbg !8309
  br i1 %_138, label %bb81, label %bb86, !dbg !8309

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9903, i64 13) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !8311
  %95 = zext i1 %94 to i8, !dbg !8311
  store i8 %95, ptr %_149, align 1, !dbg !8311
  %96 = load i8, ptr %_149, align 1, !dbg !8311, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !8311
  %_154 = zext i1 %97 to i64, !dbg !8311
  %98 = icmp eq i64 %_154, 0, !dbg !8311
  br i1 %98, label %bb91, label %bb90, !dbg !8311

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !8312
  %100 = zext i1 %99 to i8, !dbg !8312
  store i8 %100, ptr %_140, align 1, !dbg !8312
  %101 = load i8, ptr %_140, align 1, !dbg !8312, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !8312
  %_145 = zext i1 %102 to i64, !dbg !8312
  %103 = icmp eq i64 %_145, 0, !dbg !8312
  br i1 %103, label %bb86, label %bb85, !dbg !8312

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8326
  %105 = zext i1 %104 to i8, !dbg !8326
  store i8 %105, ptr %0, align 1, !dbg !8326
  br label %bb169, !dbg !8326

bb84:                                             ; No predecessors!
  unreachable, !dbg !8312

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8327
  %107 = zext i1 %106 to i8, !dbg !8327
  store i8 %107, ptr %0, align 1, !dbg !8327
  br label %bb169, !dbg !8327

bb89:                                             ; No predecessors!
  unreachable, !dbg !8311

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_180 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h493b762dddcadfcdE"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_180, label %bb106, label %bb117, !dbg !8307

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !8308
  %_160 = xor i1 %_161, true, !dbg !8309
  br i1 %_160, label %bb94, label %bb99, !dbg !8309

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9905, i64 14) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !8311
  %110 = zext i1 %109 to i8, !dbg !8311
  store i8 %110, ptr %_171, align 1, !dbg !8311
  %111 = load i8, ptr %_171, align 1, !dbg !8311, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !8311
  %_176 = zext i1 %112 to i64, !dbg !8311
  %113 = icmp eq i64 %_176, 0, !dbg !8311
  br i1 %113, label %bb104, label %bb103, !dbg !8311

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !8312
  %115 = zext i1 %114 to i8, !dbg !8312
  store i8 %115, ptr %_162, align 1, !dbg !8312
  %116 = load i8, ptr %_162, align 1, !dbg !8312, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !8312
  %_167 = zext i1 %117 to i64, !dbg !8312
  %118 = icmp eq i64 %_167, 0, !dbg !8312
  br i1 %118, label %bb99, label %bb98, !dbg !8312

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8328
  %120 = zext i1 %119 to i8, !dbg !8328
  store i8 %120, ptr %0, align 1, !dbg !8328
  br label %bb169, !dbg !8328

bb97:                                             ; No predecessors!
  unreachable, !dbg !8312

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8329
  %122 = zext i1 %121 to i8, !dbg !8329
  store i8 %122, ptr %0, align 1, !dbg !8329
  br label %bb169, !dbg !8329

bb102:                                            ; No predecessors!
  unreachable, !dbg !8311

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_202 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h173919cedc78e8c9E"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_202, label %bb119, label %bb130, !dbg !8307

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_183 = trunc i8 %123 to i1, !dbg !8308
  %_182 = xor i1 %_183, true, !dbg !8309
  br i1 %_182, label %bb107, label %bb112, !dbg !8309

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9907, i64 17) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !8311
  %125 = zext i1 %124 to i8, !dbg !8311
  store i8 %125, ptr %_193, align 1, !dbg !8311
  %126 = load i8, ptr %_193, align 1, !dbg !8311, !range !1608, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !8311
  %_198 = zext i1 %127 to i64, !dbg !8311
  %128 = icmp eq i64 %_198, 0, !dbg !8311
  br i1 %128, label %bb117, label %bb116, !dbg !8311

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !8312
  %130 = zext i1 %129 to i8, !dbg !8312
  store i8 %130, ptr %_184, align 1, !dbg !8312
  %131 = load i8, ptr %_184, align 1, !dbg !8312, !range !1608, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !8312
  %_189 = zext i1 %132 to i64, !dbg !8312
  %133 = icmp eq i64 %_189, 0, !dbg !8312
  br i1 %133, label %bb112, label %bb111, !dbg !8312

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8330
  %135 = zext i1 %134 to i8, !dbg !8330
  store i8 %135, ptr %0, align 1, !dbg !8330
  br label %bb169, !dbg !8330

bb110:                                            ; No predecessors!
  unreachable, !dbg !8312

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8331
  %137 = zext i1 %136 to i8, !dbg !8331
  store i8 %137, ptr %0, align 1, !dbg !8331
  br label %bb169, !dbg !8331

bb115:                                            ; No predecessors!
  unreachable, !dbg !8311

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_224 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h6fb13dbb3c7ca999E"(ptr align 8 %self) #8, !dbg !8307
  br i1 %_224, label %bb132, label %bb143, !dbg !8307

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_205 = trunc i8 %138 to i1, !dbg !8308
  %_204 = xor i1 %_205, true, !dbg !8309
  br i1 %_204, label %bb120, label %bb125, !dbg !8309

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9909, i64 13) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_216) #8, !dbg !8311
  %140 = zext i1 %139 to i8, !dbg !8311
  store i8 %140, ptr %_215, align 1, !dbg !8311
  %141 = load i8, ptr %_215, align 1, !dbg !8311, !range !1608, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !8311
  %_220 = zext i1 %142 to i64, !dbg !8311
  %143 = icmp eq i64 %_220, 0, !dbg !8311
  br i1 %143, label %bb130, label %bb129, !dbg !8311

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_207) #8, !dbg !8312
  %145 = zext i1 %144 to i8, !dbg !8312
  store i8 %145, ptr %_206, align 1, !dbg !8312
  %146 = load i8, ptr %_206, align 1, !dbg !8312, !range !1608, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !8312
  %_211 = zext i1 %147 to i64, !dbg !8312
  %148 = icmp eq i64 %_211, 0, !dbg !8312
  br i1 %148, label %bb125, label %bb124, !dbg !8312

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8332
  %150 = zext i1 %149 to i8, !dbg !8332
  store i8 %150, ptr %0, align 1, !dbg !8332
  br label %bb169, !dbg !8332

bb123:                                            ; No predecessors!
  unreachable, !dbg !8312

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8333
  %152 = zext i1 %151 to i8, !dbg !8333
  store i8 %152, ptr %0, align 1, !dbg !8333
  br label %bb169, !dbg !8333

bb128:                                            ; No predecessors!
  unreachable, !dbg !8311

bb143:                                            ; preds = %bb138, %bb130
  %_247 = load i64, ptr %self, align 8, !dbg !8334, !noundef !21
; call x86_64::registers::control::Cr0Flags::all
  %153 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17h080f7399a327222dE() #8, !dbg !8335
  store i64 %153, ptr %_251, align 8, !dbg !8335
; call x86_64::registers::control::Cr0Flags::bits
  %_249 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h771207d16b4cc8a6E(ptr align 8 %_251) #8, !dbg !8335
  %_248 = xor i64 %_249, -1, !dbg !8336
  %154 = and i64 %_247, %_248, !dbg !8334
  store i64 %154, ptr %extra_bits, align 8, !dbg !8334
  %_252 = load i64, ptr %extra_bits, align 8, !dbg !8337, !noundef !21
  %155 = icmp eq i64 %_252, 0, !dbg !8337
  br i1 %155, label %bb162, label %bb146, !dbg !8337

bb132:                                            ; preds = %bb130
  %156 = load i8, ptr %first, align 1, !dbg !8308, !range !1608, !noundef !21
  %_227 = trunc i8 %156 to i1, !dbg !8308
  %_226 = xor i1 %_227, true, !dbg !8309
  br i1 %_226, label %bb133, label %bb138, !dbg !8309

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !8310
; call core::fmt::Formatter::write_str
  %_238 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9911, i64 6) #8, !dbg !8311
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %157 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_238) #8, !dbg !8311
  %158 = zext i1 %157 to i8, !dbg !8311
  store i8 %158, ptr %_237, align 1, !dbg !8311
  %159 = load i8, ptr %_237, align 1, !dbg !8311, !range !1608, !noundef !21
  %160 = trunc i8 %159 to i1, !dbg !8311
  %_242 = zext i1 %160 to i64, !dbg !8311
  %161 = icmp eq i64 %_242, 0, !dbg !8311
  br i1 %161, label %bb143, label %bb142, !dbg !8311

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8312
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %162 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_229) #8, !dbg !8312
  %163 = zext i1 %162 to i8, !dbg !8312
  store i8 %163, ptr %_228, align 1, !dbg !8312
  %164 = load i8, ptr %_228, align 1, !dbg !8312, !range !1608, !noundef !21
  %165 = trunc i8 %164 to i1, !dbg !8312
  %_233 = zext i1 %165 to i64, !dbg !8312
  %166 = icmp eq i64 %_233, 0, !dbg !8312
  br i1 %166, label %bb138, label %bb137, !dbg !8312

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %167 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8338
  %168 = zext i1 %167 to i8, !dbg !8338
  store i8 %168, ptr %0, align 1, !dbg !8338
  br label %bb169, !dbg !8338

bb136:                                            ; No predecessors!
  unreachable, !dbg !8312

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %169 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8339
  %170 = zext i1 %169 to i8, !dbg !8339
  store i8 %170, ptr %0, align 1, !dbg !8339
  br label %bb169, !dbg !8339

bb141:                                            ; No predecessors!
  unreachable, !dbg !8311

bb162:                                            ; preds = %bb155, %bb143
  %171 = load i8, ptr %first, align 1, !dbg !8340, !range !1608, !noundef !21
  %_282 = trunc i8 %171 to i1, !dbg !8340
  br i1 %_282, label %bb163, label %bb168, !dbg !8340

bb146:                                            ; preds = %bb143
  %172 = load i8, ptr %first, align 1, !dbg !8341, !range !1608, !noundef !21
  %_254 = trunc i8 %172 to i1, !dbg !8341
  %_253 = xor i1 %_254, true, !dbg !8342
  br i1 %_253, label %bb147, label %bb152, !dbg !8342

bb152:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !8343
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !8344
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_265) #8, !dbg !8344
  %174 = zext i1 %173 to i8, !dbg !8344
  store i8 %174, ptr %_264, align 1, !dbg !8344
  %175 = load i8, ptr %_264, align 1, !dbg !8344, !range !1608, !noundef !21
  %176 = trunc i8 %175 to i1, !dbg !8344
  %_269 = zext i1 %176 to i64, !dbg !8344
  %177 = icmp eq i64 %_269, 0, !dbg !8344
  br i1 %177, label %bb155, label %bb157, !dbg !8344

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_256 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8345
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_256) #8, !dbg !8345
  %179 = zext i1 %178 to i8, !dbg !8345
  store i8 %179, ptr %_255, align 1, !dbg !8345
  %180 = load i8, ptr %_255, align 1, !dbg !8345, !range !1608, !noundef !21
  %181 = trunc i8 %180 to i1, !dbg !8345
  %_260 = zext i1 %181 to i64, !dbg !8345
  %182 = icmp eq i64 %_260, 0, !dbg !8345
  br i1 %182, label %bb152, label %bb151, !dbg !8345

bb151:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8346
  %184 = zext i1 %183 to i8, !dbg !8346
  store i8 %184, ptr %0, align 1, !dbg !8346
  br label %bb169, !dbg !8346

bb150:                                            ; No predecessors!
  unreachable, !dbg !8345

bb155:                                            ; preds = %bb152
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_274 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8347
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %185 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_274) #8, !dbg !8347
  %186 = zext i1 %185 to i8, !dbg !8347
  store i8 %186, ptr %_273, align 1, !dbg !8347
  %187 = load i8, ptr %_273, align 1, !dbg !8347, !range !1608, !noundef !21
  %188 = trunc i8 %187 to i1, !dbg !8347
  %_278 = zext i1 %188 to i64, !dbg !8347
  %189 = icmp eq i64 %_278, 0, !dbg !8347
  br i1 %189, label %bb162, label %bb161, !dbg !8347

bb157:                                            ; preds = %bb152
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %190 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8348
  %191 = zext i1 %190 to i8, !dbg !8348
  store i8 %191, ptr %0, align 1, !dbg !8348
  br label %bb169, !dbg !8348

bb156:                                            ; No predecessors!
  unreachable, !dbg !8344

bb161:                                            ; preds = %bb155
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %192 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8349
  %193 = zext i1 %192 to i8, !dbg !8349
  store i8 %193, ptr %0, align 1, !dbg !8349
  br label %bb169, !dbg !8349

bb160:                                            ; No predecessors!
  unreachable, !dbg !8347

bb168:                                            ; preds = %bb163, %bb162
  store i8 0, ptr %0, align 1, !dbg !8350
  br label %bb169, !dbg !8314

bb163:                                            ; preds = %bb162
; call core::fmt::Formatter::write_str
  %_284 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !8351
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_284) #8, !dbg !8351
  %195 = zext i1 %194 to i8, !dbg !8351
  store i8 %195, ptr %_283, align 1, !dbg !8351
  %196 = load i8, ptr %_283, align 1, !dbg !8351, !range !1608, !noundef !21
  %197 = trunc i8 %196 to i1, !dbg !8351
  %_288 = zext i1 %197 to i64, !dbg !8351
  %198 = icmp eq i64 %_288, 0, !dbg !8351
  br i1 %198, label %bb168, label %bb167, !dbg !8351

bb167:                                            ; preds = %bb163
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9890) #8, !dbg !8352
  %200 = zext i1 %199 to i8, !dbg !8352
  store i8 %200, ptr %0, align 1, !dbg !8352
  br label %bb169, !dbg !8352

bb166:                                            ; No predecessors!
  unreachable, !dbg !8351
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h57a9f33fcc5c43aaE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8353 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8356, metadata !DIExpression()), !dbg !8358
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8357, metadata !DIExpression()), !dbg !8359
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8360
  ret i1 %0, !dbg !8361
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h93218df2f7088f9bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8362 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8365, metadata !DIExpression()), !dbg !8367
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8366, metadata !DIExpression()), !dbg !8368
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8369
  ret i1 %0, !dbg !8370
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h12e5a81aaa184826E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8371 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8374, metadata !DIExpression()), !dbg !8376
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8375, metadata !DIExpression()), !dbg !8377
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8378
  ret i1 %0, !dbg !8379
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h41afe2d61af70b48E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8380 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8383, metadata !DIExpression()), !dbg !8385
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8384, metadata !DIExpression()), !dbg !8386
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8387
  ret i1 %0, !dbg !8388
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17h080f7399a327222dE() unnamed_addr #0 !dbg !8389 {
start:
  ret i64 3758424127, !dbg !8392
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h771207d16b4cc8a6E(ptr align 8 %self) unnamed_addr #0 !dbg !8393 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8397, metadata !DIExpression()), !dbg !8398
  %0 = load i64, ptr %self, align 8, !dbg !8399, !noundef !21
  ret i64 %0, !dbg !8400
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h21de989591767254E"(ptr align 8 %self) unnamed_addr #0 !dbg !8401 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8407, metadata !DIExpression()), !dbg !8409
  br i1 false, label %bb1, label %bb2, !dbg !8409

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8409, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !8409
  %1 = icmp eq i64 %_3, 1, !dbg !8409
  %2 = zext i1 %1 to i8, !dbg !8409
  store i8 %2, ptr %0, align 1, !dbg !8409
  br label %bb3, !dbg !8409

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8409
  br label %bb3, !dbg !8409

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8410, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8410
  ret i1 %4, !dbg !8410
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h93615816553922c0E"(ptr align 8 %self) unnamed_addr #0 !dbg !8411 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8413, metadata !DIExpression()), !dbg !8415
  br i1 false, label %bb1, label %bb2, !dbg !8415

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8415, !noundef !21
  %_3 = and i64 %_4, 2, !dbg !8415
  %1 = icmp eq i64 %_3, 2, !dbg !8415
  %2 = zext i1 %1 to i8, !dbg !8415
  store i8 %2, ptr %0, align 1, !dbg !8415
  br label %bb3, !dbg !8415

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8415
  br label %bb3, !dbg !8415

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8416, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8416
  ret i1 %4, !dbg !8416
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17hfc45c547b79e22bcE"(ptr align 8 %self) unnamed_addr #0 !dbg !8417 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8419, metadata !DIExpression()), !dbg !8421
  br i1 false, label %bb1, label %bb2, !dbg !8421

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8421, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !8421
  %1 = icmp eq i64 %_3, 4, !dbg !8421
  %2 = zext i1 %1 to i8, !dbg !8421
  store i8 %2, ptr %0, align 1, !dbg !8421
  br label %bb3, !dbg !8421

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8421
  br label %bb3, !dbg !8421

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8422, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8422
  ret i1 %4, !dbg !8422
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hcd36a3071e86327cE"(ptr align 8 %self) unnamed_addr #0 !dbg !8423 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8425, metadata !DIExpression()), !dbg !8427
  br i1 false, label %bb1, label %bb2, !dbg !8427

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8427, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !8427
  %1 = icmp eq i64 %_3, 8, !dbg !8427
  %2 = zext i1 %1 to i8, !dbg !8427
  store i8 %2, ptr %0, align 1, !dbg !8427
  br label %bb3, !dbg !8427

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8427
  br label %bb3, !dbg !8427

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8428, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8428
  ret i1 %4, !dbg !8428
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h1695add944d3bd80E"(ptr align 8 %self) unnamed_addr #0 !dbg !8429 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8431, metadata !DIExpression()), !dbg !8433
  br i1 false, label %bb1, label %bb2, !dbg !8433

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8433, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !8433
  %1 = icmp eq i64 %_3, 16, !dbg !8433
  %2 = zext i1 %1 to i8, !dbg !8433
  store i8 %2, ptr %0, align 1, !dbg !8433
  br label %bb3, !dbg !8433

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8433
  br label %bb3, !dbg !8433

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8434, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8434
  ret i1 %4, !dbg !8434
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h8e2b8f1705959652E"(ptr align 8 %self) unnamed_addr #0 !dbg !8435 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8437, metadata !DIExpression()), !dbg !8439
  br i1 false, label %bb1, label %bb2, !dbg !8439

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8439, !noundef !21
  %_3 = and i64 %_4, 32, !dbg !8439
  %1 = icmp eq i64 %_3, 32, !dbg !8439
  %2 = zext i1 %1 to i8, !dbg !8439
  store i8 %2, ptr %0, align 1, !dbg !8439
  br label %bb3, !dbg !8439

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8439
  br label %bb3, !dbg !8439

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8440, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8440
  ret i1 %4, !dbg !8440
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h9a6e0d7baefb9410E"(ptr align 8 %self) unnamed_addr #0 !dbg !8441 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8443, metadata !DIExpression()), !dbg !8445
  br i1 false, label %bb1, label %bb2, !dbg !8445

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8445, !noundef !21
  %_3 = and i64 %_4, 65536, !dbg !8445
  %1 = icmp eq i64 %_3, 65536, !dbg !8445
  %2 = zext i1 %1 to i8, !dbg !8445
  store i8 %2, ptr %0, align 1, !dbg !8445
  br label %bb3, !dbg !8445

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8445
  br label %bb3, !dbg !8445

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8446, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8446
  ret i1 %4, !dbg !8446
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h07695f1b8d2013f3E"(ptr align 8 %self) unnamed_addr #0 !dbg !8447 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8449, metadata !DIExpression()), !dbg !8451
  br i1 false, label %bb1, label %bb2, !dbg !8451

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8451, !noundef !21
  %_3 = and i64 %_4, 262144, !dbg !8451
  %1 = icmp eq i64 %_3, 262144, !dbg !8451
  %2 = zext i1 %1 to i8, !dbg !8451
  store i8 %2, ptr %0, align 1, !dbg !8451
  br label %bb3, !dbg !8451

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8451
  br label %bb3, !dbg !8451

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8452, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8452
  ret i1 %4, !dbg !8452
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h493b762dddcadfcdE"(ptr align 8 %self) unnamed_addr #0 !dbg !8453 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8455, metadata !DIExpression()), !dbg !8457
  br i1 false, label %bb1, label %bb2, !dbg !8457

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8457, !noundef !21
  %_3 = and i64 %_4, 536870912, !dbg !8457
  %1 = icmp eq i64 %_3, 536870912, !dbg !8457
  %2 = zext i1 %1 to i8, !dbg !8457
  store i8 %2, ptr %0, align 1, !dbg !8457
  br label %bb3, !dbg !8457

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8457
  br label %bb3, !dbg !8457

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8458, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8458
  ret i1 %4, !dbg !8458
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h173919cedc78e8c9E"(ptr align 8 %self) unnamed_addr #0 !dbg !8459 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8461, metadata !DIExpression()), !dbg !8463
  br i1 false, label %bb1, label %bb2, !dbg !8463

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8463, !noundef !21
  %_3 = and i64 %_4, 1073741824, !dbg !8463
  %1 = icmp eq i64 %_3, 1073741824, !dbg !8463
  %2 = zext i1 %1 to i8, !dbg !8463
  store i8 %2, ptr %0, align 1, !dbg !8463
  br label %bb3, !dbg !8463

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8463
  br label %bb3, !dbg !8463

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8464, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8464
  ret i1 %4, !dbg !8464
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h6fb13dbb3c7ca999E"(ptr align 8 %self) unnamed_addr #0 !dbg !8465 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8467, metadata !DIExpression()), !dbg !8469
  br i1 false, label %bb1, label %bb2, !dbg !8469

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8469, !noundef !21
  %_3 = and i64 %_4, 2147483648, !dbg !8469
  %1 = icmp eq i64 %_3, 2147483648, !dbg !8469
  %2 = zext i1 %1 to i8, !dbg !8469
  store i8 %2, ptr %0, align 1, !dbg !8469
  br label %bb3, !dbg !8469

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8469
  br label %bb3, !dbg !8469

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8470, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8470
  ret i1 %4, !dbg !8470
}

; <x86_64::registers::control::Cr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hd79767b1fbf8b727E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8471 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8478, metadata !DIExpression()), !dbg !8480
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8479, metadata !DIExpression()), !dbg !8480
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9915, i64 3) #8, !dbg !8480
  ret i1 %0, !dbg !8481
}

; <x86_64::registers::control::Cr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h6f8b4b5cbed9de93E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8482 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8489, metadata !DIExpression()), !dbg !8491
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8490, metadata !DIExpression()), !dbg !8491
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9916, i64 3) #8, !dbg !8491
  ret i1 %0, !dbg !8492
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha36992953877ee94E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8493 {
start:
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_85 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_57 = alloca i8, align 1
  %_53 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8502, metadata !DIExpression()), !dbg !8540
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8503, metadata !DIExpression()), !dbg !8541
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8504, metadata !DIExpression()), !dbg !8542
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8506, metadata !DIExpression()), !dbg !8543
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8508, metadata !DIExpression()), !dbg !8544
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8510, metadata !DIExpression()), !dbg !8545
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8512, metadata !DIExpression()), !dbg !8546
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8514, metadata !DIExpression()), !dbg !8547
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8516, metadata !DIExpression()), !dbg !8548
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8518, metadata !DIExpression()), !dbg !8549
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8520, metadata !DIExpression()), !dbg !8550
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8522, metadata !DIExpression()), !dbg !8551
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8524, metadata !DIExpression()), !dbg !8552
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8526, metadata !DIExpression()), !dbg !8553
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8528, metadata !DIExpression()), !dbg !8554
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8530, metadata !DIExpression()), !dbg !8555
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8532, metadata !DIExpression()), !dbg !8556
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8534, metadata !DIExpression()), !dbg !8557
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8536, metadata !DIExpression()), !dbg !8558
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8538, metadata !DIExpression()), !dbg !8559
  store i8 1, ptr %first, align 1, !dbg !8560
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17hae99b3508a703ca2E"(ptr align 8 %self) #8, !dbg !8561
  br i1 %_4, label %bb2, label %bb13, !dbg !8561

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hfd6030024346a209E"(ptr align 8 %self) #8, !dbg !8561
  br i1 %_26, label %bb15, label %bb26, !dbg !8561

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8562, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !8562
  %_6 = xor i1 %_7, true, !dbg !8563
  br i1 %_6, label %bb3, label %bb8, !dbg !8563

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8564
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9920, i64 23) #8, !dbg !8565
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !8565
  %3 = zext i1 %2 to i8, !dbg !8565
  store i8 %3, ptr %_17, align 1, !dbg !8565
  %4 = load i8, ptr %_17, align 1, !dbg !8565, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !8565
  %_22 = zext i1 %5 to i64, !dbg !8565
  %6 = icmp eq i64 %_22, 0, !dbg !8565
  br i1 %6, label %bb13, label %bb12, !dbg !8565

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8566
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !8566
  %8 = zext i1 %7 to i8, !dbg !8566
  store i8 %8, ptr %_8, align 1, !dbg !8566
  %9 = load i8, ptr %_8, align 1, !dbg !8566, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !8566
  %_13 = zext i1 %10 to i64, !dbg !8566
  %11 = icmp eq i64 %_13, 0, !dbg !8566
  br i1 %11, label %bb8, label %bb7, !dbg !8566

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9919) #8, !dbg !8567
  %13 = zext i1 %12 to i8, !dbg !8567
  store i8 %13, ptr %0, align 1, !dbg !8567
  br label %bb52, !dbg !8567

bb6:                                              ; No predecessors!
  unreachable, !dbg !8566

bb52:                                             ; preds = %bb51, %bb50, %bb44, %bb40, %bb34, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8568, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !8568
  ret i1 %15, !dbg !8568

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9919) #8, !dbg !8569
  %17 = zext i1 %16 to i8, !dbg !8569
  store i8 %17, ptr %0, align 1, !dbg !8569
  br label %bb52, !dbg !8569

bb11:                                             ; No predecessors!
  unreachable, !dbg !8565

bb26:                                             ; preds = %bb21, %bb13
  %_49 = load i64, ptr %self, align 8, !dbg !8570, !noundef !21
; call x86_64::registers::control::Cr3Flags::all
  %18 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17hf51f9355f05d1443E() #8, !dbg !8571
  store i64 %18, ptr %_53, align 8, !dbg !8571
; call x86_64::registers::control::Cr3Flags::bits
  %_51 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h94a5b9f5fff0f524E(ptr align 8 %_53) #8, !dbg !8571
  %_50 = xor i64 %_51, -1, !dbg !8572
  %19 = and i64 %_49, %_50, !dbg !8570
  store i64 %19, ptr %extra_bits, align 8, !dbg !8570
  %_54 = load i64, ptr %extra_bits, align 8, !dbg !8573, !noundef !21
  %20 = icmp eq i64 %_54, 0, !dbg !8573
  br i1 %20, label %bb45, label %bb29, !dbg !8573

bb15:                                             ; preds = %bb13
  %21 = load i8, ptr %first, align 1, !dbg !8562, !range !1608, !noundef !21
  %_29 = trunc i8 %21 to i1, !dbg !8562
  %_28 = xor i1 %_29, true, !dbg !8563
  br i1 %_28, label %bb16, label %bb21, !dbg !8563

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !8564
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9922, i64 24) #8, !dbg !8565
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %22 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !8565
  %23 = zext i1 %22 to i8, !dbg !8565
  store i8 %23, ptr %_39, align 1, !dbg !8565
  %24 = load i8, ptr %_39, align 1, !dbg !8565, !range !1608, !noundef !21
  %25 = trunc i8 %24 to i1, !dbg !8565
  %_44 = zext i1 %25 to i64, !dbg !8565
  %26 = icmp eq i64 %_44, 0, !dbg !8565
  br i1 %26, label %bb26, label %bb25, !dbg !8565

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8566
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %27 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !8566
  %28 = zext i1 %27 to i8, !dbg !8566
  store i8 %28, ptr %_30, align 1, !dbg !8566
  %29 = load i8, ptr %_30, align 1, !dbg !8566, !range !1608, !noundef !21
  %30 = trunc i8 %29 to i1, !dbg !8566
  %_35 = zext i1 %30 to i64, !dbg !8566
  %31 = icmp eq i64 %_35, 0, !dbg !8566
  br i1 %31, label %bb21, label %bb20, !dbg !8566

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %32 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9919) #8, !dbg !8574
  %33 = zext i1 %32 to i8, !dbg !8574
  store i8 %33, ptr %0, align 1, !dbg !8574
  br label %bb52, !dbg !8574

bb19:                                             ; No predecessors!
  unreachable, !dbg !8566

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %34 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9919) #8, !dbg !8575
  %35 = zext i1 %34 to i8, !dbg !8575
  store i8 %35, ptr %0, align 1, !dbg !8575
  br label %bb52, !dbg !8575

bb24:                                             ; No predecessors!
  unreachable, !dbg !8565

bb45:                                             ; preds = %bb38, %bb26
  %36 = load i8, ptr %first, align 1, !dbg !8576, !range !1608, !noundef !21
  %_84 = trunc i8 %36 to i1, !dbg !8576
  br i1 %_84, label %bb46, label %bb51, !dbg !8576

bb29:                                             ; preds = %bb26
  %37 = load i8, ptr %first, align 1, !dbg !8577, !range !1608, !noundef !21
  %_56 = trunc i8 %37 to i1, !dbg !8577
  %_55 = xor i1 %_56, true, !dbg !8578
  br i1 %_55, label %bb30, label %bb35, !dbg !8578

bb35:                                             ; preds = %bb30, %bb29
  store i8 0, ptr %first, align 1, !dbg !8579
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !8580
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %38 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_67) #8, !dbg !8580
  %39 = zext i1 %38 to i8, !dbg !8580
  store i8 %39, ptr %_66, align 1, !dbg !8580
  %40 = load i8, ptr %_66, align 1, !dbg !8580, !range !1608, !noundef !21
  %41 = trunc i8 %40 to i1, !dbg !8580
  %_71 = zext i1 %41 to i64, !dbg !8580
  %42 = icmp eq i64 %_71, 0, !dbg !8580
  br i1 %42, label %bb38, label %bb40, !dbg !8580

bb30:                                             ; preds = %bb29
; call core::fmt::Formatter::write_str
  %_58 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8581
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %43 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_58) #8, !dbg !8581
  %44 = zext i1 %43 to i8, !dbg !8581
  store i8 %44, ptr %_57, align 1, !dbg !8581
  %45 = load i8, ptr %_57, align 1, !dbg !8581, !range !1608, !noundef !21
  %46 = trunc i8 %45 to i1, !dbg !8581
  %_62 = zext i1 %46 to i64, !dbg !8581
  %47 = icmp eq i64 %_62, 0, !dbg !8581
  br i1 %47, label %bb35, label %bb34, !dbg !8581

bb34:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %48 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9919) #8, !dbg !8582
  %49 = zext i1 %48 to i8, !dbg !8582
  store i8 %49, ptr %0, align 1, !dbg !8582
  br label %bb52, !dbg !8582

bb33:                                             ; No predecessors!
  unreachable, !dbg !8581

bb38:                                             ; preds = %bb35
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_76 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8583
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %50 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_76) #8, !dbg !8583
  %51 = zext i1 %50 to i8, !dbg !8583
  store i8 %51, ptr %_75, align 1, !dbg !8583
  %52 = load i8, ptr %_75, align 1, !dbg !8583, !range !1608, !noundef !21
  %53 = trunc i8 %52 to i1, !dbg !8583
  %_80 = zext i1 %53 to i64, !dbg !8583
  %54 = icmp eq i64 %_80, 0, !dbg !8583
  br i1 %54, label %bb45, label %bb44, !dbg !8583

bb40:                                             ; preds = %bb35
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %55 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9919) #8, !dbg !8584
  %56 = zext i1 %55 to i8, !dbg !8584
  store i8 %56, ptr %0, align 1, !dbg !8584
  br label %bb52, !dbg !8584

bb39:                                             ; No predecessors!
  unreachable, !dbg !8580

bb44:                                             ; preds = %bb38
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %57 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9919) #8, !dbg !8585
  %58 = zext i1 %57 to i8, !dbg !8585
  store i8 %58, ptr %0, align 1, !dbg !8585
  br label %bb52, !dbg !8585

bb43:                                             ; No predecessors!
  unreachable, !dbg !8583

bb51:                                             ; preds = %bb46, %bb45
  store i8 0, ptr %0, align 1, !dbg !8586
  br label %bb52, !dbg !8568

bb46:                                             ; preds = %bb45
; call core::fmt::Formatter::write_str
  %_86 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !8587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %59 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_86) #8, !dbg !8587
  %60 = zext i1 %59 to i8, !dbg !8587
  store i8 %60, ptr %_85, align 1, !dbg !8587
  %61 = load i8, ptr %_85, align 1, !dbg !8587, !range !1608, !noundef !21
  %62 = trunc i8 %61 to i1, !dbg !8587
  %_90 = zext i1 %62 to i64, !dbg !8587
  %63 = icmp eq i64 %_90, 0, !dbg !8587
  br i1 %63, label %bb51, label %bb50, !dbg !8587

bb50:                                             ; preds = %bb46
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %64 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9919) #8, !dbg !8588
  %65 = zext i1 %64 to i8, !dbg !8588
  store i8 %65, ptr %0, align 1, !dbg !8588
  br label %bb52, !dbg !8588

bb49:                                             ; No predecessors!
  unreachable, !dbg !8587
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h094bbbd7e9309f63E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8589 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8592, metadata !DIExpression()), !dbg !8594
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8593, metadata !DIExpression()), !dbg !8595
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8596
  ret i1 %0, !dbg !8597
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h0e7495be7e0b546eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8598 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8601, metadata !DIExpression()), !dbg !8603
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8602, metadata !DIExpression()), !dbg !8604
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8605
  ret i1 %0, !dbg !8606
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h636281a6325432e0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8607 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8610, metadata !DIExpression()), !dbg !8612
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8611, metadata !DIExpression()), !dbg !8613
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8614
  ret i1 %0, !dbg !8615
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h44eb37e9574023f1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8616 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8619, metadata !DIExpression()), !dbg !8621
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8620, metadata !DIExpression()), !dbg !8622
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8623
  ret i1 %0, !dbg !8624
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17hf51f9355f05d1443E() unnamed_addr #0 !dbg !8625 {
start:
  ret i64 24, !dbg !8628
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h94a5b9f5fff0f524E(ptr align 8 %self) unnamed_addr #0 !dbg !8629 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8633, metadata !DIExpression()), !dbg !8634
  %0 = load i64, ptr %self, align 8, !dbg !8635, !noundef !21
  ret i64 %0, !dbg !8636
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17hae99b3508a703ca2E"(ptr align 8 %self) unnamed_addr #0 !dbg !8637 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8643, metadata !DIExpression()), !dbg !8645
  br i1 false, label %bb1, label %bb2, !dbg !8645

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8645, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !8645
  %1 = icmp eq i64 %_3, 8, !dbg !8645
  %2 = zext i1 %1 to i8, !dbg !8645
  store i8 %2, ptr %0, align 1, !dbg !8645
  br label %bb3, !dbg !8645

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8645
  br label %bb3, !dbg !8645

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8646, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8646
  ret i1 %4, !dbg !8646
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hfd6030024346a209E"(ptr align 8 %self) unnamed_addr #0 !dbg !8647 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8649, metadata !DIExpression()), !dbg !8651
  br i1 false, label %bb1, label %bb2, !dbg !8651

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8651, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !8651
  %1 = icmp eq i64 %_3, 16, !dbg !8651
  %2 = zext i1 %1 to i8, !dbg !8651
  store i8 %2, ptr %0, align 1, !dbg !8651
  br label %bb3, !dbg !8651

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8651
  br label %bb3, !dbg !8651

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8652, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !8652
  ret i1 %4, !dbg !8652
}

; <x86_64::registers::control::Cr4 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h4209a17b04049646E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8653 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8660, metadata !DIExpression()), !dbg !8662
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8661, metadata !DIExpression()), !dbg !8662
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9926, i64 3) #8, !dbg !8662
  ret i1 %0, !dbg !8663
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e5138baf70e97b4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8664 {
start:
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_591 = alloca i8, align 1
  %_581 = alloca i8, align 1
  %_572 = alloca i8, align 1
  %_563 = alloca i8, align 1
  %_559 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_545 = alloca i8, align 1
  %_536 = alloca i8, align 1
  %_523 = alloca i8, align 1
  %_514 = alloca i8, align 1
  %_501 = alloca i8, align 1
  %_492 = alloca i8, align 1
  %_479 = alloca i8, align 1
  %_470 = alloca i8, align 1
  %_457 = alloca i8, align 1
  %_448 = alloca i8, align 1
  %_435 = alloca i8, align 1
  %_426 = alloca i8, align 1
  %_413 = alloca i8, align 1
  %_404 = alloca i8, align 1
  %_391 = alloca i8, align 1
  %_382 = alloca i8, align 1
  %_369 = alloca i8, align 1
  %_360 = alloca i8, align 1
  %_347 = alloca i8, align 1
  %_338 = alloca i8, align 1
  %_325 = alloca i8, align 1
  %_316 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_294 = alloca i8, align 1
  %_281 = alloca i8, align 1
  %_272 = alloca i8, align 1
  %_259 = alloca i8, align 1
  %_250 = alloca i8, align 1
  %_237 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8673, metadata !DIExpression()), !dbg !8895
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8674, metadata !DIExpression()), !dbg !8896
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8675, metadata !DIExpression()), !dbg !8897
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8677, metadata !DIExpression()), !dbg !8898
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8679, metadata !DIExpression()), !dbg !8899
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8681, metadata !DIExpression()), !dbg !8900
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8683, metadata !DIExpression()), !dbg !8901
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8685, metadata !DIExpression()), !dbg !8902
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8687, metadata !DIExpression()), !dbg !8903
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8689, metadata !DIExpression()), !dbg !8904
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8691, metadata !DIExpression()), !dbg !8905
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8693, metadata !DIExpression()), !dbg !8906
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8695, metadata !DIExpression()), !dbg !8907
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8697, metadata !DIExpression()), !dbg !8908
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8699, metadata !DIExpression()), !dbg !8909
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8701, metadata !DIExpression()), !dbg !8910
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8703, metadata !DIExpression()), !dbg !8911
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8705, metadata !DIExpression()), !dbg !8912
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8707, metadata !DIExpression()), !dbg !8913
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8709, metadata !DIExpression()), !dbg !8914
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8711, metadata !DIExpression()), !dbg !8915
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8713, metadata !DIExpression()), !dbg !8916
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8715, metadata !DIExpression()), !dbg !8917
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8717, metadata !DIExpression()), !dbg !8918
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8719, metadata !DIExpression()), !dbg !8919
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8721, metadata !DIExpression()), !dbg !8920
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8723, metadata !DIExpression()), !dbg !8921
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8725, metadata !DIExpression()), !dbg !8922
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8727, metadata !DIExpression()), !dbg !8923
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8729, metadata !DIExpression()), !dbg !8924
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8731, metadata !DIExpression()), !dbg !8925
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8733, metadata !DIExpression()), !dbg !8926
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8735, metadata !DIExpression()), !dbg !8927
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8737, metadata !DIExpression()), !dbg !8928
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8739, metadata !DIExpression()), !dbg !8929
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8741, metadata !DIExpression()), !dbg !8930
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8743, metadata !DIExpression()), !dbg !8931
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8745, metadata !DIExpression()), !dbg !8932
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8747, metadata !DIExpression()), !dbg !8933
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8749, metadata !DIExpression()), !dbg !8934
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8751, metadata !DIExpression()), !dbg !8935
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8753, metadata !DIExpression()), !dbg !8936
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8755, metadata !DIExpression()), !dbg !8937
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8757, metadata !DIExpression()), !dbg !8938
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8759, metadata !DIExpression()), !dbg !8939
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8761, metadata !DIExpression()), !dbg !8940
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8763, metadata !DIExpression()), !dbg !8941
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8765, metadata !DIExpression()), !dbg !8942
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8767, metadata !DIExpression()), !dbg !8943
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8769, metadata !DIExpression()), !dbg !8944
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8771, metadata !DIExpression()), !dbg !8945
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8773, metadata !DIExpression()), !dbg !8946
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8775, metadata !DIExpression()), !dbg !8947
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8777, metadata !DIExpression()), !dbg !8948
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8779, metadata !DIExpression()), !dbg !8949
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8781, metadata !DIExpression()), !dbg !8950
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8783, metadata !DIExpression()), !dbg !8951
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8785, metadata !DIExpression()), !dbg !8952
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8787, metadata !DIExpression()), !dbg !8953
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8789, metadata !DIExpression()), !dbg !8954
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8791, metadata !DIExpression()), !dbg !8955
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8793, metadata !DIExpression()), !dbg !8956
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8795, metadata !DIExpression()), !dbg !8957
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8797, metadata !DIExpression()), !dbg !8958
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8799, metadata !DIExpression()), !dbg !8959
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8801, metadata !DIExpression()), !dbg !8960
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8803, metadata !DIExpression()), !dbg !8961
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8805, metadata !DIExpression()), !dbg !8962
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8807, metadata !DIExpression()), !dbg !8963
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8809, metadata !DIExpression()), !dbg !8964
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8811, metadata !DIExpression()), !dbg !8965
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8813, metadata !DIExpression()), !dbg !8966
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8815, metadata !DIExpression()), !dbg !8967
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8817, metadata !DIExpression()), !dbg !8968
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8819, metadata !DIExpression()), !dbg !8969
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8821, metadata !DIExpression()), !dbg !8970
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8823, metadata !DIExpression()), !dbg !8971
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8825, metadata !DIExpression()), !dbg !8972
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8827, metadata !DIExpression()), !dbg !8973
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8829, metadata !DIExpression()), !dbg !8974
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8831, metadata !DIExpression()), !dbg !8975
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8833, metadata !DIExpression()), !dbg !8976
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8835, metadata !DIExpression()), !dbg !8977
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !8837, metadata !DIExpression()), !dbg !8978
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !8839, metadata !DIExpression()), !dbg !8979
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !8841, metadata !DIExpression()), !dbg !8980
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !8843, metadata !DIExpression()), !dbg !8981
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !8845, metadata !DIExpression()), !dbg !8982
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !8847, metadata !DIExpression()), !dbg !8983
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !8849, metadata !DIExpression()), !dbg !8984
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !8851, metadata !DIExpression()), !dbg !8985
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !8853, metadata !DIExpression()), !dbg !8986
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !8855, metadata !DIExpression()), !dbg !8987
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !8857, metadata !DIExpression()), !dbg !8988
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !8859, metadata !DIExpression()), !dbg !8989
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !8861, metadata !DIExpression()), !dbg !8990
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !8863, metadata !DIExpression()), !dbg !8991
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !8865, metadata !DIExpression()), !dbg !8992
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !8867, metadata !DIExpression()), !dbg !8993
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !8869, metadata !DIExpression()), !dbg !8994
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !8871, metadata !DIExpression()), !dbg !8995
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !8873, metadata !DIExpression()), !dbg !8996
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !8875, metadata !DIExpression()), !dbg !8997
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8877, metadata !DIExpression()), !dbg !8998
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !8879, metadata !DIExpression()), !dbg !8999
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !8881, metadata !DIExpression()), !dbg !9000
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !8883, metadata !DIExpression()), !dbg !9001
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !8885, metadata !DIExpression()), !dbg !9002
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !8887, metadata !DIExpression()), !dbg !9003
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !8889, metadata !DIExpression()), !dbg !9004
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !8891, metadata !DIExpression()), !dbg !9005
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !8893, metadata !DIExpression()), !dbg !9006
  store i8 1, ptr %first, align 1, !dbg !9007
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h4020bbaca27def6bE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_4, label %bb2, label %bb13, !dbg !9008

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h6cecebfeacc1d6bcE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_26, label %bb15, label %bb26, !dbg !9008

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !9009
  %_6 = xor i1 %_7, true, !dbg !9010
  br i1 %_6, label %bb3, label %bb8, !dbg !9010

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9930, i64 28) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !9012
  %3 = zext i1 %2 to i8, !dbg !9012
  store i8 %3, ptr %_17, align 1, !dbg !9012
  %4 = load i8, ptr %_17, align 1, !dbg !9012, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !9012
  %_22 = zext i1 %5 to i64, !dbg !9012
  %6 = icmp eq i64 %_22, 0, !dbg !9012
  br i1 %6, label %bb13, label %bb12, !dbg !9012

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !9013
  %8 = zext i1 %7 to i8, !dbg !9013
  store i8 %8, ptr %_8, align 1, !dbg !9013
  %9 = load i8, ptr %_8, align 1, !dbg !9013, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !9013
  %_13 = zext i1 %10 to i64, !dbg !9013
  %11 = icmp eq i64 %_13, 0, !dbg !9013
  br i1 %11, label %bb8, label %bb7, !dbg !9013

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9014
  %13 = zext i1 %12 to i8, !dbg !9014
  store i8 %13, ptr %0, align 1, !dbg !9014
  br label %bb351, !dbg !9014

bb6:                                              ; No predecessors!
  unreachable, !dbg !9013

bb351:                                            ; preds = %bb350, %bb349, %bb343, %bb339, %bb333, %bb324, %bb319, %bb311, %bb306, %bb298, %bb293, %bb285, %bb280, %bb272, %bb267, %bb259, %bb254, %bb246, %bb241, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9015, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !9015
  ret i1 %15, !dbg !9015

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9016
  %17 = zext i1 %16 to i8, !dbg !9016
  store i8 %17, ptr %0, align 1, !dbg !9016
  br label %bb351, !dbg !9016

bb11:                                             ; No predecessors!
  unreachable, !dbg !9012

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hde043b4ba2b376bdE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_48, label %bb28, label %bb39, !dbg !9008

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !9009
  %_28 = xor i1 %_29, true, !dbg !9010
  br i1 %_28, label %bb16, label %bb21, !dbg !9010

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9932, i64 33) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !9012
  %20 = zext i1 %19 to i8, !dbg !9012
  store i8 %20, ptr %_39, align 1, !dbg !9012
  %21 = load i8, ptr %_39, align 1, !dbg !9012, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !9012
  %_44 = zext i1 %22 to i64, !dbg !9012
  %23 = icmp eq i64 %_44, 0, !dbg !9012
  br i1 %23, label %bb26, label %bb25, !dbg !9012

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !9013
  %25 = zext i1 %24 to i8, !dbg !9013
  store i8 %25, ptr %_30, align 1, !dbg !9013
  %26 = load i8, ptr %_30, align 1, !dbg !9013, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !9013
  %_35 = zext i1 %27 to i64, !dbg !9013
  %28 = icmp eq i64 %_35, 0, !dbg !9013
  br i1 %28, label %bb21, label %bb20, !dbg !9013

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9017
  %30 = zext i1 %29 to i8, !dbg !9017
  store i8 %30, ptr %0, align 1, !dbg !9017
  br label %bb351, !dbg !9017

bb19:                                             ; No predecessors!
  unreachable, !dbg !9013

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9018
  %32 = zext i1 %31 to i8, !dbg !9018
  store i8 %32, ptr %0, align 1, !dbg !9018
  br label %bb351, !dbg !9018

bb24:                                             ; No predecessors!
  unreachable, !dbg !9012

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h64a2dd4a4f089440E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_70, label %bb41, label %bb52, !dbg !9008

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !9009
  %_50 = xor i1 %_51, true, !dbg !9010
  br i1 %_50, label %bb29, label %bb34, !dbg !9010

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9934, i64 17) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !9012
  %35 = zext i1 %34 to i8, !dbg !9012
  store i8 %35, ptr %_61, align 1, !dbg !9012
  %36 = load i8, ptr %_61, align 1, !dbg !9012, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !9012
  %_66 = zext i1 %37 to i64, !dbg !9012
  %38 = icmp eq i64 %_66, 0, !dbg !9012
  br i1 %38, label %bb39, label %bb38, !dbg !9012

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !9013
  %40 = zext i1 %39 to i8, !dbg !9013
  store i8 %40, ptr %_52, align 1, !dbg !9013
  %41 = load i8, ptr %_52, align 1, !dbg !9013, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !9013
  %_57 = zext i1 %42 to i64, !dbg !9013
  %43 = icmp eq i64 %_57, 0, !dbg !9013
  br i1 %43, label %bb34, label %bb33, !dbg !9013

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9019
  %45 = zext i1 %44 to i8, !dbg !9019
  store i8 %45, ptr %0, align 1, !dbg !9019
  br label %bb351, !dbg !9019

bb32:                                             ; No predecessors!
  unreachable, !dbg !9013

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9020
  %47 = zext i1 %46 to i8, !dbg !9020
  store i8 %47, ptr %0, align 1, !dbg !9020
  br label %bb351, !dbg !9020

bb37:                                             ; No predecessors!
  unreachable, !dbg !9012

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17hf04842394b035d6aE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_92, label %bb54, label %bb65, !dbg !9008

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !9009
  %_72 = xor i1 %_73, true, !dbg !9010
  br i1 %_72, label %bb42, label %bb47, !dbg !9010

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9936, i64 20) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !9012
  %50 = zext i1 %49 to i8, !dbg !9012
  store i8 %50, ptr %_83, align 1, !dbg !9012
  %51 = load i8, ptr %_83, align 1, !dbg !9012, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !9012
  %_88 = zext i1 %52 to i64, !dbg !9012
  %53 = icmp eq i64 %_88, 0, !dbg !9012
  br i1 %53, label %bb52, label %bb51, !dbg !9012

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !9013
  %55 = zext i1 %54 to i8, !dbg !9013
  store i8 %55, ptr %_74, align 1, !dbg !9013
  %56 = load i8, ptr %_74, align 1, !dbg !9013, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !9013
  %_79 = zext i1 %57 to i64, !dbg !9013
  %58 = icmp eq i64 %_79, 0, !dbg !9013
  br i1 %58, label %bb47, label %bb46, !dbg !9013

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9021
  %60 = zext i1 %59 to i8, !dbg !9021
  store i8 %60, ptr %0, align 1, !dbg !9021
  br label %bb351, !dbg !9021

bb45:                                             ; No predecessors!
  unreachable, !dbg !9013

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9022
  %62 = zext i1 %61 to i8, !dbg !9022
  store i8 %62, ptr %0, align 1, !dbg !9022
  br label %bb351, !dbg !9022

bb50:                                             ; No predecessors!
  unreachable, !dbg !9012

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h3b3c70a68412eac5E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_114, label %bb67, label %bb78, !dbg !9008

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !9009
  %_94 = xor i1 %_95, true, !dbg !9010
  br i1 %_94, label %bb55, label %bb60, !dbg !9010

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9938, i64 19) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !9012
  %65 = zext i1 %64 to i8, !dbg !9012
  store i8 %65, ptr %_105, align 1, !dbg !9012
  %66 = load i8, ptr %_105, align 1, !dbg !9012, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !9012
  %_110 = zext i1 %67 to i64, !dbg !9012
  %68 = icmp eq i64 %_110, 0, !dbg !9012
  br i1 %68, label %bb65, label %bb64, !dbg !9012

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !9013
  %70 = zext i1 %69 to i8, !dbg !9013
  store i8 %70, ptr %_96, align 1, !dbg !9013
  %71 = load i8, ptr %_96, align 1, !dbg !9013, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !9013
  %_101 = zext i1 %72 to i64, !dbg !9013
  %73 = icmp eq i64 %_101, 0, !dbg !9013
  br i1 %73, label %bb60, label %bb59, !dbg !9013

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9023
  %75 = zext i1 %74 to i8, !dbg !9023
  store i8 %75, ptr %0, align 1, !dbg !9023
  br label %bb351, !dbg !9023

bb58:                                             ; No predecessors!
  unreachable, !dbg !9013

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9024
  %77 = zext i1 %76 to i8, !dbg !9024
  store i8 %77, ptr %0, align 1, !dbg !9024
  br label %bb351, !dbg !9024

bb63:                                             ; No predecessors!
  unreachable, !dbg !9012

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_136 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hc4a9942a86672ae1E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_136, label %bb80, label %bb91, !dbg !9008

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !9009
  %_116 = xor i1 %_117, true, !dbg !9010
  br i1 %_116, label %bb68, label %bb73, !dbg !9010

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9940, i64 26) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !9012
  %80 = zext i1 %79 to i8, !dbg !9012
  store i8 %80, ptr %_127, align 1, !dbg !9012
  %81 = load i8, ptr %_127, align 1, !dbg !9012, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !9012
  %_132 = zext i1 %82 to i64, !dbg !9012
  %83 = icmp eq i64 %_132, 0, !dbg !9012
  br i1 %83, label %bb78, label %bb77, !dbg !9012

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !9013
  %85 = zext i1 %84 to i8, !dbg !9013
  store i8 %85, ptr %_118, align 1, !dbg !9013
  %86 = load i8, ptr %_118, align 1, !dbg !9013, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !9013
  %_123 = zext i1 %87 to i64, !dbg !9013
  %88 = icmp eq i64 %_123, 0, !dbg !9013
  br i1 %88, label %bb73, label %bb72, !dbg !9013

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9025
  %90 = zext i1 %89 to i8, !dbg !9025
  store i8 %90, ptr %0, align 1, !dbg !9025
  br label %bb351, !dbg !9025

bb71:                                             ; No predecessors!
  unreachable, !dbg !9013

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9026
  %92 = zext i1 %91 to i8, !dbg !9026
  store i8 %92, ptr %0, align 1, !dbg !9026
  br label %bb351, !dbg !9026

bb76:                                             ; No predecessors!
  unreachable, !dbg !9012

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_158 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h9c226b33e8221fbfE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_158, label %bb93, label %bb104, !dbg !9008

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !9009
  %_138 = xor i1 %_139, true, !dbg !9010
  br i1 %_138, label %bb81, label %bb86, !dbg !9010

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9942, i64 23) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !9012
  %95 = zext i1 %94 to i8, !dbg !9012
  store i8 %95, ptr %_149, align 1, !dbg !9012
  %96 = load i8, ptr %_149, align 1, !dbg !9012, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !9012
  %_154 = zext i1 %97 to i64, !dbg !9012
  %98 = icmp eq i64 %_154, 0, !dbg !9012
  br i1 %98, label %bb91, label %bb90, !dbg !9012

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !9013
  %100 = zext i1 %99 to i8, !dbg !9013
  store i8 %100, ptr %_140, align 1, !dbg !9013
  %101 = load i8, ptr %_140, align 1, !dbg !9013, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !9013
  %_145 = zext i1 %102 to i64, !dbg !9013
  %103 = icmp eq i64 %_145, 0, !dbg !9013
  br i1 %103, label %bb86, label %bb85, !dbg !9013

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9027
  %105 = zext i1 %104 to i8, !dbg !9027
  store i8 %105, ptr %0, align 1, !dbg !9027
  br label %bb351, !dbg !9027

bb84:                                             ; No predecessors!
  unreachable, !dbg !9013

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9028
  %107 = zext i1 %106 to i8, !dbg !9028
  store i8 %107, ptr %0, align 1, !dbg !9028
  br label %bb351, !dbg !9028

bb89:                                             ; No predecessors!
  unreachable, !dbg !9012

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_180 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9bbb7960df8459a3E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_180, label %bb106, label %bb117, !dbg !9008

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !9009
  %_160 = xor i1 %_161, true, !dbg !9010
  br i1 %_160, label %bb94, label %bb99, !dbg !9010

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9944, i64 11) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !9012
  %110 = zext i1 %109 to i8, !dbg !9012
  store i8 %110, ptr %_171, align 1, !dbg !9012
  %111 = load i8, ptr %_171, align 1, !dbg !9012, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !9012
  %_176 = zext i1 %112 to i64, !dbg !9012
  %113 = icmp eq i64 %_176, 0, !dbg !9012
  br i1 %113, label %bb104, label %bb103, !dbg !9012

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !9013
  %115 = zext i1 %114 to i8, !dbg !9013
  store i8 %115, ptr %_162, align 1, !dbg !9013
  %116 = load i8, ptr %_162, align 1, !dbg !9013, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !9013
  %_167 = zext i1 %117 to i64, !dbg !9013
  %118 = icmp eq i64 %_167, 0, !dbg !9013
  br i1 %118, label %bb99, label %bb98, !dbg !9013

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9029
  %120 = zext i1 %119 to i8, !dbg !9029
  store i8 %120, ptr %0, align 1, !dbg !9029
  br label %bb351, !dbg !9029

bb97:                                             ; No predecessors!
  unreachable, !dbg !9013

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9030
  %122 = zext i1 %121 to i8, !dbg !9030
  store i8 %122, ptr %0, align 1, !dbg !9030
  br label %bb351, !dbg !9030

bb102:                                            ; No predecessors!
  unreachable, !dbg !9012

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_202 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h692d5678a38d7abcE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_202, label %bb119, label %bb130, !dbg !9008

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_183 = trunc i8 %123 to i1, !dbg !9009
  %_182 = xor i1 %_183, true, !dbg !9010
  br i1 %_182, label %bb107, label %bb112, !dbg !9010

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9946, i64 27) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !9012
  %125 = zext i1 %124 to i8, !dbg !9012
  store i8 %125, ptr %_193, align 1, !dbg !9012
  %126 = load i8, ptr %_193, align 1, !dbg !9012, !range !1608, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !9012
  %_198 = zext i1 %127 to i64, !dbg !9012
  %128 = icmp eq i64 %_198, 0, !dbg !9012
  br i1 %128, label %bb117, label %bb116, !dbg !9012

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !9013
  %130 = zext i1 %129 to i8, !dbg !9013
  store i8 %130, ptr %_184, align 1, !dbg !9013
  %131 = load i8, ptr %_184, align 1, !dbg !9013, !range !1608, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !9013
  %_189 = zext i1 %132 to i64, !dbg !9013
  %133 = icmp eq i64 %_189, 0, !dbg !9013
  br i1 %133, label %bb112, label %bb111, !dbg !9013

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9031
  %135 = zext i1 %134 to i8, !dbg !9031
  store i8 %135, ptr %0, align 1, !dbg !9031
  br label %bb351, !dbg !9031

bb110:                                            ; No predecessors!
  unreachable, !dbg !9013

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9032
  %137 = zext i1 %136 to i8, !dbg !9032
  store i8 %137, ptr %0, align 1, !dbg !9032
  br label %bb351, !dbg !9032

bb115:                                            ; No predecessors!
  unreachable, !dbg !9012

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_224 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hdd5b280d79d098d2E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_224, label %bb132, label %bb143, !dbg !9008

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_205 = trunc i8 %138 to i1, !dbg !9009
  %_204 = xor i1 %_205, true, !dbg !9010
  br i1 %_204, label %bb120, label %bb125, !dbg !9010

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9948, i64 6) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_216) #8, !dbg !9012
  %140 = zext i1 %139 to i8, !dbg !9012
  store i8 %140, ptr %_215, align 1, !dbg !9012
  %141 = load i8, ptr %_215, align 1, !dbg !9012, !range !1608, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !9012
  %_220 = zext i1 %142 to i64, !dbg !9012
  %143 = icmp eq i64 %_220, 0, !dbg !9012
  br i1 %143, label %bb130, label %bb129, !dbg !9012

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_207) #8, !dbg !9013
  %145 = zext i1 %144 to i8, !dbg !9013
  store i8 %145, ptr %_206, align 1, !dbg !9013
  %146 = load i8, ptr %_206, align 1, !dbg !9013, !range !1608, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !9013
  %_211 = zext i1 %147 to i64, !dbg !9013
  %148 = icmp eq i64 %_211, 0, !dbg !9013
  br i1 %148, label %bb125, label %bb124, !dbg !9013

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9033
  %150 = zext i1 %149 to i8, !dbg !9033
  store i8 %150, ptr %0, align 1, !dbg !9033
  br label %bb351, !dbg !9033

bb123:                                            ; No predecessors!
  unreachable, !dbg !9013

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9034
  %152 = zext i1 %151 to i8, !dbg !9034
  store i8 %152, ptr %0, align 1, !dbg !9034
  br label %bb351, !dbg !9034

bb128:                                            ; No predecessors!
  unreachable, !dbg !9012

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_246 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hfb4b7b27b11d7893E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_246, label %bb145, label %bb156, !dbg !9008

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_227 = trunc i8 %153 to i1, !dbg !9009
  %_226 = xor i1 %_227, true, !dbg !9010
  br i1 %_226, label %bb133, label %bb138, !dbg !9010

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_238 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9950, i64 17) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_238) #8, !dbg !9012
  %155 = zext i1 %154 to i8, !dbg !9012
  store i8 %155, ptr %_237, align 1, !dbg !9012
  %156 = load i8, ptr %_237, align 1, !dbg !9012, !range !1608, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !9012
  %_242 = zext i1 %157 to i64, !dbg !9012
  %158 = icmp eq i64 %_242, 0, !dbg !9012
  br i1 %158, label %bb143, label %bb142, !dbg !9012

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_229) #8, !dbg !9013
  %160 = zext i1 %159 to i8, !dbg !9013
  store i8 %160, ptr %_228, align 1, !dbg !9013
  %161 = load i8, ptr %_228, align 1, !dbg !9013, !range !1608, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !9013
  %_233 = zext i1 %162 to i64, !dbg !9013
  %163 = icmp eq i64 %_233, 0, !dbg !9013
  br i1 %163, label %bb138, label %bb137, !dbg !9013

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9035
  %165 = zext i1 %164 to i8, !dbg !9035
  store i8 %165, ptr %0, align 1, !dbg !9035
  br label %bb351, !dbg !9035

bb136:                                            ; No predecessors!
  unreachable, !dbg !9013

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9036
  %167 = zext i1 %166 to i8, !dbg !9036
  store i8 %167, ptr %0, align 1, !dbg !9036
  br label %bb351, !dbg !9036

bb141:                                            ; No predecessors!
  unreachable, !dbg !9012

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_268 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17he3afb6ce03f8c7c2E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_268, label %bb158, label %bb169, !dbg !9008

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_249 = trunc i8 %168 to i1, !dbg !9009
  %_248 = xor i1 %_249, true, !dbg !9010
  br i1 %_248, label %bb146, label %bb151, !dbg !9010

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_260 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9952, i64 32) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_260) #8, !dbg !9012
  %170 = zext i1 %169 to i8, !dbg !9012
  store i8 %170, ptr %_259, align 1, !dbg !9012
  %171 = load i8, ptr %_259, align 1, !dbg !9012, !range !1608, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !9012
  %_264 = zext i1 %172 to i64, !dbg !9012
  %173 = icmp eq i64 %_264, 0, !dbg !9012
  br i1 %173, label %bb156, label %bb155, !dbg !9012

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_251 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_251) #8, !dbg !9013
  %175 = zext i1 %174 to i8, !dbg !9013
  store i8 %175, ptr %_250, align 1, !dbg !9013
  %176 = load i8, ptr %_250, align 1, !dbg !9013, !range !1608, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !9013
  %_255 = zext i1 %177 to i64, !dbg !9013
  %178 = icmp eq i64 %_255, 0, !dbg !9013
  br i1 %178, label %bb151, label %bb150, !dbg !9013

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9037
  %180 = zext i1 %179 to i8, !dbg !9037
  store i8 %180, ptr %0, align 1, !dbg !9037
  br label %bb351, !dbg !9037

bb149:                                            ; No predecessors!
  unreachable, !dbg !9013

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9038
  %182 = zext i1 %181 to i8, !dbg !9038
  store i8 %182, ptr %0, align 1, !dbg !9038
  br label %bb351, !dbg !9038

bb154:                                            ; No predecessors!
  unreachable, !dbg !9012

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_290 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hd9f0d6cab79eb32fE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_290, label %bb171, label %bb182, !dbg !9008

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_271 = trunc i8 %183 to i1, !dbg !9009
  %_270 = xor i1 %_271, true, !dbg !9010
  br i1 %_270, label %bb159, label %bb164, !dbg !9010

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_282 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9954, i64 9) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_282) #8, !dbg !9012
  %185 = zext i1 %184 to i8, !dbg !9012
  store i8 %185, ptr %_281, align 1, !dbg !9012
  %186 = load i8, ptr %_281, align 1, !dbg !9012, !range !1608, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !9012
  %_286 = zext i1 %187 to i64, !dbg !9012
  %188 = icmp eq i64 %_286, 0, !dbg !9012
  br i1 %188, label %bb169, label %bb168, !dbg !9012

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_273 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_273) #8, !dbg !9013
  %190 = zext i1 %189 to i8, !dbg !9013
  store i8 %190, ptr %_272, align 1, !dbg !9013
  %191 = load i8, ptr %_272, align 1, !dbg !9013, !range !1608, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !9013
  %_277 = zext i1 %192 to i64, !dbg !9013
  %193 = icmp eq i64 %_277, 0, !dbg !9013
  br i1 %193, label %bb164, label %bb163, !dbg !9013

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9039
  %195 = zext i1 %194 to i8, !dbg !9039
  store i8 %195, ptr %0, align 1, !dbg !9039
  br label %bb351, !dbg !9039

bb162:                                            ; No predecessors!
  unreachable, !dbg !9013

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9040
  %197 = zext i1 %196 to i8, !dbg !9040
  store i8 %197, ptr %0, align 1, !dbg !9040
  br label %bb351, !dbg !9040

bb167:                                            ; No predecessors!
  unreachable, !dbg !9012

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_312 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17ha0bf953611b5495cE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_312, label %bb184, label %bb195, !dbg !9008

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_293 = trunc i8 %198 to i1, !dbg !9009
  %_292 = xor i1 %_293, true, !dbg !9010
  br i1 %_292, label %bb172, label %bb177, !dbg !9010

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9956, i64 26) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_304) #8, !dbg !9012
  %200 = zext i1 %199 to i8, !dbg !9012
  store i8 %200, ptr %_303, align 1, !dbg !9012
  %201 = load i8, ptr %_303, align 1, !dbg !9012, !range !1608, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !9012
  %_308 = zext i1 %202 to i64, !dbg !9012
  %203 = icmp eq i64 %_308, 0, !dbg !9012
  br i1 %203, label %bb182, label %bb181, !dbg !9012

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_295 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_295) #8, !dbg !9013
  %205 = zext i1 %204 to i8, !dbg !9013
  store i8 %205, ptr %_294, align 1, !dbg !9013
  %206 = load i8, ptr %_294, align 1, !dbg !9013, !range !1608, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !9013
  %_299 = zext i1 %207 to i64, !dbg !9013
  %208 = icmp eq i64 %_299, 0, !dbg !9013
  br i1 %208, label %bb177, label %bb176, !dbg !9013

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9041
  %210 = zext i1 %209 to i8, !dbg !9041
  store i8 %210, ptr %0, align 1, !dbg !9041
  br label %bb351, !dbg !9041

bb175:                                            ; No predecessors!
  unreachable, !dbg !9013

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9042
  %212 = zext i1 %211 to i8, !dbg !9042
  store i8 %212, ptr %0, align 1, !dbg !9042
  br label %bb351, !dbg !9042

bb180:                                            ; No predecessors!
  unreachable, !dbg !9012

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_334 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17hd44345e74f3e9882E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_334, label %bb197, label %bb208, !dbg !9008

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_315 = trunc i8 %213 to i1, !dbg !9009
  %_314 = xor i1 %_315, true, !dbg !9010
  br i1 %_314, label %bb185, label %bb190, !dbg !9010

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_326 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9958, i64 21) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_326) #8, !dbg !9012
  %215 = zext i1 %214 to i8, !dbg !9012
  store i8 %215, ptr %_325, align 1, !dbg !9012
  %216 = load i8, ptr %_325, align 1, !dbg !9012, !range !1608, !noundef !21
  %217 = trunc i8 %216 to i1, !dbg !9012
  %_330 = zext i1 %217 to i64, !dbg !9012
  %218 = icmp eq i64 %_330, 0, !dbg !9012
  br i1 %218, label %bb195, label %bb194, !dbg !9012

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_317 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_317) #8, !dbg !9013
  %220 = zext i1 %219 to i8, !dbg !9013
  store i8 %220, ptr %_316, align 1, !dbg !9013
  %221 = load i8, ptr %_316, align 1, !dbg !9013, !range !1608, !noundef !21
  %222 = trunc i8 %221 to i1, !dbg !9013
  %_321 = zext i1 %222 to i64, !dbg !9013
  %223 = icmp eq i64 %_321, 0, !dbg !9013
  br i1 %223, label %bb190, label %bb189, !dbg !9013

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9043
  %225 = zext i1 %224 to i8, !dbg !9043
  store i8 %225, ptr %0, align 1, !dbg !9043
  br label %bb351, !dbg !9043

bb188:                                            ; No predecessors!
  unreachable, !dbg !9013

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9044
  %227 = zext i1 %226 to i8, !dbg !9044
  store i8 %227, ptr %0, align 1, !dbg !9044
  br label %bb351, !dbg !9044

bb193:                                            ; No predecessors!
  unreachable, !dbg !9012

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_356 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h1b0932316bc3a20aE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_356, label %bb210, label %bb221, !dbg !9008

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_337 = trunc i8 %228 to i1, !dbg !9009
  %_336 = xor i1 %_337, true, !dbg !9010
  br i1 %_336, label %bb198, label %bb203, !dbg !9010

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_348 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9960, i64 8) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_348) #8, !dbg !9012
  %230 = zext i1 %229 to i8, !dbg !9012
  store i8 %230, ptr %_347, align 1, !dbg !9012
  %231 = load i8, ptr %_347, align 1, !dbg !9012, !range !1608, !noundef !21
  %232 = trunc i8 %231 to i1, !dbg !9012
  %_352 = zext i1 %232 to i64, !dbg !9012
  %233 = icmp eq i64 %_352, 0, !dbg !9012
  br i1 %233, label %bb208, label %bb207, !dbg !9012

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_339 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_339) #8, !dbg !9013
  %235 = zext i1 %234 to i8, !dbg !9013
  store i8 %235, ptr %_338, align 1, !dbg !9013
  %236 = load i8, ptr %_338, align 1, !dbg !9013, !range !1608, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !9013
  %_343 = zext i1 %237 to i64, !dbg !9013
  %238 = icmp eq i64 %_343, 0, !dbg !9013
  br i1 %238, label %bb203, label %bb202, !dbg !9013

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9045
  %240 = zext i1 %239 to i8, !dbg !9045
  store i8 %240, ptr %0, align 1, !dbg !9045
  br label %bb351, !dbg !9045

bb201:                                            ; No predecessors!
  unreachable, !dbg !9013

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9046
  %242 = zext i1 %241 to i8, !dbg !9046
  store i8 %242, ptr %0, align 1, !dbg !9046
  br label %bb351, !dbg !9046

bb206:                                            ; No predecessors!
  unreachable, !dbg !9012

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_378 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h2b5b1697205b0dc1E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_378, label %bb223, label %bb234, !dbg !9008

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_359 = trunc i8 %243 to i1, !dbg !9009
  %_358 = xor i1 %_359, true, !dbg !9010
  br i1 %_358, label %bb211, label %bb216, !dbg !9010

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_370 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9962, i64 4) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_370) #8, !dbg !9012
  %245 = zext i1 %244 to i8, !dbg !9012
  store i8 %245, ptr %_369, align 1, !dbg !9012
  %246 = load i8, ptr %_369, align 1, !dbg !9012, !range !1608, !noundef !21
  %247 = trunc i8 %246 to i1, !dbg !9012
  %_374 = zext i1 %247 to i64, !dbg !9012
  %248 = icmp eq i64 %_374, 0, !dbg !9012
  br i1 %248, label %bb221, label %bb220, !dbg !9012

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_361 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_361) #8, !dbg !9013
  %250 = zext i1 %249 to i8, !dbg !9013
  store i8 %250, ptr %_360, align 1, !dbg !9013
  %251 = load i8, ptr %_360, align 1, !dbg !9013, !range !1608, !noundef !21
  %252 = trunc i8 %251 to i1, !dbg !9013
  %_365 = zext i1 %252 to i64, !dbg !9013
  %253 = icmp eq i64 %_365, 0, !dbg !9013
  br i1 %253, label %bb216, label %bb215, !dbg !9013

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9047
  %255 = zext i1 %254 to i8, !dbg !9047
  store i8 %255, ptr %0, align 1, !dbg !9047
  br label %bb351, !dbg !9047

bb214:                                            ; No predecessors!
  unreachable, !dbg !9013

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9048
  %257 = zext i1 %256 to i8, !dbg !9048
  store i8 %257, ptr %0, align 1, !dbg !9048
  br label %bb351, !dbg !9048

bb219:                                            ; No predecessors!
  unreachable, !dbg !9012

bb234:                                            ; preds = %bb229, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_400 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17ha36d9779f25a917bE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_400, label %bb236, label %bb247, !dbg !9008

bb223:                                            ; preds = %bb221
  %258 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_381 = trunc i8 %258 to i1, !dbg !9009
  %_380 = xor i1 %_381, true, !dbg !9010
  br i1 %_380, label %bb224, label %bb229, !dbg !9010

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_392 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9964, i64 7) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_392) #8, !dbg !9012
  %260 = zext i1 %259 to i8, !dbg !9012
  store i8 %260, ptr %_391, align 1, !dbg !9012
  %261 = load i8, ptr %_391, align 1, !dbg !9012, !range !1608, !noundef !21
  %262 = trunc i8 %261 to i1, !dbg !9012
  %_396 = zext i1 %262 to i64, !dbg !9012
  %263 = icmp eq i64 %_396, 0, !dbg !9012
  br i1 %263, label %bb234, label %bb233, !dbg !9012

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_383 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_383) #8, !dbg !9013
  %265 = zext i1 %264 to i8, !dbg !9013
  store i8 %265, ptr %_382, align 1, !dbg !9013
  %266 = load i8, ptr %_382, align 1, !dbg !9013, !range !1608, !noundef !21
  %267 = trunc i8 %266 to i1, !dbg !9013
  %_387 = zext i1 %267 to i64, !dbg !9013
  %268 = icmp eq i64 %_387, 0, !dbg !9013
  br i1 %268, label %bb229, label %bb228, !dbg !9013

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9049
  %270 = zext i1 %269 to i8, !dbg !9049
  store i8 %270, ptr %0, align 1, !dbg !9049
  br label %bb351, !dbg !9049

bb227:                                            ; No predecessors!
  unreachable, !dbg !9013

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9050
  %272 = zext i1 %271 to i8, !dbg !9050
  store i8 %272, ptr %0, align 1, !dbg !9050
  br label %bb351, !dbg !9050

bb232:                                            ; No predecessors!
  unreachable, !dbg !9012

bb247:                                            ; preds = %bb242, %bb234
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_422 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17heb00a30a5691511bE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_422, label %bb249, label %bb260, !dbg !9008

bb236:                                            ; preds = %bb234
  %273 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_403 = trunc i8 %273 to i1, !dbg !9009
  %_402 = xor i1 %_403, true, !dbg !9010
  br i1 %_402, label %bb237, label %bb242, !dbg !9010

bb242:                                            ; preds = %bb237, %bb236
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_414 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9966, i64 10) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_414) #8, !dbg !9012
  %275 = zext i1 %274 to i8, !dbg !9012
  store i8 %275, ptr %_413, align 1, !dbg !9012
  %276 = load i8, ptr %_413, align 1, !dbg !9012, !range !1608, !noundef !21
  %277 = trunc i8 %276 to i1, !dbg !9012
  %_418 = zext i1 %277 to i64, !dbg !9012
  %278 = icmp eq i64 %_418, 0, !dbg !9012
  br i1 %278, label %bb247, label %bb246, !dbg !9012

bb237:                                            ; preds = %bb236
; call core::fmt::Formatter::write_str
  %_405 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_405) #8, !dbg !9013
  %280 = zext i1 %279 to i8, !dbg !9013
  store i8 %280, ptr %_404, align 1, !dbg !9013
  %281 = load i8, ptr %_404, align 1, !dbg !9013, !range !1608, !noundef !21
  %282 = trunc i8 %281 to i1, !dbg !9013
  %_409 = zext i1 %282 to i64, !dbg !9013
  %283 = icmp eq i64 %_409, 0, !dbg !9013
  br i1 %283, label %bb242, label %bb241, !dbg !9013

bb241:                                            ; preds = %bb237
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9051
  %285 = zext i1 %284 to i8, !dbg !9051
  store i8 %285, ptr %0, align 1, !dbg !9051
  br label %bb351, !dbg !9051

bb240:                                            ; No predecessors!
  unreachable, !dbg !9013

bb246:                                            ; preds = %bb242
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9052
  %287 = zext i1 %286 to i8, !dbg !9052
  store i8 %287, ptr %0, align 1, !dbg !9052
  br label %bb351, !dbg !9052

bb245:                                            ; No predecessors!
  unreachable, !dbg !9012

bb260:                                            ; preds = %bb255, %bb247
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_444 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h7873361b550b32eaE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_444, label %bb262, label %bb273, !dbg !9008

bb249:                                            ; preds = %bb247
  %288 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_425 = trunc i8 %288 to i1, !dbg !9009
  %_424 = xor i1 %_425, true, !dbg !9010
  br i1 %_424, label %bb250, label %bb255, !dbg !9010

bb255:                                            ; preds = %bb250, %bb249
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_436 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9968, i64 36) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_436) #8, !dbg !9012
  %290 = zext i1 %289 to i8, !dbg !9012
  store i8 %290, ptr %_435, align 1, !dbg !9012
  %291 = load i8, ptr %_435, align 1, !dbg !9012, !range !1608, !noundef !21
  %292 = trunc i8 %291 to i1, !dbg !9012
  %_440 = zext i1 %292 to i64, !dbg !9012
  %293 = icmp eq i64 %_440, 0, !dbg !9012
  br i1 %293, label %bb260, label %bb259, !dbg !9012

bb250:                                            ; preds = %bb249
; call core::fmt::Formatter::write_str
  %_427 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_427) #8, !dbg !9013
  %295 = zext i1 %294 to i8, !dbg !9013
  store i8 %295, ptr %_426, align 1, !dbg !9013
  %296 = load i8, ptr %_426, align 1, !dbg !9013, !range !1608, !noundef !21
  %297 = trunc i8 %296 to i1, !dbg !9013
  %_431 = zext i1 %297 to i64, !dbg !9013
  %298 = icmp eq i64 %_431, 0, !dbg !9013
  br i1 %298, label %bb255, label %bb254, !dbg !9013

bb254:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9053
  %300 = zext i1 %299 to i8, !dbg !9053
  store i8 %300, ptr %0, align 1, !dbg !9053
  br label %bb351, !dbg !9053

bb253:                                            ; No predecessors!
  unreachable, !dbg !9013

bb259:                                            ; preds = %bb255
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9054
  %302 = zext i1 %301 to i8, !dbg !9054
  store i8 %302, ptr %0, align 1, !dbg !9054
  br label %bb351, !dbg !9054

bb258:                                            ; No predecessors!
  unreachable, !dbg !9012

bb273:                                            ; preds = %bb268, %bb260
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_466 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h965470d0a8298fc3E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_466, label %bb275, label %bb286, !dbg !9008

bb262:                                            ; preds = %bb260
  %303 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_447 = trunc i8 %303 to i1, !dbg !9009
  %_446 = xor i1 %_447, true, !dbg !9010
  br i1 %_446, label %bb263, label %bb268, !dbg !9010

bb268:                                            ; preds = %bb263, %bb262
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_458 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9970, i64 33) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_458) #8, !dbg !9012
  %305 = zext i1 %304 to i8, !dbg !9012
  store i8 %305, ptr %_457, align 1, !dbg !9012
  %306 = load i8, ptr %_457, align 1, !dbg !9012, !range !1608, !noundef !21
  %307 = trunc i8 %306 to i1, !dbg !9012
  %_462 = zext i1 %307 to i64, !dbg !9012
  %308 = icmp eq i64 %_462, 0, !dbg !9012
  br i1 %308, label %bb273, label %bb272, !dbg !9012

bb263:                                            ; preds = %bb262
; call core::fmt::Formatter::write_str
  %_449 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_449) #8, !dbg !9013
  %310 = zext i1 %309 to i8, !dbg !9013
  store i8 %310, ptr %_448, align 1, !dbg !9013
  %311 = load i8, ptr %_448, align 1, !dbg !9013, !range !1608, !noundef !21
  %312 = trunc i8 %311 to i1, !dbg !9013
  %_453 = zext i1 %312 to i64, !dbg !9013
  %313 = icmp eq i64 %_453, 0, !dbg !9013
  br i1 %313, label %bb268, label %bb267, !dbg !9013

bb267:                                            ; preds = %bb263
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9055
  %315 = zext i1 %314 to i8, !dbg !9055
  store i8 %315, ptr %0, align 1, !dbg !9055
  br label %bb351, !dbg !9055

bb266:                                            ; No predecessors!
  unreachable, !dbg !9013

bb272:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9056
  %317 = zext i1 %316 to i8, !dbg !9056
  store i8 %317, ptr %0, align 1, !dbg !9056
  br label %bb351, !dbg !9056

bb271:                                            ; No predecessors!
  unreachable, !dbg !9012

bb286:                                            ; preds = %bb281, %bb273
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_488 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hda2d7e7ea975e09fE"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_488, label %bb288, label %bb299, !dbg !9008

bb275:                                            ; preds = %bb273
  %318 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_469 = trunc i8 %318 to i1, !dbg !9009
  %_468 = xor i1 %_469, true, !dbg !9010
  br i1 %_468, label %bb276, label %bb281, !dbg !9010

bb281:                                            ; preds = %bb276, %bb275
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_480 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9972, i64 19) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_480) #8, !dbg !9012
  %320 = zext i1 %319 to i8, !dbg !9012
  store i8 %320, ptr %_479, align 1, !dbg !9012
  %321 = load i8, ptr %_479, align 1, !dbg !9012, !range !1608, !noundef !21
  %322 = trunc i8 %321 to i1, !dbg !9012
  %_484 = zext i1 %322 to i64, !dbg !9012
  %323 = icmp eq i64 %_484, 0, !dbg !9012
  br i1 %323, label %bb286, label %bb285, !dbg !9012

bb276:                                            ; preds = %bb275
; call core::fmt::Formatter::write_str
  %_471 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_471) #8, !dbg !9013
  %325 = zext i1 %324 to i8, !dbg !9013
  store i8 %325, ptr %_470, align 1, !dbg !9013
  %326 = load i8, ptr %_470, align 1, !dbg !9013, !range !1608, !noundef !21
  %327 = trunc i8 %326 to i1, !dbg !9013
  %_475 = zext i1 %327 to i64, !dbg !9013
  %328 = icmp eq i64 %_475, 0, !dbg !9013
  br i1 %328, label %bb281, label %bb280, !dbg !9013

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9057
  %330 = zext i1 %329 to i8, !dbg !9057
  store i8 %330, ptr %0, align 1, !dbg !9057
  br label %bb351, !dbg !9057

bb279:                                            ; No predecessors!
  unreachable, !dbg !9013

bb285:                                            ; preds = %bb281
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9058
  %332 = zext i1 %331 to i8, !dbg !9058
  store i8 %332, ptr %0, align 1, !dbg !9058
  br label %bb351, !dbg !9058

bb284:                                            ; No predecessors!
  unreachable, !dbg !9012

bb299:                                            ; preds = %bb294, %bb286
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_510 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17ha309749d2468eb88E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_510, label %bb301, label %bb312, !dbg !9008

bb288:                                            ; preds = %bb286
  %333 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_491 = trunc i8 %333 to i1, !dbg !9009
  %_490 = xor i1 %_491, true, !dbg !9010
  br i1 %_490, label %bb289, label %bb294, !dbg !9010

bb294:                                            ; preds = %bb289, %bb288
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_502 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10304, i64 14) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_502) #8, !dbg !9012
  %335 = zext i1 %334 to i8, !dbg !9012
  store i8 %335, ptr %_501, align 1, !dbg !9012
  %336 = load i8, ptr %_501, align 1, !dbg !9012, !range !1608, !noundef !21
  %337 = trunc i8 %336 to i1, !dbg !9012
  %_506 = zext i1 %337 to i64, !dbg !9012
  %338 = icmp eq i64 %_506, 0, !dbg !9012
  br i1 %338, label %bb299, label %bb298, !dbg !9012

bb289:                                            ; preds = %bb288
; call core::fmt::Formatter::write_str
  %_493 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_493) #8, !dbg !9013
  %340 = zext i1 %339 to i8, !dbg !9013
  store i8 %340, ptr %_492, align 1, !dbg !9013
  %341 = load i8, ptr %_492, align 1, !dbg !9013, !range !1608, !noundef !21
  %342 = trunc i8 %341 to i1, !dbg !9013
  %_497 = zext i1 %342 to i64, !dbg !9013
  %343 = icmp eq i64 %_497, 0, !dbg !9013
  br i1 %343, label %bb294, label %bb293, !dbg !9013

bb293:                                            ; preds = %bb289
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9059
  %345 = zext i1 %344 to i8, !dbg !9059
  store i8 %345, ptr %0, align 1, !dbg !9059
  br label %bb351, !dbg !9059

bb292:                                            ; No predecessors!
  unreachable, !dbg !9013

bb298:                                            ; preds = %bb294
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9060
  %347 = zext i1 %346 to i8, !dbg !9060
  store i8 %347, ptr %0, align 1, !dbg !9060
  br label %bb351, !dbg !9060

bb297:                                            ; No predecessors!
  unreachable, !dbg !9012

bb312:                                            ; preds = %bb307, %bb299
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_532 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h65ce8baf1fab71d4E"(ptr align 8 %self) #8, !dbg !9008
  br i1 %_532, label %bb314, label %bb325, !dbg !9008

bb301:                                            ; preds = %bb299
  %348 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_513 = trunc i8 %348 to i1, !dbg !9009
  %_512 = xor i1 %_513, true, !dbg !9010
  br i1 %_512, label %bb302, label %bb307, !dbg !9010

bb307:                                            ; preds = %bb302, %bb301
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_524 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9976, i64 24) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %349 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_524) #8, !dbg !9012
  %350 = zext i1 %349 to i8, !dbg !9012
  store i8 %350, ptr %_523, align 1, !dbg !9012
  %351 = load i8, ptr %_523, align 1, !dbg !9012, !range !1608, !noundef !21
  %352 = trunc i8 %351 to i1, !dbg !9012
  %_528 = zext i1 %352 to i64, !dbg !9012
  %353 = icmp eq i64 %_528, 0, !dbg !9012
  br i1 %353, label %bb312, label %bb311, !dbg !9012

bb302:                                            ; preds = %bb301
; call core::fmt::Formatter::write_str
  %_515 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %354 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_515) #8, !dbg !9013
  %355 = zext i1 %354 to i8, !dbg !9013
  store i8 %355, ptr %_514, align 1, !dbg !9013
  %356 = load i8, ptr %_514, align 1, !dbg !9013, !range !1608, !noundef !21
  %357 = trunc i8 %356 to i1, !dbg !9013
  %_519 = zext i1 %357 to i64, !dbg !9013
  %358 = icmp eq i64 %_519, 0, !dbg !9013
  br i1 %358, label %bb307, label %bb306, !dbg !9013

bb306:                                            ; preds = %bb302
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %359 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9061
  %360 = zext i1 %359 to i8, !dbg !9061
  store i8 %360, ptr %0, align 1, !dbg !9061
  br label %bb351, !dbg !9061

bb305:                                            ; No predecessors!
  unreachable, !dbg !9013

bb311:                                            ; preds = %bb307
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9062
  %362 = zext i1 %361 to i8, !dbg !9062
  store i8 %362, ptr %0, align 1, !dbg !9062
  br label %bb351, !dbg !9062

bb310:                                            ; No predecessors!
  unreachable, !dbg !9012

bb325:                                            ; preds = %bb320, %bb312
  %_555 = load i64, ptr %self, align 8, !dbg !9063, !noundef !21
; call x86_64::registers::control::Cr4Flags::all
  %363 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17h71bbf70797bae576E() #8, !dbg !9064
  store i64 %363, ptr %_559, align 8, !dbg !9064
; call x86_64::registers::control::Cr4Flags::bits
  %_557 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h62e2f1bc8388e4bcE(ptr align 8 %_559) #8, !dbg !9064
  %_556 = xor i64 %_557, -1, !dbg !9065
  %364 = and i64 %_555, %_556, !dbg !9063
  store i64 %364, ptr %extra_bits, align 8, !dbg !9063
  %_560 = load i64, ptr %extra_bits, align 8, !dbg !9066, !noundef !21
  %365 = icmp eq i64 %_560, 0, !dbg !9066
  br i1 %365, label %bb344, label %bb328, !dbg !9066

bb314:                                            ; preds = %bb312
  %366 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !21
  %_535 = trunc i8 %366 to i1, !dbg !9009
  %_534 = xor i1 %_535, true, !dbg !9010
  br i1 %_534, label %bb315, label %bb320, !dbg !9010

bb320:                                            ; preds = %bb315, %bb314
  store i8 0, ptr %first, align 1, !dbg !9011
; call core::fmt::Formatter::write_str
  %_546 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9978, i64 25) #8, !dbg !9012
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %367 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_546) #8, !dbg !9012
  %368 = zext i1 %367 to i8, !dbg !9012
  store i8 %368, ptr %_545, align 1, !dbg !9012
  %369 = load i8, ptr %_545, align 1, !dbg !9012, !range !1608, !noundef !21
  %370 = trunc i8 %369 to i1, !dbg !9012
  %_550 = zext i1 %370 to i64, !dbg !9012
  %371 = icmp eq i64 %_550, 0, !dbg !9012
  br i1 %371, label %bb325, label %bb324, !dbg !9012

bb315:                                            ; preds = %bb314
; call core::fmt::Formatter::write_str
  %_537 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %372 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_537) #8, !dbg !9013
  %373 = zext i1 %372 to i8, !dbg !9013
  store i8 %373, ptr %_536, align 1, !dbg !9013
  %374 = load i8, ptr %_536, align 1, !dbg !9013, !range !1608, !noundef !21
  %375 = trunc i8 %374 to i1, !dbg !9013
  %_541 = zext i1 %375 to i64, !dbg !9013
  %376 = icmp eq i64 %_541, 0, !dbg !9013
  br i1 %376, label %bb320, label %bb319, !dbg !9013

bb319:                                            ; preds = %bb315
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %377 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9067
  %378 = zext i1 %377 to i8, !dbg !9067
  store i8 %378, ptr %0, align 1, !dbg !9067
  br label %bb351, !dbg !9067

bb318:                                            ; No predecessors!
  unreachable, !dbg !9013

bb324:                                            ; preds = %bb320
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %379 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9068
  %380 = zext i1 %379 to i8, !dbg !9068
  store i8 %380, ptr %0, align 1, !dbg !9068
  br label %bb351, !dbg !9068

bb323:                                            ; No predecessors!
  unreachable, !dbg !9012

bb344:                                            ; preds = %bb337, %bb325
  %381 = load i8, ptr %first, align 1, !dbg !9069, !range !1608, !noundef !21
  %_590 = trunc i8 %381 to i1, !dbg !9069
  br i1 %_590, label %bb345, label %bb350, !dbg !9069

bb328:                                            ; preds = %bb325
  %382 = load i8, ptr %first, align 1, !dbg !9070, !range !1608, !noundef !21
  %_562 = trunc i8 %382 to i1, !dbg !9070
  %_561 = xor i1 %_562, true, !dbg !9071
  br i1 %_561, label %bb329, label %bb334, !dbg !9071

bb334:                                            ; preds = %bb329, %bb328
  store i8 0, ptr %first, align 1, !dbg !9072
; call core::fmt::Formatter::write_str
  %_573 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !9073
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %383 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_573) #8, !dbg !9073
  %384 = zext i1 %383 to i8, !dbg !9073
  store i8 %384, ptr %_572, align 1, !dbg !9073
  %385 = load i8, ptr %_572, align 1, !dbg !9073, !range !1608, !noundef !21
  %386 = trunc i8 %385 to i1, !dbg !9073
  %_577 = zext i1 %386 to i64, !dbg !9073
  %387 = icmp eq i64 %_577, 0, !dbg !9073
  br i1 %387, label %bb337, label %bb339, !dbg !9073

bb329:                                            ; preds = %bb328
; call core::fmt::Formatter::write_str
  %_564 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9074
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %388 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_564) #8, !dbg !9074
  %389 = zext i1 %388 to i8, !dbg !9074
  store i8 %389, ptr %_563, align 1, !dbg !9074
  %390 = load i8, ptr %_563, align 1, !dbg !9074, !range !1608, !noundef !21
  %391 = trunc i8 %390 to i1, !dbg !9074
  %_568 = zext i1 %391 to i64, !dbg !9074
  %392 = icmp eq i64 %_568, 0, !dbg !9074
  br i1 %392, label %bb334, label %bb333, !dbg !9074

bb333:                                            ; preds = %bb329
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %393 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9075
  %394 = zext i1 %393 to i8, !dbg !9075
  store i8 %394, ptr %0, align 1, !dbg !9075
  br label %bb351, !dbg !9075

bb332:                                            ; No predecessors!
  unreachable, !dbg !9074

bb337:                                            ; preds = %bb334
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_582 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9076
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %395 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_582) #8, !dbg !9076
  %396 = zext i1 %395 to i8, !dbg !9076
  store i8 %396, ptr %_581, align 1, !dbg !9076
  %397 = load i8, ptr %_581, align 1, !dbg !9076, !range !1608, !noundef !21
  %398 = trunc i8 %397 to i1, !dbg !9076
  %_586 = zext i1 %398 to i64, !dbg !9076
  %399 = icmp eq i64 %_586, 0, !dbg !9076
  br i1 %399, label %bb344, label %bb343, !dbg !9076

bb339:                                            ; preds = %bb334
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %400 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9077
  %401 = zext i1 %400 to i8, !dbg !9077
  store i8 %401, ptr %0, align 1, !dbg !9077
  br label %bb351, !dbg !9077

bb338:                                            ; No predecessors!
  unreachable, !dbg !9073

bb343:                                            ; preds = %bb337
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %402 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9078
  %403 = zext i1 %402 to i8, !dbg !9078
  store i8 %403, ptr %0, align 1, !dbg !9078
  br label %bb351, !dbg !9078

bb342:                                            ; No predecessors!
  unreachable, !dbg !9076

bb350:                                            ; preds = %bb345, %bb344
  store i8 0, ptr %0, align 1, !dbg !9079
  br label %bb351, !dbg !9015

bb345:                                            ; preds = %bb344
; call core::fmt::Formatter::write_str
  %_592 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !9080
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %404 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_592) #8, !dbg !9080
  %405 = zext i1 %404 to i8, !dbg !9080
  store i8 %405, ptr %_591, align 1, !dbg !9080
  %406 = load i8, ptr %_591, align 1, !dbg !9080, !range !1608, !noundef !21
  %407 = trunc i8 %406 to i1, !dbg !9080
  %_596 = zext i1 %407 to i64, !dbg !9080
  %408 = icmp eq i64 %_596, 0, !dbg !9080
  br i1 %408, label %bb350, label %bb349, !dbg !9080

bb349:                                            ; preds = %bb345
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %409 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9929) #8, !dbg !9081
  %410 = zext i1 %409 to i8, !dbg !9081
  store i8 %410, ptr %0, align 1, !dbg !9081
  br label %bb351, !dbg !9081

bb348:                                            ; No predecessors!
  unreachable, !dbg !9080
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hef60be1b8f0c3bd7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9082 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9085, metadata !DIExpression()), !dbg !9087
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9086, metadata !DIExpression()), !dbg !9088
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9089
  ret i1 %0, !dbg !9090
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17he427ac30a56c7329E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9091 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9094, metadata !DIExpression()), !dbg !9096
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9095, metadata !DIExpression()), !dbg !9097
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9098
  ret i1 %0, !dbg !9099
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17heec2dda5ba149a9eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9100 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9103, metadata !DIExpression()), !dbg !9105
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9104, metadata !DIExpression()), !dbg !9106
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9107
  ret i1 %0, !dbg !9108
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h59bbb89e2c8b034bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9109 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9112, metadata !DIExpression()), !dbg !9114
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9113, metadata !DIExpression()), !dbg !9115
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9116
  ret i1 %0, !dbg !9117
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17h71bbf70797bae576E() unnamed_addr #0 !dbg !9118 {
start:
  ret i64 33521663, !dbg !9121
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h62e2f1bc8388e4bcE(ptr align 8 %self) unnamed_addr #0 !dbg !9122 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9126, metadata !DIExpression()), !dbg !9127
  %0 = load i64, ptr %self, align 8, !dbg !9128, !noundef !21
  ret i64 %0, !dbg !9129
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h4020bbaca27def6bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9130 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9136, metadata !DIExpression()), !dbg !9138
  br i1 false, label %bb1, label %bb2, !dbg !9138

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9138, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !9138
  %1 = icmp eq i64 %_3, 1, !dbg !9138
  %2 = zext i1 %1 to i8, !dbg !9138
  store i8 %2, ptr %0, align 1, !dbg !9138
  br label %bb3, !dbg !9138

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9138
  br label %bb3, !dbg !9138

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9139, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9139
  ret i1 %4, !dbg !9139
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h6cecebfeacc1d6bcE"(ptr align 8 %self) unnamed_addr #0 !dbg !9140 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9142, metadata !DIExpression()), !dbg !9144
  br i1 false, label %bb1, label %bb2, !dbg !9144

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9144, !noundef !21
  %_3 = and i64 %_4, 2, !dbg !9144
  %1 = icmp eq i64 %_3, 2, !dbg !9144
  %2 = zext i1 %1 to i8, !dbg !9144
  store i8 %2, ptr %0, align 1, !dbg !9144
  br label %bb3, !dbg !9144

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9144
  br label %bb3, !dbg !9144

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9145, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9145
  ret i1 %4, !dbg !9145
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hde043b4ba2b376bdE"(ptr align 8 %self) unnamed_addr #0 !dbg !9146 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9148, metadata !DIExpression()), !dbg !9150
  br i1 false, label %bb1, label %bb2, !dbg !9150

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9150, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !9150
  %1 = icmp eq i64 %_3, 4, !dbg !9150
  %2 = zext i1 %1 to i8, !dbg !9150
  store i8 %2, ptr %0, align 1, !dbg !9150
  br label %bb3, !dbg !9150

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9150
  br label %bb3, !dbg !9150

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9151, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9151
  ret i1 %4, !dbg !9151
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h64a2dd4a4f089440E"(ptr align 8 %self) unnamed_addr #0 !dbg !9152 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9154, metadata !DIExpression()), !dbg !9156
  br i1 false, label %bb1, label %bb2, !dbg !9156

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9156, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !9156
  %1 = icmp eq i64 %_3, 8, !dbg !9156
  %2 = zext i1 %1 to i8, !dbg !9156
  store i8 %2, ptr %0, align 1, !dbg !9156
  br label %bb3, !dbg !9156

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9156
  br label %bb3, !dbg !9156

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9157, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9157
  ret i1 %4, !dbg !9157
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17hf04842394b035d6aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9158 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9160, metadata !DIExpression()), !dbg !9162
  br i1 false, label %bb1, label %bb2, !dbg !9162

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9162, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !9162
  %1 = icmp eq i64 %_3, 16, !dbg !9162
  %2 = zext i1 %1 to i8, !dbg !9162
  store i8 %2, ptr %0, align 1, !dbg !9162
  br label %bb3, !dbg !9162

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9162
  br label %bb3, !dbg !9162

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9163, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9163
  ret i1 %4, !dbg !9163
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h3b3c70a68412eac5E"(ptr align 8 %self) unnamed_addr #0 !dbg !9164 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9166, metadata !DIExpression()), !dbg !9168
  br i1 false, label %bb1, label %bb2, !dbg !9168

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9168, !noundef !21
  %_3 = and i64 %_4, 32, !dbg !9168
  %1 = icmp eq i64 %_3, 32, !dbg !9168
  %2 = zext i1 %1 to i8, !dbg !9168
  store i8 %2, ptr %0, align 1, !dbg !9168
  br label %bb3, !dbg !9168

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9168
  br label %bb3, !dbg !9168

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9169, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9169
  ret i1 %4, !dbg !9169
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hc4a9942a86672ae1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9170 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9172, metadata !DIExpression()), !dbg !9174
  br i1 false, label %bb1, label %bb2, !dbg !9174

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9174, !noundef !21
  %_3 = and i64 %_4, 64, !dbg !9174
  %1 = icmp eq i64 %_3, 64, !dbg !9174
  %2 = zext i1 %1 to i8, !dbg !9174
  store i8 %2, ptr %0, align 1, !dbg !9174
  br label %bb3, !dbg !9174

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9174
  br label %bb3, !dbg !9174

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9175, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9175
  ret i1 %4, !dbg !9175
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h9c226b33e8221fbfE"(ptr align 8 %self) unnamed_addr #0 !dbg !9176 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9178, metadata !DIExpression()), !dbg !9180
  br i1 false, label %bb1, label %bb2, !dbg !9180

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9180, !noundef !21
  %_3 = and i64 %_4, 128, !dbg !9180
  %1 = icmp eq i64 %_3, 128, !dbg !9180
  %2 = zext i1 %1 to i8, !dbg !9180
  store i8 %2, ptr %0, align 1, !dbg !9180
  br label %bb3, !dbg !9180

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9180
  br label %bb3, !dbg !9180

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9181, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9181
  ret i1 %4, !dbg !9181
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9bbb7960df8459a3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9182 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9184, metadata !DIExpression()), !dbg !9186
  br i1 false, label %bb1, label %bb2, !dbg !9186

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9186, !noundef !21
  %_3 = and i64 %_4, 256, !dbg !9186
  %1 = icmp eq i64 %_3, 256, !dbg !9186
  %2 = zext i1 %1 to i8, !dbg !9186
  store i8 %2, ptr %0, align 1, !dbg !9186
  br label %bb3, !dbg !9186

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9186
  br label %bb3, !dbg !9186

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9187, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9187
  ret i1 %4, !dbg !9187
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h692d5678a38d7abcE"(ptr align 8 %self) unnamed_addr #0 !dbg !9188 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9190, metadata !DIExpression()), !dbg !9192
  br i1 false, label %bb1, label %bb2, !dbg !9192

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9192, !noundef !21
  %_3 = and i64 %_4, 512, !dbg !9192
  %1 = icmp eq i64 %_3, 512, !dbg !9192
  %2 = zext i1 %1 to i8, !dbg !9192
  store i8 %2, ptr %0, align 1, !dbg !9192
  br label %bb3, !dbg !9192

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9192
  br label %bb3, !dbg !9192

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9193, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9193
  ret i1 %4, !dbg !9193
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hdd5b280d79d098d2E"(ptr align 8 %self) unnamed_addr #0 !dbg !9194 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9196, metadata !DIExpression()), !dbg !9198
  br i1 false, label %bb1, label %bb2, !dbg !9198

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9198, !noundef !21
  %_3 = and i64 %_4, 1024, !dbg !9198
  %1 = icmp eq i64 %_3, 1024, !dbg !9198
  %2 = zext i1 %1 to i8, !dbg !9198
  store i8 %2, ptr %0, align 1, !dbg !9198
  br label %bb3, !dbg !9198

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9198
  br label %bb3, !dbg !9198

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9199, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9199
  ret i1 %4, !dbg !9199
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hfb4b7b27b11d7893E"(ptr align 8 %self) unnamed_addr #0 !dbg !9200 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9202, metadata !DIExpression()), !dbg !9204
  br i1 false, label %bb1, label %bb2, !dbg !9204

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9204, !noundef !21
  %_3 = and i64 %_4, 2048, !dbg !9204
  %1 = icmp eq i64 %_3, 2048, !dbg !9204
  %2 = zext i1 %1 to i8, !dbg !9204
  store i8 %2, ptr %0, align 1, !dbg !9204
  br label %bb3, !dbg !9204

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9204
  br label %bb3, !dbg !9204

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9205, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9205
  ret i1 %4, !dbg !9205
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17he3afb6ce03f8c7c2E"(ptr align 8 %self) unnamed_addr #0 !dbg !9206 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9208, metadata !DIExpression()), !dbg !9210
  br i1 false, label %bb1, label %bb2, !dbg !9210

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9210, !noundef !21
  %_3 = and i64 %_4, 4096, !dbg !9210
  %1 = icmp eq i64 %_3, 4096, !dbg !9210
  %2 = zext i1 %1 to i8, !dbg !9210
  store i8 %2, ptr %0, align 1, !dbg !9210
  br label %bb3, !dbg !9210

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9210
  br label %bb3, !dbg !9210

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9211, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9211
  ret i1 %4, !dbg !9211
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hd9f0d6cab79eb32fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9212 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9214, metadata !DIExpression()), !dbg !9216
  br i1 false, label %bb1, label %bb2, !dbg !9216

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9216, !noundef !21
  %_3 = and i64 %_4, 8192, !dbg !9216
  %1 = icmp eq i64 %_3, 8192, !dbg !9216
  %2 = zext i1 %1 to i8, !dbg !9216
  store i8 %2, ptr %0, align 1, !dbg !9216
  br label %bb3, !dbg !9216

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9216
  br label %bb3, !dbg !9216

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9217, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9217
  ret i1 %4, !dbg !9217
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17ha0bf953611b5495cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9218 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9220, metadata !DIExpression()), !dbg !9222
  br i1 false, label %bb1, label %bb2, !dbg !9222

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9222, !noundef !21
  %_3 = and i64 %_4, 16384, !dbg !9222
  %1 = icmp eq i64 %_3, 16384, !dbg !9222
  %2 = zext i1 %1 to i8, !dbg !9222
  store i8 %2, ptr %0, align 1, !dbg !9222
  br label %bb3, !dbg !9222

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9222
  br label %bb3, !dbg !9222

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9223, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9223
  ret i1 %4, !dbg !9223
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17hd44345e74f3e9882E"(ptr align 8 %self) unnamed_addr #0 !dbg !9224 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9226, metadata !DIExpression()), !dbg !9228
  br i1 false, label %bb1, label %bb2, !dbg !9228

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9228, !noundef !21
  %_3 = and i64 %_4, 65536, !dbg !9228
  %1 = icmp eq i64 %_3, 65536, !dbg !9228
  %2 = zext i1 %1 to i8, !dbg !9228
  store i8 %2, ptr %0, align 1, !dbg !9228
  br label %bb3, !dbg !9228

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9228
  br label %bb3, !dbg !9228

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9229, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9229
  ret i1 %4, !dbg !9229
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h1b0932316bc3a20aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9230 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9232, metadata !DIExpression()), !dbg !9234
  br i1 false, label %bb1, label %bb2, !dbg !9234

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9234, !noundef !21
  %_3 = and i64 %_4, 131072, !dbg !9234
  %1 = icmp eq i64 %_3, 131072, !dbg !9234
  %2 = zext i1 %1 to i8, !dbg !9234
  store i8 %2, ptr %0, align 1, !dbg !9234
  br label %bb3, !dbg !9234

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9234
  br label %bb3, !dbg !9234

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9235, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9235
  ret i1 %4, !dbg !9235
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h2b5b1697205b0dc1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9236 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9238, metadata !DIExpression()), !dbg !9240
  br i1 false, label %bb1, label %bb2, !dbg !9240

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9240, !noundef !21
  %_3 = and i64 %_4, 262144, !dbg !9240
  %1 = icmp eq i64 %_3, 262144, !dbg !9240
  %2 = zext i1 %1 to i8, !dbg !9240
  store i8 %2, ptr %0, align 1, !dbg !9240
  br label %bb3, !dbg !9240

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9240
  br label %bb3, !dbg !9240

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9241, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9241
  ret i1 %4, !dbg !9241
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17ha36d9779f25a917bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9242 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9244, metadata !DIExpression()), !dbg !9246
  br i1 false, label %bb1, label %bb2, !dbg !9246

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9246, !noundef !21
  %_3 = and i64 %_4, 524288, !dbg !9246
  %1 = icmp eq i64 %_3, 524288, !dbg !9246
  %2 = zext i1 %1 to i8, !dbg !9246
  store i8 %2, ptr %0, align 1, !dbg !9246
  br label %bb3, !dbg !9246

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9246
  br label %bb3, !dbg !9246

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9247, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9247
  ret i1 %4, !dbg !9247
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17heb00a30a5691511bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9248 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9250, metadata !DIExpression()), !dbg !9252
  br i1 false, label %bb1, label %bb2, !dbg !9252

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9252, !noundef !21
  %_3 = and i64 %_4, 1048576, !dbg !9252
  %1 = icmp eq i64 %_3, 1048576, !dbg !9252
  %2 = zext i1 %1 to i8, !dbg !9252
  store i8 %2, ptr %0, align 1, !dbg !9252
  br label %bb3, !dbg !9252

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9252
  br label %bb3, !dbg !9252

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9253, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9253
  ret i1 %4, !dbg !9253
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h7873361b550b32eaE"(ptr align 8 %self) unnamed_addr #0 !dbg !9254 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9256, metadata !DIExpression()), !dbg !9258
  br i1 false, label %bb1, label %bb2, !dbg !9258

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9258, !noundef !21
  %_3 = and i64 %_4, 2097152, !dbg !9258
  %1 = icmp eq i64 %_3, 2097152, !dbg !9258
  %2 = zext i1 %1 to i8, !dbg !9258
  store i8 %2, ptr %0, align 1, !dbg !9258
  br label %bb3, !dbg !9258

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9258
  br label %bb3, !dbg !9258

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9259, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9259
  ret i1 %4, !dbg !9259
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h965470d0a8298fc3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9260 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9262, metadata !DIExpression()), !dbg !9264
  br i1 false, label %bb1, label %bb2, !dbg !9264

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9264, !noundef !21
  %_3 = and i64 %_4, 4194304, !dbg !9264
  %1 = icmp eq i64 %_3, 4194304, !dbg !9264
  %2 = zext i1 %1 to i8, !dbg !9264
  store i8 %2, ptr %0, align 1, !dbg !9264
  br label %bb3, !dbg !9264

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9264
  br label %bb3, !dbg !9264

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9265, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9265
  ret i1 %4, !dbg !9265
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hda2d7e7ea975e09fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9266 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9268, metadata !DIExpression()), !dbg !9270
  br i1 false, label %bb1, label %bb2, !dbg !9270

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9270, !noundef !21
  %_3 = and i64 %_4, 4194304, !dbg !9270
  %1 = icmp eq i64 %_3, 4194304, !dbg !9270
  %2 = zext i1 %1 to i8, !dbg !9270
  store i8 %2, ptr %0, align 1, !dbg !9270
  br label %bb3, !dbg !9270

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9270
  br label %bb3, !dbg !9270

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9271, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9271
  ret i1 %4, !dbg !9271
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17ha309749d2468eb88E"(ptr align 8 %self) unnamed_addr #0 !dbg !9272 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9274, metadata !DIExpression()), !dbg !9276
  br i1 false, label %bb1, label %bb2, !dbg !9276

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9276, !noundef !21
  %_3 = and i64 %_4, 8388608, !dbg !9276
  %1 = icmp eq i64 %_3, 8388608, !dbg !9276
  %2 = zext i1 %1 to i8, !dbg !9276
  store i8 %2, ptr %0, align 1, !dbg !9276
  br label %bb3, !dbg !9276

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9276
  br label %bb3, !dbg !9276

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9277, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9277
  ret i1 %4, !dbg !9277
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h65ce8baf1fab71d4E"(ptr align 8 %self) unnamed_addr #0 !dbg !9278 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9280, metadata !DIExpression()), !dbg !9282
  br i1 false, label %bb1, label %bb2, !dbg !9282

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9282, !noundef !21
  %_3 = and i64 %_4, 16777216, !dbg !9282
  %1 = icmp eq i64 %_3, 16777216, !dbg !9282
  %2 = zext i1 %1 to i8, !dbg !9282
  store i8 %2, ptr %0, align 1, !dbg !9282
  br label %bb3, !dbg !9282

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9282
  br label %bb3, !dbg !9282

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9283, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9283
  ret i1 %4, !dbg !9283
}

; <x86_64::registers::debug::Dr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hc80a6d96db2f31deE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9284 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9291, metadata !DIExpression()), !dbg !9293
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9292, metadata !DIExpression()), !dbg !9293
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9989, i64 3) #8, !dbg !9293
  ret i1 %0, !dbg !9294
}

; <x86_64::registers::debug::Dr1 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h93f58c0a6bc0e6a3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9295 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9302, metadata !DIExpression()), !dbg !9304
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9303, metadata !DIExpression()), !dbg !9304
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9988, i64 3) #8, !dbg !9304
  ret i1 %0, !dbg !9305
}

; <x86_64::registers::debug::Dr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hfcf6fd00abea2232E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9306 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9313, metadata !DIExpression()), !dbg !9315
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9314, metadata !DIExpression()), !dbg !9315
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9987, i64 3) #8, !dbg !9315
  ret i1 %0, !dbg !9316
}

; <x86_64::registers::debug::Dr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hd497b28a1ed7ab70E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9317 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9324, metadata !DIExpression()), !dbg !9326
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9325, metadata !DIExpression()), !dbg !9326
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9986, i64 3) #8, !dbg !9326
  ret i1 %0, !dbg !9327
}

; <x86_64::registers::debug::DebugAddressRegisterNumber as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h786ae8507fa8366cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9328 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9334, metadata !DIExpression()), !dbg !9336
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9335, metadata !DIExpression()), !dbg !9336
  %0 = load i8, ptr %self, align 1, !dbg !9336, !range !3181, !noundef !21
  %_5 = zext i8 %0 to i64, !dbg !9336
  switch i64 %_5, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !9336

bb2:                                              ; preds = %start
  unreachable, !dbg !9336

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !9336
  store ptr @alloc9989, ptr %1, align 8, !dbg !9336
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !9336
  store i64 3, ptr %2, align 8, !dbg !9336
  br label %bb6, !dbg !9337

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !9336
  store ptr @alloc9988, ptr %3, align 8, !dbg !9336
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !9336
  store i64 3, ptr %4, align 8, !dbg !9336
  br label %bb6, !dbg !9337

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !9336
  store ptr @alloc9987, ptr %5, align 8, !dbg !9336
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !9336
  store i64 3, ptr %6, align 8, !dbg !9336
  br label %bb6, !dbg !9337

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !9336
  store ptr @alloc9986, ptr %7, align 8, !dbg !9336
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !9336
  store i64 3, ptr %8, align 8, !dbg !9336
  br label %bb6, !dbg !9337

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !9336
  %10 = load ptr, ptr %9, align 8, !dbg !9336, !nonnull !21, !align !1581, !noundef !21
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !9336
  %12 = load i64, ptr %11, align 8, !dbg !9336, !noundef !21
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !9336
  ret i1 %13, !dbg !9338
}

; <x86_64::registers::debug::Dr6 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa2737a7c1e0194fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9339 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9346, metadata !DIExpression()), !dbg !9348
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9347, metadata !DIExpression()), !dbg !9348
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9990, i64 3) #8, !dbg !9348
  ret i1 %0, !dbg !9349
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3cebe0fd3ed71f9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9350 {
start:
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_239 = alloca i8, align 1
  %_229 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_207 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9356, metadata !DIExpression()), !dbg !9450
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9357, metadata !DIExpression()), !dbg !9451
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9358, metadata !DIExpression()), !dbg !9452
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9360, metadata !DIExpression()), !dbg !9453
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9362, metadata !DIExpression()), !dbg !9454
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9364, metadata !DIExpression()), !dbg !9455
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9366, metadata !DIExpression()), !dbg !9456
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9368, metadata !DIExpression()), !dbg !9457
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9370, metadata !DIExpression()), !dbg !9458
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9372, metadata !DIExpression()), !dbg !9459
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9374, metadata !DIExpression()), !dbg !9460
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9376, metadata !DIExpression()), !dbg !9461
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9378, metadata !DIExpression()), !dbg !9462
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9380, metadata !DIExpression()), !dbg !9463
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9382, metadata !DIExpression()), !dbg !9464
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9384, metadata !DIExpression()), !dbg !9465
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9386, metadata !DIExpression()), !dbg !9466
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9388, metadata !DIExpression()), !dbg !9467
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9390, metadata !DIExpression()), !dbg !9468
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9392, metadata !DIExpression()), !dbg !9469
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9394, metadata !DIExpression()), !dbg !9470
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9396, metadata !DIExpression()), !dbg !9471
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9398, metadata !DIExpression()), !dbg !9472
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9400, metadata !DIExpression()), !dbg !9473
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9402, metadata !DIExpression()), !dbg !9474
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9404, metadata !DIExpression()), !dbg !9475
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9406, metadata !DIExpression()), !dbg !9476
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9408, metadata !DIExpression()), !dbg !9477
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9410, metadata !DIExpression()), !dbg !9478
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9412, metadata !DIExpression()), !dbg !9479
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9414, metadata !DIExpression()), !dbg !9480
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9416, metadata !DIExpression()), !dbg !9481
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9418, metadata !DIExpression()), !dbg !9482
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9420, metadata !DIExpression()), !dbg !9483
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9422, metadata !DIExpression()), !dbg !9484
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9424, metadata !DIExpression()), !dbg !9485
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9426, metadata !DIExpression()), !dbg !9486
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9428, metadata !DIExpression()), !dbg !9487
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9430, metadata !DIExpression()), !dbg !9488
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9432, metadata !DIExpression()), !dbg !9489
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9434, metadata !DIExpression()), !dbg !9490
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9436, metadata !DIExpression()), !dbg !9491
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9438, metadata !DIExpression()), !dbg !9492
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9440, metadata !DIExpression()), !dbg !9493
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9442, metadata !DIExpression()), !dbg !9494
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9444, metadata !DIExpression()), !dbg !9495
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9446, metadata !DIExpression()), !dbg !9496
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9448, metadata !DIExpression()), !dbg !9497
  store i8 1, ptr %first, align 1, !dbg !9498
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h987f2342a42c76d1E"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_4, label %bb2, label %bb13, !dbg !9499

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h69a489d55ed2ab69E"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_26, label %bb15, label %bb26, !dbg !9499

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !9500
  %_6 = xor i1 %_7, true, !dbg !9501
  br i1 %_6, label %bb3, label %bb8, !dbg !9501

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9994, i64 5) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !9503
  %3 = zext i1 %2 to i8, !dbg !9503
  store i8 %3, ptr %_17, align 1, !dbg !9503
  %4 = load i8, ptr %_17, align 1, !dbg !9503, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !9503
  %_22 = zext i1 %5 to i64, !dbg !9503
  %6 = icmp eq i64 %_22, 0, !dbg !9503
  br i1 %6, label %bb13, label %bb12, !dbg !9503

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !9504
  %8 = zext i1 %7 to i8, !dbg !9504
  store i8 %8, ptr %_8, align 1, !dbg !9504
  %9 = load i8, ptr %_8, align 1, !dbg !9504, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !9504
  %_13 = zext i1 %10 to i64, !dbg !9504
  %11 = icmp eq i64 %_13, 0, !dbg !9504
  br i1 %11, label %bb8, label %bb7, !dbg !9504

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9505
  %13 = zext i1 %12 to i8, !dbg !9505
  store i8 %13, ptr %0, align 1, !dbg !9505
  br label %bb143, !dbg !9505

bb6:                                              ; No predecessors!
  unreachable, !dbg !9504

bb143:                                            ; preds = %bb142, %bb141, %bb135, %bb131, %bb125, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9506, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !9506
  ret i1 %15, !dbg !9506

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9507
  %17 = zext i1 %16 to i8, !dbg !9507
  store i8 %17, ptr %0, align 1, !dbg !9507
  br label %bb143, !dbg !9507

bb11:                                             ; No predecessors!
  unreachable, !dbg !9503

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217had8be5e4e5f89fa3E"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_48, label %bb28, label %bb39, !dbg !9499

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !9500
  %_28 = xor i1 %_29, true, !dbg !9501
  br i1 %_28, label %bb16, label %bb21, !dbg !9501

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9996, i64 5) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !9503
  %20 = zext i1 %19 to i8, !dbg !9503
  store i8 %20, ptr %_39, align 1, !dbg !9503
  %21 = load i8, ptr %_39, align 1, !dbg !9503, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !9503
  %_44 = zext i1 %22 to i64, !dbg !9503
  %23 = icmp eq i64 %_44, 0, !dbg !9503
  br i1 %23, label %bb26, label %bb25, !dbg !9503

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !9504
  %25 = zext i1 %24 to i8, !dbg !9504
  store i8 %25, ptr %_30, align 1, !dbg !9504
  %26 = load i8, ptr %_30, align 1, !dbg !9504, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !9504
  %_35 = zext i1 %27 to i64, !dbg !9504
  %28 = icmp eq i64 %_35, 0, !dbg !9504
  br i1 %28, label %bb21, label %bb20, !dbg !9504

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9508
  %30 = zext i1 %29 to i8, !dbg !9508
  store i8 %30, ptr %0, align 1, !dbg !9508
  br label %bb143, !dbg !9508

bb19:                                             ; No predecessors!
  unreachable, !dbg !9504

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9509
  %32 = zext i1 %31 to i8, !dbg !9509
  store i8 %32, ptr %0, align 1, !dbg !9509
  br label %bb143, !dbg !9509

bb24:                                             ; No predecessors!
  unreachable, !dbg !9503

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317hc5d4475430e44697E"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_70, label %bb41, label %bb52, !dbg !9499

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !9500
  %_50 = xor i1 %_51, true, !dbg !9501
  br i1 %_50, label %bb29, label %bb34, !dbg !9501

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc9998, i64 5) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !9503
  %35 = zext i1 %34 to i8, !dbg !9503
  store i8 %35, ptr %_61, align 1, !dbg !9503
  %36 = load i8, ptr %_61, align 1, !dbg !9503, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !9503
  %_66 = zext i1 %37 to i64, !dbg !9503
  %38 = icmp eq i64 %_66, 0, !dbg !9503
  br i1 %38, label %bb39, label %bb38, !dbg !9503

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !9504
  %40 = zext i1 %39 to i8, !dbg !9504
  store i8 %40, ptr %_52, align 1, !dbg !9504
  %41 = load i8, ptr %_52, align 1, !dbg !9504, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !9504
  %_57 = zext i1 %42 to i64, !dbg !9504
  %43 = icmp eq i64 %_57, 0, !dbg !9504
  br i1 %43, label %bb34, label %bb33, !dbg !9504

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9510
  %45 = zext i1 %44 to i8, !dbg !9510
  store i8 %45, ptr %0, align 1, !dbg !9510
  br label %bb143, !dbg !9510

bb32:                                             ; No predecessors!
  unreachable, !dbg !9504

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9511
  %47 = zext i1 %46 to i8, !dbg !9511
  store i8 %47, ptr %0, align 1, !dbg !9511
  br label %bb143, !dbg !9511

bb37:                                             ; No predecessors!
  unreachable, !dbg !9503

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h135fdad40df434ceE"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_92, label %bb54, label %bb65, !dbg !9499

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !9500
  %_72 = xor i1 %_73, true, !dbg !9501
  br i1 %_72, label %bb42, label %bb47, !dbg !9501

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10000, i64 5) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !9503
  %50 = zext i1 %49 to i8, !dbg !9503
  store i8 %50, ptr %_83, align 1, !dbg !9503
  %51 = load i8, ptr %_83, align 1, !dbg !9503, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !9503
  %_88 = zext i1 %52 to i64, !dbg !9503
  %53 = icmp eq i64 %_88, 0, !dbg !9503
  br i1 %53, label %bb52, label %bb51, !dbg !9503

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !9504
  %55 = zext i1 %54 to i8, !dbg !9504
  store i8 %55, ptr %_74, align 1, !dbg !9504
  %56 = load i8, ptr %_74, align 1, !dbg !9504, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !9504
  %_79 = zext i1 %57 to i64, !dbg !9504
  %58 = icmp eq i64 %_79, 0, !dbg !9504
  br i1 %58, label %bb47, label %bb46, !dbg !9504

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9512
  %60 = zext i1 %59 to i8, !dbg !9512
  store i8 %60, ptr %0, align 1, !dbg !9512
  br label %bb143, !dbg !9512

bb45:                                             ; No predecessors!
  unreachable, !dbg !9504

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9513
  %62 = zext i1 %61 to i8, !dbg !9513
  store i8 %62, ptr %0, align 1, !dbg !9513
  br label %bb143, !dbg !9513

bb50:                                             ; No predecessors!
  unreachable, !dbg !9503

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_114 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h2a89cb5706dc26dbE"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_114, label %bb67, label %bb78, !dbg !9499

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !9500
  %_94 = xor i1 %_95, true, !dbg !9501
  br i1 %_94, label %bb55, label %bb60, !dbg !9501

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10002, i64 4) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !9503
  %65 = zext i1 %64 to i8, !dbg !9503
  store i8 %65, ptr %_105, align 1, !dbg !9503
  %66 = load i8, ptr %_105, align 1, !dbg !9503, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !9503
  %_110 = zext i1 %67 to i64, !dbg !9503
  %68 = icmp eq i64 %_110, 0, !dbg !9503
  br i1 %68, label %bb65, label %bb64, !dbg !9503

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !9504
  %70 = zext i1 %69 to i8, !dbg !9504
  store i8 %70, ptr %_96, align 1, !dbg !9504
  %71 = load i8, ptr %_96, align 1, !dbg !9504, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !9504
  %_101 = zext i1 %72 to i64, !dbg !9504
  %73 = icmp eq i64 %_101, 0, !dbg !9504
  br i1 %73, label %bb60, label %bb59, !dbg !9504

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9514
  %75 = zext i1 %74 to i8, !dbg !9514
  store i8 %75, ptr %0, align 1, !dbg !9514
  br label %bb143, !dbg !9514

bb58:                                             ; No predecessors!
  unreachable, !dbg !9504

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9515
  %77 = zext i1 %76 to i8, !dbg !9515
  store i8 %77, ptr %0, align 1, !dbg !9515
  br label %bb143, !dbg !9515

bb63:                                             ; No predecessors!
  unreachable, !dbg !9503

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_136 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h14c903d88f73f636E"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_136, label %bb80, label %bb91, !dbg !9499

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !9500
  %_116 = xor i1 %_117, true, !dbg !9501
  br i1 %_116, label %bb68, label %bb73, !dbg !9501

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10004, i64 15) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !9503
  %80 = zext i1 %79 to i8, !dbg !9503
  store i8 %80, ptr %_127, align 1, !dbg !9503
  %81 = load i8, ptr %_127, align 1, !dbg !9503, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !9503
  %_132 = zext i1 %82 to i64, !dbg !9503
  %83 = icmp eq i64 %_132, 0, !dbg !9503
  br i1 %83, label %bb78, label %bb77, !dbg !9503

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !9504
  %85 = zext i1 %84 to i8, !dbg !9504
  store i8 %85, ptr %_118, align 1, !dbg !9504
  %86 = load i8, ptr %_118, align 1, !dbg !9504, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !9504
  %_123 = zext i1 %87 to i64, !dbg !9504
  %88 = icmp eq i64 %_123, 0, !dbg !9504
  br i1 %88, label %bb73, label %bb72, !dbg !9504

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9516
  %90 = zext i1 %89 to i8, !dbg !9516
  store i8 %90, ptr %0, align 1, !dbg !9516
  br label %bb143, !dbg !9516

bb71:                                             ; No predecessors!
  unreachable, !dbg !9504

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9517
  %92 = zext i1 %91 to i8, !dbg !9517
  store i8 %92, ptr %0, align 1, !dbg !9517
  br label %bb143, !dbg !9517

bb76:                                             ; No predecessors!
  unreachable, !dbg !9503

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_158 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h2968c45c27b6314cE"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_158, label %bb93, label %bb104, !dbg !9499

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !9500
  %_138 = xor i1 %_139, true, !dbg !9501
  br i1 %_138, label %bb81, label %bb86, !dbg !9501

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10006, i64 4) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !9503
  %95 = zext i1 %94 to i8, !dbg !9503
  store i8 %95, ptr %_149, align 1, !dbg !9503
  %96 = load i8, ptr %_149, align 1, !dbg !9503, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !9503
  %_154 = zext i1 %97 to i64, !dbg !9503
  %98 = icmp eq i64 %_154, 0, !dbg !9503
  br i1 %98, label %bb91, label %bb90, !dbg !9503

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !9504
  %100 = zext i1 %99 to i8, !dbg !9504
  store i8 %100, ptr %_140, align 1, !dbg !9504
  %101 = load i8, ptr %_140, align 1, !dbg !9504, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !9504
  %_145 = zext i1 %102 to i64, !dbg !9504
  %103 = icmp eq i64 %_145, 0, !dbg !9504
  br i1 %103, label %bb86, label %bb85, !dbg !9504

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9518
  %105 = zext i1 %104 to i8, !dbg !9518
  store i8 %105, ptr %0, align 1, !dbg !9518
  br label %bb143, !dbg !9518

bb84:                                             ; No predecessors!
  unreachable, !dbg !9504

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9519
  %107 = zext i1 %106 to i8, !dbg !9519
  store i8 %107, ptr %0, align 1, !dbg !9519
  br label %bb143, !dbg !9519

bb89:                                             ; No predecessors!
  unreachable, !dbg !9503

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_180 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hf87e7f4dee3bedceE"(ptr align 8 %self) #8, !dbg !9499
  br i1 %_180, label %bb106, label %bb117, !dbg !9499

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !9500
  %_160 = xor i1 %_161, true, !dbg !9501
  br i1 %_160, label %bb94, label %bb99, !dbg !9501

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10008, i64 6) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !9503
  %110 = zext i1 %109 to i8, !dbg !9503
  store i8 %110, ptr %_171, align 1, !dbg !9503
  %111 = load i8, ptr %_171, align 1, !dbg !9503, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !9503
  %_176 = zext i1 %112 to i64, !dbg !9503
  %113 = icmp eq i64 %_176, 0, !dbg !9503
  br i1 %113, label %bb104, label %bb103, !dbg !9503

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !9504
  %115 = zext i1 %114 to i8, !dbg !9504
  store i8 %115, ptr %_162, align 1, !dbg !9504
  %116 = load i8, ptr %_162, align 1, !dbg !9504, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !9504
  %_167 = zext i1 %117 to i64, !dbg !9504
  %118 = icmp eq i64 %_167, 0, !dbg !9504
  br i1 %118, label %bb99, label %bb98, !dbg !9504

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9520
  %120 = zext i1 %119 to i8, !dbg !9520
  store i8 %120, ptr %0, align 1, !dbg !9520
  br label %bb143, !dbg !9520

bb97:                                             ; No predecessors!
  unreachable, !dbg !9504

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9521
  %122 = zext i1 %121 to i8, !dbg !9521
  store i8 %122, ptr %0, align 1, !dbg !9521
  br label %bb143, !dbg !9521

bb102:                                            ; No predecessors!
  unreachable, !dbg !9503

bb117:                                            ; preds = %bb112, %bb104
  %_203 = load i64, ptr %self, align 8, !dbg !9522, !noundef !21
; call x86_64::registers::debug::Dr6Flags::all
  %123 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h69c2bac86eb8bf54E() #8, !dbg !9523
  store i64 %123, ptr %_207, align 8, !dbg !9523
; call x86_64::registers::debug::Dr6Flags::bits
  %_205 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h1383bf8122864b9eE(ptr align 8 %_207) #8, !dbg !9523
  %_204 = xor i64 %_205, -1, !dbg !9524
  %124 = and i64 %_203, %_204, !dbg !9522
  store i64 %124, ptr %extra_bits, align 8, !dbg !9522
  %_208 = load i64, ptr %extra_bits, align 8, !dbg !9525, !noundef !21
  %125 = icmp eq i64 %_208, 0, !dbg !9525
  br i1 %125, label %bb136, label %bb120, !dbg !9525

bb106:                                            ; preds = %bb104
  %126 = load i8, ptr %first, align 1, !dbg !9500, !range !1608, !noundef !21
  %_183 = trunc i8 %126 to i1, !dbg !9500
  %_182 = xor i1 %_183, true, !dbg !9501
  br i1 %_182, label %bb107, label %bb112, !dbg !9501

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !9502
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10010, i64 3) #8, !dbg !9503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %127 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !9503
  %128 = zext i1 %127 to i8, !dbg !9503
  store i8 %128, ptr %_193, align 1, !dbg !9503
  %129 = load i8, ptr %_193, align 1, !dbg !9503, !range !1608, !noundef !21
  %130 = trunc i8 %129 to i1, !dbg !9503
  %_198 = zext i1 %130 to i64, !dbg !9503
  %131 = icmp eq i64 %_198, 0, !dbg !9503
  br i1 %131, label %bb117, label %bb116, !dbg !9503

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %132 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !9504
  %133 = zext i1 %132 to i8, !dbg !9504
  store i8 %133, ptr %_184, align 1, !dbg !9504
  %134 = load i8, ptr %_184, align 1, !dbg !9504, !range !1608, !noundef !21
  %135 = trunc i8 %134 to i1, !dbg !9504
  %_189 = zext i1 %135 to i64, !dbg !9504
  %136 = icmp eq i64 %_189, 0, !dbg !9504
  br i1 %136, label %bb112, label %bb111, !dbg !9504

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %137 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9526
  %138 = zext i1 %137 to i8, !dbg !9526
  store i8 %138, ptr %0, align 1, !dbg !9526
  br label %bb143, !dbg !9526

bb110:                                            ; No predecessors!
  unreachable, !dbg !9504

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9527
  %140 = zext i1 %139 to i8, !dbg !9527
  store i8 %140, ptr %0, align 1, !dbg !9527
  br label %bb143, !dbg !9527

bb115:                                            ; No predecessors!
  unreachable, !dbg !9503

bb136:                                            ; preds = %bb129, %bb117
  %141 = load i8, ptr %first, align 1, !dbg !9528, !range !1608, !noundef !21
  %_238 = trunc i8 %141 to i1, !dbg !9528
  br i1 %_238, label %bb137, label %bb142, !dbg !9528

bb120:                                            ; preds = %bb117
  %142 = load i8, ptr %first, align 1, !dbg !9529, !range !1608, !noundef !21
  %_210 = trunc i8 %142 to i1, !dbg !9529
  %_209 = xor i1 %_210, true, !dbg !9530
  br i1 %_209, label %bb121, label %bb126, !dbg !9530

bb126:                                            ; preds = %bb121, %bb120
  store i8 0, ptr %first, align 1, !dbg !9531
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !9532
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_221) #8, !dbg !9532
  %144 = zext i1 %143 to i8, !dbg !9532
  store i8 %144, ptr %_220, align 1, !dbg !9532
  %145 = load i8, ptr %_220, align 1, !dbg !9532, !range !1608, !noundef !21
  %146 = trunc i8 %145 to i1, !dbg !9532
  %_225 = zext i1 %146 to i64, !dbg !9532
  %147 = icmp eq i64 %_225, 0, !dbg !9532
  br i1 %147, label %bb129, label %bb131, !dbg !9532

bb121:                                            ; preds = %bb120
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9533
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %148 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_212) #8, !dbg !9533
  %149 = zext i1 %148 to i8, !dbg !9533
  store i8 %149, ptr %_211, align 1, !dbg !9533
  %150 = load i8, ptr %_211, align 1, !dbg !9533, !range !1608, !noundef !21
  %151 = trunc i8 %150 to i1, !dbg !9533
  %_216 = zext i1 %151 to i64, !dbg !9533
  %152 = icmp eq i64 %_216, 0, !dbg !9533
  br i1 %152, label %bb126, label %bb125, !dbg !9533

bb125:                                            ; preds = %bb121
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %153 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9534
  %154 = zext i1 %153 to i8, !dbg !9534
  store i8 %154, ptr %0, align 1, !dbg !9534
  br label %bb143, !dbg !9534

bb124:                                            ; No predecessors!
  unreachable, !dbg !9533

bb129:                                            ; preds = %bb126
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_230 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9535
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %155 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_230) #8, !dbg !9535
  %156 = zext i1 %155 to i8, !dbg !9535
  store i8 %156, ptr %_229, align 1, !dbg !9535
  %157 = load i8, ptr %_229, align 1, !dbg !9535, !range !1608, !noundef !21
  %158 = trunc i8 %157 to i1, !dbg !9535
  %_234 = zext i1 %158 to i64, !dbg !9535
  %159 = icmp eq i64 %_234, 0, !dbg !9535
  br i1 %159, label %bb136, label %bb135, !dbg !9535

bb131:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %160 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9536
  %161 = zext i1 %160 to i8, !dbg !9536
  store i8 %161, ptr %0, align 1, !dbg !9536
  br label %bb143, !dbg !9536

bb130:                                            ; No predecessors!
  unreachable, !dbg !9532

bb135:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %162 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9537
  %163 = zext i1 %162 to i8, !dbg !9537
  store i8 %163, ptr %0, align 1, !dbg !9537
  br label %bb143, !dbg !9537

bb134:                                            ; No predecessors!
  unreachable, !dbg !9535

bb142:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %0, align 1, !dbg !9538
  br label %bb143, !dbg !9506

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_240 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !9539
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %164 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_240) #8, !dbg !9539
  %165 = zext i1 %164 to i8, !dbg !9539
  store i8 %165, ptr %_239, align 1, !dbg !9539
  %166 = load i8, ptr %_239, align 1, !dbg !9539, !range !1608, !noundef !21
  %167 = trunc i8 %166 to i1, !dbg !9539
  %_244 = zext i1 %167 to i64, !dbg !9539
  %168 = icmp eq i64 %_244, 0, !dbg !9539
  br i1 %168, label %bb142, label %bb141, !dbg !9539

bb141:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %169 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc9993) #8, !dbg !9540
  %170 = zext i1 %169 to i8, !dbg !9540
  store i8 %170, ptr %0, align 1, !dbg !9540
  br label %bb143, !dbg !9540

bb140:                                            ; No predecessors!
  unreachable, !dbg !9539
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h1917b42215dabdb0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9541 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9544, metadata !DIExpression()), !dbg !9546
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9545, metadata !DIExpression()), !dbg !9547
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9548
  ret i1 %0, !dbg !9549
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hbda80d5c883e28f6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9550 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9553, metadata !DIExpression()), !dbg !9555
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9554, metadata !DIExpression()), !dbg !9556
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9557
  ret i1 %0, !dbg !9558
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17haae1502ed7af7a66E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9559 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9562, metadata !DIExpression()), !dbg !9564
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9563, metadata !DIExpression()), !dbg !9565
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9566
  ret i1 %0, !dbg !9567
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h5226cfd38a7865b1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9568 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9571, metadata !DIExpression()), !dbg !9573
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9572, metadata !DIExpression()), !dbg !9574
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9575
  ret i1 %0, !dbg !9576
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h69c2bac86eb8bf54E() unnamed_addr #0 !dbg !9577 {
start:
  ret i64 122895, !dbg !9580
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h1383bf8122864b9eE(ptr align 8 %self) unnamed_addr #0 !dbg !9581 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9585, metadata !DIExpression()), !dbg !9586
  %0 = load i64, ptr %self, align 8, !dbg !9587, !noundef !21
  ret i64 %0, !dbg !9588
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h987f2342a42c76d1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9589 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9595, metadata !DIExpression()), !dbg !9597
  br i1 false, label %bb1, label %bb2, !dbg !9597

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9597, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !9597
  %1 = icmp eq i64 %_3, 1, !dbg !9597
  %2 = zext i1 %1 to i8, !dbg !9597
  store i8 %2, ptr %0, align 1, !dbg !9597
  br label %bb3, !dbg !9597

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9597
  br label %bb3, !dbg !9597

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9598, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9598
  ret i1 %4, !dbg !9598
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h69a489d55ed2ab69E"(ptr align 8 %self) unnamed_addr #0 !dbg !9599 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9601, metadata !DIExpression()), !dbg !9603
  br i1 false, label %bb1, label %bb2, !dbg !9603

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9603, !noundef !21
  %_3 = and i64 %_4, 2, !dbg !9603
  %1 = icmp eq i64 %_3, 2, !dbg !9603
  %2 = zext i1 %1 to i8, !dbg !9603
  store i8 %2, ptr %0, align 1, !dbg !9603
  br label %bb3, !dbg !9603

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9603
  br label %bb3, !dbg !9603

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9604, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9604
  ret i1 %4, !dbg !9604
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217had8be5e4e5f89fa3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9605 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9607, metadata !DIExpression()), !dbg !9609
  br i1 false, label %bb1, label %bb2, !dbg !9609

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9609, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !9609
  %1 = icmp eq i64 %_3, 4, !dbg !9609
  %2 = zext i1 %1 to i8, !dbg !9609
  store i8 %2, ptr %0, align 1, !dbg !9609
  br label %bb3, !dbg !9609

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9609
  br label %bb3, !dbg !9609

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9610, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9610
  ret i1 %4, !dbg !9610
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317hc5d4475430e44697E"(ptr align 8 %self) unnamed_addr #0 !dbg !9611 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9613, metadata !DIExpression()), !dbg !9615
  br i1 false, label %bb1, label %bb2, !dbg !9615

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9615, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !9615
  %1 = icmp eq i64 %_3, 8, !dbg !9615
  %2 = zext i1 %1 to i8, !dbg !9615
  store i8 %2, ptr %0, align 1, !dbg !9615
  br label %bb3, !dbg !9615

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9615
  br label %bb3, !dbg !9615

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9616, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9616
  ret i1 %4, !dbg !9616
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h135fdad40df434ceE"(ptr align 8 %self) unnamed_addr #0 !dbg !9617 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9619, metadata !DIExpression()), !dbg !9621
  br i1 false, label %bb1, label %bb2, !dbg !9621

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9621, !noundef !21
  %_3 = and i64 %_4, 15, !dbg !9621
  %1 = icmp eq i64 %_3, 15, !dbg !9621
  %2 = zext i1 %1 to i8, !dbg !9621
  store i8 %2, ptr %0, align 1, !dbg !9621
  br label %bb3, !dbg !9621

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9621
  br label %bb3, !dbg !9621

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9622, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9622
  ret i1 %4, !dbg !9622
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h2a89cb5706dc26dbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9623 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9625, metadata !DIExpression()), !dbg !9627
  br i1 false, label %bb1, label %bb2, !dbg !9627

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9627, !noundef !21
  %_3 = and i64 %_4, 8192, !dbg !9627
  %1 = icmp eq i64 %_3, 8192, !dbg !9627
  %2 = zext i1 %1 to i8, !dbg !9627
  store i8 %2, ptr %0, align 1, !dbg !9627
  br label %bb3, !dbg !9627

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9627
  br label %bb3, !dbg !9627

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9628, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9628
  ret i1 %4, !dbg !9628
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h14c903d88f73f636E"(ptr align 8 %self) unnamed_addr #0 !dbg !9629 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9631, metadata !DIExpression()), !dbg !9633
  br i1 false, label %bb1, label %bb2, !dbg !9633

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9633, !noundef !21
  %_3 = and i64 %_4, 16384, !dbg !9633
  %1 = icmp eq i64 %_3, 16384, !dbg !9633
  %2 = zext i1 %1 to i8, !dbg !9633
  store i8 %2, ptr %0, align 1, !dbg !9633
  br label %bb3, !dbg !9633

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9633
  br label %bb3, !dbg !9633

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9634, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9634
  ret i1 %4, !dbg !9634
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h2968c45c27b6314cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9635 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9637, metadata !DIExpression()), !dbg !9639
  br i1 false, label %bb1, label %bb2, !dbg !9639

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9639, !noundef !21
  %_3 = and i64 %_4, 32768, !dbg !9639
  %1 = icmp eq i64 %_3, 32768, !dbg !9639
  %2 = zext i1 %1 to i8, !dbg !9639
  store i8 %2, ptr %0, align 1, !dbg !9639
  br label %bb3, !dbg !9639

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9639
  br label %bb3, !dbg !9639

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9640, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9640
  ret i1 %4, !dbg !9640
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hf87e7f4dee3bedceE"(ptr align 8 %self) unnamed_addr #0 !dbg !9641 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9643, metadata !DIExpression()), !dbg !9645
  br i1 false, label %bb1, label %bb2, !dbg !9645

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9645, !noundef !21
  %_3 = and i64 %_4, 65536, !dbg !9645
  %1 = icmp eq i64 %_3, 65536, !dbg !9645
  %2 = zext i1 %1 to i8, !dbg !9645
  store i8 %2, ptr %0, align 1, !dbg !9645
  br label %bb3, !dbg !9645

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9645
  br label %bb3, !dbg !9645

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9646, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9646
  ret i1 %4, !dbg !9646
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h41bc2dec04026233E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9647 {
start:
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_305 = alloca i8, align 1
  %_295 = alloca i8, align 1
  %_286 = alloca i8, align 1
  %_277 = alloca i8, align 1
  %_273 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_259 = alloca i8, align 1
  %_250 = alloca i8, align 1
  %_237 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9653, metadata !DIExpression()), !dbg !9771
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9654, metadata !DIExpression()), !dbg !9772
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9655, metadata !DIExpression()), !dbg !9773
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9657, metadata !DIExpression()), !dbg !9774
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9659, metadata !DIExpression()), !dbg !9775
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9661, metadata !DIExpression()), !dbg !9776
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9663, metadata !DIExpression()), !dbg !9777
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9665, metadata !DIExpression()), !dbg !9778
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9667, metadata !DIExpression()), !dbg !9779
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9669, metadata !DIExpression()), !dbg !9780
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9671, metadata !DIExpression()), !dbg !9781
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9673, metadata !DIExpression()), !dbg !9782
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9675, metadata !DIExpression()), !dbg !9783
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9677, metadata !DIExpression()), !dbg !9784
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9679, metadata !DIExpression()), !dbg !9785
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9681, metadata !DIExpression()), !dbg !9786
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9683, metadata !DIExpression()), !dbg !9787
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9685, metadata !DIExpression()), !dbg !9788
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9687, metadata !DIExpression()), !dbg !9789
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9689, metadata !DIExpression()), !dbg !9790
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9691, metadata !DIExpression()), !dbg !9791
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9693, metadata !DIExpression()), !dbg !9792
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9695, metadata !DIExpression()), !dbg !9793
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9697, metadata !DIExpression()), !dbg !9794
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9699, metadata !DIExpression()), !dbg !9795
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9701, metadata !DIExpression()), !dbg !9796
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9703, metadata !DIExpression()), !dbg !9797
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9705, metadata !DIExpression()), !dbg !9798
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9707, metadata !DIExpression()), !dbg !9799
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9709, metadata !DIExpression()), !dbg !9800
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9711, metadata !DIExpression()), !dbg !9801
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9713, metadata !DIExpression()), !dbg !9802
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9715, metadata !DIExpression()), !dbg !9803
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9717, metadata !DIExpression()), !dbg !9804
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9719, metadata !DIExpression()), !dbg !9805
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9721, metadata !DIExpression()), !dbg !9806
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9723, metadata !DIExpression()), !dbg !9807
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9725, metadata !DIExpression()), !dbg !9808
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9727, metadata !DIExpression()), !dbg !9809
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9729, metadata !DIExpression()), !dbg !9810
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9731, metadata !DIExpression()), !dbg !9811
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9733, metadata !DIExpression()), !dbg !9812
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9735, metadata !DIExpression()), !dbg !9813
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9737, metadata !DIExpression()), !dbg !9814
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9739, metadata !DIExpression()), !dbg !9815
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9741, metadata !DIExpression()), !dbg !9816
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9743, metadata !DIExpression()), !dbg !9817
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9745, metadata !DIExpression()), !dbg !9818
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9747, metadata !DIExpression()), !dbg !9819
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9749, metadata !DIExpression()), !dbg !9820
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9751, metadata !DIExpression()), !dbg !9821
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9753, metadata !DIExpression()), !dbg !9822
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9755, metadata !DIExpression()), !dbg !9823
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9757, metadata !DIExpression()), !dbg !9824
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9759, metadata !DIExpression()), !dbg !9825
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9761, metadata !DIExpression()), !dbg !9826
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9763, metadata !DIExpression()), !dbg !9827
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9765, metadata !DIExpression()), !dbg !9828
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9767, metadata !DIExpression()), !dbg !9829
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9769, metadata !DIExpression()), !dbg !9830
  store i8 1, ptr %first, align 1, !dbg !9831
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hd6570800d51f161cE"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_4, label %bb2, label %bb13, !dbg !9832

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17hf1d19b90adcdb3bcE"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_26, label %bb15, label %bb26, !dbg !9832

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !9833
  %_6 = xor i1 %_7, true, !dbg !9834
  br i1 %_6, label %bb3, label %bb8, !dbg !9834

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10017, i64 25) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !9836
  %3 = zext i1 %2 to i8, !dbg !9836
  store i8 %3, ptr %_17, align 1, !dbg !9836
  %4 = load i8, ptr %_17, align 1, !dbg !9836, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !9836
  %_22 = zext i1 %5 to i64, !dbg !9836
  %6 = icmp eq i64 %_22, 0, !dbg !9836
  br i1 %6, label %bb13, label %bb12, !dbg !9836

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !9837
  %8 = zext i1 %7 to i8, !dbg !9837
  store i8 %8, ptr %_8, align 1, !dbg !9837
  %9 = load i8, ptr %_8, align 1, !dbg !9837, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !9837
  %_13 = zext i1 %10 to i64, !dbg !9837
  %11 = icmp eq i64 %_13, 0, !dbg !9837
  br i1 %11, label %bb8, label %bb7, !dbg !9837

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9838
  %13 = zext i1 %12 to i8, !dbg !9838
  store i8 %13, ptr %0, align 1, !dbg !9838
  br label %bb182, !dbg !9838

bb6:                                              ; No predecessors!
  unreachable, !dbg !9837

bb182:                                            ; preds = %bb181, %bb180, %bb174, %bb170, %bb164, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9839, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !9839
  ret i1 %15, !dbg !9839

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9840
  %17 = zext i1 %16 to i8, !dbg !9840
  store i8 %17, ptr %0, align 1, !dbg !9840
  br label %bb182, !dbg !9840

bb11:                                             ; No predecessors!
  unreachable, !dbg !9836

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h2fd483f3e1b7249cE"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_48, label %bb28, label %bb39, !dbg !9832

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !9833
  %_28 = xor i1 %_29, true, !dbg !9834
  br i1 %_28, label %bb16, label %bb21, !dbg !9834

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10019, i64 25) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !9836
  %20 = zext i1 %19 to i8, !dbg !9836
  store i8 %20, ptr %_39, align 1, !dbg !9836
  %21 = load i8, ptr %_39, align 1, !dbg !9836, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !9836
  %_44 = zext i1 %22 to i64, !dbg !9836
  %23 = icmp eq i64 %_44, 0, !dbg !9836
  br i1 %23, label %bb26, label %bb25, !dbg !9836

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !9837
  %25 = zext i1 %24 to i8, !dbg !9837
  store i8 %25, ptr %_30, align 1, !dbg !9837
  %26 = load i8, ptr %_30, align 1, !dbg !9837, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !9837
  %_35 = zext i1 %27 to i64, !dbg !9837
  %28 = icmp eq i64 %_35, 0, !dbg !9837
  br i1 %28, label %bb21, label %bb20, !dbg !9837

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9841
  %30 = zext i1 %29 to i8, !dbg !9841
  store i8 %30, ptr %0, align 1, !dbg !9841
  br label %bb182, !dbg !9841

bb19:                                             ; No predecessors!
  unreachable, !dbg !9837

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9842
  %32 = zext i1 %31 to i8, !dbg !9842
  store i8 %32, ptr %0, align 1, !dbg !9842
  br label %bb182, !dbg !9842

bb24:                                             ; No predecessors!
  unreachable, !dbg !9836

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hd971c701fb88f1cbE"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_70, label %bb41, label %bb52, !dbg !9832

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !9833
  %_50 = xor i1 %_51, true, !dbg !9834
  br i1 %_50, label %bb29, label %bb34, !dbg !9834

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10021, i64 25) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !9836
  %35 = zext i1 %34 to i8, !dbg !9836
  store i8 %35, ptr %_61, align 1, !dbg !9836
  %36 = load i8, ptr %_61, align 1, !dbg !9836, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !9836
  %_66 = zext i1 %37 to i64, !dbg !9836
  %38 = icmp eq i64 %_66, 0, !dbg !9836
  br i1 %38, label %bb39, label %bb38, !dbg !9836

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !9837
  %40 = zext i1 %39 to i8, !dbg !9837
  store i8 %40, ptr %_52, align 1, !dbg !9837
  %41 = load i8, ptr %_52, align 1, !dbg !9837, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !9837
  %_57 = zext i1 %42 to i64, !dbg !9837
  %43 = icmp eq i64 %_57, 0, !dbg !9837
  br i1 %43, label %bb34, label %bb33, !dbg !9837

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9843
  %45 = zext i1 %44 to i8, !dbg !9843
  store i8 %45, ptr %0, align 1, !dbg !9843
  br label %bb182, !dbg !9843

bb32:                                             ; No predecessors!
  unreachable, !dbg !9837

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9844
  %47 = zext i1 %46 to i8, !dbg !9844
  store i8 %47, ptr %0, align 1, !dbg !9844
  br label %bb182, !dbg !9844

bb37:                                             ; No predecessors!
  unreachable, !dbg !9836

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h87cd1e6ec3235b41E"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_92, label %bb54, label %bb65, !dbg !9832

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !9833
  %_72 = xor i1 %_73, true, !dbg !9834
  br i1 %_72, label %bb42, label %bb47, !dbg !9834

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10023, i64 25) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !9836
  %50 = zext i1 %49 to i8, !dbg !9836
  store i8 %50, ptr %_83, align 1, !dbg !9836
  %51 = load i8, ptr %_83, align 1, !dbg !9836, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !9836
  %_88 = zext i1 %52 to i64, !dbg !9836
  %53 = icmp eq i64 %_88, 0, !dbg !9836
  br i1 %53, label %bb52, label %bb51, !dbg !9836

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !9837
  %55 = zext i1 %54 to i8, !dbg !9837
  store i8 %55, ptr %_74, align 1, !dbg !9837
  %56 = load i8, ptr %_74, align 1, !dbg !9837, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !9837
  %_79 = zext i1 %57 to i64, !dbg !9837
  %58 = icmp eq i64 %_79, 0, !dbg !9837
  br i1 %58, label %bb47, label %bb46, !dbg !9837

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9845
  %60 = zext i1 %59 to i8, !dbg !9845
  store i8 %60, ptr %0, align 1, !dbg !9845
  br label %bb182, !dbg !9845

bb45:                                             ; No predecessors!
  unreachable, !dbg !9837

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9846
  %62 = zext i1 %61 to i8, !dbg !9846
  store i8 %62, ptr %0, align 1, !dbg !9846
  br label %bb182, !dbg !9846

bb50:                                             ; No predecessors!
  unreachable, !dbg !9836

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_114 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h8b95ac0fef2a65d0E"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_114, label %bb67, label %bb78, !dbg !9832

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !9833
  %_94 = xor i1 %_95, true, !dbg !9834
  br i1 %_94, label %bb55, label %bb60, !dbg !9834

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10025, i64 26) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !9836
  %65 = zext i1 %64 to i8, !dbg !9836
  store i8 %65, ptr %_105, align 1, !dbg !9836
  %66 = load i8, ptr %_105, align 1, !dbg !9836, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !9836
  %_110 = zext i1 %67 to i64, !dbg !9836
  %68 = icmp eq i64 %_110, 0, !dbg !9836
  br i1 %68, label %bb65, label %bb64, !dbg !9836

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !9837
  %70 = zext i1 %69 to i8, !dbg !9837
  store i8 %70, ptr %_96, align 1, !dbg !9837
  %71 = load i8, ptr %_96, align 1, !dbg !9837, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !9837
  %_101 = zext i1 %72 to i64, !dbg !9837
  %73 = icmp eq i64 %_101, 0, !dbg !9837
  br i1 %73, label %bb60, label %bb59, !dbg !9837

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9847
  %75 = zext i1 %74 to i8, !dbg !9847
  store i8 %75, ptr %0, align 1, !dbg !9847
  br label %bb182, !dbg !9847

bb58:                                             ; No predecessors!
  unreachable, !dbg !9837

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9848
  %77 = zext i1 %76 to i8, !dbg !9848
  store i8 %77, ptr %0, align 1, !dbg !9848
  br label %bb182, !dbg !9848

bb63:                                             ; No predecessors!
  unreachable, !dbg !9836

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_136 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hf74f220477d17ab4E"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_136, label %bb80, label %bb91, !dbg !9832

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !9833
  %_116 = xor i1 %_117, true, !dbg !9834
  br i1 %_116, label %bb68, label %bb73, !dbg !9834

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10027, i64 26) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !9836
  %80 = zext i1 %79 to i8, !dbg !9836
  store i8 %80, ptr %_127, align 1, !dbg !9836
  %81 = load i8, ptr %_127, align 1, !dbg !9836, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !9836
  %_132 = zext i1 %82 to i64, !dbg !9836
  %83 = icmp eq i64 %_132, 0, !dbg !9836
  br i1 %83, label %bb78, label %bb77, !dbg !9836

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !9837
  %85 = zext i1 %84 to i8, !dbg !9837
  store i8 %85, ptr %_118, align 1, !dbg !9837
  %86 = load i8, ptr %_118, align 1, !dbg !9837, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !9837
  %_123 = zext i1 %87 to i64, !dbg !9837
  %88 = icmp eq i64 %_123, 0, !dbg !9837
  br i1 %88, label %bb73, label %bb72, !dbg !9837

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9849
  %90 = zext i1 %89 to i8, !dbg !9849
  store i8 %90, ptr %0, align 1, !dbg !9849
  br label %bb182, !dbg !9849

bb71:                                             ; No predecessors!
  unreachable, !dbg !9837

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9850
  %92 = zext i1 %91 to i8, !dbg !9850
  store i8 %92, ptr %0, align 1, !dbg !9850
  br label %bb182, !dbg !9850

bb76:                                             ; No predecessors!
  unreachable, !dbg !9836

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_158 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h1272382cf62ef348E"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_158, label %bb93, label %bb104, !dbg !9832

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !9833
  %_138 = xor i1 %_139, true, !dbg !9834
  br i1 %_138, label %bb81, label %bb86, !dbg !9834

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10029, i64 26) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !9836
  %95 = zext i1 %94 to i8, !dbg !9836
  store i8 %95, ptr %_149, align 1, !dbg !9836
  %96 = load i8, ptr %_149, align 1, !dbg !9836, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !9836
  %_154 = zext i1 %97 to i64, !dbg !9836
  %98 = icmp eq i64 %_154, 0, !dbg !9836
  br i1 %98, label %bb91, label %bb90, !dbg !9836

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !9837
  %100 = zext i1 %99 to i8, !dbg !9837
  store i8 %100, ptr %_140, align 1, !dbg !9837
  %101 = load i8, ptr %_140, align 1, !dbg !9837, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !9837
  %_145 = zext i1 %102 to i64, !dbg !9837
  %103 = icmp eq i64 %_145, 0, !dbg !9837
  br i1 %103, label %bb86, label %bb85, !dbg !9837

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9851
  %105 = zext i1 %104 to i8, !dbg !9851
  store i8 %105, ptr %0, align 1, !dbg !9851
  br label %bb182, !dbg !9851

bb84:                                             ; No predecessors!
  unreachable, !dbg !9837

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9852
  %107 = zext i1 %106 to i8, !dbg !9852
  store i8 %107, ptr %0, align 1, !dbg !9852
  br label %bb182, !dbg !9852

bb89:                                             ; No predecessors!
  unreachable, !dbg !9836

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_180 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hd175a38fdd0aa93eE"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_180, label %bb106, label %bb117, !dbg !9832

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !9833
  %_160 = xor i1 %_161, true, !dbg !9834
  br i1 %_160, label %bb94, label %bb99, !dbg !9834

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10031, i64 26) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !9836
  %110 = zext i1 %109 to i8, !dbg !9836
  store i8 %110, ptr %_171, align 1, !dbg !9836
  %111 = load i8, ptr %_171, align 1, !dbg !9836, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !9836
  %_176 = zext i1 %112 to i64, !dbg !9836
  %113 = icmp eq i64 %_176, 0, !dbg !9836
  br i1 %113, label %bb104, label %bb103, !dbg !9836

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !9837
  %115 = zext i1 %114 to i8, !dbg !9837
  store i8 %115, ptr %_162, align 1, !dbg !9837
  %116 = load i8, ptr %_162, align 1, !dbg !9837, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !9837
  %_167 = zext i1 %117 to i64, !dbg !9837
  %118 = icmp eq i64 %_167, 0, !dbg !9837
  br i1 %118, label %bb99, label %bb98, !dbg !9837

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9853
  %120 = zext i1 %119 to i8, !dbg !9853
  store i8 %120, ptr %0, align 1, !dbg !9853
  br label %bb182, !dbg !9853

bb97:                                             ; No predecessors!
  unreachable, !dbg !9837

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9854
  %122 = zext i1 %121 to i8, !dbg !9854
  store i8 %122, ptr %0, align 1, !dbg !9854
  br label %bb182, !dbg !9854

bb102:                                            ; No predecessors!
  unreachable, !dbg !9836

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_202 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hb728bfdf62751aadE"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_202, label %bb119, label %bb130, !dbg !9832

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_183 = trunc i8 %123 to i1, !dbg !9833
  %_182 = xor i1 %_183, true, !dbg !9834
  br i1 %_182, label %bb107, label %bb112, !dbg !9834

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10033, i64 29) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !9836
  %125 = zext i1 %124 to i8, !dbg !9836
  store i8 %125, ptr %_193, align 1, !dbg !9836
  %126 = load i8, ptr %_193, align 1, !dbg !9836, !range !1608, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !9836
  %_198 = zext i1 %127 to i64, !dbg !9836
  %128 = icmp eq i64 %_198, 0, !dbg !9836
  br i1 %128, label %bb117, label %bb116, !dbg !9836

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !9837
  %130 = zext i1 %129 to i8, !dbg !9837
  store i8 %130, ptr %_184, align 1, !dbg !9837
  %131 = load i8, ptr %_184, align 1, !dbg !9837, !range !1608, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !9837
  %_189 = zext i1 %132 to i64, !dbg !9837
  %133 = icmp eq i64 %_189, 0, !dbg !9837
  br i1 %133, label %bb112, label %bb111, !dbg !9837

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9855
  %135 = zext i1 %134 to i8, !dbg !9855
  store i8 %135, ptr %0, align 1, !dbg !9855
  br label %bb182, !dbg !9855

bb110:                                            ; No predecessors!
  unreachable, !dbg !9837

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9856
  %137 = zext i1 %136 to i8, !dbg !9856
  store i8 %137, ptr %0, align 1, !dbg !9856
  br label %bb182, !dbg !9856

bb115:                                            ; No predecessors!
  unreachable, !dbg !9836

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_224 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h07e01c4667e76b8cE"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_224, label %bb132, label %bb143, !dbg !9832

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_205 = trunc i8 %138 to i1, !dbg !9833
  %_204 = xor i1 %_205, true, !dbg !9834
  br i1 %_204, label %bb120, label %bb125, !dbg !9834

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10035, i64 30) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_216) #8, !dbg !9836
  %140 = zext i1 %139 to i8, !dbg !9836
  store i8 %140, ptr %_215, align 1, !dbg !9836
  %141 = load i8, ptr %_215, align 1, !dbg !9836, !range !1608, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !9836
  %_220 = zext i1 %142 to i64, !dbg !9836
  %143 = icmp eq i64 %_220, 0, !dbg !9836
  br i1 %143, label %bb130, label %bb129, !dbg !9836

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_207) #8, !dbg !9837
  %145 = zext i1 %144 to i8, !dbg !9837
  store i8 %145, ptr %_206, align 1, !dbg !9837
  %146 = load i8, ptr %_206, align 1, !dbg !9837, !range !1608, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !9837
  %_211 = zext i1 %147 to i64, !dbg !9837
  %148 = icmp eq i64 %_211, 0, !dbg !9837
  br i1 %148, label %bb125, label %bb124, !dbg !9837

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9857
  %150 = zext i1 %149 to i8, !dbg !9857
  store i8 %150, ptr %0, align 1, !dbg !9857
  br label %bb182, !dbg !9857

bb123:                                            ; No predecessors!
  unreachable, !dbg !9837

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9858
  %152 = zext i1 %151 to i8, !dbg !9858
  store i8 %152, ptr %0, align 1, !dbg !9858
  br label %bb182, !dbg !9858

bb128:                                            ; No predecessors!
  unreachable, !dbg !9836

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_246 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h8f1550b45663387aE"(ptr align 8 %self) #8, !dbg !9832
  br i1 %_246, label %bb145, label %bb156, !dbg !9832

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_227 = trunc i8 %153 to i1, !dbg !9833
  %_226 = xor i1 %_227, true, !dbg !9834
  br i1 %_226, label %bb133, label %bb138, !dbg !9834

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_238 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10037, i64 31) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_238) #8, !dbg !9836
  %155 = zext i1 %154 to i8, !dbg !9836
  store i8 %155, ptr %_237, align 1, !dbg !9836
  %156 = load i8, ptr %_237, align 1, !dbg !9836, !range !1608, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !9836
  %_242 = zext i1 %157 to i64, !dbg !9836
  %158 = icmp eq i64 %_242, 0, !dbg !9836
  br i1 %158, label %bb143, label %bb142, !dbg !9836

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_229) #8, !dbg !9837
  %160 = zext i1 %159 to i8, !dbg !9837
  store i8 %160, ptr %_228, align 1, !dbg !9837
  %161 = load i8, ptr %_228, align 1, !dbg !9837, !range !1608, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !9837
  %_233 = zext i1 %162 to i64, !dbg !9837
  %163 = icmp eq i64 %_233, 0, !dbg !9837
  br i1 %163, label %bb138, label %bb137, !dbg !9837

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9859
  %165 = zext i1 %164 to i8, !dbg !9859
  store i8 %165, ptr %0, align 1, !dbg !9859
  br label %bb182, !dbg !9859

bb136:                                            ; No predecessors!
  unreachable, !dbg !9837

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9860
  %167 = zext i1 %166 to i8, !dbg !9860
  store i8 %167, ptr %0, align 1, !dbg !9860
  br label %bb182, !dbg !9860

bb141:                                            ; No predecessors!
  unreachable, !dbg !9836

bb156:                                            ; preds = %bb151, %bb143
  %_269 = load i64, ptr %self, align 8, !dbg !9861, !noundef !21
; call x86_64::registers::debug::Dr7Flags::all
  %168 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17ha25daea9145887f4E() #8, !dbg !9862
  store i64 %168, ptr %_273, align 8, !dbg !9862
; call x86_64::registers::debug::Dr7Flags::bits
  %_271 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h39e11588a77df4cdE(ptr align 8 %_273) #8, !dbg !9862
  %_270 = xor i64 %_271, -1, !dbg !9863
  %169 = and i64 %_269, %_270, !dbg !9861
  store i64 %169, ptr %extra_bits, align 8, !dbg !9861
  %_274 = load i64, ptr %extra_bits, align 8, !dbg !9864, !noundef !21
  %170 = icmp eq i64 %_274, 0, !dbg !9864
  br i1 %170, label %bb175, label %bb159, !dbg !9864

bb145:                                            ; preds = %bb143
  %171 = load i8, ptr %first, align 1, !dbg !9833, !range !1608, !noundef !21
  %_249 = trunc i8 %171 to i1, !dbg !9833
  %_248 = xor i1 %_249, true, !dbg !9834
  br i1 %_248, label %bb146, label %bb151, !dbg !9834

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !9835
; call core::fmt::Formatter::write_str
  %_260 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10039, i64 21) #8, !dbg !9836
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %172 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_260) #8, !dbg !9836
  %173 = zext i1 %172 to i8, !dbg !9836
  store i8 %173, ptr %_259, align 1, !dbg !9836
  %174 = load i8, ptr %_259, align 1, !dbg !9836, !range !1608, !noundef !21
  %175 = trunc i8 %174 to i1, !dbg !9836
  %_264 = zext i1 %175 to i64, !dbg !9836
  %176 = icmp eq i64 %_264, 0, !dbg !9836
  br i1 %176, label %bb156, label %bb155, !dbg !9836

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_251 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9837
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %177 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_251) #8, !dbg !9837
  %178 = zext i1 %177 to i8, !dbg !9837
  store i8 %178, ptr %_250, align 1, !dbg !9837
  %179 = load i8, ptr %_250, align 1, !dbg !9837, !range !1608, !noundef !21
  %180 = trunc i8 %179 to i1, !dbg !9837
  %_255 = zext i1 %180 to i64, !dbg !9837
  %181 = icmp eq i64 %_255, 0, !dbg !9837
  br i1 %181, label %bb151, label %bb150, !dbg !9837

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %182 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9865
  %183 = zext i1 %182 to i8, !dbg !9865
  store i8 %183, ptr %0, align 1, !dbg !9865
  br label %bb182, !dbg !9865

bb149:                                            ; No predecessors!
  unreachable, !dbg !9837

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9866
  %185 = zext i1 %184 to i8, !dbg !9866
  store i8 %185, ptr %0, align 1, !dbg !9866
  br label %bb182, !dbg !9866

bb154:                                            ; No predecessors!
  unreachable, !dbg !9836

bb175:                                            ; preds = %bb168, %bb156
  %186 = load i8, ptr %first, align 1, !dbg !9867, !range !1608, !noundef !21
  %_304 = trunc i8 %186 to i1, !dbg !9867
  br i1 %_304, label %bb176, label %bb181, !dbg !9867

bb159:                                            ; preds = %bb156
  %187 = load i8, ptr %first, align 1, !dbg !9868, !range !1608, !noundef !21
  %_276 = trunc i8 %187 to i1, !dbg !9868
  %_275 = xor i1 %_276, true, !dbg !9869
  br i1 %_275, label %bb160, label %bb165, !dbg !9869

bb165:                                            ; preds = %bb160, %bb159
  store i8 0, ptr %first, align 1, !dbg !9870
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !9871
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %188 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_287) #8, !dbg !9871
  %189 = zext i1 %188 to i8, !dbg !9871
  store i8 %189, ptr %_286, align 1, !dbg !9871
  %190 = load i8, ptr %_286, align 1, !dbg !9871, !range !1608, !noundef !21
  %191 = trunc i8 %190 to i1, !dbg !9871
  %_291 = zext i1 %191 to i64, !dbg !9871
  %192 = icmp eq i64 %_291, 0, !dbg !9871
  br i1 %192, label %bb168, label %bb170, !dbg !9871

bb160:                                            ; preds = %bb159
; call core::fmt::Formatter::write_str
  %_278 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9872
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %193 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_278) #8, !dbg !9872
  %194 = zext i1 %193 to i8, !dbg !9872
  store i8 %194, ptr %_277, align 1, !dbg !9872
  %195 = load i8, ptr %_277, align 1, !dbg !9872, !range !1608, !noundef !21
  %196 = trunc i8 %195 to i1, !dbg !9872
  %_282 = zext i1 %196 to i64, !dbg !9872
  %197 = icmp eq i64 %_282, 0, !dbg !9872
  br i1 %197, label %bb165, label %bb164, !dbg !9872

bb164:                                            ; preds = %bb160
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %198 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9873
  %199 = zext i1 %198 to i8, !dbg !9873
  store i8 %199, ptr %0, align 1, !dbg !9873
  br label %bb182, !dbg !9873

bb163:                                            ; No predecessors!
  unreachable, !dbg !9872

bb168:                                            ; preds = %bb165
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_296 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9874
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %200 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_296) #8, !dbg !9874
  %201 = zext i1 %200 to i8, !dbg !9874
  store i8 %201, ptr %_295, align 1, !dbg !9874
  %202 = load i8, ptr %_295, align 1, !dbg !9874, !range !1608, !noundef !21
  %203 = trunc i8 %202 to i1, !dbg !9874
  %_300 = zext i1 %203 to i64, !dbg !9874
  %204 = icmp eq i64 %_300, 0, !dbg !9874
  br i1 %204, label %bb175, label %bb174, !dbg !9874

bb170:                                            ; preds = %bb165
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %205 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9875
  %206 = zext i1 %205 to i8, !dbg !9875
  store i8 %206, ptr %0, align 1, !dbg !9875
  br label %bb182, !dbg !9875

bb169:                                            ; No predecessors!
  unreachable, !dbg !9871

bb174:                                            ; preds = %bb168
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %207 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9876
  %208 = zext i1 %207 to i8, !dbg !9876
  store i8 %208, ptr %0, align 1, !dbg !9876
  br label %bb182, !dbg !9876

bb173:                                            ; No predecessors!
  unreachable, !dbg !9874

bb181:                                            ; preds = %bb176, %bb175
  store i8 0, ptr %0, align 1, !dbg !9877
  br label %bb182, !dbg !9839

bb176:                                            ; preds = %bb175
; call core::fmt::Formatter::write_str
  %_306 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !9878
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %209 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_306) #8, !dbg !9878
  %210 = zext i1 %209 to i8, !dbg !9878
  store i8 %210, ptr %_305, align 1, !dbg !9878
  %211 = load i8, ptr %_305, align 1, !dbg !9878, !range !1608, !noundef !21
  %212 = trunc i8 %211 to i1, !dbg !9878
  %_310 = zext i1 %212 to i64, !dbg !9878
  %213 = icmp eq i64 %_310, 0, !dbg !9878
  br i1 %213, label %bb181, label %bb180, !dbg !9878

bb180:                                            ; preds = %bb176
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %214 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10016) #8, !dbg !9879
  %215 = zext i1 %214 to i8, !dbg !9879
  store i8 %215, ptr %0, align 1, !dbg !9879
  br label %bb182, !dbg !9879

bb179:                                            ; No predecessors!
  unreachable, !dbg !9878
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h9c1597b921500faeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9880 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9883, metadata !DIExpression()), !dbg !9885
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9884, metadata !DIExpression()), !dbg !9886
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9887
  ret i1 %0, !dbg !9888
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hea8ff94951e70a4bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9889 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9892, metadata !DIExpression()), !dbg !9894
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9893, metadata !DIExpression()), !dbg !9895
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9896
  ret i1 %0, !dbg !9897
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hbc90baf03749ebe0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9898 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9901, metadata !DIExpression()), !dbg !9903
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9902, metadata !DIExpression()), !dbg !9904
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9905
  ret i1 %0, !dbg !9906
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3af1ed88c538324bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9907 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9910, metadata !DIExpression()), !dbg !9912
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9911, metadata !DIExpression()), !dbg !9913
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9914
  ret i1 %0, !dbg !9915
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17ha25daea9145887f4E() unnamed_addr #0 !dbg !9916 {
start:
  ret i64 11263, !dbg !9919
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h39e11588a77df4cdE(ptr align 8 %self) unnamed_addr #0 !dbg !9920 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9924, metadata !DIExpression()), !dbg !9925
  %0 = load i64, ptr %self, align 8, !dbg !9926, !noundef !21
  ret i64 %0, !dbg !9927
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hd6570800d51f161cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9928 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9934, metadata !DIExpression()), !dbg !9936
  br i1 false, label %bb1, label %bb2, !dbg !9936

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9936, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !9936
  %1 = icmp eq i64 %_3, 1, !dbg !9936
  %2 = zext i1 %1 to i8, !dbg !9936
  store i8 %2, ptr %0, align 1, !dbg !9936
  br label %bb3, !dbg !9936

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9936
  br label %bb3, !dbg !9936

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9937, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9937
  ret i1 %4, !dbg !9937
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17hf1d19b90adcdb3bcE"(ptr align 8 %self) unnamed_addr #0 !dbg !9938 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9940, metadata !DIExpression()), !dbg !9942
  br i1 false, label %bb1, label %bb2, !dbg !9942

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9942, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !9942
  %1 = icmp eq i64 %_3, 4, !dbg !9942
  %2 = zext i1 %1 to i8, !dbg !9942
  store i8 %2, ptr %0, align 1, !dbg !9942
  br label %bb3, !dbg !9942

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9942
  br label %bb3, !dbg !9942

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9943, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9943
  ret i1 %4, !dbg !9943
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h2fd483f3e1b7249cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9944 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9946, metadata !DIExpression()), !dbg !9948
  br i1 false, label %bb1, label %bb2, !dbg !9948

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9948, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !9948
  %1 = icmp eq i64 %_3, 16, !dbg !9948
  %2 = zext i1 %1 to i8, !dbg !9948
  store i8 %2, ptr %0, align 1, !dbg !9948
  br label %bb3, !dbg !9948

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9948
  br label %bb3, !dbg !9948

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9949, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9949
  ret i1 %4, !dbg !9949
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hd971c701fb88f1cbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9950 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9952, metadata !DIExpression()), !dbg !9954
  br i1 false, label %bb1, label %bb2, !dbg !9954

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9954, !noundef !21
  %_3 = and i64 %_4, 64, !dbg !9954
  %1 = icmp eq i64 %_3, 64, !dbg !9954
  %2 = zext i1 %1 to i8, !dbg !9954
  store i8 %2, ptr %0, align 1, !dbg !9954
  br label %bb3, !dbg !9954

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9954
  br label %bb3, !dbg !9954

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9955, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9955
  ret i1 %4, !dbg !9955
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h87cd1e6ec3235b41E"(ptr align 8 %self) unnamed_addr #0 !dbg !9956 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9958, metadata !DIExpression()), !dbg !9960
  br i1 false, label %bb1, label %bb2, !dbg !9960

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9960, !noundef !21
  %_3 = and i64 %_4, 2, !dbg !9960
  %1 = icmp eq i64 %_3, 2, !dbg !9960
  %2 = zext i1 %1 to i8, !dbg !9960
  store i8 %2, ptr %0, align 1, !dbg !9960
  br label %bb3, !dbg !9960

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9960
  br label %bb3, !dbg !9960

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9961, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9961
  ret i1 %4, !dbg !9961
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h8b95ac0fef2a65d0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9962 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9964, metadata !DIExpression()), !dbg !9966
  br i1 false, label %bb1, label %bb2, !dbg !9966

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9966, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !9966
  %1 = icmp eq i64 %_3, 8, !dbg !9966
  %2 = zext i1 %1 to i8, !dbg !9966
  store i8 %2, ptr %0, align 1, !dbg !9966
  br label %bb3, !dbg !9966

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9966
  br label %bb3, !dbg !9966

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9967, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9967
  ret i1 %4, !dbg !9967
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hf74f220477d17ab4E"(ptr align 8 %self) unnamed_addr #0 !dbg !9968 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9970, metadata !DIExpression()), !dbg !9972
  br i1 false, label %bb1, label %bb2, !dbg !9972

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9972, !noundef !21
  %_3 = and i64 %_4, 32, !dbg !9972
  %1 = icmp eq i64 %_3, 32, !dbg !9972
  %2 = zext i1 %1 to i8, !dbg !9972
  store i8 %2, ptr %0, align 1, !dbg !9972
  br label %bb3, !dbg !9972

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9972
  br label %bb3, !dbg !9972

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9973, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9973
  ret i1 %4, !dbg !9973
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h1272382cf62ef348E"(ptr align 8 %self) unnamed_addr #0 !dbg !9974 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9976, metadata !DIExpression()), !dbg !9978
  br i1 false, label %bb1, label %bb2, !dbg !9978

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9978, !noundef !21
  %_3 = and i64 %_4, 128, !dbg !9978
  %1 = icmp eq i64 %_3, 128, !dbg !9978
  %2 = zext i1 %1 to i8, !dbg !9978
  store i8 %2, ptr %0, align 1, !dbg !9978
  br label %bb3, !dbg !9978

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9978
  br label %bb3, !dbg !9978

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9979, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9979
  ret i1 %4, !dbg !9979
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hd175a38fdd0aa93eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9980 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9982, metadata !DIExpression()), !dbg !9984
  br i1 false, label %bb1, label %bb2, !dbg !9984

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9984, !noundef !21
  %_3 = and i64 %_4, 256, !dbg !9984
  %1 = icmp eq i64 %_3, 256, !dbg !9984
  %2 = zext i1 %1 to i8, !dbg !9984
  store i8 %2, ptr %0, align 1, !dbg !9984
  br label %bb3, !dbg !9984

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9984
  br label %bb3, !dbg !9984

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9985, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9985
  ret i1 %4, !dbg !9985
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hb728bfdf62751aadE"(ptr align 8 %self) unnamed_addr #0 !dbg !9986 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9988, metadata !DIExpression()), !dbg !9990
  br i1 false, label %bb1, label %bb2, !dbg !9990

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9990, !noundef !21
  %_3 = and i64 %_4, 512, !dbg !9990
  %1 = icmp eq i64 %_3, 512, !dbg !9990
  %2 = zext i1 %1 to i8, !dbg !9990
  store i8 %2, ptr %0, align 1, !dbg !9990
  br label %bb3, !dbg !9990

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9990
  br label %bb3, !dbg !9990

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9991, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9991
  ret i1 %4, !dbg !9991
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h07e01c4667e76b8cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9992 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9994, metadata !DIExpression()), !dbg !9996
  br i1 false, label %bb1, label %bb2, !dbg !9996

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9996, !noundef !21
  %_3 = and i64 %_4, 2048, !dbg !9996
  %1 = icmp eq i64 %_3, 2048, !dbg !9996
  %2 = zext i1 %1 to i8, !dbg !9996
  store i8 %2, ptr %0, align 1, !dbg !9996
  br label %bb3, !dbg !9996

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9996
  br label %bb3, !dbg !9996

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9997, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !9997
  ret i1 %4, !dbg !9997
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h8f1550b45663387aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9998 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10000, metadata !DIExpression()), !dbg !10002
  br i1 false, label %bb1, label %bb2, !dbg !10002

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10002, !noundef !21
  %_3 = and i64 %_4, 8192, !dbg !10002
  %1 = icmp eq i64 %_3, 8192, !dbg !10002
  %2 = zext i1 %1 to i8, !dbg !10002
  store i8 %2, ptr %0, align 1, !dbg !10002
  br label %bb3, !dbg !10002

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10002
  br label %bb3, !dbg !10002

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10003, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10003
  ret i1 %4, !dbg !10003
}

; <x86_64::registers::debug::BreakpointCondition as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h269324cde095b2eeE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10004 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10010, metadata !DIExpression()), !dbg !10012
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10011, metadata !DIExpression()), !dbg !10012
  %_5 = load i8, ptr %self, align 1, !dbg !10012, !range !3181, !noundef !21
  switch i8 %_5, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10012

bb2:                                              ; preds = %start
  unreachable, !dbg !10012

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10012
  store ptr @alloc10046, ptr %0, align 8, !dbg !10012
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10012
  store i64 20, ptr %1, align 8, !dbg !10012
  br label %bb6, !dbg !10013

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10012
  store ptr @alloc10045, ptr %2, align 8, !dbg !10012
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10012
  store i64 10, ptr %3, align 8, !dbg !10012
  br label %bb6, !dbg !10013

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10012
  store ptr @alloc10044, ptr %4, align 8, !dbg !10012
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10012
  store i64 13, ptr %5, align 8, !dbg !10012
  br label %bb6, !dbg !10013

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10012
  store ptr @alloc10043, ptr %6, align 8, !dbg !10012
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10012
  store i64 15, ptr %7, align 8, !dbg !10012
  br label %bb6, !dbg !10013

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10012
  %9 = load ptr, ptr %8, align 8, !dbg !10012, !nonnull !21, !align !1581, !noundef !21
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10012
  %11 = load i64, ptr %10, align 8, !dbg !10012, !noundef !21
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10012
  ret i1 %12, !dbg !10014
}

; <x86_64::registers::debug::BreakpointSize as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17hde4a9e02941e402fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10015 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10021, metadata !DIExpression()), !dbg !10023
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10022, metadata !DIExpression()), !dbg !10023
  %_5 = load i8, ptr %self, align 1, !dbg !10023, !range !3181, !noundef !21
  switch i8 %_5, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10023

bb2:                                              ; preds = %start
  unreachable, !dbg !10023

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10023
  store ptr @alloc10050, ptr %0, align 8, !dbg !10023
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10023
  store i64 8, ptr %1, align 8, !dbg !10023
  br label %bb6, !dbg !10024

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10023
  store ptr @alloc10049, ptr %2, align 8, !dbg !10023
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10023
  store i64 8, ptr %3, align 8, !dbg !10023
  br label %bb6, !dbg !10024

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10023
  store ptr @alloc10048, ptr %4, align 8, !dbg !10023
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10023
  store i64 8, ptr %5, align 8, !dbg !10023
  br label %bb6, !dbg !10024

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10023
  store ptr @alloc10047, ptr %6, align 8, !dbg !10023
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10023
  store i64 8, ptr %7, align 8, !dbg !10023
  br label %bb6, !dbg !10024

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !10023
  %9 = load ptr, ptr %8, align 8, !dbg !10023, !nonnull !21, !align !1581, !noundef !21
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !10023
  %11 = load i64, ptr %10, align 8, !dbg !10023, !noundef !21
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10023
  ret i1 %12, !dbg !10025
}

; <x86_64::registers::debug::Dr7Value as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h99902e535a5d62ebE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10026 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10031, metadata !DIExpression()), !dbg !10033
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10032, metadata !DIExpression()), !dbg !10033
  store ptr %self, ptr %_11, align 8, !dbg !10034
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hf4ed73bd710aadcaE(ptr align 8 %f, ptr align 1 @alloc10051, i64 8, ptr align 1 @alloc10052, i64 4, ptr align 1 %_11, ptr align 8 @vtable.6) #8, !dbg !10033
  ret i1 %0, !dbg !10035
}

; <x86_64::registers::debug::Dr7 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17hcf060a3de4aeb096E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10036 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10043, metadata !DIExpression()), !dbg !10045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10044, metadata !DIExpression()), !dbg !10045
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10053, i64 3) #8, !dbg !10045
  ret i1 %0, !dbg !10046
}

; <x86_64::registers::model_specific::Msr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h276e17ae70478b41E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10047 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10058, metadata !DIExpression()), !dbg !10060
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10059, metadata !DIExpression()), !dbg !10060
  store ptr %self, ptr %_9, align 8, !dbg !10061
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10054, i64 3, ptr align 1 %_9, ptr align 8 @vtable.o) #8, !dbg !10060
  ret i1 %0, !dbg !10062
}

; <x86_64::registers::model_specific::Efer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h539ce1788ba9d271E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10063 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10070, metadata !DIExpression()), !dbg !10072
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10071, metadata !DIExpression()), !dbg !10072
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10058, i64 4) #8, !dbg !10072
  ret i1 %0, !dbg !10073
}

; <x86_64::registers::model_specific::FsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hd8cf60f9e3f532dfE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10074 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10081, metadata !DIExpression()), !dbg !10083
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10082, metadata !DIExpression()), !dbg !10083
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10059, i64 6) #8, !dbg !10083
  ret i1 %0, !dbg !10084
}

; <x86_64::registers::model_specific::GsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h7dd382c75b655b8fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10085 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10092, metadata !DIExpression()), !dbg !10094
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10093, metadata !DIExpression()), !dbg !10094
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10060, i64 6) #8, !dbg !10094
  ret i1 %0, !dbg !10095
}

; <x86_64::registers::model_specific::KernelGsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3c3f1147f750c3bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10096 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10103, metadata !DIExpression()), !dbg !10105
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10104, metadata !DIExpression()), !dbg !10105
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10061, i64 12) #8, !dbg !10105
  ret i1 %0, !dbg !10106
}

; <x86_64::registers::model_specific::Star as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c7b8306593e557bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10107 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10114, metadata !DIExpression()), !dbg !10116
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10115, metadata !DIExpression()), !dbg !10116
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10062, i64 4) #8, !dbg !10116
  ret i1 %0, !dbg !10117
}

; <x86_64::registers::model_specific::LStar as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17hbda5de6833cdac71E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10118 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10125, metadata !DIExpression()), !dbg !10127
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10126, metadata !DIExpression()), !dbg !10127
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10063, i64 5) #8, !dbg !10127
  ret i1 %0, !dbg !10128
}

; <x86_64::registers::model_specific::SFMask as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h31d16eca7a4fdfafE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10129 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10136, metadata !DIExpression()), !dbg !10138
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10137, metadata !DIExpression()), !dbg !10138
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10064, i64 6) #8, !dbg !10138
  ret i1 %0, !dbg !10139
}

; <x86_64::registers::model_specific::UCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h253e50903f9126a6E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10140 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10147, metadata !DIExpression()), !dbg !10149
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10148, metadata !DIExpression()), !dbg !10149
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10065, i64 4) #8, !dbg !10149
  ret i1 %0, !dbg !10150
}

; <x86_64::registers::model_specific::SCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17he6f6169dc0bac9a2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10151 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10158, metadata !DIExpression()), !dbg !10160
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10159, metadata !DIExpression()), !dbg !10160
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10066, i64 4) #8, !dbg !10160
  ret i1 %0, !dbg !10161
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf7559e0538cbce48E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10162 {
start:
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_217 = alloca i8, align 1
  %_207 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_189 = alloca i8, align 1
  %_185 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10171, metadata !DIExpression()), !dbg !10257
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10172, metadata !DIExpression()), !dbg !10258
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10173, metadata !DIExpression()), !dbg !10259
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10175, metadata !DIExpression()), !dbg !10260
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10177, metadata !DIExpression()), !dbg !10261
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10179, metadata !DIExpression()), !dbg !10262
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10181, metadata !DIExpression()), !dbg !10263
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10183, metadata !DIExpression()), !dbg !10264
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10185, metadata !DIExpression()), !dbg !10265
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10187, metadata !DIExpression()), !dbg !10266
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10189, metadata !DIExpression()), !dbg !10267
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10191, metadata !DIExpression()), !dbg !10268
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10193, metadata !DIExpression()), !dbg !10269
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10195, metadata !DIExpression()), !dbg !10270
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10197, metadata !DIExpression()), !dbg !10271
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10199, metadata !DIExpression()), !dbg !10272
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10201, metadata !DIExpression()), !dbg !10273
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10203, metadata !DIExpression()), !dbg !10274
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10205, metadata !DIExpression()), !dbg !10275
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10207, metadata !DIExpression()), !dbg !10276
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10209, metadata !DIExpression()), !dbg !10277
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10211, metadata !DIExpression()), !dbg !10278
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10213, metadata !DIExpression()), !dbg !10279
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10215, metadata !DIExpression()), !dbg !10280
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10217, metadata !DIExpression()), !dbg !10281
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10219, metadata !DIExpression()), !dbg !10282
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10221, metadata !DIExpression()), !dbg !10283
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10223, metadata !DIExpression()), !dbg !10284
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10225, metadata !DIExpression()), !dbg !10285
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10227, metadata !DIExpression()), !dbg !10286
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10229, metadata !DIExpression()), !dbg !10287
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10231, metadata !DIExpression()), !dbg !10288
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10233, metadata !DIExpression()), !dbg !10289
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10235, metadata !DIExpression()), !dbg !10290
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10237, metadata !DIExpression()), !dbg !10291
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10239, metadata !DIExpression()), !dbg !10292
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10241, metadata !DIExpression()), !dbg !10293
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10243, metadata !DIExpression()), !dbg !10294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10245, metadata !DIExpression()), !dbg !10295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10247, metadata !DIExpression()), !dbg !10296
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10249, metadata !DIExpression()), !dbg !10297
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10251, metadata !DIExpression()), !dbg !10298
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10253, metadata !DIExpression()), !dbg !10299
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10255, metadata !DIExpression()), !dbg !10300
  store i8 1, ptr %first, align 1, !dbg !10301
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17ha9fda3739bdff179E"(ptr align 8 %self) #8, !dbg !10302
  br i1 %_4, label %bb2, label %bb13, !dbg !10302

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_26 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17hb5b98f08cbd89dfaE"(ptr align 8 %self) #8, !dbg !10302
  br i1 %_26, label %bb15, label %bb26, !dbg !10302

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10303, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !10303
  %_6 = xor i1 %_7, true, !dbg !10304
  br i1 %_6, label %bb3, label %bb8, !dbg !10304

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10305
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10070, i64 22) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !10306
  %3 = zext i1 %2 to i8, !dbg !10306
  store i8 %3, ptr %_17, align 1, !dbg !10306
  %4 = load i8, ptr %_17, align 1, !dbg !10306, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !10306
  %_22 = zext i1 %5 to i64, !dbg !10306
  %6 = icmp eq i64 %_22, 0, !dbg !10306
  br i1 %6, label %bb13, label %bb12, !dbg !10306

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10307
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !10307
  %8 = zext i1 %7 to i8, !dbg !10307
  store i8 %8, ptr %_8, align 1, !dbg !10307
  %9 = load i8, ptr %_8, align 1, !dbg !10307, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !10307
  %_13 = zext i1 %10 to i64, !dbg !10307
  %11 = icmp eq i64 %_13, 0, !dbg !10307
  br i1 %11, label %bb8, label %bb7, !dbg !10307

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10308
  %13 = zext i1 %12 to i8, !dbg !10308
  store i8 %13, ptr %0, align 1, !dbg !10308
  br label %bb130, !dbg !10308

bb6:                                              ; No predecessors!
  unreachable, !dbg !10307

bb130:                                            ; preds = %bb129, %bb128, %bb122, %bb118, %bb112, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10309, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !10309
  ret i1 %15, !dbg !10309

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10310
  %17 = zext i1 %16 to i8, !dbg !10310
  store i8 %17, ptr %0, align 1, !dbg !10310
  br label %bb130, !dbg !10310

bb11:                                             ; No predecessors!
  unreachable, !dbg !10306

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_48 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h1961b8b5ea0d5ddbE"(ptr align 8 %self) #8, !dbg !10302
  br i1 %_48, label %bb28, label %bb39, !dbg !10302

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10303, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !10303
  %_28 = xor i1 %_29, true, !dbg !10304
  br i1 %_28, label %bb16, label %bb21, !dbg !10304

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10305
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10072, i64 16) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !10306
  %20 = zext i1 %19 to i8, !dbg !10306
  store i8 %20, ptr %_39, align 1, !dbg !10306
  %21 = load i8, ptr %_39, align 1, !dbg !10306, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !10306
  %_44 = zext i1 %22 to i64, !dbg !10306
  %23 = icmp eq i64 %_44, 0, !dbg !10306
  br i1 %23, label %bb26, label %bb25, !dbg !10306

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10307
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !10307
  %25 = zext i1 %24 to i8, !dbg !10307
  store i8 %25, ptr %_30, align 1, !dbg !10307
  %26 = load i8, ptr %_30, align 1, !dbg !10307, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !10307
  %_35 = zext i1 %27 to i64, !dbg !10307
  %28 = icmp eq i64 %_35, 0, !dbg !10307
  br i1 %28, label %bb21, label %bb20, !dbg !10307

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10311
  %30 = zext i1 %29 to i8, !dbg !10311
  store i8 %30, ptr %0, align 1, !dbg !10311
  br label %bb130, !dbg !10311

bb19:                                             ; No predecessors!
  unreachable, !dbg !10307

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10312
  %32 = zext i1 %31 to i8, !dbg !10312
  store i8 %32, ptr %0, align 1, !dbg !10312
  br label %bb130, !dbg !10312

bb24:                                             ; No predecessors!
  unreachable, !dbg !10306

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_70 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hd6ea05402976719bE"(ptr align 8 %self) #8, !dbg !10302
  br i1 %_70, label %bb41, label %bb52, !dbg !10302

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10303, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !10303
  %_50 = xor i1 %_51, true, !dbg !10304
  br i1 %_50, label %bb29, label %bb34, !dbg !10304

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10305
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10074, i64 16) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !10306
  %35 = zext i1 %34 to i8, !dbg !10306
  store i8 %35, ptr %_61, align 1, !dbg !10306
  %36 = load i8, ptr %_61, align 1, !dbg !10306, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !10306
  %_66 = zext i1 %37 to i64, !dbg !10306
  %38 = icmp eq i64 %_66, 0, !dbg !10306
  br i1 %38, label %bb39, label %bb38, !dbg !10306

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10307
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !10307
  %40 = zext i1 %39 to i8, !dbg !10307
  store i8 %40, ptr %_52, align 1, !dbg !10307
  %41 = load i8, ptr %_52, align 1, !dbg !10307, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !10307
  %_57 = zext i1 %42 to i64, !dbg !10307
  %43 = icmp eq i64 %_57, 0, !dbg !10307
  br i1 %43, label %bb34, label %bb33, !dbg !10307

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10313
  %45 = zext i1 %44 to i8, !dbg !10313
  store i8 %45, ptr %0, align 1, !dbg !10313
  br label %bb130, !dbg !10313

bb32:                                             ; No predecessors!
  unreachable, !dbg !10307

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10314
  %47 = zext i1 %46 to i8, !dbg !10314
  store i8 %47, ptr %0, align 1, !dbg !10314
  br label %bb130, !dbg !10314

bb37:                                             ; No predecessors!
  unreachable, !dbg !10306

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_92 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hdf01cd8495aacdd0E"(ptr align 8 %self) #8, !dbg !10302
  br i1 %_92, label %bb54, label %bb65, !dbg !10302

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10303, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !10303
  %_72 = xor i1 %_73, true, !dbg !10304
  br i1 %_72, label %bb42, label %bb47, !dbg !10304

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10305
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10076, i64 17) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !10306
  %50 = zext i1 %49 to i8, !dbg !10306
  store i8 %50, ptr %_83, align 1, !dbg !10306
  %51 = load i8, ptr %_83, align 1, !dbg !10306, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !10306
  %_88 = zext i1 %52 to i64, !dbg !10306
  %53 = icmp eq i64 %_88, 0, !dbg !10306
  br i1 %53, label %bb52, label %bb51, !dbg !10306

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10307
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !10307
  %55 = zext i1 %54 to i8, !dbg !10307
  store i8 %55, ptr %_74, align 1, !dbg !10307
  %56 = load i8, ptr %_74, align 1, !dbg !10307, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !10307
  %_79 = zext i1 %57 to i64, !dbg !10307
  %58 = icmp eq i64 %_79, 0, !dbg !10307
  br i1 %58, label %bb47, label %bb46, !dbg !10307

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10315
  %60 = zext i1 %59 to i8, !dbg !10315
  store i8 %60, ptr %0, align 1, !dbg !10315
  br label %bb130, !dbg !10315

bb45:                                             ; No predecessors!
  unreachable, !dbg !10307

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10316
  %62 = zext i1 %61 to i8, !dbg !10316
  store i8 %62, ptr %0, align 1, !dbg !10316
  br label %bb130, !dbg !10316

bb50:                                             ; No predecessors!
  unreachable, !dbg !10306

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_114 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h9104f69c4cf6efc5E"(ptr align 8 %self) #8, !dbg !10302
  br i1 %_114, label %bb67, label %bb78, !dbg !10302

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10303, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !10303
  %_94 = xor i1 %_95, true, !dbg !10304
  br i1 %_94, label %bb55, label %bb60, !dbg !10304

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10305
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10078, i64 29) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !10306
  %65 = zext i1 %64 to i8, !dbg !10306
  store i8 %65, ptr %_105, align 1, !dbg !10306
  %66 = load i8, ptr %_105, align 1, !dbg !10306, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !10306
  %_110 = zext i1 %67 to i64, !dbg !10306
  %68 = icmp eq i64 %_110, 0, !dbg !10306
  br i1 %68, label %bb65, label %bb64, !dbg !10306

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10307
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !10307
  %70 = zext i1 %69 to i8, !dbg !10307
  store i8 %70, ptr %_96, align 1, !dbg !10307
  %71 = load i8, ptr %_96, align 1, !dbg !10307, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !10307
  %_101 = zext i1 %72 to i64, !dbg !10307
  %73 = icmp eq i64 %_101, 0, !dbg !10307
  br i1 %73, label %bb60, label %bb59, !dbg !10307

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10317
  %75 = zext i1 %74 to i8, !dbg !10317
  store i8 %75, ptr %0, align 1, !dbg !10317
  br label %bb130, !dbg !10317

bb58:                                             ; No predecessors!
  unreachable, !dbg !10307

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10318
  %77 = zext i1 %76 to i8, !dbg !10318
  store i8 %77, ptr %0, align 1, !dbg !10318
  br label %bb130, !dbg !10318

bb63:                                             ; No predecessors!
  unreachable, !dbg !10306

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_136 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h3513a19c160a799fE"(ptr align 8 %self) #8, !dbg !10302
  br i1 %_136, label %bb80, label %bb91, !dbg !10302

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10303, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !10303
  %_116 = xor i1 %_117, true, !dbg !10304
  br i1 %_116, label %bb68, label %bb73, !dbg !10304

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10305
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10080, i64 30) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !10306
  %80 = zext i1 %79 to i8, !dbg !10306
  store i8 %80, ptr %_127, align 1, !dbg !10306
  %81 = load i8, ptr %_127, align 1, !dbg !10306, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !10306
  %_132 = zext i1 %82 to i64, !dbg !10306
  %83 = icmp eq i64 %_132, 0, !dbg !10306
  br i1 %83, label %bb78, label %bb77, !dbg !10306

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10307
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !10307
  %85 = zext i1 %84 to i8, !dbg !10307
  store i8 %85, ptr %_118, align 1, !dbg !10307
  %86 = load i8, ptr %_118, align 1, !dbg !10307, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !10307
  %_123 = zext i1 %87 to i64, !dbg !10307
  %88 = icmp eq i64 %_123, 0, !dbg !10307
  br i1 %88, label %bb73, label %bb72, !dbg !10307

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10319
  %90 = zext i1 %89 to i8, !dbg !10319
  store i8 %90, ptr %0, align 1, !dbg !10319
  br label %bb130, !dbg !10319

bb71:                                             ; No predecessors!
  unreachable, !dbg !10307

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10320
  %92 = zext i1 %91 to i8, !dbg !10320
  store i8 %92, ptr %0, align 1, !dbg !10320
  br label %bb130, !dbg !10320

bb76:                                             ; No predecessors!
  unreachable, !dbg !10306

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_158 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h79e199efc45b94fbE"(ptr align 8 %self) #8, !dbg !10302
  br i1 %_158, label %bb93, label %bb104, !dbg !10302

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10303, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !10303
  %_138 = xor i1 %_139, true, !dbg !10304
  br i1 %_138, label %bb81, label %bb86, !dbg !10304

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10305
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10082, i64 19) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !10306
  %95 = zext i1 %94 to i8, !dbg !10306
  store i8 %95, ptr %_149, align 1, !dbg !10306
  %96 = load i8, ptr %_149, align 1, !dbg !10306, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !10306
  %_154 = zext i1 %97 to i64, !dbg !10306
  %98 = icmp eq i64 %_154, 0, !dbg !10306
  br i1 %98, label %bb91, label %bb90, !dbg !10306

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10307
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !10307
  %100 = zext i1 %99 to i8, !dbg !10307
  store i8 %100, ptr %_140, align 1, !dbg !10307
  %101 = load i8, ptr %_140, align 1, !dbg !10307, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !10307
  %_145 = zext i1 %102 to i64, !dbg !10307
  %103 = icmp eq i64 %_145, 0, !dbg !10307
  br i1 %103, label %bb86, label %bb85, !dbg !10307

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10321
  %105 = zext i1 %104 to i8, !dbg !10321
  store i8 %105, ptr %0, align 1, !dbg !10321
  br label %bb130, !dbg !10321

bb84:                                             ; No predecessors!
  unreachable, !dbg !10307

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10322
  %107 = zext i1 %106 to i8, !dbg !10322
  store i8 %107, ptr %0, align 1, !dbg !10322
  br label %bb130, !dbg !10322

bb89:                                             ; No predecessors!
  unreachable, !dbg !10306

bb104:                                            ; preds = %bb99, %bb91
  %_181 = load i64, ptr %self, align 8, !dbg !10323, !noundef !21
; call x86_64::registers::model_specific::EferFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h285064ece4bb672eE() #8, !dbg !10324
  store i64 %108, ptr %_185, align 8, !dbg !10324
; call x86_64::registers::model_specific::EferFlags::bits
  %_183 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h5a462e1a7f9d4847E(ptr align 8 %_185) #8, !dbg !10324
  %_182 = xor i64 %_183, -1, !dbg !10325
  %109 = and i64 %_181, %_182, !dbg !10323
  store i64 %109, ptr %extra_bits, align 8, !dbg !10323
  %_186 = load i64, ptr %extra_bits, align 8, !dbg !10326, !noundef !21
  %110 = icmp eq i64 %_186, 0, !dbg !10326
  br i1 %110, label %bb123, label %bb107, !dbg !10326

bb93:                                             ; preds = %bb91
  %111 = load i8, ptr %first, align 1, !dbg !10303, !range !1608, !noundef !21
  %_161 = trunc i8 %111 to i1, !dbg !10303
  %_160 = xor i1 %_161, true, !dbg !10304
  br i1 %_160, label %bb94, label %bb99, !dbg !10304

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10305
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10084, i64 27) #8, !dbg !10306
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %112 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !10306
  %113 = zext i1 %112 to i8, !dbg !10306
  store i8 %113, ptr %_171, align 1, !dbg !10306
  %114 = load i8, ptr %_171, align 1, !dbg !10306, !range !1608, !noundef !21
  %115 = trunc i8 %114 to i1, !dbg !10306
  %_176 = zext i1 %115 to i64, !dbg !10306
  %116 = icmp eq i64 %_176, 0, !dbg !10306
  br i1 %116, label %bb104, label %bb103, !dbg !10306

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10307
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %117 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !10307
  %118 = zext i1 %117 to i8, !dbg !10307
  store i8 %118, ptr %_162, align 1, !dbg !10307
  %119 = load i8, ptr %_162, align 1, !dbg !10307, !range !1608, !noundef !21
  %120 = trunc i8 %119 to i1, !dbg !10307
  %_167 = zext i1 %120 to i64, !dbg !10307
  %121 = icmp eq i64 %_167, 0, !dbg !10307
  br i1 %121, label %bb99, label %bb98, !dbg !10307

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %122 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10327
  %123 = zext i1 %122 to i8, !dbg !10327
  store i8 %123, ptr %0, align 1, !dbg !10327
  br label %bb130, !dbg !10327

bb97:                                             ; No predecessors!
  unreachable, !dbg !10307

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %124 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10328
  %125 = zext i1 %124 to i8, !dbg !10328
  store i8 %125, ptr %0, align 1, !dbg !10328
  br label %bb130, !dbg !10328

bb102:                                            ; No predecessors!
  unreachable, !dbg !10306

bb123:                                            ; preds = %bb116, %bb104
  %126 = load i8, ptr %first, align 1, !dbg !10329, !range !1608, !noundef !21
  %_216 = trunc i8 %126 to i1, !dbg !10329
  br i1 %_216, label %bb124, label %bb129, !dbg !10329

bb107:                                            ; preds = %bb104
  %127 = load i8, ptr %first, align 1, !dbg !10330, !range !1608, !noundef !21
  %_188 = trunc i8 %127 to i1, !dbg !10330
  %_187 = xor i1 %_188, true, !dbg !10331
  br i1 %_187, label %bb108, label %bb113, !dbg !10331

bb113:                                            ; preds = %bb108, %bb107
  store i8 0, ptr %first, align 1, !dbg !10332
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !10333
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_199) #8, !dbg !10333
  %129 = zext i1 %128 to i8, !dbg !10333
  store i8 %129, ptr %_198, align 1, !dbg !10333
  %130 = load i8, ptr %_198, align 1, !dbg !10333, !range !1608, !noundef !21
  %131 = trunc i8 %130 to i1, !dbg !10333
  %_203 = zext i1 %131 to i64, !dbg !10333
  %132 = icmp eq i64 %_203, 0, !dbg !10333
  br i1 %132, label %bb116, label %bb118, !dbg !10333

bb108:                                            ; preds = %bb107
; call core::fmt::Formatter::write_str
  %_190 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10334
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_190) #8, !dbg !10334
  %134 = zext i1 %133 to i8, !dbg !10334
  store i8 %134, ptr %_189, align 1, !dbg !10334
  %135 = load i8, ptr %_189, align 1, !dbg !10334, !range !1608, !noundef !21
  %136 = trunc i8 %135 to i1, !dbg !10334
  %_194 = zext i1 %136 to i64, !dbg !10334
  %137 = icmp eq i64 %_194, 0, !dbg !10334
  br i1 %137, label %bb113, label %bb112, !dbg !10334

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10335
  %139 = zext i1 %138 to i8, !dbg !10335
  store i8 %139, ptr %0, align 1, !dbg !10335
  br label %bb130, !dbg !10335

bb111:                                            ; No predecessors!
  unreachable, !dbg !10334

bb116:                                            ; preds = %bb113
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_208 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10336
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %140 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_208) #8, !dbg !10336
  %141 = zext i1 %140 to i8, !dbg !10336
  store i8 %141, ptr %_207, align 1, !dbg !10336
  %142 = load i8, ptr %_207, align 1, !dbg !10336, !range !1608, !noundef !21
  %143 = trunc i8 %142 to i1, !dbg !10336
  %_212 = zext i1 %143 to i64, !dbg !10336
  %144 = icmp eq i64 %_212, 0, !dbg !10336
  br i1 %144, label %bb123, label %bb122, !dbg !10336

bb118:                                            ; preds = %bb113
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %145 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10337
  %146 = zext i1 %145 to i8, !dbg !10337
  store i8 %146, ptr %0, align 1, !dbg !10337
  br label %bb130, !dbg !10337

bb117:                                            ; No predecessors!
  unreachable, !dbg !10333

bb122:                                            ; preds = %bb116
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %147 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10338
  %148 = zext i1 %147 to i8, !dbg !10338
  store i8 %148, ptr %0, align 1, !dbg !10338
  br label %bb130, !dbg !10338

bb121:                                            ; No predecessors!
  unreachable, !dbg !10336

bb129:                                            ; preds = %bb124, %bb123
  store i8 0, ptr %0, align 1, !dbg !10339
  br label %bb130, !dbg !10309

bb124:                                            ; preds = %bb123
; call core::fmt::Formatter::write_str
  %_218 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !10340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_218) #8, !dbg !10340
  %150 = zext i1 %149 to i8, !dbg !10340
  store i8 %150, ptr %_217, align 1, !dbg !10340
  %151 = load i8, ptr %_217, align 1, !dbg !10340, !range !1608, !noundef !21
  %152 = trunc i8 %151 to i1, !dbg !10340
  %_222 = zext i1 %152 to i64, !dbg !10340
  %153 = icmp eq i64 %_222, 0, !dbg !10340
  br i1 %153, label %bb129, label %bb128, !dbg !10340

bb128:                                            ; preds = %bb124
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10069) #8, !dbg !10341
  %155 = zext i1 %154 to i8, !dbg !10341
  store i8 %155, ptr %0, align 1, !dbg !10341
  br label %bb130, !dbg !10341

bb127:                                            ; No predecessors!
  unreachable, !dbg !10340
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h081a478dc85cab8bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10342 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10345, metadata !DIExpression()), !dbg !10347
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10346, metadata !DIExpression()), !dbg !10348
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10349
  ret i1 %0, !dbg !10350
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h567a47472bc18983E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10351 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10354, metadata !DIExpression()), !dbg !10356
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10355, metadata !DIExpression()), !dbg !10357
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10358
  ret i1 %0, !dbg !10359
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hd97db6da22c03938E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10360 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10363, metadata !DIExpression()), !dbg !10365
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10364, metadata !DIExpression()), !dbg !10366
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10367
  ret i1 %0, !dbg !10368
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h46ffdf90486e8e80E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10369 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10372, metadata !DIExpression()), !dbg !10374
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10373, metadata !DIExpression()), !dbg !10375
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10376
  ret i1 %0, !dbg !10377
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h285064ece4bb672eE() unnamed_addr #0 !dbg !10378 {
start:
  ret i64 64769, !dbg !10381
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h5a462e1a7f9d4847E(ptr align 8 %self) unnamed_addr #0 !dbg !10382 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10386, metadata !DIExpression()), !dbg !10387
  %0 = load i64, ptr %self, align 8, !dbg !10388, !noundef !21
  ret i64 %0, !dbg !10389
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17ha9fda3739bdff179E"(ptr align 8 %self) unnamed_addr #0 !dbg !10390 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10396, metadata !DIExpression()), !dbg !10398
  br i1 false, label %bb1, label %bb2, !dbg !10398

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10398, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !10398
  %1 = icmp eq i64 %_3, 1, !dbg !10398
  %2 = zext i1 %1 to i8, !dbg !10398
  store i8 %2, ptr %0, align 1, !dbg !10398
  br label %bb3, !dbg !10398

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10398
  br label %bb3, !dbg !10398

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10399, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10399
  ret i1 %4, !dbg !10399
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17hb5b98f08cbd89dfaE"(ptr align 8 %self) unnamed_addr #0 !dbg !10400 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10402, metadata !DIExpression()), !dbg !10404
  br i1 false, label %bb1, label %bb2, !dbg !10404

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10404, !noundef !21
  %_3 = and i64 %_4, 256, !dbg !10404
  %1 = icmp eq i64 %_3, 256, !dbg !10404
  %2 = zext i1 %1 to i8, !dbg !10404
  store i8 %2, ptr %0, align 1, !dbg !10404
  br label %bb3, !dbg !10404

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10404
  br label %bb3, !dbg !10404

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10405, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10405
  ret i1 %4, !dbg !10405
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h1961b8b5ea0d5ddbE"(ptr align 8 %self) unnamed_addr #0 !dbg !10406 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10408, metadata !DIExpression()), !dbg !10410
  br i1 false, label %bb1, label %bb2, !dbg !10410

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10410, !noundef !21
  %_3 = and i64 %_4, 1024, !dbg !10410
  %1 = icmp eq i64 %_3, 1024, !dbg !10410
  %2 = zext i1 %1 to i8, !dbg !10410
  store i8 %2, ptr %0, align 1, !dbg !10410
  br label %bb3, !dbg !10410

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10410
  br label %bb3, !dbg !10410

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10411, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10411
  ret i1 %4, !dbg !10411
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hd6ea05402976719bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10412 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10414, metadata !DIExpression()), !dbg !10416
  br i1 false, label %bb1, label %bb2, !dbg !10416

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10416, !noundef !21
  %_3 = and i64 %_4, 2048, !dbg !10416
  %1 = icmp eq i64 %_3, 2048, !dbg !10416
  %2 = zext i1 %1 to i8, !dbg !10416
  store i8 %2, ptr %0, align 1, !dbg !10416
  br label %bb3, !dbg !10416

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10416
  br label %bb3, !dbg !10416

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10417, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10417
  ret i1 %4, !dbg !10417
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hdf01cd8495aacdd0E"(ptr align 8 %self) unnamed_addr #0 !dbg !10418 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10420, metadata !DIExpression()), !dbg !10422
  br i1 false, label %bb1, label %bb2, !dbg !10422

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10422, !noundef !21
  %_3 = and i64 %_4, 4096, !dbg !10422
  %1 = icmp eq i64 %_3, 4096, !dbg !10422
  %2 = zext i1 %1 to i8, !dbg !10422
  store i8 %2, ptr %0, align 1, !dbg !10422
  br label %bb3, !dbg !10422

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10422
  br label %bb3, !dbg !10422

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10423, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10423
  ret i1 %4, !dbg !10423
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h9104f69c4cf6efc5E"(ptr align 8 %self) unnamed_addr #0 !dbg !10424 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10426, metadata !DIExpression()), !dbg !10428
  br i1 false, label %bb1, label %bb2, !dbg !10428

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10428, !noundef !21
  %_3 = and i64 %_4, 8192, !dbg !10428
  %1 = icmp eq i64 %_3, 8192, !dbg !10428
  %2 = zext i1 %1 to i8, !dbg !10428
  store i8 %2, ptr %0, align 1, !dbg !10428
  br label %bb3, !dbg !10428

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10428
  br label %bb3, !dbg !10428

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10429, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10429
  ret i1 %4, !dbg !10429
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h3513a19c160a799fE"(ptr align 8 %self) unnamed_addr #0 !dbg !10430 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10432, metadata !DIExpression()), !dbg !10434
  br i1 false, label %bb1, label %bb2, !dbg !10434

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10434, !noundef !21
  %_3 = and i64 %_4, 16384, !dbg !10434
  %1 = icmp eq i64 %_3, 16384, !dbg !10434
  %2 = zext i1 %1 to i8, !dbg !10434
  store i8 %2, ptr %0, align 1, !dbg !10434
  br label %bb3, !dbg !10434

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10434
  br label %bb3, !dbg !10434

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10435, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10435
  ret i1 %4, !dbg !10435
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h79e199efc45b94fbE"(ptr align 8 %self) unnamed_addr #0 !dbg !10436 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10438, metadata !DIExpression()), !dbg !10440
  br i1 false, label %bb1, label %bb2, !dbg !10440

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10440, !noundef !21
  %_3 = and i64 %_4, 32768, !dbg !10440
  %1 = icmp eq i64 %_3, 32768, !dbg !10440
  %2 = zext i1 %1 to i8, !dbg !10440
  store i8 %2, ptr %0, align 1, !dbg !10440
  br label %bb3, !dbg !10440

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10440
  br label %bb3, !dbg !10440

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10441, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10441
  ret i1 %4, !dbg !10441
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbec61e4f3c598c23E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10442 {
start:
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_217 = alloca i8, align 1
  %_207 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_189 = alloca i8, align 1
  %_185 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10451, metadata !DIExpression()), !dbg !10537
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10452, metadata !DIExpression()), !dbg !10538
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10453, metadata !DIExpression()), !dbg !10539
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10455, metadata !DIExpression()), !dbg !10540
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10457, metadata !DIExpression()), !dbg !10541
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10459, metadata !DIExpression()), !dbg !10542
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10461, metadata !DIExpression()), !dbg !10543
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10463, metadata !DIExpression()), !dbg !10544
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10465, metadata !DIExpression()), !dbg !10545
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10467, metadata !DIExpression()), !dbg !10546
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10469, metadata !DIExpression()), !dbg !10547
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10471, metadata !DIExpression()), !dbg !10548
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10473, metadata !DIExpression()), !dbg !10549
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10475, metadata !DIExpression()), !dbg !10550
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10477, metadata !DIExpression()), !dbg !10551
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10479, metadata !DIExpression()), !dbg !10552
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10481, metadata !DIExpression()), !dbg !10553
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10483, metadata !DIExpression()), !dbg !10554
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10485, metadata !DIExpression()), !dbg !10555
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10487, metadata !DIExpression()), !dbg !10556
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10489, metadata !DIExpression()), !dbg !10557
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10491, metadata !DIExpression()), !dbg !10558
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10493, metadata !DIExpression()), !dbg !10559
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10495, metadata !DIExpression()), !dbg !10560
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10497, metadata !DIExpression()), !dbg !10561
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10499, metadata !DIExpression()), !dbg !10562
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10501, metadata !DIExpression()), !dbg !10563
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10503, metadata !DIExpression()), !dbg !10564
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10505, metadata !DIExpression()), !dbg !10565
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10507, metadata !DIExpression()), !dbg !10566
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10509, metadata !DIExpression()), !dbg !10567
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10511, metadata !DIExpression()), !dbg !10568
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10513, metadata !DIExpression()), !dbg !10569
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10515, metadata !DIExpression()), !dbg !10570
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10517, metadata !DIExpression()), !dbg !10571
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10519, metadata !DIExpression()), !dbg !10572
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10521, metadata !DIExpression()), !dbg !10573
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10523, metadata !DIExpression()), !dbg !10574
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10525, metadata !DIExpression()), !dbg !10575
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10527, metadata !DIExpression()), !dbg !10576
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10529, metadata !DIExpression()), !dbg !10577
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10531, metadata !DIExpression()), !dbg !10578
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10533, metadata !DIExpression()), !dbg !10579
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10535, metadata !DIExpression()), !dbg !10580
  store i8 1, ptr %first, align 1, !dbg !10581
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h0203ebaf1437909dE"(ptr align 8 %self) #8, !dbg !10582
  br i1 %_4, label %bb2, label %bb13, !dbg !10582

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h8211db90d9e1b57fE"(ptr align 8 %self) #8, !dbg !10582
  br i1 %_26, label %bb15, label %bb26, !dbg !10582

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10583, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !10583
  %_6 = xor i1 %_7, true, !dbg !10584
  br i1 %_6, label %bb3, label %bb8, !dbg !10584

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10585
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10091, i64 9) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !10586
  %3 = zext i1 %2 to i8, !dbg !10586
  store i8 %3, ptr %_17, align 1, !dbg !10586
  %4 = load i8, ptr %_17, align 1, !dbg !10586, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !10586
  %_22 = zext i1 %5 to i64, !dbg !10586
  %6 = icmp eq i64 %_22, 0, !dbg !10586
  br i1 %6, label %bb13, label %bb12, !dbg !10586

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !10587
  %8 = zext i1 %7 to i8, !dbg !10587
  store i8 %8, ptr %_8, align 1, !dbg !10587
  %9 = load i8, ptr %_8, align 1, !dbg !10587, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !10587
  %_13 = zext i1 %10 to i64, !dbg !10587
  %11 = icmp eq i64 %_13, 0, !dbg !10587
  br i1 %11, label %bb8, label %bb7, !dbg !10587

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10588
  %13 = zext i1 %12 to i8, !dbg !10588
  store i8 %13, ptr %0, align 1, !dbg !10588
  br label %bb130, !dbg !10588

bb6:                                              ; No predecessors!
  unreachable, !dbg !10587

bb130:                                            ; preds = %bb129, %bb128, %bb122, %bb118, %bb112, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10589, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !10589
  ret i1 %15, !dbg !10589

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10590
  %17 = zext i1 %16 to i8, !dbg !10590
  store i8 %17, ptr %0, align 1, !dbg !10590
  br label %bb130, !dbg !10590

bb11:                                             ; No predecessors!
  unreachable, !dbg !10586

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h8f6d688d08fb371eE"(ptr align 8 %self) #8, !dbg !10582
  br i1 %_48, label %bb28, label %bb39, !dbg !10582

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10583, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !10583
  %_28 = xor i1 %_29, true, !dbg !10584
  br i1 %_28, label %bb16, label %bb21, !dbg !10584

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10585
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10093, i64 15) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !10586
  %20 = zext i1 %19 to i8, !dbg !10586
  store i8 %20, ptr %_39, align 1, !dbg !10586
  %21 = load i8, ptr %_39, align 1, !dbg !10586, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !10586
  %_44 = zext i1 %22 to i64, !dbg !10586
  %23 = icmp eq i64 %_44, 0, !dbg !10586
  br i1 %23, label %bb26, label %bb25, !dbg !10586

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !10587
  %25 = zext i1 %24 to i8, !dbg !10587
  store i8 %25, ptr %_30, align 1, !dbg !10587
  %26 = load i8, ptr %_30, align 1, !dbg !10587, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !10587
  %_35 = zext i1 %27 to i64, !dbg !10587
  %28 = icmp eq i64 %_35, 0, !dbg !10587
  br i1 %28, label %bb21, label %bb20, !dbg !10587

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10591
  %30 = zext i1 %29 to i8, !dbg !10591
  store i8 %30, ptr %0, align 1, !dbg !10591
  br label %bb130, !dbg !10591

bb19:                                             ; No predecessors!
  unreachable, !dbg !10587

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10592
  %32 = zext i1 %31 to i8, !dbg !10592
  store i8 %32, ptr %0, align 1, !dbg !10592
  br label %bb130, !dbg !10592

bb24:                                             ; No predecessors!
  unreachable, !dbg !10586

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17ha86a9f101a7957b6E"(ptr align 8 %self) #8, !dbg !10582
  br i1 %_70, label %bb41, label %bb52, !dbg !10582

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10583, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !10583
  %_50 = xor i1 %_51, true, !dbg !10584
  br i1 %_50, label %bb29, label %bb34, !dbg !10584

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10585
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10095, i64 10) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !10586
  %35 = zext i1 %34 to i8, !dbg !10586
  store i8 %35, ptr %_61, align 1, !dbg !10586
  %36 = load i8, ptr %_61, align 1, !dbg !10586, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !10586
  %_66 = zext i1 %37 to i64, !dbg !10586
  %38 = icmp eq i64 %_66, 0, !dbg !10586
  br i1 %38, label %bb39, label %bb38, !dbg !10586

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !10587
  %40 = zext i1 %39 to i8, !dbg !10587
  store i8 %40, ptr %_52, align 1, !dbg !10587
  %41 = load i8, ptr %_52, align 1, !dbg !10587, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !10587
  %_57 = zext i1 %42 to i64, !dbg !10587
  %43 = icmp eq i64 %_57, 0, !dbg !10587
  br i1 %43, label %bb34, label %bb33, !dbg !10587

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10593
  %45 = zext i1 %44 to i8, !dbg !10593
  store i8 %45, ptr %0, align 1, !dbg !10593
  br label %bb130, !dbg !10593

bb32:                                             ; No predecessors!
  unreachable, !dbg !10587

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10594
  %47 = zext i1 %46 to i8, !dbg !10594
  store i8 %47, ptr %0, align 1, !dbg !10594
  br label %bb130, !dbg !10594

bb37:                                             ; No predecessors!
  unreachable, !dbg !10586

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_92 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h93f5fc0a6a3f7acfE"(ptr align 8 %self) #8, !dbg !10582
  br i1 %_92, label %bb54, label %bb65, !dbg !10582

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10583, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !10583
  %_72 = xor i1 %_73, true, !dbg !10584
  br i1 %_72, label %bb42, label %bb47, !dbg !10584

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10585
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10097, i64 17) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !10586
  %50 = zext i1 %49 to i8, !dbg !10586
  store i8 %50, ptr %_83, align 1, !dbg !10586
  %51 = load i8, ptr %_83, align 1, !dbg !10586, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !10586
  %_88 = zext i1 %52 to i64, !dbg !10586
  %53 = icmp eq i64 %_88, 0, !dbg !10586
  br i1 %53, label %bb52, label %bb51, !dbg !10586

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !10587
  %55 = zext i1 %54 to i8, !dbg !10587
  store i8 %55, ptr %_74, align 1, !dbg !10587
  %56 = load i8, ptr %_74, align 1, !dbg !10587, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !10587
  %_79 = zext i1 %57 to i64, !dbg !10587
  %58 = icmp eq i64 %_79, 0, !dbg !10587
  br i1 %58, label %bb47, label %bb46, !dbg !10587

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10595
  %60 = zext i1 %59 to i8, !dbg !10595
  store i8 %60, ptr %0, align 1, !dbg !10595
  br label %bb130, !dbg !10595

bb45:                                             ; No predecessors!
  unreachable, !dbg !10587

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10596
  %62 = zext i1 %61 to i8, !dbg !10596
  store i8 %62, ptr %0, align 1, !dbg !10596
  br label %bb130, !dbg !10596

bb50:                                             ; No predecessors!
  unreachable, !dbg !10586

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_114 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h11154bfc0a585e89E"(ptr align 8 %self) #8, !dbg !10582
  br i1 %_114, label %bb67, label %bb78, !dbg !10582

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10583, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !10583
  %_94 = xor i1 %_95, true, !dbg !10584
  br i1 %_94, label %bb55, label %bb60, !dbg !10584

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10585
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10099, i64 19) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !10586
  %65 = zext i1 %64 to i8, !dbg !10586
  store i8 %65, ptr %_105, align 1, !dbg !10586
  %66 = load i8, ptr %_105, align 1, !dbg !10586, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !10586
  %_110 = zext i1 %67 to i64, !dbg !10586
  %68 = icmp eq i64 %_110, 0, !dbg !10586
  br i1 %68, label %bb65, label %bb64, !dbg !10586

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !10587
  %70 = zext i1 %69 to i8, !dbg !10587
  store i8 %70, ptr %_96, align 1, !dbg !10587
  %71 = load i8, ptr %_96, align 1, !dbg !10587, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !10587
  %_101 = zext i1 %72 to i64, !dbg !10587
  %73 = icmp eq i64 %_101, 0, !dbg !10587
  br i1 %73, label %bb60, label %bb59, !dbg !10587

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10597
  %75 = zext i1 %74 to i8, !dbg !10597
  store i8 %75, ptr %0, align 1, !dbg !10597
  br label %bb130, !dbg !10597

bb58:                                             ; No predecessors!
  unreachable, !dbg !10587

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10598
  %77 = zext i1 %76 to i8, !dbg !10598
  store i8 %77, ptr %0, align 1, !dbg !10598
  br label %bb130, !dbg !10598

bb63:                                             ; No predecessors!
  unreachable, !dbg !10586

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_136 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hdda9181786383a8fE"(ptr align 8 %self) #8, !dbg !10582
  br i1 %_136, label %bb80, label %bb91, !dbg !10582

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10583, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !10583
  %_116 = xor i1 %_117, true, !dbg !10584
  br i1 %_116, label %bb68, label %bb73, !dbg !10584

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10585
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10101, i64 26) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !10586
  %80 = zext i1 %79 to i8, !dbg !10586
  store i8 %80, ptr %_127, align 1, !dbg !10586
  %81 = load i8, ptr %_127, align 1, !dbg !10586, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !10586
  %_132 = zext i1 %82 to i64, !dbg !10586
  %83 = icmp eq i64 %_132, 0, !dbg !10586
  br i1 %83, label %bb78, label %bb77, !dbg !10586

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !10587
  %85 = zext i1 %84 to i8, !dbg !10587
  store i8 %85, ptr %_118, align 1, !dbg !10587
  %86 = load i8, ptr %_118, align 1, !dbg !10587, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !10587
  %_123 = zext i1 %87 to i64, !dbg !10587
  %88 = icmp eq i64 %_123, 0, !dbg !10587
  br i1 %88, label %bb73, label %bb72, !dbg !10587

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10599
  %90 = zext i1 %89 to i8, !dbg !10599
  store i8 %90, ptr %0, align 1, !dbg !10599
  br label %bb130, !dbg !10599

bb71:                                             ; No predecessors!
  unreachable, !dbg !10587

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10600
  %92 = zext i1 %91 to i8, !dbg !10600
  store i8 %92, ptr %0, align 1, !dbg !10600
  br label %bb130, !dbg !10600

bb76:                                             ; No predecessors!
  unreachable, !dbg !10586

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_158 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17hdac7fea80dc9d75eE"(ptr align 8 %self) #8, !dbg !10582
  br i1 %_158, label %bb93, label %bb104, !dbg !10582

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10583, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !10583
  %_138 = xor i1 %_139, true, !dbg !10584
  br i1 %_138, label %bb81, label %bb86, !dbg !10584

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10585
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10103, i64 19) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !10586
  %95 = zext i1 %94 to i8, !dbg !10586
  store i8 %95, ptr %_149, align 1, !dbg !10586
  %96 = load i8, ptr %_149, align 1, !dbg !10586, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !10586
  %_154 = zext i1 %97 to i64, !dbg !10586
  %98 = icmp eq i64 %_154, 0, !dbg !10586
  br i1 %98, label %bb91, label %bb90, !dbg !10586

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !10587
  %100 = zext i1 %99 to i8, !dbg !10587
  store i8 %100, ptr %_140, align 1, !dbg !10587
  %101 = load i8, ptr %_140, align 1, !dbg !10587, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !10587
  %_145 = zext i1 %102 to i64, !dbg !10587
  %103 = icmp eq i64 %_145, 0, !dbg !10587
  br i1 %103, label %bb86, label %bb85, !dbg !10587

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10601
  %105 = zext i1 %104 to i8, !dbg !10601
  store i8 %105, ptr %0, align 1, !dbg !10601
  br label %bb130, !dbg !10601

bb84:                                             ; No predecessors!
  unreachable, !dbg !10587

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10602
  %107 = zext i1 %106 to i8, !dbg !10602
  store i8 %107, ptr %0, align 1, !dbg !10602
  br label %bb130, !dbg !10602

bb89:                                             ; No predecessors!
  unreachable, !dbg !10586

bb104:                                            ; preds = %bb99, %bb91
  %_181 = load i64, ptr %self, align 8, !dbg !10603, !noundef !21
; call x86_64::registers::model_specific::CetFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17h30c9c1f5897dc722E() #8, !dbg !10604
  store i64 %108, ptr %_185, align 8, !dbg !10604
; call x86_64::registers::model_specific::CetFlags::bits
  %_183 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17heff7899b0a9a4940E(ptr align 8 %_185) #8, !dbg !10604
  %_182 = xor i64 %_183, -1, !dbg !10605
  %109 = and i64 %_181, %_182, !dbg !10603
  store i64 %109, ptr %extra_bits, align 8, !dbg !10603
  %_186 = load i64, ptr %extra_bits, align 8, !dbg !10606, !noundef !21
  %110 = icmp eq i64 %_186, 0, !dbg !10606
  br i1 %110, label %bb123, label %bb107, !dbg !10606

bb93:                                             ; preds = %bb91
  %111 = load i8, ptr %first, align 1, !dbg !10583, !range !1608, !noundef !21
  %_161 = trunc i8 %111 to i1, !dbg !10583
  %_160 = xor i1 %_161, true, !dbg !10584
  br i1 %_160, label %bb94, label %bb99, !dbg !10584

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10585
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10105, i64 11) #8, !dbg !10586
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %112 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !10586
  %113 = zext i1 %112 to i8, !dbg !10586
  store i8 %113, ptr %_171, align 1, !dbg !10586
  %114 = load i8, ptr %_171, align 1, !dbg !10586, !range !1608, !noundef !21
  %115 = trunc i8 %114 to i1, !dbg !10586
  %_176 = zext i1 %115 to i64, !dbg !10586
  %116 = icmp eq i64 %_176, 0, !dbg !10586
  br i1 %116, label %bb104, label %bb103, !dbg !10586

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10587
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %117 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !10587
  %118 = zext i1 %117 to i8, !dbg !10587
  store i8 %118, ptr %_162, align 1, !dbg !10587
  %119 = load i8, ptr %_162, align 1, !dbg !10587, !range !1608, !noundef !21
  %120 = trunc i8 %119 to i1, !dbg !10587
  %_167 = zext i1 %120 to i64, !dbg !10587
  %121 = icmp eq i64 %_167, 0, !dbg !10587
  br i1 %121, label %bb99, label %bb98, !dbg !10587

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %122 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10607
  %123 = zext i1 %122 to i8, !dbg !10607
  store i8 %123, ptr %0, align 1, !dbg !10607
  br label %bb130, !dbg !10607

bb97:                                             ; No predecessors!
  unreachable, !dbg !10587

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %124 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10608
  %125 = zext i1 %124 to i8, !dbg !10608
  store i8 %125, ptr %0, align 1, !dbg !10608
  br label %bb130, !dbg !10608

bb102:                                            ; No predecessors!
  unreachable, !dbg !10586

bb123:                                            ; preds = %bb116, %bb104
  %126 = load i8, ptr %first, align 1, !dbg !10609, !range !1608, !noundef !21
  %_216 = trunc i8 %126 to i1, !dbg !10609
  br i1 %_216, label %bb124, label %bb129, !dbg !10609

bb107:                                            ; preds = %bb104
  %127 = load i8, ptr %first, align 1, !dbg !10610, !range !1608, !noundef !21
  %_188 = trunc i8 %127 to i1, !dbg !10610
  %_187 = xor i1 %_188, true, !dbg !10611
  br i1 %_187, label %bb108, label %bb113, !dbg !10611

bb113:                                            ; preds = %bb108, %bb107
  store i8 0, ptr %first, align 1, !dbg !10612
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !10613
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_199) #8, !dbg !10613
  %129 = zext i1 %128 to i8, !dbg !10613
  store i8 %129, ptr %_198, align 1, !dbg !10613
  %130 = load i8, ptr %_198, align 1, !dbg !10613, !range !1608, !noundef !21
  %131 = trunc i8 %130 to i1, !dbg !10613
  %_203 = zext i1 %131 to i64, !dbg !10613
  %132 = icmp eq i64 %_203, 0, !dbg !10613
  br i1 %132, label %bb116, label %bb118, !dbg !10613

bb108:                                            ; preds = %bb107
; call core::fmt::Formatter::write_str
  %_190 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10614
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_190) #8, !dbg !10614
  %134 = zext i1 %133 to i8, !dbg !10614
  store i8 %134, ptr %_189, align 1, !dbg !10614
  %135 = load i8, ptr %_189, align 1, !dbg !10614, !range !1608, !noundef !21
  %136 = trunc i8 %135 to i1, !dbg !10614
  %_194 = zext i1 %136 to i64, !dbg !10614
  %137 = icmp eq i64 %_194, 0, !dbg !10614
  br i1 %137, label %bb113, label %bb112, !dbg !10614

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10615
  %139 = zext i1 %138 to i8, !dbg !10615
  store i8 %139, ptr %0, align 1, !dbg !10615
  br label %bb130, !dbg !10615

bb111:                                            ; No predecessors!
  unreachable, !dbg !10614

bb116:                                            ; preds = %bb113
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_208 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10616
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %140 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_208) #8, !dbg !10616
  %141 = zext i1 %140 to i8, !dbg !10616
  store i8 %141, ptr %_207, align 1, !dbg !10616
  %142 = load i8, ptr %_207, align 1, !dbg !10616, !range !1608, !noundef !21
  %143 = trunc i8 %142 to i1, !dbg !10616
  %_212 = zext i1 %143 to i64, !dbg !10616
  %144 = icmp eq i64 %_212, 0, !dbg !10616
  br i1 %144, label %bb123, label %bb122, !dbg !10616

bb118:                                            ; preds = %bb113
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %145 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10617
  %146 = zext i1 %145 to i8, !dbg !10617
  store i8 %146, ptr %0, align 1, !dbg !10617
  br label %bb130, !dbg !10617

bb117:                                            ; No predecessors!
  unreachable, !dbg !10613

bb122:                                            ; preds = %bb116
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %147 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10618
  %148 = zext i1 %147 to i8, !dbg !10618
  store i8 %148, ptr %0, align 1, !dbg !10618
  br label %bb130, !dbg !10618

bb121:                                            ; No predecessors!
  unreachable, !dbg !10616

bb129:                                            ; preds = %bb124, %bb123
  store i8 0, ptr %0, align 1, !dbg !10619
  br label %bb130, !dbg !10589

bb124:                                            ; preds = %bb123
; call core::fmt::Formatter::write_str
  %_218 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !10620
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_218) #8, !dbg !10620
  %150 = zext i1 %149 to i8, !dbg !10620
  store i8 %150, ptr %_217, align 1, !dbg !10620
  %151 = load i8, ptr %_217, align 1, !dbg !10620, !range !1608, !noundef !21
  %152 = trunc i8 %151 to i1, !dbg !10620
  %_222 = zext i1 %152 to i64, !dbg !10620
  %153 = icmp eq i64 %_222, 0, !dbg !10620
  br i1 %153, label %bb129, label %bb128, !dbg !10620

bb128:                                            ; preds = %bb124
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10090) #8, !dbg !10621
  %155 = zext i1 %154 to i8, !dbg !10621
  store i8 %155, ptr %0, align 1, !dbg !10621
  br label %bb130, !dbg !10621

bb127:                                            ; No predecessors!
  unreachable, !dbg !10620
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hfa7a7488b42cf957E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10622 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10625, metadata !DIExpression()), !dbg !10627
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10626, metadata !DIExpression()), !dbg !10628
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10629
  ret i1 %0, !dbg !10630
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h554ce5259f201ca7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10631 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10634, metadata !DIExpression()), !dbg !10636
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10635, metadata !DIExpression()), !dbg !10637
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10638
  ret i1 %0, !dbg !10639
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha8db1f58fa4a7eecE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10640 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10643, metadata !DIExpression()), !dbg !10645
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10644, metadata !DIExpression()), !dbg !10646
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10647
  ret i1 %0, !dbg !10648
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hce38e67b68b64c05E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10649 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10652, metadata !DIExpression()), !dbg !10654
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10653, metadata !DIExpression()), !dbg !10655
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10656
  ret i1 %0, !dbg !10657
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17h30c9c1f5897dc722E() unnamed_addr #0 !dbg !10658 {
start:
  ret i64 3135, !dbg !10661
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17heff7899b0a9a4940E(ptr align 8 %self) unnamed_addr #0 !dbg !10662 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10666, metadata !DIExpression()), !dbg !10667
  %0 = load i64, ptr %self, align 8, !dbg !10668, !noundef !21
  ret i64 %0, !dbg !10669
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h0203ebaf1437909dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10670 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10676, metadata !DIExpression()), !dbg !10678
  br i1 false, label %bb1, label %bb2, !dbg !10678

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10678, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !10678
  %1 = icmp eq i64 %_3, 1, !dbg !10678
  %2 = zext i1 %1 to i8, !dbg !10678
  store i8 %2, ptr %0, align 1, !dbg !10678
  br label %bb3, !dbg !10678

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10678
  br label %bb3, !dbg !10678

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10679, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10679
  ret i1 %4, !dbg !10679
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h8211db90d9e1b57fE"(ptr align 8 %self) unnamed_addr #0 !dbg !10680 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10682, metadata !DIExpression()), !dbg !10684
  br i1 false, label %bb1, label %bb2, !dbg !10684

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10684, !noundef !21
  %_3 = and i64 %_4, 2, !dbg !10684
  %1 = icmp eq i64 %_3, 2, !dbg !10684
  %2 = zext i1 %1 to i8, !dbg !10684
  store i8 %2, ptr %0, align 1, !dbg !10684
  br label %bb3, !dbg !10684

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10684
  br label %bb3, !dbg !10684

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10685, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10685
  ret i1 %4, !dbg !10685
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h8f6d688d08fb371eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10686 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10688, metadata !DIExpression()), !dbg !10690
  br i1 false, label %bb1, label %bb2, !dbg !10690

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10690, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !10690
  %1 = icmp eq i64 %_3, 4, !dbg !10690
  %2 = zext i1 %1 to i8, !dbg !10690
  store i8 %2, ptr %0, align 1, !dbg !10690
  br label %bb3, !dbg !10690

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10690
  br label %bb3, !dbg !10690

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10691, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10691
  ret i1 %4, !dbg !10691
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17ha86a9f101a7957b6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10692 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10694, metadata !DIExpression()), !dbg !10696
  br i1 false, label %bb1, label %bb2, !dbg !10696

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10696, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !10696
  %1 = icmp eq i64 %_3, 8, !dbg !10696
  %2 = zext i1 %1 to i8, !dbg !10696
  store i8 %2, ptr %0, align 1, !dbg !10696
  br label %bb3, !dbg !10696

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10696
  br label %bb3, !dbg !10696

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10697, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10697
  ret i1 %4, !dbg !10697
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h93f5fc0a6a3f7acfE"(ptr align 8 %self) unnamed_addr #0 !dbg !10698 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10700, metadata !DIExpression()), !dbg !10702
  br i1 false, label %bb1, label %bb2, !dbg !10702

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10702, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !10702
  %1 = icmp eq i64 %_3, 16, !dbg !10702
  %2 = zext i1 %1 to i8, !dbg !10702
  store i8 %2, ptr %0, align 1, !dbg !10702
  br label %bb3, !dbg !10702

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10702
  br label %bb3, !dbg !10702

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10703, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10703
  ret i1 %4, !dbg !10703
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h11154bfc0a585e89E"(ptr align 8 %self) unnamed_addr #0 !dbg !10704 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10706, metadata !DIExpression()), !dbg !10708
  br i1 false, label %bb1, label %bb2, !dbg !10708

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10708, !noundef !21
  %_3 = and i64 %_4, 32, !dbg !10708
  %1 = icmp eq i64 %_3, 32, !dbg !10708
  %2 = zext i1 %1 to i8, !dbg !10708
  store i8 %2, ptr %0, align 1, !dbg !10708
  br label %bb3, !dbg !10708

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10708
  br label %bb3, !dbg !10708

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10709, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10709
  ret i1 %4, !dbg !10709
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hdda9181786383a8fE"(ptr align 8 %self) unnamed_addr #0 !dbg !10710 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10712, metadata !DIExpression()), !dbg !10714
  br i1 false, label %bb1, label %bb2, !dbg !10714

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10714, !noundef !21
  %_3 = and i64 %_4, 1024, !dbg !10714
  %1 = icmp eq i64 %_3, 1024, !dbg !10714
  %2 = zext i1 %1 to i8, !dbg !10714
  store i8 %2, ptr %0, align 1, !dbg !10714
  br label %bb3, !dbg !10714

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10714
  br label %bb3, !dbg !10714

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10715, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10715
  ret i1 %4, !dbg !10715
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17hdac7fea80dc9d75eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10716 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10718, metadata !DIExpression()), !dbg !10720
  br i1 false, label %bb1, label %bb2, !dbg !10720

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10720, !noundef !21
  %_3 = and i64 %_4, 2048, !dbg !10720
  %1 = icmp eq i64 %_3, 2048, !dbg !10720
  %2 = zext i1 %1 to i8, !dbg !10720
  store i8 %2, ptr %0, align 1, !dbg !10720
  br label %bb3, !dbg !10720

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10720
  br label %bb3, !dbg !10720

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10721, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !10721
  ret i1 %4, !dbg !10721
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c414aa63214bee1E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10722 {
start:
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_415 = alloca i8, align 1
  %_405 = alloca i8, align 1
  %_396 = alloca i8, align 1
  %_387 = alloca i8, align 1
  %_383 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_369 = alloca i8, align 1
  %_360 = alloca i8, align 1
  %_347 = alloca i8, align 1
  %_338 = alloca i8, align 1
  %_325 = alloca i8, align 1
  %_316 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_294 = alloca i8, align 1
  %_281 = alloca i8, align 1
  %_272 = alloca i8, align 1
  %_259 = alloca i8, align 1
  %_250 = alloca i8, align 1
  %_237 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10732, metadata !DIExpression()), !dbg !10890
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10733, metadata !DIExpression()), !dbg !10891
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10734, metadata !DIExpression()), !dbg !10892
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10736, metadata !DIExpression()), !dbg !10893
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10738, metadata !DIExpression()), !dbg !10894
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10740, metadata !DIExpression()), !dbg !10895
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10742, metadata !DIExpression()), !dbg !10896
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10744, metadata !DIExpression()), !dbg !10897
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10746, metadata !DIExpression()), !dbg !10898
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10748, metadata !DIExpression()), !dbg !10899
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10750, metadata !DIExpression()), !dbg !10900
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10752, metadata !DIExpression()), !dbg !10901
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10754, metadata !DIExpression()), !dbg !10902
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10756, metadata !DIExpression()), !dbg !10903
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10758, metadata !DIExpression()), !dbg !10904
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10760, metadata !DIExpression()), !dbg !10905
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10762, metadata !DIExpression()), !dbg !10906
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10764, metadata !DIExpression()), !dbg !10907
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10766, metadata !DIExpression()), !dbg !10908
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10768, metadata !DIExpression()), !dbg !10909
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10770, metadata !DIExpression()), !dbg !10910
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10772, metadata !DIExpression()), !dbg !10911
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10774, metadata !DIExpression()), !dbg !10912
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10776, metadata !DIExpression()), !dbg !10913
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10778, metadata !DIExpression()), !dbg !10914
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10780, metadata !DIExpression()), !dbg !10915
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10782, metadata !DIExpression()), !dbg !10916
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10784, metadata !DIExpression()), !dbg !10917
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10786, metadata !DIExpression()), !dbg !10918
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10788, metadata !DIExpression()), !dbg !10919
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10790, metadata !DIExpression()), !dbg !10920
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10792, metadata !DIExpression()), !dbg !10921
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10794, metadata !DIExpression()), !dbg !10922
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10796, metadata !DIExpression()), !dbg !10923
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10798, metadata !DIExpression()), !dbg !10924
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10800, metadata !DIExpression()), !dbg !10925
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10802, metadata !DIExpression()), !dbg !10926
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10804, metadata !DIExpression()), !dbg !10927
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10806, metadata !DIExpression()), !dbg !10928
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10808, metadata !DIExpression()), !dbg !10929
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10810, metadata !DIExpression()), !dbg !10930
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10812, metadata !DIExpression()), !dbg !10931
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10814, metadata !DIExpression()), !dbg !10932
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10816, metadata !DIExpression()), !dbg !10933
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10818, metadata !DIExpression()), !dbg !10934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10820, metadata !DIExpression()), !dbg !10935
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10822, metadata !DIExpression()), !dbg !10936
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10824, metadata !DIExpression()), !dbg !10937
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10826, metadata !DIExpression()), !dbg !10938
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10828, metadata !DIExpression()), !dbg !10939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10830, metadata !DIExpression()), !dbg !10940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10832, metadata !DIExpression()), !dbg !10941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10834, metadata !DIExpression()), !dbg !10942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10836, metadata !DIExpression()), !dbg !10943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10838, metadata !DIExpression()), !dbg !10944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10840, metadata !DIExpression()), !dbg !10945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10842, metadata !DIExpression()), !dbg !10946
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10844, metadata !DIExpression()), !dbg !10947
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10846, metadata !DIExpression()), !dbg !10948
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10848, metadata !DIExpression()), !dbg !10949
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10850, metadata !DIExpression()), !dbg !10950
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10852, metadata !DIExpression()), !dbg !10951
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10854, metadata !DIExpression()), !dbg !10952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10856, metadata !DIExpression()), !dbg !10953
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10858, metadata !DIExpression()), !dbg !10954
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10860, metadata !DIExpression()), !dbg !10955
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10862, metadata !DIExpression()), !dbg !10956
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10864, metadata !DIExpression()), !dbg !10957
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10866, metadata !DIExpression()), !dbg !10958
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10868, metadata !DIExpression()), !dbg !10959
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10870, metadata !DIExpression()), !dbg !10960
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10872, metadata !DIExpression()), !dbg !10961
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10874, metadata !DIExpression()), !dbg !10962
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10876, metadata !DIExpression()), !dbg !10963
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10878, metadata !DIExpression()), !dbg !10964
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10880, metadata !DIExpression()), !dbg !10965
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10882, metadata !DIExpression()), !dbg !10966
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10884, metadata !DIExpression()), !dbg !10967
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10886, metadata !DIExpression()), !dbg !10968
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10888, metadata !DIExpression()), !dbg !10969
  store i8 1, ptr %first, align 1, !dbg !10970
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8b9dfa098a6277abE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_4, label %bb2, label %bb13, !dbg !10971

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_26 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h2d27dd8cb41e9817E"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_26, label %bb15, label %bb26, !dbg !10971

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !10972
  %_6 = xor i1 %_7, true, !dbg !10973
  br i1 %_6, label %bb3, label %bb8, !dbg !10973

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10112, i64 17) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !10975
  %3 = zext i1 %2 to i8, !dbg !10975
  store i8 %3, ptr %_17, align 1, !dbg !10975
  %4 = load i8, ptr %_17, align 1, !dbg !10975, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !10975
  %_22 = zext i1 %5 to i64, !dbg !10975
  %6 = icmp eq i64 %_22, 0, !dbg !10975
  br i1 %6, label %bb13, label %bb12, !dbg !10975

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !10976
  %8 = zext i1 %7 to i8, !dbg !10976
  store i8 %8, ptr %_8, align 1, !dbg !10976
  %9 = load i8, ptr %_8, align 1, !dbg !10976, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !10976
  %_13 = zext i1 %10 to i64, !dbg !10976
  %11 = icmp eq i64 %_13, 0, !dbg !10976
  br i1 %11, label %bb8, label %bb7, !dbg !10976

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10977
  %13 = zext i1 %12 to i8, !dbg !10977
  store i8 %13, ptr %0, align 1, !dbg !10977
  br label %bb247, !dbg !10977

bb6:                                              ; No predecessors!
  unreachable, !dbg !10976

bb247:                                            ; preds = %bb246, %bb245, %bb239, %bb235, %bb229, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10978, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !10978
  ret i1 %15, !dbg !10978

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10979
  %17 = zext i1 %16 to i8, !dbg !10979
  store i8 %17, ptr %0, align 1, !dbg !10979
  br label %bb247, !dbg !10979

bb11:                                             ; No predecessors!
  unreachable, !dbg !10975

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_48 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hb5b482d5f09f4dc9E"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_48, label %bb28, label %bb39, !dbg !10971

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !10972
  %_28 = xor i1 %_29, true, !dbg !10973
  br i1 %_28, label %bb16, label %bb21, !dbg !10973

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10114, i64 8) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !10975
  %20 = zext i1 %19 to i8, !dbg !10975
  store i8 %20, ptr %_39, align 1, !dbg !10975
  %21 = load i8, ptr %_39, align 1, !dbg !10975, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !10975
  %_44 = zext i1 %22 to i64, !dbg !10975
  %23 = icmp eq i64 %_44, 0, !dbg !10975
  br i1 %23, label %bb26, label %bb25, !dbg !10975

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !10976
  %25 = zext i1 %24 to i8, !dbg !10976
  store i8 %25, ptr %_30, align 1, !dbg !10976
  %26 = load i8, ptr %_30, align 1, !dbg !10976, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !10976
  %_35 = zext i1 %27 to i64, !dbg !10976
  %28 = icmp eq i64 %_35, 0, !dbg !10976
  br i1 %28, label %bb21, label %bb20, !dbg !10976

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10980
  %30 = zext i1 %29 to i8, !dbg !10980
  store i8 %30, ptr %0, align 1, !dbg !10980
  br label %bb247, !dbg !10980

bb19:                                             ; No predecessors!
  unreachable, !dbg !10976

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10981
  %32 = zext i1 %31 to i8, !dbg !10981
  store i8 %32, ptr %0, align 1, !dbg !10981
  br label %bb247, !dbg !10981

bb24:                                             ; No predecessors!
  unreachable, !dbg !10975

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_70 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h8eba0dd2225b6accE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_70, label %bb41, label %bb52, !dbg !10971

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !10972
  %_50 = xor i1 %_51, true, !dbg !10973
  br i1 %_50, label %bb29, label %bb34, !dbg !10973

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10116, i64 14) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !10975
  %35 = zext i1 %34 to i8, !dbg !10975
  store i8 %35, ptr %_61, align 1, !dbg !10975
  %36 = load i8, ptr %_61, align 1, !dbg !10975, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !10975
  %_66 = zext i1 %37 to i64, !dbg !10975
  %38 = icmp eq i64 %_66, 0, !dbg !10975
  br i1 %38, label %bb39, label %bb38, !dbg !10975

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !10976
  %40 = zext i1 %39 to i8, !dbg !10976
  store i8 %40, ptr %_52, align 1, !dbg !10976
  %41 = load i8, ptr %_52, align 1, !dbg !10976, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !10976
  %_57 = zext i1 %42 to i64, !dbg !10976
  %43 = icmp eq i64 %_57, 0, !dbg !10976
  br i1 %43, label %bb34, label %bb33, !dbg !10976

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10982
  %45 = zext i1 %44 to i8, !dbg !10982
  store i8 %45, ptr %0, align 1, !dbg !10982
  br label %bb247, !dbg !10982

bb32:                                             ; No predecessors!
  unreachable, !dbg !10976

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10983
  %47 = zext i1 %46 to i8, !dbg !10983
  store i8 %47, ptr %0, align 1, !dbg !10983
  br label %bb247, !dbg !10983

bb37:                                             ; No predecessors!
  unreachable, !dbg !10975

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_92 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h9ebd691021fdb941E"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_92, label %bb54, label %bb65, !dbg !10971

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !10972
  %_72 = xor i1 %_73, true, !dbg !10973
  br i1 %_72, label %bb42, label %bb47, !dbg !10973

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10118, i64 8) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !10975
  %50 = zext i1 %49 to i8, !dbg !10975
  store i8 %50, ptr %_83, align 1, !dbg !10975
  %51 = load i8, ptr %_83, align 1, !dbg !10975, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !10975
  %_88 = zext i1 %52 to i64, !dbg !10975
  %53 = icmp eq i64 %_88, 0, !dbg !10975
  br i1 %53, label %bb52, label %bb51, !dbg !10975

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !10976
  %55 = zext i1 %54 to i8, !dbg !10976
  store i8 %55, ptr %_74, align 1, !dbg !10976
  %56 = load i8, ptr %_74, align 1, !dbg !10976, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !10976
  %_79 = zext i1 %57 to i64, !dbg !10976
  %58 = icmp eq i64 %_79, 0, !dbg !10976
  br i1 %58, label %bb47, label %bb46, !dbg !10976

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10984
  %60 = zext i1 %59 to i8, !dbg !10984
  store i8 %60, ptr %0, align 1, !dbg !10984
  br label %bb247, !dbg !10984

bb45:                                             ; No predecessors!
  unreachable, !dbg !10976

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10985
  %62 = zext i1 %61 to i8, !dbg !10985
  store i8 %62, ptr %0, align 1, !dbg !10985
  br label %bb247, !dbg !10985

bb50:                                             ; No predecessors!
  unreachable, !dbg !10975

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_114 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hab0c4f7e555f4b36E"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_114, label %bb67, label %bb78, !dbg !10971

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !10972
  %_94 = xor i1 %_95, true, !dbg !10973
  br i1 %_94, label %bb55, label %bb60, !dbg !10973

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10120, i64 9) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !10975
  %65 = zext i1 %64 to i8, !dbg !10975
  store i8 %65, ptr %_105, align 1, !dbg !10975
  %66 = load i8, ptr %_105, align 1, !dbg !10975, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !10975
  %_110 = zext i1 %67 to i64, !dbg !10975
  %68 = icmp eq i64 %_110, 0, !dbg !10975
  br i1 %68, label %bb65, label %bb64, !dbg !10975

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !10976
  %70 = zext i1 %69 to i8, !dbg !10976
  store i8 %70, ptr %_96, align 1, !dbg !10976
  %71 = load i8, ptr %_96, align 1, !dbg !10976, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !10976
  %_101 = zext i1 %72 to i64, !dbg !10976
  %73 = icmp eq i64 %_101, 0, !dbg !10976
  br i1 %73, label %bb60, label %bb59, !dbg !10976

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10986
  %75 = zext i1 %74 to i8, !dbg !10986
  store i8 %75, ptr %0, align 1, !dbg !10986
  br label %bb247, !dbg !10986

bb58:                                             ; No predecessors!
  unreachable, !dbg !10976

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10987
  %77 = zext i1 %76 to i8, !dbg !10987
  store i8 %77, ptr %0, align 1, !dbg !10987
  br label %bb247, !dbg !10987

bb63:                                             ; No predecessors!
  unreachable, !dbg !10975

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_136 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h27658eb0e899a873E"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_136, label %bb80, label %bb91, !dbg !10971

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !10972
  %_116 = xor i1 %_117, true, !dbg !10973
  br i1 %_116, label %bb68, label %bb73, !dbg !10973

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10122, i64 9) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !10975
  %80 = zext i1 %79 to i8, !dbg !10975
  store i8 %80, ptr %_127, align 1, !dbg !10975
  %81 = load i8, ptr %_127, align 1, !dbg !10975, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !10975
  %_132 = zext i1 %82 to i64, !dbg !10975
  %83 = icmp eq i64 %_132, 0, !dbg !10975
  br i1 %83, label %bb78, label %bb77, !dbg !10975

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !10976
  %85 = zext i1 %84 to i8, !dbg !10976
  store i8 %85, ptr %_118, align 1, !dbg !10976
  %86 = load i8, ptr %_118, align 1, !dbg !10976, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !10976
  %_123 = zext i1 %87 to i64, !dbg !10976
  %88 = icmp eq i64 %_123, 0, !dbg !10976
  br i1 %88, label %bb73, label %bb72, !dbg !10976

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10988
  %90 = zext i1 %89 to i8, !dbg !10988
  store i8 %90, ptr %0, align 1, !dbg !10988
  br label %bb247, !dbg !10988

bb71:                                             ; No predecessors!
  unreachable, !dbg !10976

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10989
  %92 = zext i1 %91 to i8, !dbg !10989
  store i8 %92, ptr %0, align 1, !dbg !10989
  br label %bb247, !dbg !10989

bb76:                                             ; No predecessors!
  unreachable, !dbg !10975

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_158 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hb7e58ca7fb2765ccE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_158, label %bb93, label %bb104, !dbg !10971

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !10972
  %_138 = xor i1 %_139, true, !dbg !10973
  br i1 %_138, label %bb81, label %bb86, !dbg !10973

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10124, i64 19) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !10975
  %95 = zext i1 %94 to i8, !dbg !10975
  store i8 %95, ptr %_149, align 1, !dbg !10975
  %96 = load i8, ptr %_149, align 1, !dbg !10975, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !10975
  %_154 = zext i1 %97 to i64, !dbg !10975
  %98 = icmp eq i64 %_154, 0, !dbg !10975
  br i1 %98, label %bb91, label %bb90, !dbg !10975

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !10976
  %100 = zext i1 %99 to i8, !dbg !10976
  store i8 %100, ptr %_140, align 1, !dbg !10976
  %101 = load i8, ptr %_140, align 1, !dbg !10976, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !10976
  %_145 = zext i1 %102 to i64, !dbg !10976
  %103 = icmp eq i64 %_145, 0, !dbg !10976
  br i1 %103, label %bb86, label %bb85, !dbg !10976

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10990
  %105 = zext i1 %104 to i8, !dbg !10990
  store i8 %105, ptr %0, align 1, !dbg !10990
  br label %bb247, !dbg !10990

bb84:                                             ; No predecessors!
  unreachable, !dbg !10976

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10991
  %107 = zext i1 %106 to i8, !dbg !10991
  store i8 %107, ptr %0, align 1, !dbg !10991
  br label %bb247, !dbg !10991

bb89:                                             ; No predecessors!
  unreachable, !dbg !10975

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_180 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17ha08e34d49c48b26bE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_180, label %bb106, label %bb117, !dbg !10971

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !10972
  %_160 = xor i1 %_161, true, !dbg !10973
  br i1 %_160, label %bb94, label %bb99, !dbg !10973

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10126, i64 22) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !10975
  %110 = zext i1 %109 to i8, !dbg !10975
  store i8 %110, ptr %_171, align 1, !dbg !10975
  %111 = load i8, ptr %_171, align 1, !dbg !10975, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !10975
  %_176 = zext i1 %112 to i64, !dbg !10975
  %113 = icmp eq i64 %_176, 0, !dbg !10975
  br i1 %113, label %bb104, label %bb103, !dbg !10975

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !10976
  %115 = zext i1 %114 to i8, !dbg !10976
  store i8 %115, ptr %_162, align 1, !dbg !10976
  %116 = load i8, ptr %_162, align 1, !dbg !10976, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !10976
  %_167 = zext i1 %117 to i64, !dbg !10976
  %118 = icmp eq i64 %_167, 0, !dbg !10976
  br i1 %118, label %bb99, label %bb98, !dbg !10976

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10992
  %120 = zext i1 %119 to i8, !dbg !10992
  store i8 %120, ptr %0, align 1, !dbg !10992
  br label %bb247, !dbg !10992

bb97:                                             ; No predecessors!
  unreachable, !dbg !10976

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10993
  %122 = zext i1 %121 to i8, !dbg !10993
  store i8 %122, ptr %0, align 1, !dbg !10993
  br label %bb247, !dbg !10993

bb102:                                            ; No predecessors!
  unreachable, !dbg !10975

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_202 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h9c0ac4da4929460dE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_202, label %bb119, label %bb130, !dbg !10971

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_183 = trunc i8 %123 to i1, !dbg !10972
  %_182 = xor i1 %_183, true, !dbg !10973
  br i1 %_182, label %bb107, label %bb112, !dbg !10973

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10128, i64 13) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !10975
  %125 = zext i1 %124 to i8, !dbg !10975
  store i8 %125, ptr %_193, align 1, !dbg !10975
  %126 = load i8, ptr %_193, align 1, !dbg !10975, !range !1608, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !10975
  %_198 = zext i1 %127 to i64, !dbg !10975
  %128 = icmp eq i64 %_198, 0, !dbg !10975
  br i1 %128, label %bb117, label %bb116, !dbg !10975

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !10976
  %130 = zext i1 %129 to i8, !dbg !10976
  store i8 %130, ptr %_184, align 1, !dbg !10976
  %131 = load i8, ptr %_184, align 1, !dbg !10976, !range !1608, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !10976
  %_189 = zext i1 %132 to i64, !dbg !10976
  %133 = icmp eq i64 %_189, 0, !dbg !10976
  br i1 %133, label %bb112, label %bb111, !dbg !10976

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10994
  %135 = zext i1 %134 to i8, !dbg !10994
  store i8 %135, ptr %0, align 1, !dbg !10994
  br label %bb247, !dbg !10994

bb110:                                            ; No predecessors!
  unreachable, !dbg !10976

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10995
  %137 = zext i1 %136 to i8, !dbg !10995
  store i8 %137, ptr %0, align 1, !dbg !10995
  br label %bb247, !dbg !10995

bb115:                                            ; No predecessors!
  unreachable, !dbg !10975

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_224 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h4e5802871826ba5cE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_224, label %bb132, label %bb143, !dbg !10971

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_205 = trunc i8 %138 to i1, !dbg !10972
  %_204 = xor i1 %_205, true, !dbg !10973
  br i1 %_204, label %bb120, label %bb125, !dbg !10973

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10130, i64 19) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_216) #8, !dbg !10975
  %140 = zext i1 %139 to i8, !dbg !10975
  store i8 %140, ptr %_215, align 1, !dbg !10975
  %141 = load i8, ptr %_215, align 1, !dbg !10975, !range !1608, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !10975
  %_220 = zext i1 %142 to i64, !dbg !10975
  %143 = icmp eq i64 %_220, 0, !dbg !10975
  br i1 %143, label %bb130, label %bb129, !dbg !10975

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_207) #8, !dbg !10976
  %145 = zext i1 %144 to i8, !dbg !10976
  store i8 %145, ptr %_206, align 1, !dbg !10976
  %146 = load i8, ptr %_206, align 1, !dbg !10976, !range !1608, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !10976
  %_211 = zext i1 %147 to i64, !dbg !10976
  %148 = icmp eq i64 %_211, 0, !dbg !10976
  br i1 %148, label %bb125, label %bb124, !dbg !10976

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10996
  %150 = zext i1 %149 to i8, !dbg !10996
  store i8 %150, ptr %0, align 1, !dbg !10996
  br label %bb247, !dbg !10996

bb123:                                            ; No predecessors!
  unreachable, !dbg !10976

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10997
  %152 = zext i1 %151 to i8, !dbg !10997
  store i8 %152, ptr %0, align 1, !dbg !10997
  br label %bb247, !dbg !10997

bb128:                                            ; No predecessors!
  unreachable, !dbg !10975

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_246 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h57cf2803faab91beE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_246, label %bb145, label %bb156, !dbg !10971

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_227 = trunc i8 %153 to i1, !dbg !10972
  %_226 = xor i1 %_227, true, !dbg !10973
  br i1 %_226, label %bb133, label %bb138, !dbg !10973

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_238 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10132, i64 13) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_238) #8, !dbg !10975
  %155 = zext i1 %154 to i8, !dbg !10975
  store i8 %155, ptr %_237, align 1, !dbg !10975
  %156 = load i8, ptr %_237, align 1, !dbg !10975, !range !1608, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !10975
  %_242 = zext i1 %157 to i64, !dbg !10975
  %158 = icmp eq i64 %_242, 0, !dbg !10975
  br i1 %158, label %bb143, label %bb142, !dbg !10975

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_229) #8, !dbg !10976
  %160 = zext i1 %159 to i8, !dbg !10976
  store i8 %160, ptr %_228, align 1, !dbg !10976
  %161 = load i8, ptr %_228, align 1, !dbg !10976, !range !1608, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !10976
  %_233 = zext i1 %162 to i64, !dbg !10976
  %163 = icmp eq i64 %_233, 0, !dbg !10976
  br i1 %163, label %bb138, label %bb137, !dbg !10976

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10998
  %165 = zext i1 %164 to i8, !dbg !10998
  store i8 %165, ptr %0, align 1, !dbg !10998
  br label %bb247, !dbg !10998

bb136:                                            ; No predecessors!
  unreachable, !dbg !10976

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !10999
  %167 = zext i1 %166 to i8, !dbg !10999
  store i8 %167, ptr %0, align 1, !dbg !10999
  br label %bb247, !dbg !10999

bb141:                                            ; No predecessors!
  unreachable, !dbg !10975

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_268 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hf79afa55936d851cE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_268, label %bb158, label %bb169, !dbg !10971

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_249 = trunc i8 %168 to i1, !dbg !10972
  %_248 = xor i1 %_249, true, !dbg !10973
  br i1 %_248, label %bb146, label %bb151, !dbg !10973

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_260 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10134, i64 14) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_260) #8, !dbg !10975
  %170 = zext i1 %169 to i8, !dbg !10975
  store i8 %170, ptr %_259, align 1, !dbg !10975
  %171 = load i8, ptr %_259, align 1, !dbg !10975, !range !1608, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !10975
  %_264 = zext i1 %172 to i64, !dbg !10975
  %173 = icmp eq i64 %_264, 0, !dbg !10975
  br i1 %173, label %bb156, label %bb155, !dbg !10975

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_251 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_251) #8, !dbg !10976
  %175 = zext i1 %174 to i8, !dbg !10976
  store i8 %175, ptr %_250, align 1, !dbg !10976
  %176 = load i8, ptr %_250, align 1, !dbg !10976, !range !1608, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !10976
  %_255 = zext i1 %177 to i64, !dbg !10976
  %178 = icmp eq i64 %_255, 0, !dbg !10976
  br i1 %178, label %bb151, label %bb150, !dbg !10976

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11000
  %180 = zext i1 %179 to i8, !dbg !11000
  store i8 %180, ptr %0, align 1, !dbg !11000
  br label %bb247, !dbg !11000

bb149:                                            ; No predecessors!
  unreachable, !dbg !10976

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11001
  %182 = zext i1 %181 to i8, !dbg !11001
  store i8 %182, ptr %0, align 1, !dbg !11001
  br label %bb247, !dbg !11001

bb154:                                            ; No predecessors!
  unreachable, !dbg !10975

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_290 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17he742386920cc89eaE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_290, label %bb171, label %bb182, !dbg !10971

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_271 = trunc i8 %183 to i1, !dbg !10972
  %_270 = xor i1 %_271, true, !dbg !10973
  br i1 %_270, label %bb159, label %bb164, !dbg !10973

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_282 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10136, i64 14) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_282) #8, !dbg !10975
  %185 = zext i1 %184 to i8, !dbg !10975
  store i8 %185, ptr %_281, align 1, !dbg !10975
  %186 = load i8, ptr %_281, align 1, !dbg !10975, !range !1608, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !10975
  %_286 = zext i1 %187 to i64, !dbg !10975
  %188 = icmp eq i64 %_286, 0, !dbg !10975
  br i1 %188, label %bb169, label %bb168, !dbg !10975

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_273 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_273) #8, !dbg !10976
  %190 = zext i1 %189 to i8, !dbg !10976
  store i8 %190, ptr %_272, align 1, !dbg !10976
  %191 = load i8, ptr %_272, align 1, !dbg !10976, !range !1608, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !10976
  %_277 = zext i1 %192 to i64, !dbg !10976
  %193 = icmp eq i64 %_277, 0, !dbg !10976
  br i1 %193, label %bb164, label %bb163, !dbg !10976

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11002
  %195 = zext i1 %194 to i8, !dbg !11002
  store i8 %195, ptr %0, align 1, !dbg !11002
  br label %bb247, !dbg !11002

bb162:                                            ; No predecessors!
  unreachable, !dbg !10976

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11003
  %197 = zext i1 %196 to i8, !dbg !11003
  store i8 %197, ptr %0, align 1, !dbg !11003
  br label %bb247, !dbg !11003

bb167:                                            ; No predecessors!
  unreachable, !dbg !10975

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_312 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h33eaeed0e7f3385fE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_312, label %bb184, label %bb195, !dbg !10971

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_293 = trunc i8 %198 to i1, !dbg !10972
  %_292 = xor i1 %_293, true, !dbg !10973
  br i1 %_292, label %bb172, label %bb177, !dbg !10973

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10138, i64 25) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_304) #8, !dbg !10975
  %200 = zext i1 %199 to i8, !dbg !10975
  store i8 %200, ptr %_303, align 1, !dbg !10975
  %201 = load i8, ptr %_303, align 1, !dbg !10975, !range !1608, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !10975
  %_308 = zext i1 %202 to i64, !dbg !10975
  %203 = icmp eq i64 %_308, 0, !dbg !10975
  br i1 %203, label %bb182, label %bb181, !dbg !10975

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_295 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_295) #8, !dbg !10976
  %205 = zext i1 %204 to i8, !dbg !10976
  store i8 %205, ptr %_294, align 1, !dbg !10976
  %206 = load i8, ptr %_294, align 1, !dbg !10976, !range !1608, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !10976
  %_299 = zext i1 %207 to i64, !dbg !10976
  %208 = icmp eq i64 %_299, 0, !dbg !10976
  br i1 %208, label %bb177, label %bb176, !dbg !10976

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11004
  %210 = zext i1 %209 to i8, !dbg !11004
  store i8 %210, ptr %0, align 1, !dbg !11004
  br label %bb247, !dbg !11004

bb175:                                            ; No predecessors!
  unreachable, !dbg !10976

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11005
  %212 = zext i1 %211 to i8, !dbg !11005
  store i8 %212, ptr %0, align 1, !dbg !11005
  br label %bb247, !dbg !11005

bb180:                                            ; No predecessors!
  unreachable, !dbg !10975

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_334 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h95c6cc57a908110eE"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_334, label %bb197, label %bb208, !dbg !10971

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_315 = trunc i8 %213 to i1, !dbg !10972
  %_314 = xor i1 %_315, true, !dbg !10973
  br i1 %_314, label %bb185, label %bb190, !dbg !10973

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_326 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10140, i64 25) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_326) #8, !dbg !10975
  %215 = zext i1 %214 to i8, !dbg !10975
  store i8 %215, ptr %_325, align 1, !dbg !10975
  %216 = load i8, ptr %_325, align 1, !dbg !10975, !range !1608, !noundef !21
  %217 = trunc i8 %216 to i1, !dbg !10975
  %_330 = zext i1 %217 to i64, !dbg !10975
  %218 = icmp eq i64 %_330, 0, !dbg !10975
  br i1 %218, label %bb195, label %bb194, !dbg !10975

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_317 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_317) #8, !dbg !10976
  %220 = zext i1 %219 to i8, !dbg !10976
  store i8 %220, ptr %_316, align 1, !dbg !10976
  %221 = load i8, ptr %_316, align 1, !dbg !10976, !range !1608, !noundef !21
  %222 = trunc i8 %221 to i1, !dbg !10976
  %_321 = zext i1 %222 to i64, !dbg !10976
  %223 = icmp eq i64 %_321, 0, !dbg !10976
  br i1 %223, label %bb190, label %bb189, !dbg !10976

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11006
  %225 = zext i1 %224 to i8, !dbg !11006
  store i8 %225, ptr %0, align 1, !dbg !11006
  br label %bb247, !dbg !11006

bb188:                                            ; No predecessors!
  unreachable, !dbg !10976

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11007
  %227 = zext i1 %226 to i8, !dbg !11007
  store i8 %227, ptr %0, align 1, !dbg !11007
  br label %bb247, !dbg !11007

bb193:                                            ; No predecessors!
  unreachable, !dbg !10975

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_356 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h97f39117e83d3355E"(ptr align 4 %self) #8, !dbg !10971
  br i1 %_356, label %bb210, label %bb221, !dbg !10971

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_337 = trunc i8 %228 to i1, !dbg !10972
  %_336 = xor i1 %_337, true, !dbg !10973
  br i1 %_336, label %bb198, label %bb203, !dbg !10973

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_348 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10142, i64 21) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_348) #8, !dbg !10975
  %230 = zext i1 %229 to i8, !dbg !10975
  store i8 %230, ptr %_347, align 1, !dbg !10975
  %231 = load i8, ptr %_347, align 1, !dbg !10975, !range !1608, !noundef !21
  %232 = trunc i8 %231 to i1, !dbg !10975
  %_352 = zext i1 %232 to i64, !dbg !10975
  %233 = icmp eq i64 %_352, 0, !dbg !10975
  br i1 %233, label %bb208, label %bb207, !dbg !10975

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_339 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_339) #8, !dbg !10976
  %235 = zext i1 %234 to i8, !dbg !10976
  store i8 %235, ptr %_338, align 1, !dbg !10976
  %236 = load i8, ptr %_338, align 1, !dbg !10976, !range !1608, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !10976
  %_343 = zext i1 %237 to i64, !dbg !10976
  %238 = icmp eq i64 %_343, 0, !dbg !10976
  br i1 %238, label %bb203, label %bb202, !dbg !10976

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11008
  %240 = zext i1 %239 to i8, !dbg !11008
  store i8 %240, ptr %0, align 1, !dbg !11008
  br label %bb247, !dbg !11008

bb201:                                            ; No predecessors!
  unreachable, !dbg !10976

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11009
  %242 = zext i1 %241 to i8, !dbg !11009
  store i8 %242, ptr %0, align 1, !dbg !11009
  br label %bb247, !dbg !11009

bb206:                                            ; No predecessors!
  unreachable, !dbg !10975

bb221:                                            ; preds = %bb216, %bb208
  %_379 = load i32, ptr %self, align 4, !dbg !11010, !noundef !21
; call x86_64::registers::mxcsr::MxCsr::all
  %243 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h8e1cd620d7812018E() #8, !dbg !11011
  store i32 %243, ptr %_383, align 4, !dbg !11011
; call x86_64::registers::mxcsr::MxCsr::bits
  %_381 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h9d01733a77667e7aE(ptr align 4 %_383) #8, !dbg !11011
  %_380 = xor i32 %_381, -1, !dbg !11012
  %244 = and i32 %_379, %_380, !dbg !11010
  store i32 %244, ptr %extra_bits, align 4, !dbg !11010
  %_384 = load i32, ptr %extra_bits, align 4, !dbg !11013, !noundef !21
  %245 = icmp eq i32 %_384, 0, !dbg !11013
  br i1 %245, label %bb240, label %bb224, !dbg !11013

bb210:                                            ; preds = %bb208
  %246 = load i8, ptr %first, align 1, !dbg !10972, !range !1608, !noundef !21
  %_359 = trunc i8 %246 to i1, !dbg !10972
  %_358 = xor i1 %_359, true, !dbg !10973
  br i1 %_358, label %bb211, label %bb216, !dbg !10973

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !10974
; call core::fmt::Formatter::write_str
  %_370 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10144, i64 13) #8, !dbg !10975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %247 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_370) #8, !dbg !10975
  %248 = zext i1 %247 to i8, !dbg !10975
  store i8 %248, ptr %_369, align 1, !dbg !10975
  %249 = load i8, ptr %_369, align 1, !dbg !10975, !range !1608, !noundef !21
  %250 = trunc i8 %249 to i1, !dbg !10975
  %_374 = zext i1 %250 to i64, !dbg !10975
  %251 = icmp eq i64 %_374, 0, !dbg !10975
  br i1 %251, label %bb221, label %bb220, !dbg !10975

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_361 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %252 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_361) #8, !dbg !10976
  %253 = zext i1 %252 to i8, !dbg !10976
  store i8 %253, ptr %_360, align 1, !dbg !10976
  %254 = load i8, ptr %_360, align 1, !dbg !10976, !range !1608, !noundef !21
  %255 = trunc i8 %254 to i1, !dbg !10976
  %_365 = zext i1 %255 to i64, !dbg !10976
  %256 = icmp eq i64 %_365, 0, !dbg !10976
  br i1 %256, label %bb216, label %bb215, !dbg !10976

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %257 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11014
  %258 = zext i1 %257 to i8, !dbg !11014
  store i8 %258, ptr %0, align 1, !dbg !11014
  br label %bb247, !dbg !11014

bb214:                                            ; No predecessors!
  unreachable, !dbg !10976

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %259 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11015
  %260 = zext i1 %259 to i8, !dbg !11015
  store i8 %260, ptr %0, align 1, !dbg !11015
  br label %bb247, !dbg !11015

bb219:                                            ; No predecessors!
  unreachable, !dbg !10975

bb240:                                            ; preds = %bb233, %bb221
  %261 = load i8, ptr %first, align 1, !dbg !11016, !range !1608, !noundef !21
  %_414 = trunc i8 %261 to i1, !dbg !11016
  br i1 %_414, label %bb241, label %bb246, !dbg !11016

bb224:                                            ; preds = %bb221
  %262 = load i8, ptr %first, align 1, !dbg !11017, !range !1608, !noundef !21
  %_386 = trunc i8 %262 to i1, !dbg !11017
  %_385 = xor i1 %_386, true, !dbg !11018
  br i1 %_385, label %bb225, label %bb230, !dbg !11018

bb230:                                            ; preds = %bb225, %bb224
  store i8 0, ptr %first, align 1, !dbg !11019
; call core::fmt::Formatter::write_str
  %_397 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !11020
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_397) #8, !dbg !11020
  %264 = zext i1 %263 to i8, !dbg !11020
  store i8 %264, ptr %_396, align 1, !dbg !11020
  %265 = load i8, ptr %_396, align 1, !dbg !11020, !range !1608, !noundef !21
  %266 = trunc i8 %265 to i1, !dbg !11020
  %_401 = zext i1 %266 to i64, !dbg !11020
  %267 = icmp eq i64 %_401, 0, !dbg !11020
  br i1 %267, label %bb233, label %bb235, !dbg !11020

bb225:                                            ; preds = %bb224
; call core::fmt::Formatter::write_str
  %_388 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11021
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %268 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_388) #8, !dbg !11021
  %269 = zext i1 %268 to i8, !dbg !11021
  store i8 %269, ptr %_387, align 1, !dbg !11021
  %270 = load i8, ptr %_387, align 1, !dbg !11021, !range !1608, !noundef !21
  %271 = trunc i8 %270 to i1, !dbg !11021
  %_392 = zext i1 %271 to i64, !dbg !11021
  %272 = icmp eq i64 %_392, 0, !dbg !11021
  br i1 %272, label %bb230, label %bb229, !dbg !11021

bb229:                                            ; preds = %bb225
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11022
  %274 = zext i1 %273 to i8, !dbg !11022
  store i8 %274, ptr %0, align 1, !dbg !11022
  br label %bb247, !dbg !11022

bb228:                                            ; No predecessors!
  unreachable, !dbg !11021

bb233:                                            ; preds = %bb230
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_406 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h85f67d37ee19eb88E"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %275 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_406) #8, !dbg !11023
  %276 = zext i1 %275 to i8, !dbg !11023
  store i8 %276, ptr %_405, align 1, !dbg !11023
  %277 = load i8, ptr %_405, align 1, !dbg !11023, !range !1608, !noundef !21
  %278 = trunc i8 %277 to i1, !dbg !11023
  %_410 = zext i1 %278 to i64, !dbg !11023
  %279 = icmp eq i64 %_410, 0, !dbg !11023
  br i1 %279, label %bb240, label %bb239, !dbg !11023

bb235:                                            ; preds = %bb230
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %280 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11024
  %281 = zext i1 %280 to i8, !dbg !11024
  store i8 %281, ptr %0, align 1, !dbg !11024
  br label %bb247, !dbg !11024

bb234:                                            ; No predecessors!
  unreachable, !dbg !11020

bb239:                                            ; preds = %bb233
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %282 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11025
  %283 = zext i1 %282 to i8, !dbg !11025
  store i8 %283, ptr %0, align 1, !dbg !11025
  br label %bb247, !dbg !11025

bb238:                                            ; No predecessors!
  unreachable, !dbg !11023

bb246:                                            ; preds = %bb241, %bb240
  store i8 0, ptr %0, align 1, !dbg !11026
  br label %bb247, !dbg !10978

bb241:                                            ; preds = %bb240
; call core::fmt::Formatter::write_str
  %_416 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !11027
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %284 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_416) #8, !dbg !11027
  %285 = zext i1 %284 to i8, !dbg !11027
  store i8 %285, ptr %_415, align 1, !dbg !11027
  %286 = load i8, ptr %_415, align 1, !dbg !11027, !range !1608, !noundef !21
  %287 = trunc i8 %286 to i1, !dbg !11027
  %_420 = zext i1 %287 to i64, !dbg !11027
  %288 = icmp eq i64 %_420, 0, !dbg !11027
  br i1 %288, label %bb246, label %bb245, !dbg !11027

bb245:                                            ; preds = %bb241
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %289 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10111) #8, !dbg !11028
  %290 = zext i1 %289 to i8, !dbg !11028
  store i8 %290, ptr %0, align 1, !dbg !11028
  br label %bb247, !dbg !11028

bb244:                                            ; No predecessors!
  unreachable, !dbg !11027
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h651b7371de395c99E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11029 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11032, metadata !DIExpression()), !dbg !11034
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11033, metadata !DIExpression()), !dbg !11035
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h8c97cdcc4ba6f9eeE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11036
  ret i1 %0, !dbg !11037
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17hdcee835dda97ca7eE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11038 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11041, metadata !DIExpression()), !dbg !11043
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11042, metadata !DIExpression()), !dbg !11044
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h9b136338b1a07823E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11045
  ret i1 %0, !dbg !11046
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3abc2e00ed846b24E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11047 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11050, metadata !DIExpression()), !dbg !11052
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11051, metadata !DIExpression()), !dbg !11053
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h85f67d37ee19eb88E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11054
  ret i1 %0, !dbg !11055
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17ha8b26a95fbe8a108E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11056 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11059, metadata !DIExpression()), !dbg !11061
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11060, metadata !DIExpression()), !dbg !11062
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hf2d6035f8203d910E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11063
  ret i1 %0, !dbg !11064
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h8e1cd620d7812018E() unnamed_addr #0 !dbg !11065 {
start:
  ret i32 65535, !dbg !11068
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h9d01733a77667e7aE(ptr align 4 %self) unnamed_addr #0 !dbg !11069 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11073, metadata !DIExpression()), !dbg !11074
  %0 = load i32, ptr %self, align 4, !dbg !11075, !noundef !21
  ret i32 %0, !dbg !11076
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8b9dfa098a6277abE"(ptr align 4 %self) unnamed_addr #0 !dbg !11077 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11083, metadata !DIExpression()), !dbg !11086
  br i1 false, label %bb1, label %bb2, !dbg !11086

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11086, !noundef !21
  %_3 = and i32 %_4, 1, !dbg !11086
  %1 = icmp eq i32 %_3, 1, !dbg !11086
  %2 = zext i1 %1 to i8, !dbg !11086
  store i8 %2, ptr %0, align 1, !dbg !11086
  br label %bb3, !dbg !11086

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11086
  br label %bb3, !dbg !11086

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11087, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11087
  ret i1 %4, !dbg !11087
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h2d27dd8cb41e9817E"(ptr align 4 %self) unnamed_addr #0 !dbg !11088 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11090, metadata !DIExpression()), !dbg !11092
  br i1 false, label %bb1, label %bb2, !dbg !11092

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11092, !noundef !21
  %_3 = and i32 %_4, 2, !dbg !11092
  %1 = icmp eq i32 %_3, 2, !dbg !11092
  %2 = zext i1 %1 to i8, !dbg !11092
  store i8 %2, ptr %0, align 1, !dbg !11092
  br label %bb3, !dbg !11092

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11092
  br label %bb3, !dbg !11092

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11093, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11093
  ret i1 %4, !dbg !11093
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hb5b482d5f09f4dc9E"(ptr align 4 %self) unnamed_addr #0 !dbg !11094 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11096, metadata !DIExpression()), !dbg !11098
  br i1 false, label %bb1, label %bb2, !dbg !11098

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11098, !noundef !21
  %_3 = and i32 %_4, 4, !dbg !11098
  %1 = icmp eq i32 %_3, 4, !dbg !11098
  %2 = zext i1 %1 to i8, !dbg !11098
  store i8 %2, ptr %0, align 1, !dbg !11098
  br label %bb3, !dbg !11098

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11098
  br label %bb3, !dbg !11098

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11099, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11099
  ret i1 %4, !dbg !11099
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h8eba0dd2225b6accE"(ptr align 4 %self) unnamed_addr #0 !dbg !11100 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11102, metadata !DIExpression()), !dbg !11104
  br i1 false, label %bb1, label %bb2, !dbg !11104

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11104, !noundef !21
  %_3 = and i32 %_4, 8, !dbg !11104
  %1 = icmp eq i32 %_3, 8, !dbg !11104
  %2 = zext i1 %1 to i8, !dbg !11104
  store i8 %2, ptr %0, align 1, !dbg !11104
  br label %bb3, !dbg !11104

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11104
  br label %bb3, !dbg !11104

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11105, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11105
  ret i1 %4, !dbg !11105
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h9ebd691021fdb941E"(ptr align 4 %self) unnamed_addr #0 !dbg !11106 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11108, metadata !DIExpression()), !dbg !11110
  br i1 false, label %bb1, label %bb2, !dbg !11110

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11110, !noundef !21
  %_3 = and i32 %_4, 16, !dbg !11110
  %1 = icmp eq i32 %_3, 16, !dbg !11110
  %2 = zext i1 %1 to i8, !dbg !11110
  store i8 %2, ptr %0, align 1, !dbg !11110
  br label %bb3, !dbg !11110

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11110
  br label %bb3, !dbg !11110

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11111, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11111
  ret i1 %4, !dbg !11111
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hab0c4f7e555f4b36E"(ptr align 4 %self) unnamed_addr #0 !dbg !11112 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11114, metadata !DIExpression()), !dbg !11116
  br i1 false, label %bb1, label %bb2, !dbg !11116

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11116, !noundef !21
  %_3 = and i32 %_4, 32, !dbg !11116
  %1 = icmp eq i32 %_3, 32, !dbg !11116
  %2 = zext i1 %1 to i8, !dbg !11116
  store i8 %2, ptr %0, align 1, !dbg !11116
  br label %bb3, !dbg !11116

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11116
  br label %bb3, !dbg !11116

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11117, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11117
  ret i1 %4, !dbg !11117
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h27658eb0e899a873E"(ptr align 4 %self) unnamed_addr #0 !dbg !11118 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11120, metadata !DIExpression()), !dbg !11122
  br i1 false, label %bb1, label %bb2, !dbg !11122

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11122, !noundef !21
  %_3 = and i32 %_4, 64, !dbg !11122
  %1 = icmp eq i32 %_3, 64, !dbg !11122
  %2 = zext i1 %1 to i8, !dbg !11122
  store i8 %2, ptr %0, align 1, !dbg !11122
  br label %bb3, !dbg !11122

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11122
  br label %bb3, !dbg !11122

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11123, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11123
  ret i1 %4, !dbg !11123
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hb7e58ca7fb2765ccE"(ptr align 4 %self) unnamed_addr #0 !dbg !11124 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11126, metadata !DIExpression()), !dbg !11128
  br i1 false, label %bb1, label %bb2, !dbg !11128

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11128, !noundef !21
  %_3 = and i32 %_4, 128, !dbg !11128
  %1 = icmp eq i32 %_3, 128, !dbg !11128
  %2 = zext i1 %1 to i8, !dbg !11128
  store i8 %2, ptr %0, align 1, !dbg !11128
  br label %bb3, !dbg !11128

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11128
  br label %bb3, !dbg !11128

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11129, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11129
  ret i1 %4, !dbg !11129
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17ha08e34d49c48b26bE"(ptr align 4 %self) unnamed_addr #0 !dbg !11130 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11132, metadata !DIExpression()), !dbg !11134
  br i1 false, label %bb1, label %bb2, !dbg !11134

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11134, !noundef !21
  %_3 = and i32 %_4, 256, !dbg !11134
  %1 = icmp eq i32 %_3, 256, !dbg !11134
  %2 = zext i1 %1 to i8, !dbg !11134
  store i8 %2, ptr %0, align 1, !dbg !11134
  br label %bb3, !dbg !11134

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11134
  br label %bb3, !dbg !11134

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11135, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11135
  ret i1 %4, !dbg !11135
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h9c0ac4da4929460dE"(ptr align 4 %self) unnamed_addr #0 !dbg !11136 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11138, metadata !DIExpression()), !dbg !11140
  br i1 false, label %bb1, label %bb2, !dbg !11140

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11140, !noundef !21
  %_3 = and i32 %_4, 512, !dbg !11140
  %1 = icmp eq i32 %_3, 512, !dbg !11140
  %2 = zext i1 %1 to i8, !dbg !11140
  store i8 %2, ptr %0, align 1, !dbg !11140
  br label %bb3, !dbg !11140

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11140
  br label %bb3, !dbg !11140

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11141, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11141
  ret i1 %4, !dbg !11141
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h4e5802871826ba5cE"(ptr align 4 %self) unnamed_addr #0 !dbg !11142 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11144, metadata !DIExpression()), !dbg !11146
  br i1 false, label %bb1, label %bb2, !dbg !11146

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11146, !noundef !21
  %_3 = and i32 %_4, 1024, !dbg !11146
  %1 = icmp eq i32 %_3, 1024, !dbg !11146
  %2 = zext i1 %1 to i8, !dbg !11146
  store i8 %2, ptr %0, align 1, !dbg !11146
  br label %bb3, !dbg !11146

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11146
  br label %bb3, !dbg !11146

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11147, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11147
  ret i1 %4, !dbg !11147
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h57cf2803faab91beE"(ptr align 4 %self) unnamed_addr #0 !dbg !11148 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11150, metadata !DIExpression()), !dbg !11152
  br i1 false, label %bb1, label %bb2, !dbg !11152

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11152, !noundef !21
  %_3 = and i32 %_4, 2048, !dbg !11152
  %1 = icmp eq i32 %_3, 2048, !dbg !11152
  %2 = zext i1 %1 to i8, !dbg !11152
  store i8 %2, ptr %0, align 1, !dbg !11152
  br label %bb3, !dbg !11152

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11152
  br label %bb3, !dbg !11152

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11153, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11153
  ret i1 %4, !dbg !11153
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hf79afa55936d851cE"(ptr align 4 %self) unnamed_addr #0 !dbg !11154 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11156, metadata !DIExpression()), !dbg !11158
  br i1 false, label %bb1, label %bb2, !dbg !11158

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11158, !noundef !21
  %_3 = and i32 %_4, 4096, !dbg !11158
  %1 = icmp eq i32 %_3, 4096, !dbg !11158
  %2 = zext i1 %1 to i8, !dbg !11158
  store i8 %2, ptr %0, align 1, !dbg !11158
  br label %bb3, !dbg !11158

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11158
  br label %bb3, !dbg !11158

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11159, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11159
  ret i1 %4, !dbg !11159
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17he742386920cc89eaE"(ptr align 4 %self) unnamed_addr #0 !dbg !11160 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11162, metadata !DIExpression()), !dbg !11164
  br i1 false, label %bb1, label %bb2, !dbg !11164

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11164, !noundef !21
  %_3 = and i32 %_4, 8192, !dbg !11164
  %1 = icmp eq i32 %_3, 8192, !dbg !11164
  %2 = zext i1 %1 to i8, !dbg !11164
  store i8 %2, ptr %0, align 1, !dbg !11164
  br label %bb3, !dbg !11164

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11164
  br label %bb3, !dbg !11164

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11165, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11165
  ret i1 %4, !dbg !11165
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h33eaeed0e7f3385fE"(ptr align 4 %self) unnamed_addr #0 !dbg !11166 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11168, metadata !DIExpression()), !dbg !11170
  br i1 false, label %bb1, label %bb2, !dbg !11170

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11170, !noundef !21
  %_3 = and i32 %_4, 16384, !dbg !11170
  %1 = icmp eq i32 %_3, 16384, !dbg !11170
  %2 = zext i1 %1 to i8, !dbg !11170
  store i8 %2, ptr %0, align 1, !dbg !11170
  br label %bb3, !dbg !11170

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11170
  br label %bb3, !dbg !11170

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11171, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11171
  ret i1 %4, !dbg !11171
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h95c6cc57a908110eE"(ptr align 4 %self) unnamed_addr #0 !dbg !11172 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11174, metadata !DIExpression()), !dbg !11176
  br i1 false, label %bb1, label %bb2, !dbg !11176

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11176, !noundef !21
  %_3 = and i32 %_4, 24576, !dbg !11176
  %1 = icmp eq i32 %_3, 24576, !dbg !11176
  %2 = zext i1 %1 to i8, !dbg !11176
  store i8 %2, ptr %0, align 1, !dbg !11176
  br label %bb3, !dbg !11176

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11176
  br label %bb3, !dbg !11176

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11177, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11177
  ret i1 %4, !dbg !11177
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h97f39117e83d3355E"(ptr align 4 %self) unnamed_addr #0 !dbg !11178 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11180, metadata !DIExpression()), !dbg !11182
  br i1 false, label %bb1, label %bb2, !dbg !11182

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11182, !noundef !21
  %_3 = and i32 %_4, 32768, !dbg !11182
  %1 = icmp eq i32 %_3, 32768, !dbg !11182
  %2 = zext i1 %1 to i8, !dbg !11182
  store i8 %2, ptr %0, align 1, !dbg !11182
  br label %bb3, !dbg !11182

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11182
  br label %bb3, !dbg !11182

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11183, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11183
  ret i1 %4, !dbg !11183
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ba0607b8c7f2836E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11184 {
start:
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_437 = alloca i8, align 1
  %_427 = alloca i8, align 1
  %_418 = alloca i8, align 1
  %_409 = alloca i8, align 1
  %_405 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_391 = alloca i8, align 1
  %_382 = alloca i8, align 1
  %_369 = alloca i8, align 1
  %_360 = alloca i8, align 1
  %_347 = alloca i8, align 1
  %_338 = alloca i8, align 1
  %_325 = alloca i8, align 1
  %_316 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_294 = alloca i8, align 1
  %_281 = alloca i8, align 1
  %_272 = alloca i8, align 1
  %_259 = alloca i8, align 1
  %_250 = alloca i8, align 1
  %_237 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11194, metadata !DIExpression()), !dbg !11360
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11195, metadata !DIExpression()), !dbg !11361
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11196, metadata !DIExpression()), !dbg !11362
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11198, metadata !DIExpression()), !dbg !11363
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11200, metadata !DIExpression()), !dbg !11364
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11202, metadata !DIExpression()), !dbg !11365
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11204, metadata !DIExpression()), !dbg !11366
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11206, metadata !DIExpression()), !dbg !11367
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11208, metadata !DIExpression()), !dbg !11368
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11210, metadata !DIExpression()), !dbg !11369
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11212, metadata !DIExpression()), !dbg !11370
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11214, metadata !DIExpression()), !dbg !11371
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11216, metadata !DIExpression()), !dbg !11372
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11218, metadata !DIExpression()), !dbg !11373
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11220, metadata !DIExpression()), !dbg !11374
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11222, metadata !DIExpression()), !dbg !11375
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11224, metadata !DIExpression()), !dbg !11376
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11226, metadata !DIExpression()), !dbg !11377
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11228, metadata !DIExpression()), !dbg !11378
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11230, metadata !DIExpression()), !dbg !11379
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11232, metadata !DIExpression()), !dbg !11380
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11234, metadata !DIExpression()), !dbg !11381
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11236, metadata !DIExpression()), !dbg !11382
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11238, metadata !DIExpression()), !dbg !11383
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11240, metadata !DIExpression()), !dbg !11384
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11242, metadata !DIExpression()), !dbg !11385
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11244, metadata !DIExpression()), !dbg !11386
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11246, metadata !DIExpression()), !dbg !11387
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11248, metadata !DIExpression()), !dbg !11388
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11250, metadata !DIExpression()), !dbg !11389
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11252, metadata !DIExpression()), !dbg !11390
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11254, metadata !DIExpression()), !dbg !11391
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11256, metadata !DIExpression()), !dbg !11392
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11258, metadata !DIExpression()), !dbg !11393
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11260, metadata !DIExpression()), !dbg !11394
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11262, metadata !DIExpression()), !dbg !11395
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11264, metadata !DIExpression()), !dbg !11396
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11266, metadata !DIExpression()), !dbg !11397
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11268, metadata !DIExpression()), !dbg !11398
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11270, metadata !DIExpression()), !dbg !11399
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11272, metadata !DIExpression()), !dbg !11400
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11274, metadata !DIExpression()), !dbg !11401
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11276, metadata !DIExpression()), !dbg !11402
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11278, metadata !DIExpression()), !dbg !11403
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11280, metadata !DIExpression()), !dbg !11404
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11282, metadata !DIExpression()), !dbg !11405
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11284, metadata !DIExpression()), !dbg !11406
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11286, metadata !DIExpression()), !dbg !11407
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11288, metadata !DIExpression()), !dbg !11408
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11290, metadata !DIExpression()), !dbg !11409
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11292, metadata !DIExpression()), !dbg !11410
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11294, metadata !DIExpression()), !dbg !11411
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11296, metadata !DIExpression()), !dbg !11412
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11298, metadata !DIExpression()), !dbg !11413
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11300, metadata !DIExpression()), !dbg !11414
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !11302, metadata !DIExpression()), !dbg !11415
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !11304, metadata !DIExpression()), !dbg !11416
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !11306, metadata !DIExpression()), !dbg !11417
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !11308, metadata !DIExpression()), !dbg !11418
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !11310, metadata !DIExpression()), !dbg !11419
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !11312, metadata !DIExpression()), !dbg !11420
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !11314, metadata !DIExpression()), !dbg !11421
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !11316, metadata !DIExpression()), !dbg !11422
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !11318, metadata !DIExpression()), !dbg !11423
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !11320, metadata !DIExpression()), !dbg !11424
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !11322, metadata !DIExpression()), !dbg !11425
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !11324, metadata !DIExpression()), !dbg !11426
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !11326, metadata !DIExpression()), !dbg !11427
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !11328, metadata !DIExpression()), !dbg !11428
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !11330, metadata !DIExpression()), !dbg !11429
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !11332, metadata !DIExpression()), !dbg !11430
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !11334, metadata !DIExpression()), !dbg !11431
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !11336, metadata !DIExpression()), !dbg !11432
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !11338, metadata !DIExpression()), !dbg !11433
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !11340, metadata !DIExpression()), !dbg !11434
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11342, metadata !DIExpression()), !dbg !11435
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !11344, metadata !DIExpression()), !dbg !11436
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !11346, metadata !DIExpression()), !dbg !11437
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !11348, metadata !DIExpression()), !dbg !11438
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !11350, metadata !DIExpression()), !dbg !11439
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !11352, metadata !DIExpression()), !dbg !11440
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !11354, metadata !DIExpression()), !dbg !11441
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !11356, metadata !DIExpression()), !dbg !11442
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !11358, metadata !DIExpression()), !dbg !11443
  store i8 1, ptr %first, align 1, !dbg !11444
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17heccb89a7fda91702E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_4, label %bb2, label %bb13, !dbg !11445

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_26 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hdfa248caa44e5853E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_26, label %bb15, label %bb26, !dbg !11445

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !11446
  %_6 = xor i1 %_7, true, !dbg !11447
  br i1 %_6, label %bb3, label %bb8, !dbg !11447

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10151, i64 2) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !11449
  %3 = zext i1 %2 to i8, !dbg !11449
  store i8 %3, ptr %_17, align 1, !dbg !11449
  %4 = load i8, ptr %_17, align 1, !dbg !11449, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !11449
  %_22 = zext i1 %5 to i64, !dbg !11449
  %6 = icmp eq i64 %_22, 0, !dbg !11449
  br i1 %6, label %bb13, label %bb12, !dbg !11449

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !11450
  %8 = zext i1 %7 to i8, !dbg !11450
  store i8 %8, ptr %_8, align 1, !dbg !11450
  %9 = load i8, ptr %_8, align 1, !dbg !11450, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !11450
  %_13 = zext i1 %10 to i64, !dbg !11450
  %11 = icmp eq i64 %_13, 0, !dbg !11450
  br i1 %11, label %bb8, label %bb7, !dbg !11450

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11451
  %13 = zext i1 %12 to i8, !dbg !11451
  store i8 %13, ptr %0, align 1, !dbg !11451
  br label %bb260, !dbg !11451

bb6:                                              ; No predecessors!
  unreachable, !dbg !11450

bb260:                                            ; preds = %bb259, %bb258, %bb252, %bb248, %bb242, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11452, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !11452
  ret i1 %15, !dbg !11452

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11453
  %17 = zext i1 %16 to i8, !dbg !11453
  store i8 %17, ptr %0, align 1, !dbg !11453
  br label %bb260, !dbg !11453

bb11:                                             ; No predecessors!
  unreachable, !dbg !11449

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_48 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h02e339d691681f90E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_48, label %bb28, label %bb39, !dbg !11445

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !11446
  %_28 = xor i1 %_29, true, !dbg !11447
  br i1 %_28, label %bb16, label %bb21, !dbg !11447

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10153, i64 25) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !11449
  %20 = zext i1 %19 to i8, !dbg !11449
  store i8 %20, ptr %_39, align 1, !dbg !11449
  %21 = load i8, ptr %_39, align 1, !dbg !11449, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !11449
  %_44 = zext i1 %22 to i64, !dbg !11449
  %23 = icmp eq i64 %_44, 0, !dbg !11449
  br i1 %23, label %bb26, label %bb25, !dbg !11449

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !11450
  %25 = zext i1 %24 to i8, !dbg !11450
  store i8 %25, ptr %_30, align 1, !dbg !11450
  %26 = load i8, ptr %_30, align 1, !dbg !11450, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !11450
  %_35 = zext i1 %27 to i64, !dbg !11450
  %28 = icmp eq i64 %_35, 0, !dbg !11450
  br i1 %28, label %bb21, label %bb20, !dbg !11450

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11454
  %30 = zext i1 %29 to i8, !dbg !11454
  store i8 %30, ptr %0, align 1, !dbg !11454
  br label %bb260, !dbg !11454

bb19:                                             ; No predecessors!
  unreachable, !dbg !11450

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11455
  %32 = zext i1 %31 to i8, !dbg !11455
  store i8 %32, ptr %0, align 1, !dbg !11455
  br label %bb260, !dbg !11455

bb24:                                             ; No predecessors!
  unreachable, !dbg !11449

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_70 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hd8d459cb08bb5a98E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_70, label %bb41, label %bb52, !dbg !11445

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !11446
  %_50 = xor i1 %_51, true, !dbg !11447
  br i1 %_50, label %bb29, label %bb34, !dbg !11447

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10155, i64 17) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !11449
  %35 = zext i1 %34 to i8, !dbg !11449
  store i8 %35, ptr %_61, align 1, !dbg !11449
  %36 = load i8, ptr %_61, align 1, !dbg !11449, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !11449
  %_66 = zext i1 %37 to i64, !dbg !11449
  %38 = icmp eq i64 %_66, 0, !dbg !11449
  br i1 %38, label %bb39, label %bb38, !dbg !11449

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !11450
  %40 = zext i1 %39 to i8, !dbg !11450
  store i8 %40, ptr %_52, align 1, !dbg !11450
  %41 = load i8, ptr %_52, align 1, !dbg !11450, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !11450
  %_57 = zext i1 %42 to i64, !dbg !11450
  %43 = icmp eq i64 %_57, 0, !dbg !11450
  br i1 %43, label %bb34, label %bb33, !dbg !11450

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11456
  %45 = zext i1 %44 to i8, !dbg !11456
  store i8 %45, ptr %0, align 1, !dbg !11456
  br label %bb260, !dbg !11456

bb32:                                             ; No predecessors!
  unreachable, !dbg !11450

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11457
  %47 = zext i1 %46 to i8, !dbg !11457
  store i8 %47, ptr %0, align 1, !dbg !11457
  br label %bb260, !dbg !11457

bb37:                                             ; No predecessors!
  unreachable, !dbg !11449

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_92 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hfe3ea4bdb0899adeE"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_92, label %bb54, label %bb65, !dbg !11445

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !11446
  %_72 = xor i1 %_73, true, !dbg !11447
  br i1 %_72, label %bb42, label %bb47, !dbg !11447

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10157, i64 15) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !11449
  %50 = zext i1 %49 to i8, !dbg !11449
  store i8 %50, ptr %_83, align 1, !dbg !11449
  %51 = load i8, ptr %_83, align 1, !dbg !11449, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !11449
  %_88 = zext i1 %52 to i64, !dbg !11449
  %53 = icmp eq i64 %_88, 0, !dbg !11449
  br i1 %53, label %bb52, label %bb51, !dbg !11449

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !11450
  %55 = zext i1 %54 to i8, !dbg !11450
  store i8 %55, ptr %_74, align 1, !dbg !11450
  %56 = load i8, ptr %_74, align 1, !dbg !11450, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !11450
  %_79 = zext i1 %57 to i64, !dbg !11450
  %58 = icmp eq i64 %_79, 0, !dbg !11450
  br i1 %58, label %bb47, label %bb46, !dbg !11450

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11458
  %60 = zext i1 %59 to i8, !dbg !11458
  store i8 %60, ptr %0, align 1, !dbg !11458
  br label %bb260, !dbg !11458

bb45:                                             ; No predecessors!
  unreachable, !dbg !11450

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11459
  %62 = zext i1 %61 to i8, !dbg !11459
  store i8 %62, ptr %0, align 1, !dbg !11459
  br label %bb260, !dbg !11459

bb50:                                             ; No predecessors!
  unreachable, !dbg !11449

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_114 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hea66ba0e8a59d385E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_114, label %bb67, label %bb78, !dbg !11445

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !11446
  %_94 = xor i1 %_95, true, !dbg !11447
  br i1 %_94, label %bb55, label %bb60, !dbg !11447

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10159, i64 17) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !11449
  %65 = zext i1 %64 to i8, !dbg !11449
  store i8 %65, ptr %_105, align 1, !dbg !11449
  %66 = load i8, ptr %_105, align 1, !dbg !11449, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !11449
  %_110 = zext i1 %67 to i64, !dbg !11449
  %68 = icmp eq i64 %_110, 0, !dbg !11449
  br i1 %68, label %bb65, label %bb64, !dbg !11449

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !11450
  %70 = zext i1 %69 to i8, !dbg !11450
  store i8 %70, ptr %_96, align 1, !dbg !11450
  %71 = load i8, ptr %_96, align 1, !dbg !11450, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !11450
  %_101 = zext i1 %72 to i64, !dbg !11450
  %73 = icmp eq i64 %_101, 0, !dbg !11450
  br i1 %73, label %bb60, label %bb59, !dbg !11450

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11460
  %75 = zext i1 %74 to i8, !dbg !11460
  store i8 %75, ptr %0, align 1, !dbg !11460
  br label %bb260, !dbg !11460

bb58:                                             ; No predecessors!
  unreachable, !dbg !11450

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11461
  %77 = zext i1 %76 to i8, !dbg !11461
  store i8 %77, ptr %0, align 1, !dbg !11461
  br label %bb260, !dbg !11461

bb63:                                             ; No predecessors!
  unreachable, !dbg !11449

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_136 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hbe6e36aeb44c808dE"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_136, label %bb80, label %bb91, !dbg !11445

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !11446
  %_116 = xor i1 %_117, true, !dbg !11447
  br i1 %_116, label %bb68, label %bb73, !dbg !11447

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10161, i64 11) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !11449
  %80 = zext i1 %79 to i8, !dbg !11449
  store i8 %80, ptr %_127, align 1, !dbg !11449
  %81 = load i8, ptr %_127, align 1, !dbg !11449, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !11449
  %_132 = zext i1 %82 to i64, !dbg !11449
  %83 = icmp eq i64 %_132, 0, !dbg !11449
  br i1 %83, label %bb78, label %bb77, !dbg !11449

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !11450
  %85 = zext i1 %84 to i8, !dbg !11450
  store i8 %85, ptr %_118, align 1, !dbg !11450
  %86 = load i8, ptr %_118, align 1, !dbg !11450, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !11450
  %_123 = zext i1 %87 to i64, !dbg !11450
  %88 = icmp eq i64 %_123, 0, !dbg !11450
  br i1 %88, label %bb73, label %bb72, !dbg !11450

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11462
  %90 = zext i1 %89 to i8, !dbg !11462
  store i8 %90, ptr %0, align 1, !dbg !11462
  br label %bb260, !dbg !11462

bb71:                                             ; No predecessors!
  unreachable, !dbg !11450

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11463
  %92 = zext i1 %91 to i8, !dbg !11463
  store i8 %92, ptr %0, align 1, !dbg !11463
  br label %bb260, !dbg !11463

bb76:                                             ; No predecessors!
  unreachable, !dbg !11449

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_158 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17he5cc2e512eb4dcf6E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_158, label %bb93, label %bb104, !dbg !11445

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !11446
  %_138 = xor i1 %_139, true, !dbg !11447
  br i1 %_138, label %bb81, label %bb86, !dbg !11447

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10163, i64 11) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !11449
  %95 = zext i1 %94 to i8, !dbg !11449
  store i8 %95, ptr %_149, align 1, !dbg !11449
  %96 = load i8, ptr %_149, align 1, !dbg !11449, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !11449
  %_154 = zext i1 %97 to i64, !dbg !11449
  %98 = icmp eq i64 %_154, 0, !dbg !11449
  br i1 %98, label %bb91, label %bb90, !dbg !11449

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !11450
  %100 = zext i1 %99 to i8, !dbg !11450
  store i8 %100, ptr %_140, align 1, !dbg !11450
  %101 = load i8, ptr %_140, align 1, !dbg !11450, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !11450
  %_145 = zext i1 %102 to i64, !dbg !11450
  %103 = icmp eq i64 %_145, 0, !dbg !11450
  br i1 %103, label %bb86, label %bb85, !dbg !11450

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11464
  %105 = zext i1 %104 to i8, !dbg !11464
  store i8 %105, ptr %0, align 1, !dbg !11464
  br label %bb260, !dbg !11464

bb84:                                             ; No predecessors!
  unreachable, !dbg !11450

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11465
  %107 = zext i1 %106 to i8, !dbg !11465
  store i8 %107, ptr %0, align 1, !dbg !11465
  br label %bb260, !dbg !11465

bb89:                                             ; No predecessors!
  unreachable, !dbg !11449

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_180 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17haaeb555ad763ab6dE"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_180, label %bb106, label %bb117, !dbg !11445

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !11446
  %_160 = xor i1 %_161, true, !dbg !11447
  br i1 %_160, label %bb94, label %bb99, !dbg !11447

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10165, i64 9) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !11449
  %110 = zext i1 %109 to i8, !dbg !11449
  store i8 %110, ptr %_171, align 1, !dbg !11449
  %111 = load i8, ptr %_171, align 1, !dbg !11449, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !11449
  %_176 = zext i1 %112 to i64, !dbg !11449
  %113 = icmp eq i64 %_176, 0, !dbg !11449
  br i1 %113, label %bb104, label %bb103, !dbg !11449

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !11450
  %115 = zext i1 %114 to i8, !dbg !11450
  store i8 %115, ptr %_162, align 1, !dbg !11450
  %116 = load i8, ptr %_162, align 1, !dbg !11450, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !11450
  %_167 = zext i1 %117 to i64, !dbg !11450
  %118 = icmp eq i64 %_167, 0, !dbg !11450
  br i1 %118, label %bb99, label %bb98, !dbg !11450

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11466
  %120 = zext i1 %119 to i8, !dbg !11466
  store i8 %120, ptr %0, align 1, !dbg !11466
  br label %bb260, !dbg !11466

bb97:                                             ; No predecessors!
  unreachable, !dbg !11450

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11467
  %122 = zext i1 %121 to i8, !dbg !11467
  store i8 %122, ptr %0, align 1, !dbg !11467
  br label %bb260, !dbg !11467

bb102:                                            ; No predecessors!
  unreachable, !dbg !11449

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_202 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h31e914bebd1df5eaE"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_202, label %bb119, label %bb130, !dbg !11445

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_183 = trunc i8 %123 to i1, !dbg !11446
  %_182 = xor i1 %_183, true, !dbg !11447
  br i1 %_182, label %bb107, label %bb112, !dbg !11447

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10167, i64 8) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !11449
  %125 = zext i1 %124 to i8, !dbg !11449
  store i8 %125, ptr %_193, align 1, !dbg !11449
  %126 = load i8, ptr %_193, align 1, !dbg !11449, !range !1608, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !11449
  %_198 = zext i1 %127 to i64, !dbg !11449
  %128 = icmp eq i64 %_198, 0, !dbg !11449
  br i1 %128, label %bb117, label %bb116, !dbg !11449

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !11450
  %130 = zext i1 %129 to i8, !dbg !11450
  store i8 %130, ptr %_184, align 1, !dbg !11450
  %131 = load i8, ptr %_184, align 1, !dbg !11450, !range !1608, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !11450
  %_189 = zext i1 %132 to i64, !dbg !11450
  %133 = icmp eq i64 %_189, 0, !dbg !11450
  br i1 %133, label %bb112, label %bb111, !dbg !11450

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11468
  %135 = zext i1 %134 to i8, !dbg !11468
  store i8 %135, ptr %0, align 1, !dbg !11468
  br label %bb260, !dbg !11468

bb110:                                            ; No predecessors!
  unreachable, !dbg !11450

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11469
  %137 = zext i1 %136 to i8, !dbg !11469
  store i8 %137, ptr %0, align 1, !dbg !11469
  br label %bb260, !dbg !11469

bb115:                                            ; No predecessors!
  unreachable, !dbg !11449

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_224 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17he51490d356e3c5aeE"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_224, label %bb132, label %bb143, !dbg !11445

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_205 = trunc i8 %138 to i1, !dbg !11446
  %_204 = xor i1 %_205, true, !dbg !11447
  br i1 %_204, label %bb120, label %bb125, !dbg !11447

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10169, i64 13) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_216) #8, !dbg !11449
  %140 = zext i1 %139 to i8, !dbg !11449
  store i8 %140, ptr %_215, align 1, !dbg !11449
  %141 = load i8, ptr %_215, align 1, !dbg !11449, !range !1608, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !11449
  %_220 = zext i1 %142 to i64, !dbg !11449
  %143 = icmp eq i64 %_220, 0, !dbg !11449
  br i1 %143, label %bb130, label %bb129, !dbg !11449

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_207) #8, !dbg !11450
  %145 = zext i1 %144 to i8, !dbg !11450
  store i8 %145, ptr %_206, align 1, !dbg !11450
  %146 = load i8, ptr %_206, align 1, !dbg !11450, !range !1608, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !11450
  %_211 = zext i1 %147 to i64, !dbg !11450
  %148 = icmp eq i64 %_211, 0, !dbg !11450
  br i1 %148, label %bb125, label %bb124, !dbg !11450

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11470
  %150 = zext i1 %149 to i8, !dbg !11470
  store i8 %150, ptr %0, align 1, !dbg !11470
  br label %bb260, !dbg !11470

bb123:                                            ; No predecessors!
  unreachable, !dbg !11450

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11471
  %152 = zext i1 %151 to i8, !dbg !11471
  store i8 %152, ptr %0, align 1, !dbg !11471
  br label %bb260, !dbg !11471

bb128:                                            ; No predecessors!
  unreachable, !dbg !11449

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_246 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h31cf1c3502a6e663E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_246, label %bb145, label %bb156, !dbg !11445

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_227 = trunc i8 %153 to i1, !dbg !11446
  %_226 = xor i1 %_227, true, !dbg !11447
  br i1 %_226, label %bb133, label %bb138, !dbg !11447

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_238 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10171, i64 14) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_238) #8, !dbg !11449
  %155 = zext i1 %154 to i8, !dbg !11449
  store i8 %155, ptr %_237, align 1, !dbg !11449
  %156 = load i8, ptr %_237, align 1, !dbg !11449, !range !1608, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !11449
  %_242 = zext i1 %157 to i64, !dbg !11449
  %158 = icmp eq i64 %_242, 0, !dbg !11449
  br i1 %158, label %bb143, label %bb142, !dbg !11449

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_229) #8, !dbg !11450
  %160 = zext i1 %159 to i8, !dbg !11450
  store i8 %160, ptr %_228, align 1, !dbg !11450
  %161 = load i8, ptr %_228, align 1, !dbg !11450, !range !1608, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !11450
  %_233 = zext i1 %162 to i64, !dbg !11450
  %163 = icmp eq i64 %_233, 0, !dbg !11450
  br i1 %163, label %bb138, label %bb137, !dbg !11450

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11472
  %165 = zext i1 %164 to i8, !dbg !11472
  store i8 %165, ptr %0, align 1, !dbg !11472
  br label %bb260, !dbg !11472

bb136:                                            ; No predecessors!
  unreachable, !dbg !11450

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11473
  %167 = zext i1 %166 to i8, !dbg !11473
  store i8 %167, ptr %0, align 1, !dbg !11473
  br label %bb260, !dbg !11473

bb141:                                            ; No predecessors!
  unreachable, !dbg !11449

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_268 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h4fa879aedcbd114cE"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_268, label %bb158, label %bb169, !dbg !11445

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_249 = trunc i8 %168 to i1, !dbg !11446
  %_248 = xor i1 %_249, true, !dbg !11447
  br i1 %_248, label %bb146, label %bb151, !dbg !11447

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_260 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10173, i64 14) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_260) #8, !dbg !11449
  %170 = zext i1 %169 to i8, !dbg !11449
  store i8 %170, ptr %_259, align 1, !dbg !11449
  %171 = load i8, ptr %_259, align 1, !dbg !11449, !range !1608, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !11449
  %_264 = zext i1 %172 to i64, !dbg !11449
  %173 = icmp eq i64 %_264, 0, !dbg !11449
  br i1 %173, label %bb156, label %bb155, !dbg !11449

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_251 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_251) #8, !dbg !11450
  %175 = zext i1 %174 to i8, !dbg !11450
  store i8 %175, ptr %_250, align 1, !dbg !11450
  %176 = load i8, ptr %_250, align 1, !dbg !11450, !range !1608, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !11450
  %_255 = zext i1 %177 to i64, !dbg !11450
  %178 = icmp eq i64 %_255, 0, !dbg !11450
  br i1 %178, label %bb151, label %bb150, !dbg !11450

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11474
  %180 = zext i1 %179 to i8, !dbg !11474
  store i8 %180, ptr %0, align 1, !dbg !11474
  br label %bb260, !dbg !11474

bb149:                                            ; No predecessors!
  unreachable, !dbg !11450

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11475
  %182 = zext i1 %181 to i8, !dbg !11475
  store i8 %182, ptr %0, align 1, !dbg !11475
  br label %bb260, !dbg !11475

bb154:                                            ; No predecessors!
  unreachable, !dbg !11449

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_290 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hc811ce44816ba6d7E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_290, label %bb171, label %bb182, !dbg !11445

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_271 = trunc i8 %183 to i1, !dbg !11446
  %_270 = xor i1 %_271, true, !dbg !11447
  br i1 %_270, label %bb159, label %bb164, !dbg !11447

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_282 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10175, i64 9) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_282) #8, !dbg !11449
  %185 = zext i1 %184 to i8, !dbg !11449
  store i8 %185, ptr %_281, align 1, !dbg !11449
  %186 = load i8, ptr %_281, align 1, !dbg !11449, !range !1608, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !11449
  %_286 = zext i1 %187 to i64, !dbg !11449
  %188 = icmp eq i64 %_286, 0, !dbg !11449
  br i1 %188, label %bb169, label %bb168, !dbg !11449

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_273 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_273) #8, !dbg !11450
  %190 = zext i1 %189 to i8, !dbg !11450
  store i8 %190, ptr %_272, align 1, !dbg !11450
  %191 = load i8, ptr %_272, align 1, !dbg !11450, !range !1608, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !11450
  %_277 = zext i1 %192 to i64, !dbg !11450
  %193 = icmp eq i64 %_277, 0, !dbg !11450
  br i1 %193, label %bb164, label %bb163, !dbg !11450

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11476
  %195 = zext i1 %194 to i8, !dbg !11476
  store i8 %195, ptr %0, align 1, !dbg !11476
  br label %bb260, !dbg !11476

bb162:                                            ; No predecessors!
  unreachable, !dbg !11450

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11477
  %197 = zext i1 %196 to i8, !dbg !11477
  store i8 %197, ptr %0, align 1, !dbg !11477
  br label %bb260, !dbg !11477

bb167:                                            ; No predecessors!
  unreachable, !dbg !11449

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_312 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h29534c40b5784f64E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_312, label %bb184, label %bb195, !dbg !11445

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_293 = trunc i8 %198 to i1, !dbg !11446
  %_292 = xor i1 %_293, true, !dbg !11447
  br i1 %_292, label %bb172, label %bb177, !dbg !11447

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10177, i64 9) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_304) #8, !dbg !11449
  %200 = zext i1 %199 to i8, !dbg !11449
  store i8 %200, ptr %_303, align 1, !dbg !11449
  %201 = load i8, ptr %_303, align 1, !dbg !11449, !range !1608, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !11449
  %_308 = zext i1 %202 to i64, !dbg !11449
  %203 = icmp eq i64 %_308, 0, !dbg !11449
  br i1 %203, label %bb182, label %bb181, !dbg !11449

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_295 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_295) #8, !dbg !11450
  %205 = zext i1 %204 to i8, !dbg !11450
  store i8 %205, ptr %_294, align 1, !dbg !11450
  %206 = load i8, ptr %_294, align 1, !dbg !11450, !range !1608, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !11450
  %_299 = zext i1 %207 to i64, !dbg !11450
  %208 = icmp eq i64 %_299, 0, !dbg !11450
  br i1 %208, label %bb177, label %bb176, !dbg !11450

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11478
  %210 = zext i1 %209 to i8, !dbg !11478
  store i8 %210, ptr %0, align 1, !dbg !11478
  br label %bb260, !dbg !11478

bb175:                                            ; No predecessors!
  unreachable, !dbg !11450

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11479
  %212 = zext i1 %211 to i8, !dbg !11479
  store i8 %212, ptr %0, align 1, !dbg !11479
  br label %bb260, !dbg !11479

bb180:                                            ; No predecessors!
  unreachable, !dbg !11449

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_334 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hc7da86bcb40b4ef0E"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_334, label %bb197, label %bb208, !dbg !11445

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_315 = trunc i8 %213 to i1, !dbg !11446
  %_314 = xor i1 %_315, true, !dbg !11447
  br i1 %_314, label %bb185, label %bb190, !dbg !11447

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_326 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10179, i64 9) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_326) #8, !dbg !11449
  %215 = zext i1 %214 to i8, !dbg !11449
  store i8 %215, ptr %_325, align 1, !dbg !11449
  %216 = load i8, ptr %_325, align 1, !dbg !11449, !range !1608, !noundef !21
  %217 = trunc i8 %216 to i1, !dbg !11449
  %_330 = zext i1 %217 to i64, !dbg !11449
  %218 = icmp eq i64 %_330, 0, !dbg !11449
  br i1 %218, label %bb195, label %bb194, !dbg !11449

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_317 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_317) #8, !dbg !11450
  %220 = zext i1 %219 to i8, !dbg !11450
  store i8 %220, ptr %_316, align 1, !dbg !11450
  %221 = load i8, ptr %_316, align 1, !dbg !11450, !range !1608, !noundef !21
  %222 = trunc i8 %221 to i1, !dbg !11450
  %_321 = zext i1 %222 to i64, !dbg !11450
  %223 = icmp eq i64 %_321, 0, !dbg !11450
  br i1 %223, label %bb190, label %bb189, !dbg !11450

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11480
  %225 = zext i1 %224 to i8, !dbg !11480
  store i8 %225, ptr %0, align 1, !dbg !11480
  br label %bb260, !dbg !11480

bb188:                                            ; No predecessors!
  unreachable, !dbg !11450

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11481
  %227 = zext i1 %226 to i8, !dbg !11481
  store i8 %227, ptr %0, align 1, !dbg !11481
  br label %bb260, !dbg !11481

bb193:                                            ; No predecessors!
  unreachable, !dbg !11449

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_356 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h71f1a2b182a9b2deE"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_356, label %bb210, label %bb221, !dbg !11445

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_337 = trunc i8 %228 to i1, !dbg !11446
  %_336 = xor i1 %_337, true, !dbg !11447
  br i1 %_336, label %bb198, label %bb203, !dbg !11447

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_348 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10181, i64 20) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_348) #8, !dbg !11449
  %230 = zext i1 %229 to i8, !dbg !11449
  store i8 %230, ptr %_347, align 1, !dbg !11449
  %231 = load i8, ptr %_347, align 1, !dbg !11449, !range !1608, !noundef !21
  %232 = trunc i8 %231 to i1, !dbg !11449
  %_352 = zext i1 %232 to i64, !dbg !11449
  %233 = icmp eq i64 %_352, 0, !dbg !11449
  br i1 %233, label %bb208, label %bb207, !dbg !11449

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_339 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_339) #8, !dbg !11450
  %235 = zext i1 %234 to i8, !dbg !11450
  store i8 %235, ptr %_338, align 1, !dbg !11450
  %236 = load i8, ptr %_338, align 1, !dbg !11450, !range !1608, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !11450
  %_343 = zext i1 %237 to i64, !dbg !11450
  %238 = icmp eq i64 %_343, 0, !dbg !11450
  br i1 %238, label %bb203, label %bb202, !dbg !11450

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11482
  %240 = zext i1 %239 to i8, !dbg !11482
  store i8 %240, ptr %0, align 1, !dbg !11482
  br label %bb260, !dbg !11482

bb201:                                            ; No predecessors!
  unreachable, !dbg !11450

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11483
  %242 = zext i1 %241 to i8, !dbg !11483
  store i8 %242, ptr %0, align 1, !dbg !11483
  br label %bb260, !dbg !11483

bb206:                                            ; No predecessors!
  unreachable, !dbg !11449

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_378 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h7e85beda4b38cb2fE"(ptr align 8 %self) #8, !dbg !11445
  br i1 %_378, label %bb223, label %bb234, !dbg !11445

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_359 = trunc i8 %243 to i1, !dbg !11446
  %_358 = xor i1 %_359, true, !dbg !11447
  br i1 %_358, label %bb211, label %bb216, !dbg !11447

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_370 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10183, i64 11) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_370) #8, !dbg !11449
  %245 = zext i1 %244 to i8, !dbg !11449
  store i8 %245, ptr %_369, align 1, !dbg !11449
  %246 = load i8, ptr %_369, align 1, !dbg !11449, !range !1608, !noundef !21
  %247 = trunc i8 %246 to i1, !dbg !11449
  %_374 = zext i1 %247 to i64, !dbg !11449
  %248 = icmp eq i64 %_374, 0, !dbg !11449
  br i1 %248, label %bb221, label %bb220, !dbg !11449

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_361 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_361) #8, !dbg !11450
  %250 = zext i1 %249 to i8, !dbg !11450
  store i8 %250, ptr %_360, align 1, !dbg !11450
  %251 = load i8, ptr %_360, align 1, !dbg !11450, !range !1608, !noundef !21
  %252 = trunc i8 %251 to i1, !dbg !11450
  %_365 = zext i1 %252 to i64, !dbg !11450
  %253 = icmp eq i64 %_365, 0, !dbg !11450
  br i1 %253, label %bb216, label %bb215, !dbg !11450

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11484
  %255 = zext i1 %254 to i8, !dbg !11484
  store i8 %255, ptr %0, align 1, !dbg !11484
  br label %bb260, !dbg !11484

bb214:                                            ; No predecessors!
  unreachable, !dbg !11450

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11485
  %257 = zext i1 %256 to i8, !dbg !11485
  store i8 %257, ptr %0, align 1, !dbg !11485
  br label %bb260, !dbg !11485

bb219:                                            ; No predecessors!
  unreachable, !dbg !11449

bb234:                                            ; preds = %bb229, %bb221
  %_401 = load i64, ptr %self, align 8, !dbg !11486, !noundef !21
; call x86_64::registers::rflags::RFlags::all
  %258 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17he358da9a039371c9E() #8, !dbg !11487
  store i64 %258, ptr %_405, align 8, !dbg !11487
; call x86_64::registers::rflags::RFlags::bits
  %_403 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17h665ccfe16c4ea18cE(ptr align 8 %_405) #8, !dbg !11487
  %_402 = xor i64 %_403, -1, !dbg !11488
  %259 = and i64 %_401, %_402, !dbg !11486
  store i64 %259, ptr %extra_bits, align 8, !dbg !11486
  %_406 = load i64, ptr %extra_bits, align 8, !dbg !11489, !noundef !21
  %260 = icmp eq i64 %_406, 0, !dbg !11489
  br i1 %260, label %bb253, label %bb237, !dbg !11489

bb223:                                            ; preds = %bb221
  %261 = load i8, ptr %first, align 1, !dbg !11446, !range !1608, !noundef !21
  %_381 = trunc i8 %261 to i1, !dbg !11446
  %_380 = xor i1 %_381, true, !dbg !11447
  br i1 %_380, label %bb224, label %bb229, !dbg !11447

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !11448
; call core::fmt::Formatter::write_str
  %_392 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10185, i64 10) #8, !dbg !11449
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %262 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_392) #8, !dbg !11449
  %263 = zext i1 %262 to i8, !dbg !11449
  store i8 %263, ptr %_391, align 1, !dbg !11449
  %264 = load i8, ptr %_391, align 1, !dbg !11449, !range !1608, !noundef !21
  %265 = trunc i8 %264 to i1, !dbg !11449
  %_396 = zext i1 %265 to i64, !dbg !11449
  %266 = icmp eq i64 %_396, 0, !dbg !11449
  br i1 %266, label %bb234, label %bb233, !dbg !11449

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_383 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11450
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %267 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_383) #8, !dbg !11450
  %268 = zext i1 %267 to i8, !dbg !11450
  store i8 %268, ptr %_382, align 1, !dbg !11450
  %269 = load i8, ptr %_382, align 1, !dbg !11450, !range !1608, !noundef !21
  %270 = trunc i8 %269 to i1, !dbg !11450
  %_387 = zext i1 %270 to i64, !dbg !11450
  %271 = icmp eq i64 %_387, 0, !dbg !11450
  br i1 %271, label %bb229, label %bb228, !dbg !11450

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %272 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11490
  %273 = zext i1 %272 to i8, !dbg !11490
  store i8 %273, ptr %0, align 1, !dbg !11490
  br label %bb260, !dbg !11490

bb227:                                            ; No predecessors!
  unreachable, !dbg !11450

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %274 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11491
  %275 = zext i1 %274 to i8, !dbg !11491
  store i8 %275, ptr %0, align 1, !dbg !11491
  br label %bb260, !dbg !11491

bb232:                                            ; No predecessors!
  unreachable, !dbg !11449

bb253:                                            ; preds = %bb246, %bb234
  %276 = load i8, ptr %first, align 1, !dbg !11492, !range !1608, !noundef !21
  %_436 = trunc i8 %276 to i1, !dbg !11492
  br i1 %_436, label %bb254, label %bb259, !dbg !11492

bb237:                                            ; preds = %bb234
  %277 = load i8, ptr %first, align 1, !dbg !11493, !range !1608, !noundef !21
  %_408 = trunc i8 %277 to i1, !dbg !11493
  %_407 = xor i1 %_408, true, !dbg !11494
  br i1 %_407, label %bb238, label %bb243, !dbg !11494

bb243:                                            ; preds = %bb238, %bb237
  store i8 0, ptr %first, align 1, !dbg !11495
; call core::fmt::Formatter::write_str
  %_419 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !11496
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %278 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_419) #8, !dbg !11496
  %279 = zext i1 %278 to i8, !dbg !11496
  store i8 %279, ptr %_418, align 1, !dbg !11496
  %280 = load i8, ptr %_418, align 1, !dbg !11496, !range !1608, !noundef !21
  %281 = trunc i8 %280 to i1, !dbg !11496
  %_423 = zext i1 %281 to i64, !dbg !11496
  %282 = icmp eq i64 %_423, 0, !dbg !11496
  br i1 %282, label %bb246, label %bb248, !dbg !11496

bb238:                                            ; preds = %bb237
; call core::fmt::Formatter::write_str
  %_410 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11497
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %283 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_410) #8, !dbg !11497
  %284 = zext i1 %283 to i8, !dbg !11497
  store i8 %284, ptr %_409, align 1, !dbg !11497
  %285 = load i8, ptr %_409, align 1, !dbg !11497, !range !1608, !noundef !21
  %286 = trunc i8 %285 to i1, !dbg !11497
  %_414 = zext i1 %286 to i64, !dbg !11497
  %287 = icmp eq i64 %_414, 0, !dbg !11497
  br i1 %287, label %bb243, label %bb242, !dbg !11497

bb242:                                            ; preds = %bb238
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %288 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11498
  %289 = zext i1 %288 to i8, !dbg !11498
  store i8 %289, ptr %0, align 1, !dbg !11498
  br label %bb260, !dbg !11498

bb241:                                            ; No predecessors!
  unreachable, !dbg !11497

bb246:                                            ; preds = %bb243
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_428 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %290 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_428) #8, !dbg !11499
  %291 = zext i1 %290 to i8, !dbg !11499
  store i8 %291, ptr %_427, align 1, !dbg !11499
  %292 = load i8, ptr %_427, align 1, !dbg !11499, !range !1608, !noundef !21
  %293 = trunc i8 %292 to i1, !dbg !11499
  %_432 = zext i1 %293 to i64, !dbg !11499
  %294 = icmp eq i64 %_432, 0, !dbg !11499
  br i1 %294, label %bb253, label %bb252, !dbg !11499

bb248:                                            ; preds = %bb243
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %295 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11500
  %296 = zext i1 %295 to i8, !dbg !11500
  store i8 %296, ptr %0, align 1, !dbg !11500
  br label %bb260, !dbg !11500

bb247:                                            ; No predecessors!
  unreachable, !dbg !11496

bb252:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %297 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11501
  %298 = zext i1 %297 to i8, !dbg !11501
  store i8 %298, ptr %0, align 1, !dbg !11501
  br label %bb260, !dbg !11501

bb251:                                            ; No predecessors!
  unreachable, !dbg !11499

bb259:                                            ; preds = %bb254, %bb253
  store i8 0, ptr %0, align 1, !dbg !11502
  br label %bb260, !dbg !11452

bb254:                                            ; preds = %bb253
; call core::fmt::Formatter::write_str
  %_438 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !11503
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %299 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_438) #8, !dbg !11503
  %300 = zext i1 %299 to i8, !dbg !11503
  store i8 %300, ptr %_437, align 1, !dbg !11503
  %301 = load i8, ptr %_437, align 1, !dbg !11503, !range !1608, !noundef !21
  %302 = trunc i8 %301 to i1, !dbg !11503
  %_442 = zext i1 %302 to i64, !dbg !11503
  %303 = icmp eq i64 %_442, 0, !dbg !11503
  br i1 %303, label %bb259, label %bb258, !dbg !11503

bb258:                                            ; preds = %bb254
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %304 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10150) #8, !dbg !11504
  %305 = zext i1 %304 to i8, !dbg !11504
  store i8 %305, ptr %0, align 1, !dbg !11504
  br label %bb260, !dbg !11504

bb257:                                            ; No predecessors!
  unreachable, !dbg !11503
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h2f7cc7e387224c03E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11505 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11508, metadata !DIExpression()), !dbg !11510
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11509, metadata !DIExpression()), !dbg !11511
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11512
  ret i1 %0, !dbg !11513
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4fbbf925f371f2d5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11514 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11517, metadata !DIExpression()), !dbg !11519
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11518, metadata !DIExpression()), !dbg !11520
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11521
  ret i1 %0, !dbg !11522
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h01ab0c3d240b841cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11523 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11526, metadata !DIExpression()), !dbg !11528
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11527, metadata !DIExpression()), !dbg !11529
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11530
  ret i1 %0, !dbg !11531
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h2f86cf2757968101E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11532 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11535, metadata !DIExpression()), !dbg !11537
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11536, metadata !DIExpression()), !dbg !11538
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11539
  ret i1 %0, !dbg !11540
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17he358da9a039371c9E() unnamed_addr #0 !dbg !11541 {
start:
  ret i64 4161493, !dbg !11544
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17h665ccfe16c4ea18cE(ptr align 8 %self) unnamed_addr #0 !dbg !11545 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11549, metadata !DIExpression()), !dbg !11550
  %0 = load i64, ptr %self, align 8, !dbg !11551, !noundef !21
  ret i64 %0, !dbg !11552
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17heccb89a7fda91702E"(ptr align 8 %self) unnamed_addr #0 !dbg !11553 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11559, metadata !DIExpression()), !dbg !11562
  br i1 false, label %bb1, label %bb2, !dbg !11562

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11562, !noundef !21
  %_3 = and i64 %_4, 2097152, !dbg !11562
  %1 = icmp eq i64 %_3, 2097152, !dbg !11562
  %2 = zext i1 %1 to i8, !dbg !11562
  store i8 %2, ptr %0, align 1, !dbg !11562
  br label %bb3, !dbg !11562

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11562
  br label %bb3, !dbg !11562

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11563, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11563
  ret i1 %4, !dbg !11563
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hdfa248caa44e5853E"(ptr align 8 %self) unnamed_addr #0 !dbg !11564 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11566, metadata !DIExpression()), !dbg !11568
  br i1 false, label %bb1, label %bb2, !dbg !11568

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11568, !noundef !21
  %_3 = and i64 %_4, 1048576, !dbg !11568
  %1 = icmp eq i64 %_3, 1048576, !dbg !11568
  %2 = zext i1 %1 to i8, !dbg !11568
  store i8 %2, ptr %0, align 1, !dbg !11568
  br label %bb3, !dbg !11568

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11568
  br label %bb3, !dbg !11568

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11569, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11569
  ret i1 %4, !dbg !11569
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h02e339d691681f90E"(ptr align 8 %self) unnamed_addr #0 !dbg !11570 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11572, metadata !DIExpression()), !dbg !11574
  br i1 false, label %bb1, label %bb2, !dbg !11574

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11574, !noundef !21
  %_3 = and i64 %_4, 524288, !dbg !11574
  %1 = icmp eq i64 %_3, 524288, !dbg !11574
  %2 = zext i1 %1 to i8, !dbg !11574
  store i8 %2, ptr %0, align 1, !dbg !11574
  br label %bb3, !dbg !11574

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11574
  br label %bb3, !dbg !11574

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11575, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11575
  ret i1 %4, !dbg !11575
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hd8d459cb08bb5a98E"(ptr align 8 %self) unnamed_addr #0 !dbg !11576 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11578, metadata !DIExpression()), !dbg !11580
  br i1 false, label %bb1, label %bb2, !dbg !11580

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11580, !noundef !21
  %_3 = and i64 %_4, 262144, !dbg !11580
  %1 = icmp eq i64 %_3, 262144, !dbg !11580
  %2 = zext i1 %1 to i8, !dbg !11580
  store i8 %2, ptr %0, align 1, !dbg !11580
  br label %bb3, !dbg !11580

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11580
  br label %bb3, !dbg !11580

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11581, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11581
  ret i1 %4, !dbg !11581
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hfe3ea4bdb0899adeE"(ptr align 8 %self) unnamed_addr #0 !dbg !11582 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11584, metadata !DIExpression()), !dbg !11586
  br i1 false, label %bb1, label %bb2, !dbg !11586

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11586, !noundef !21
  %_3 = and i64 %_4, 131072, !dbg !11586
  %1 = icmp eq i64 %_3, 131072, !dbg !11586
  %2 = zext i1 %1 to i8, !dbg !11586
  store i8 %2, ptr %0, align 1, !dbg !11586
  br label %bb3, !dbg !11586

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11586
  br label %bb3, !dbg !11586

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11587, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11587
  ret i1 %4, !dbg !11587
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hea66ba0e8a59d385E"(ptr align 8 %self) unnamed_addr #0 !dbg !11588 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11590, metadata !DIExpression()), !dbg !11592
  br i1 false, label %bb1, label %bb2, !dbg !11592

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11592, !noundef !21
  %_3 = and i64 %_4, 65536, !dbg !11592
  %1 = icmp eq i64 %_3, 65536, !dbg !11592
  %2 = zext i1 %1 to i8, !dbg !11592
  store i8 %2, ptr %0, align 1, !dbg !11592
  br label %bb3, !dbg !11592

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11592
  br label %bb3, !dbg !11592

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11593, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11593
  ret i1 %4, !dbg !11593
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hbe6e36aeb44c808dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11594 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11596, metadata !DIExpression()), !dbg !11598
  br i1 false, label %bb1, label %bb2, !dbg !11598

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11598, !noundef !21
  %_3 = and i64 %_4, 16384, !dbg !11598
  %1 = icmp eq i64 %_3, 16384, !dbg !11598
  %2 = zext i1 %1 to i8, !dbg !11598
  store i8 %2, ptr %0, align 1, !dbg !11598
  br label %bb3, !dbg !11598

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11598
  br label %bb3, !dbg !11598

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11599, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11599
  ret i1 %4, !dbg !11599
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17he5cc2e512eb4dcf6E"(ptr align 8 %self) unnamed_addr #0 !dbg !11600 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11602, metadata !DIExpression()), !dbg !11604
  br i1 false, label %bb1, label %bb2, !dbg !11604

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11604, !noundef !21
  %_3 = and i64 %_4, 8192, !dbg !11604
  %1 = icmp eq i64 %_3, 8192, !dbg !11604
  %2 = zext i1 %1 to i8, !dbg !11604
  store i8 %2, ptr %0, align 1, !dbg !11604
  br label %bb3, !dbg !11604

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11604
  br label %bb3, !dbg !11604

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11605, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11605
  ret i1 %4, !dbg !11605
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17haaeb555ad763ab6dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11606 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11608, metadata !DIExpression()), !dbg !11610
  br i1 false, label %bb1, label %bb2, !dbg !11610

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11610, !noundef !21
  %_3 = and i64 %_4, 4096, !dbg !11610
  %1 = icmp eq i64 %_3, 4096, !dbg !11610
  %2 = zext i1 %1 to i8, !dbg !11610
  store i8 %2, ptr %0, align 1, !dbg !11610
  br label %bb3, !dbg !11610

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11610
  br label %bb3, !dbg !11610

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11611, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11611
  ret i1 %4, !dbg !11611
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h31e914bebd1df5eaE"(ptr align 8 %self) unnamed_addr #0 !dbg !11612 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11614, metadata !DIExpression()), !dbg !11616
  br i1 false, label %bb1, label %bb2, !dbg !11616

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11616, !noundef !21
  %_3 = and i64 %_4, 2048, !dbg !11616
  %1 = icmp eq i64 %_3, 2048, !dbg !11616
  %2 = zext i1 %1 to i8, !dbg !11616
  store i8 %2, ptr %0, align 1, !dbg !11616
  br label %bb3, !dbg !11616

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11616
  br label %bb3, !dbg !11616

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11617, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11617
  ret i1 %4, !dbg !11617
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17he51490d356e3c5aeE"(ptr align 8 %self) unnamed_addr #0 !dbg !11618 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11620, metadata !DIExpression()), !dbg !11622
  br i1 false, label %bb1, label %bb2, !dbg !11622

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11622, !noundef !21
  %_3 = and i64 %_4, 1024, !dbg !11622
  %1 = icmp eq i64 %_3, 1024, !dbg !11622
  %2 = zext i1 %1 to i8, !dbg !11622
  store i8 %2, ptr %0, align 1, !dbg !11622
  br label %bb3, !dbg !11622

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11622
  br label %bb3, !dbg !11622

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11623, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11623
  ret i1 %4, !dbg !11623
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h31cf1c3502a6e663E"(ptr align 8 %self) unnamed_addr #0 !dbg !11624 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11626, metadata !DIExpression()), !dbg !11628
  br i1 false, label %bb1, label %bb2, !dbg !11628

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11628, !noundef !21
  %_3 = and i64 %_4, 512, !dbg !11628
  %1 = icmp eq i64 %_3, 512, !dbg !11628
  %2 = zext i1 %1 to i8, !dbg !11628
  store i8 %2, ptr %0, align 1, !dbg !11628
  br label %bb3, !dbg !11628

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11628
  br label %bb3, !dbg !11628

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11629, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11629
  ret i1 %4, !dbg !11629
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h4fa879aedcbd114cE"(ptr align 8 %self) unnamed_addr #0 !dbg !11630 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11632, metadata !DIExpression()), !dbg !11634
  br i1 false, label %bb1, label %bb2, !dbg !11634

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11634, !noundef !21
  %_3 = and i64 %_4, 256, !dbg !11634
  %1 = icmp eq i64 %_3, 256, !dbg !11634
  %2 = zext i1 %1 to i8, !dbg !11634
  store i8 %2, ptr %0, align 1, !dbg !11634
  br label %bb3, !dbg !11634

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11634
  br label %bb3, !dbg !11634

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11635, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11635
  ret i1 %4, !dbg !11635
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hc811ce44816ba6d7E"(ptr align 8 %self) unnamed_addr #0 !dbg !11636 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11638, metadata !DIExpression()), !dbg !11640
  br i1 false, label %bb1, label %bb2, !dbg !11640

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11640, !noundef !21
  %_3 = and i64 %_4, 128, !dbg !11640
  %1 = icmp eq i64 %_3, 128, !dbg !11640
  %2 = zext i1 %1 to i8, !dbg !11640
  store i8 %2, ptr %0, align 1, !dbg !11640
  br label %bb3, !dbg !11640

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11640
  br label %bb3, !dbg !11640

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11641, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11641
  ret i1 %4, !dbg !11641
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h29534c40b5784f64E"(ptr align 8 %self) unnamed_addr #0 !dbg !11642 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11644, metadata !DIExpression()), !dbg !11646
  br i1 false, label %bb1, label %bb2, !dbg !11646

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11646, !noundef !21
  %_3 = and i64 %_4, 64, !dbg !11646
  %1 = icmp eq i64 %_3, 64, !dbg !11646
  %2 = zext i1 %1 to i8, !dbg !11646
  store i8 %2, ptr %0, align 1, !dbg !11646
  br label %bb3, !dbg !11646

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11646
  br label %bb3, !dbg !11646

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11647, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11647
  ret i1 %4, !dbg !11647
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hc7da86bcb40b4ef0E"(ptr align 8 %self) unnamed_addr #0 !dbg !11648 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11650, metadata !DIExpression()), !dbg !11652
  br i1 false, label %bb1, label %bb2, !dbg !11652

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11652, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !11652
  %1 = icmp eq i64 %_3, 16, !dbg !11652
  %2 = zext i1 %1 to i8, !dbg !11652
  store i8 %2, ptr %0, align 1, !dbg !11652
  br label %bb3, !dbg !11652

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11652
  br label %bb3, !dbg !11652

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11653, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11653
  ret i1 %4, !dbg !11653
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h71f1a2b182a9b2deE"(ptr align 8 %self) unnamed_addr #0 !dbg !11654 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11656, metadata !DIExpression()), !dbg !11658
  br i1 false, label %bb1, label %bb2, !dbg !11658

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11658, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !11658
  %1 = icmp eq i64 %_3, 4, !dbg !11658
  %2 = zext i1 %1 to i8, !dbg !11658
  store i8 %2, ptr %0, align 1, !dbg !11658
  br label %bb3, !dbg !11658

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11658
  br label %bb3, !dbg !11658

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11659, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11659
  ret i1 %4, !dbg !11659
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h7e85beda4b38cb2fE"(ptr align 8 %self) unnamed_addr #0 !dbg !11660 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11662, metadata !DIExpression()), !dbg !11664
  br i1 false, label %bb1, label %bb2, !dbg !11664

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11664, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !11664
  %1 = icmp eq i64 %_3, 1, !dbg !11664
  %2 = zext i1 %1 to i8, !dbg !11664
  store i8 %2, ptr %0, align 1, !dbg !11664
  br label %bb3, !dbg !11664

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11664
  br label %bb3, !dbg !11664

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11665, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !11665
  ret i1 %4, !dbg !11665
}

; <x86_64::registers::segmentation::CS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17he3ca0b46de1de86fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11666 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11673, metadata !DIExpression()), !dbg !11675
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11674, metadata !DIExpression()), !dbg !11675
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10189, i64 2) #8, !dbg !11675
  ret i1 %0, !dbg !11676
}

; <x86_64::registers::segmentation::SS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h85a221fddf84a5dcE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11677 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11684, metadata !DIExpression()), !dbg !11686
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11685, metadata !DIExpression()), !dbg !11686
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10190, i64 2) #8, !dbg !11686
  ret i1 %0, !dbg !11687
}

; <x86_64::registers::segmentation::DS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7fe18ab1c180feE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11688 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11695, metadata !DIExpression()), !dbg !11697
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11696, metadata !DIExpression()), !dbg !11697
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10191, i64 2) #8, !dbg !11697
  ret i1 %0, !dbg !11698
}

; <x86_64::registers::segmentation::ES as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17hd10998c9fc43c457E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11699 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11706, metadata !DIExpression()), !dbg !11708
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11707, metadata !DIExpression()), !dbg !11708
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10192, i64 2) #8, !dbg !11708
  ret i1 %0, !dbg !11709
}

; <x86_64::registers::segmentation::FS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17h626e4e011c215043E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11710 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11717, metadata !DIExpression()), !dbg !11719
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11718, metadata !DIExpression()), !dbg !11719
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10193, i64 2) #8, !dbg !11719
  ret i1 %0, !dbg !11720
}

; <x86_64::registers::segmentation::GS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17hb300a3f67747224aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11721 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11727, metadata !DIExpression()), !dbg !11729
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11728, metadata !DIExpression()), !dbg !11729
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10194, i64 2) #8, !dbg !11729
  ret i1 %0, !dbg !11730
}

; <x86_64::registers::xcontrol::XCr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h10f9f877b8037f1bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11731 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11740, metadata !DIExpression()), !dbg !11742
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11741, metadata !DIExpression()), !dbg !11742
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10195, i64 4) #8, !dbg !11742
  ret i1 %0, !dbg !11743
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc5cc570a9f3b11E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11744 {
start:
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_283 = alloca i8, align 1
  %_273 = alloca i8, align 1
  %_264 = alloca i8, align 1
  %_255 = alloca i8, align 1
  %_251 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_237 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11753, metadata !DIExpression()), !dbg !11863
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11754, metadata !DIExpression()), !dbg !11864
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11755, metadata !DIExpression()), !dbg !11865
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11757, metadata !DIExpression()), !dbg !11866
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11759, metadata !DIExpression()), !dbg !11867
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11761, metadata !DIExpression()), !dbg !11868
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11763, metadata !DIExpression()), !dbg !11869
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11765, metadata !DIExpression()), !dbg !11870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11767, metadata !DIExpression()), !dbg !11871
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11769, metadata !DIExpression()), !dbg !11872
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11771, metadata !DIExpression()), !dbg !11873
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11773, metadata !DIExpression()), !dbg !11874
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11775, metadata !DIExpression()), !dbg !11875
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11777, metadata !DIExpression()), !dbg !11876
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11779, metadata !DIExpression()), !dbg !11877
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11781, metadata !DIExpression()), !dbg !11878
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11783, metadata !DIExpression()), !dbg !11879
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11785, metadata !DIExpression()), !dbg !11880
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11787, metadata !DIExpression()), !dbg !11881
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11789, metadata !DIExpression()), !dbg !11882
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11791, metadata !DIExpression()), !dbg !11883
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11793, metadata !DIExpression()), !dbg !11884
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11795, metadata !DIExpression()), !dbg !11885
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11797, metadata !DIExpression()), !dbg !11886
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11799, metadata !DIExpression()), !dbg !11887
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11801, metadata !DIExpression()), !dbg !11888
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11803, metadata !DIExpression()), !dbg !11889
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11805, metadata !DIExpression()), !dbg !11890
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11807, metadata !DIExpression()), !dbg !11891
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11809, metadata !DIExpression()), !dbg !11892
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11811, metadata !DIExpression()), !dbg !11893
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11813, metadata !DIExpression()), !dbg !11894
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11815, metadata !DIExpression()), !dbg !11895
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11817, metadata !DIExpression()), !dbg !11896
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11819, metadata !DIExpression()), !dbg !11897
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11821, metadata !DIExpression()), !dbg !11898
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11823, metadata !DIExpression()), !dbg !11899
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11825, metadata !DIExpression()), !dbg !11900
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11827, metadata !DIExpression()), !dbg !11901
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11829, metadata !DIExpression()), !dbg !11902
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11831, metadata !DIExpression()), !dbg !11903
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11833, metadata !DIExpression()), !dbg !11904
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11835, metadata !DIExpression()), !dbg !11905
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11837, metadata !DIExpression()), !dbg !11906
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11839, metadata !DIExpression()), !dbg !11907
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11841, metadata !DIExpression()), !dbg !11908
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11843, metadata !DIExpression()), !dbg !11909
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11845, metadata !DIExpression()), !dbg !11910
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11847, metadata !DIExpression()), !dbg !11911
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11849, metadata !DIExpression()), !dbg !11912
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11851, metadata !DIExpression()), !dbg !11913
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11853, metadata !DIExpression()), !dbg !11914
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11855, metadata !DIExpression()), !dbg !11915
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11857, metadata !DIExpression()), !dbg !11916
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11859, metadata !DIExpression()), !dbg !11917
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11861, metadata !DIExpression()), !dbg !11918
  store i8 1, ptr %first, align 1, !dbg !11919
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h0fef556eb1521854E"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_4, label %bb2, label %bb13, !dbg !11920

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_26 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h2333667924ec6744E"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_26, label %bb15, label %bb26, !dbg !11920

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !11921
  %_6 = xor i1 %_7, true, !dbg !11922
  br i1 %_6, label %bb3, label %bb8, !dbg !11922

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10199, i64 3) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !11924
  %3 = zext i1 %2 to i8, !dbg !11924
  store i8 %3, ptr %_17, align 1, !dbg !11924
  %4 = load i8, ptr %_17, align 1, !dbg !11924, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !11924
  %_22 = zext i1 %5 to i64, !dbg !11924
  %6 = icmp eq i64 %_22, 0, !dbg !11924
  br i1 %6, label %bb13, label %bb12, !dbg !11924

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !11925
  %8 = zext i1 %7 to i8, !dbg !11925
  store i8 %8, ptr %_8, align 1, !dbg !11925
  %9 = load i8, ptr %_8, align 1, !dbg !11925, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !11925
  %_13 = zext i1 %10 to i64, !dbg !11925
  %11 = icmp eq i64 %_13, 0, !dbg !11925
  br i1 %11, label %bb8, label %bb7, !dbg !11925

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11926
  %13 = zext i1 %12 to i8, !dbg !11926
  store i8 %13, ptr %0, align 1, !dbg !11926
  br label %bb169, !dbg !11926

bb6:                                              ; No predecessors!
  unreachable, !dbg !11925

bb169:                                            ; preds = %bb168, %bb167, %bb161, %bb157, %bb151, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11927, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !11927
  ret i1 %15, !dbg !11927

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11928
  %17 = zext i1 %16 to i8, !dbg !11928
  store i8 %17, ptr %0, align 1, !dbg !11928
  br label %bb169, !dbg !11928

bb11:                                             ; No predecessors!
  unreachable, !dbg !11924

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_48 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h1cfcaab0021fd469E"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_48, label %bb28, label %bb39, !dbg !11920

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !11921
  %_28 = xor i1 %_29, true, !dbg !11922
  br i1 %_28, label %bb16, label %bb21, !dbg !11922

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10201, i64 3) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !11924
  %20 = zext i1 %19 to i8, !dbg !11924
  store i8 %20, ptr %_39, align 1, !dbg !11924
  %21 = load i8, ptr %_39, align 1, !dbg !11924, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !11924
  %_44 = zext i1 %22 to i64, !dbg !11924
  %23 = icmp eq i64 %_44, 0, !dbg !11924
  br i1 %23, label %bb26, label %bb25, !dbg !11924

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !11925
  %25 = zext i1 %24 to i8, !dbg !11925
  store i8 %25, ptr %_30, align 1, !dbg !11925
  %26 = load i8, ptr %_30, align 1, !dbg !11925, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !11925
  %_35 = zext i1 %27 to i64, !dbg !11925
  %28 = icmp eq i64 %_35, 0, !dbg !11925
  br i1 %28, label %bb21, label %bb20, !dbg !11925

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11929
  %30 = zext i1 %29 to i8, !dbg !11929
  store i8 %30, ptr %0, align 1, !dbg !11929
  br label %bb169, !dbg !11929

bb19:                                             ; No predecessors!
  unreachable, !dbg !11925

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11930
  %32 = zext i1 %31 to i8, !dbg !11930
  store i8 %32, ptr %0, align 1, !dbg !11930
  br label %bb169, !dbg !11930

bb24:                                             ; No predecessors!
  unreachable, !dbg !11924

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_70 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hfc6e714d1700bd3fE"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_70, label %bb41, label %bb52, !dbg !11920

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !11921
  %_50 = xor i1 %_51, true, !dbg !11922
  br i1 %_50, label %bb29, label %bb34, !dbg !11922

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10203, i64 3) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !11924
  %35 = zext i1 %34 to i8, !dbg !11924
  store i8 %35, ptr %_61, align 1, !dbg !11924
  %36 = load i8, ptr %_61, align 1, !dbg !11924, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !11924
  %_66 = zext i1 %37 to i64, !dbg !11924
  %38 = icmp eq i64 %_66, 0, !dbg !11924
  br i1 %38, label %bb39, label %bb38, !dbg !11924

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !11925
  %40 = zext i1 %39 to i8, !dbg !11925
  store i8 %40, ptr %_52, align 1, !dbg !11925
  %41 = load i8, ptr %_52, align 1, !dbg !11925, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !11925
  %_57 = zext i1 %42 to i64, !dbg !11925
  %43 = icmp eq i64 %_57, 0, !dbg !11925
  br i1 %43, label %bb34, label %bb33, !dbg !11925

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11931
  %45 = zext i1 %44 to i8, !dbg !11931
  store i8 %45, ptr %0, align 1, !dbg !11931
  br label %bb169, !dbg !11931

bb32:                                             ; No predecessors!
  unreachable, !dbg !11925

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11932
  %47 = zext i1 %46 to i8, !dbg !11932
  store i8 %47, ptr %0, align 1, !dbg !11932
  br label %bb169, !dbg !11932

bb37:                                             ; No predecessors!
  unreachable, !dbg !11924

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_92 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h1882bfe4329fd4a2E"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_92, label %bb54, label %bb65, !dbg !11920

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !11921
  %_72 = xor i1 %_73, true, !dbg !11922
  br i1 %_72, label %bb42, label %bb47, !dbg !11922

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10205, i64 3) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !11924
  %50 = zext i1 %49 to i8, !dbg !11924
  store i8 %50, ptr %_83, align 1, !dbg !11924
  %51 = load i8, ptr %_83, align 1, !dbg !11924, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !11924
  %_88 = zext i1 %52 to i64, !dbg !11924
  %53 = icmp eq i64 %_88, 0, !dbg !11924
  br i1 %53, label %bb52, label %bb51, !dbg !11924

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !11925
  %55 = zext i1 %54 to i8, !dbg !11925
  store i8 %55, ptr %_74, align 1, !dbg !11925
  %56 = load i8, ptr %_74, align 1, !dbg !11925, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !11925
  %_79 = zext i1 %57 to i64, !dbg !11925
  %58 = icmp eq i64 %_79, 0, !dbg !11925
  br i1 %58, label %bb47, label %bb46, !dbg !11925

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11933
  %60 = zext i1 %59 to i8, !dbg !11933
  store i8 %60, ptr %0, align 1, !dbg !11933
  br label %bb169, !dbg !11933

bb45:                                             ; No predecessors!
  unreachable, !dbg !11925

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11934
  %62 = zext i1 %61 to i8, !dbg !11934
  store i8 %62, ptr %0, align 1, !dbg !11934
  br label %bb169, !dbg !11934

bb50:                                             ; No predecessors!
  unreachable, !dbg !11924

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_114 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h9a0f0647eec81df0E"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_114, label %bb67, label %bb78, !dbg !11920

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !11921
  %_94 = xor i1 %_95, true, !dbg !11922
  br i1 %_94, label %bb55, label %bb60, !dbg !11922

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10207, i64 6) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !11924
  %65 = zext i1 %64 to i8, !dbg !11924
  store i8 %65, ptr %_105, align 1, !dbg !11924
  %66 = load i8, ptr %_105, align 1, !dbg !11924, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !11924
  %_110 = zext i1 %67 to i64, !dbg !11924
  %68 = icmp eq i64 %_110, 0, !dbg !11924
  br i1 %68, label %bb65, label %bb64, !dbg !11924

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !11925
  %70 = zext i1 %69 to i8, !dbg !11925
  store i8 %70, ptr %_96, align 1, !dbg !11925
  %71 = load i8, ptr %_96, align 1, !dbg !11925, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !11925
  %_101 = zext i1 %72 to i64, !dbg !11925
  %73 = icmp eq i64 %_101, 0, !dbg !11925
  br i1 %73, label %bb60, label %bb59, !dbg !11925

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11935
  %75 = zext i1 %74 to i8, !dbg !11935
  store i8 %75, ptr %0, align 1, !dbg !11935
  br label %bb169, !dbg !11935

bb58:                                             ; No predecessors!
  unreachable, !dbg !11925

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11936
  %77 = zext i1 %76 to i8, !dbg !11936
  store i8 %77, ptr %0, align 1, !dbg !11936
  br label %bb169, !dbg !11936

bb63:                                             ; No predecessors!
  unreachable, !dbg !11924

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_136 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hde606a9838acef1dE"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_136, label %bb80, label %bb91, !dbg !11920

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !11921
  %_116 = xor i1 %_117, true, !dbg !11922
  br i1 %_116, label %bb68, label %bb73, !dbg !11922

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10209, i64 6) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !11924
  %80 = zext i1 %79 to i8, !dbg !11924
  store i8 %80, ptr %_127, align 1, !dbg !11924
  %81 = load i8, ptr %_127, align 1, !dbg !11924, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !11924
  %_132 = zext i1 %82 to i64, !dbg !11924
  %83 = icmp eq i64 %_132, 0, !dbg !11924
  br i1 %83, label %bb78, label %bb77, !dbg !11924

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !11925
  %85 = zext i1 %84 to i8, !dbg !11925
  store i8 %85, ptr %_118, align 1, !dbg !11925
  %86 = load i8, ptr %_118, align 1, !dbg !11925, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !11925
  %_123 = zext i1 %87 to i64, !dbg !11925
  %88 = icmp eq i64 %_123, 0, !dbg !11925
  br i1 %88, label %bb73, label %bb72, !dbg !11925

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11937
  %90 = zext i1 %89 to i8, !dbg !11937
  store i8 %90, ptr %0, align 1, !dbg !11937
  br label %bb169, !dbg !11937

bb71:                                             ; No predecessors!
  unreachable, !dbg !11925

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11938
  %92 = zext i1 %91 to i8, !dbg !11938
  store i8 %92, ptr %0, align 1, !dbg !11938
  br label %bb169, !dbg !11938

bb76:                                             ; No predecessors!
  unreachable, !dbg !11924

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_158 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h774d11e1920d1ca1E"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_158, label %bb93, label %bb104, !dbg !11920

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !11921
  %_138 = xor i1 %_139, true, !dbg !11922
  br i1 %_138, label %bb81, label %bb86, !dbg !11922

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10211, i64 6) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !11924
  %95 = zext i1 %94 to i8, !dbg !11924
  store i8 %95, ptr %_149, align 1, !dbg !11924
  %96 = load i8, ptr %_149, align 1, !dbg !11924, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !11924
  %_154 = zext i1 %97 to i64, !dbg !11924
  %98 = icmp eq i64 %_154, 0, !dbg !11924
  br i1 %98, label %bb91, label %bb90, !dbg !11924

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !11925
  %100 = zext i1 %99 to i8, !dbg !11925
  store i8 %100, ptr %_140, align 1, !dbg !11925
  %101 = load i8, ptr %_140, align 1, !dbg !11925, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !11925
  %_145 = zext i1 %102 to i64, !dbg !11925
  %103 = icmp eq i64 %_145, 0, !dbg !11925
  br i1 %103, label %bb86, label %bb85, !dbg !11925

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11939
  %105 = zext i1 %104 to i8, !dbg !11939
  store i8 %105, ptr %0, align 1, !dbg !11939
  br label %bb169, !dbg !11939

bb84:                                             ; No predecessors!
  unreachable, !dbg !11925

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11940
  %107 = zext i1 %106 to i8, !dbg !11940
  store i8 %107, ptr %0, align 1, !dbg !11940
  br label %bb169, !dbg !11940

bb89:                                             ; No predecessors!
  unreachable, !dbg !11924

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_180 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hc53636a69284e6bcE"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_180, label %bb106, label %bb117, !dbg !11920

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !11921
  %_160 = xor i1 %_161, true, !dbg !11922
  br i1 %_160, label %bb94, label %bb99, !dbg !11922

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10213, i64 9) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !11924
  %110 = zext i1 %109 to i8, !dbg !11924
  store i8 %110, ptr %_171, align 1, !dbg !11924
  %111 = load i8, ptr %_171, align 1, !dbg !11924, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !11924
  %_176 = zext i1 %112 to i64, !dbg !11924
  %113 = icmp eq i64 %_176, 0, !dbg !11924
  br i1 %113, label %bb104, label %bb103, !dbg !11924

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !11925
  %115 = zext i1 %114 to i8, !dbg !11925
  store i8 %115, ptr %_162, align 1, !dbg !11925
  %116 = load i8, ptr %_162, align 1, !dbg !11925, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !11925
  %_167 = zext i1 %117 to i64, !dbg !11925
  %118 = icmp eq i64 %_167, 0, !dbg !11925
  br i1 %118, label %bb99, label %bb98, !dbg !11925

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11941
  %120 = zext i1 %119 to i8, !dbg !11941
  store i8 %120, ptr %0, align 1, !dbg !11941
  br label %bb169, !dbg !11941

bb97:                                             ; No predecessors!
  unreachable, !dbg !11925

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11942
  %122 = zext i1 %121 to i8, !dbg !11942
  store i8 %122, ptr %0, align 1, !dbg !11942
  br label %bb169, !dbg !11942

bb102:                                            ; No predecessors!
  unreachable, !dbg !11924

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_202 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h8291ca3abd10e291E"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_202, label %bb119, label %bb130, !dbg !11920

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_183 = trunc i8 %123 to i1, !dbg !11921
  %_182 = xor i1 %_183, true, !dbg !11922
  br i1 %_182, label %bb107, label %bb112, !dbg !11922

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10215, i64 8) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !11924
  %125 = zext i1 %124 to i8, !dbg !11924
  store i8 %125, ptr %_193, align 1, !dbg !11924
  %126 = load i8, ptr %_193, align 1, !dbg !11924, !range !1608, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !11924
  %_198 = zext i1 %127 to i64, !dbg !11924
  %128 = icmp eq i64 %_198, 0, !dbg !11924
  br i1 %128, label %bb117, label %bb116, !dbg !11924

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !11925
  %130 = zext i1 %129 to i8, !dbg !11925
  store i8 %130, ptr %_184, align 1, !dbg !11925
  %131 = load i8, ptr %_184, align 1, !dbg !11925, !range !1608, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !11925
  %_189 = zext i1 %132 to i64, !dbg !11925
  %133 = icmp eq i64 %_189, 0, !dbg !11925
  br i1 %133, label %bb112, label %bb111, !dbg !11925

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11943
  %135 = zext i1 %134 to i8, !dbg !11943
  store i8 %135, ptr %0, align 1, !dbg !11943
  br label %bb169, !dbg !11943

bb110:                                            ; No predecessors!
  unreachable, !dbg !11925

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11944
  %137 = zext i1 %136 to i8, !dbg !11944
  store i8 %137, ptr %0, align 1, !dbg !11944
  br label %bb169, !dbg !11944

bb115:                                            ; No predecessors!
  unreachable, !dbg !11924

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_224 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hfe2f461f1052c872E"(ptr align 8 %self) #8, !dbg !11920
  br i1 %_224, label %bb132, label %bb143, !dbg !11920

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_205 = trunc i8 %138 to i1, !dbg !11921
  %_204 = xor i1 %_205, true, !dbg !11922
  br i1 %_204, label %bb120, label %bb125, !dbg !11922

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10217, i64 3) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_216) #8, !dbg !11924
  %140 = zext i1 %139 to i8, !dbg !11924
  store i8 %140, ptr %_215, align 1, !dbg !11924
  %141 = load i8, ptr %_215, align 1, !dbg !11924, !range !1608, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !11924
  %_220 = zext i1 %142 to i64, !dbg !11924
  %143 = icmp eq i64 %_220, 0, !dbg !11924
  br i1 %143, label %bb130, label %bb129, !dbg !11924

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_207) #8, !dbg !11925
  %145 = zext i1 %144 to i8, !dbg !11925
  store i8 %145, ptr %_206, align 1, !dbg !11925
  %146 = load i8, ptr %_206, align 1, !dbg !11925, !range !1608, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !11925
  %_211 = zext i1 %147 to i64, !dbg !11925
  %148 = icmp eq i64 %_211, 0, !dbg !11925
  br i1 %148, label %bb125, label %bb124, !dbg !11925

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11945
  %150 = zext i1 %149 to i8, !dbg !11945
  store i8 %150, ptr %0, align 1, !dbg !11945
  br label %bb169, !dbg !11945

bb123:                                            ; No predecessors!
  unreachable, !dbg !11925

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11946
  %152 = zext i1 %151 to i8, !dbg !11946
  store i8 %152, ptr %0, align 1, !dbg !11946
  br label %bb169, !dbg !11946

bb128:                                            ; No predecessors!
  unreachable, !dbg !11924

bb143:                                            ; preds = %bb138, %bb130
  %_247 = load i64, ptr %self, align 8, !dbg !11947, !noundef !21
; call x86_64::registers::xcontrol::XCr0Flags::all
  %153 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17h78d3cf1a2ddef168E() #8, !dbg !11948
  store i64 %153, ptr %_251, align 8, !dbg !11948
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_249 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hd5175e38efb58f51E(ptr align 8 %_251) #8, !dbg !11948
  %_248 = xor i64 %_249, -1, !dbg !11949
  %154 = and i64 %_247, %_248, !dbg !11947
  store i64 %154, ptr %extra_bits, align 8, !dbg !11947
  %_252 = load i64, ptr %extra_bits, align 8, !dbg !11950, !noundef !21
  %155 = icmp eq i64 %_252, 0, !dbg !11950
  br i1 %155, label %bb162, label %bb146, !dbg !11950

bb132:                                            ; preds = %bb130
  %156 = load i8, ptr %first, align 1, !dbg !11921, !range !1608, !noundef !21
  %_227 = trunc i8 %156 to i1, !dbg !11921
  %_226 = xor i1 %_227, true, !dbg !11922
  br i1 %_226, label %bb133, label %bb138, !dbg !11922

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !11923
; call core::fmt::Formatter::write_str
  %_238 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10219, i64 3) #8, !dbg !11924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %157 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_238) #8, !dbg !11924
  %158 = zext i1 %157 to i8, !dbg !11924
  store i8 %158, ptr %_237, align 1, !dbg !11924
  %159 = load i8, ptr %_237, align 1, !dbg !11924, !range !1608, !noundef !21
  %160 = trunc i8 %159 to i1, !dbg !11924
  %_242 = zext i1 %160 to i64, !dbg !11924
  %161 = icmp eq i64 %_242, 0, !dbg !11924
  br i1 %161, label %bb143, label %bb142, !dbg !11924

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11925
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %162 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_229) #8, !dbg !11925
  %163 = zext i1 %162 to i8, !dbg !11925
  store i8 %163, ptr %_228, align 1, !dbg !11925
  %164 = load i8, ptr %_228, align 1, !dbg !11925, !range !1608, !noundef !21
  %165 = trunc i8 %164 to i1, !dbg !11925
  %_233 = zext i1 %165 to i64, !dbg !11925
  %166 = icmp eq i64 %_233, 0, !dbg !11925
  br i1 %166, label %bb138, label %bb137, !dbg !11925

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %167 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11951
  %168 = zext i1 %167 to i8, !dbg !11951
  store i8 %168, ptr %0, align 1, !dbg !11951
  br label %bb169, !dbg !11951

bb136:                                            ; No predecessors!
  unreachable, !dbg !11925

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %169 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11952
  %170 = zext i1 %169 to i8, !dbg !11952
  store i8 %170, ptr %0, align 1, !dbg !11952
  br label %bb169, !dbg !11952

bb141:                                            ; No predecessors!
  unreachable, !dbg !11924

bb162:                                            ; preds = %bb155, %bb143
  %171 = load i8, ptr %first, align 1, !dbg !11953, !range !1608, !noundef !21
  %_282 = trunc i8 %171 to i1, !dbg !11953
  br i1 %_282, label %bb163, label %bb168, !dbg !11953

bb146:                                            ; preds = %bb143
  %172 = load i8, ptr %first, align 1, !dbg !11954, !range !1608, !noundef !21
  %_254 = trunc i8 %172 to i1, !dbg !11954
  %_253 = xor i1 %_254, true, !dbg !11955
  br i1 %_253, label %bb147, label %bb152, !dbg !11955

bb152:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11956
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !11957
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_265) #8, !dbg !11957
  %174 = zext i1 %173 to i8, !dbg !11957
  store i8 %174, ptr %_264, align 1, !dbg !11957
  %175 = load i8, ptr %_264, align 1, !dbg !11957, !range !1608, !noundef !21
  %176 = trunc i8 %175 to i1, !dbg !11957
  %_269 = zext i1 %176 to i64, !dbg !11957
  %177 = icmp eq i64 %_269, 0, !dbg !11957
  br i1 %177, label %bb155, label %bb157, !dbg !11957

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_256 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11958
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_256) #8, !dbg !11958
  %179 = zext i1 %178 to i8, !dbg !11958
  store i8 %179, ptr %_255, align 1, !dbg !11958
  %180 = load i8, ptr %_255, align 1, !dbg !11958, !range !1608, !noundef !21
  %181 = trunc i8 %180 to i1, !dbg !11958
  %_260 = zext i1 %181 to i64, !dbg !11958
  %182 = icmp eq i64 %_260, 0, !dbg !11958
  br i1 %182, label %bb152, label %bb151, !dbg !11958

bb151:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11959
  %184 = zext i1 %183 to i8, !dbg !11959
  store i8 %184, ptr %0, align 1, !dbg !11959
  br label %bb169, !dbg !11959

bb150:                                            ; No predecessors!
  unreachable, !dbg !11958

bb155:                                            ; preds = %bb152
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_274 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11960
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %185 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_274) #8, !dbg !11960
  %186 = zext i1 %185 to i8, !dbg !11960
  store i8 %186, ptr %_273, align 1, !dbg !11960
  %187 = load i8, ptr %_273, align 1, !dbg !11960, !range !1608, !noundef !21
  %188 = trunc i8 %187 to i1, !dbg !11960
  %_278 = zext i1 %188 to i64, !dbg !11960
  %189 = icmp eq i64 %_278, 0, !dbg !11960
  br i1 %189, label %bb162, label %bb161, !dbg !11960

bb157:                                            ; preds = %bb152
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %190 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11961
  %191 = zext i1 %190 to i8, !dbg !11961
  store i8 %191, ptr %0, align 1, !dbg !11961
  br label %bb169, !dbg !11961

bb156:                                            ; No predecessors!
  unreachable, !dbg !11957

bb161:                                            ; preds = %bb155
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %192 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11962
  %193 = zext i1 %192 to i8, !dbg !11962
  store i8 %193, ptr %0, align 1, !dbg !11962
  br label %bb169, !dbg !11962

bb160:                                            ; No predecessors!
  unreachable, !dbg !11960

bb168:                                            ; preds = %bb163, %bb162
  store i8 0, ptr %0, align 1, !dbg !11963
  br label %bb169, !dbg !11927

bb163:                                            ; preds = %bb162
; call core::fmt::Formatter::write_str
  %_284 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !11964
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_284) #8, !dbg !11964
  %195 = zext i1 %194 to i8, !dbg !11964
  store i8 %195, ptr %_283, align 1, !dbg !11964
  %196 = load i8, ptr %_283, align 1, !dbg !11964, !range !1608, !noundef !21
  %197 = trunc i8 %196 to i1, !dbg !11964
  %_288 = zext i1 %197 to i64, !dbg !11964
  %198 = icmp eq i64 %_288, 0, !dbg !11964
  br i1 %198, label %bb168, label %bb167, !dbg !11964

bb167:                                            ; preds = %bb163
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10198) #8, !dbg !11965
  %200 = zext i1 %199 to i8, !dbg !11965
  store i8 %200, ptr %0, align 1, !dbg !11965
  br label %bb169, !dbg !11965

bb166:                                            ; No predecessors!
  unreachable, !dbg !11964
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc66e286ad915797eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11966 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11969, metadata !DIExpression()), !dbg !11971
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11970, metadata !DIExpression()), !dbg !11972
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11973
  ret i1 %0, !dbg !11974
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17he32ee655ae933b52E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11975 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11978, metadata !DIExpression()), !dbg !11980
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11979, metadata !DIExpression()), !dbg !11981
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11982
  ret i1 %0, !dbg !11983
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hbebb942f624acba4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11984 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11987, metadata !DIExpression()), !dbg !11989
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11988, metadata !DIExpression()), !dbg !11990
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11991
  ret i1 %0, !dbg !11992
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h198337d236ff7fd4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11993 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11996, metadata !DIExpression()), !dbg !11998
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11997, metadata !DIExpression()), !dbg !11999
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12000
  ret i1 %0, !dbg !12001
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17h78d3cf1a2ddef168E() unnamed_addr #0 !dbg !12002 {
start:
  ret i64 4611686018427388671, !dbg !12005
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hd5175e38efb58f51E(ptr align 8 %self) unnamed_addr #0 !dbg !12006 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12010, metadata !DIExpression()), !dbg !12011
  %0 = load i64, ptr %self, align 8, !dbg !12012, !noundef !21
  ret i64 %0, !dbg !12013
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h0fef556eb1521854E"(ptr align 8 %self) unnamed_addr #0 !dbg !12014 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12020, metadata !DIExpression()), !dbg !12022
  br i1 false, label %bb1, label %bb2, !dbg !12022

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12022, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !12022
  %1 = icmp eq i64 %_3, 1, !dbg !12022
  %2 = zext i1 %1 to i8, !dbg !12022
  store i8 %2, ptr %0, align 1, !dbg !12022
  br label %bb3, !dbg !12022

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12022
  br label %bb3, !dbg !12022

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12023, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12023
  ret i1 %4, !dbg !12023
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h2333667924ec6744E"(ptr align 8 %self) unnamed_addr #0 !dbg !12024 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12026, metadata !DIExpression()), !dbg !12028
  br i1 false, label %bb1, label %bb2, !dbg !12028

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12028, !noundef !21
  %_3 = and i64 %_4, 2, !dbg !12028
  %1 = icmp eq i64 %_3, 2, !dbg !12028
  %2 = zext i1 %1 to i8, !dbg !12028
  store i8 %2, ptr %0, align 1, !dbg !12028
  br label %bb3, !dbg !12028

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12028
  br label %bb3, !dbg !12028

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12029, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12029
  ret i1 %4, !dbg !12029
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h1cfcaab0021fd469E"(ptr align 8 %self) unnamed_addr #0 !dbg !12030 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12032, metadata !DIExpression()), !dbg !12034
  br i1 false, label %bb1, label %bb2, !dbg !12034

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12034, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !12034
  %1 = icmp eq i64 %_3, 4, !dbg !12034
  %2 = zext i1 %1 to i8, !dbg !12034
  store i8 %2, ptr %0, align 1, !dbg !12034
  br label %bb3, !dbg !12034

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12034
  br label %bb3, !dbg !12034

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12035, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12035
  ret i1 %4, !dbg !12035
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hfc6e714d1700bd3fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12036 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12038, metadata !DIExpression()), !dbg !12040
  br i1 false, label %bb1, label %bb2, !dbg !12040

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12040, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !12040
  %1 = icmp eq i64 %_3, 4, !dbg !12040
  %2 = zext i1 %1 to i8, !dbg !12040
  store i8 %2, ptr %0, align 1, !dbg !12040
  br label %bb3, !dbg !12040

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12040
  br label %bb3, !dbg !12040

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12041, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12041
  ret i1 %4, !dbg !12041
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h1882bfe4329fd4a2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12042 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12044, metadata !DIExpression()), !dbg !12046
  br i1 false, label %bb1, label %bb2, !dbg !12046

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12046, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !12046
  %1 = icmp eq i64 %_3, 8, !dbg !12046
  %2 = zext i1 %1 to i8, !dbg !12046
  store i8 %2, ptr %0, align 1, !dbg !12046
  br label %bb3, !dbg !12046

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12046
  br label %bb3, !dbg !12046

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12047, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12047
  ret i1 %4, !dbg !12047
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h9a0f0647eec81df0E"(ptr align 8 %self) unnamed_addr #0 !dbg !12048 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12050, metadata !DIExpression()), !dbg !12052
  br i1 false, label %bb1, label %bb2, !dbg !12052

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12052, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !12052
  %1 = icmp eq i64 %_3, 16, !dbg !12052
  %2 = zext i1 %1 to i8, !dbg !12052
  store i8 %2, ptr %0, align 1, !dbg !12052
  br label %bb3, !dbg !12052

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12052
  br label %bb3, !dbg !12052

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12053, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12053
  ret i1 %4, !dbg !12053
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hde606a9838acef1dE"(ptr align 8 %self) unnamed_addr #0 !dbg !12054 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12056, metadata !DIExpression()), !dbg !12058
  br i1 false, label %bb1, label %bb2, !dbg !12058

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12058, !noundef !21
  %_3 = and i64 %_4, 32, !dbg !12058
  %1 = icmp eq i64 %_3, 32, !dbg !12058
  %2 = zext i1 %1 to i8, !dbg !12058
  store i8 %2, ptr %0, align 1, !dbg !12058
  br label %bb3, !dbg !12058

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12058
  br label %bb3, !dbg !12058

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12059, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12059
  ret i1 %4, !dbg !12059
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h774d11e1920d1ca1E"(ptr align 8 %self) unnamed_addr #0 !dbg !12060 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12062, metadata !DIExpression()), !dbg !12064
  br i1 false, label %bb1, label %bb2, !dbg !12064

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12064, !noundef !21
  %_3 = and i64 %_4, 64, !dbg !12064
  %1 = icmp eq i64 %_3, 64, !dbg !12064
  %2 = zext i1 %1 to i8, !dbg !12064
  store i8 %2, ptr %0, align 1, !dbg !12064
  br label %bb3, !dbg !12064

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12064
  br label %bb3, !dbg !12064

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12065, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12065
  ret i1 %4, !dbg !12065
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hc53636a69284e6bcE"(ptr align 8 %self) unnamed_addr #0 !dbg !12066 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12068, metadata !DIExpression()), !dbg !12070
  br i1 false, label %bb1, label %bb2, !dbg !12070

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12070, !noundef !21
  %_3 = and i64 %_4, 128, !dbg !12070
  %1 = icmp eq i64 %_3, 128, !dbg !12070
  %2 = zext i1 %1 to i8, !dbg !12070
  store i8 %2, ptr %0, align 1, !dbg !12070
  br label %bb3, !dbg !12070

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12070
  br label %bb3, !dbg !12070

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12071, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12071
  ret i1 %4, !dbg !12071
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h8291ca3abd10e291E"(ptr align 8 %self) unnamed_addr #0 !dbg !12072 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12074, metadata !DIExpression()), !dbg !12076
  br i1 false, label %bb1, label %bb2, !dbg !12076

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12076, !noundef !21
  %_3 = and i64 %_4, 512, !dbg !12076
  %1 = icmp eq i64 %_3, 512, !dbg !12076
  %2 = zext i1 %1 to i8, !dbg !12076
  store i8 %2, ptr %0, align 1, !dbg !12076
  br label %bb3, !dbg !12076

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12076
  br label %bb3, !dbg !12076

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12077, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12077
  ret i1 %4, !dbg !12077
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hfe2f461f1052c872E"(ptr align 8 %self) unnamed_addr #0 !dbg !12078 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12080, metadata !DIExpression()), !dbg !12082
  br i1 false, label %bb1, label %bb2, !dbg !12082

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12082, !noundef !21
  %_3 = and i64 %_4, 4611686018427387904, !dbg !12082
  %1 = icmp eq i64 %_3, 4611686018427387904, !dbg !12082
  %2 = zext i1 %1 to i8, !dbg !12082
  store i8 %2, ptr %0, align 1, !dbg !12082
  br label %bb3, !dbg !12082

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12082
  br label %bb3, !dbg !12082

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12083, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12083
  ret i1 %4, !dbg !12083
}

; <x86_64::structures::gdt::GlobalDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc7754b6304b18066E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12084 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12089, metadata !DIExpression()), !dbg !12091
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12090, metadata !DIExpression()), !dbg !12091
  %0 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12092
  store ptr %0, ptr %_16, align 8, !dbg !12092
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h2e104e1edf632d7cE(ptr align 8 %f, ptr align 1 @alloc10223, i64 21, ptr align 1 @alloc10224, i64 5, ptr align 1 %self, ptr align 8 @vtable.p, ptr align 1 @alloc10228, i64 3, ptr align 1 %_16, ptr align 8 @vtable.q) #8, !dbg !12091
  ret i1 %1, !dbg !12093
}

; <x86_64::structures::gdt::Descriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h99fdad73fbd07103E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12094 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12114, metadata !DIExpression()), !dbg !12121
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12115, metadata !DIExpression()), !dbg !12121
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12116, metadata !DIExpression()), !dbg !12122
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !12120, metadata !DIExpression()), !dbg !12123
  %_3 = load i64, ptr %self, align 8, !dbg !12121, !range !1887, !noundef !21
  %1 = icmp eq i64 %_3, 0, !dbg !12121
  br i1 %1, label %bb3, label %bb1, !dbg !12121

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"structures::gdt::Descriptor::UserSegment", ptr %self, i32 0, i32 1, !dbg !12124
  store ptr %2, ptr %__self_0, align 8, !dbg !12124
; call core::fmt::Formatter::debug_tuple_field1_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10233, i64 11, ptr align 1 %__self_0, ptr align 8 @vtable.6) #8, !dbg !12125
  %4 = zext i1 %3 to i8, !dbg !12125
  store i8 %4, ptr %0, align 1, !dbg !12125
  br label %bb4, !dbg !12125

bb1:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 1, !dbg !12126
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !12126
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12118, metadata !DIExpression()), !dbg !12127
  %5 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 2, !dbg !12128
  store ptr %5, ptr %__self_1, align 8, !dbg !12128
; call core::fmt::Formatter::debug_tuple_field2_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17ha7fa31dd1f3f285bE(ptr align 8 %f, ptr align 1 @alloc10232, i64 13, ptr align 1 %__self_01, ptr align 8 @vtable.f, ptr align 1 %__self_1, ptr align 8 @vtable.6) #8, !dbg !12129
  %7 = zext i1 %6 to i8, !dbg !12129
  store i8 %7, ptr %0, align 1, !dbg !12129
  br label %bb4, !dbg !12129

bb2:                                              ; No predecessors!
  unreachable, !dbg !12121

bb4:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !12130, !range !1608, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !12130
  ret i1 %9, !dbg !12130
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h8e731a68b3ba0b54E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12131 {
start:
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_371 = alloca i8, align 1
  %_361 = alloca i8, align 1
  %_352 = alloca i8, align 1
  %_343 = alloca i8, align 1
  %_339 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_325 = alloca i8, align 1
  %_316 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_294 = alloca i8, align 1
  %_281 = alloca i8, align 1
  %_272 = alloca i8, align 1
  %_259 = alloca i8, align 1
  %_250 = alloca i8, align 1
  %_237 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12140, metadata !DIExpression()), !dbg !12282
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12141, metadata !DIExpression()), !dbg !12283
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12142, metadata !DIExpression()), !dbg !12284
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12144, metadata !DIExpression()), !dbg !12285
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12146, metadata !DIExpression()), !dbg !12286
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12148, metadata !DIExpression()), !dbg !12287
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12150, metadata !DIExpression()), !dbg !12288
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12152, metadata !DIExpression()), !dbg !12289
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12154, metadata !DIExpression()), !dbg !12290
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12156, metadata !DIExpression()), !dbg !12291
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12158, metadata !DIExpression()), !dbg !12292
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12160, metadata !DIExpression()), !dbg !12293
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12162, metadata !DIExpression()), !dbg !12294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12164, metadata !DIExpression()), !dbg !12295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12166, metadata !DIExpression()), !dbg !12296
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12168, metadata !DIExpression()), !dbg !12297
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12170, metadata !DIExpression()), !dbg !12298
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12172, metadata !DIExpression()), !dbg !12299
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12174, metadata !DIExpression()), !dbg !12300
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12176, metadata !DIExpression()), !dbg !12301
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12178, metadata !DIExpression()), !dbg !12302
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12180, metadata !DIExpression()), !dbg !12303
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12182, metadata !DIExpression()), !dbg !12304
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12184, metadata !DIExpression()), !dbg !12305
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12186, metadata !DIExpression()), !dbg !12306
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12188, metadata !DIExpression()), !dbg !12307
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12190, metadata !DIExpression()), !dbg !12308
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12192, metadata !DIExpression()), !dbg !12309
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12194, metadata !DIExpression()), !dbg !12310
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12196, metadata !DIExpression()), !dbg !12311
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12198, metadata !DIExpression()), !dbg !12312
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12200, metadata !DIExpression()), !dbg !12313
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12202, metadata !DIExpression()), !dbg !12314
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12204, metadata !DIExpression()), !dbg !12315
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12206, metadata !DIExpression()), !dbg !12316
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12208, metadata !DIExpression()), !dbg !12317
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12210, metadata !DIExpression()), !dbg !12318
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12212, metadata !DIExpression()), !dbg !12319
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12214, metadata !DIExpression()), !dbg !12320
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12216, metadata !DIExpression()), !dbg !12321
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12218, metadata !DIExpression()), !dbg !12322
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12220, metadata !DIExpression()), !dbg !12323
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12222, metadata !DIExpression()), !dbg !12324
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12224, metadata !DIExpression()), !dbg !12325
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12226, metadata !DIExpression()), !dbg !12326
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12228, metadata !DIExpression()), !dbg !12327
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12230, metadata !DIExpression()), !dbg !12328
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !12232, metadata !DIExpression()), !dbg !12329
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !12234, metadata !DIExpression()), !dbg !12330
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !12236, metadata !DIExpression()), !dbg !12331
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !12238, metadata !DIExpression()), !dbg !12332
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !12240, metadata !DIExpression()), !dbg !12333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !12242, metadata !DIExpression()), !dbg !12334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !12244, metadata !DIExpression()), !dbg !12335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !12246, metadata !DIExpression()), !dbg !12336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !12248, metadata !DIExpression()), !dbg !12337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !12250, metadata !DIExpression()), !dbg !12338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !12252, metadata !DIExpression()), !dbg !12339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !12254, metadata !DIExpression()), !dbg !12340
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !12256, metadata !DIExpression()), !dbg !12341
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !12258, metadata !DIExpression()), !dbg !12342
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !12260, metadata !DIExpression()), !dbg !12343
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !12262, metadata !DIExpression()), !dbg !12344
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12264, metadata !DIExpression()), !dbg !12345
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !12266, metadata !DIExpression()), !dbg !12346
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !12268, metadata !DIExpression()), !dbg !12347
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !12270, metadata !DIExpression()), !dbg !12348
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !12272, metadata !DIExpression()), !dbg !12349
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !12274, metadata !DIExpression()), !dbg !12350
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !12276, metadata !DIExpression()), !dbg !12351
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !12278, metadata !DIExpression()), !dbg !12352
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !12280, metadata !DIExpression()), !dbg !12353
  store i8 1, ptr %first, align 1, !dbg !12354
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h0d3fbafe6f301a28E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_4, label %bb2, label %bb13, !dbg !12355

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_26 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hf6d48b386c7a5906E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_26, label %bb15, label %bb26, !dbg !12355

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !12356
  %_6 = xor i1 %_7, true, !dbg !12357
  br i1 %_6, label %bb3, label %bb8, !dbg !12357

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10428, i64 8) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !12359
  %3 = zext i1 %2 to i8, !dbg !12359
  store i8 %3, ptr %_17, align 1, !dbg !12359
  %4 = load i8, ptr %_17, align 1, !dbg !12359, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !12359
  %_22 = zext i1 %5 to i64, !dbg !12359
  %6 = icmp eq i64 %_22, 0, !dbg !12359
  br i1 %6, label %bb13, label %bb12, !dbg !12359

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !12360
  %8 = zext i1 %7 to i8, !dbg !12360
  store i8 %8, ptr %_8, align 1, !dbg !12360
  %9 = load i8, ptr %_8, align 1, !dbg !12360, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !12360
  %_13 = zext i1 %10 to i64, !dbg !12360
  %11 = icmp eq i64 %_13, 0, !dbg !12360
  br i1 %11, label %bb8, label %bb7, !dbg !12360

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12361
  %13 = zext i1 %12 to i8, !dbg !12361
  store i8 %13, ptr %0, align 1, !dbg !12361
  br label %bb221, !dbg !12361

bb6:                                              ; No predecessors!
  unreachable, !dbg !12360

bb221:                                            ; preds = %bb220, %bb219, %bb213, %bb209, %bb203, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12362, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !12362
  ret i1 %15, !dbg !12362

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12363
  %17 = zext i1 %16 to i8, !dbg !12363
  store i8 %17, ptr %0, align 1, !dbg !12363
  br label %bb221, !dbg !12363

bb11:                                             ; No predecessors!
  unreachable, !dbg !12359

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_48 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h2be2cd5d442700c2E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_48, label %bb28, label %bb39, !dbg !12355

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !12356
  %_28 = xor i1 %_29, true, !dbg !12357
  br i1 %_28, label %bb16, label %bb21, !dbg !12357

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10420, i64 8) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !12359
  %20 = zext i1 %19 to i8, !dbg !12359
  store i8 %20, ptr %_39, align 1, !dbg !12359
  %21 = load i8, ptr %_39, align 1, !dbg !12359, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !12359
  %_44 = zext i1 %22 to i64, !dbg !12359
  %23 = icmp eq i64 %_44, 0, !dbg !12359
  br i1 %23, label %bb26, label %bb25, !dbg !12359

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !12360
  %25 = zext i1 %24 to i8, !dbg !12360
  store i8 %25, ptr %_30, align 1, !dbg !12360
  %26 = load i8, ptr %_30, align 1, !dbg !12360, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !12360
  %_35 = zext i1 %27 to i64, !dbg !12360
  %28 = icmp eq i64 %_35, 0, !dbg !12360
  br i1 %28, label %bb21, label %bb20, !dbg !12360

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12364
  %30 = zext i1 %29 to i8, !dbg !12364
  store i8 %30, ptr %0, align 1, !dbg !12364
  br label %bb221, !dbg !12364

bb19:                                             ; No predecessors!
  unreachable, !dbg !12360

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12365
  %32 = zext i1 %31 to i8, !dbg !12365
  store i8 %32, ptr %0, align 1, !dbg !12365
  br label %bb221, !dbg !12365

bb24:                                             ; No predecessors!
  unreachable, !dbg !12359

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_70 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h77d9423307620c7eE"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_70, label %bb41, label %bb52, !dbg !12355

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !12356
  %_50 = xor i1 %_51, true, !dbg !12357
  br i1 %_50, label %bb29, label %bb34, !dbg !12357

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10241, i64 10) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !12359
  %35 = zext i1 %34 to i8, !dbg !12359
  store i8 %35, ptr %_61, align 1, !dbg !12359
  %36 = load i8, ptr %_61, align 1, !dbg !12359, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !12359
  %_66 = zext i1 %37 to i64, !dbg !12359
  %38 = icmp eq i64 %_66, 0, !dbg !12359
  br i1 %38, label %bb39, label %bb38, !dbg !12359

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !12360
  %40 = zext i1 %39 to i8, !dbg !12360
  store i8 %40, ptr %_52, align 1, !dbg !12360
  %41 = load i8, ptr %_52, align 1, !dbg !12360, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !12360
  %_57 = zext i1 %42 to i64, !dbg !12360
  %43 = icmp eq i64 %_57, 0, !dbg !12360
  br i1 %43, label %bb34, label %bb33, !dbg !12360

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12366
  %45 = zext i1 %44 to i8, !dbg !12366
  store i8 %45, ptr %0, align 1, !dbg !12366
  br label %bb221, !dbg !12366

bb32:                                             ; No predecessors!
  unreachable, !dbg !12360

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12367
  %47 = zext i1 %46 to i8, !dbg !12367
  store i8 %47, ptr %0, align 1, !dbg !12367
  br label %bb221, !dbg !12367

bb37:                                             ; No predecessors!
  unreachable, !dbg !12359

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_92 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h3dbcfb00c056a070E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_92, label %bb54, label %bb65, !dbg !12355

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !12356
  %_72 = xor i1 %_73, true, !dbg !12357
  br i1 %_72, label %bb42, label %bb47, !dbg !12357

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10243, i64 10) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !12359
  %50 = zext i1 %49 to i8, !dbg !12359
  store i8 %50, ptr %_83, align 1, !dbg !12359
  %51 = load i8, ptr %_83, align 1, !dbg !12359, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !12359
  %_88 = zext i1 %52 to i64, !dbg !12359
  %53 = icmp eq i64 %_88, 0, !dbg !12359
  br i1 %53, label %bb52, label %bb51, !dbg !12359

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !12360
  %55 = zext i1 %54 to i8, !dbg !12360
  store i8 %55, ptr %_74, align 1, !dbg !12360
  %56 = load i8, ptr %_74, align 1, !dbg !12360, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !12360
  %_79 = zext i1 %57 to i64, !dbg !12360
  %58 = icmp eq i64 %_79, 0, !dbg !12360
  br i1 %58, label %bb47, label %bb46, !dbg !12360

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12368
  %60 = zext i1 %59 to i8, !dbg !12368
  store i8 %60, ptr %0, align 1, !dbg !12368
  br label %bb221, !dbg !12368

bb45:                                             ; No predecessors!
  unreachable, !dbg !12360

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12369
  %62 = zext i1 %61 to i8, !dbg !12369
  store i8 %62, ptr %0, align 1, !dbg !12369
  br label %bb221, !dbg !12369

bb50:                                             ; No predecessors!
  unreachable, !dbg !12359

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_114 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h389507263221a164E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_114, label %bb67, label %bb78, !dbg !12355

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !12356
  %_94 = xor i1 %_95, true, !dbg !12357
  br i1 %_94, label %bb55, label %bb60, !dbg !12357

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10245, i64 12) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !12359
  %65 = zext i1 %64 to i8, !dbg !12359
  store i8 %65, ptr %_105, align 1, !dbg !12359
  %66 = load i8, ptr %_105, align 1, !dbg !12359, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !12359
  %_110 = zext i1 %67 to i64, !dbg !12359
  %68 = icmp eq i64 %_110, 0, !dbg !12359
  br i1 %68, label %bb65, label %bb64, !dbg !12359

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !12360
  %70 = zext i1 %69 to i8, !dbg !12360
  store i8 %70, ptr %_96, align 1, !dbg !12360
  %71 = load i8, ptr %_96, align 1, !dbg !12360, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !12360
  %_101 = zext i1 %72 to i64, !dbg !12360
  %73 = icmp eq i64 %_101, 0, !dbg !12360
  br i1 %73, label %bb60, label %bb59, !dbg !12360

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12370
  %75 = zext i1 %74 to i8, !dbg !12370
  store i8 %75, ptr %0, align 1, !dbg !12370
  br label %bb221, !dbg !12370

bb58:                                             ; No predecessors!
  unreachable, !dbg !12360

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12371
  %77 = zext i1 %76 to i8, !dbg !12371
  store i8 %77, ptr %0, align 1, !dbg !12371
  br label %bb221, !dbg !12371

bb63:                                             ; No predecessors!
  unreachable, !dbg !12359

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_136 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h9bd2101d29ba4670E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_136, label %bb80, label %bb91, !dbg !12355

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !12356
  %_116 = xor i1 %_117, true, !dbg !12357
  br i1 %_116, label %bb68, label %bb73, !dbg !12357

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10247, i64 10) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !12359
  %80 = zext i1 %79 to i8, !dbg !12359
  store i8 %80, ptr %_127, align 1, !dbg !12359
  %81 = load i8, ptr %_127, align 1, !dbg !12359, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !12359
  %_132 = zext i1 %82 to i64, !dbg !12359
  %83 = icmp eq i64 %_132, 0, !dbg !12359
  br i1 %83, label %bb78, label %bb77, !dbg !12359

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !12360
  %85 = zext i1 %84 to i8, !dbg !12360
  store i8 %85, ptr %_118, align 1, !dbg !12360
  %86 = load i8, ptr %_118, align 1, !dbg !12360, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !12360
  %_123 = zext i1 %87 to i64, !dbg !12360
  %88 = icmp eq i64 %_123, 0, !dbg !12360
  br i1 %88, label %bb73, label %bb72, !dbg !12360

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12372
  %90 = zext i1 %89 to i8, !dbg !12372
  store i8 %90, ptr %0, align 1, !dbg !12372
  br label %bb221, !dbg !12372

bb71:                                             ; No predecessors!
  unreachable, !dbg !12360

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12373
  %92 = zext i1 %91 to i8, !dbg !12373
  store i8 %92, ptr %0, align 1, !dbg !12373
  br label %bb221, !dbg !12373

bb76:                                             ; No predecessors!
  unreachable, !dbg !12359

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_158 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h5f15c80b7f176affE"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_158, label %bb93, label %bb104, !dbg !12355

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !12356
  %_138 = xor i1 %_139, true, !dbg !12357
  br i1 %_138, label %bb81, label %bb86, !dbg !12357

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10418, i64 7) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !12359
  %95 = zext i1 %94 to i8, !dbg !12359
  store i8 %95, ptr %_149, align 1, !dbg !12359
  %96 = load i8, ptr %_149, align 1, !dbg !12359, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !12359
  %_154 = zext i1 %97 to i64, !dbg !12359
  %98 = icmp eq i64 %_154, 0, !dbg !12359
  br i1 %98, label %bb91, label %bb90, !dbg !12359

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !12360
  %100 = zext i1 %99 to i8, !dbg !12360
  store i8 %100, ptr %_140, align 1, !dbg !12360
  %101 = load i8, ptr %_140, align 1, !dbg !12360, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !12360
  %_145 = zext i1 %102 to i64, !dbg !12360
  %103 = icmp eq i64 %_145, 0, !dbg !12360
  br i1 %103, label %bb86, label %bb85, !dbg !12360

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12374
  %105 = zext i1 %104 to i8, !dbg !12374
  store i8 %105, ptr %0, align 1, !dbg !12374
  br label %bb221, !dbg !12374

bb84:                                             ; No predecessors!
  unreachable, !dbg !12360

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12375
  %107 = zext i1 %106 to i8, !dbg !12375
  store i8 %107, ptr %0, align 1, !dbg !12375
  br label %bb221, !dbg !12375

bb89:                                             ; No predecessors!
  unreachable, !dbg !12359

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_180 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h5fe475565fc7bb88E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_180, label %bb106, label %bb117, !dbg !12355

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !12356
  %_160 = xor i1 %_161, true, !dbg !12357
  br i1 %_160, label %bb94, label %bb99, !dbg !12357

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10251, i64 9) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !12359
  %110 = zext i1 %109 to i8, !dbg !12359
  store i8 %110, ptr %_171, align 1, !dbg !12359
  %111 = load i8, ptr %_171, align 1, !dbg !12359, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !12359
  %_176 = zext i1 %112 to i64, !dbg !12359
  %113 = icmp eq i64 %_176, 0, !dbg !12359
  br i1 %113, label %bb104, label %bb103, !dbg !12359

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !12360
  %115 = zext i1 %114 to i8, !dbg !12360
  store i8 %115, ptr %_162, align 1, !dbg !12360
  %116 = load i8, ptr %_162, align 1, !dbg !12360, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !12360
  %_167 = zext i1 %117 to i64, !dbg !12360
  %118 = icmp eq i64 %_167, 0, !dbg !12360
  br i1 %118, label %bb99, label %bb98, !dbg !12360

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12376
  %120 = zext i1 %119 to i8, !dbg !12376
  store i8 %120, ptr %0, align 1, !dbg !12376
  br label %bb221, !dbg !12376

bb97:                                             ; No predecessors!
  unreachable, !dbg !12360

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12377
  %122 = zext i1 %121 to i8, !dbg !12377
  store i8 %122, ptr %0, align 1, !dbg !12377
  br label %bb221, !dbg !12377

bb102:                                            ; No predecessors!
  unreachable, !dbg !12359

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_202 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h6f6aee774e485e1aE"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_202, label %bb119, label %bb130, !dbg !12355

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_183 = trunc i8 %123 to i1, !dbg !12356
  %_182 = xor i1 %_183, true, !dbg !12357
  br i1 %_182, label %bb107, label %bb112, !dbg !12357

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10253, i64 9) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !12359
  %125 = zext i1 %124 to i8, !dbg !12359
  store i8 %125, ptr %_193, align 1, !dbg !12359
  %126 = load i8, ptr %_193, align 1, !dbg !12359, !range !1608, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !12359
  %_198 = zext i1 %127 to i64, !dbg !12359
  %128 = icmp eq i64 %_198, 0, !dbg !12359
  br i1 %128, label %bb117, label %bb116, !dbg !12359

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !12360
  %130 = zext i1 %129 to i8, !dbg !12360
  store i8 %130, ptr %_184, align 1, !dbg !12360
  %131 = load i8, ptr %_184, align 1, !dbg !12360, !range !1608, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !12360
  %_189 = zext i1 %132 to i64, !dbg !12360
  %133 = icmp eq i64 %_189, 0, !dbg !12360
  br i1 %133, label %bb112, label %bb111, !dbg !12360

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12378
  %135 = zext i1 %134 to i8, !dbg !12378
  store i8 %135, ptr %0, align 1, !dbg !12378
  br label %bb221, !dbg !12378

bb110:                                            ; No predecessors!
  unreachable, !dbg !12360

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12379
  %137 = zext i1 %136 to i8, !dbg !12379
  store i8 %137, ptr %0, align 1, !dbg !12379
  br label %bb221, !dbg !12379

bb115:                                            ; No predecessors!
  unreachable, !dbg !12359

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_224 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h8172101cd769d026E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_224, label %bb132, label %bb143, !dbg !12355

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_205 = trunc i8 %138 to i1, !dbg !12356
  %_204 = xor i1 %_205, true, !dbg !12357
  br i1 %_204, label %bb120, label %bb125, !dbg !12357

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10255, i64 12) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_216) #8, !dbg !12359
  %140 = zext i1 %139 to i8, !dbg !12359
  store i8 %140, ptr %_215, align 1, !dbg !12359
  %141 = load i8, ptr %_215, align 1, !dbg !12359, !range !1608, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !12359
  %_220 = zext i1 %142 to i64, !dbg !12359
  %143 = icmp eq i64 %_220, 0, !dbg !12359
  br i1 %143, label %bb130, label %bb129, !dbg !12359

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_207) #8, !dbg !12360
  %145 = zext i1 %144 to i8, !dbg !12360
  store i8 %145, ptr %_206, align 1, !dbg !12360
  %146 = load i8, ptr %_206, align 1, !dbg !12360, !range !1608, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !12360
  %_211 = zext i1 %147 to i64, !dbg !12360
  %148 = icmp eq i64 %_211, 0, !dbg !12360
  br i1 %148, label %bb125, label %bb124, !dbg !12360

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12380
  %150 = zext i1 %149 to i8, !dbg !12380
  store i8 %150, ptr %0, align 1, !dbg !12380
  br label %bb221, !dbg !12380

bb123:                                            ; No predecessors!
  unreachable, !dbg !12360

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12381
  %152 = zext i1 %151 to i8, !dbg !12381
  store i8 %152, ptr %0, align 1, !dbg !12381
  br label %bb221, !dbg !12381

bb128:                                            ; No predecessors!
  unreachable, !dbg !12359

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_246 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h5016f1ff280106f8E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_246, label %bb145, label %bb156, !dbg !12355

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_227 = trunc i8 %153 to i1, !dbg !12356
  %_226 = xor i1 %_227, true, !dbg !12357
  br i1 %_226, label %bb133, label %bb138, !dbg !12357

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_238 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10257, i64 11) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_238) #8, !dbg !12359
  %155 = zext i1 %154 to i8, !dbg !12359
  store i8 %155, ptr %_237, align 1, !dbg !12359
  %156 = load i8, ptr %_237, align 1, !dbg !12359, !range !1608, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !12359
  %_242 = zext i1 %157 to i64, !dbg !12359
  %158 = icmp eq i64 %_242, 0, !dbg !12359
  br i1 %158, label %bb143, label %bb142, !dbg !12359

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_229) #8, !dbg !12360
  %160 = zext i1 %159 to i8, !dbg !12360
  store i8 %160, ptr %_228, align 1, !dbg !12360
  %161 = load i8, ptr %_228, align 1, !dbg !12360, !range !1608, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !12360
  %_233 = zext i1 %162 to i64, !dbg !12360
  %163 = icmp eq i64 %_233, 0, !dbg !12360
  br i1 %163, label %bb138, label %bb137, !dbg !12360

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12382
  %165 = zext i1 %164 to i8, !dbg !12382
  store i8 %165, ptr %0, align 1, !dbg !12382
  br label %bb221, !dbg !12382

bb136:                                            ; No predecessors!
  unreachable, !dbg !12360

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12383
  %167 = zext i1 %166 to i8, !dbg !12383
  store i8 %167, ptr %0, align 1, !dbg !12383
  br label %bb221, !dbg !12383

bb141:                                            ; No predecessors!
  unreachable, !dbg !12359

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_268 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hbce01c7414bced03E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_268, label %bb158, label %bb169, !dbg !12355

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_249 = trunc i8 %168 to i1, !dbg !12356
  %_248 = xor i1 %_249, true, !dbg !12357
  br i1 %_248, label %bb146, label %bb151, !dbg !12357

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_260 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10259, i64 10) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_260) #8, !dbg !12359
  %170 = zext i1 %169 to i8, !dbg !12359
  store i8 %170, ptr %_259, align 1, !dbg !12359
  %171 = load i8, ptr %_259, align 1, !dbg !12359, !range !1608, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !12359
  %_264 = zext i1 %172 to i64, !dbg !12359
  %173 = icmp eq i64 %_264, 0, !dbg !12359
  br i1 %173, label %bb156, label %bb155, !dbg !12359

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_251 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_251) #8, !dbg !12360
  %175 = zext i1 %174 to i8, !dbg !12360
  store i8 %175, ptr %_250, align 1, !dbg !12360
  %176 = load i8, ptr %_250, align 1, !dbg !12360, !range !1608, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !12360
  %_255 = zext i1 %177 to i64, !dbg !12360
  %178 = icmp eq i64 %_255, 0, !dbg !12360
  br i1 %178, label %bb151, label %bb150, !dbg !12360

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12384
  %180 = zext i1 %179 to i8, !dbg !12384
  store i8 %180, ptr %0, align 1, !dbg !12384
  br label %bb221, !dbg !12384

bb149:                                            ; No predecessors!
  unreachable, !dbg !12360

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12385
  %182 = zext i1 %181 to i8, !dbg !12385
  store i8 %182, ptr %0, align 1, !dbg !12385
  br label %bb221, !dbg !12385

bb154:                                            ; No predecessors!
  unreachable, !dbg !12359

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_290 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h72b3bb5c4be96796E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_290, label %bb171, label %bb182, !dbg !12355

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_271 = trunc i8 %183 to i1, !dbg !12356
  %_270 = xor i1 %_271, true, !dbg !12357
  br i1 %_270, label %bb159, label %bb164, !dbg !12357

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_282 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10261, i64 11) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_282) #8, !dbg !12359
  %185 = zext i1 %184 to i8, !dbg !12359
  store i8 %185, ptr %_281, align 1, !dbg !12359
  %186 = load i8, ptr %_281, align 1, !dbg !12359, !range !1608, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !12359
  %_286 = zext i1 %187 to i64, !dbg !12359
  %188 = icmp eq i64 %_286, 0, !dbg !12359
  br i1 %188, label %bb169, label %bb168, !dbg !12359

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_273 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_273) #8, !dbg !12360
  %190 = zext i1 %189 to i8, !dbg !12360
  store i8 %190, ptr %_272, align 1, !dbg !12360
  %191 = load i8, ptr %_272, align 1, !dbg !12360, !range !1608, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !12360
  %_277 = zext i1 %192 to i64, !dbg !12360
  %193 = icmp eq i64 %_277, 0, !dbg !12360
  br i1 %193, label %bb164, label %bb163, !dbg !12360

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12386
  %195 = zext i1 %194 to i8, !dbg !12386
  store i8 %195, ptr %0, align 1, !dbg !12386
  br label %bb221, !dbg !12386

bb162:                                            ; No predecessors!
  unreachable, !dbg !12360

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12387
  %197 = zext i1 %196 to i8, !dbg !12387
  store i8 %197, ptr %0, align 1, !dbg !12387
  br label %bb221, !dbg !12387

bb167:                                            ; No predecessors!
  unreachable, !dbg !12359

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_312 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h7b35d0fc9e024db8E"(ptr align 8 %self) #8, !dbg !12355
  br i1 %_312, label %bb184, label %bb195, !dbg !12355

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_293 = trunc i8 %198 to i1, !dbg !12356
  %_292 = xor i1 %_293, true, !dbg !12357
  br i1 %_292, label %bb172, label %bb177, !dbg !12357

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10263, i64 9) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_304) #8, !dbg !12359
  %200 = zext i1 %199 to i8, !dbg !12359
  store i8 %200, ptr %_303, align 1, !dbg !12359
  %201 = load i8, ptr %_303, align 1, !dbg !12359, !range !1608, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !12359
  %_308 = zext i1 %202 to i64, !dbg !12359
  %203 = icmp eq i64 %_308, 0, !dbg !12359
  br i1 %203, label %bb182, label %bb181, !dbg !12359

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_295 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_295) #8, !dbg !12360
  %205 = zext i1 %204 to i8, !dbg !12360
  store i8 %205, ptr %_294, align 1, !dbg !12360
  %206 = load i8, ptr %_294, align 1, !dbg !12360, !range !1608, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !12360
  %_299 = zext i1 %207 to i64, !dbg !12360
  %208 = icmp eq i64 %_299, 0, !dbg !12360
  br i1 %208, label %bb177, label %bb176, !dbg !12360

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12388
  %210 = zext i1 %209 to i8, !dbg !12388
  store i8 %210, ptr %0, align 1, !dbg !12388
  br label %bb221, !dbg !12388

bb175:                                            ; No predecessors!
  unreachable, !dbg !12360

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12389
  %212 = zext i1 %211 to i8, !dbg !12389
  store i8 %212, ptr %0, align 1, !dbg !12389
  br label %bb221, !dbg !12389

bb180:                                            ; No predecessors!
  unreachable, !dbg !12359

bb195:                                            ; preds = %bb190, %bb182
  %_335 = load i64, ptr %self, align 8, !dbg !12390, !noundef !21
; call x86_64::structures::gdt::DescriptorFlags::all
  %213 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17hc8487c7d0c06ed12E() #8, !dbg !12391
  store i64 %213, ptr %_339, align 8, !dbg !12391
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_337 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h8fb57a20116c3000E(ptr align 8 %_339) #8, !dbg !12391
  %_336 = xor i64 %_337, -1, !dbg !12392
  %214 = and i64 %_335, %_336, !dbg !12390
  store i64 %214, ptr %extra_bits, align 8, !dbg !12390
  %_340 = load i64, ptr %extra_bits, align 8, !dbg !12393, !noundef !21
  %215 = icmp eq i64 %_340, 0, !dbg !12393
  br i1 %215, label %bb214, label %bb198, !dbg !12393

bb184:                                            ; preds = %bb182
  %216 = load i8, ptr %first, align 1, !dbg !12356, !range !1608, !noundef !21
  %_315 = trunc i8 %216 to i1, !dbg !12356
  %_314 = xor i1 %_315, true, !dbg !12357
  br i1 %_314, label %bb185, label %bb190, !dbg !12357

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !12358
; call core::fmt::Formatter::write_str
  %_326 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10265, i64 10) #8, !dbg !12359
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %217 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_326) #8, !dbg !12359
  %218 = zext i1 %217 to i8, !dbg !12359
  store i8 %218, ptr %_325, align 1, !dbg !12359
  %219 = load i8, ptr %_325, align 1, !dbg !12359, !range !1608, !noundef !21
  %220 = trunc i8 %219 to i1, !dbg !12359
  %_330 = zext i1 %220 to i64, !dbg !12359
  %221 = icmp eq i64 %_330, 0, !dbg !12359
  br i1 %221, label %bb195, label %bb194, !dbg !12359

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_317 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12360
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %222 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_317) #8, !dbg !12360
  %223 = zext i1 %222 to i8, !dbg !12360
  store i8 %223, ptr %_316, align 1, !dbg !12360
  %224 = load i8, ptr %_316, align 1, !dbg !12360, !range !1608, !noundef !21
  %225 = trunc i8 %224 to i1, !dbg !12360
  %_321 = zext i1 %225 to i64, !dbg !12360
  %226 = icmp eq i64 %_321, 0, !dbg !12360
  br i1 %226, label %bb190, label %bb189, !dbg !12360

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %227 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12394
  %228 = zext i1 %227 to i8, !dbg !12394
  store i8 %228, ptr %0, align 1, !dbg !12394
  br label %bb221, !dbg !12394

bb188:                                            ; No predecessors!
  unreachable, !dbg !12360

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %229 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12395
  %230 = zext i1 %229 to i8, !dbg !12395
  store i8 %230, ptr %0, align 1, !dbg !12395
  br label %bb221, !dbg !12395

bb193:                                            ; No predecessors!
  unreachable, !dbg !12359

bb214:                                            ; preds = %bb207, %bb195
  %231 = load i8, ptr %first, align 1, !dbg !12396, !range !1608, !noundef !21
  %_370 = trunc i8 %231 to i1, !dbg !12396
  br i1 %_370, label %bb215, label %bb220, !dbg !12396

bb198:                                            ; preds = %bb195
  %232 = load i8, ptr %first, align 1, !dbg !12397, !range !1608, !noundef !21
  %_342 = trunc i8 %232 to i1, !dbg !12397
  %_341 = xor i1 %_342, true, !dbg !12398
  br i1 %_341, label %bb199, label %bb204, !dbg !12398

bb204:                                            ; preds = %bb199, %bb198
  store i8 0, ptr %first, align 1, !dbg !12399
; call core::fmt::Formatter::write_str
  %_353 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !12400
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %233 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_353) #8, !dbg !12400
  %234 = zext i1 %233 to i8, !dbg !12400
  store i8 %234, ptr %_352, align 1, !dbg !12400
  %235 = load i8, ptr %_352, align 1, !dbg !12400, !range !1608, !noundef !21
  %236 = trunc i8 %235 to i1, !dbg !12400
  %_357 = zext i1 %236 to i64, !dbg !12400
  %237 = icmp eq i64 %_357, 0, !dbg !12400
  br i1 %237, label %bb207, label %bb209, !dbg !12400

bb199:                                            ; preds = %bb198
; call core::fmt::Formatter::write_str
  %_344 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12401
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %238 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_344) #8, !dbg !12401
  %239 = zext i1 %238 to i8, !dbg !12401
  store i8 %239, ptr %_343, align 1, !dbg !12401
  %240 = load i8, ptr %_343, align 1, !dbg !12401, !range !1608, !noundef !21
  %241 = trunc i8 %240 to i1, !dbg !12401
  %_348 = zext i1 %241 to i64, !dbg !12401
  %242 = icmp eq i64 %_348, 0, !dbg !12401
  br i1 %242, label %bb204, label %bb203, !dbg !12401

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %243 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12402
  %244 = zext i1 %243 to i8, !dbg !12402
  store i8 %244, ptr %0, align 1, !dbg !12402
  br label %bb221, !dbg !12402

bb202:                                            ; No predecessors!
  unreachable, !dbg !12401

bb207:                                            ; preds = %bb204
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_362 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12403
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %245 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_362) #8, !dbg !12403
  %246 = zext i1 %245 to i8, !dbg !12403
  store i8 %246, ptr %_361, align 1, !dbg !12403
  %247 = load i8, ptr %_361, align 1, !dbg !12403, !range !1608, !noundef !21
  %248 = trunc i8 %247 to i1, !dbg !12403
  %_366 = zext i1 %248 to i64, !dbg !12403
  %249 = icmp eq i64 %_366, 0, !dbg !12403
  br i1 %249, label %bb214, label %bb213, !dbg !12403

bb209:                                            ; preds = %bb204
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %250 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12404
  %251 = zext i1 %250 to i8, !dbg !12404
  store i8 %251, ptr %0, align 1, !dbg !12404
  br label %bb221, !dbg !12404

bb208:                                            ; No predecessors!
  unreachable, !dbg !12400

bb213:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %252 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12405
  %253 = zext i1 %252 to i8, !dbg !12405
  store i8 %253, ptr %0, align 1, !dbg !12405
  br label %bb221, !dbg !12405

bb212:                                            ; No predecessors!
  unreachable, !dbg !12403

bb220:                                            ; preds = %bb215, %bb214
  store i8 0, ptr %0, align 1, !dbg !12406
  br label %bb221, !dbg !12362

bb215:                                            ; preds = %bb214
; call core::fmt::Formatter::write_str
  %_372 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !12407
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %254 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_372) #8, !dbg !12407
  %255 = zext i1 %254 to i8, !dbg !12407
  store i8 %255, ptr %_371, align 1, !dbg !12407
  %256 = load i8, ptr %_371, align 1, !dbg !12407, !range !1608, !noundef !21
  %257 = trunc i8 %256 to i1, !dbg !12407
  %_376 = zext i1 %257 to i64, !dbg !12407
  %258 = icmp eq i64 %_376, 0, !dbg !12407
  br i1 %258, label %bb220, label %bb219, !dbg !12407

bb219:                                            ; preds = %bb215
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %259 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10236) #8, !dbg !12408
  %260 = zext i1 %259 to i8, !dbg !12408
  store i8 %260, ptr %0, align 1, !dbg !12408
  br label %bb221, !dbg !12408

bb218:                                            ; No predecessors!
  unreachable, !dbg !12407
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc23ced2b3c4a6a6cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12409 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12412, metadata !DIExpression()), !dbg !12414
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12413, metadata !DIExpression()), !dbg !12415
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12416
  ret i1 %0, !dbg !12417
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h0eed4e7802e3f716E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12418 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12421, metadata !DIExpression()), !dbg !12423
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12422, metadata !DIExpression()), !dbg !12424
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12425
  ret i1 %0, !dbg !12426
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9e314f4a07a176e3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12427 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12430, metadata !DIExpression()), !dbg !12432
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12431, metadata !DIExpression()), !dbg !12433
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12434
  ret i1 %0, !dbg !12435
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h43ee694f5f14fe29E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12436 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12439, metadata !DIExpression()), !dbg !12441
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12440, metadata !DIExpression()), !dbg !12442
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12443
  ret i1 %0, !dbg !12444
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17hc8487c7d0c06ed12E() unnamed_addr #0 !dbg !12445 {
start:
  ret i64 -1, !dbg !12448
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h8fb57a20116c3000E(ptr align 8 %self) unnamed_addr #0 !dbg !12449 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12453, metadata !DIExpression()), !dbg !12454
  %0 = load i64, ptr %self, align 8, !dbg !12455, !noundef !21
  ret i64 %0, !dbg !12456
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h0d3fbafe6f301a28E"(ptr align 8 %self) unnamed_addr #0 !dbg !12457 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12463, metadata !DIExpression()), !dbg !12465
  br i1 false, label %bb1, label %bb2, !dbg !12465

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12465, !noundef !21
  %_3 = and i64 %_4, 1099511627776, !dbg !12465
  %1 = icmp eq i64 %_3, 1099511627776, !dbg !12465
  %2 = zext i1 %1 to i8, !dbg !12465
  store i8 %2, ptr %0, align 1, !dbg !12465
  br label %bb3, !dbg !12465

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12465
  br label %bb3, !dbg !12465

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12466, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12466
  ret i1 %4, !dbg !12466
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hf6d48b386c7a5906E"(ptr align 8 %self) unnamed_addr #0 !dbg !12467 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12469, metadata !DIExpression()), !dbg !12471
  br i1 false, label %bb1, label %bb2, !dbg !12471

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12471, !noundef !21
  %_3 = and i64 %_4, 2199023255552, !dbg !12471
  %1 = icmp eq i64 %_3, 2199023255552, !dbg !12471
  %2 = zext i1 %1 to i8, !dbg !12471
  store i8 %2, ptr %0, align 1, !dbg !12471
  br label %bb3, !dbg !12471

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12471
  br label %bb3, !dbg !12471

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12472, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12472
  ret i1 %4, !dbg !12472
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h2be2cd5d442700c2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12473 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12475, metadata !DIExpression()), !dbg !12477
  br i1 false, label %bb1, label %bb2, !dbg !12477

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12477, !noundef !21
  %_3 = and i64 %_4, 4398046511104, !dbg !12477
  %1 = icmp eq i64 %_3, 4398046511104, !dbg !12477
  %2 = zext i1 %1 to i8, !dbg !12477
  store i8 %2, ptr %0, align 1, !dbg !12477
  br label %bb3, !dbg !12477

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12477
  br label %bb3, !dbg !12477

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12478, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12478
  ret i1 %4, !dbg !12478
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h77d9423307620c7eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12479 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12481, metadata !DIExpression()), !dbg !12483
  br i1 false, label %bb1, label %bb2, !dbg !12483

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12483, !noundef !21
  %_3 = and i64 %_4, 8796093022208, !dbg !12483
  %1 = icmp eq i64 %_3, 8796093022208, !dbg !12483
  %2 = zext i1 %1 to i8, !dbg !12483
  store i8 %2, ptr %0, align 1, !dbg !12483
  br label %bb3, !dbg !12483

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12483
  br label %bb3, !dbg !12483

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12484, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12484
  ret i1 %4, !dbg !12484
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h3dbcfb00c056a070E"(ptr align 8 %self) unnamed_addr #0 !dbg !12485 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12487, metadata !DIExpression()), !dbg !12489
  br i1 false, label %bb1, label %bb2, !dbg !12489

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12489, !noundef !21
  %_3 = and i64 %_4, 17592186044416, !dbg !12489
  %1 = icmp eq i64 %_3, 17592186044416, !dbg !12489
  %2 = zext i1 %1 to i8, !dbg !12489
  store i8 %2, ptr %0, align 1, !dbg !12489
  br label %bb3, !dbg !12489

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12489
  br label %bb3, !dbg !12489

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12490, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12490
  ret i1 %4, !dbg !12490
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h389507263221a164E"(ptr align 8 %self) unnamed_addr #0 !dbg !12491 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12493, metadata !DIExpression()), !dbg !12495
  br i1 false, label %bb1, label %bb2, !dbg !12495

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12495, !noundef !21
  %_3 = and i64 %_4, 105553116266496, !dbg !12495
  %1 = icmp eq i64 %_3, 105553116266496, !dbg !12495
  %2 = zext i1 %1 to i8, !dbg !12495
  store i8 %2, ptr %0, align 1, !dbg !12495
  br label %bb3, !dbg !12495

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12495
  br label %bb3, !dbg !12495

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12496, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12496
  ret i1 %4, !dbg !12496
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h9bd2101d29ba4670E"(ptr align 8 %self) unnamed_addr #0 !dbg !12497 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12499, metadata !DIExpression()), !dbg !12501
  br i1 false, label %bb1, label %bb2, !dbg !12501

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12501, !noundef !21
  %_3 = and i64 %_4, 140737488355328, !dbg !12501
  %1 = icmp eq i64 %_3, 140737488355328, !dbg !12501
  %2 = zext i1 %1 to i8, !dbg !12501
  store i8 %2, ptr %0, align 1, !dbg !12501
  br label %bb3, !dbg !12501

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12501
  br label %bb3, !dbg !12501

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12502, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12502
  ret i1 %4, !dbg !12502
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h5f15c80b7f176affE"(ptr align 8 %self) unnamed_addr #0 !dbg !12503 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12505, metadata !DIExpression()), !dbg !12507
  br i1 false, label %bb1, label %bb2, !dbg !12507

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12507, !noundef !21
  %_3 = and i64 %_4, 4503599627370496, !dbg !12507
  %1 = icmp eq i64 %_3, 4503599627370496, !dbg !12507
  %2 = zext i1 %1 to i8, !dbg !12507
  store i8 %2, ptr %0, align 1, !dbg !12507
  br label %bb3, !dbg !12507

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12507
  br label %bb3, !dbg !12507

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12508, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12508
  ret i1 %4, !dbg !12508
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h5fe475565fc7bb88E"(ptr align 8 %self) unnamed_addr #0 !dbg !12509 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12511, metadata !DIExpression()), !dbg !12513
  br i1 false, label %bb1, label %bb2, !dbg !12513

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12513, !noundef !21
  %_3 = and i64 %_4, 9007199254740992, !dbg !12513
  %1 = icmp eq i64 %_3, 9007199254740992, !dbg !12513
  %2 = zext i1 %1 to i8, !dbg !12513
  store i8 %2, ptr %0, align 1, !dbg !12513
  br label %bb3, !dbg !12513

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12513
  br label %bb3, !dbg !12513

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12514, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12514
  ret i1 %4, !dbg !12514
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h6f6aee774e485e1aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12515 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12517, metadata !DIExpression()), !dbg !12519
  br i1 false, label %bb1, label %bb2, !dbg !12519

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12519, !noundef !21
  %_3 = and i64 %_4, 18014398509481984, !dbg !12519
  %1 = icmp eq i64 %_3, 18014398509481984, !dbg !12519
  %2 = zext i1 %1 to i8, !dbg !12519
  store i8 %2, ptr %0, align 1, !dbg !12519
  br label %bb3, !dbg !12519

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12519
  br label %bb3, !dbg !12519

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12520, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12520
  ret i1 %4, !dbg !12520
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h8172101cd769d026E"(ptr align 8 %self) unnamed_addr #0 !dbg !12521 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12523, metadata !DIExpression()), !dbg !12525
  br i1 false, label %bb1, label %bb2, !dbg !12525

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12525, !noundef !21
  %_3 = and i64 %_4, 36028797018963968, !dbg !12525
  %1 = icmp eq i64 %_3, 36028797018963968, !dbg !12525
  %2 = zext i1 %1 to i8, !dbg !12525
  store i8 %2, ptr %0, align 1, !dbg !12525
  br label %bb3, !dbg !12525

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12525
  br label %bb3, !dbg !12525

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12526, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12526
  ret i1 %4, !dbg !12526
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h5016f1ff280106f8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12527 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12529, metadata !DIExpression()), !dbg !12531
  br i1 false, label %bb1, label %bb2, !dbg !12531

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12531, !noundef !21
  %_3 = and i64 %_4, 65535, !dbg !12531
  %1 = icmp eq i64 %_3, 65535, !dbg !12531
  %2 = zext i1 %1 to i8, !dbg !12531
  store i8 %2, ptr %0, align 1, !dbg !12531
  br label %bb3, !dbg !12531

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12531
  br label %bb3, !dbg !12531

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12532, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12532
  ret i1 %4, !dbg !12532
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hbce01c7414bced03E"(ptr align 8 %self) unnamed_addr #0 !dbg !12533 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12535, metadata !DIExpression()), !dbg !12537
  br i1 false, label %bb1, label %bb2, !dbg !12537

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12537, !noundef !21
  %_3 = and i64 %_4, 4222124650659840, !dbg !12537
  %1 = icmp eq i64 %_3, 4222124650659840, !dbg !12537
  %2 = zext i1 %1 to i8, !dbg !12537
  store i8 %2, ptr %0, align 1, !dbg !12537
  br label %bb3, !dbg !12537

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12537
  br label %bb3, !dbg !12537

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12538, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12538
  ret i1 %4, !dbg !12538
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h72b3bb5c4be96796E"(ptr align 8 %self) unnamed_addr #0 !dbg !12539 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12541, metadata !DIExpression()), !dbg !12543
  br i1 false, label %bb1, label %bb2, !dbg !12543

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12543, !noundef !21
  %_3 = and i64 %_4, 1099511562240, !dbg !12543
  %1 = icmp eq i64 %_3, 1099511562240, !dbg !12543
  %2 = zext i1 %1 to i8, !dbg !12543
  store i8 %2, ptr %0, align 1, !dbg !12543
  br label %bb3, !dbg !12543

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12543
  br label %bb3, !dbg !12543

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12544, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12544
  ret i1 %4, !dbg !12544
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h7b35d0fc9e024db8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12545 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12547, metadata !DIExpression()), !dbg !12549
  br i1 false, label %bb1, label %bb2, !dbg !12549

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12549, !noundef !21
  %_3 = and i64 %_4, -72057594037927936, !dbg !12549
  %1 = icmp eq i64 %_3, -72057594037927936, !dbg !12549
  %2 = zext i1 %1 to i8, !dbg !12549
  store i8 %2, ptr %0, align 1, !dbg !12549
  br label %bb3, !dbg !12549

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12549
  br label %bb3, !dbg !12549

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12550, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12550
  ret i1 %4, !dbg !12550
}

; <x86_64::structures::idt::InterruptDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4f4148e29bf8ea61E"(ptr align 16 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12551 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_87 = alloca ptr, align 8
  %_8 = alloca [26 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12556, metadata !DIExpression()), !dbg !12577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12557, metadata !DIExpression()), !dbg !12577
  store ptr @alloc8440, ptr %names.dbg.spill, align 8, !dbg !12577
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !12558, metadata !DIExpression()), !dbg !12578
  %_14 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12579
  %_17 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 2, !dbg !12580
  %_20 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 3, !dbg !12581
  %_23 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 4, !dbg !12582
  %_26 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 5, !dbg !12583
  %_29 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 6, !dbg !12584
  %_32 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 7, !dbg !12585
  %_35 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 8, !dbg !12586
  %_38 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 9, !dbg !12587
  %_41 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 10, !dbg !12588
  %_44 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 11, !dbg !12589
  %_47 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 12, !dbg !12590
  %_50 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 13, !dbg !12591
  %_53 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 14, !dbg !12592
  %_56 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 15, !dbg !12593
  %_59 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 16, !dbg !12594
  %_62 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 17, !dbg !12595
  %_65 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 18, !dbg !12596
  %_68 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 19, !dbg !12597
  %_71 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 20, !dbg !12598
  %_74 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 21, !dbg !12599
  %_77 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 22, !dbg !12600
  %_80 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 23, !dbg !12601
  %_83 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 24, !dbg !12602
  %0 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 25, !dbg !12603
  store ptr %0, ptr %_87, align 8, !dbg !12603
  %1 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !12578
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !12578
  store ptr %self, ptr %2, align 8, !dbg !12578
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %3, align 8, !dbg !12578
  %4 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 1, !dbg !12578
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !12578
  store ptr %_14, ptr %5, align 8, !dbg !12578
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %6, align 8, !dbg !12578
  %7 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 2, !dbg !12578
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !12578
  store ptr %_17, ptr %8, align 8, !dbg !12578
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %9, align 8, !dbg !12578
  %10 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 3, !dbg !12578
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !12578
  store ptr %_20, ptr %11, align 8, !dbg !12578
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %12, align 8, !dbg !12578
  %13 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 4, !dbg !12578
  %14 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 0, !dbg !12578
  store ptr %_23, ptr %14, align 8, !dbg !12578
  %15 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %15, align 8, !dbg !12578
  %16 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 5, !dbg !12578
  %17 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 0, !dbg !12578
  store ptr %_26, ptr %17, align 8, !dbg !12578
  %18 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %18, align 8, !dbg !12578
  %19 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 6, !dbg !12578
  %20 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 0, !dbg !12578
  store ptr %_29, ptr %20, align 8, !dbg !12578
  %21 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %21, align 8, !dbg !12578
  %22 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 7, !dbg !12578
  %23 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 0, !dbg !12578
  store ptr %_32, ptr %23, align 8, !dbg !12578
  %24 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %24, align 8, !dbg !12578
  %25 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 8, !dbg !12578
  %26 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 0, !dbg !12578
  store ptr %_35, ptr %26, align 8, !dbg !12578
  %27 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 1, !dbg !12578
  store ptr @vtable.s, ptr %27, align 8, !dbg !12578
  %28 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 9, !dbg !12578
  %29 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 0, !dbg !12578
  store ptr %_38, ptr %29, align 8, !dbg !12578
  %30 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %30, align 8, !dbg !12578
  %31 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 10, !dbg !12578
  %32 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 0, !dbg !12578
  store ptr %_41, ptr %32, align 8, !dbg !12578
  %33 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 1, !dbg !12578
  store ptr @vtable.t, ptr %33, align 8, !dbg !12578
  %34 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 11, !dbg !12578
  %35 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 0, !dbg !12578
  store ptr %_44, ptr %35, align 8, !dbg !12578
  %36 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 1, !dbg !12578
  store ptr @vtable.t, ptr %36, align 8, !dbg !12578
  %37 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 12, !dbg !12578
  %38 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 0, !dbg !12578
  store ptr %_47, ptr %38, align 8, !dbg !12578
  %39 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 1, !dbg !12578
  store ptr @vtable.t, ptr %39, align 8, !dbg !12578
  %40 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 13, !dbg !12578
  %41 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 0, !dbg !12578
  store ptr %_50, ptr %41, align 8, !dbg !12578
  %42 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 1, !dbg !12578
  store ptr @vtable.t, ptr %42, align 8, !dbg !12578
  %43 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 14, !dbg !12578
  %44 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 0, !dbg !12578
  store ptr %_53, ptr %44, align 8, !dbg !12578
  %45 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 1, !dbg !12578
  store ptr @vtable.u, ptr %45, align 8, !dbg !12578
  %46 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 15, !dbg !12578
  %47 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 0, !dbg !12578
  store ptr %_56, ptr %47, align 8, !dbg !12578
  %48 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %48, align 8, !dbg !12578
  %49 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 16, !dbg !12578
  %50 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 0, !dbg !12578
  store ptr %_59, ptr %50, align 8, !dbg !12578
  %51 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %51, align 8, !dbg !12578
  %52 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 17, !dbg !12578
  %53 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 0, !dbg !12578
  store ptr %_62, ptr %53, align 8, !dbg !12578
  %54 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 1, !dbg !12578
  store ptr @vtable.t, ptr %54, align 8, !dbg !12578
  %55 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 18, !dbg !12578
  %56 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 0, !dbg !12578
  store ptr %_65, ptr %56, align 8, !dbg !12578
  %57 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 1, !dbg !12578
  store ptr @vtable.v, ptr %57, align 8, !dbg !12578
  %58 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 19, !dbg !12578
  %59 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 0, !dbg !12578
  store ptr %_68, ptr %59, align 8, !dbg !12578
  %60 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %60, align 8, !dbg !12578
  %61 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 20, !dbg !12578
  %62 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 0, !dbg !12578
  store ptr %_71, ptr %62, align 8, !dbg !12578
  %63 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %63, align 8, !dbg !12578
  %64 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 21, !dbg !12578
  %65 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 0, !dbg !12578
  store ptr %_74, ptr %65, align 8, !dbg !12578
  %66 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 1, !dbg !12578
  store ptr @vtable.w, ptr %66, align 8, !dbg !12578
  %67 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 22, !dbg !12578
  %68 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 0, !dbg !12578
  store ptr %_77, ptr %68, align 8, !dbg !12578
  %69 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 1, !dbg !12578
  store ptr @vtable.t, ptr %69, align 8, !dbg !12578
  %70 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 23, !dbg !12578
  %71 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 0, !dbg !12578
  store ptr %_80, ptr %71, align 8, !dbg !12578
  %72 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 1, !dbg !12578
  store ptr @vtable.t, ptr %72, align 8, !dbg !12578
  %73 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 24, !dbg !12578
  %74 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 0, !dbg !12578
  store ptr %_83, ptr %74, align 8, !dbg !12578
  %75 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 1, !dbg !12578
  store ptr @vtable.r, ptr %75, align 8, !dbg !12578
  %76 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_8, i64 0, i64 25, !dbg !12578
  %77 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 0, !dbg !12578
  store ptr %_87, ptr %77, align 8, !dbg !12578
  %78 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 1, !dbg !12578
  store ptr @vtable.x, ptr %78, align 8, !dbg !12578
  %79 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !12578
  store ptr %_8, ptr %79, align 8, !dbg !12578
  %80 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !12578
  store i64 26, ptr %80, align 8, !dbg !12578
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !12564, metadata !DIExpression()), !dbg !12604
; call core::fmt::Formatter::debug_struct_fields_finish
  %81 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h4f4bb6293c9ac641E(ptr align 8 %f, ptr align 1 @alloc10290, i64 24, ptr align 8 @alloc8440, i64 26, ptr align 8 %_8, i64 26) #8, !dbg !12604
  ret i1 %81, !dbg !12605
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hfff245ee446e224dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12606 {
start:
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_239 = alloca i8, align 1
  %_229 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_207 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12612, metadata !DIExpression()), !dbg !12706
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12613, metadata !DIExpression()), !dbg !12707
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12614, metadata !DIExpression()), !dbg !12708
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12616, metadata !DIExpression()), !dbg !12709
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12618, metadata !DIExpression()), !dbg !12710
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12620, metadata !DIExpression()), !dbg !12711
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12622, metadata !DIExpression()), !dbg !12712
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12624, metadata !DIExpression()), !dbg !12713
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12626, metadata !DIExpression()), !dbg !12714
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12628, metadata !DIExpression()), !dbg !12715
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12630, metadata !DIExpression()), !dbg !12716
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12632, metadata !DIExpression()), !dbg !12717
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12634, metadata !DIExpression()), !dbg !12718
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12636, metadata !DIExpression()), !dbg !12719
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12638, metadata !DIExpression()), !dbg !12720
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12640, metadata !DIExpression()), !dbg !12721
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12642, metadata !DIExpression()), !dbg !12722
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12644, metadata !DIExpression()), !dbg !12723
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12646, metadata !DIExpression()), !dbg !12724
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12648, metadata !DIExpression()), !dbg !12725
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12650, metadata !DIExpression()), !dbg !12726
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12652, metadata !DIExpression()), !dbg !12727
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12654, metadata !DIExpression()), !dbg !12728
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12656, metadata !DIExpression()), !dbg !12729
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12658, metadata !DIExpression()), !dbg !12730
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12660, metadata !DIExpression()), !dbg !12731
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12662, metadata !DIExpression()), !dbg !12732
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12664, metadata !DIExpression()), !dbg !12733
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12666, metadata !DIExpression()), !dbg !12734
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12668, metadata !DIExpression()), !dbg !12735
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12670, metadata !DIExpression()), !dbg !12736
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12672, metadata !DIExpression()), !dbg !12737
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12674, metadata !DIExpression()), !dbg !12738
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12676, metadata !DIExpression()), !dbg !12739
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12678, metadata !DIExpression()), !dbg !12740
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12680, metadata !DIExpression()), !dbg !12741
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12682, metadata !DIExpression()), !dbg !12742
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12684, metadata !DIExpression()), !dbg !12743
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12686, metadata !DIExpression()), !dbg !12744
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12688, metadata !DIExpression()), !dbg !12745
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12690, metadata !DIExpression()), !dbg !12746
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12692, metadata !DIExpression()), !dbg !12747
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12694, metadata !DIExpression()), !dbg !12748
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12696, metadata !DIExpression()), !dbg !12749
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12698, metadata !DIExpression()), !dbg !12750
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12700, metadata !DIExpression()), !dbg !12751
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12702, metadata !DIExpression()), !dbg !12752
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12704, metadata !DIExpression()), !dbg !12753
  store i8 1, ptr %first, align 1, !dbg !12754
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h534da22ded173fb6E"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_4, label %bb2, label %bb13, !dbg !12755

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hc2a135dff5659a07E"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_26, label %bb15, label %bb26, !dbg !12755

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !12756
  %_6 = xor i1 %_7, true, !dbg !12757
  br i1 %_6, label %bb3, label %bb8, !dbg !12757

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10294, i64 20) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !12759
  %3 = zext i1 %2 to i8, !dbg !12759
  store i8 %3, ptr %_17, align 1, !dbg !12759
  %4 = load i8, ptr %_17, align 1, !dbg !12759, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !12759
  %_22 = zext i1 %5 to i64, !dbg !12759
  %6 = icmp eq i64 %_22, 0, !dbg !12759
  br i1 %6, label %bb13, label %bb12, !dbg !12759

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !12760
  %8 = zext i1 %7 to i8, !dbg !12760
  store i8 %8, ptr %_8, align 1, !dbg !12760
  %9 = load i8, ptr %_8, align 1, !dbg !12760, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !12760
  %_13 = zext i1 %10 to i64, !dbg !12760
  %11 = icmp eq i64 %_13, 0, !dbg !12760
  br i1 %11, label %bb8, label %bb7, !dbg !12760

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12761
  %13 = zext i1 %12 to i8, !dbg !12761
  store i8 %13, ptr %0, align 1, !dbg !12761
  br label %bb143, !dbg !12761

bb6:                                              ; No predecessors!
  unreachable, !dbg !12760

bb143:                                            ; preds = %bb142, %bb141, %bb135, %bb131, %bb125, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12762, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !12762
  ret i1 %15, !dbg !12762

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12763
  %17 = zext i1 %16 to i8, !dbg !12763
  store i8 %17, ptr %0, align 1, !dbg !12763
  br label %bb143, !dbg !12763

bb11:                                             ; No predecessors!
  unreachable, !dbg !12759

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hf840d1f7c0b9457cE"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_48, label %bb28, label %bb39, !dbg !12755

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !12756
  %_28 = xor i1 %_29, true, !dbg !12757
  br i1 %_28, label %bb16, label %bb21, !dbg !12757

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10296, i64 15) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !12759
  %20 = zext i1 %19 to i8, !dbg !12759
  store i8 %20, ptr %_39, align 1, !dbg !12759
  %21 = load i8, ptr %_39, align 1, !dbg !12759, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !12759
  %_44 = zext i1 %22 to i64, !dbg !12759
  %23 = icmp eq i64 %_44, 0, !dbg !12759
  br i1 %23, label %bb26, label %bb25, !dbg !12759

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !12760
  %25 = zext i1 %24 to i8, !dbg !12760
  store i8 %25, ptr %_30, align 1, !dbg !12760
  %26 = load i8, ptr %_30, align 1, !dbg !12760, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !12760
  %_35 = zext i1 %27 to i64, !dbg !12760
  %28 = icmp eq i64 %_35, 0, !dbg !12760
  br i1 %28, label %bb21, label %bb20, !dbg !12760

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12764
  %30 = zext i1 %29 to i8, !dbg !12764
  store i8 %30, ptr %0, align 1, !dbg !12764
  br label %bb143, !dbg !12764

bb19:                                             ; No predecessors!
  unreachable, !dbg !12760

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12765
  %32 = zext i1 %31 to i8, !dbg !12765
  store i8 %32, ptr %0, align 1, !dbg !12765
  br label %bb143, !dbg !12765

bb24:                                             ; No predecessors!
  unreachable, !dbg !12759

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hf05b734ea4b1c72fE"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_70, label %bb41, label %bb52, !dbg !12755

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !12756
  %_50 = xor i1 %_51, true, !dbg !12757
  br i1 %_50, label %bb29, label %bb34, !dbg !12757

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10298, i64 9) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !12759
  %35 = zext i1 %34 to i8, !dbg !12759
  store i8 %35, ptr %_61, align 1, !dbg !12759
  %36 = load i8, ptr %_61, align 1, !dbg !12759, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !12759
  %_66 = zext i1 %37 to i64, !dbg !12759
  %38 = icmp eq i64 %_66, 0, !dbg !12759
  br i1 %38, label %bb39, label %bb38, !dbg !12759

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !12760
  %40 = zext i1 %39 to i8, !dbg !12760
  store i8 %40, ptr %_52, align 1, !dbg !12760
  %41 = load i8, ptr %_52, align 1, !dbg !12760, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !12760
  %_57 = zext i1 %42 to i64, !dbg !12760
  %43 = icmp eq i64 %_57, 0, !dbg !12760
  br i1 %43, label %bb34, label %bb33, !dbg !12760

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12766
  %45 = zext i1 %44 to i8, !dbg !12766
  store i8 %45, ptr %0, align 1, !dbg !12766
  br label %bb143, !dbg !12766

bb32:                                             ; No predecessors!
  unreachable, !dbg !12760

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12767
  %47 = zext i1 %46 to i8, !dbg !12767
  store i8 %47, ptr %0, align 1, !dbg !12767
  br label %bb143, !dbg !12767

bb37:                                             ; No predecessors!
  unreachable, !dbg !12759

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_92 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hd2ded6f79af23b4eE"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_92, label %bb54, label %bb65, !dbg !12755

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !12756
  %_72 = xor i1 %_73, true, !dbg !12757
  br i1 %_72, label %bb42, label %bb47, !dbg !12757

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10300, i64 15) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !12759
  %50 = zext i1 %49 to i8, !dbg !12759
  store i8 %50, ptr %_83, align 1, !dbg !12759
  %51 = load i8, ptr %_83, align 1, !dbg !12759, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !12759
  %_88 = zext i1 %52 to i64, !dbg !12759
  %53 = icmp eq i64 %_88, 0, !dbg !12759
  br i1 %53, label %bb52, label %bb51, !dbg !12759

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !12760
  %55 = zext i1 %54 to i8, !dbg !12760
  store i8 %55, ptr %_74, align 1, !dbg !12760
  %56 = load i8, ptr %_74, align 1, !dbg !12760, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !12760
  %_79 = zext i1 %57 to i64, !dbg !12760
  %58 = icmp eq i64 %_79, 0, !dbg !12760
  br i1 %58, label %bb47, label %bb46, !dbg !12760

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12768
  %60 = zext i1 %59 to i8, !dbg !12768
  store i8 %60, ptr %0, align 1, !dbg !12768
  br label %bb143, !dbg !12768

bb45:                                             ; No predecessors!
  unreachable, !dbg !12760

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12769
  %62 = zext i1 %61 to i8, !dbg !12769
  store i8 %62, ptr %0, align 1, !dbg !12769
  br label %bb143, !dbg !12769

bb50:                                             ; No predecessors!
  unreachable, !dbg !12759

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_114 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5e8ed969d6c3350fE"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_114, label %bb67, label %bb78, !dbg !12755

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !12756
  %_94 = xor i1 %_95, true, !dbg !12757
  br i1 %_94, label %bb55, label %bb60, !dbg !12757

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10302, i64 17) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !12759
  %65 = zext i1 %64 to i8, !dbg !12759
  store i8 %65, ptr %_105, align 1, !dbg !12759
  %66 = load i8, ptr %_105, align 1, !dbg !12759, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !12759
  %_110 = zext i1 %67 to i64, !dbg !12759
  %68 = icmp eq i64 %_110, 0, !dbg !12759
  br i1 %68, label %bb65, label %bb64, !dbg !12759

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !12760
  %70 = zext i1 %69 to i8, !dbg !12760
  store i8 %70, ptr %_96, align 1, !dbg !12760
  %71 = load i8, ptr %_96, align 1, !dbg !12760, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !12760
  %_101 = zext i1 %72 to i64, !dbg !12760
  %73 = icmp eq i64 %_101, 0, !dbg !12760
  br i1 %73, label %bb60, label %bb59, !dbg !12760

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12770
  %75 = zext i1 %74 to i8, !dbg !12770
  store i8 %75, ptr %0, align 1, !dbg !12770
  br label %bb143, !dbg !12770

bb58:                                             ; No predecessors!
  unreachable, !dbg !12760

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12771
  %77 = zext i1 %76 to i8, !dbg !12771
  store i8 %77, ptr %0, align 1, !dbg !12771
  br label %bb143, !dbg !12771

bb63:                                             ; No predecessors!
  unreachable, !dbg !12759

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_136 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h13f7c50b238fd3f9E"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_136, label %bb80, label %bb91, !dbg !12755

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !12756
  %_116 = xor i1 %_117, true, !dbg !12757
  br i1 %_116, label %bb68, label %bb73, !dbg !12757

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10304, i64 14) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !12759
  %80 = zext i1 %79 to i8, !dbg !12759
  store i8 %80, ptr %_127, align 1, !dbg !12759
  %81 = load i8, ptr %_127, align 1, !dbg !12759, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !12759
  %_132 = zext i1 %82 to i64, !dbg !12759
  %83 = icmp eq i64 %_132, 0, !dbg !12759
  br i1 %83, label %bb78, label %bb77, !dbg !12759

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !12760
  %85 = zext i1 %84 to i8, !dbg !12760
  store i8 %85, ptr %_118, align 1, !dbg !12760
  %86 = load i8, ptr %_118, align 1, !dbg !12760, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !12760
  %_123 = zext i1 %87 to i64, !dbg !12760
  %88 = icmp eq i64 %_123, 0, !dbg !12760
  br i1 %88, label %bb73, label %bb72, !dbg !12760

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12772
  %90 = zext i1 %89 to i8, !dbg !12772
  store i8 %90, ptr %0, align 1, !dbg !12772
  br label %bb143, !dbg !12772

bb71:                                             ; No predecessors!
  unreachable, !dbg !12760

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12773
  %92 = zext i1 %91 to i8, !dbg !12773
  store i8 %92, ptr %0, align 1, !dbg !12773
  br label %bb143, !dbg !12773

bb76:                                             ; No predecessors!
  unreachable, !dbg !12759

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_158 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h5e63cb59dd1834eeE"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_158, label %bb93, label %bb104, !dbg !12755

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !12756
  %_138 = xor i1 %_139, true, !dbg !12757
  br i1 %_138, label %bb81, label %bb86, !dbg !12757

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10306, i64 12) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !12759
  %95 = zext i1 %94 to i8, !dbg !12759
  store i8 %95, ptr %_149, align 1, !dbg !12759
  %96 = load i8, ptr %_149, align 1, !dbg !12759, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !12759
  %_154 = zext i1 %97 to i64, !dbg !12759
  %98 = icmp eq i64 %_154, 0, !dbg !12759
  br i1 %98, label %bb91, label %bb90, !dbg !12759

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !12760
  %100 = zext i1 %99 to i8, !dbg !12760
  store i8 %100, ptr %_140, align 1, !dbg !12760
  %101 = load i8, ptr %_140, align 1, !dbg !12760, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !12760
  %_145 = zext i1 %102 to i64, !dbg !12760
  %103 = icmp eq i64 %_145, 0, !dbg !12760
  br i1 %103, label %bb86, label %bb85, !dbg !12760

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12774
  %105 = zext i1 %104 to i8, !dbg !12774
  store i8 %105, ptr %0, align 1, !dbg !12774
  br label %bb143, !dbg !12774

bb84:                                             ; No predecessors!
  unreachable, !dbg !12760

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12775
  %107 = zext i1 %106 to i8, !dbg !12775
  store i8 %107, ptr %0, align 1, !dbg !12775
  br label %bb143, !dbg !12775

bb89:                                             ; No predecessors!
  unreachable, !dbg !12759

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_180 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h6cbe8511c8915476E"(ptr align 8 %self) #8, !dbg !12755
  br i1 %_180, label %bb106, label %bb117, !dbg !12755

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !12756
  %_160 = xor i1 %_161, true, !dbg !12757
  br i1 %_160, label %bb94, label %bb99, !dbg !12757

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10308, i64 3) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !12759
  %110 = zext i1 %109 to i8, !dbg !12759
  store i8 %110, ptr %_171, align 1, !dbg !12759
  %111 = load i8, ptr %_171, align 1, !dbg !12759, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !12759
  %_176 = zext i1 %112 to i64, !dbg !12759
  %113 = icmp eq i64 %_176, 0, !dbg !12759
  br i1 %113, label %bb104, label %bb103, !dbg !12759

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !12760
  %115 = zext i1 %114 to i8, !dbg !12760
  store i8 %115, ptr %_162, align 1, !dbg !12760
  %116 = load i8, ptr %_162, align 1, !dbg !12760, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !12760
  %_167 = zext i1 %117 to i64, !dbg !12760
  %118 = icmp eq i64 %_167, 0, !dbg !12760
  br i1 %118, label %bb99, label %bb98, !dbg !12760

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12776
  %120 = zext i1 %119 to i8, !dbg !12776
  store i8 %120, ptr %0, align 1, !dbg !12776
  br label %bb143, !dbg !12776

bb97:                                             ; No predecessors!
  unreachable, !dbg !12760

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12777
  %122 = zext i1 %121 to i8, !dbg !12777
  store i8 %122, ptr %0, align 1, !dbg !12777
  br label %bb143, !dbg !12777

bb102:                                            ; No predecessors!
  unreachable, !dbg !12759

bb117:                                            ; preds = %bb112, %bb104
  %_203 = load i64, ptr %self, align 8, !dbg !12778, !noundef !21
; call x86_64::structures::idt::PageFaultErrorCode::all
  %123 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h79a23145b9021059E() #8, !dbg !12779
  store i64 %123, ptr %_207, align 8, !dbg !12779
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_205 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hacd87c6d0453b0aaE(ptr align 8 %_207) #8, !dbg !12779
  %_204 = xor i64 %_205, -1, !dbg !12780
  %124 = and i64 %_203, %_204, !dbg !12778
  store i64 %124, ptr %extra_bits, align 8, !dbg !12778
  %_208 = load i64, ptr %extra_bits, align 8, !dbg !12781, !noundef !21
  %125 = icmp eq i64 %_208, 0, !dbg !12781
  br i1 %125, label %bb136, label %bb120, !dbg !12781

bb106:                                            ; preds = %bb104
  %126 = load i8, ptr %first, align 1, !dbg !12756, !range !1608, !noundef !21
  %_183 = trunc i8 %126 to i1, !dbg !12756
  %_182 = xor i1 %_183, true, !dbg !12757
  br i1 %_182, label %bb107, label %bb112, !dbg !12757

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !12758
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10310, i64 3) #8, !dbg !12759
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %127 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !12759
  %128 = zext i1 %127 to i8, !dbg !12759
  store i8 %128, ptr %_193, align 1, !dbg !12759
  %129 = load i8, ptr %_193, align 1, !dbg !12759, !range !1608, !noundef !21
  %130 = trunc i8 %129 to i1, !dbg !12759
  %_198 = zext i1 %130 to i64, !dbg !12759
  %131 = icmp eq i64 %_198, 0, !dbg !12759
  br i1 %131, label %bb117, label %bb116, !dbg !12759

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12760
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %132 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !12760
  %133 = zext i1 %132 to i8, !dbg !12760
  store i8 %133, ptr %_184, align 1, !dbg !12760
  %134 = load i8, ptr %_184, align 1, !dbg !12760, !range !1608, !noundef !21
  %135 = trunc i8 %134 to i1, !dbg !12760
  %_189 = zext i1 %135 to i64, !dbg !12760
  %136 = icmp eq i64 %_189, 0, !dbg !12760
  br i1 %136, label %bb112, label %bb111, !dbg !12760

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %137 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12782
  %138 = zext i1 %137 to i8, !dbg !12782
  store i8 %138, ptr %0, align 1, !dbg !12782
  br label %bb143, !dbg !12782

bb110:                                            ; No predecessors!
  unreachable, !dbg !12760

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12783
  %140 = zext i1 %139 to i8, !dbg !12783
  store i8 %140, ptr %0, align 1, !dbg !12783
  br label %bb143, !dbg !12783

bb115:                                            ; No predecessors!
  unreachable, !dbg !12759

bb136:                                            ; preds = %bb129, %bb117
  %141 = load i8, ptr %first, align 1, !dbg !12784, !range !1608, !noundef !21
  %_238 = trunc i8 %141 to i1, !dbg !12784
  br i1 %_238, label %bb137, label %bb142, !dbg !12784

bb120:                                            ; preds = %bb117
  %142 = load i8, ptr %first, align 1, !dbg !12785, !range !1608, !noundef !21
  %_210 = trunc i8 %142 to i1, !dbg !12785
  %_209 = xor i1 %_210, true, !dbg !12786
  br i1 %_209, label %bb121, label %bb126, !dbg !12786

bb126:                                            ; preds = %bb121, %bb120
  store i8 0, ptr %first, align 1, !dbg !12787
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !12788
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %143 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_221) #8, !dbg !12788
  %144 = zext i1 %143 to i8, !dbg !12788
  store i8 %144, ptr %_220, align 1, !dbg !12788
  %145 = load i8, ptr %_220, align 1, !dbg !12788, !range !1608, !noundef !21
  %146 = trunc i8 %145 to i1, !dbg !12788
  %_225 = zext i1 %146 to i64, !dbg !12788
  %147 = icmp eq i64 %_225, 0, !dbg !12788
  br i1 %147, label %bb129, label %bb131, !dbg !12788

bb121:                                            ; preds = %bb120
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12789
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %148 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_212) #8, !dbg !12789
  %149 = zext i1 %148 to i8, !dbg !12789
  store i8 %149, ptr %_211, align 1, !dbg !12789
  %150 = load i8, ptr %_211, align 1, !dbg !12789, !range !1608, !noundef !21
  %151 = trunc i8 %150 to i1, !dbg !12789
  %_216 = zext i1 %151 to i64, !dbg !12789
  %152 = icmp eq i64 %_216, 0, !dbg !12789
  br i1 %152, label %bb126, label %bb125, !dbg !12789

bb125:                                            ; preds = %bb121
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %153 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12790
  %154 = zext i1 %153 to i8, !dbg !12790
  store i8 %154, ptr %0, align 1, !dbg !12790
  br label %bb143, !dbg !12790

bb124:                                            ; No predecessors!
  unreachable, !dbg !12789

bb129:                                            ; preds = %bb126
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_230 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12791
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %155 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_230) #8, !dbg !12791
  %156 = zext i1 %155 to i8, !dbg !12791
  store i8 %156, ptr %_229, align 1, !dbg !12791
  %157 = load i8, ptr %_229, align 1, !dbg !12791, !range !1608, !noundef !21
  %158 = trunc i8 %157 to i1, !dbg !12791
  %_234 = zext i1 %158 to i64, !dbg !12791
  %159 = icmp eq i64 %_234, 0, !dbg !12791
  br i1 %159, label %bb136, label %bb135, !dbg !12791

bb131:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %160 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12792
  %161 = zext i1 %160 to i8, !dbg !12792
  store i8 %161, ptr %0, align 1, !dbg !12792
  br label %bb143, !dbg !12792

bb130:                                            ; No predecessors!
  unreachable, !dbg !12788

bb135:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %162 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12793
  %163 = zext i1 %162 to i8, !dbg !12793
  store i8 %163, ptr %0, align 1, !dbg !12793
  br label %bb143, !dbg !12793

bb134:                                            ; No predecessors!
  unreachable, !dbg !12791

bb142:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %0, align 1, !dbg !12794
  br label %bb143, !dbg !12762

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_240 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !12795
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %164 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_240) #8, !dbg !12795
  %165 = zext i1 %164 to i8, !dbg !12795
  store i8 %165, ptr %_239, align 1, !dbg !12795
  %166 = load i8, ptr %_239, align 1, !dbg !12795, !range !1608, !noundef !21
  %167 = trunc i8 %166 to i1, !dbg !12795
  %_244 = zext i1 %167 to i64, !dbg !12795
  %168 = icmp eq i64 %_244, 0, !dbg !12795
  br i1 %168, label %bb142, label %bb141, !dbg !12795

bb141:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %169 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10293) #8, !dbg !12796
  %170 = zext i1 %169 to i8, !dbg !12796
  store i8 %170, ptr %0, align 1, !dbg !12796
  br label %bb143, !dbg !12796

bb140:                                            ; No predecessors!
  unreachable, !dbg !12795
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h8f1f10d7ab277452E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12797 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12800, metadata !DIExpression()), !dbg !12802
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12801, metadata !DIExpression()), !dbg !12803
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12804
  ret i1 %0, !dbg !12805
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h5a007789afd7a34eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12806 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12809, metadata !DIExpression()), !dbg !12811
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12810, metadata !DIExpression()), !dbg !12812
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12813
  ret i1 %0, !dbg !12814
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hafd6a09b710b25e5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12815 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12818, metadata !DIExpression()), !dbg !12820
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12819, metadata !DIExpression()), !dbg !12821
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12822
  ret i1 %0, !dbg !12823
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hb8c6bae38ec29c19E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12824 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12827, metadata !DIExpression()), !dbg !12829
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12828, metadata !DIExpression()), !dbg !12830
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12831
  ret i1 %0, !dbg !12832
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h79a23145b9021059E() unnamed_addr #0 !dbg !12833 {
start:
  ret i64 2147516543, !dbg !12836
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hacd87c6d0453b0aaE(ptr align 8 %self) unnamed_addr #0 !dbg !12837 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12841, metadata !DIExpression()), !dbg !12842
  %0 = load i64, ptr %self, align 8, !dbg !12843, !noundef !21
  ret i64 %0, !dbg !12844
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h534da22ded173fb6E"(ptr align 8 %self) unnamed_addr #0 !dbg !12845 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12851, metadata !DIExpression()), !dbg !12853
  br i1 false, label %bb1, label %bb2, !dbg !12853

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12853, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !12853
  %1 = icmp eq i64 %_3, 1, !dbg !12853
  %2 = zext i1 %1 to i8, !dbg !12853
  store i8 %2, ptr %0, align 1, !dbg !12853
  br label %bb3, !dbg !12853

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12853
  br label %bb3, !dbg !12853

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12854, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12854
  ret i1 %4, !dbg !12854
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hc2a135dff5659a07E"(ptr align 8 %self) unnamed_addr #0 !dbg !12855 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12857, metadata !DIExpression()), !dbg !12859
  br i1 false, label %bb1, label %bb2, !dbg !12859

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12859, !noundef !21
  %_3 = and i64 %_4, 2, !dbg !12859
  %1 = icmp eq i64 %_3, 2, !dbg !12859
  %2 = zext i1 %1 to i8, !dbg !12859
  store i8 %2, ptr %0, align 1, !dbg !12859
  br label %bb3, !dbg !12859

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12859
  br label %bb3, !dbg !12859

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12860, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12860
  ret i1 %4, !dbg !12860
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hf840d1f7c0b9457cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12861 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12863, metadata !DIExpression()), !dbg !12865
  br i1 false, label %bb1, label %bb2, !dbg !12865

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12865, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !12865
  %1 = icmp eq i64 %_3, 4, !dbg !12865
  %2 = zext i1 %1 to i8, !dbg !12865
  store i8 %2, ptr %0, align 1, !dbg !12865
  br label %bb3, !dbg !12865

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12865
  br label %bb3, !dbg !12865

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12866, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12866
  ret i1 %4, !dbg !12866
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hf05b734ea4b1c72fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12867 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12869, metadata !DIExpression()), !dbg !12871
  br i1 false, label %bb1, label %bb2, !dbg !12871

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12871, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !12871
  %1 = icmp eq i64 %_3, 8, !dbg !12871
  %2 = zext i1 %1 to i8, !dbg !12871
  store i8 %2, ptr %0, align 1, !dbg !12871
  br label %bb3, !dbg !12871

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12871
  br label %bb3, !dbg !12871

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12872, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12872
  ret i1 %4, !dbg !12872
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hd2ded6f79af23b4eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12873 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12875, metadata !DIExpression()), !dbg !12877
  br i1 false, label %bb1, label %bb2, !dbg !12877

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12877, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !12877
  %1 = icmp eq i64 %_3, 16, !dbg !12877
  %2 = zext i1 %1 to i8, !dbg !12877
  store i8 %2, ptr %0, align 1, !dbg !12877
  br label %bb3, !dbg !12877

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12877
  br label %bb3, !dbg !12877

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12878, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12878
  ret i1 %4, !dbg !12878
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5e8ed969d6c3350fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12879 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12881, metadata !DIExpression()), !dbg !12883
  br i1 false, label %bb1, label %bb2, !dbg !12883

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12883, !noundef !21
  %_3 = and i64 %_4, 32, !dbg !12883
  %1 = icmp eq i64 %_3, 32, !dbg !12883
  %2 = zext i1 %1 to i8, !dbg !12883
  store i8 %2, ptr %0, align 1, !dbg !12883
  br label %bb3, !dbg !12883

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12883
  br label %bb3, !dbg !12883

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12884, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12884
  ret i1 %4, !dbg !12884
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h13f7c50b238fd3f9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12885 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12887, metadata !DIExpression()), !dbg !12889
  br i1 false, label %bb1, label %bb2, !dbg !12889

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12889, !noundef !21
  %_3 = and i64 %_4, 64, !dbg !12889
  %1 = icmp eq i64 %_3, 64, !dbg !12889
  %2 = zext i1 %1 to i8, !dbg !12889
  store i8 %2, ptr %0, align 1, !dbg !12889
  br label %bb3, !dbg !12889

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12889
  br label %bb3, !dbg !12889

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12890, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12890
  ret i1 %4, !dbg !12890
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h5e63cb59dd1834eeE"(ptr align 8 %self) unnamed_addr #0 !dbg !12891 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12893, metadata !DIExpression()), !dbg !12895
  br i1 false, label %bb1, label %bb2, !dbg !12895

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12895, !noundef !21
  %_3 = and i64 %_4, 32768, !dbg !12895
  %1 = icmp eq i64 %_3, 32768, !dbg !12895
  %2 = zext i1 %1 to i8, !dbg !12895
  store i8 %2, ptr %0, align 1, !dbg !12895
  br label %bb3, !dbg !12895

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12895
  br label %bb3, !dbg !12895

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12896, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12896
  ret i1 %4, !dbg !12896
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h6cbe8511c8915476E"(ptr align 8 %self) unnamed_addr #0 !dbg !12897 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12899, metadata !DIExpression()), !dbg !12901
  br i1 false, label %bb1, label %bb2, !dbg !12901

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12901, !noundef !21
  %_3 = and i64 %_4, 2147483648, !dbg !12901
  %1 = icmp eq i64 %_3, 2147483648, !dbg !12901
  %2 = zext i1 %1 to i8, !dbg !12901
  store i8 %2, ptr %0, align 1, !dbg !12901
  br label %bb3, !dbg !12901

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12901
  br label %bb3, !dbg !12901

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12902, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !12902
  ret i1 %4, !dbg !12902
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17heba41f5f730eb036E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12903 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12909, metadata !DIExpression()), !dbg !12911
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12910, metadata !DIExpression()), !dbg !12911
  %0 = load i8, ptr %self, align 1, !dbg !12911, !range !5854, !noundef !21
  %_5 = zext i8 %0 to i64, !dbg !12911
  switch i64 %_5, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12911

bb2:                                              ; preds = %start
  unreachable, !dbg !12911

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12911
  store ptr @alloc10316, ptr %1, align 8, !dbg !12911
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12911
  store i64 3, ptr %2, align 8, !dbg !12911
  br label %bb5, !dbg !12912

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12911
  store ptr @alloc10315, ptr %3, align 8, !dbg !12911
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12911
  store i64 3, ptr %4, align 8, !dbg !12911
  br label %bb5, !dbg !12912

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12911
  store ptr @alloc10314, ptr %5, align 8, !dbg !12911
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12911
  store i64 3, ptr %6, align 8, !dbg !12911
  br label %bb5, !dbg !12912

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12911
  %8 = load ptr, ptr %7, align 8, !dbg !12911, !nonnull !21, !align !1581, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12911
  %10 = load i64, ptr %9, align 8, !dbg !12911, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12911
  ret i1 %11, !dbg !12913
}

; <x86_64::structures::idt::ExceptionVector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h412c7e452cf687fdE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12914 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12920, metadata !DIExpression()), !dbg !12922
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12921, metadata !DIExpression()), !dbg !12922
  %_5 = load i8, ptr %self, align 1, !dbg !12922, !range !12923, !noundef !21
  switch i8 %_5, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb6
    i8 4, label %bb7
    i8 5, label %bb8
    i8 6, label %bb9
    i8 7, label %bb10
    i8 8, label %bb11
    i8 10, label %bb12
    i8 11, label %bb13
    i8 12, label %bb14
    i8 13, label %bb15
    i8 14, label %bb16
    i8 16, label %bb17
    i8 17, label %bb18
    i8 18, label %bb19
    i8 19, label %bb20
    i8 20, label %bb21
    i8 21, label %bb22
    i8 28, label %bb23
    i8 29, label %bb24
    i8 30, label %bb1
  ], !dbg !12922

bb2:                                              ; preds = %start
  unreachable, !dbg !12922

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10339, ptr %0, align 8, !dbg !12922
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 8, ptr %1, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10338, ptr %2, align 8, !dbg !12922
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 5, ptr %3, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10337, ptr %4, align 8, !dbg !12922
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 20, ptr %5, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb6:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10336, ptr %6, align 8, !dbg !12922
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 10, ptr %7, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb7:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10335, ptr %8, align 8, !dbg !12922
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 8, ptr %9, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb8:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10334, ptr %10, align 8, !dbg !12922
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 10, ptr %11, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb9:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10333, ptr %12, align 8, !dbg !12922
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 13, ptr %13, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb10:                                             ; preds = %start
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10332, ptr %14, align 8, !dbg !12922
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 18, ptr %15, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb11:                                             ; preds = %start
  %16 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10331, ptr %16, align 8, !dbg !12922
  %17 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 6, ptr %17, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb12:                                             ; preds = %start
  %18 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10330, ptr %18, align 8, !dbg !12922
  %19 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 10, ptr %19, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb13:                                             ; preds = %start
  %20 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10329, ptr %20, align 8, !dbg !12922
  %21 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 17, ptr %21, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb14:                                             ; preds = %start
  %22 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10328, ptr %22, align 8, !dbg !12922
  %23 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 5, ptr %23, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb15:                                             ; preds = %start
  %24 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10327, ptr %24, align 8, !dbg !12922
  %25 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 17, ptr %25, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb16:                                             ; preds = %start
  %26 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10326, ptr %26, align 8, !dbg !12922
  %27 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 4, ptr %27, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb17:                                             ; preds = %start
  %28 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10325, ptr %28, align 8, !dbg !12922
  %29 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 16, ptr %29, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb18:                                             ; preds = %start
  %30 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10324, ptr %30, align 8, !dbg !12922
  %31 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 14, ptr %31, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb19:                                             ; preds = %start
  %32 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10323, ptr %32, align 8, !dbg !12922
  %33 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 12, ptr %33, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb20:                                             ; preds = %start
  %34 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10322, ptr %34, align 8, !dbg !12922
  %35 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 17, ptr %35, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb21:                                             ; preds = %start
  %36 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10321, ptr %36, align 8, !dbg !12922
  %37 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 14, ptr %37, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb22:                                             ; preds = %start
  %38 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10320, ptr %38, align 8, !dbg !12922
  %39 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 17, ptr %39, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb23:                                             ; preds = %start
  %40 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10319, ptr %40, align 8, !dbg !12922
  %41 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 19, ptr %41, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb24:                                             ; preds = %start
  %42 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10318, ptr %42, align 8, !dbg !12922
  %43 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 16, ptr %43, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb1:                                              ; preds = %start
  %44 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  store ptr @alloc10317, ptr %44, align 8, !dbg !12922
  %45 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  store i64 8, ptr %45, align 8, !dbg !12922
  br label %bb25, !dbg !12924

bb25:                                             ; preds = %bb3, %bb4, %bb5, %bb6, %bb7, %bb8, %bb9, %bb10, %bb11, %bb12, %bb13, %bb14, %bb15, %bb16, %bb17, %bb18, %bb19, %bb20, %bb21, %bb22, %bb23, %bb24, %bb1
  %46 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12922
  %47 = load ptr, ptr %46, align 8, !dbg !12922, !nonnull !21, !align !1581, !noundef !21
  %48 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12922
  %49 = load i64, ptr %48, align 8, !dbg !12922, !noundef !21
; call core::fmt::Formatter::write_str
  %50 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %47, i64 %49) #8, !dbg !12922
  ret i1 %50, !dbg !12925
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h93f15429c730fde4E"(i64 %start_address) unnamed_addr #0 !dbg !12926 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12928, metadata !DIExpression()), !dbg !12929
  store i64 %start_address, ptr %0, align 8, !dbg !12930
  %1 = load i64, ptr %0, align 8, !dbg !12931
  ret i64 %1, !dbg !12931
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hab01def0d27fd564E"(i64 %start_address) unnamed_addr #0 !dbg !12932 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12934, metadata !DIExpression()), !dbg !12935
  store i64 %start_address, ptr %0, align 8, !dbg !12936
  %1 = load i64, ptr %0, align 8, !dbg !12937
  ret i64 %1, !dbg !12937
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbec86affcb120af1E"(i64 %start_address) unnamed_addr #0 !dbg !12938 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12940, metadata !DIExpression()), !dbg !12941
  store i64 %start_address, ptr %0, align 8, !dbg !12942
  %1 = load i64, ptr %0, align 8, !dbg !12943
  ret i64 %1, !dbg !12943
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h7c07390a72236aabE"(i64 %0) unnamed_addr #0 !dbg !12944 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12948, metadata !DIExpression()), !dbg !12949
  %2 = load i64, ptr %self, align 8, !dbg !12950, !noundef !21
  ret i64 %2, !dbg !12951
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hac60dc8854437992E"(i64 %0) unnamed_addr #0 !dbg !12952 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12956, metadata !DIExpression()), !dbg !12957
  %2 = load i64, ptr %self, align 8, !dbg !12958, !noundef !21
  ret i64 %2, !dbg !12959
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hb2851e84c83a6943E"(i64 %0) unnamed_addr #0 !dbg !12960 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12964, metadata !DIExpression()), !dbg !12965
  %2 = load i64, ptr %self, align 8, !dbg !12966, !noundef !21
  ret i64 %2, !dbg !12967
}

; <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h32cc268c8621ab3aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12968 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12973, metadata !DIExpression()), !dbg !12975
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12974, metadata !DIExpression()), !dbg !12975
  %0 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !12976
  store ptr %0, ptr %_16, align 8, !dbg !12976
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h2e104e1edf632d7cE(ptr align 8 %f, ptr align 1 @alloc10340, i64 15, ptr align 1 @alloc10341, i64 17, ptr align 1 %self, ptr align 8 @vtable.y, ptr align 1 @alloc10345, i64 13, ptr align 1 %_16, ptr align 8 @vtable.z) #8, !dbg !12975
  ret i1 %1, !dbg !12977
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha5c41f52a1fa17beE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12978 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12984, metadata !DIExpression()), !dbg !12986
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12985, metadata !DIExpression()), !dbg !12986
  store ptr %self, ptr %_11, align 8, !dbg !12987
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hf4ed73bd710aadcaE(ptr align 8 %f, ptr align 1 @alloc10349, i64 15, ptr align 1 @alloc10350, i64 24, ptr align 1 %_11, ptr align 8 @vtable.A) #8, !dbg !12986
  ret i1 %0, !dbg !12988
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f574c3ea552e08eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12989 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12995, metadata !DIExpression()), !dbg !12997
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12996, metadata !DIExpression()), !dbg !12997
  %0 = load i8, ptr %self, align 1, !dbg !12997, !range !1608, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !12997
  %_5 = zext i1 %1 to i64, !dbg !12997
  %2 = icmp eq i64 %_5, 0, !dbg !12997
  br i1 %2, label %bb3, label %bb1, !dbg !12997

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12997
  store ptr @alloc10380, ptr %3, align 8, !dbg !12997
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12997
  store i64 9, ptr %4, align 8, !dbg !12997
  br label %bb4, !dbg !12998

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12997
  store ptr @alloc10357, ptr %5, align 8, !dbg !12997
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12997
  store i64 16, ptr %6, align 8, !dbg !12997
  br label %bb4, !dbg !12998

bb2:                                              ; No predecessors!
  unreachable, !dbg !12997

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !12997
  %8 = load ptr, ptr %7, align 8, !dbg !12997, !nonnull !21, !align !1581, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !12997
  %10 = load i64, ptr %9, align 8, !dbg !12997, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12997
  ret i1 %11, !dbg !12999
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17hdaf21d477f9cf549E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13000 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13006, metadata !DIExpression()), !dbg !13008
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13007, metadata !DIExpression()), !dbg !13008
  %0 = load i8, ptr %self, align 1, !dbg !13008, !range !1608, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !13008
  %_5 = zext i1 %1 to i64, !dbg !13008
  %2 = icmp eq i64 %_5, 0, !dbg !13008
  br i1 %2, label %bb3, label %bb1, !dbg !13008

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13008
  store ptr @alloc10357, ptr %3, align 8, !dbg !13008
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13008
  store i64 16, ptr %4, align 8, !dbg !13008
  br label %bb4, !dbg !13009

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13008
  store ptr @alloc10356, ptr %5, align 8, !dbg !13008
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13008
  store i64 21, ptr %6, align 8, !dbg !13008
  br label %bb4, !dbg !13009

bb2:                                              ; No predecessors!
  unreachable, !dbg !13008

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13008
  %8 = load ptr, ptr %7, align 8, !dbg !13008, !nonnull !21, !align !1581, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13008
  %10 = load i64, ptr %9, align 8, !dbg !13008, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13008
  ret i1 %11, !dbg !13010
}

; <x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h7de984151cc0d67cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13011 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13016, metadata !DIExpression()), !dbg !13018
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13017, metadata !DIExpression()), !dbg !13018
  store ptr %self, ptr %_11, align 8, !dbg !13019
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hf4ed73bd710aadcaE(ptr align 8 %f, ptr align 1 @alloc10358, i64 15, ptr align 1 @alloc10359, i64 5, ptr align 1 %_11, ptr align 8 @vtable.B) #8, !dbg !13018
  ret i1 %0, !dbg !13020
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h9dadbf0bd44cc1a1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13021 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13026, metadata !DIExpression()), !dbg !13028
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13027, metadata !DIExpression()), !dbg !13028
  store ptr %self, ptr %_11, align 8, !dbg !13029
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hf4ed73bd710aadcaE(ptr align 8 %f, ptr align 1 @alloc10363, i64 10, ptr align 1 @alloc10386, i64 6, ptr align 1 %_11, ptr align 8 @vtable.4) #8, !dbg !13028
  ret i1 %0, !dbg !13030
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h548137a51539975aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13031 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13036, metadata !DIExpression()), !dbg !13038
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13037, metadata !DIExpression()), !dbg !13038
  %0 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !13039
  store ptr %0, ptr %_16, align 8, !dbg !13039
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h2e104e1edf632d7cE(ptr align 8 %f, ptr align 1 @alloc10365, i64 18, ptr align 1 @alloc10366, i64 2, ptr align 1 %self, ptr align 8 @vtable.C, ptr align 1 @alloc10370, i64 15, ptr align 1 %_16, ptr align 8 @vtable.D) #8, !dbg !13038
  ret i1 %1, !dbg !13040
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f8ee55f12bf11d1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13041 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13044, metadata !DIExpression()), !dbg !13046
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13045, metadata !DIExpression()), !dbg !13046
  %0 = load i8, ptr %self, align 1, !dbg !13046, !range !1608, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !13046
  %_5 = zext i1 %1 to i64, !dbg !13046
  %2 = icmp eq i64 %_5, 0, !dbg !13046
  br i1 %2, label %bb3, label %bb1, !dbg !13046

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13046
  store ptr @alloc10375, ptr %3, align 8, !dbg !13046
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13046
  store i64 12, ptr %4, align 8, !dbg !13046
  br label %bb4, !dbg !13047

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13046
  store ptr @alloc10374, ptr %5, align 8, !dbg !13046
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13046
  store i64 9, ptr %6, align 8, !dbg !13046
  br label %bb4, !dbg !13047

bb2:                                              ; No predecessors!
  unreachable, !dbg !13046

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13046
  %8 = load ptr, ptr %7, align 8, !dbg !13046, !nonnull !21, !align !1581, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13046
  %10 = load i64, ptr %9, align 8, !dbg !13046, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13046
  ret i1 %11, !dbg !13048
}

; <x86_64::structures::paging::mapper::TranslateResult as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h6164e36ae6e6a679E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13049 {
start:
  %__self_1.dbg.spill = alloca ptr, align 8
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_2 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13055, metadata !DIExpression()), !dbg !13063
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13056, metadata !DIExpression()), !dbg !13063
  call void @llvm.dbg.declare(metadata ptr %__self_2, metadata !13060, metadata !DIExpression()), !dbg !13064
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13061, metadata !DIExpression()), !dbg !13065
  %1 = load i64, ptr %self, align 8, !dbg !13063, !range !13066, !noundef !21
  %2 = icmp uge i64 %1, 3, !dbg !13063
  %3 = add i64 %1, -2, !dbg !13063
  %_3 = select i1 %2, i64 %3, i64 0, !dbg !13063
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13063

bb2:                                              ; preds = %start
  unreachable, !dbg !13063

bb3:                                              ; preds = %start
  store ptr %self, ptr %__self_0.dbg.spill, align 8, !dbg !13067
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !13057, metadata !DIExpression()), !dbg !13068
  %__self_1 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 1, !dbg !13069
  store ptr %__self_1, ptr %__self_1.dbg.spill, align 8, !dbg !13069
  call void @llvm.dbg.declare(metadata ptr %__self_1.dbg.spill, metadata !13059, metadata !DIExpression()), !dbg !13070
  %4 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 2, !dbg !13071
  store ptr %4, ptr %__self_2, align 8, !dbg !13071
; call core::fmt::Formatter::debug_struct_field3_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h43f007671fdf7763E(ptr align 8 %f, ptr align 1 @alloc10381, i64 6, ptr align 1 @alloc10382, i64 5, ptr align 1 %self, ptr align 8 @vtable.F, ptr align 1 @alloc10386, i64 6, ptr align 1 %__self_1, ptr align 8 @vtable.f, ptr align 1 @alloc10387, i64 5, ptr align 1 %__self_2, ptr align 8 @vtable.G) #8, !dbg !13072
  %6 = zext i1 %5 to i8, !dbg !13072
  store i8 %6, ptr %0, align 1, !dbg !13072
  br label %bb5, !dbg !13072

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10380, i64 9) #8, !dbg !13063
  %8 = zext i1 %7 to i8, !dbg !13063
  store i8 %8, ptr %0, align 1, !dbg !13063
  br label %bb5, !dbg !13063

bb1:                                              ; preds = %start
  %9 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %self, i32 0, i32 1, !dbg !13073
  store ptr %9, ptr %__self_0, align 8, !dbg !13073
; call core::fmt::Formatter::debug_tuple_field1_finish
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10409, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13074
  %11 = zext i1 %10 to i8, !dbg !13074
  store i8 %11, ptr %0, align 1, !dbg !13074
  br label %bb5, !dbg !13074

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !13075, !range !1608, !noundef !21
  %13 = trunc i8 %12 to i1, !dbg !13075
  ret i1 %13, !dbg !13075
}

; <x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f72873dfb47ebe5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13076 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_02 = alloca ptr, align 8
  %__self_01 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13081, metadata !DIExpression()), !dbg !13089
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13082, metadata !DIExpression()), !dbg !13089
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13083, metadata !DIExpression()), !dbg !13090
  call void @llvm.dbg.declare(metadata ptr %__self_01, metadata !13085, metadata !DIExpression()), !dbg !13091
  call void @llvm.dbg.declare(metadata ptr %__self_02, metadata !13087, metadata !DIExpression()), !dbg !13092
  %_3 = load i64, ptr %self, align 8, !dbg !13089, !range !933, !noundef !21
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13089

bb2:                                              ; preds = %start
  unreachable, !dbg !13089

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !13093
  store ptr %1, ptr %__self_0, align 8, !dbg !13093
; call core::fmt::Formatter::debug_tuple_field1_finish
  %2 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10399, i64 8, ptr align 1 %__self_0, ptr align 8 @vtable.J) #8, !dbg !13094
  %3 = zext i1 %2 to i8, !dbg !13094
  store i8 %3, ptr %0, align 1, !dbg !13094
  br label %bb5, !dbg !13094

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !13095
  store ptr %4, ptr %__self_01, align 8, !dbg !13095
; call core::fmt::Formatter::debug_tuple_field1_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10395, i64 8, ptr align 1 %__self_01, ptr align 8 @vtable.I) #8, !dbg !13096
  %6 = zext i1 %5 to i8, !dbg !13096
  store i8 %6, ptr %0, align 1, !dbg !13096
  br label %bb5, !dbg !13096

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !13097
  store ptr %7, ptr %__self_02, align 8, !dbg !13097
; call core::fmt::Formatter::debug_tuple_field1_finish
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10391, i64 8, ptr align 1 %__self_02, ptr align 8 @vtable.H) #8, !dbg !13098
  %9 = zext i1 %8 to i8, !dbg !13098
  store i8 %9, ptr %0, align 1, !dbg !13098
  br label %bb5, !dbg !13098

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %10 = load i8, ptr %0, align 1, !dbg !13099, !range !1608, !noundef !21
  %11 = trunc i8 %10 to i1, !dbg !13099
  ret i1 %11, !dbg !13099
}

; <x86_64::structures::paging::mapper::MapperFlushAll as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h012ae5292079027eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13100 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13106, metadata !DIExpression()), !dbg !13108
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13107, metadata !DIExpression()), !dbg !13108
  store ptr %self, ptr %_9, align 8, !dbg !13109
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10403, i64 14, ptr align 1 %_9, ptr align 8 @vtable.l) #8, !dbg !13108
  ret i1 %0, !dbg !13110
}

; <x86_64::structures::paging::mapper::UnmapError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf23e035f02d5be6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13111 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13117, metadata !DIExpression()), !dbg !13121
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13118, metadata !DIExpression()), !dbg !13121
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13119, metadata !DIExpression()), !dbg !13122
  %_3 = load i64, ptr %self, align 8, !dbg !13121, !range !933, !noundef !21
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13121

bb2:                                              ; preds = %start
  unreachable, !dbg !13121

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10410, i64 19) #8, !dbg !13121
  %2 = zext i1 %1 to i8, !dbg !13121
  store i8 %2, ptr %0, align 1, !dbg !13121
  br label %bb5, !dbg !13121

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10411, i64 13) #8, !dbg !13121
  %4 = zext i1 %3 to i8, !dbg !13121
  store i8 %4, ptr %0, align 1, !dbg !13121
  br label %bb5, !dbg !13121

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13123
  store ptr %5, ptr %__self_0, align 8, !dbg !13123
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10409, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13124
  %7 = zext i1 %6 to i8, !dbg !13124
  store i8 %7, ptr %0, align 1, !dbg !13124
  br label %bb5, !dbg !13124

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13125, !range !1608, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !13125
  ret i1 %9, !dbg !13125
}

; <x86_64::structures::paging::mapper::FlagUpdateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h189f6f736d66e7f5E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13126 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13132, metadata !DIExpression()), !dbg !13134
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13133, metadata !DIExpression()), !dbg !13134
  %0 = load i8, ptr %self, align 1, !dbg !13134, !range !1608, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !13134
  %_5 = zext i1 %1 to i64, !dbg !13134
  %2 = icmp eq i64 %_5, 0, !dbg !13134
  br i1 %2, label %bb3, label %bb1, !dbg !13134

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13134
  store ptr @alloc10411, ptr %3, align 8, !dbg !13134
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13134
  store i64 13, ptr %4, align 8, !dbg !13134
  br label %bb4, !dbg !13135

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13134
  store ptr @alloc10410, ptr %5, align 8, !dbg !13134
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13134
  store i64 19, ptr %6, align 8, !dbg !13134
  br label %bb4, !dbg !13135

bb2:                                              ; No predecessors!
  unreachable, !dbg !13134

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13134
  %8 = load ptr, ptr %7, align 8, !dbg !13134, !nonnull !21, !align !1581, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13134
  %10 = load i64, ptr %9, align 8, !dbg !13134, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13134
  ret i1 %11, !dbg !13136
}

; <x86_64::structures::paging::mapper::TranslateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h236279afabd39597E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13137 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13143, metadata !DIExpression()), !dbg !13147
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13144, metadata !DIExpression()), !dbg !13147
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13145, metadata !DIExpression()), !dbg !13148
  %_3 = load i64, ptr %self, align 8, !dbg !13147, !range !933, !noundef !21
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13147

bb2:                                              ; preds = %start
  unreachable, !dbg !13147

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10411, i64 13) #8, !dbg !13147
  %2 = zext i1 %1 to i8, !dbg !13147
  store i8 %2, ptr %0, align 1, !dbg !13147
  br label %bb5, !dbg !13147

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10410, i64 19) #8, !dbg !13147
  %4 = zext i1 %3 to i8, !dbg !13147
  store i8 %4, ptr %0, align 1, !dbg !13147
  br label %bb5, !dbg !13147

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13149
  store ptr %5, ptr %__self_0, align 8, !dbg !13149
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10409, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13150
  %7 = zext i1 %6 to i8, !dbg !13150
  store i8 %7, ptr %0, align 1, !dbg !13150
  br label %bb5, !dbg !13150

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13151, !range !1608, !noundef !21
  %9 = trunc i8 %8 to i1, !dbg !13151
  ret i1 %9, !dbg !13151
}

; <x86_64::structures::paging::page::Size4KiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17ha5cbadddfb18128bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13152 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13158, metadata !DIExpression()), !dbg !13160
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13159, metadata !DIExpression()), !dbg !13160
  unreachable, !dbg !13160
}

; <x86_64::structures::paging::page::Size2MiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h4e07809ec1ffb86cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13161 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13167, metadata !DIExpression()), !dbg !13169
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13168, metadata !DIExpression()), !dbg !13169
  unreachable, !dbg !13169
}

; <x86_64::structures::paging::page::Size1GiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17he86149c146616a27E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13170 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13176, metadata !DIExpression()), !dbg !13178
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13177, metadata !DIExpression()), !dbg !13178
  unreachable, !dbg !13178
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h10cdc7dbc7a07748E"(i64 %0) unnamed_addr #0 !dbg !13179 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13183, metadata !DIExpression()), !dbg !13184
  %2 = load i64, ptr %self, align 8, !dbg !13185, !noundef !21
  ret i64 %2, !dbg !13186
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h619686341e218ab8E"(i64 %0) unnamed_addr #0 !dbg !13187 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13191, metadata !DIExpression()), !dbg !13192
  %2 = load i64, ptr %self, align 8, !dbg !13193, !noundef !21
  ret i64 %2, !dbg !13194
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %0) unnamed_addr #0 !dbg !13195 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13199, metadata !DIExpression()), !dbg !13200
  %2 = load i64, ptr %self, align 8, !dbg !13201, !noundef !21
  ret i64 %2, !dbg !13202
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E"(i64 %0) unnamed_addr #0 !dbg !13203 {
start:
  %_3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13207, metadata !DIExpression()), !dbg !13208
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %self, i64 8, i1 false), !dbg !13209
  %2 = load i64, ptr %_3, align 8, !dbg !13209
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h619686341e218ab8E"(i64 %2) #8, !dbg !13209
; call x86_64::addr::VirtAddr::p4_index
  %3 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17hc852181ff9ac00aeE(i64 %_2) #8, !dbg !13209
  ret i16 %3, !dbg !13210
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E"(i64 %0) unnamed_addr #0 !dbg !13211 {
start:
  %_3 = alloca %"structures::paging::page::Page", align 8
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13213, metadata !DIExpression()), !dbg !13214
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %self, i64 8, i1 false), !dbg !13215
  %2 = load i64, ptr %_3, align 8, !dbg !13215
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %2) #8, !dbg !13215
; call x86_64::addr::VirtAddr::p4_index
  %3 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17hc852181ff9ac00aeE(i64 %_2) #8, !dbg !13215
  ret i16 %3, !dbg !13216
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hf89ae0fbbca3cc54E"(i64 %0) unnamed_addr #0 !dbg !13217 {
start:
  %_3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13221, metadata !DIExpression()), !dbg !13222
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %self, i64 8, i1 false), !dbg !13223
  %2 = load i64, ptr %_3, align 8, !dbg !13223
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h10cdc7dbc7a07748E"(i64 %2) #8, !dbg !13223
; call x86_64::addr::VirtAddr::p4_index
  %3 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17hc852181ff9ac00aeE(i64 %_2) #8, !dbg !13223
  ret i16 %3, !dbg !13224
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h3eb3c59cc53ac7d8E"(i64 %0) unnamed_addr #0 !dbg !13225 {
start:
  %_3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13227, metadata !DIExpression()), !dbg !13228
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %self, i64 8, i1 false), !dbg !13229
  %2 = load i64, ptr %_3, align 8, !dbg !13229
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h10cdc7dbc7a07748E"(i64 %2) #8, !dbg !13229
; call x86_64::addr::VirtAddr::p3_index
  %3 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17he5592f8f71489901E(i64 %_2) #8, !dbg !13229
  ret i16 %3, !dbg !13230
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17he30485ee4bde96d2E"(i64 %0) unnamed_addr #0 !dbg !13231 {
start:
  %_3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13233, metadata !DIExpression()), !dbg !13234
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %self, i64 8, i1 false), !dbg !13235
  %2 = load i64, ptr %_3, align 8, !dbg !13235
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h619686341e218ab8E"(i64 %2) #8, !dbg !13235
; call x86_64::addr::VirtAddr::p3_index
  %3 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17he5592f8f71489901E(i64 %_2) #8, !dbg !13235
  ret i16 %3, !dbg !13236
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E"(i64 %0) unnamed_addr #0 !dbg !13237 {
start:
  %_3 = alloca %"structures::paging::page::Page", align 8
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13239, metadata !DIExpression()), !dbg !13240
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %self, i64 8, i1 false), !dbg !13241
  %2 = load i64, ptr %_3, align 8, !dbg !13241
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %2) #8, !dbg !13241
; call x86_64::addr::VirtAddr::p3_index
  %3 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17he5592f8f71489901E(i64 %_2) #8, !dbg !13241
  ret i16 %3, !dbg !13242
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h13472b781a410b3eE"(i64 %0) unnamed_addr #0 !dbg !13243 {
start:
  %_3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13245, metadata !DIExpression()), !dbg !13246
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %self, i64 8, i1 false), !dbg !13247
  %2 = load i64, ptr %_3, align 8, !dbg !13247
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h619686341e218ab8E"(i64 %2) #8, !dbg !13247
; call x86_64::addr::VirtAddr::p2_index
  %3 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7272502d73aeba2dE(i64 %_2) #8, !dbg !13247
  ret i16 %3, !dbg !13248
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9a45c77e2ea5f235E"(i64 %0) unnamed_addr #0 !dbg !13249 {
start:
  %_3 = alloca %"structures::paging::page::Page", align 8
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13251, metadata !DIExpression()), !dbg !13252
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %self, i64 8, i1 false), !dbg !13253
  %2 = load i64, ptr %_3, align 8, !dbg !13253
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E"(i64 %2) #8, !dbg !13253
; call x86_64::addr::VirtAddr::p2_index
  %3 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7272502d73aeba2dE(i64 %_2) #8, !dbg !13253
  ret i16 %3, !dbg !13254
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb530c8dcbbe4632E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13255 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13258, metadata !DIExpression()), !dbg !13260
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13259, metadata !DIExpression()), !dbg !13260
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10412, i64 17) #8, !dbg !13260
  ret i1 %0, !dbg !13261
}

; <x86_64::structures::paging::page_table::FrameError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17hf190ed3a4c6a9721E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13262 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13268, metadata !DIExpression()), !dbg !13270
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13269, metadata !DIExpression()), !dbg !13270
  %0 = load i8, ptr %self, align 1, !dbg !13270, !range !1608, !noundef !21
  %1 = trunc i8 %0 to i1, !dbg !13270
  %_5 = zext i1 %1 to i64, !dbg !13270
  %2 = icmp eq i64 %_5, 0, !dbg !13270
  br i1 %2, label %bb3, label %bb1, !dbg !13270

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13270
  store ptr @alloc10414, ptr %3, align 8, !dbg !13270
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13270
  store i64 15, ptr %4, align 8, !dbg !13270
  br label %bb4, !dbg !13271

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13270
  store ptr @alloc10413, ptr %5, align 8, !dbg !13270
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13270
  store i64 9, ptr %6, align 8, !dbg !13270
  br label %bb4, !dbg !13271

bb2:                                              ; No predecessors!
  unreachable, !dbg !13270

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13270
  %8 = load ptr, ptr %7, align 8, !dbg !13270, !nonnull !21, !align !1581, !noundef !21
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13270
  %10 = load i64, ptr %9, align 8, !dbg !13270, !noundef !21
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13270
  ret i1 %11, !dbg !13272
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1859bdbcc8b5ab0bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13273 {
start:
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_569 = alloca i8, align 1
  %_559 = alloca i8, align 1
  %_550 = alloca i8, align 1
  %_541 = alloca i8, align 1
  %_537 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_523 = alloca i8, align 1
  %_514 = alloca i8, align 1
  %_501 = alloca i8, align 1
  %_492 = alloca i8, align 1
  %_479 = alloca i8, align 1
  %_470 = alloca i8, align 1
  %_457 = alloca i8, align 1
  %_448 = alloca i8, align 1
  %_435 = alloca i8, align 1
  %_426 = alloca i8, align 1
  %_413 = alloca i8, align 1
  %_404 = alloca i8, align 1
  %_391 = alloca i8, align 1
  %_382 = alloca i8, align 1
  %_369 = alloca i8, align 1
  %_360 = alloca i8, align 1
  %_347 = alloca i8, align 1
  %_338 = alloca i8, align 1
  %_325 = alloca i8, align 1
  %_316 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_294 = alloca i8, align 1
  %_281 = alloca i8, align 1
  %_272 = alloca i8, align 1
  %_259 = alloca i8, align 1
  %_250 = alloca i8, align 1
  %_237 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_215 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_193 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_171 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_149 = alloca i8, align 1
  %_140 = alloca i8, align 1
  %_127 = alloca i8, align 1
  %_118 = alloca i8, align 1
  %_105 = alloca i8, align 1
  %_96 = alloca i8, align 1
  %_83 = alloca i8, align 1
  %_74 = alloca i8, align 1
  %_61 = alloca i8, align 1
  %_52 = alloca i8, align 1
  %_39 = alloca i8, align 1
  %_30 = alloca i8, align 1
  %_17 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13278, metadata !DIExpression()), !dbg !13492
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13279, metadata !DIExpression()), !dbg !13493
  call void @llvm.dbg.declare(metadata ptr %first, metadata !13280, metadata !DIExpression()), !dbg !13494
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !13282, metadata !DIExpression()), !dbg !13495
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !13284, metadata !DIExpression()), !dbg !13496
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !13286, metadata !DIExpression()), !dbg !13497
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !13288, metadata !DIExpression()), !dbg !13498
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !13290, metadata !DIExpression()), !dbg !13499
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !13292, metadata !DIExpression()), !dbg !13500
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !13294, metadata !DIExpression()), !dbg !13501
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !13296, metadata !DIExpression()), !dbg !13502
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !13298, metadata !DIExpression()), !dbg !13503
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !13300, metadata !DIExpression()), !dbg !13504
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !13302, metadata !DIExpression()), !dbg !13505
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !13304, metadata !DIExpression()), !dbg !13506
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !13306, metadata !DIExpression()), !dbg !13507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !13308, metadata !DIExpression()), !dbg !13508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !13310, metadata !DIExpression()), !dbg !13509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !13312, metadata !DIExpression()), !dbg !13510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !13314, metadata !DIExpression()), !dbg !13511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !13316, metadata !DIExpression()), !dbg !13512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !13318, metadata !DIExpression()), !dbg !13513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !13320, metadata !DIExpression()), !dbg !13514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !13322, metadata !DIExpression()), !dbg !13515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !13324, metadata !DIExpression()), !dbg !13516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !13326, metadata !DIExpression()), !dbg !13517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !13328, metadata !DIExpression()), !dbg !13518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !13330, metadata !DIExpression()), !dbg !13519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !13332, metadata !DIExpression()), !dbg !13520
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !13334, metadata !DIExpression()), !dbg !13521
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !13336, metadata !DIExpression()), !dbg !13522
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !13338, metadata !DIExpression()), !dbg !13523
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !13340, metadata !DIExpression()), !dbg !13524
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !13342, metadata !DIExpression()), !dbg !13525
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !13344, metadata !DIExpression()), !dbg !13526
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !13346, metadata !DIExpression()), !dbg !13527
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !13348, metadata !DIExpression()), !dbg !13528
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !13350, metadata !DIExpression()), !dbg !13529
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !13352, metadata !DIExpression()), !dbg !13530
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !13354, metadata !DIExpression()), !dbg !13531
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !13356, metadata !DIExpression()), !dbg !13532
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !13358, metadata !DIExpression()), !dbg !13533
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !13360, metadata !DIExpression()), !dbg !13534
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !13362, metadata !DIExpression()), !dbg !13535
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !13364, metadata !DIExpression()), !dbg !13536
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !13366, metadata !DIExpression()), !dbg !13537
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !13368, metadata !DIExpression()), !dbg !13538
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !13370, metadata !DIExpression()), !dbg !13539
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !13372, metadata !DIExpression()), !dbg !13540
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !13374, metadata !DIExpression()), !dbg !13541
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !13376, metadata !DIExpression()), !dbg !13542
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !13378, metadata !DIExpression()), !dbg !13543
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !13380, metadata !DIExpression()), !dbg !13544
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !13382, metadata !DIExpression()), !dbg !13545
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !13384, metadata !DIExpression()), !dbg !13546
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !13386, metadata !DIExpression()), !dbg !13547
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !13388, metadata !DIExpression()), !dbg !13548
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !13390, metadata !DIExpression()), !dbg !13549
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !13392, metadata !DIExpression()), !dbg !13550
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !13394, metadata !DIExpression()), !dbg !13551
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !13396, metadata !DIExpression()), !dbg !13552
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !13398, metadata !DIExpression()), !dbg !13553
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !13400, metadata !DIExpression()), !dbg !13554
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !13402, metadata !DIExpression()), !dbg !13555
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !13404, metadata !DIExpression()), !dbg !13556
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !13406, metadata !DIExpression()), !dbg !13557
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !13408, metadata !DIExpression()), !dbg !13558
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !13410, metadata !DIExpression()), !dbg !13559
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !13412, metadata !DIExpression()), !dbg !13560
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !13414, metadata !DIExpression()), !dbg !13561
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !13416, metadata !DIExpression()), !dbg !13562
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !13418, metadata !DIExpression()), !dbg !13563
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !13420, metadata !DIExpression()), !dbg !13564
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !13422, metadata !DIExpression()), !dbg !13565
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !13424, metadata !DIExpression()), !dbg !13566
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !13426, metadata !DIExpression()), !dbg !13567
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !13428, metadata !DIExpression()), !dbg !13568
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !13430, metadata !DIExpression()), !dbg !13569
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !13432, metadata !DIExpression()), !dbg !13570
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !13434, metadata !DIExpression()), !dbg !13571
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !13436, metadata !DIExpression()), !dbg !13572
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !13438, metadata !DIExpression()), !dbg !13573
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !13440, metadata !DIExpression()), !dbg !13574
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !13442, metadata !DIExpression()), !dbg !13575
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !13444, metadata !DIExpression()), !dbg !13576
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !13446, metadata !DIExpression()), !dbg !13577
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !13448, metadata !DIExpression()), !dbg !13578
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !13450, metadata !DIExpression()), !dbg !13579
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !13452, metadata !DIExpression()), !dbg !13580
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !13454, metadata !DIExpression()), !dbg !13581
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !13456, metadata !DIExpression()), !dbg !13582
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !13458, metadata !DIExpression()), !dbg !13583
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !13460, metadata !DIExpression()), !dbg !13584
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !13462, metadata !DIExpression()), !dbg !13585
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !13464, metadata !DIExpression()), !dbg !13586
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !13466, metadata !DIExpression()), !dbg !13587
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !13468, metadata !DIExpression()), !dbg !13588
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !13470, metadata !DIExpression()), !dbg !13589
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !13472, metadata !DIExpression()), !dbg !13590
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !13474, metadata !DIExpression()), !dbg !13591
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !13476, metadata !DIExpression()), !dbg !13592
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !13478, metadata !DIExpression()), !dbg !13593
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !13480, metadata !DIExpression()), !dbg !13594
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !13482, metadata !DIExpression()), !dbg !13595
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !13484, metadata !DIExpression()), !dbg !13596
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !13486, metadata !DIExpression()), !dbg !13597
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !13488, metadata !DIExpression()), !dbg !13598
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !13490, metadata !DIExpression()), !dbg !13599
  store i8 1, ptr %first, align 1, !dbg !13600
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hcbb1b3165bc2b2e0E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_4, label %bb2, label %bb13, !dbg !13601

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_26 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h3b1259024aa3ade6E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_26, label %bb15, label %bb26, !dbg !13601

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_7 = trunc i8 %1 to i1, !dbg !13602
  %_6 = xor i1 %_7, true, !dbg !13603
  br i1 %_6, label %bb3, label %bb8, !dbg !13603

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_18 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10418, i64 7) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_18) #8, !dbg !13605
  %3 = zext i1 %2 to i8, !dbg !13605
  store i8 %3, ptr %_17, align 1, !dbg !13605
  %4 = load i8, ptr %_17, align 1, !dbg !13605, !range !1608, !noundef !21
  %5 = trunc i8 %4 to i1, !dbg !13605
  %_22 = zext i1 %5 to i64, !dbg !13605
  %6 = icmp eq i64 %_22, 0, !dbg !13605
  br i1 %6, label %bb13, label %bb12, !dbg !13605

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_9 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_9) #8, !dbg !13606
  %8 = zext i1 %7 to i8, !dbg !13606
  store i8 %8, ptr %_8, align 1, !dbg !13606
  %9 = load i8, ptr %_8, align 1, !dbg !13606, !range !1608, !noundef !21
  %10 = trunc i8 %9 to i1, !dbg !13606
  %_13 = zext i1 %10 to i64, !dbg !13606
  %11 = icmp eq i64 %_13, 0, !dbg !13606
  br i1 %11, label %bb8, label %bb7, !dbg !13606

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13607
  %13 = zext i1 %12 to i8, !dbg !13607
  store i8 %13, ptr %0, align 1, !dbg !13607
  br label %bb338, !dbg !13607

bb6:                                              ; No predecessors!
  unreachable, !dbg !13606

bb338:                                            ; preds = %bb337, %bb336, %bb330, %bb326, %bb320, %bb311, %bb306, %bb298, %bb293, %bb285, %bb280, %bb272, %bb267, %bb259, %bb254, %bb246, %bb241, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !13608, !range !1608, !noundef !21
  %15 = trunc i8 %14 to i1, !dbg !13608
  ret i1 %15, !dbg !13608

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13609
  %17 = zext i1 %16 to i8, !dbg !13609
  store i8 %17, ptr %0, align 1, !dbg !13609
  br label %bb338, !dbg !13609

bb11:                                             ; No predecessors!
  unreachable, !dbg !13605

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_48 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hcac9f414e4345804E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_48, label %bb28, label %bb39, !dbg !13601

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_29 = trunc i8 %18 to i1, !dbg !13602
  %_28 = xor i1 %_29, true, !dbg !13603
  br i1 %_28, label %bb16, label %bb21, !dbg !13603

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_40 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10420, i64 8) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_40) #8, !dbg !13605
  %20 = zext i1 %19 to i8, !dbg !13605
  store i8 %20, ptr %_39, align 1, !dbg !13605
  %21 = load i8, ptr %_39, align 1, !dbg !13605, !range !1608, !noundef !21
  %22 = trunc i8 %21 to i1, !dbg !13605
  %_44 = zext i1 %22 to i64, !dbg !13605
  %23 = icmp eq i64 %_44, 0, !dbg !13605
  br i1 %23, label %bb26, label %bb25, !dbg !13605

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_31) #8, !dbg !13606
  %25 = zext i1 %24 to i8, !dbg !13606
  store i8 %25, ptr %_30, align 1, !dbg !13606
  %26 = load i8, ptr %_30, align 1, !dbg !13606, !range !1608, !noundef !21
  %27 = trunc i8 %26 to i1, !dbg !13606
  %_35 = zext i1 %27 to i64, !dbg !13606
  %28 = icmp eq i64 %_35, 0, !dbg !13606
  br i1 %28, label %bb21, label %bb20, !dbg !13606

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13610
  %30 = zext i1 %29 to i8, !dbg !13610
  store i8 %30, ptr %0, align 1, !dbg !13610
  br label %bb338, !dbg !13610

bb19:                                             ; No predecessors!
  unreachable, !dbg !13606

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13611
  %32 = zext i1 %31 to i8, !dbg !13611
  store i8 %32, ptr %0, align 1, !dbg !13611
  br label %bb338, !dbg !13611

bb24:                                             ; No predecessors!
  unreachable, !dbg !13605

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_70 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h3f98f5517ecf5766E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_70, label %bb41, label %bb52, !dbg !13601

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_51 = trunc i8 %33 to i1, !dbg !13602
  %_50 = xor i1 %_51, true, !dbg !13603
  br i1 %_50, label %bb29, label %bb34, !dbg !13603

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_62 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10422, i64 15) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_62) #8, !dbg !13605
  %35 = zext i1 %34 to i8, !dbg !13605
  store i8 %35, ptr %_61, align 1, !dbg !13605
  %36 = load i8, ptr %_61, align 1, !dbg !13605, !range !1608, !noundef !21
  %37 = trunc i8 %36 to i1, !dbg !13605
  %_66 = zext i1 %37 to i64, !dbg !13605
  %38 = icmp eq i64 %_66, 0, !dbg !13605
  br i1 %38, label %bb39, label %bb38, !dbg !13605

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_53 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_53) #8, !dbg !13606
  %40 = zext i1 %39 to i8, !dbg !13606
  store i8 %40, ptr %_52, align 1, !dbg !13606
  %41 = load i8, ptr %_52, align 1, !dbg !13606, !range !1608, !noundef !21
  %42 = trunc i8 %41 to i1, !dbg !13606
  %_57 = zext i1 %42 to i64, !dbg !13606
  %43 = icmp eq i64 %_57, 0, !dbg !13606
  br i1 %43, label %bb34, label %bb33, !dbg !13606

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13612
  %45 = zext i1 %44 to i8, !dbg !13612
  store i8 %45, ptr %0, align 1, !dbg !13612
  br label %bb338, !dbg !13612

bb32:                                             ; No predecessors!
  unreachable, !dbg !13606

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13613
  %47 = zext i1 %46 to i8, !dbg !13613
  store i8 %47, ptr %0, align 1, !dbg !13613
  br label %bb338, !dbg !13613

bb37:                                             ; No predecessors!
  unreachable, !dbg !13605

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_92 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h8bd32be15fa2c638E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_92, label %bb54, label %bb65, !dbg !13601

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_73 = trunc i8 %48 to i1, !dbg !13602
  %_72 = xor i1 %_73, true, !dbg !13603
  br i1 %_72, label %bb42, label %bb47, !dbg !13603

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_84 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10424, i64 13) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_84) #8, !dbg !13605
  %50 = zext i1 %49 to i8, !dbg !13605
  store i8 %50, ptr %_83, align 1, !dbg !13605
  %51 = load i8, ptr %_83, align 1, !dbg !13605, !range !1608, !noundef !21
  %52 = trunc i8 %51 to i1, !dbg !13605
  %_88 = zext i1 %52 to i64, !dbg !13605
  %53 = icmp eq i64 %_88, 0, !dbg !13605
  br i1 %53, label %bb52, label %bb51, !dbg !13605

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_75 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_75) #8, !dbg !13606
  %55 = zext i1 %54 to i8, !dbg !13606
  store i8 %55, ptr %_74, align 1, !dbg !13606
  %56 = load i8, ptr %_74, align 1, !dbg !13606, !range !1608, !noundef !21
  %57 = trunc i8 %56 to i1, !dbg !13606
  %_79 = zext i1 %57 to i64, !dbg !13606
  %58 = icmp eq i64 %_79, 0, !dbg !13606
  br i1 %58, label %bb47, label %bb46, !dbg !13606

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13614
  %60 = zext i1 %59 to i8, !dbg !13614
  store i8 %60, ptr %0, align 1, !dbg !13614
  br label %bb338, !dbg !13614

bb45:                                             ; No predecessors!
  unreachable, !dbg !13606

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13615
  %62 = zext i1 %61 to i8, !dbg !13615
  store i8 %62, ptr %0, align 1, !dbg !13615
  br label %bb338, !dbg !13615

bb50:                                             ; No predecessors!
  unreachable, !dbg !13605

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_114 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hd64c6fdfb1e03381E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_114, label %bb67, label %bb78, !dbg !13601

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_95 = trunc i8 %63 to i1, !dbg !13602
  %_94 = xor i1 %_95, true, !dbg !13603
  br i1 %_94, label %bb55, label %bb60, !dbg !13603

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_106 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10426, i64 8) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_106) #8, !dbg !13605
  %65 = zext i1 %64 to i8, !dbg !13605
  store i8 %65, ptr %_105, align 1, !dbg !13605
  %66 = load i8, ptr %_105, align 1, !dbg !13605, !range !1608, !noundef !21
  %67 = trunc i8 %66 to i1, !dbg !13605
  %_110 = zext i1 %67 to i64, !dbg !13605
  %68 = icmp eq i64 %_110, 0, !dbg !13605
  br i1 %68, label %bb65, label %bb64, !dbg !13605

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_97 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_97) #8, !dbg !13606
  %70 = zext i1 %69 to i8, !dbg !13606
  store i8 %70, ptr %_96, align 1, !dbg !13606
  %71 = load i8, ptr %_96, align 1, !dbg !13606, !range !1608, !noundef !21
  %72 = trunc i8 %71 to i1, !dbg !13606
  %_101 = zext i1 %72 to i64, !dbg !13606
  %73 = icmp eq i64 %_101, 0, !dbg !13606
  br i1 %73, label %bb60, label %bb59, !dbg !13606

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13616
  %75 = zext i1 %74 to i8, !dbg !13616
  store i8 %75, ptr %0, align 1, !dbg !13616
  br label %bb338, !dbg !13616

bb58:                                             ; No predecessors!
  unreachable, !dbg !13606

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13617
  %77 = zext i1 %76 to i8, !dbg !13617
  store i8 %77, ptr %0, align 1, !dbg !13617
  br label %bb338, !dbg !13617

bb63:                                             ; No predecessors!
  unreachable, !dbg !13605

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_136 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h7dc76031cf7655acE"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_136, label %bb80, label %bb91, !dbg !13601

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_117 = trunc i8 %78 to i1, !dbg !13602
  %_116 = xor i1 %_117, true, !dbg !13603
  br i1 %_116, label %bb68, label %bb73, !dbg !13603

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_128 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10428, i64 8) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_128) #8, !dbg !13605
  %80 = zext i1 %79 to i8, !dbg !13605
  store i8 %80, ptr %_127, align 1, !dbg !13605
  %81 = load i8, ptr %_127, align 1, !dbg !13605, !range !1608, !noundef !21
  %82 = trunc i8 %81 to i1, !dbg !13605
  %_132 = zext i1 %82 to i64, !dbg !13605
  %83 = icmp eq i64 %_132, 0, !dbg !13605
  br i1 %83, label %bb78, label %bb77, !dbg !13605

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_119 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_119) #8, !dbg !13606
  %85 = zext i1 %84 to i8, !dbg !13606
  store i8 %85, ptr %_118, align 1, !dbg !13606
  %86 = load i8, ptr %_118, align 1, !dbg !13606, !range !1608, !noundef !21
  %87 = trunc i8 %86 to i1, !dbg !13606
  %_123 = zext i1 %87 to i64, !dbg !13606
  %88 = icmp eq i64 %_123, 0, !dbg !13606
  br i1 %88, label %bb73, label %bb72, !dbg !13606

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13618
  %90 = zext i1 %89 to i8, !dbg !13618
  store i8 %90, ptr %0, align 1, !dbg !13618
  br label %bb338, !dbg !13618

bb71:                                             ; No predecessors!
  unreachable, !dbg !13606

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13619
  %92 = zext i1 %91 to i8, !dbg !13619
  store i8 %92, ptr %0, align 1, !dbg !13619
  br label %bb338, !dbg !13619

bb76:                                             ; No predecessors!
  unreachable, !dbg !13605

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_158 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h5bd5770b2ab30538E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_158, label %bb93, label %bb104, !dbg !13601

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_139 = trunc i8 %93 to i1, !dbg !13602
  %_138 = xor i1 %_139, true, !dbg !13603
  br i1 %_138, label %bb81, label %bb86, !dbg !13603

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_150 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10430, i64 5) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_150) #8, !dbg !13605
  %95 = zext i1 %94 to i8, !dbg !13605
  store i8 %95, ptr %_149, align 1, !dbg !13605
  %96 = load i8, ptr %_149, align 1, !dbg !13605, !range !1608, !noundef !21
  %97 = trunc i8 %96 to i1, !dbg !13605
  %_154 = zext i1 %97 to i64, !dbg !13605
  %98 = icmp eq i64 %_154, 0, !dbg !13605
  br i1 %98, label %bb91, label %bb90, !dbg !13605

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_141 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_141) #8, !dbg !13606
  %100 = zext i1 %99 to i8, !dbg !13606
  store i8 %100, ptr %_140, align 1, !dbg !13606
  %101 = load i8, ptr %_140, align 1, !dbg !13606, !range !1608, !noundef !21
  %102 = trunc i8 %101 to i1, !dbg !13606
  %_145 = zext i1 %102 to i64, !dbg !13606
  %103 = icmp eq i64 %_145, 0, !dbg !13606
  br i1 %103, label %bb86, label %bb85, !dbg !13606

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13620
  %105 = zext i1 %104 to i8, !dbg !13620
  store i8 %105, ptr %0, align 1, !dbg !13620
  br label %bb338, !dbg !13620

bb84:                                             ; No predecessors!
  unreachable, !dbg !13606

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13621
  %107 = zext i1 %106 to i8, !dbg !13621
  store i8 %107, ptr %0, align 1, !dbg !13621
  br label %bb338, !dbg !13621

bb89:                                             ; No predecessors!
  unreachable, !dbg !13605

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_180 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h698af305a64129deE"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_180, label %bb106, label %bb117, !dbg !13601

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_161 = trunc i8 %108 to i1, !dbg !13602
  %_160 = xor i1 %_161, true, !dbg !13603
  br i1 %_160, label %bb94, label %bb99, !dbg !13603

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_172 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10432, i64 9) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_172) #8, !dbg !13605
  %110 = zext i1 %109 to i8, !dbg !13605
  store i8 %110, ptr %_171, align 1, !dbg !13605
  %111 = load i8, ptr %_171, align 1, !dbg !13605, !range !1608, !noundef !21
  %112 = trunc i8 %111 to i1, !dbg !13605
  %_176 = zext i1 %112 to i64, !dbg !13605
  %113 = icmp eq i64 %_176, 0, !dbg !13605
  br i1 %113, label %bb104, label %bb103, !dbg !13605

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_163 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_163) #8, !dbg !13606
  %115 = zext i1 %114 to i8, !dbg !13606
  store i8 %115, ptr %_162, align 1, !dbg !13606
  %116 = load i8, ptr %_162, align 1, !dbg !13606, !range !1608, !noundef !21
  %117 = trunc i8 %116 to i1, !dbg !13606
  %_167 = zext i1 %117 to i64, !dbg !13606
  %118 = icmp eq i64 %_167, 0, !dbg !13606
  br i1 %118, label %bb99, label %bb98, !dbg !13606

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13622
  %120 = zext i1 %119 to i8, !dbg !13622
  store i8 %120, ptr %0, align 1, !dbg !13622
  br label %bb338, !dbg !13622

bb97:                                             ; No predecessors!
  unreachable, !dbg !13606

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13623
  %122 = zext i1 %121 to i8, !dbg !13623
  store i8 %122, ptr %0, align 1, !dbg !13623
  br label %bb338, !dbg !13623

bb102:                                            ; No predecessors!
  unreachable, !dbg !13605

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_202 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917ha173b61a0b238392E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_202, label %bb119, label %bb130, !dbg !13601

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_183 = trunc i8 %123 to i1, !dbg !13602
  %_182 = xor i1 %_183, true, !dbg !13603
  br i1 %_182, label %bb107, label %bb112, !dbg !13603

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_194 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10434, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_194) #8, !dbg !13605
  %125 = zext i1 %124 to i8, !dbg !13605
  store i8 %125, ptr %_193, align 1, !dbg !13605
  %126 = load i8, ptr %_193, align 1, !dbg !13605, !range !1608, !noundef !21
  %127 = trunc i8 %126 to i1, !dbg !13605
  %_198 = zext i1 %127 to i64, !dbg !13605
  %128 = icmp eq i64 %_198, 0, !dbg !13605
  br i1 %128, label %bb117, label %bb116, !dbg !13605

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_185) #8, !dbg !13606
  %130 = zext i1 %129 to i8, !dbg !13606
  store i8 %130, ptr %_184, align 1, !dbg !13606
  %131 = load i8, ptr %_184, align 1, !dbg !13606, !range !1608, !noundef !21
  %132 = trunc i8 %131 to i1, !dbg !13606
  %_189 = zext i1 %132 to i64, !dbg !13606
  %133 = icmp eq i64 %_189, 0, !dbg !13606
  br i1 %133, label %bb112, label %bb111, !dbg !13606

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13624
  %135 = zext i1 %134 to i8, !dbg !13624
  store i8 %135, ptr %0, align 1, !dbg !13624
  br label %bb338, !dbg !13624

bb110:                                            ; No predecessors!
  unreachable, !dbg !13606

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13625
  %137 = zext i1 %136 to i8, !dbg !13625
  store i8 %137, ptr %0, align 1, !dbg !13625
  br label %bb338, !dbg !13625

bb115:                                            ; No predecessors!
  unreachable, !dbg !13605

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_224 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h11b863b96993cbf1E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_224, label %bb132, label %bb143, !dbg !13601

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_205 = trunc i8 %138 to i1, !dbg !13602
  %_204 = xor i1 %_205, true, !dbg !13603
  br i1 %_204, label %bb120, label %bb125, !dbg !13603

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_216 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10436, i64 5) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_216) #8, !dbg !13605
  %140 = zext i1 %139 to i8, !dbg !13605
  store i8 %140, ptr %_215, align 1, !dbg !13605
  %141 = load i8, ptr %_215, align 1, !dbg !13605, !range !1608, !noundef !21
  %142 = trunc i8 %141 to i1, !dbg !13605
  %_220 = zext i1 %142 to i64, !dbg !13605
  %143 = icmp eq i64 %_220, 0, !dbg !13605
  br i1 %143, label %bb130, label %bb129, !dbg !13605

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_207) #8, !dbg !13606
  %145 = zext i1 %144 to i8, !dbg !13606
  store i8 %145, ptr %_206, align 1, !dbg !13606
  %146 = load i8, ptr %_206, align 1, !dbg !13606, !range !1608, !noundef !21
  %147 = trunc i8 %146 to i1, !dbg !13606
  %_211 = zext i1 %147 to i64, !dbg !13606
  %148 = icmp eq i64 %_211, 0, !dbg !13606
  br i1 %148, label %bb125, label %bb124, !dbg !13606

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13626
  %150 = zext i1 %149 to i8, !dbg !13626
  store i8 %150, ptr %0, align 1, !dbg !13626
  br label %bb338, !dbg !13626

bb123:                                            ; No predecessors!
  unreachable, !dbg !13606

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13627
  %152 = zext i1 %151 to i8, !dbg !13627
  store i8 %152, ptr %0, align 1, !dbg !13627
  br label %bb338, !dbg !13627

bb128:                                            ; No predecessors!
  unreachable, !dbg !13605

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_246 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h6adf2e69639b245eE"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_246, label %bb145, label %bb156, !dbg !13601

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_227 = trunc i8 %153 to i1, !dbg !13602
  %_226 = xor i1 %_227, true, !dbg !13603
  br i1 %_226, label %bb133, label %bb138, !dbg !13603

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_238 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10438, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_238) #8, !dbg !13605
  %155 = zext i1 %154 to i8, !dbg !13605
  store i8 %155, ptr %_237, align 1, !dbg !13605
  %156 = load i8, ptr %_237, align 1, !dbg !13605, !range !1608, !noundef !21
  %157 = trunc i8 %156 to i1, !dbg !13605
  %_242 = zext i1 %157 to i64, !dbg !13605
  %158 = icmp eq i64 %_242, 0, !dbg !13605
  br i1 %158, label %bb143, label %bb142, !dbg !13605

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_229) #8, !dbg !13606
  %160 = zext i1 %159 to i8, !dbg !13606
  store i8 %160, ptr %_228, align 1, !dbg !13606
  %161 = load i8, ptr %_228, align 1, !dbg !13606, !range !1608, !noundef !21
  %162 = trunc i8 %161 to i1, !dbg !13606
  %_233 = zext i1 %162 to i64, !dbg !13606
  %163 = icmp eq i64 %_233, 0, !dbg !13606
  br i1 %163, label %bb138, label %bb137, !dbg !13606

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13628
  %165 = zext i1 %164 to i8, !dbg !13628
  store i8 %165, ptr %0, align 1, !dbg !13628
  br label %bb338, !dbg !13628

bb136:                                            ; No predecessors!
  unreachable, !dbg !13606

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13629
  %167 = zext i1 %166 to i8, !dbg !13629
  store i8 %167, ptr %0, align 1, !dbg !13629
  br label %bb338, !dbg !13629

bb141:                                            ; No predecessors!
  unreachable, !dbg !13605

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_268 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h0ec553b9a73e02efE"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_268, label %bb158, label %bb169, !dbg !13601

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_249 = trunc i8 %168 to i1, !dbg !13602
  %_248 = xor i1 %_249, true, !dbg !13603
  br i1 %_248, label %bb146, label %bb151, !dbg !13603

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_260 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10440, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_260) #8, !dbg !13605
  %170 = zext i1 %169 to i8, !dbg !13605
  store i8 %170, ptr %_259, align 1, !dbg !13605
  %171 = load i8, ptr %_259, align 1, !dbg !13605, !range !1608, !noundef !21
  %172 = trunc i8 %171 to i1, !dbg !13605
  %_264 = zext i1 %172 to i64, !dbg !13605
  %173 = icmp eq i64 %_264, 0, !dbg !13605
  br i1 %173, label %bb156, label %bb155, !dbg !13605

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_251 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_251) #8, !dbg !13606
  %175 = zext i1 %174 to i8, !dbg !13606
  store i8 %175, ptr %_250, align 1, !dbg !13606
  %176 = load i8, ptr %_250, align 1, !dbg !13606, !range !1608, !noundef !21
  %177 = trunc i8 %176 to i1, !dbg !13606
  %_255 = zext i1 %177 to i64, !dbg !13606
  %178 = icmp eq i64 %_255, 0, !dbg !13606
  br i1 %178, label %bb151, label %bb150, !dbg !13606

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13630
  %180 = zext i1 %179 to i8, !dbg !13630
  store i8 %180, ptr %0, align 1, !dbg !13630
  br label %bb338, !dbg !13630

bb149:                                            ; No predecessors!
  unreachable, !dbg !13606

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13631
  %182 = zext i1 %181 to i8, !dbg !13631
  store i8 %182, ptr %0, align 1, !dbg !13631
  br label %bb338, !dbg !13631

bb154:                                            ; No predecessors!
  unreachable, !dbg !13605

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_290 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h0dffc91fab995e86E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_290, label %bb171, label %bb182, !dbg !13601

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_271 = trunc i8 %183 to i1, !dbg !13602
  %_270 = xor i1 %_271, true, !dbg !13603
  br i1 %_270, label %bb159, label %bb164, !dbg !13603

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_282 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10442, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_282) #8, !dbg !13605
  %185 = zext i1 %184 to i8, !dbg !13605
  store i8 %185, ptr %_281, align 1, !dbg !13605
  %186 = load i8, ptr %_281, align 1, !dbg !13605, !range !1608, !noundef !21
  %187 = trunc i8 %186 to i1, !dbg !13605
  %_286 = zext i1 %187 to i64, !dbg !13605
  %188 = icmp eq i64 %_286, 0, !dbg !13605
  br i1 %188, label %bb169, label %bb168, !dbg !13605

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_273 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_273) #8, !dbg !13606
  %190 = zext i1 %189 to i8, !dbg !13606
  store i8 %190, ptr %_272, align 1, !dbg !13606
  %191 = load i8, ptr %_272, align 1, !dbg !13606, !range !1608, !noundef !21
  %192 = trunc i8 %191 to i1, !dbg !13606
  %_277 = zext i1 %192 to i64, !dbg !13606
  %193 = icmp eq i64 %_277, 0, !dbg !13606
  br i1 %193, label %bb164, label %bb163, !dbg !13606

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13632
  %195 = zext i1 %194 to i8, !dbg !13632
  store i8 %195, ptr %0, align 1, !dbg !13632
  br label %bb338, !dbg !13632

bb162:                                            ; No predecessors!
  unreachable, !dbg !13606

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13633
  %197 = zext i1 %196 to i8, !dbg !13633
  store i8 %197, ptr %0, align 1, !dbg !13633
  br label %bb338, !dbg !13633

bb167:                                            ; No predecessors!
  unreachable, !dbg !13605

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_312 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h4ac366b29119e607E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_312, label %bb184, label %bb195, !dbg !13601

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_293 = trunc i8 %198 to i1, !dbg !13602
  %_292 = xor i1 %_293, true, !dbg !13603
  br i1 %_292, label %bb172, label %bb177, !dbg !13603

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10444, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_304) #8, !dbg !13605
  %200 = zext i1 %199 to i8, !dbg !13605
  store i8 %200, ptr %_303, align 1, !dbg !13605
  %201 = load i8, ptr %_303, align 1, !dbg !13605, !range !1608, !noundef !21
  %202 = trunc i8 %201 to i1, !dbg !13605
  %_308 = zext i1 %202 to i64, !dbg !13605
  %203 = icmp eq i64 %_308, 0, !dbg !13605
  br i1 %203, label %bb182, label %bb181, !dbg !13605

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_295 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_295) #8, !dbg !13606
  %205 = zext i1 %204 to i8, !dbg !13606
  store i8 %205, ptr %_294, align 1, !dbg !13606
  %206 = load i8, ptr %_294, align 1, !dbg !13606, !range !1608, !noundef !21
  %207 = trunc i8 %206 to i1, !dbg !13606
  %_299 = zext i1 %207 to i64, !dbg !13606
  %208 = icmp eq i64 %_299, 0, !dbg !13606
  br i1 %208, label %bb177, label %bb176, !dbg !13606

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13634
  %210 = zext i1 %209 to i8, !dbg !13634
  store i8 %210, ptr %0, align 1, !dbg !13634
  br label %bb338, !dbg !13634

bb175:                                            ; No predecessors!
  unreachable, !dbg !13606

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13635
  %212 = zext i1 %211 to i8, !dbg !13635
  store i8 %212, ptr %0, align 1, !dbg !13635
  br label %bb338, !dbg !13635

bb180:                                            ; No predecessors!
  unreachable, !dbg !13605

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_334 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h33d3dfb6ebc07de4E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_334, label %bb197, label %bb208, !dbg !13601

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_315 = trunc i8 %213 to i1, !dbg !13602
  %_314 = xor i1 %_315, true, !dbg !13603
  br i1 %_314, label %bb185, label %bb190, !dbg !13603

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_326 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10446, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_326) #8, !dbg !13605
  %215 = zext i1 %214 to i8, !dbg !13605
  store i8 %215, ptr %_325, align 1, !dbg !13605
  %216 = load i8, ptr %_325, align 1, !dbg !13605, !range !1608, !noundef !21
  %217 = trunc i8 %216 to i1, !dbg !13605
  %_330 = zext i1 %217 to i64, !dbg !13605
  %218 = icmp eq i64 %_330, 0, !dbg !13605
  br i1 %218, label %bb195, label %bb194, !dbg !13605

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_317 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_317) #8, !dbg !13606
  %220 = zext i1 %219 to i8, !dbg !13606
  store i8 %220, ptr %_316, align 1, !dbg !13606
  %221 = load i8, ptr %_316, align 1, !dbg !13606, !range !1608, !noundef !21
  %222 = trunc i8 %221 to i1, !dbg !13606
  %_321 = zext i1 %222 to i64, !dbg !13606
  %223 = icmp eq i64 %_321, 0, !dbg !13606
  br i1 %223, label %bb190, label %bb189, !dbg !13606

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13636
  %225 = zext i1 %224 to i8, !dbg !13636
  store i8 %225, ptr %0, align 1, !dbg !13636
  br label %bb338, !dbg !13636

bb188:                                            ; No predecessors!
  unreachable, !dbg !13606

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13637
  %227 = zext i1 %226 to i8, !dbg !13637
  store i8 %227, ptr %0, align 1, !dbg !13637
  br label %bb338, !dbg !13637

bb193:                                            ; No predecessors!
  unreachable, !dbg !13605

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_356 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h5f56053126328d6bE"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_356, label %bb210, label %bb221, !dbg !13601

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_337 = trunc i8 %228 to i1, !dbg !13602
  %_336 = xor i1 %_337, true, !dbg !13603
  br i1 %_336, label %bb198, label %bb203, !dbg !13603

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_348 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10448, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_348) #8, !dbg !13605
  %230 = zext i1 %229 to i8, !dbg !13605
  store i8 %230, ptr %_347, align 1, !dbg !13605
  %231 = load i8, ptr %_347, align 1, !dbg !13605, !range !1608, !noundef !21
  %232 = trunc i8 %231 to i1, !dbg !13605
  %_352 = zext i1 %232 to i64, !dbg !13605
  %233 = icmp eq i64 %_352, 0, !dbg !13605
  br i1 %233, label %bb208, label %bb207, !dbg !13605

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_339 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_339) #8, !dbg !13606
  %235 = zext i1 %234 to i8, !dbg !13606
  store i8 %235, ptr %_338, align 1, !dbg !13606
  %236 = load i8, ptr %_338, align 1, !dbg !13606, !range !1608, !noundef !21
  %237 = trunc i8 %236 to i1, !dbg !13606
  %_343 = zext i1 %237 to i64, !dbg !13606
  %238 = icmp eq i64 %_343, 0, !dbg !13606
  br i1 %238, label %bb203, label %bb202, !dbg !13606

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13638
  %240 = zext i1 %239 to i8, !dbg !13638
  store i8 %240, ptr %0, align 1, !dbg !13638
  br label %bb338, !dbg !13638

bb201:                                            ; No predecessors!
  unreachable, !dbg !13606

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13639
  %242 = zext i1 %241 to i8, !dbg !13639
  store i8 %242, ptr %0, align 1, !dbg !13639
  br label %bb338, !dbg !13639

bb206:                                            ; No predecessors!
  unreachable, !dbg !13605

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_378 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h0ee55a52bf71ba5aE"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_378, label %bb223, label %bb234, !dbg !13601

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_359 = trunc i8 %243 to i1, !dbg !13602
  %_358 = xor i1 %_359, true, !dbg !13603
  br i1 %_358, label %bb211, label %bb216, !dbg !13603

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_370 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10450, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_370) #8, !dbg !13605
  %245 = zext i1 %244 to i8, !dbg !13605
  store i8 %245, ptr %_369, align 1, !dbg !13605
  %246 = load i8, ptr %_369, align 1, !dbg !13605, !range !1608, !noundef !21
  %247 = trunc i8 %246 to i1, !dbg !13605
  %_374 = zext i1 %247 to i64, !dbg !13605
  %248 = icmp eq i64 %_374, 0, !dbg !13605
  br i1 %248, label %bb221, label %bb220, !dbg !13605

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_361 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_361) #8, !dbg !13606
  %250 = zext i1 %249 to i8, !dbg !13606
  store i8 %250, ptr %_360, align 1, !dbg !13606
  %251 = load i8, ptr %_360, align 1, !dbg !13606, !range !1608, !noundef !21
  %252 = trunc i8 %251 to i1, !dbg !13606
  %_365 = zext i1 %252 to i64, !dbg !13606
  %253 = icmp eq i64 %_365, 0, !dbg !13606
  br i1 %253, label %bb216, label %bb215, !dbg !13606

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13640
  %255 = zext i1 %254 to i8, !dbg !13640
  store i8 %255, ptr %0, align 1, !dbg !13640
  br label %bb338, !dbg !13640

bb214:                                            ; No predecessors!
  unreachable, !dbg !13606

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13641
  %257 = zext i1 %256 to i8, !dbg !13641
  store i8 %257, ptr %0, align 1, !dbg !13641
  br label %bb338, !dbg !13641

bb219:                                            ; No predecessors!
  unreachable, !dbg !13605

bb234:                                            ; preds = %bb229, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_400 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817hd90b8fcc63a53106E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_400, label %bb236, label %bb247, !dbg !13601

bb223:                                            ; preds = %bb221
  %258 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_381 = trunc i8 %258 to i1, !dbg !13602
  %_380 = xor i1 %_381, true, !dbg !13603
  br i1 %_380, label %bb224, label %bb229, !dbg !13603

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_392 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10452, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_392) #8, !dbg !13605
  %260 = zext i1 %259 to i8, !dbg !13605
  store i8 %260, ptr %_391, align 1, !dbg !13605
  %261 = load i8, ptr %_391, align 1, !dbg !13605, !range !1608, !noundef !21
  %262 = trunc i8 %261 to i1, !dbg !13605
  %_396 = zext i1 %262 to i64, !dbg !13605
  %263 = icmp eq i64 %_396, 0, !dbg !13605
  br i1 %263, label %bb234, label %bb233, !dbg !13605

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_383 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_383) #8, !dbg !13606
  %265 = zext i1 %264 to i8, !dbg !13606
  store i8 %265, ptr %_382, align 1, !dbg !13606
  %266 = load i8, ptr %_382, align 1, !dbg !13606, !range !1608, !noundef !21
  %267 = trunc i8 %266 to i1, !dbg !13606
  %_387 = zext i1 %267 to i64, !dbg !13606
  %268 = icmp eq i64 %_387, 0, !dbg !13606
  br i1 %268, label %bb229, label %bb228, !dbg !13606

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13642
  %270 = zext i1 %269 to i8, !dbg !13642
  store i8 %270, ptr %0, align 1, !dbg !13642
  br label %bb338, !dbg !13642

bb227:                                            ; No predecessors!
  unreachable, !dbg !13606

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13643
  %272 = zext i1 %271 to i8, !dbg !13643
  store i8 %272, ptr %0, align 1, !dbg !13643
  br label %bb338, !dbg !13643

bb232:                                            ; No predecessors!
  unreachable, !dbg !13605

bb247:                                            ; preds = %bb242, %bb234
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_422 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h360879bffd05fc73E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_422, label %bb249, label %bb260, !dbg !13601

bb236:                                            ; preds = %bb234
  %273 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_403 = trunc i8 %273 to i1, !dbg !13602
  %_402 = xor i1 %_403, true, !dbg !13603
  br i1 %_402, label %bb237, label %bb242, !dbg !13603

bb242:                                            ; preds = %bb237, %bb236
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_414 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10454, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_414) #8, !dbg !13605
  %275 = zext i1 %274 to i8, !dbg !13605
  store i8 %275, ptr %_413, align 1, !dbg !13605
  %276 = load i8, ptr %_413, align 1, !dbg !13605, !range !1608, !noundef !21
  %277 = trunc i8 %276 to i1, !dbg !13605
  %_418 = zext i1 %277 to i64, !dbg !13605
  %278 = icmp eq i64 %_418, 0, !dbg !13605
  br i1 %278, label %bb247, label %bb246, !dbg !13605

bb237:                                            ; preds = %bb236
; call core::fmt::Formatter::write_str
  %_405 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_405) #8, !dbg !13606
  %280 = zext i1 %279 to i8, !dbg !13606
  store i8 %280, ptr %_404, align 1, !dbg !13606
  %281 = load i8, ptr %_404, align 1, !dbg !13606, !range !1608, !noundef !21
  %282 = trunc i8 %281 to i1, !dbg !13606
  %_409 = zext i1 %282 to i64, !dbg !13606
  %283 = icmp eq i64 %_409, 0, !dbg !13606
  br i1 %283, label %bb242, label %bb241, !dbg !13606

bb241:                                            ; preds = %bb237
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13644
  %285 = zext i1 %284 to i8, !dbg !13644
  store i8 %285, ptr %0, align 1, !dbg !13644
  br label %bb338, !dbg !13644

bb240:                                            ; No predecessors!
  unreachable, !dbg !13606

bb246:                                            ; preds = %bb242
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13645
  %287 = zext i1 %286 to i8, !dbg !13645
  store i8 %287, ptr %0, align 1, !dbg !13645
  br label %bb338, !dbg !13645

bb245:                                            ; No predecessors!
  unreachable, !dbg !13605

bb260:                                            ; preds = %bb255, %bb247
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_444 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017hbefb6eea977a2e46E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_444, label %bb262, label %bb273, !dbg !13601

bb249:                                            ; preds = %bb247
  %288 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_425 = trunc i8 %288 to i1, !dbg !13602
  %_424 = xor i1 %_425, true, !dbg !13603
  br i1 %_424, label %bb250, label %bb255, !dbg !13603

bb255:                                            ; preds = %bb250, %bb249
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_436 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10456, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_436) #8, !dbg !13605
  %290 = zext i1 %289 to i8, !dbg !13605
  store i8 %290, ptr %_435, align 1, !dbg !13605
  %291 = load i8, ptr %_435, align 1, !dbg !13605, !range !1608, !noundef !21
  %292 = trunc i8 %291 to i1, !dbg !13605
  %_440 = zext i1 %292 to i64, !dbg !13605
  %293 = icmp eq i64 %_440, 0, !dbg !13605
  br i1 %293, label %bb260, label %bb259, !dbg !13605

bb250:                                            ; preds = %bb249
; call core::fmt::Formatter::write_str
  %_427 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_427) #8, !dbg !13606
  %295 = zext i1 %294 to i8, !dbg !13606
  store i8 %295, ptr %_426, align 1, !dbg !13606
  %296 = load i8, ptr %_426, align 1, !dbg !13606, !range !1608, !noundef !21
  %297 = trunc i8 %296 to i1, !dbg !13606
  %_431 = zext i1 %297 to i64, !dbg !13606
  %298 = icmp eq i64 %_431, 0, !dbg !13606
  br i1 %298, label %bb255, label %bb254, !dbg !13606

bb254:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13646
  %300 = zext i1 %299 to i8, !dbg !13646
  store i8 %300, ptr %0, align 1, !dbg !13646
  br label %bb338, !dbg !13646

bb253:                                            ; No predecessors!
  unreachable, !dbg !13606

bb259:                                            ; preds = %bb255
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13647
  %302 = zext i1 %301 to i8, !dbg !13647
  store i8 %302, ptr %0, align 1, !dbg !13647
  br label %bb338, !dbg !13647

bb258:                                            ; No predecessors!
  unreachable, !dbg !13605

bb273:                                            ; preds = %bb268, %bb260
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_466 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hf9e12d4a9bb0b779E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_466, label %bb275, label %bb286, !dbg !13601

bb262:                                            ; preds = %bb260
  %303 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_447 = trunc i8 %303 to i1, !dbg !13602
  %_446 = xor i1 %_447, true, !dbg !13603
  br i1 %_446, label %bb263, label %bb268, !dbg !13603

bb268:                                            ; preds = %bb263, %bb262
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_458 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10458, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_458) #8, !dbg !13605
  %305 = zext i1 %304 to i8, !dbg !13605
  store i8 %305, ptr %_457, align 1, !dbg !13605
  %306 = load i8, ptr %_457, align 1, !dbg !13605, !range !1608, !noundef !21
  %307 = trunc i8 %306 to i1, !dbg !13605
  %_462 = zext i1 %307 to i64, !dbg !13605
  %308 = icmp eq i64 %_462, 0, !dbg !13605
  br i1 %308, label %bb273, label %bb272, !dbg !13605

bb263:                                            ; preds = %bb262
; call core::fmt::Formatter::write_str
  %_449 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_449) #8, !dbg !13606
  %310 = zext i1 %309 to i8, !dbg !13606
  store i8 %310, ptr %_448, align 1, !dbg !13606
  %311 = load i8, ptr %_448, align 1, !dbg !13606, !range !1608, !noundef !21
  %312 = trunc i8 %311 to i1, !dbg !13606
  %_453 = zext i1 %312 to i64, !dbg !13606
  %313 = icmp eq i64 %_453, 0, !dbg !13606
  br i1 %313, label %bb268, label %bb267, !dbg !13606

bb267:                                            ; preds = %bb263
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13648
  %315 = zext i1 %314 to i8, !dbg !13648
  store i8 %315, ptr %0, align 1, !dbg !13648
  br label %bb338, !dbg !13648

bb266:                                            ; No predecessors!
  unreachable, !dbg !13606

bb272:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13649
  %317 = zext i1 %316 to i8, !dbg !13649
  store i8 %317, ptr %0, align 1, !dbg !13649
  br label %bb338, !dbg !13649

bb271:                                            ; No predecessors!
  unreachable, !dbg !13605

bb286:                                            ; preds = %bb281, %bb273
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_488 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h9886638d980494a0E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_488, label %bb288, label %bb299, !dbg !13601

bb275:                                            ; preds = %bb273
  %318 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_469 = trunc i8 %318 to i1, !dbg !13602
  %_468 = xor i1 %_469, true, !dbg !13603
  br i1 %_468, label %bb276, label %bb281, !dbg !13603

bb281:                                            ; preds = %bb276, %bb275
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_480 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10460, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_480) #8, !dbg !13605
  %320 = zext i1 %319 to i8, !dbg !13605
  store i8 %320, ptr %_479, align 1, !dbg !13605
  %321 = load i8, ptr %_479, align 1, !dbg !13605, !range !1608, !noundef !21
  %322 = trunc i8 %321 to i1, !dbg !13605
  %_484 = zext i1 %322 to i64, !dbg !13605
  %323 = icmp eq i64 %_484, 0, !dbg !13605
  br i1 %323, label %bb286, label %bb285, !dbg !13605

bb276:                                            ; preds = %bb275
; call core::fmt::Formatter::write_str
  %_471 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_471) #8, !dbg !13606
  %325 = zext i1 %324 to i8, !dbg !13606
  store i8 %325, ptr %_470, align 1, !dbg !13606
  %326 = load i8, ptr %_470, align 1, !dbg !13606, !range !1608, !noundef !21
  %327 = trunc i8 %326 to i1, !dbg !13606
  %_475 = zext i1 %327 to i64, !dbg !13606
  %328 = icmp eq i64 %_475, 0, !dbg !13606
  br i1 %328, label %bb281, label %bb280, !dbg !13606

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13650
  %330 = zext i1 %329 to i8, !dbg !13650
  store i8 %330, ptr %0, align 1, !dbg !13650
  br label %bb338, !dbg !13650

bb279:                                            ; No predecessors!
  unreachable, !dbg !13606

bb285:                                            ; preds = %bb281
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13651
  %332 = zext i1 %331 to i8, !dbg !13651
  store i8 %332, ptr %0, align 1, !dbg !13651
  br label %bb338, !dbg !13651

bb284:                                            ; No predecessors!
  unreachable, !dbg !13605

bb299:                                            ; preds = %bb294, %bb286
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_510 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h5ce8b876f2e42192E"(ptr align 8 %self) #8, !dbg !13601
  br i1 %_510, label %bb301, label %bb312, !dbg !13601

bb288:                                            ; preds = %bb286
  %333 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_491 = trunc i8 %333 to i1, !dbg !13602
  %_490 = xor i1 %_491, true, !dbg !13603
  br i1 %_490, label %bb289, label %bb294, !dbg !13603

bb294:                                            ; preds = %bb289, %bb288
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_502 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10462, i64 6) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_502) #8, !dbg !13605
  %335 = zext i1 %334 to i8, !dbg !13605
  store i8 %335, ptr %_501, align 1, !dbg !13605
  %336 = load i8, ptr %_501, align 1, !dbg !13605, !range !1608, !noundef !21
  %337 = trunc i8 %336 to i1, !dbg !13605
  %_506 = zext i1 %337 to i64, !dbg !13605
  %338 = icmp eq i64 %_506, 0, !dbg !13605
  br i1 %338, label %bb299, label %bb298, !dbg !13605

bb289:                                            ; preds = %bb288
; call core::fmt::Formatter::write_str
  %_493 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_493) #8, !dbg !13606
  %340 = zext i1 %339 to i8, !dbg !13606
  store i8 %340, ptr %_492, align 1, !dbg !13606
  %341 = load i8, ptr %_492, align 1, !dbg !13606, !range !1608, !noundef !21
  %342 = trunc i8 %341 to i1, !dbg !13606
  %_497 = zext i1 %342 to i64, !dbg !13606
  %343 = icmp eq i64 %_497, 0, !dbg !13606
  br i1 %343, label %bb294, label %bb293, !dbg !13606

bb293:                                            ; preds = %bb289
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13652
  %345 = zext i1 %344 to i8, !dbg !13652
  store i8 %345, ptr %0, align 1, !dbg !13652
  br label %bb338, !dbg !13652

bb292:                                            ; No predecessors!
  unreachable, !dbg !13606

bb298:                                            ; preds = %bb294
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13653
  %347 = zext i1 %346 to i8, !dbg !13653
  store i8 %347, ptr %0, align 1, !dbg !13653
  br label %bb338, !dbg !13653

bb297:                                            ; No predecessors!
  unreachable, !dbg !13605

bb312:                                            ; preds = %bb307, %bb299
  %_533 = load i64, ptr %self, align 8, !dbg !13654, !noundef !21
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %348 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hdd90360c78d9e1edE() #8, !dbg !13655
  store i64 %348, ptr %_537, align 8, !dbg !13655
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_535 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h2e27027cf7252f68E(ptr align 8 %_537) #8, !dbg !13655
  %_534 = xor i64 %_535, -1, !dbg !13656
  %349 = and i64 %_533, %_534, !dbg !13654
  store i64 %349, ptr %extra_bits, align 8, !dbg !13654
  %_538 = load i64, ptr %extra_bits, align 8, !dbg !13657, !noundef !21
  %350 = icmp eq i64 %_538, 0, !dbg !13657
  br i1 %350, label %bb331, label %bb315, !dbg !13657

bb301:                                            ; preds = %bb299
  %351 = load i8, ptr %first, align 1, !dbg !13602, !range !1608, !noundef !21
  %_513 = trunc i8 %351 to i1, !dbg !13602
  %_512 = xor i1 %_513, true, !dbg !13603
  br i1 %_512, label %bb302, label %bb307, !dbg !13603

bb307:                                            ; preds = %bb302, %bb301
  store i8 0, ptr %first, align 1, !dbg !13604
; call core::fmt::Formatter::write_str
  %_524 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10464, i64 10) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %352 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_524) #8, !dbg !13605
  %353 = zext i1 %352 to i8, !dbg !13605
  store i8 %353, ptr %_523, align 1, !dbg !13605
  %354 = load i8, ptr %_523, align 1, !dbg !13605, !range !1608, !noundef !21
  %355 = trunc i8 %354 to i1, !dbg !13605
  %_528 = zext i1 %355 to i64, !dbg !13605
  %356 = icmp eq i64 %_528, 0, !dbg !13605
  br i1 %356, label %bb312, label %bb311, !dbg !13605

bb302:                                            ; preds = %bb301
; call core::fmt::Formatter::write_str
  %_515 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13606
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %357 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_515) #8, !dbg !13606
  %358 = zext i1 %357 to i8, !dbg !13606
  store i8 %358, ptr %_514, align 1, !dbg !13606
  %359 = load i8, ptr %_514, align 1, !dbg !13606, !range !1608, !noundef !21
  %360 = trunc i8 %359 to i1, !dbg !13606
  %_519 = zext i1 %360 to i64, !dbg !13606
  %361 = icmp eq i64 %_519, 0, !dbg !13606
  br i1 %361, label %bb307, label %bb306, !dbg !13606

bb306:                                            ; preds = %bb302
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %362 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13658
  %363 = zext i1 %362 to i8, !dbg !13658
  store i8 %363, ptr %0, align 1, !dbg !13658
  br label %bb338, !dbg !13658

bb305:                                            ; No predecessors!
  unreachable, !dbg !13606

bb311:                                            ; preds = %bb307
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %364 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13659
  %365 = zext i1 %364 to i8, !dbg !13659
  store i8 %365, ptr %0, align 1, !dbg !13659
  br label %bb338, !dbg !13659

bb310:                                            ; No predecessors!
  unreachable, !dbg !13605

bb331:                                            ; preds = %bb324, %bb312
  %366 = load i8, ptr %first, align 1, !dbg !13660, !range !1608, !noundef !21
  %_568 = trunc i8 %366 to i1, !dbg !13660
  br i1 %_568, label %bb332, label %bb337, !dbg !13660

bb315:                                            ; preds = %bb312
  %367 = load i8, ptr %first, align 1, !dbg !13661, !range !1608, !noundef !21
  %_540 = trunc i8 %367 to i1, !dbg !13661
  %_539 = xor i1 %_540, true, !dbg !13662
  br i1 %_539, label %bb316, label %bb321, !dbg !13662

bb321:                                            ; preds = %bb316, %bb315
  store i8 0, ptr %first, align 1, !dbg !13663
; call core::fmt::Formatter::write_str
  %_551 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !13664
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %368 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_551) #8, !dbg !13664
  %369 = zext i1 %368 to i8, !dbg !13664
  store i8 %369, ptr %_550, align 1, !dbg !13664
  %370 = load i8, ptr %_550, align 1, !dbg !13664, !range !1608, !noundef !21
  %371 = trunc i8 %370 to i1, !dbg !13664
  %_555 = zext i1 %371 to i64, !dbg !13664
  %372 = icmp eq i64 %_555, 0, !dbg !13664
  br i1 %372, label %bb324, label %bb326, !dbg !13664

bb316:                                            ; preds = %bb315
; call core::fmt::Formatter::write_str
  %_542 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13665
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %373 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_542) #8, !dbg !13665
  %374 = zext i1 %373 to i8, !dbg !13665
  store i8 %374, ptr %_541, align 1, !dbg !13665
  %375 = load i8, ptr %_541, align 1, !dbg !13665, !range !1608, !noundef !21
  %376 = trunc i8 %375 to i1, !dbg !13665
  %_546 = zext i1 %376 to i64, !dbg !13665
  %377 = icmp eq i64 %_546, 0, !dbg !13665
  br i1 %377, label %bb321, label %bb320, !dbg !13665

bb320:                                            ; preds = %bb316
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13666
  %379 = zext i1 %378 to i8, !dbg !13666
  store i8 %379, ptr %0, align 1, !dbg !13666
  br label %bb338, !dbg !13666

bb319:                                            ; No predecessors!
  unreachable, !dbg !13665

bb324:                                            ; preds = %bb321
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_560 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !13667
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %380 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_560) #8, !dbg !13667
  %381 = zext i1 %380 to i8, !dbg !13667
  store i8 %381, ptr %_559, align 1, !dbg !13667
  %382 = load i8, ptr %_559, align 1, !dbg !13667, !range !1608, !noundef !21
  %383 = trunc i8 %382 to i1, !dbg !13667
  %_564 = zext i1 %383 to i64, !dbg !13667
  %384 = icmp eq i64 %_564, 0, !dbg !13667
  br i1 %384, label %bb331, label %bb330, !dbg !13667

bb326:                                            ; preds = %bb321
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %385 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13668
  %386 = zext i1 %385 to i8, !dbg !13668
  store i8 %386, ptr %0, align 1, !dbg !13668
  br label %bb338, !dbg !13668

bb325:                                            ; No predecessors!
  unreachable, !dbg !13664

bb330:                                            ; preds = %bb324
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %387 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13669
  %388 = zext i1 %387 to i8, !dbg !13669
  store i8 %388, ptr %0, align 1, !dbg !13669
  br label %bb338, !dbg !13669

bb329:                                            ; No predecessors!
  unreachable, !dbg !13667

bb337:                                            ; preds = %bb332, %bb331
  store i8 0, ptr %0, align 1, !dbg !13670
  br label %bb338, !dbg !13608

bb332:                                            ; preds = %bb331
; call core::fmt::Formatter::write_str
  %_570 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !13671
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %389 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext %_570) #8, !dbg !13671
  %390 = zext i1 %389 to i8, !dbg !13671
  store i8 %390, ptr %_569, align 1, !dbg !13671
  %391 = load i8, ptr %_569, align 1, !dbg !13671, !range !1608, !noundef !21
  %392 = trunc i8 %391 to i1, !dbg !13671
  %_574 = zext i1 %392 to i64, !dbg !13671
  %393 = icmp eq i64 %_574, 0, !dbg !13671
  br i1 %393, label %bb337, label %bb336, !dbg !13671

bb336:                                            ; preds = %bb332
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %394 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8 @alloc10417) #8, !dbg !13672
  %395 = zext i1 %394 to i8, !dbg !13672
  store i8 %395, ptr %0, align 1, !dbg !13672
  br label %bb338, !dbg !13672

bb335:                                            ; No predecessors!
  unreachable, !dbg !13671
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h7f88d5cf8c29c70dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13673 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13676, metadata !DIExpression()), !dbg !13678
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13677, metadata !DIExpression()), !dbg !13679
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13680
  ret i1 %0, !dbg !13681
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h96f1ffab5b6e9f1dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13682 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13685, metadata !DIExpression()), !dbg !13687
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13686, metadata !DIExpression()), !dbg !13688
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13689
  ret i1 %0, !dbg !13690
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9b05b55f92990268E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13691 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13694, metadata !DIExpression()), !dbg !13696
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13695, metadata !DIExpression()), !dbg !13697
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13698
  ret i1 %0, !dbg !13699
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h56f96ee05eb0da1dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13700 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13703, metadata !DIExpression()), !dbg !13705
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13704, metadata !DIExpression()), !dbg !13706
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13707
  ret i1 %0, !dbg !13708
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hdd90360c78d9e1edE() unnamed_addr #0 !dbg !13709 {
start:
  ret i64 -4503599627366401, !dbg !13712
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h2e27027cf7252f68E(ptr align 8 %self) unnamed_addr #0 !dbg !13713 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13717, metadata !DIExpression()), !dbg !13718
  %0 = load i64, ptr %self, align 8, !dbg !13719, !noundef !21
  ret i64 %0, !dbg !13720
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h708344bae033f27bE(i64 %bits) unnamed_addr #0 !dbg !13721 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !13725, metadata !DIExpression()), !dbg !13726
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hdd90360c78d9e1edE() #8, !dbg !13727
  %_2 = and i64 %bits, %_5, !dbg !13728
  store i64 %_2, ptr %0, align 8, !dbg !13729
  %1 = load i64, ptr %0, align 8, !dbg !13730, !noundef !21
  ret i64 %1, !dbg !13730
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !13731 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13735, metadata !DIExpression()), !dbg !13737
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13736, metadata !DIExpression()), !dbg !13738
  %_4 = load i64, ptr %self, align 8, !dbg !13739, !noundef !21
  %_3 = and i64 %_4, %other, !dbg !13740
  %0 = icmp eq i64 %_3, %other, !dbg !13740
  ret i1 %0, !dbg !13741
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h75048883bc6adfc0E"(i64 %self, i64 %other) unnamed_addr #0 !dbg !13742 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13747, metadata !DIExpression()), !dbg !13749
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13748, metadata !DIExpression()), !dbg !13750
  %_3 = or i64 %self, %other, !dbg !13751
  store i64 %_3, ptr %0, align 8, !dbg !13752
  %1 = load i64, ptr %0, align 8, !dbg !13753, !noundef !21
  ret i64 %1, !dbg !13753
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hcbb1b3165bc2b2e0E"(ptr align 8 %self) unnamed_addr #0 !dbg !13754 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13760, metadata !DIExpression()), !dbg !13762
  br i1 false, label %bb1, label %bb2, !dbg !13762

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13762, !noundef !21
  %_3 = and i64 %_4, 1, !dbg !13762
  %1 = icmp eq i64 %_3, 1, !dbg !13762
  %2 = zext i1 %1 to i8, !dbg !13762
  store i8 %2, ptr %0, align 1, !dbg !13762
  br label %bb3, !dbg !13762

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13762
  br label %bb3, !dbg !13762

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13763, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13763
  ret i1 %4, !dbg !13763
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h3b1259024aa3ade6E"(ptr align 8 %self) unnamed_addr #0 !dbg !13764 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13766, metadata !DIExpression()), !dbg !13768
  br i1 false, label %bb1, label %bb2, !dbg !13768

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13768, !noundef !21
  %_3 = and i64 %_4, 2, !dbg !13768
  %1 = icmp eq i64 %_3, 2, !dbg !13768
  %2 = zext i1 %1 to i8, !dbg !13768
  store i8 %2, ptr %0, align 1, !dbg !13768
  br label %bb3, !dbg !13768

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13768
  br label %bb3, !dbg !13768

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13769, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13769
  ret i1 %4, !dbg !13769
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hcac9f414e4345804E"(ptr align 8 %self) unnamed_addr #0 !dbg !13770 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13772, metadata !DIExpression()), !dbg !13774
  br i1 false, label %bb1, label %bb2, !dbg !13774

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13774, !noundef !21
  %_3 = and i64 %_4, 4, !dbg !13774
  %1 = icmp eq i64 %_3, 4, !dbg !13774
  %2 = zext i1 %1 to i8, !dbg !13774
  store i8 %2, ptr %0, align 1, !dbg !13774
  br label %bb3, !dbg !13774

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13774
  br label %bb3, !dbg !13774

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13775, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13775
  ret i1 %4, !dbg !13775
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h3f98f5517ecf5766E"(ptr align 8 %self) unnamed_addr #0 !dbg !13776 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13778, metadata !DIExpression()), !dbg !13780
  br i1 false, label %bb1, label %bb2, !dbg !13780

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13780, !noundef !21
  %_3 = and i64 %_4, 8, !dbg !13780
  %1 = icmp eq i64 %_3, 8, !dbg !13780
  %2 = zext i1 %1 to i8, !dbg !13780
  store i8 %2, ptr %0, align 1, !dbg !13780
  br label %bb3, !dbg !13780

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13780
  br label %bb3, !dbg !13780

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13781, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13781
  ret i1 %4, !dbg !13781
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h8bd32be15fa2c638E"(ptr align 8 %self) unnamed_addr #0 !dbg !13782 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13784, metadata !DIExpression()), !dbg !13786
  br i1 false, label %bb1, label %bb2, !dbg !13786

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13786, !noundef !21
  %_3 = and i64 %_4, 16, !dbg !13786
  %1 = icmp eq i64 %_3, 16, !dbg !13786
  %2 = zext i1 %1 to i8, !dbg !13786
  store i8 %2, ptr %0, align 1, !dbg !13786
  br label %bb3, !dbg !13786

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13786
  br label %bb3, !dbg !13786

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13787, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13787
  ret i1 %4, !dbg !13787
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hd64c6fdfb1e03381E"(ptr align 8 %self) unnamed_addr #0 !dbg !13788 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13790, metadata !DIExpression()), !dbg !13792
  br i1 false, label %bb1, label %bb2, !dbg !13792

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13792, !noundef !21
  %_3 = and i64 %_4, 32, !dbg !13792
  %1 = icmp eq i64 %_3, 32, !dbg !13792
  %2 = zext i1 %1 to i8, !dbg !13792
  store i8 %2, ptr %0, align 1, !dbg !13792
  br label %bb3, !dbg !13792

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13792
  br label %bb3, !dbg !13792

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13793, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13793
  ret i1 %4, !dbg !13793
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h7dc76031cf7655acE"(ptr align 8 %self) unnamed_addr #0 !dbg !13794 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13796, metadata !DIExpression()), !dbg !13798
  br i1 false, label %bb1, label %bb2, !dbg !13798

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13798, !noundef !21
  %_3 = and i64 %_4, 64, !dbg !13798
  %1 = icmp eq i64 %_3, 64, !dbg !13798
  %2 = zext i1 %1 to i8, !dbg !13798
  store i8 %2, ptr %0, align 1, !dbg !13798
  br label %bb3, !dbg !13798

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13798
  br label %bb3, !dbg !13798

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13799, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13799
  ret i1 %4, !dbg !13799
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h5bd5770b2ab30538E"(ptr align 8 %self) unnamed_addr #0 !dbg !13800 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13802, metadata !DIExpression()), !dbg !13804
  br i1 false, label %bb1, label %bb2, !dbg !13804

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13804, !noundef !21
  %_3 = and i64 %_4, 128, !dbg !13804
  %1 = icmp eq i64 %_3, 128, !dbg !13804
  %2 = zext i1 %1 to i8, !dbg !13804
  store i8 %2, ptr %0, align 1, !dbg !13804
  br label %bb3, !dbg !13804

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13804
  br label %bb3, !dbg !13804

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13805, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13805
  ret i1 %4, !dbg !13805
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h698af305a64129deE"(ptr align 8 %self) unnamed_addr #0 !dbg !13806 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13808, metadata !DIExpression()), !dbg !13810
  br i1 false, label %bb1, label %bb2, !dbg !13810

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13810, !noundef !21
  %_3 = and i64 %_4, 256, !dbg !13810
  %1 = icmp eq i64 %_3, 256, !dbg !13810
  %2 = zext i1 %1 to i8, !dbg !13810
  store i8 %2, ptr %0, align 1, !dbg !13810
  br label %bb3, !dbg !13810

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13810
  br label %bb3, !dbg !13810

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13811, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13811
  ret i1 %4, !dbg !13811
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917ha173b61a0b238392E"(ptr align 8 %self) unnamed_addr #0 !dbg !13812 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13814, metadata !DIExpression()), !dbg !13816
  br i1 false, label %bb1, label %bb2, !dbg !13816

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13816, !noundef !21
  %_3 = and i64 %_4, 512, !dbg !13816
  %1 = icmp eq i64 %_3, 512, !dbg !13816
  %2 = zext i1 %1 to i8, !dbg !13816
  store i8 %2, ptr %0, align 1, !dbg !13816
  br label %bb3, !dbg !13816

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13816
  br label %bb3, !dbg !13816

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13817, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13817
  ret i1 %4, !dbg !13817
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h11b863b96993cbf1E"(ptr align 8 %self) unnamed_addr #0 !dbg !13818 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13820, metadata !DIExpression()), !dbg !13822
  br i1 false, label %bb1, label %bb2, !dbg !13822

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13822, !noundef !21
  %_3 = and i64 %_4, 1024, !dbg !13822
  %1 = icmp eq i64 %_3, 1024, !dbg !13822
  %2 = zext i1 %1 to i8, !dbg !13822
  store i8 %2, ptr %0, align 1, !dbg !13822
  br label %bb3, !dbg !13822

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13822
  br label %bb3, !dbg !13822

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13823, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13823
  ret i1 %4, !dbg !13823
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h6adf2e69639b245eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13824 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13826, metadata !DIExpression()), !dbg !13828
  br i1 false, label %bb1, label %bb2, !dbg !13828

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13828, !noundef !21
  %_3 = and i64 %_4, 2048, !dbg !13828
  %1 = icmp eq i64 %_3, 2048, !dbg !13828
  %2 = zext i1 %1 to i8, !dbg !13828
  store i8 %2, ptr %0, align 1, !dbg !13828
  br label %bb3, !dbg !13828

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13828
  br label %bb3, !dbg !13828

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13829, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13829
  ret i1 %4, !dbg !13829
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h0ec553b9a73e02efE"(ptr align 8 %self) unnamed_addr #0 !dbg !13830 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13832, metadata !DIExpression()), !dbg !13834
  br i1 false, label %bb1, label %bb2, !dbg !13834

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13834, !noundef !21
  %_3 = and i64 %_4, 4503599627370496, !dbg !13834
  %1 = icmp eq i64 %_3, 4503599627370496, !dbg !13834
  %2 = zext i1 %1 to i8, !dbg !13834
  store i8 %2, ptr %0, align 1, !dbg !13834
  br label %bb3, !dbg !13834

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13834
  br label %bb3, !dbg !13834

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13835, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13835
  ret i1 %4, !dbg !13835
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h0dffc91fab995e86E"(ptr align 8 %self) unnamed_addr #0 !dbg !13836 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13838, metadata !DIExpression()), !dbg !13840
  br i1 false, label %bb1, label %bb2, !dbg !13840

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13840, !noundef !21
  %_3 = and i64 %_4, 9007199254740992, !dbg !13840
  %1 = icmp eq i64 %_3, 9007199254740992, !dbg !13840
  %2 = zext i1 %1 to i8, !dbg !13840
  store i8 %2, ptr %0, align 1, !dbg !13840
  br label %bb3, !dbg !13840

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13840
  br label %bb3, !dbg !13840

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13841, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13841
  ret i1 %4, !dbg !13841
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h4ac366b29119e607E"(ptr align 8 %self) unnamed_addr #0 !dbg !13842 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13844, metadata !DIExpression()), !dbg !13846
  br i1 false, label %bb1, label %bb2, !dbg !13846

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13846, !noundef !21
  %_3 = and i64 %_4, 18014398509481984, !dbg !13846
  %1 = icmp eq i64 %_3, 18014398509481984, !dbg !13846
  %2 = zext i1 %1 to i8, !dbg !13846
  store i8 %2, ptr %0, align 1, !dbg !13846
  br label %bb3, !dbg !13846

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13846
  br label %bb3, !dbg !13846

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13847, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13847
  ret i1 %4, !dbg !13847
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h33d3dfb6ebc07de4E"(ptr align 8 %self) unnamed_addr #0 !dbg !13848 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13850, metadata !DIExpression()), !dbg !13852
  br i1 false, label %bb1, label %bb2, !dbg !13852

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13852, !noundef !21
  %_3 = and i64 %_4, 36028797018963968, !dbg !13852
  %1 = icmp eq i64 %_3, 36028797018963968, !dbg !13852
  %2 = zext i1 %1 to i8, !dbg !13852
  store i8 %2, ptr %0, align 1, !dbg !13852
  br label %bb3, !dbg !13852

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13852
  br label %bb3, !dbg !13852

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13853, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13853
  ret i1 %4, !dbg !13853
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h5f56053126328d6bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13854 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13856, metadata !DIExpression()), !dbg !13858
  br i1 false, label %bb1, label %bb2, !dbg !13858

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13858, !noundef !21
  %_3 = and i64 %_4, 72057594037927936, !dbg !13858
  %1 = icmp eq i64 %_3, 72057594037927936, !dbg !13858
  %2 = zext i1 %1 to i8, !dbg !13858
  store i8 %2, ptr %0, align 1, !dbg !13858
  br label %bb3, !dbg !13858

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13858
  br label %bb3, !dbg !13858

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13859, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13859
  ret i1 %4, !dbg !13859
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h0ee55a52bf71ba5aE"(ptr align 8 %self) unnamed_addr #0 !dbg !13860 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13862, metadata !DIExpression()), !dbg !13864
  br i1 false, label %bb1, label %bb2, !dbg !13864

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13864, !noundef !21
  %_3 = and i64 %_4, 144115188075855872, !dbg !13864
  %1 = icmp eq i64 %_3, 144115188075855872, !dbg !13864
  %2 = zext i1 %1 to i8, !dbg !13864
  store i8 %2, ptr %0, align 1, !dbg !13864
  br label %bb3, !dbg !13864

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13864
  br label %bb3, !dbg !13864

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13865, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13865
  ret i1 %4, !dbg !13865
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817hd90b8fcc63a53106E"(ptr align 8 %self) unnamed_addr #0 !dbg !13866 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13868, metadata !DIExpression()), !dbg !13870
  br i1 false, label %bb1, label %bb2, !dbg !13870

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13870, !noundef !21
  %_3 = and i64 %_4, 288230376151711744, !dbg !13870
  %1 = icmp eq i64 %_3, 288230376151711744, !dbg !13870
  %2 = zext i1 %1 to i8, !dbg !13870
  store i8 %2, ptr %0, align 1, !dbg !13870
  br label %bb3, !dbg !13870

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13870
  br label %bb3, !dbg !13870

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13871, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13871
  ret i1 %4, !dbg !13871
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h360879bffd05fc73E"(ptr align 8 %self) unnamed_addr #0 !dbg !13872 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13874, metadata !DIExpression()), !dbg !13876
  br i1 false, label %bb1, label %bb2, !dbg !13876

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13876, !noundef !21
  %_3 = and i64 %_4, 576460752303423488, !dbg !13876
  %1 = icmp eq i64 %_3, 576460752303423488, !dbg !13876
  %2 = zext i1 %1 to i8, !dbg !13876
  store i8 %2, ptr %0, align 1, !dbg !13876
  br label %bb3, !dbg !13876

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13876
  br label %bb3, !dbg !13876

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13877, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13877
  ret i1 %4, !dbg !13877
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017hbefb6eea977a2e46E"(ptr align 8 %self) unnamed_addr #0 !dbg !13878 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13880, metadata !DIExpression()), !dbg !13882
  br i1 false, label %bb1, label %bb2, !dbg !13882

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13882, !noundef !21
  %_3 = and i64 %_4, 1152921504606846976, !dbg !13882
  %1 = icmp eq i64 %_3, 1152921504606846976, !dbg !13882
  %2 = zext i1 %1 to i8, !dbg !13882
  store i8 %2, ptr %0, align 1, !dbg !13882
  br label %bb3, !dbg !13882

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13882
  br label %bb3, !dbg !13882

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13883, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13883
  ret i1 %4, !dbg !13883
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hf9e12d4a9bb0b779E"(ptr align 8 %self) unnamed_addr #0 !dbg !13884 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13886, metadata !DIExpression()), !dbg !13888
  br i1 false, label %bb1, label %bb2, !dbg !13888

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13888, !noundef !21
  %_3 = and i64 %_4, 2305843009213693952, !dbg !13888
  %1 = icmp eq i64 %_3, 2305843009213693952, !dbg !13888
  %2 = zext i1 %1 to i8, !dbg !13888
  store i8 %2, ptr %0, align 1, !dbg !13888
  br label %bb3, !dbg !13888

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13888
  br label %bb3, !dbg !13888

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13889, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13889
  ret i1 %4, !dbg !13889
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h9886638d980494a0E"(ptr align 8 %self) unnamed_addr #0 !dbg !13890 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13892, metadata !DIExpression()), !dbg !13894
  br i1 false, label %bb1, label %bb2, !dbg !13894

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13894, !noundef !21
  %_3 = and i64 %_4, 4611686018427387904, !dbg !13894
  %1 = icmp eq i64 %_3, 4611686018427387904, !dbg !13894
  %2 = zext i1 %1 to i8, !dbg !13894
  store i8 %2, ptr %0, align 1, !dbg !13894
  br label %bb3, !dbg !13894

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13894
  br label %bb3, !dbg !13894

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13895, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13895
  ret i1 %4, !dbg !13895
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h5ce8b876f2e42192E"(ptr align 8 %self) unnamed_addr #0 !dbg !13896 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13898, metadata !DIExpression()), !dbg !13900
  br i1 false, label %bb1, label %bb2, !dbg !13900

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13900, !noundef !21
  %_3 = and i64 %_4, -9223372036854775808, !dbg !13900
  %1 = icmp eq i64 %_3, -9223372036854775808, !dbg !13900
  %2 = zext i1 %1 to i8, !dbg !13900
  store i8 %2, ptr %0, align 1, !dbg !13900
  br label %bb3, !dbg !13900

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13900
  br label %bb3, !dbg !13900

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13901, !range !1608, !noundef !21
  %4 = trunc i8 %3 to i1, !dbg !13901
  ret i1 %4, !dbg !13901
}

; <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4a9715387e2190E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13902 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13907, metadata !DIExpression()), !dbg !13909
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13908, metadata !DIExpression()), !dbg !13909
  store ptr %self, ptr %_9, align 8, !dbg !13910
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10468, i64 14, ptr align 1 %_9, ptr align 8 @vtable.n) #8, !dbg !13909
  ret i1 %0, !dbg !13911
}

; <x86_64::structures::paging::page_table::PageOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hf00466594a7be769E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13912 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_9 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13918, metadata !DIExpression()), !dbg !13920
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13919, metadata !DIExpression()), !dbg !13920
  store ptr %self, ptr %_9, align 8, !dbg !13921
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8 %f, ptr align 1 @alloc10469, i64 10, ptr align 1 %_9, ptr align 8 @vtable.n) #8, !dbg !13920
  ret i1 %0, !dbg !13922
}

; <x86_64::structures::paging::page_table::PageTableLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hab406e449ecd36b6E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13923 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13929, metadata !DIExpression()), !dbg !13931
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13930, metadata !DIExpression()), !dbg !13931
  %0 = load i8, ptr %self, align 1, !dbg !13931, !range !7787, !noundef !21
  %_5 = zext i8 %0 to i64, !dbg !13931
  switch i64 %_5, label %bb2 [
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
    i64 4, label %bb1
  ], !dbg !13931

bb2:                                              ; preds = %start
  unreachable, !dbg !13931

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13931
  store ptr @alloc10473, ptr %1, align 8, !dbg !13931
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13931
  store i64 3, ptr %2, align 8, !dbg !13931
  br label %bb6, !dbg !13932

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13931
  store ptr @alloc10472, ptr %3, align 8, !dbg !13931
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13931
  store i64 3, ptr %4, align 8, !dbg !13931
  br label %bb6, !dbg !13932

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13931
  store ptr @alloc10471, ptr %5, align 8, !dbg !13931
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13931
  store i64 5, ptr %6, align 8, !dbg !13931
  br label %bb6, !dbg !13932

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13931
  store ptr @alloc10470, ptr %7, align 8, !dbg !13931
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13931
  store i64 4, ptr %8, align 8, !dbg !13931
  br label %bb6, !dbg !13932

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13931
  %10 = load ptr, ptr %9, align 8, !dbg !13931, !nonnull !21, !align !1581, !noundef !21
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13931
  %12 = load i64, ptr %11, align 8, !dbg !13931, !noundef !21
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !13931
  ret i1 %13, !dbg !13933
}

; <x86_64::structures::tss::TaskStateSegment as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8af83dd9ca12560E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13934 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_37 = alloca i16, align 2
  %_36 = alloca ptr, align 8
  %_32 = alloca i16, align 2
  %_28 = alloca i64, align 8
  %_24 = alloca [7 x i64], align 8
  %_20 = alloca i64, align 8
  %_16 = alloca [3 x i64], align 8
  %_12 = alloca i32, align 4
  %_8 = alloca [7 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13951, metadata !DIExpression()), !dbg !13959
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13952, metadata !DIExpression()), !dbg !13959
  store ptr @alloc9540, ptr %names.dbg.spill, align 8, !dbg !13959
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !13953, metadata !DIExpression()), !dbg !13960
  %0 = load i32, ptr %self, align 4, !dbg !13961, !noundef !21
  store i32 %0, ptr %_12, align 4, !dbg !13961
  %1 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 1, !dbg !13962
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_16, ptr align 4 %1, i64 24, i1 false), !dbg !13962
  %2 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 2, !dbg !13963
  %3 = load i64, ptr %2, align 4, !dbg !13963, !noundef !21
  store i64 %3, ptr %_20, align 8, !dbg !13963
  %4 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 3, !dbg !13964
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_24, ptr align 4 %4, i64 56, i1 false), !dbg !13964
  %5 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 4, !dbg !13965
  %6 = load i64, ptr %5, align 4, !dbg !13965, !noundef !21
  store i64 %6, ptr %_28, align 8, !dbg !13965
  %7 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 5, !dbg !13966
  %8 = load i16, ptr %7, align 4, !dbg !13966, !noundef !21
  store i16 %8, ptr %_32, align 2, !dbg !13966
  %9 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 6, !dbg !13967
  %10 = load i16, ptr %9, align 2, !dbg !13967, !noundef !21
  store i16 %10, ptr %_37, align 2, !dbg !13967
  store ptr %_37, ptr %_36, align 8, !dbg !13967
  %11 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !13960
  %12 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 0, !dbg !13960
  store ptr %_12, ptr %12, align 8, !dbg !13960
  %13 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 1, !dbg !13960
  store ptr @vtable.K, ptr %13, align 8, !dbg !13960
  %14 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_8, i64 0, i64 1, !dbg !13960
  %15 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 0, !dbg !13960
  store ptr %_16, ptr %15, align 8, !dbg !13960
  %16 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 1, !dbg !13960
  store ptr @vtable.L, ptr %16, align 8, !dbg !13960
  %17 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_8, i64 0, i64 2, !dbg !13960
  %18 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 0, !dbg !13960
  store ptr %_20, ptr %18, align 8, !dbg !13960
  %19 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 1, !dbg !13960
  store ptr @vtable.f, ptr %19, align 8, !dbg !13960
  %20 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_8, i64 0, i64 3, !dbg !13960
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !13960
  store ptr %_24, ptr %21, align 8, !dbg !13960
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !13960
  store ptr @vtable.M, ptr %22, align 8, !dbg !13960
  %23 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_8, i64 0, i64 4, !dbg !13960
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !13960
  store ptr %_28, ptr %24, align 8, !dbg !13960
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !13960
  store ptr @vtable.f, ptr %25, align 8, !dbg !13960
  %26 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_8, i64 0, i64 5, !dbg !13960
  %27 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 0, !dbg !13960
  store ptr %_32, ptr %27, align 8, !dbg !13960
  %28 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 1, !dbg !13960
  store ptr @vtable.b, ptr %28, align 8, !dbg !13960
  %29 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_8, i64 0, i64 6, !dbg !13960
  %30 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 0, !dbg !13960
  store ptr %_36, ptr %30, align 8, !dbg !13960
  %31 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 1, !dbg !13960
  store ptr @vtable.n, ptr %31, align 8, !dbg !13960
  %32 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !13960
  store ptr %_8, ptr %32, align 8, !dbg !13960
  %33 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !13960
  store i64 7, ptr %33, align 8, !dbg !13960
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !13957, metadata !DIExpression()), !dbg !13968
; call core::fmt::Formatter::debug_struct_fields_finish
  %34 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h4f4bb6293c9ac641E(ptr align 8 %f, ptr align 1 @alloc10483, i64 16, ptr align 8 @alloc9540, i64 7, ptr align 8 %_8, i64 7) #8, !dbg !13968
  ret i1 %34, !dbg !13969
}

; <x86_64::structures::DescriptorTablePointer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17h71bbeb4f44ef5311E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13970 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_18 = alloca i64, align 8
  %_17 = alloca ptr, align 8
  %_11 = alloca i16, align 2
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13977, metadata !DIExpression()), !dbg !13979
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13978, metadata !DIExpression()), !dbg !13979
  %0 = load i16, ptr %self, align 2, !dbg !13980, !noundef !21
  store i16 %0, ptr %_11, align 2, !dbg !13980
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %self, i32 0, i32 1, !dbg !13981
  %2 = load i64, ptr %1, align 2, !dbg !13981, !noundef !21
  store i64 %2, ptr %_18, align 8, !dbg !13981
  store ptr %_18, ptr %_17, align 8, !dbg !13981
; call core::fmt::Formatter::debug_struct_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h2e104e1edf632d7cE(ptr align 8 %f, ptr align 1 @alloc10484, i64 22, ptr align 1 @alloc10485, i64 5, ptr align 1 %_11, ptr align 8 @vtable.b, ptr align 1 @alloc10486, i64 4, ptr align 1 %_17, ptr align 8 @vtable.4) #8, !dbg !13979
  ret i1 %3, !dbg !13982
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h936efb11bdb33eabE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13983 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13989, metadata !DIExpression()), !dbg !13991
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13990, metadata !DIExpression()), !dbg !13991
  %_5 = load i8, ptr %self, align 1, !dbg !13991, !range !3181, !noundef !21
  switch i8 %_5, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !13991

bb2:                                              ; preds = %start
  unreachable, !dbg !13991

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13991
  store ptr @alloc10490, ptr %0, align 8, !dbg !13991
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13991
  store i64 5, ptr %1, align 8, !dbg !13991
  br label %bb6, !dbg !13992

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13991
  store ptr @alloc10489, ptr %2, align 8, !dbg !13991
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13991
  store i64 5, ptr %3, align 8, !dbg !13991
  br label %bb6, !dbg !13992

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13991
  store ptr @alloc10488, ptr %4, align 8, !dbg !13991
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13991
  store i64 5, ptr %5, align 8, !dbg !13991
  br label %bb6, !dbg !13992

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13991
  store ptr @alloc10487, ptr %6, align 8, !dbg !13991
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13991
  store i64 5, ptr %7, align 8, !dbg !13991
  br label %bb6, !dbg !13992

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !13991
  %9 = load ptr, ptr %8, align 8, !dbg !13991, !nonnull !21, !align !1581, !noundef !21
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !13991
  %11 = load i64, ptr %10, align 8, !dbg !13991, !noundef !21
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !13991
  ret i1 %12, !dbg !13993
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hdb8cec9c29d549e0E"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17h1deab6c62a1415a6E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::Formatter::debug_list
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter10debug_list17h822a5b91d70566a5E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>"), ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h0d317deb42340686E(ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h084cc885913d66d9E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17he9d5ee71624b9eddE(ptr align 2, ptr) unnamed_addr #0

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hb5d3d03b07b21e1dE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hd91aae84939f374aE(ptr align 8, ptr) unnamed_addr #0

; Function Attrs: argmemonly nocallback nofree nounwind willreturn
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17hede89826f482f482E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h06ffc07ef8160280E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h95733e9ce9a21bd8E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h5560062073c313abE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h85f67d37ee19eb88E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hf2d6035f8203d910E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17hd20c833b71ef8a33E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17hded790cd4be26981E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17hbb31c9d7f4d2f272E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::entry
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h02b10e57178538a9E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd1cc16832c22d545E"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17h750b68cc932bb047E(ptr, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.ctpop.i64(i64) #2

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking14panic_nounwind17hb8a2b9db753d85a7E(ptr align 1, i64) unnamed_addr #3

; Function Attrs: inaccessiblememonly nocallback nofree nosync nounwind willreturn
declare void @llvm.assume(i1 noundef) #6

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17hc085cfd4c58be279E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17h8b7ba3e7401301aaE(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17h15ddd967393749f1E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h9344e032a7a5f0a2E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h07c653427d405a3aE(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf9a6df59e7fa4f78E(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h2ea7e12f6197f698E"() unnamed_addr #0

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h4c15848e38363674E"(i64, i64) unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17hd62b39af0fc8dfecE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hecc6036757a397ccE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h662028cb0b53278dE(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17hb872b92406f7c3e0E(ptr align 2) unnamed_addr #0

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hd6d5752462b87846E(ptr align 8, ptr) unnamed_addr #1

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h082ecc52a214c424E(ptr align 8) unnamed_addr #0

; Function Attrs: argmemonly nocallback nofree nounwind willreturn writeonly
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17hd8e6bec6122123e6E(i64, i64, ptr align 8) unnamed_addr #3

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb8c1165cf7a34bdE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h9c98dbc3efbe03b2E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17h10a90f3f9792ddccE(ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17ha7fa31dd1f3f285bE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h2e104e1edf632d7cE(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h04d0e2ae8fe386f8E"(ptr align 8, ptr align 8) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd6a7f7773af52693E"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h4e01864a77bee1c9E"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hf9783891a79fd660E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hffb0948b4747e73fE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hf4ed73bd710aadcaE(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e0c71ce568df75fE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h8c97cdcc4ba6f9eeE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h9b136338b1a07823E"(ptr align 4, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4714c79ee9b8cccE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_fields_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h4f4bb6293c9ac641E(ptr align 8, ptr align 1, i64, ptr align 8, i64, ptr align 8, i64) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field3_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h43f007671fdf7763E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind readnone willreturn }
attributes #5 = { argmemonly nocallback nofree nounwind willreturn }
attributes #6 = { inaccessiblememonly nocallback nofree nosync nounwind willreturn }
attributes #7 = { argmemonly nocallback nofree nounwind willreturn writeonly }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { inaccessiblememonly }

!llvm.module.flags = !{!775, !776, !777}
!llvm.dbg.cu = !{!778}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !21, identifier: "44cd6ac81b8f2233be2c6e2231f4b091")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!13 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !14, file: !2, size: 64, align: 64, elements: !18, templateParams: !21, identifier: "f8a6e243f11d0a7485bcb1a470954183")
!14 = !DINamespace(name: "page_table", scope: !15)
!15 = !DINamespace(name: "paging", scope: !16)
!16 = !DINamespace(name: "structures", scope: !17)
!17 = !DINamespace(name: "x86_64", scope: null)
!18 = !{!19}
!19 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !13, file: !2, baseType: !20, size: 64, align: 64)
!20 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!21 = !{}
!22 = !DIGlobalVariableExpression(var: !23, expr: !DIExpression())
!23 = distinct !DIGlobalVariable(name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !24, isLocal: true, isDefinition: true)
!24 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !25, vtableHolder: !30, templateParams: !21, identifier: "d98d748539c4f3693e15b5d596aaac62")
!25 = !{!26, !27, !28, !29}
!26 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !24, file: !2, baseType: !6, size: 64, align: 64)
!27 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !24, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!28 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !24, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!29 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !24, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!30 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !31, size: 64, align: 64, dwarfAddressSpace: 0)
!31 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !32, file: !2, size: 64, align: 64, elements: !33, templateParams: !21, identifier: "fc988834aae138cad550e9871f92489f")
!32 = !DINamespace(name: "addr", scope: !17)
!33 = !{!34}
!34 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !31, file: !2, baseType: !20, size: 64, align: 64)
!35 = !DIGlobalVariableExpression(var: !36, expr: !DIExpression())
!36 = distinct !DIGlobalVariable(name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !37, isLocal: true, isDefinition: true)
!37 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !38, vtableHolder: !43, templateParams: !21, identifier: "2ed75d1d2a47633f270a2f5512bf9023")
!38 = !{!39, !40, !41, !42}
!39 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !37, file: !2, baseType: !6, size: 64, align: 64)
!40 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !37, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!41 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !37, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!42 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !37, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!43 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !44, size: 64, align: 64, dwarfAddressSpace: 0)
!44 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !45, file: !2, size: 128, align: 32, elements: !46, templateParams: !77, identifier: "8b5b3d11b07bfdd3661261e1ba0d3331")
!45 = !DINamespace(name: "idt", scope: !16)
!46 = !{!47, !49, !50, !54, !55, !57, !58}
!47 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !44, file: !2, baseType: !48, size: 16, align: 16)
!48 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!49 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !44, file: !2, baseType: !48, size: 16, align: 16, offset: 16)
!50 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !44, file: !2, baseType: !51, size: 16, align: 16, offset: 32)
!51 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !45, file: !2, size: 16, align: 16, elements: !52, templateParams: !21, identifier: "c271fcd2c1d7aa5bd01809e7cba6d06d")
!52 = !{!53}
!53 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !51, file: !2, baseType: !48, size: 16, align: 16)
!54 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !44, file: !2, baseType: !48, size: 16, align: 16, offset: 48)
!55 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !44, file: !2, baseType: !56, size: 32, align: 32, offset: 64)
!56 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!57 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !44, file: !2, baseType: !56, size: 32, align: 32, offset: 96)
!58 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !44, file: !2, baseType: !59, align: 8, offset: 128)
!59 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !62, identifier: "dff12c0b9f2324db853ec356a73db68")
!60 = !DINamespace(name: "marker", scope: !61)
!61 = !DINamespace(name: "core", scope: null)
!62 = !{!63}
!63 = !DITemplateTypeParameter(name: "T", type: !64)
!64 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !65, size: 64, align: 64, dwarfAddressSpace: 0)
!65 = !DISubroutineType(types: !66)
!66 = !{null, !67}
!67 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !45, file: !2, size: 320, align: 64, elements: !68, templateParams: !21, identifier: "8206937a8d9059696a4b36ade9d63bfe")
!68 = !{!69}
!69 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !67, file: !2, baseType: !70, size: 320, align: 64)
!70 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !45, file: !2, size: 320, align: 64, elements: !71, templateParams: !21, identifier: "b00c54ce0c827efee3a78e63e2a874ba")
!71 = !{!72, !73, !74, !75, !76}
!72 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !70, file: !2, baseType: !31, size: 64, align: 64)
!73 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !70, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!74 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !70, file: !2, baseType: !20, size: 64, align: 64, offset: 128)
!75 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !70, file: !2, baseType: !31, size: 64, align: 64, offset: 192)
!76 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !70, file: !2, baseType: !20, size: 64, align: 64, offset: 256)
!77 = !{!78}
!78 = !DITemplateTypeParameter(name: "F", type: !64)
!79 = !DIGlobalVariableExpression(var: !80, expr: !DIExpression())
!80 = distinct !DIGlobalVariable(name: "<&u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !81, isLocal: true, isDefinition: true)
!81 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !82, vtableHolder: !87, templateParams: !21, identifier: "184ea5feff67ba3cb05a7c6730c8c0d0")
!82 = !{!83, !84, !85, !86}
!83 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !81, file: !2, baseType: !6, size: 64, align: 64)
!84 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !81, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!85 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !81, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!86 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !81, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!87 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!88 = !DIGlobalVariableExpression(var: !89, expr: !DIExpression())
!89 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !90, isLocal: true, isDefinition: true)
!90 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !91, vtableHolder: !96, templateParams: !21, identifier: "b427b76cbf07008d18d87370f10aac16")
!91 = !{!92, !93, !94, !95}
!92 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !90, file: !2, baseType: !6, size: 64, align: 64)
!93 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!94 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !90, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !32, file: !2, size: 64, align: 64, elements: !97, templateParams: !21, identifier: "334b794c1c06e928b20e98f062ea5577")
!97 = !{!98}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !96, file: !2, baseType: !20, size: 64, align: 64)
!99 = !DIGlobalVariableExpression(var: !100, expr: !DIExpression())
!100 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !101, isLocal: true, isDefinition: true)
!101 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !102, vtableHolder: !107, templateParams: !21, identifier: "b3a89df681eb7045d9911f91c799b729")
!102 = !{!103, !104, !105, !106}
!103 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !101, file: !2, baseType: !6, size: 64, align: 64)
!104 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!105 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !101, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !108, file: !2, size: 384, align: 64, elements: !109, templateParams: !21, identifier: "aa4495e11001eeb7a8dec7abda538011")
!108 = !DINamespace(name: "fmt", scope: !61)
!109 = !{!110, !122, !177}
!110 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !107, file: !2, baseType: !111, size: 128, align: 64, offset: 128)
!111 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !112, templateParams: !21, identifier: "1bd0df68c6cb6036a2bb36aa5621bbdb")
!112 = !{!113, !121}
!113 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !111, file: !2, baseType: !114, size: 64, align: 64)
!114 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!115 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !116, templateParams: !21, identifier: "c67d244f92c53ee233f4a290be1c6ff8")
!116 = !{!117, !120}
!117 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !115, file: !2, baseType: !118, size: 64, align: 64)
!118 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!119 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!120 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !115, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!121 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !111, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!122 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !107, file: !2, baseType: !123, size: 128, align: 64)
!123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::v1::Argument]>", scope: !124, file: !2, size: 128, align: 64, elements: !125, templateParams: !21, identifier: "f20f93edc9b6759569bd27834bca2867")
!124 = !DINamespace(name: "option", scope: !61)
!125 = !{!126}
!126 = !DICompositeType(tag: DW_TAG_variant_part, scope: !123, file: !2, size: 128, align: 64, elements: !127, templateParams: !21, identifier: "4c2bc57bba010026e96c6b272990e455", discriminator: !176)
!127 = !{!128, !172}
!128 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !126, file: !2, baseType: !129, size: 128, align: 64, extraData: i64 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !123, file: !2, size: 128, align: 64, elements: !21, templateParams: !130, identifier: "b03d968f2fa497fccf294fb725789344")
!130 = !{!131}
!131 = !DITemplateTypeParameter(name: "T", type: !132)
!132 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::v1::Argument]", file: !2, size: 128, align: 64, elements: !133, templateParams: !21, identifier: "fbc7473a1424cb3193ffa7a7ee24653a")
!133 = !{!134, !171}
!134 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !132, file: !2, baseType: !135, size: 64, align: 64)
!135 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !136, size: 64, align: 64, dwarfAddressSpace: 0)
!136 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !137, file: !2, size: 448, align: 64, elements: !139, templateParams: !21, identifier: "5baa9876693e95e5feb1bff2f29eab42")
!137 = !DINamespace(name: "v1", scope: !138)
!138 = !DINamespace(name: "rt", scope: !108)
!139 = !{!140, !141}
!140 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !136, file: !2, baseType: !9, size: 64, align: 64, offset: 384)
!141 = !DIDerivedType(tag: DW_TAG_member, name: "format", scope: !136, file: !2, baseType: !142, size: 384, align: 64)
!142 = !DICompositeType(tag: DW_TAG_structure_type, name: "FormatSpec", scope: !137, file: !2, size: 384, align: 64, elements: !143, templateParams: !21, identifier: "af655e92005115efb855d950904d628d")
!143 = !{!144, !146, !153, !154, !170}
!144 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !142, file: !2, baseType: !145, size: 32, align: 32, offset: 288)
!145 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!146 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !142, file: !2, baseType: !147, size: 8, align: 8, offset: 320)
!147 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !137, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !148)
!148 = !{!149, !150, !151, !152}
!149 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!150 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!151 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!152 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!153 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !142, file: !2, baseType: !56, size: 32, align: 32, offset: 256)
!154 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !142, file: !2, baseType: !155, size: 128, align: 64)
!155 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !137, file: !2, size: 128, align: 64, elements: !156, templateParams: !21, identifier: "bb4b398e5f72abfe68675895ae5e57c7")
!156 = !{!157}
!157 = !DICompositeType(tag: DW_TAG_variant_part, scope: !155, file: !2, size: 128, align: 64, elements: !158, templateParams: !21, identifier: "9d0217852ba0cec4f3ca8286384a753f", discriminator: !169)
!158 = !{!159, !163, !167}
!159 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !157, file: !2, baseType: !160, size: 128, align: 64, extraData: i64 0)
!160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !155, file: !2, size: 128, align: 64, elements: !161, templateParams: !21, identifier: "1bffdda99d4ba93b3632eb9b10e0d6c2")
!161 = !{!162}
!162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!163 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !157, file: !2, baseType: !164, size: 128, align: 64, extraData: i64 1)
!164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !155, file: !2, size: 128, align: 64, elements: !165, templateParams: !21, identifier: "93a126390616414615f290788924acea")
!165 = !{!166}
!166 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !164, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !157, file: !2, baseType: !168, size: 128, align: 64, extraData: i64 2)
!168 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !155, file: !2, size: 128, align: 64, elements: !21, identifier: "bee9d1aff1e2e0def3297d379f780bc3")
!169 = !DIDerivedType(tag: DW_TAG_member, scope: !155, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!170 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !142, file: !2, baseType: !155, size: 128, align: 64, offset: 128)
!171 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !132, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!172 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !126, file: !2, baseType: !173, size: 128, align: 64)
!173 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !123, file: !2, size: 128, align: 64, elements: !174, templateParams: !130, identifier: "76c5d43fc2261c18f3f3f9fcdeb1ea19")
!174 = !{!175}
!175 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !173, file: !2, baseType: !132, size: 128, align: 64)
!176 = !DIDerivedType(tag: DW_TAG_member, scope: !123, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!177 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !107, file: !2, baseType: !178, size: 128, align: 64, offset: 256)
!178 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::ArgumentV1]", file: !2, size: 128, align: 64, elements: !179, templateParams: !21, identifier: "7fd253a118f8ffbba43d5247c666a8bb")
!179 = !{!180, !242}
!180 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !178, file: !2, baseType: !181, size: 64, align: 64)
!181 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !182, size: 64, align: 64, dwarfAddressSpace: 0)
!182 = !DICompositeType(tag: DW_TAG_structure_type, name: "ArgumentV1", scope: !108, file: !2, size: 128, align: 64, elements: !183, templateParams: !21, identifier: "71f0688e928e59cfa8d2e89ebf7ebc37")
!183 = !{!184, !188}
!184 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !182, file: !2, baseType: !185, size: 64, align: 64)
!185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::{extern#0}::Opaque", baseType: !186, size: 64, align: 64, dwarfAddressSpace: 0)
!186 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !187, file: !2, align: 8, elements: !21, identifier: "8ad1d27c01883c0662373925bfb88afd")
!187 = !DINamespace(name: "{extern#0}", scope: !108)
!188 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !182, file: !2, baseType: !189, size: 64, align: 64, offset: 64)
!189 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !190, size: 64, align: 64, dwarfAddressSpace: 0)
!190 = !DISubroutineType(types: !191)
!191 = !{!192, !185, !210}
!192 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !193, file: !2, size: 8, align: 8, elements: !194, templateParams: !21, identifier: "439b0028cce69ada54f55b3e334b6ecd")
!193 = !DINamespace(name: "result", scope: !61)
!194 = !{!195}
!195 = !DICompositeType(tag: DW_TAG_variant_part, scope: !192, file: !2, size: 8, align: 8, elements: !196, templateParams: !21, identifier: "be95a66ec545b971daf5682acfef386a", discriminator: !209)
!196 = !{!197, !205}
!197 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !195, file: !2, baseType: !198, size: 8, align: 8, extraData: i64 0)
!198 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !192, file: !2, size: 8, align: 8, elements: !199, templateParams: !201, identifier: "970917c63ec9d7b58016c128bd3204c")
!199 = !{!200}
!200 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !198, file: !2, baseType: !7, align: 8, offset: 8)
!201 = !{!202, !203}
!202 = !DITemplateTypeParameter(name: "T", type: !7)
!203 = !DITemplateTypeParameter(name: "E", type: !204)
!204 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !108, file: !2, align: 8, elements: !21, identifier: "ba7ee7bf0217687128c0134bf159d064")
!205 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !195, file: !2, baseType: !206, size: 8, align: 8, extraData: i64 1)
!206 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !192, file: !2, size: 8, align: 8, elements: !207, templateParams: !201, identifier: "277298c56e69e6ae4141f3824479ae34")
!207 = !{!208}
!208 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !206, file: !2, baseType: !204, align: 8, offset: 8)
!209 = !DIDerivedType(tag: DW_TAG_member, scope: !192, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!210 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !211, size: 64, align: 64, dwarfAddressSpace: 0)
!211 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !108, file: !2, size: 512, align: 64, elements: !212, templateParams: !21, identifier: "a90501ff6e2f2af5c6a6372291169d97")
!212 = !{!213, !214, !215, !216, !230, !231}
!213 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !211, file: !2, baseType: !56, size: 32, align: 32, offset: 384)
!214 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !211, file: !2, baseType: !145, size: 32, align: 32, offset: 416)
!215 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !211, file: !2, baseType: !147, size: 8, align: 8, offset: 448)
!216 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 128)
!217 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !124, file: !2, size: 128, align: 64, elements: !218, templateParams: !21, identifier: "a061711948cade3933e2c15b599cef32")
!218 = !{!219}
!219 = !DICompositeType(tag: DW_TAG_variant_part, scope: !217, file: !2, size: 128, align: 64, elements: !220, templateParams: !21, identifier: "a12832ba19fc53c9fdb0c372f0b3354e", discriminator: !229)
!220 = !{!221, !225}
!221 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !219, file: !2, baseType: !222, size: 128, align: 64, extraData: i64 0)
!222 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !217, file: !2, size: 128, align: 64, elements: !21, templateParams: !223, identifier: "c3705e48f19ae18cdc2a5519f6e6f5cb")
!223 = !{!224}
!224 = !DITemplateTypeParameter(name: "T", type: !9)
!225 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !219, file: !2, baseType: !226, size: 128, align: 64, extraData: i64 1)
!226 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !217, file: !2, size: 128, align: 64, elements: !227, templateParams: !223, identifier: "be8b31308e3e31c866943c8d7b3fd52a")
!227 = !{!228}
!228 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !226, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!229 = !DIDerivedType(tag: DW_TAG_member, scope: !217, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!230 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 256)
!231 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !211, file: !2, baseType: !232, size: 128, align: 64)
!232 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !233, templateParams: !21, identifier: "a3f442e004e09e017868002c1c14e7e3")
!233 = !{!234, !237}
!234 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !232, file: !2, baseType: !235, size: 64, align: 64)
!235 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !236, size: 64, align: 64, dwarfAddressSpace: 0)
!236 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !21, identifier: "fad07e960ab186f2781ffe1a5cde3e23")
!237 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !232, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!238 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !239, size: 64, align: 64, dwarfAddressSpace: 0)
!239 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !240)
!240 = !{!241}
!241 = !DISubrange(count: 3, lowerBound: 0)
!242 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !178, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!243 = !DIGlobalVariableExpression(var: !244, expr: !DIExpression())
!244 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !245, isLocal: true, isDefinition: true)
!245 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !246, vtableHolder: !48, templateParams: !21, identifier: "13aed78a48e54e2a7b7fa4c59a2fc9f")
!246 = !{!247, !248, !249, !250}
!247 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !245, file: !2, baseType: !6, size: 64, align: 64)
!248 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!249 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!250 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !245, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!251 = !DIGlobalVariableExpression(var: !252, expr: !DIExpression())
!252 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !253, isLocal: true, isDefinition: true)
!253 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !254, vtableHolder: !259, templateParams: !21, identifier: "7f11c73f1e959269ed747c36fc89ebb")
!254 = !{!255, !256, !257, !258}
!255 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !253, file: !2, baseType: !6, size: 64, align: 64)
!256 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!257 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!258 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !253, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!259 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !17, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !260)
!260 = !{!261, !262, !263, !264}
!261 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!262 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!263 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!264 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!265 = !DIGlobalVariableExpression(var: !266, expr: !DIExpression())
!266 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !267, isLocal: true, isDefinition: true)
!267 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !268, vtableHolder: !51, templateParams: !21, identifier: "e73074070291256c7b3efb09ba30edad")
!268 = !{!269, !270, !271, !272}
!269 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !267, file: !2, baseType: !6, size: 64, align: 64)
!270 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!271 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!272 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !267, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!273 = !DIGlobalVariableExpression(var: !274, expr: !DIExpression())
!274 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !275, isLocal: true, isDefinition: true)
!275 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !276, vtableHolder: !31, templateParams: !21, identifier: "9cdbb5e1a0c9b16f458949b581b1664a")
!276 = !{!277, !278, !279, !280}
!277 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !275, file: !2, baseType: !6, size: 64, align: 64)
!278 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!279 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!280 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !275, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!281 = !DIGlobalVariableExpression(var: !282, expr: !DIExpression())
!282 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !283, isLocal: true, isDefinition: true)
!283 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !284, vtableHolder: !20, templateParams: !21, identifier: "cbeb207c526e867d954b6cc3781c88ca")
!284 = !{!285, !286, !287, !288}
!285 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !283, file: !2, baseType: !6, size: 64, align: 64)
!286 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!287 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!288 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !283, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!289 = !DIGlobalVariableExpression(var: !290, expr: !DIExpression())
!290 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !291, isLocal: true, isDefinition: true)
!291 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !292, vtableHolder: !297, templateParams: !21, identifier: "2cd0d72f11d09d229617c55a3e657340")
!292 = !{!293, !294, !295, !296}
!293 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !291, file: !2, baseType: !6, size: 64, align: 64)
!294 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!295 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!296 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !291, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!297 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !298, file: !2, size: 64, align: 64, elements: !300, templateParams: !21, identifier: "9a74e3be46b18b7a3c02e3b2ed9b7082")
!298 = !DINamespace(name: "fmt", scope: !299)
!299 = !DINamespace(name: "{impl#11}", scope: !45)
!300 = !{!301}
!301 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !297, file: !2, baseType: !20, size: 64, align: 64)
!302 = !DIGlobalVariableExpression(var: !303, expr: !DIExpression())
!303 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !304, isLocal: true, isDefinition: true)
!304 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !305, vtableHolder: !310, templateParams: !21, identifier: "5466fda85a1e5cfa9b5d88662e5f2c8b")
!305 = !{!306, !307, !308, !309}
!306 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !304, file: !2, baseType: !6, size: 64, align: 64)
!307 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!308 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!309 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !304, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!310 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!311 = !DIGlobalVariableExpression(var: !312, expr: !DIExpression())
!312 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !313, isLocal: true, isDefinition: true)
!313 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !314, vtableHolder: !319, templateParams: !21, identifier: "7dab522edff01e05784366d6eb0b6761")
!314 = !{!315, !316, !317, !318}
!315 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !313, file: !2, baseType: !6, size: 64, align: 64)
!316 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!317 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!318 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !313, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!319 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !45, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !320)
!320 = !{!321, !322, !323}
!321 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!322 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!323 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!324 = !DIGlobalVariableExpression(var: !325, expr: !DIExpression())
!325 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h3d108c46d296931aE", scope: !326, file: !327, line: 486, type: !328, isLocal: true, isDefinition: true, align: 64)
!326 = !DINamespace(name: "mapper", scope: !15)
!327 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!328 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !124, file: !2, size: 128, align: 64, elements: !329, templateParams: !21, identifier: "6ca25c423ee4f8aa21121f23365a9625")
!329 = !{!330}
!330 = !DICompositeType(tag: DW_TAG_variant_part, scope: !328, file: !2, size: 128, align: 64, elements: !331, templateParams: !21, identifier: "2f417d1fd295d92d11f4930f46076f0d", discriminator: !346)
!331 = !{!332, !342}
!332 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !330, file: !2, baseType: !333, size: 128, align: 64, extraData: i64 0)
!333 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !328, file: !2, size: 128, align: 64, elements: !21, templateParams: !334, identifier: "672b6cbe0a27fdefaa0bc7734c33555f")
!334 = !{!335}
!335 = !DITemplateTypeParameter(name: "T", type: !336)
!336 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !337, templateParams: !21, identifier: "3e3ef5fe731991ee63324d548ce3dd09")
!337 = !{!338, !341}
!338 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !336, file: !2, baseType: !339, size: 64, align: 64)
!339 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !340, size: 64, align: 64, dwarfAddressSpace: 0)
!340 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !21, identifier: "ceb8d6ee307366696d86a1f9e0f0bc6b")
!341 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !336, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!342 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !330, file: !2, baseType: !343, size: 128, align: 64)
!343 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !328, file: !2, size: 128, align: 64, elements: !344, templateParams: !334, identifier: "3f556522494c4bcd2480dfd25bb15088")
!344 = !{!345}
!345 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !343, file: !2, baseType: !336, size: 128, align: 64)
!346 = !DIDerivedType(tag: DW_TAG_member, scope: !328, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!347 = !DIGlobalVariableExpression(var: !348, expr: !DIExpression())
!348 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !349, isLocal: true, isDefinition: true)
!349 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !350, vtableHolder: !355, templateParams: !21, identifier: "854b8f163e70889a4f7021a9a505c511")
!350 = !{!351, !352, !353, !354}
!351 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !349, file: !2, baseType: !6, size: 64, align: 64)
!352 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!353 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!354 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !349, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!355 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !32, file: !2, size: 64, align: 64, elements: !356, templateParams: !21, identifier: "826de10f58eac388a7aef826b1ccc37a")
!356 = !{!357}
!357 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !355, file: !2, baseType: !20, size: 64, align: 64)
!358 = !DIGlobalVariableExpression(var: !359, expr: !DIExpression())
!359 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !360, isLocal: true, isDefinition: true)
!360 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !361, vtableHolder: !366, templateParams: !21, identifier: "230c49d21280f6e0a36ed4014cd61294")
!361 = !{!362, !363, !364, !365}
!362 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !360, file: !2, baseType: !6, size: 64, align: 64)
!363 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!364 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!365 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !360, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!366 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !14, file: !2, size: 64, align: 64, elements: !367, templateParams: !21, identifier: "9b23b8b99cbdd593d3f00598753ef627")
!367 = !{!368}
!368 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !366, file: !2, baseType: !20, size: 64, align: 64)
!369 = !DIGlobalVariableExpression(var: !370, expr: !DIExpression())
!370 = distinct !DIGlobalVariable(name: "<&() as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !371, isLocal: true, isDefinition: true)
!371 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&() as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !372, vtableHolder: !377, templateParams: !21, identifier: "5a69e8ff523cc9f8ccf21f19aed66850")
!372 = !{!373, !374, !375, !376}
!373 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !371, file: !2, baseType: !6, size: 64, align: 64)
!374 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!375 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!376 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !371, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!377 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!378 = !DIGlobalVariableExpression(var: !379, expr: !DIExpression())
!379 = distinct !DIGlobalVariable(name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !380, isLocal: true, isDefinition: true)
!380 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !381, vtableHolder: !386, templateParams: !21, identifier: "37bbaa9b16636b0a7ad5856068d438e8")
!381 = !{!382, !383, !384, !385}
!382 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !380, file: !2, baseType: !6, size: 64, align: 64)
!383 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!384 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!385 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !380, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!386 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !387, size: 64, align: 64, dwarfAddressSpace: 0)
!387 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !388, file: !2, size: 16, align: 16, elements: !390, templateParams: !21, identifier: "e35b4cfd4fa069922addef0252e13f2c")
!388 = !DINamespace(name: "tlb", scope: !389)
!389 = !DINamespace(name: "instructions", scope: !17)
!390 = !{!391}
!391 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !387, file: !2, baseType: !48, size: 16, align: 16)
!392 = !DIGlobalVariableExpression(var: !393, expr: !DIExpression())
!393 = distinct !DIGlobalVariable(name: "<&u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !394, isLocal: true, isDefinition: true)
!394 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !395, vtableHolder: !400, templateParams: !21, identifier: "f5fc17f734ebd2bc6c01218b3ab347c3")
!395 = !{!396, !397, !398, !399}
!396 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !394, file: !2, baseType: !6, size: 64, align: 64)
!397 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!398 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!399 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !394, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!400 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !48, size: 64, align: 64, dwarfAddressSpace: 0)
!401 = !DIGlobalVariableExpression(var: !402, expr: !DIExpression())
!402 = distinct !DIGlobalVariable(name: "<&u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !403, isLocal: true, isDefinition: true)
!403 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !404, vtableHolder: !409, templateParams: !21, identifier: "ea6d7db7a7f5a0f03f08c00aaf1dc1f6")
!404 = !{!405, !406, !407, !408}
!405 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !403, file: !2, baseType: !6, size: 64, align: 64)
!406 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!407 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!408 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !403, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!409 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u32", baseType: !56, size: 64, align: 64, dwarfAddressSpace: 0)
!410 = !DIGlobalVariableExpression(var: !411, expr: !DIExpression())
!411 = distinct !DIGlobalVariable(name: "<[u64; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !412, isLocal: true, isDefinition: true)
!412 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[u64; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !413, vtableHolder: !418, templateParams: !21, identifier: "7f18b703758b877aada9ecbc01500fa5")
!413 = !{!414, !415, !416, !417}
!414 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !412, file: !2, baseType: !6, size: 64, align: 64)
!415 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!416 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!417 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !412, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!418 = !DICompositeType(tag: DW_TAG_array_type, baseType: !20, size: 512, align: 64, elements: !419)
!419 = !{!420}
!420 = !DISubrange(count: 8, lowerBound: 0)
!421 = !DIGlobalVariableExpression(var: !422, expr: !DIExpression())
!422 = distinct !DIGlobalVariable(name: "<&usize as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !423, isLocal: true, isDefinition: true)
!423 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&usize as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !424, vtableHolder: !429, templateParams: !21, identifier: "178c4101e77993b35ada081d95c11334")
!424 = !{!425, !426, !427, !428}
!425 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !423, file: !2, baseType: !6, size: 64, align: 64)
!426 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!427 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!428 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !423, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!429 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!430 = !DIGlobalVariableExpression(var: !431, expr: !DIExpression())
!431 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !432, isLocal: true, isDefinition: true)
!432 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !433, vtableHolder: !44, templateParams: !21, identifier: "26a716e06523e2cdc490aeec80d66281")
!433 = !{!434, !435, !436, !437}
!434 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !432, file: !2, baseType: !6, size: 64, align: 64)
!435 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!436 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!437 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !432, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!438 = !DIGlobalVariableExpression(var: !439, expr: !DIExpression())
!439 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !440, isLocal: true, isDefinition: true)
!440 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !441, vtableHolder: !446, templateParams: !21, identifier: "ad75fa99064c2ef1753fe0bab30eae85")
!441 = !{!442, !443, !444, !445}
!442 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !440, file: !2, baseType: !6, size: 64, align: 64)
!443 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!444 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!445 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !440, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!446 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !45, file: !2, size: 128, align: 32, elements: !447, templateParams: !462, identifier: "27974876ed94946c8db900b79787b1f1")
!447 = !{!448, !449, !450, !451, !452, !453, !454}
!448 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !446, file: !2, baseType: !48, size: 16, align: 16)
!449 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !446, file: !2, baseType: !48, size: 16, align: 16, offset: 16)
!450 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !446, file: !2, baseType: !51, size: 16, align: 16, offset: 32)
!451 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !446, file: !2, baseType: !48, size: 16, align: 16, offset: 48)
!452 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !446, file: !2, baseType: !56, size: 32, align: 32, offset: 64)
!453 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !446, file: !2, baseType: !56, size: 32, align: 32, offset: 96)
!454 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !446, file: !2, baseType: !455, align: 8, offset: 128)
!455 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !456, identifier: "442892f534062711f8850fe54b372bb5")
!456 = !{!457}
!457 = !DITemplateTypeParameter(name: "T", type: !458)
!458 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !459, size: 64, align: 64, dwarfAddressSpace: 0)
!459 = !DISubroutineType(types: !460)
!460 = !{!461, !67, !20}
!461 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!462 = !{!463}
!463 = !DITemplateTypeParameter(name: "F", type: !458)
!464 = !DIGlobalVariableExpression(var: !465, expr: !DIExpression())
!465 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !466, isLocal: true, isDefinition: true)
!466 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !467, vtableHolder: !472, templateParams: !21, identifier: "a1252e57fe432900aece31ad3cbb90c1")
!467 = !{!468, !469, !470, !471}
!468 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !466, file: !2, baseType: !6, size: 64, align: 64)
!469 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!470 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !466, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!472 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !45, file: !2, size: 128, align: 32, elements: !473, templateParams: !487, identifier: "5b021d298ddbe71b4b677c8999c7877a")
!473 = !{!474, !475, !476, !477, !478, !479, !480}
!474 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !472, file: !2, baseType: !48, size: 16, align: 16)
!475 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !472, file: !2, baseType: !48, size: 16, align: 16, offset: 16)
!476 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !472, file: !2, baseType: !51, size: 16, align: 16, offset: 32)
!477 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !472, file: !2, baseType: !48, size: 16, align: 16, offset: 48)
!478 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !472, file: !2, baseType: !56, size: 32, align: 32, offset: 64)
!479 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !472, file: !2, baseType: !56, size: 32, align: 32, offset: 96)
!480 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !472, file: !2, baseType: !481, align: 8, offset: 128)
!481 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !482, identifier: "b864407a6e1f1952b3094afed8ca0f09")
!482 = !{!483}
!483 = !DITemplateTypeParameter(name: "T", type: !484)
!484 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !485, size: 64, align: 64, dwarfAddressSpace: 0)
!485 = !DISubroutineType(types: !486)
!486 = !{null, !67, !20}
!487 = !{!488}
!488 = !DITemplateTypeParameter(name: "F", type: !484)
!489 = !DIGlobalVariableExpression(var: !490, expr: !DIExpression())
!490 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !491, isLocal: true, isDefinition: true)
!491 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !492, vtableHolder: !497, templateParams: !21, identifier: "7438c3b13d8a81da10b33f91e6b098a0")
!492 = !{!493, !494, !495, !496}
!493 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !491, file: !2, baseType: !6, size: 64, align: 64)
!494 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!495 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!496 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !491, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!497 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !45, file: !2, size: 128, align: 32, elements: !498, templateParams: !515, identifier: "ad267785150872161d61526d43faeacd")
!498 = !{!499, !500, !501, !502, !503, !504, !505}
!499 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !497, file: !2, baseType: !48, size: 16, align: 16)
!500 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !497, file: !2, baseType: !48, size: 16, align: 16, offset: 16)
!501 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !497, file: !2, baseType: !51, size: 16, align: 16, offset: 32)
!502 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !497, file: !2, baseType: !48, size: 16, align: 16, offset: 48)
!503 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !497, file: !2, baseType: !56, size: 32, align: 32, offset: 64)
!504 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !497, file: !2, baseType: !56, size: 32, align: 32, offset: 96)
!505 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !497, file: !2, baseType: !506, align: 8, offset: 128)
!506 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !507, identifier: "cc8c4e092cada6445cf6c66604425a6c")
!507 = !{!508}
!508 = !DITemplateTypeParameter(name: "T", type: !509)
!509 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !510, size: 64, align: 64, dwarfAddressSpace: 0)
!510 = !DISubroutineType(types: !511)
!511 = !{null, !67, !512}
!512 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !45, file: !2, size: 64, align: 64, elements: !513, templateParams: !21, identifier: "7869695357e79e42c3ea4cf8ffbc5646")
!513 = !{!514}
!514 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !512, file: !2, baseType: !20, size: 64, align: 64)
!515 = !{!516}
!516 = !DITemplateTypeParameter(name: "F", type: !509)
!517 = !DIGlobalVariableExpression(var: !518, expr: !DIExpression())
!518 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !519, isLocal: true, isDefinition: true)
!519 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !520, vtableHolder: !525, templateParams: !21, identifier: "47b3c920c305cbc78558488a5df515f9")
!520 = !{!521, !522, !523, !524}
!521 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !519, file: !2, baseType: !6, size: 64, align: 64)
!522 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!523 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!524 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !519, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!525 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !45, file: !2, size: 128, align: 32, elements: !526, templateParams: !540, identifier: "24a21a25c58352955ce2e8f329a35d93")
!526 = !{!527, !528, !529, !530, !531, !532, !533}
!527 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !525, file: !2, baseType: !48, size: 16, align: 16)
!528 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !525, file: !2, baseType: !48, size: 16, align: 16, offset: 16)
!529 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !525, file: !2, baseType: !51, size: 16, align: 16, offset: 32)
!530 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !525, file: !2, baseType: !48, size: 16, align: 16, offset: 48)
!531 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !525, file: !2, baseType: !56, size: 32, align: 32, offset: 64)
!532 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !525, file: !2, baseType: !56, size: 32, align: 32, offset: 96)
!533 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !525, file: !2, baseType: !534, align: 8, offset: 128)
!534 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !535, identifier: "ae2121149a1bd957b3c57f6b764a915")
!535 = !{!536}
!536 = !DITemplateTypeParameter(name: "T", type: !537)
!537 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !538, size: 64, align: 64, dwarfAddressSpace: 0)
!538 = !DISubroutineType(types: !539)
!539 = !{!461, !67}
!540 = !{!541}
!541 = !DITemplateTypeParameter(name: "F", type: !537)
!542 = !DIGlobalVariableExpression(var: !543, expr: !DIExpression())
!543 = distinct !DIGlobalVariable(name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !544, isLocal: true, isDefinition: true)
!544 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !545, vtableHolder: !550, templateParams: !21, identifier: "3a6126b1d8a1d7cc218775f38394b319")
!545 = !{!546, !547, !548, !549}
!546 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !544, file: !2, baseType: !6, size: 64, align: 64)
!547 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!548 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!549 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !544, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!550 = !DICompositeType(tag: DW_TAG_array_type, baseType: !44, size: 1024, align: 32, elements: !419)
!551 = !DIGlobalVariableExpression(var: !552, expr: !DIExpression())
!552 = distinct !DIGlobalVariable(name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !553, isLocal: true, isDefinition: true)
!553 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !554, vtableHolder: !559, templateParams: !21, identifier: "5a94494e517b6b615c68ab286e7c6981")
!554 = !{!555, !556, !557, !558}
!555 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !553, file: !2, baseType: !6, size: 64, align: 64)
!556 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!557 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!558 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !553, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!559 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !560, size: 64, align: 64, dwarfAddressSpace: 0)
!560 = !DICompositeType(tag: DW_TAG_array_type, baseType: !44, size: 28672, align: 32, elements: !561)
!561 = !{!562}
!562 = !DISubrange(count: 224, lowerBound: 0)
!563 = !DIGlobalVariableExpression(var: !564, expr: !DIExpression())
!564 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !565, isLocal: true, isDefinition: true)
!565 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !566, vtableHolder: !571, templateParams: !21, identifier: "39c8df2e8cfbf9b39438066f1b09343e")
!566 = !{!567, !568, !569, !570}
!567 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !565, file: !2, baseType: !6, size: 64, align: 64)
!568 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!569 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!570 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !565, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!571 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 64, align: 64, elements: !573, templateParams: !579, identifier: "2ca7280440fd0c898b5e6ae81e4b9277")
!572 = !DINamespace(name: "mapped_page_table", scope: !326)
!573 = !{!574}
!574 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !571, file: !2, baseType: !575, size: 64, align: 64)
!575 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !576, file: !2, size: 64, align: 64, elements: !577, templateParams: !21, identifier: "c9e0b1d0cc4ec39d4e8e9060ef039a6d")
!576 = !DINamespace(name: "offset_page_table", scope: !326)
!577 = !{!578}
!578 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !575, file: !2, baseType: !31, size: 64, align: 64)
!579 = !{!580}
!580 = !DITemplateTypeParameter(name: "P", type: !575)
!581 = !DIGlobalVariableExpression(var: !582, expr: !DIExpression())
!582 = distinct !DIGlobalVariable(name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !583, isLocal: true, isDefinition: true)
!583 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !584, vtableHolder: !589, templateParams: !21, identifier: "5c90a2454a6c0841951f07b499669e67")
!584 = !{!585, !586, !587, !588}
!585 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !583, file: !2, baseType: !6, size: 64, align: 64)
!586 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!587 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!588 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !583, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!589 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!590 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!591 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !14, file: !2, size: 32768, align: 32768, elements: !592, templateParams: !21, identifier: "e54171705576456568d661f06f98fd0c")
!592 = !{!593}
!593 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !591, file: !2, baseType: !594, size: 32768, align: 64)
!594 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 32768, align: 64, elements: !595)
!595 = !{!596}
!596 = !DISubrange(count: 512, lowerBound: 0)
!597 = !DIGlobalVariableExpression(var: !598, expr: !DIExpression())
!598 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !599, isLocal: true, isDefinition: true)
!599 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !600, vtableHolder: !605, templateParams: !21, identifier: "2faf72fc66aa24aad7c86e9fd1b8e705")
!600 = !{!601, !602, !603, !604}
!601 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !599, file: !2, baseType: !6, size: 64, align: 64)
!602 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!603 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!604 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !599, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!605 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !575, size: 64, align: 64, dwarfAddressSpace: 0)
!606 = !DIGlobalVariableExpression(var: !607, expr: !DIExpression())
!607 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !608, isLocal: true, isDefinition: true)
!608 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !609, vtableHolder: !614, templateParams: !21, identifier: "2859a5f5959f7fa14d1adb1c23095d")
!609 = !{!610, !611, !612, !613}
!610 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !608, file: !2, baseType: !6, size: 64, align: 64)
!611 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!612 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!613 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !608, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!614 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!615 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 128, align: 64, elements: !616, templateParams: !579, identifier: "1ad0977a77050c59c780553fc356f8e7")
!616 = !{!617, !618}
!617 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !615, file: !2, baseType: !571, size: 64, align: 64)
!618 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !615, file: !2, baseType: !590, size: 64, align: 64, offset: 64)
!619 = !DIGlobalVariableExpression(var: !620, expr: !DIExpression())
!620 = distinct !DIGlobalVariable(name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !621, isLocal: true, isDefinition: true)
!621 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !622, vtableHolder: !590, templateParams: !21, identifier: "1c33a23a109dff458a2d8cb918db3b2b")
!622 = !{!623, !624, !625, !626}
!623 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !621, file: !2, baseType: !6, size: 64, align: 64)
!624 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!625 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!626 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !621, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!627 = !DIGlobalVariableExpression(var: !628, expr: !DIExpression())
!628 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !629, isLocal: true, isDefinition: true)
!629 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !630, vtableHolder: !635, templateParams: !21, identifier: "ff84c23d59c5dfe78d1186cf475e31d1")
!630 = !{!631, !632, !633, !634}
!631 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !629, file: !2, baseType: !6, size: 64, align: 64)
!632 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!633 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!634 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !629, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!635 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableIndex", baseType: !636, size: 64, align: 64, dwarfAddressSpace: 0)
!636 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !14, file: !2, size: 16, align: 16, elements: !637, templateParams: !21, identifier: "6b25540cd7b26affeb49da136c096015")
!637 = !{!638}
!638 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !636, file: !2, baseType: !48, size: 16, align: 16)
!639 = !DIGlobalVariableExpression(var: !640, expr: !DIExpression())
!640 = distinct !DIGlobalVariable(name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !641, isLocal: true, isDefinition: true)
!641 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !642, vtableHolder: !647, templateParams: !21, identifier: "e9a342b9078068244ddf3043ed40b9d6")
!642 = !{!643, !644, !645, !646}
!643 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !641, file: !2, baseType: !6, size: 64, align: 64)
!644 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!645 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!646 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !641, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!647 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!648 = !DIGlobalVariableExpression(var: !649, expr: !DIExpression())
!649 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !650, isLocal: true, isDefinition: true)
!650 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !651, vtableHolder: !656, templateParams: !21, identifier: "b6c0d2234f5021e03d071368a9f2bc51")
!651 = !{!652, !653, !654, !655}
!652 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !650, file: !2, baseType: !6, size: 64, align: 64)
!653 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!654 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!655 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !650, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!656 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !326, file: !2, size: 128, align: 64, elements: !657, templateParams: !21, identifier: "80747781d1f471aef40d160a736d6dea")
!657 = !{!658}
!658 = !DICompositeType(tag: DW_TAG_variant_part, scope: !656, file: !2, size: 128, align: 64, elements: !659, templateParams: !21, identifier: "f60047e261cc3a52fa4f50e8aa4eb9a", discriminator: !710)
!659 = !{!660, !678, !694}
!660 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !658, file: !2, baseType: !661, size: 128, align: 64, extraData: i64 0)
!661 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !656, file: !2, size: 128, align: 64, elements: !662, templateParams: !21, identifier: "fce8eaa56b26411335edcf1ef0ac01a9")
!662 = !{!663}
!663 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !661, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!664 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !665, file: !2, size: 64, align: 64, elements: !666, templateParams: !676, identifier: "25071914c9d9abe2a373fd539521175e")
!665 = !DINamespace(name: "frame", scope: !15)
!666 = !{!667, !668}
!667 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !664, file: !2, baseType: !355, size: 64, align: 64)
!668 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !664, file: !2, baseType: !669, align: 8, offset: 64)
!669 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !670, identifier: "bf2c4d0437d4ec4677e47d81468ee4b6")
!670 = !{!671}
!671 = !DITemplateTypeParameter(name: "T", type: !672)
!672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !673, file: !2, align: 8, elements: !674, templateParams: !21, identifier: "dbced0bec5b61eddf2c87019e91a27f")
!673 = !DINamespace(name: "page", scope: !15)
!674 = !{!675}
!675 = !DICompositeType(tag: DW_TAG_variant_part, scope: !672, file: !2, align: 8, elements: !21, identifier: "1f0d16a8654bcd85635e8089e06ce79")
!676 = !{!677}
!677 = !DITemplateTypeParameter(name: "S", type: !672)
!678 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !658, file: !2, baseType: !679, size: 128, align: 64, extraData: i64 1)
!679 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !656, file: !2, size: 128, align: 64, elements: !680, templateParams: !21, identifier: "6365e7351669780fd696d90051703ce2")
!680 = !{!681}
!681 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !679, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!682 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !665, file: !2, size: 64, align: 64, elements: !683, templateParams: !692, identifier: "3afb8e1695f6d1eaaaec18e63018464")
!683 = !{!684, !685}
!684 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !682, file: !2, baseType: !355, size: 64, align: 64)
!685 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !682, file: !2, baseType: !686, align: 8, offset: 64)
!686 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !687, identifier: "d4b0eccbec4c6608c46a72cabb2e050")
!687 = !{!688}
!688 = !DITemplateTypeParameter(name: "T", type: !689)
!689 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !673, file: !2, align: 8, elements: !690, templateParams: !21, identifier: "bf68178fab0644ecd7e6216dc0f58eda")
!690 = !{!691}
!691 = !DICompositeType(tag: DW_TAG_variant_part, scope: !689, file: !2, align: 8, elements: !21, identifier: "3e491aa5936b2bb166891665b2b8dad8")
!692 = !{!693}
!693 = !DITemplateTypeParameter(name: "S", type: !689)
!694 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !658, file: !2, baseType: !695, size: 128, align: 64, extraData: i64 2)
!695 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !656, file: !2, size: 128, align: 64, elements: !696, templateParams: !21, identifier: "197e9db3c5beee337c4bb4528a02fc5a")
!696 = !{!697}
!697 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !695, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!698 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !665, file: !2, size: 64, align: 64, elements: !699, templateParams: !708, identifier: "22685b7a1491a44d2c792ea7d6cd3017")
!699 = !{!700, !701}
!700 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !698, file: !2, baseType: !355, size: 64, align: 64)
!701 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !698, file: !2, baseType: !702, align: 8, offset: 64)
!702 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !703, identifier: "6ced17b3e2514c83b4163c656a2eb383")
!703 = !{!704}
!704 = !DITemplateTypeParameter(name: "T", type: !705)
!705 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !673, file: !2, align: 8, elements: !706, templateParams: !21, identifier: "5c01c4761d927a70acfe884563b2e62a")
!706 = !{!707}
!707 = !DICompositeType(tag: DW_TAG_variant_part, scope: !705, file: !2, align: 8, elements: !21, identifier: "de4059e1846c83b3a1ff04889082c302")
!708 = !{!709}
!709 = !DITemplateTypeParameter(name: "S", type: !705)
!710 = !DIDerivedType(tag: DW_TAG_member, scope: !656, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!711 = !DIGlobalVariableExpression(var: !712, expr: !DIExpression())
!712 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !713, isLocal: true, isDefinition: true)
!713 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !714, vtableHolder: !719, templateParams: !21, identifier: "847a108c576275428bc7192085ec718d")
!714 = !{!715, !716, !717, !718}
!715 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !713, file: !2, baseType: !6, size: 64, align: 64)
!716 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!717 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!718 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !713, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!719 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!720 = !DIGlobalVariableExpression(var: !721, expr: !DIExpression())
!721 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !722, isLocal: true, isDefinition: true)
!722 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !723, vtableHolder: !728, templateParams: !21, identifier: "2aaf8d0b77397cc2f693a8a8665e5e12")
!723 = !{!724, !725, !726, !727}
!724 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !722, file: !2, baseType: !6, size: 64, align: 64)
!725 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!726 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!727 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !722, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!728 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !698, size: 64, align: 64, dwarfAddressSpace: 0)
!729 = !DIGlobalVariableExpression(var: !730, expr: !DIExpression())
!730 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !731, isLocal: true, isDefinition: true)
!731 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !732, vtableHolder: !737, templateParams: !21, identifier: "cc5f57e6c567a2e7f635ee5773b7ccbe")
!732 = !{!733, !734, !735, !736}
!733 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !731, file: !2, baseType: !6, size: 64, align: 64)
!734 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!735 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!736 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !731, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!737 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !682, size: 64, align: 64, dwarfAddressSpace: 0)
!738 = !DIGlobalVariableExpression(var: !739, expr: !DIExpression())
!739 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !740, isLocal: true, isDefinition: true)
!740 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !741, vtableHolder: !746, templateParams: !21, identifier: "cf0c1281a4363f2ad8e9b0a5a5beee44")
!741 = !{!742, !743, !744, !745}
!742 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !740, file: !2, baseType: !6, size: 64, align: 64)
!743 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!744 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!745 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !740, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!746 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !664, size: 64, align: 64, dwarfAddressSpace: 0)
!747 = !DIGlobalVariableExpression(var: !748, expr: !DIExpression())
!748 = distinct !DIGlobalVariable(name: "<u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !749, isLocal: true, isDefinition: true)
!749 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !750, vtableHolder: !56, templateParams: !21, identifier: "b03c3bb75ca136e114d2a8d8e93fd6e5")
!750 = !{!751, !752, !753, !754}
!751 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !749, file: !2, baseType: !6, size: 64, align: 64)
!752 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!753 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!754 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !749, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!755 = !DIGlobalVariableExpression(var: !756, expr: !DIExpression())
!756 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !757, isLocal: true, isDefinition: true)
!757 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !758, vtableHolder: !763, templateParams: !21, identifier: "85692bc16caf67aa43ff716f9e00ac5e")
!758 = !{!759, !760, !761, !762}
!759 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !757, file: !2, baseType: !6, size: 64, align: 64)
!760 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!761 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!762 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !757, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!763 = !DICompositeType(tag: DW_TAG_array_type, baseType: !31, size: 192, align: 64, elements: !240)
!764 = !DIGlobalVariableExpression(var: !765, expr: !DIExpression())
!765 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !766, isLocal: true, isDefinition: true)
!766 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !767, vtableHolder: !772, templateParams: !21, identifier: "498039378dbae934d35c1432528ac4d7")
!767 = !{!768, !769, !770, !771}
!768 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !766, file: !2, baseType: !6, size: 64, align: 64)
!769 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!770 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!771 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !766, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!772 = !DICompositeType(tag: DW_TAG_array_type, baseType: !31, size: 448, align: 64, elements: !773)
!773 = !{!774}
!774 = !DISubrange(count: 7, lowerBound: 0)
!775 = !{i32 7, !"PIC Level", i32 2}
!776 = !{i32 2, !"Dwarf Version", i32 4}
!777 = !{i32 2, !"Debug Info Version", i32 3}
!778 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !779, producer: "clang LLVM (rustc version 1.69.0-nightly (5b8f28453 2023-02-12))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !780, globals: !853, splitDebugInlining: false)
!779 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/lib.rs/@/x86_64.8d7ac79a-cgu.0", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10")
!780 = !{!147, !259, !319, !781, !789, !795, !799, !805, !809, !814, !820, !845, !849}
!781 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !784)
!782 = !DINamespace(name: "debug", scope: !783)
!783 = !DINamespace(name: "registers", scope: !17)
!784 = !{!785, !786, !787, !788}
!785 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!786 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!787 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!788 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!789 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !790)
!790 = !{!791, !792, !793, !794}
!791 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!792 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!793 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!794 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!795 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !796)
!796 = !{!797, !798}
!797 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!798 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!799 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !800)
!800 = !{!801, !802, !803, !804}
!801 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!802 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!803 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!804 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!805 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !326, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !806)
!806 = !{!807, !808}
!807 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!808 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!809 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !810, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !811)
!810 = !DINamespace(name: "recursive_page_table", scope: !326)
!811 = !{!812, !813}
!812 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!813 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!814 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !815)
!815 = !{!816, !817, !818, !819}
!816 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!817 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!818 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!819 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!820 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "ExceptionVector", scope: !45, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !821)
!821 = !{!822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840, !841, !842, !843, !844}
!822 = !DIEnumerator(name: "Division", value: 0, isUnsigned: true)
!823 = !DIEnumerator(name: "Debug", value: 1, isUnsigned: true)
!824 = !DIEnumerator(name: "NonMaskableInterrupt", value: 2, isUnsigned: true)
!825 = !DIEnumerator(name: "Breakpoint", value: 3, isUnsigned: true)
!826 = !DIEnumerator(name: "Overflow", value: 4, isUnsigned: true)
!827 = !DIEnumerator(name: "BoundRange", value: 5, isUnsigned: true)
!828 = !DIEnumerator(name: "InvalidOpcode", value: 6, isUnsigned: true)
!829 = !DIEnumerator(name: "DeviceNotAvailable", value: 7, isUnsigned: true)
!830 = !DIEnumerator(name: "Double", value: 8, isUnsigned: true)
!831 = !DIEnumerator(name: "InvalidTss", value: 10, isUnsigned: true)
!832 = !DIEnumerator(name: "SegmentNotPresent", value: 11, isUnsigned: true)
!833 = !DIEnumerator(name: "Stack", value: 12, isUnsigned: true)
!834 = !DIEnumerator(name: "GeneralProtection", value: 13, isUnsigned: true)
!835 = !DIEnumerator(name: "Page", value: 14, isUnsigned: true)
!836 = !DIEnumerator(name: "X87FloatingPoint", value: 16, isUnsigned: true)
!837 = !DIEnumerator(name: "AlignmentCheck", value: 17, isUnsigned: true)
!838 = !DIEnumerator(name: "MachineCheck", value: 18, isUnsigned: true)
!839 = !DIEnumerator(name: "SimdFloatingPoint", value: 19, isUnsigned: true)
!840 = !DIEnumerator(name: "Virtualization", value: 20, isUnsigned: true)
!841 = !DIEnumerator(name: "ControlProtection", value: 21, isUnsigned: true)
!842 = !DIEnumerator(name: "HypervisorInjection", value: 28, isUnsigned: true)
!843 = !DIEnumerator(name: "VmmCommunication", value: 29, isUnsigned: true)
!844 = !DIEnumerator(name: "Security", value: 30, isUnsigned: true)
!845 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableWalkError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !846)
!846 = !{!847, !848}
!847 = !DIEnumerator(name: "NotMapped", value: 0, isUnsigned: true)
!848 = !DIEnumerator(name: "MappedToHugePage", value: 1, isUnsigned: true)
!849 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableCreateError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !850)
!850 = !{!851, !852}
!851 = !DIEnumerator(name: "MappedToHugePage", value: 0, isUnsigned: true)
!852 = !DIEnumerator(name: "FrameAllocationFailed", value: 1, isUnsigned: true)
!853 = !{!0, !22, !35, !79, !88, !99, !243, !251, !265, !273, !281, !289, !302, !311, !324, !347, !358, !369, !378, !392, !401, !410, !421, !430, !438, !464, !489, !517, !542, !551, !563, !581, !597, !606, !619, !627, !639, !648, !711, !720, !729, !738, !747, !755, !764}
!854 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h421cb2bfec1f61cdE", scope: !856, file: !855, line: 2105, type: !857, scopeLine: 2105, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !929, retainedNodes: !925)
!855 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "2507d97176d8557dabea8904ff480b88")
!856 = !DINamespace(name: "{impl#27}", scope: !193)
!857 = !DISubroutineType(types: !858)
!858 = !{!859, !899, !917}
!859 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !860, templateParams: !21, identifier: "9bc765a9668cc802ff90e88197a3422f")
!860 = !{!861}
!861 = !DICompositeType(tag: DW_TAG_variant_part, scope: !859, file: !2, size: 192, align: 64, elements: !862, templateParams: !21, identifier: "72a7680ac6de046016e382c889a79a20", discriminator: !898)
!862 = !{!863, !894}
!863 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !861, file: !2, baseType: !864, size: 192, align: 64, extraData: i64 0)
!864 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !859, file: !2, size: 192, align: 64, elements: !865, templateParams: !878, identifier: "b26068145b9432612062edaead70c70c")
!865 = !{!866}
!866 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !864, file: !2, baseType: !867, size: 128, align: 64, offset: 64)
!867 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !868, templateParams: !21, identifier: "e16fa917316a2b771bb5a7f51fd87e5c")
!868 = !{!869, !870}
!869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !867, file: !2, baseType: !664, size: 64, align: 64)
!870 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !867, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!871 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !326, file: !2, size: 64, align: 64, elements: !872, templateParams: !676, identifier: "9b0453463d8348a3e6a5f1d4dce5e7e2")
!872 = !{!873}
!873 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !871, file: !2, baseType: !874, size: 64, align: 64)
!874 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !673, file: !2, size: 64, align: 64, elements: !875, templateParams: !676, identifier: "a417ae3b99a508df811e80d425674513")
!875 = !{!876, !877}
!876 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !874, file: !2, baseType: !31, size: 64, align: 64)
!877 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !874, file: !2, baseType: !669, align: 8, offset: 64)
!878 = !{!879, !880}
!879 = !DITemplateTypeParameter(name: "T", type: !867)
!880 = !DITemplateTypeParameter(name: "E", type: !881)
!881 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !326, file: !2, size: 128, align: 64, elements: !882, templateParams: !21, identifier: "29b6fd573a97ec7ffcaf6c89bb27c193")
!882 = !{!883}
!883 = !DICompositeType(tag: DW_TAG_variant_part, scope: !881, file: !2, size: 128, align: 64, elements: !884, templateParams: !21, identifier: "7bf06569b8653415453eb2f26c4ccf59", discriminator: !893)
!884 = !{!885, !887, !889}
!885 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !883, file: !2, baseType: !886, size: 128, align: 64, extraData: i64 0)
!886 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !881, file: !2, size: 128, align: 64, elements: !21, identifier: "9405267c6b126062caf30ba42c03c7af")
!887 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !883, file: !2, baseType: !888, size: 128, align: 64, extraData: i64 1)
!888 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !881, file: !2, size: 128, align: 64, elements: !21, identifier: "ac5bf2e1615c2cde9d4223fb32a64680")
!889 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !883, file: !2, baseType: !890, size: 128, align: 64, extraData: i64 2)
!890 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !881, file: !2, size: 128, align: 64, elements: !891, templateParams: !21, identifier: "d95a2d13394592c7472e6d06c9125384")
!891 = !{!892}
!892 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !890, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!893 = !DIDerivedType(tag: DW_TAG_member, scope: !881, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!894 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !861, file: !2, baseType: !895, size: 192, align: 64, extraData: i64 1)
!895 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !859, file: !2, size: 192, align: 64, elements: !896, templateParams: !878, identifier: "eae586476ef82a191cfc2bf0fc9f1f56")
!896 = !{!897}
!897 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !895, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!898 = !DIDerivedType(tag: DW_TAG_member, scope: !859, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!899 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !900, templateParams: !21, identifier: "ec26fe550a46185d8e1bd0e7b13a0fcb")
!900 = !{!901}
!901 = !DICompositeType(tag: DW_TAG_variant_part, scope: !899, file: !2, size: 128, align: 64, elements: !902, templateParams: !21, identifier: "376f142d9ecdb165173c5b0129caae8e")
!902 = !{!903, !913}
!903 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !901, file: !2, baseType: !904, size: 128, align: 64)
!904 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !899, file: !2, size: 128, align: 64, elements: !905, templateParams: !911, identifier: "148749a3dc2ecdf39a954a1f34b81fb4")
!905 = !{!906}
!906 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !904, file: !2, baseType: !907, align: 8)
!907 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !908, file: !2, align: 8, elements: !909, templateParams: !21, identifier: "8f7cbd0fddf3b571a3a65d9455b74ba9")
!908 = !DINamespace(name: "convert", scope: !61)
!909 = !{!910}
!910 = !DICompositeType(tag: DW_TAG_variant_part, scope: !907, file: !2, align: 8, elements: !21, identifier: "a1e4a6e630a9da52895375d438b82298")
!911 = !{!912, !880}
!912 = !DITemplateTypeParameter(name: "T", type: !907)
!913 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !901, file: !2, baseType: !914, size: 128, align: 64)
!914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !899, file: !2, size: 128, align: 64, elements: !915, templateParams: !911, identifier: "13adeadd5e2e17b81ebf1a4d6a3bdcf2")
!915 = !{!916}
!916 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !914, file: !2, baseType: !881, size: 128, align: 64)
!917 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !918, size: 64, align: 64, dwarfAddressSpace: 0)
!918 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !919, file: !2, size: 192, align: 64, elements: !921, templateParams: !21, identifier: "bba63b46120dd64776bc3bc3b13a6ca8")
!919 = !DINamespace(name: "location", scope: !920)
!920 = !DINamespace(name: "panic", scope: !61)
!921 = !{!922, !923, !924}
!922 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !918, file: !2, baseType: !115, size: 128, align: 64)
!923 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !918, file: !2, baseType: !56, size: 32, align: 32, offset: 128)
!924 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !918, file: !2, baseType: !56, size: 32, align: 32, offset: 160)
!925 = !{!926, !927}
!926 = !DILocalVariable(name: "residual", arg: 1, scope: !854, file: !855, line: 2105, type: !899)
!927 = !DILocalVariable(name: "e", scope: !928, file: !855, line: 2107, type: !881, align: 8)
!928 = distinct !DILexicalBlock(scope: !854, file: !855, line: 2107, column: 13)
!929 = !{!879, !880, !930}
!930 = !DITemplateTypeParameter(name: "F", type: !881)
!931 = !DILocation(line: 2105, column: 22, scope: !854)
!932 = !DILocation(line: 2107, column: 17, scope: !854)
!933 = !{i64 0, i64 3}
!934 = !DILocation(line: 2107, column: 17, scope: !928)
!935 = !DILocalVariable(name: "t", arg: 1, scope: !936, file: !937, line: 736, type: !881)
!936 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h55acafad06cf660cE", scope: !938, file: !937, line: 736, type: !939, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !942, retainedNodes: !941)
!937 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "11a412ada13a78b0743c4741b22bf192")
!938 = !DINamespace(name: "{impl#4}", scope: !908)
!939 = !DISubroutineType(types: !940)
!940 = !{!881, !881}
!941 = !{!935}
!942 = !{!943}
!943 = !DITemplateTypeParameter(name: "T", type: !881)
!944 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !945)
!945 = distinct !DILocation(line: 2107, column: 27, scope: !928)
!946 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !945)
!947 = !DILocation(line: 2107, column: 27, scope: !928)
!948 = !DILocation(line: 2107, column: 23, scope: !928)
!949 = !DILocation(line: 2109, column: 6, scope: !854)
!950 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h638952ce61aa0e73E", scope: !856, file: !855, line: 2105, type: !951, scopeLine: 2105, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !983, retainedNodes: !979)
!951 = !DISubroutineType(types: !952)
!952 = !{!953, !899, !917}
!953 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !954, templateParams: !21, identifier: "ab3aa83b2d1a5170c7736e14b17841e7")
!954 = !{!955}
!955 = !DICompositeType(tag: DW_TAG_variant_part, scope: !953, file: !2, size: 192, align: 64, elements: !956, templateParams: !21, identifier: "389c44db576ee9733550aa25c07c113f", discriminator: !978)
!956 = !{!957, !974}
!957 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !955, file: !2, baseType: !958, size: 192, align: 64, extraData: i64 0)
!958 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !953, file: !2, size: 192, align: 64, elements: !959, templateParams: !972, identifier: "998f605ecf289a0654188dddb7fcc2cd")
!959 = !{!960}
!960 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !958, file: !2, baseType: !961, size: 128, align: 64, offset: 64)
!961 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !962, templateParams: !21, identifier: "1e61c3a026e62a874aa53c3c6bc70abb")
!962 = !{!963, !964}
!963 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !961, file: !2, baseType: !698, size: 64, align: 64)
!964 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !961, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!965 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !326, file: !2, size: 64, align: 64, elements: !966, templateParams: !708, identifier: "3c977432f4208656c4ceea41e0b66f7f")
!966 = !{!967}
!967 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !965, file: !2, baseType: !968, size: 64, align: 64)
!968 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !673, file: !2, size: 64, align: 64, elements: !969, templateParams: !708, identifier: "54705582fa876a313ab7e429f998763c")
!969 = !{!970, !971}
!970 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !968, file: !2, baseType: !31, size: 64, align: 64)
!971 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !968, file: !2, baseType: !702, align: 8, offset: 64)
!972 = !{!973, !880}
!973 = !DITemplateTypeParameter(name: "T", type: !961)
!974 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !955, file: !2, baseType: !975, size: 192, align: 64, extraData: i64 1)
!975 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !953, file: !2, size: 192, align: 64, elements: !976, templateParams: !972, identifier: "a3cae4ac60e1c6da592c418afc029971")
!976 = !{!977}
!977 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !975, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!978 = !DIDerivedType(tag: DW_TAG_member, scope: !953, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!979 = !{!980, !981}
!980 = !DILocalVariable(name: "residual", arg: 1, scope: !950, file: !855, line: 2105, type: !899)
!981 = !DILocalVariable(name: "e", scope: !982, file: !855, line: 2107, type: !881, align: 8)
!982 = distinct !DILexicalBlock(scope: !950, file: !855, line: 2107, column: 13)
!983 = !{!973, !880, !930}
!984 = !DILocation(line: 2105, column: 22, scope: !950)
!985 = !DILocation(line: 2107, column: 17, scope: !950)
!986 = !DILocation(line: 2107, column: 17, scope: !982)
!987 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !988)
!988 = distinct !DILocation(line: 2107, column: 27, scope: !982)
!989 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !988)
!990 = !DILocation(line: 2107, column: 27, scope: !982)
!991 = !DILocation(line: 2107, column: 23, scope: !982)
!992 = !DILocation(line: 2109, column: 6, scope: !950)
!993 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hba5fe30966dcc798E", scope: !856, file: !855, line: 2105, type: !994, scopeLine: 2105, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1026, retainedNodes: !1022)
!994 = !DISubroutineType(types: !995)
!995 = !{!996, !899, !917}
!996 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !997, templateParams: !21, identifier: "6a38522c06742c3984b0cedf46d543f1")
!997 = !{!998}
!998 = !DICompositeType(tag: DW_TAG_variant_part, scope: !996, file: !2, size: 192, align: 64, elements: !999, templateParams: !21, identifier: "296fc3d5e2f9447f1b93cd29d95c8dfc", discriminator: !1021)
!999 = !{!1000, !1017}
!1000 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !998, file: !2, baseType: !1001, size: 192, align: 64, extraData: i64 0)
!1001 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !996, file: !2, size: 192, align: 64, elements: !1002, templateParams: !1015, identifier: "a9fd645c59b5e598504831799c807e69")
!1002 = !{!1003}
!1003 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1001, file: !2, baseType: !1004, size: 128, align: 64, offset: 64)
!1004 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !1005, templateParams: !21, identifier: "5d1282c18e45a9671deff2e9cf9ff648")
!1005 = !{!1006, !1007}
!1006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1004, file: !2, baseType: !682, size: 64, align: 64)
!1007 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1004, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!1008 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !326, file: !2, size: 64, align: 64, elements: !1009, templateParams: !692, identifier: "8c0df7feb9d8776aec7502bfc6b9845")
!1009 = !{!1010}
!1010 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1008, file: !2, baseType: !1011, size: 64, align: 64)
!1011 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !673, file: !2, size: 64, align: 64, elements: !1012, templateParams: !692, identifier: "157589425f9c7150da3d0390a06dff95")
!1012 = !{!1013, !1014}
!1013 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !1011, file: !2, baseType: !31, size: 64, align: 64)
!1014 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !1011, file: !2, baseType: !686, align: 8, offset: 64)
!1015 = !{!1016, !880}
!1016 = !DITemplateTypeParameter(name: "T", type: !1004)
!1017 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !998, file: !2, baseType: !1018, size: 192, align: 64, extraData: i64 1)
!1018 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !996, file: !2, size: 192, align: 64, elements: !1019, templateParams: !1015, identifier: "e52a3aff5288c47b639070daad42b49f")
!1019 = !{!1020}
!1020 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1018, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!1021 = !DIDerivedType(tag: DW_TAG_member, scope: !996, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!1022 = !{!1023, !1024}
!1023 = !DILocalVariable(name: "residual", arg: 1, scope: !993, file: !855, line: 2105, type: !899)
!1024 = !DILocalVariable(name: "e", scope: !1025, file: !855, line: 2107, type: !881, align: 8)
!1025 = distinct !DILexicalBlock(scope: !993, file: !855, line: 2107, column: 13)
!1026 = !{!1016, !880, !930}
!1027 = !DILocation(line: 2105, column: 22, scope: !993)
!1028 = !DILocation(line: 2107, column: 17, scope: !993)
!1029 = !DILocation(line: 2107, column: 17, scope: !1025)
!1030 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !1031)
!1031 = distinct !DILocation(line: 2107, column: 27, scope: !1025)
!1032 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !1031)
!1033 = !DILocation(line: 2107, column: 27, scope: !1025)
!1034 = !DILocation(line: 2107, column: 23, scope: !1025)
!1035 = !DILocation(line: 2109, column: 6, scope: !993)
!1036 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17he15941d4b4eb3ee9E", scope: !1038, file: !1037, line: 2425, type: !1039, scopeLine: 2425, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1042)
!1037 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "3da37f0da8b4e2a4936cc4d503a5a432")
!1038 = !DINamespace(name: "{impl#14}", scope: !108)
!1039 = !DISubroutineType(types: !1040)
!1040 = !{!192, !1041, !210}
!1041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!1042 = !{!1043, !1044}
!1043 = !DILocalVariable(name: "self", arg: 1, scope: !1036, file: !1037, line: 2425, type: !1041)
!1044 = !DILocalVariable(name: "f", arg: 2, scope: !1036, file: !1037, line: 2425, type: !210)
!1045 = !DILocation(line: 2425, column: 12, scope: !1036)
!1046 = !DILocation(line: 2425, column: 19, scope: !1036)
!1047 = !DILocation(line: 2426, column: 9, scope: !1036)
!1048 = !DILocation(line: 2427, column: 6, scope: !1036)
!1049 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h073aca3498d7555bE", scope: !1050, file: !1037, line: 2396, type: !1051, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1054)
!1050 = !DINamespace(name: "{impl#59}", scope: !108)
!1051 = !DISubroutineType(types: !1052)
!1052 = !{!192, !1053, !210}
!1053 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !43, size: 64, align: 64, dwarfAddressSpace: 0)
!1054 = !{!1055, !1056}
!1055 = !DILocalVariable(name: "self", arg: 1, scope: !1049, file: !1037, line: 2396, type: !1053)
!1056 = !DILocalVariable(name: "f", arg: 2, scope: !1049, file: !1037, line: 2396, type: !210)
!1057 = !{!1058}
!1058 = !DITemplateTypeParameter(name: "T", type: !44)
!1059 = !DILocation(line: 2396, column: 20, scope: !1049)
!1060 = !DILocation(line: 2396, column: 27, scope: !1049)
!1061 = !DILocation(line: 2396, column: 71, scope: !1049)
!1062 = !{i64 4}
!1063 = !DILocation(line: 2396, column: 62, scope: !1049)
!1064 = !DILocation(line: 2396, column: 84, scope: !1049)
!1065 = distinct !DISubprogram(name: "fmt<x86_64::addr::PhysAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c6746a3c388d074E", scope: !1050, file: !1037, line: 2396, type: !1066, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1069)
!1066 = !DISubroutineType(types: !1067)
!1067 = !{!192, !1068, !210}
!1068 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!1069 = !{!1070, !1071}
!1070 = !DILocalVariable(name: "self", arg: 1, scope: !1065, file: !1037, line: 2396, type: !1068)
!1071 = !DILocalVariable(name: "f", arg: 2, scope: !1065, file: !1037, line: 2396, type: !210)
!1072 = !{!1073}
!1073 = !DITemplateTypeParameter(name: "T", type: !355)
!1074 = !DILocation(line: 2396, column: 20, scope: !1065)
!1075 = !DILocation(line: 2396, column: 27, scope: !1065)
!1076 = !DILocation(line: 2396, column: 71, scope: !1065)
!1077 = !{i64 8}
!1078 = !DILocation(line: 2396, column: 62, scope: !1065)
!1079 = !DILocation(line: 2396, column: 84, scope: !1065)
!1080 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h28265bf809126738E", scope: !1050, file: !1037, line: 2396, type: !1081, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1087, retainedNodes: !1084)
!1081 = !DISubroutineType(types: !1082)
!1082 = !{!192, !1083, !210}
!1083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!1084 = !{!1085, !1086}
!1085 = !DILocalVariable(name: "self", arg: 1, scope: !1080, file: !1037, line: 2396, type: !1083)
!1086 = !DILocalVariable(name: "f", arg: 2, scope: !1080, file: !1037, line: 2396, type: !210)
!1087 = !{!1088}
!1088 = !DITemplateTypeParameter(name: "T", type: !636)
!1089 = !DILocation(line: 2396, column: 20, scope: !1080)
!1090 = !DILocation(line: 2396, column: 27, scope: !1080)
!1091 = !DILocation(line: 2396, column: 71, scope: !1080)
!1092 = !{i64 2}
!1093 = !DILocation(line: 2396, column: 62, scope: !1080)
!1094 = !DILocation(line: 2396, column: 84, scope: !1080)
!1095 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h358591a078c9761dE", scope: !1050, file: !1037, line: 2396, type: !1096, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !1099)
!1096 = !DISubroutineType(types: !1097)
!1097 = !{!192, !1098, !210}
!1098 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::VirtAddr", baseType: !30, size: 64, align: 64, dwarfAddressSpace: 0)
!1099 = !{!1100, !1101}
!1100 = !DILocalVariable(name: "self", arg: 1, scope: !1095, file: !1037, line: 2396, type: !1098)
!1101 = !DILocalVariable(name: "f", arg: 2, scope: !1095, file: !1037, line: 2396, type: !210)
!1102 = !{!1103}
!1103 = !DITemplateTypeParameter(name: "T", type: !31)
!1104 = !DILocation(line: 2396, column: 20, scope: !1095)
!1105 = !DILocation(line: 2396, column: 27, scope: !1095)
!1106 = !DILocation(line: 2396, column: 71, scope: !1095)
!1107 = !DILocation(line: 2396, column: 62, scope: !1095)
!1108 = !DILocation(line: 2396, column: 84, scope: !1095)
!1109 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h39624287c362de8bE", scope: !1050, file: !1037, line: 2396, type: !1110, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1116, retainedNodes: !1113)
!1110 = !DISubroutineType(types: !1111)
!1111 = !{!192, !1112, !210}
!1112 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1113 = !{!1114, !1115}
!1114 = !DILocalVariable(name: "self", arg: 1, scope: !1109, file: !1037, line: 2396, type: !1112)
!1115 = !DILocalVariable(name: "f", arg: 2, scope: !1109, file: !1037, line: 2396, type: !210)
!1116 = !{!1117}
!1117 = !DITemplateTypeParameter(name: "T", type: !682)
!1118 = !DILocation(line: 2396, column: 20, scope: !1109)
!1119 = !DILocation(line: 2396, column: 27, scope: !1109)
!1120 = !DILocation(line: 2396, column: 71, scope: !1109)
!1121 = !DILocation(line: 2396, column: 62, scope: !1109)
!1122 = !DILocation(line: 2396, column: 84, scope: !1109)
!1123 = distinct !DISubprogram(name: "fmt<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4b1cfb7eab87eb93E", scope: !1050, file: !1037, line: 2396, type: !1124, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1130, retainedNodes: !1127)
!1124 = !DISubroutineType(types: !1125)
!1125 = !{!192, !1126, !210}
!1126 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!1127 = !{!1128, !1129}
!1128 = !DILocalVariable(name: "self", arg: 1, scope: !1123, file: !1037, line: 2396, type: !1126)
!1129 = !DILocalVariable(name: "f", arg: 2, scope: !1123, file: !1037, line: 2396, type: !210)
!1130 = !{!1131}
!1131 = !DITemplateTypeParameter(name: "T", type: !590)
!1132 = !DILocation(line: 2396, column: 20, scope: !1123)
!1133 = !DILocation(line: 2396, column: 27, scope: !1123)
!1134 = !DILocation(line: 2396, column: 71, scope: !1123)
!1135 = !DILocation(line: 2396, column: 62, scope: !1123)
!1136 = !DILocation(line: 2396, column: 84, scope: !1123)
!1137 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ff99e68092396d7E", scope: !1050, file: !1037, line: 2396, type: !1138, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1144, retainedNodes: !1141)
!1138 = !DISubroutineType(types: !1139)
!1139 = !{!192, !1140, !210}
!1140 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!1141 = !{!1142, !1143}
!1142 = !DILocalVariable(name: "self", arg: 1, scope: !1137, file: !1037, line: 2396, type: !1140)
!1143 = !DILocalVariable(name: "f", arg: 2, scope: !1137, file: !1037, line: 2396, type: !210)
!1144 = !{!1145}
!1145 = !DITemplateTypeParameter(name: "T", type: !575)
!1146 = !DILocation(line: 2396, column: 20, scope: !1137)
!1147 = !DILocation(line: 2396, column: 27, scope: !1137)
!1148 = !DILocation(line: 2396, column: 71, scope: !1137)
!1149 = !DILocation(line: 2396, column: 62, scope: !1137)
!1150 = !DILocation(line: 2396, column: 84, scope: !1137)
!1151 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h62557f45f5aafd15E", scope: !1050, file: !1037, line: 2396, type: !1152, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1160)
!1152 = !DISubroutineType(types: !1153)
!1153 = !{!192, !1154, !210}
!1154 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", baseType: !1155, size: 64, align: 64, dwarfAddressSpace: 0)
!1155 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", file: !2, size: 128, align: 64, elements: !1156, templateParams: !21, identifier: "48fa424e06e3b10e1243354e638672e4")
!1156 = !{!1157, !1159}
!1157 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1155, file: !2, baseType: !1158, size: 64, align: 64)
!1158 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !44, size: 64, align: 64, dwarfAddressSpace: 0)
!1159 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1155, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1160 = !{!1161, !1162}
!1161 = !DILocalVariable(name: "self", arg: 1, scope: !1151, file: !1037, line: 2396, type: !1154)
!1162 = !DILocalVariable(name: "f", arg: 2, scope: !1151, file: !1037, line: 2396, type: !210)
!1163 = !DILocation(line: 2396, column: 20, scope: !1151)
!1164 = !DILocation(line: 2396, column: 27, scope: !1151)
!1165 = !DILocation(line: 2396, column: 71, scope: !1151)
!1166 = !DILocation(line: 2396, column: 62, scope: !1151)
!1167 = !DILocation(line: 2396, column: 84, scope: !1151)
!1168 = distinct !DISubprogram(name: "fmt<x86_64::instructions::tlb::Pcid>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6c0c7ad72cb4557eE", scope: !1050, file: !1037, line: 2396, type: !1169, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1175, retainedNodes: !1172)
!1169 = !DISubroutineType(types: !1170)
!1170 = !{!192, !1171, !210}
!1171 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!1172 = !{!1173, !1174}
!1173 = !DILocalVariable(name: "self", arg: 1, scope: !1168, file: !1037, line: 2396, type: !1171)
!1174 = !DILocalVariable(name: "f", arg: 2, scope: !1168, file: !1037, line: 2396, type: !210)
!1175 = !{!1176}
!1176 = !DITemplateTypeParameter(name: "T", type: !387)
!1177 = !DILocation(line: 2396, column: 20, scope: !1168)
!1178 = !DILocation(line: 2396, column: 27, scope: !1168)
!1179 = !DILocation(line: 2396, column: 71, scope: !1168)
!1180 = !DILocation(line: 2396, column: 62, scope: !1168)
!1181 = !DILocation(line: 2396, column: 84, scope: !1168)
!1182 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7419dacaf984863fE", scope: !1050, file: !1037, line: 2396, type: !1183, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1189, retainedNodes: !1186)
!1183 = !DISubroutineType(types: !1184)
!1184 = !{!192, !1185, !210}
!1185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1186 = !{!1187, !1188}
!1187 = !DILocalVariable(name: "self", arg: 1, scope: !1182, file: !1037, line: 2396, type: !1185)
!1188 = !DILocalVariable(name: "f", arg: 2, scope: !1182, file: !1037, line: 2396, type: !210)
!1189 = !{!1190}
!1190 = !DITemplateTypeParameter(name: "T", type: !615)
!1191 = !DILocation(line: 2396, column: 20, scope: !1182)
!1192 = !DILocation(line: 2396, column: 27, scope: !1182)
!1193 = !DILocation(line: 2396, column: 71, scope: !1182)
!1194 = !DILocation(line: 2396, column: 62, scope: !1182)
!1195 = !DILocation(line: 2396, column: 84, scope: !1182)
!1196 = distinct !DISubprogram(name: "fmt<[x86_64::addr::VirtAddr]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75ca0e363ced8d4aE", scope: !1050, file: !1037, line: 2396, type: !1197, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !1205)
!1197 = !DISubroutineType(types: !1198)
!1198 = !{!192, !1199, !210}
!1199 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::addr::VirtAddr]", baseType: !1200, size: 64, align: 64, dwarfAddressSpace: 0)
!1200 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::addr::VirtAddr]", file: !2, size: 128, align: 64, elements: !1201, templateParams: !21, identifier: "6e75a7f7d4f94da6f7ecddb105e39a92")
!1201 = !{!1202, !1204}
!1202 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1200, file: !2, baseType: !1203, size: 64, align: 64)
!1203 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !31, size: 64, align: 64, dwarfAddressSpace: 0)
!1204 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1200, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1205 = !{!1206, !1207}
!1206 = !DILocalVariable(name: "self", arg: 1, scope: !1196, file: !1037, line: 2396, type: !1199)
!1207 = !DILocalVariable(name: "f", arg: 2, scope: !1196, file: !1037, line: 2396, type: !210)
!1208 = !DILocation(line: 2396, column: 20, scope: !1196)
!1209 = !DILocation(line: 2396, column: 27, scope: !1196)
!1210 = !DILocation(line: 2396, column: 71, scope: !1196)
!1211 = !DILocation(line: 2396, column: 62, scope: !1196)
!1212 = !DILocation(line: 2396, column: 84, scope: !1196)
!1213 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h77c9e67a1cc76291E", scope: !1050, file: !1037, line: 2396, type: !1214, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1220, retainedNodes: !1217)
!1214 = !DISubroutineType(types: !1215)
!1215 = !{!192, !1216, !210}
!1216 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1217 = !{!1218, !1219}
!1218 = !DILocalVariable(name: "self", arg: 1, scope: !1213, file: !1037, line: 2396, type: !1216)
!1219 = !DILocalVariable(name: "f", arg: 2, scope: !1213, file: !1037, line: 2396, type: !210)
!1220 = !{!1221}
!1221 = !DITemplateTypeParameter(name: "T", type: !698)
!1222 = !DILocation(line: 2396, column: 20, scope: !1213)
!1223 = !DILocation(line: 2396, column: 27, scope: !1213)
!1224 = !DILocation(line: 2396, column: 71, scope: !1213)
!1225 = !DILocation(line: 2396, column: 62, scope: !1213)
!1226 = !DILocation(line: 2396, column: 84, scope: !1213)
!1227 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8bc6e7f70119b3a5E", scope: !1050, file: !1037, line: 2396, type: !1228, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1234, retainedNodes: !1231)
!1228 = !DISubroutineType(types: !1229)
!1229 = !{!192, !1230, !210}
!1230 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!1231 = !{!1232, !1233}
!1232 = !DILocalVariable(name: "self", arg: 1, scope: !1227, file: !1037, line: 2396, type: !1230)
!1233 = !DILocalVariable(name: "f", arg: 2, scope: !1227, file: !1037, line: 2396, type: !210)
!1234 = !{!1235}
!1235 = !DITemplateTypeParameter(name: "T", type: !366)
!1236 = !DILocation(line: 2396, column: 20, scope: !1227)
!1237 = !DILocation(line: 2396, column: 27, scope: !1227)
!1238 = !DILocation(line: 2396, column: 71, scope: !1227)
!1239 = !DILocation(line: 2396, column: 62, scope: !1227)
!1240 = !DILocation(line: 2396, column: 84, scope: !1227)
!1241 = distinct !DISubprogram(name: "fmt<[u64]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3638a12dde57c78E", scope: !1050, file: !1037, line: 2396, type: !1242, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !1250)
!1242 = !DISubroutineType(types: !1243)
!1243 = !{!192, !1244, !210}
!1244 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[u64]", baseType: !1245, size: 64, align: 64, dwarfAddressSpace: 0)
!1245 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !1246, templateParams: !21, identifier: "88df359dd42d4a152816a773f5df457")
!1246 = !{!1247, !1249}
!1247 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1245, file: !2, baseType: !1248, size: 64, align: 64)
!1248 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!1249 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1245, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1250 = !{!1251, !1252}
!1251 = !DILocalVariable(name: "self", arg: 1, scope: !1241, file: !1037, line: 2396, type: !1244)
!1252 = !DILocalVariable(name: "f", arg: 2, scope: !1241, file: !1037, line: 2396, type: !210)
!1253 = !{!1254}
!1254 = !DITemplateTypeParameter(name: "T", type: !20)
!1255 = !DILocation(line: 2396, column: 20, scope: !1241)
!1256 = !DILocation(line: 2396, column: 27, scope: !1241)
!1257 = !DILocation(line: 2396, column: 71, scope: !1241)
!1258 = !DILocation(line: 2396, column: 62, scope: !1241)
!1259 = !DILocation(line: 2396, column: 84, scope: !1241)
!1260 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hafadefd79eb318c8E", scope: !1050, file: !1037, line: 2396, type: !1261, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1267, retainedNodes: !1264)
!1261 = !DISubroutineType(types: !1262)
!1262 = !{!192, !1263, !210}
!1263 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!1264 = !{!1265, !1266}
!1265 = !DILocalVariable(name: "self", arg: 1, scope: !1260, file: !1037, line: 2396, type: !1263)
!1266 = !DILocalVariable(name: "f", arg: 2, scope: !1260, file: !1037, line: 2396, type: !210)
!1267 = !{!1268}
!1268 = !DITemplateTypeParameter(name: "T", type: !560)
!1269 = !DILocation(line: 2396, column: 20, scope: !1260)
!1270 = !DILocation(line: 2396, column: 27, scope: !1260)
!1271 = !DILocation(line: 2396, column: 71, scope: !1260)
!1272 = !DILocation(line: 2396, column: 62, scope: !1260)
!1273 = !DILocation(line: 2396, column: 84, scope: !1260)
!1274 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb9ac07737e1b58bbE", scope: !1050, file: !1037, line: 2396, type: !1275, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !1278)
!1275 = !DISubroutineType(types: !1276)
!1276 = !{!192, !1277, !210}
!1277 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!1278 = !{!1279, !1280}
!1279 = !DILocalVariable(name: "self", arg: 1, scope: !1274, file: !1037, line: 2396, type: !1277)
!1280 = !DILocalVariable(name: "f", arg: 2, scope: !1274, file: !1037, line: 2396, type: !210)
!1281 = !{!1282}
!1282 = !DITemplateTypeParameter(name: "T", type: !664)
!1283 = !DILocation(line: 2396, column: 20, scope: !1274)
!1284 = !DILocation(line: 2396, column: 27, scope: !1274)
!1285 = !DILocation(line: 2396, column: 71, scope: !1274)
!1286 = !DILocation(line: 2396, column: 62, scope: !1274)
!1287 = !DILocation(line: 2396, column: 84, scope: !1274)
!1288 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf46b00d1ba477ad3E", scope: !1050, file: !1037, line: 2396, type: !1289, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !1292)
!1289 = !DISubroutineType(types: !1290)
!1290 = !{!192, !1291, !210}
!1291 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1292 = !{!1293, !1294}
!1293 = !DILocalVariable(name: "self", arg: 1, scope: !1288, file: !1037, line: 2396, type: !1291)
!1294 = !DILocalVariable(name: "f", arg: 2, scope: !1288, file: !1037, line: 2396, type: !210)
!1295 = !{!1296}
!1296 = !DITemplateTypeParameter(name: "T", type: !13)
!1297 = !DILocation(line: 2396, column: 20, scope: !1288)
!1298 = !DILocation(line: 2396, column: 27, scope: !1288)
!1299 = !DILocation(line: 2396, column: 71, scope: !1288)
!1300 = !DILocation(line: 2396, column: 62, scope: !1288)
!1301 = !DILocation(line: 2396, column: 84, scope: !1288)
!1302 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h7b9344cb511e3184E", scope: !1304, file: !1303, line: 222, type: !1306, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1316)
!1303 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/bit_field-0.10.1/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "06d6ae76c286c9465509ffd6bd39fdfa")
!1304 = !DINamespace(name: "{impl#2}", scope: !1305)
!1305 = !DINamespace(name: "bit_field", scope: null)
!1306 = !DISubroutineType(types: !1307)
!1307 = !{!48, !400, !1308}
!1308 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !1311, templateParams: !1314, identifier: "6c5e034b2cb99fd7f6abc335931669bb")
!1309 = !DINamespace(name: "range", scope: !1310)
!1310 = !DINamespace(name: "ops", scope: !61)
!1311 = !{!1312, !1313}
!1312 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1308, file: !2, baseType: !9, size: 64, align: 64)
!1313 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1308, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1314 = !{!1315}
!1315 = !DITemplateTypeParameter(name: "Idx", type: !9)
!1316 = !{!1317, !1318, !1319, !1321}
!1317 = !DILocalVariable(name: "self", arg: 1, scope: !1302, file: !1303, line: 222, type: !400)
!1318 = !DILocalVariable(name: "range", arg: 2, scope: !1302, file: !1303, line: 222, type: !1308)
!1319 = !DILocalVariable(name: "range", scope: !1320, file: !1303, line: 223, type: !1308, align: 8)
!1320 = distinct !DILexicalBlock(scope: !1302, file: !1303, line: 223, column: 17)
!1321 = !DILocalVariable(name: "bits", scope: !1322, file: !1303, line: 230, type: !48, align: 2)
!1322 = distinct !DILexicalBlock(scope: !1320, file: !1303, line: 230, column: 17)
!1323 = !{!1324}
!1324 = !DITemplateTypeParameter(name: "T", type: !1308)
!1325 = !DILocation(line: 222, column: 48, scope: !1302)
!1326 = !DILocation(line: 222, column: 55, scope: !1302)
!1327 = !DILocation(line: 223, column: 29, scope: !1302)
!1328 = !DILocation(line: 223, column: 21, scope: !1320)
!1329 = !DILocation(line: 225, column: 25, scope: !1320)
!1330 = !DILocation(line: 225, column: 17, scope: !1320)
!1331 = !DILocation(line: 226, column: 25, scope: !1320)
!1332 = !DILocation(line: 226, column: 17, scope: !1320)
!1333 = !DILocation(line: 227, column: 25, scope: !1320)
!1334 = !DILocation(line: 227, column: 17, scope: !1320)
!1335 = !DILocation(line: 230, column: 28, scope: !1320)
!1336 = !DILocation(line: 230, column: 37, scope: !1320)
!1337 = !DILocation(line: 230, column: 71, scope: !1320)
!1338 = !DILocation(line: 230, column: 21, scope: !1322)
!1339 = !DILocation(line: 233, column: 17, scope: !1322)
!1340 = !DILocation(line: 234, column: 14, scope: !1302)
!1341 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h16e1e745a6be6455E", scope: !1342, file: !1303, line: 215, type: !1343, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1345)
!1342 = !DINamespace(name: "{impl#4}", scope: !1305)
!1343 = !DISubroutineType(types: !1344)
!1344 = !{!310, !87, !9}
!1345 = !{!1346, !1347}
!1346 = !DILocalVariable(name: "self", arg: 1, scope: !1341, file: !1303, line: 215, type: !87)
!1347 = !DILocalVariable(name: "bit", arg: 2, scope: !1341, file: !1303, line: 215, type: !9)
!1348 = !DILocation(line: 215, column: 24, scope: !1341)
!1349 = !DILocation(line: 215, column: 31, scope: !1341)
!1350 = !DILocation(line: 216, column: 25, scope: !1341)
!1351 = !DILocation(line: 216, column: 17, scope: !1341)
!1352 = !DILocation(line: 218, column: 18, scope: !1341)
!1353 = !DILocation(line: 218, column: 26, scope: !1341)
!1354 = !DILocation(line: 218, column: 17, scope: !1341)
!1355 = !DILocation(line: 219, column: 14, scope: !1341)
!1356 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc76bf35e42c5e2adE", scope: !1342, file: !1303, line: 222, type: !1357, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1359)
!1357 = !DISubroutineType(types: !1358)
!1358 = !{!20, !87, !1308}
!1359 = !{!1360, !1361, !1362, !1364}
!1360 = !DILocalVariable(name: "self", arg: 1, scope: !1356, file: !1303, line: 222, type: !87)
!1361 = !DILocalVariable(name: "range", arg: 2, scope: !1356, file: !1303, line: 222, type: !1308)
!1362 = !DILocalVariable(name: "range", scope: !1363, file: !1303, line: 223, type: !1308, align: 8)
!1363 = distinct !DILexicalBlock(scope: !1356, file: !1303, line: 223, column: 17)
!1364 = !DILocalVariable(name: "bits", scope: !1365, file: !1303, line: 230, type: !20, align: 8)
!1365 = distinct !DILexicalBlock(scope: !1363, file: !1303, line: 230, column: 17)
!1366 = !DILocation(line: 222, column: 48, scope: !1356)
!1367 = !DILocation(line: 222, column: 55, scope: !1356)
!1368 = !DILocation(line: 223, column: 29, scope: !1356)
!1369 = !DILocation(line: 223, column: 21, scope: !1363)
!1370 = !DILocation(line: 225, column: 25, scope: !1363)
!1371 = !DILocation(line: 225, column: 17, scope: !1363)
!1372 = !DILocation(line: 226, column: 25, scope: !1363)
!1373 = !DILocation(line: 226, column: 17, scope: !1363)
!1374 = !DILocation(line: 227, column: 25, scope: !1363)
!1375 = !DILocation(line: 227, column: 17, scope: !1363)
!1376 = !DILocation(line: 230, column: 28, scope: !1363)
!1377 = !DILocation(line: 230, column: 37, scope: !1363)
!1378 = !DILocation(line: 230, column: 71, scope: !1363)
!1379 = !DILocation(line: 230, column: 21, scope: !1365)
!1380 = !DILocation(line: 233, column: 17, scope: !1365)
!1381 = !DILocation(line: 234, column: 14, scope: !1356)
!1382 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hc7d9301b0d9e433cE", scope: !1342, file: !1303, line: 222, type: !1383, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !1388)
!1383 = !DISubroutineType(types: !1384)
!1384 = !{!20, !87, !1385}
!1385 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !1309, file: !2, size: 64, align: 64, elements: !1386, templateParams: !1314, identifier: "11aa38eac75d395d8df4674c172dd53")
!1386 = !{!1387}
!1387 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1385, file: !2, baseType: !9, size: 64, align: 64)
!1388 = !{!1389, !1390, !1391, !1393}
!1389 = !DILocalVariable(name: "self", arg: 1, scope: !1382, file: !1303, line: 222, type: !87)
!1390 = !DILocalVariable(name: "range", arg: 2, scope: !1382, file: !1303, line: 222, type: !1385)
!1391 = !DILocalVariable(name: "range", scope: !1392, file: !1303, line: 223, type: !1308, align: 8)
!1392 = distinct !DILexicalBlock(scope: !1382, file: !1303, line: 223, column: 17)
!1393 = !DILocalVariable(name: "bits", scope: !1394, file: !1303, line: 230, type: !20, align: 8)
!1394 = distinct !DILexicalBlock(scope: !1392, file: !1303, line: 230, column: 17)
!1395 = !{!1396}
!1396 = !DITemplateTypeParameter(name: "T", type: !1385)
!1397 = !DILocation(line: 222, column: 48, scope: !1382)
!1398 = !DILocation(line: 222, column: 55, scope: !1382)
!1399 = !DILocation(line: 223, column: 29, scope: !1382)
!1400 = !DILocation(line: 223, column: 21, scope: !1392)
!1401 = !DILocation(line: 225, column: 25, scope: !1392)
!1402 = !DILocation(line: 225, column: 17, scope: !1392)
!1403 = !DILocation(line: 226, column: 25, scope: !1392)
!1404 = !DILocation(line: 226, column: 17, scope: !1392)
!1405 = !DILocation(line: 227, column: 25, scope: !1392)
!1406 = !DILocation(line: 227, column: 17, scope: !1392)
!1407 = !DILocation(line: 230, column: 28, scope: !1392)
!1408 = !DILocation(line: 230, column: 37, scope: !1392)
!1409 = !DILocation(line: 230, column: 71, scope: !1392)
!1410 = !DILocation(line: 230, column: 21, scope: !1394)
!1411 = !DILocation(line: 233, column: 17, scope: !1394)
!1412 = !DILocation(line: 234, column: 14, scope: !1382)
!1413 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h46defd53331cd9d4E", scope: !1342, file: !1303, line: 250, type: !1414, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1417)
!1414 = !DISubroutineType(types: !1415)
!1415 = !{!1416, !1416, !1308, !20}
!1416 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!1417 = !{!1418, !1419, !1420, !1421, !1423}
!1418 = !DILocalVariable(name: "self", arg: 1, scope: !1413, file: !1303, line: 250, type: !1416)
!1419 = !DILocalVariable(name: "range", arg: 2, scope: !1413, file: !1303, line: 250, type: !1308)
!1420 = !DILocalVariable(name: "value", arg: 3, scope: !1413, file: !1303, line: 250, type: !20)
!1421 = !DILocalVariable(name: "range", scope: !1422, file: !1303, line: 251, type: !1308, align: 8)
!1422 = distinct !DILexicalBlock(scope: !1413, file: !1303, line: 251, column: 17)
!1423 = !DILocalVariable(name: "bitmask", scope: !1424, file: !1303, line: 260, type: !20, align: 8)
!1424 = distinct !DILexicalBlock(scope: !1422, file: !1303, line: 260, column: 17)
!1425 = !DILocation(line: 250, column: 48, scope: !1413)
!1426 = !DILocation(line: 250, column: 59, scope: !1413)
!1427 = !DILocation(line: 250, column: 69, scope: !1413)
!1428 = !DILocation(line: 251, column: 29, scope: !1413)
!1429 = !DILocation(line: 251, column: 21, scope: !1422)
!1430 = !DILocation(line: 253, column: 25, scope: !1422)
!1431 = !DILocation(line: 253, column: 17, scope: !1422)
!1432 = !DILocation(line: 254, column: 25, scope: !1422)
!1433 = !DILocation(line: 254, column: 17, scope: !1422)
!1434 = !DILocation(line: 255, column: 25, scope: !1422)
!1435 = !DILocation(line: 255, column: 17, scope: !1422)
!1436 = !DILocation(line: 256, column: 54, scope: !1422)
!1437 = !DILocation(line: 256, column: 34, scope: !1422)
!1438 = !DILocation(line: 256, column: 25, scope: !1422)
!1439 = !DILocation(line: 257, column: 45, scope: !1422)
!1440 = !DILocation(line: 257, column: 25, scope: !1422)
!1441 = !DILocation(line: 256, column: 17, scope: !1422)
!1442 = !DILocation(line: 260, column: 45, scope: !1422)
!1443 = !DILocation(line: 260, column: 39, scope: !1422)
!1444 = !DILocation(line: 261, column: 37, scope: !1422)
!1445 = !DILocation(line: 260, column: 38, scope: !1422)
!1446 = !DILocation(line: 260, column: 37, scope: !1422)
!1447 = !DILocation(line: 260, column: 21, scope: !1424)
!1448 = !DILocation(line: 265, column: 26, scope: !1424)
!1449 = !DILocation(line: 265, column: 25, scope: !1424)
!1450 = !DILocation(line: 265, column: 45, scope: !1424)
!1451 = !DILocation(line: 265, column: 17, scope: !1424)
!1452 = !DILocation(line: 268, column: 14, scope: !1413)
!1453 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he09a9c531761dea2E", scope: !1342, file: !1303, line: 250, type: !1454, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !1456)
!1454 = !DISubroutineType(types: !1455)
!1455 = !{!1416, !1416, !1385, !20}
!1456 = !{!1457, !1458, !1459, !1460, !1462}
!1457 = !DILocalVariable(name: "self", arg: 1, scope: !1453, file: !1303, line: 250, type: !1416)
!1458 = !DILocalVariable(name: "range", arg: 2, scope: !1453, file: !1303, line: 250, type: !1385)
!1459 = !DILocalVariable(name: "value", arg: 3, scope: !1453, file: !1303, line: 250, type: !20)
!1460 = !DILocalVariable(name: "range", scope: !1461, file: !1303, line: 251, type: !1308, align: 8)
!1461 = distinct !DILexicalBlock(scope: !1453, file: !1303, line: 251, column: 17)
!1462 = !DILocalVariable(name: "bitmask", scope: !1463, file: !1303, line: 260, type: !20, align: 8)
!1463 = distinct !DILexicalBlock(scope: !1461, file: !1303, line: 260, column: 17)
!1464 = !DILocation(line: 250, column: 48, scope: !1453)
!1465 = !DILocation(line: 250, column: 59, scope: !1453)
!1466 = !DILocation(line: 250, column: 69, scope: !1453)
!1467 = !DILocation(line: 251, column: 29, scope: !1453)
!1468 = !DILocation(line: 251, column: 21, scope: !1461)
!1469 = !DILocation(line: 253, column: 25, scope: !1461)
!1470 = !DILocation(line: 253, column: 17, scope: !1461)
!1471 = !DILocation(line: 254, column: 25, scope: !1461)
!1472 = !DILocation(line: 254, column: 17, scope: !1461)
!1473 = !DILocation(line: 255, column: 25, scope: !1461)
!1474 = !DILocation(line: 255, column: 17, scope: !1461)
!1475 = !DILocation(line: 256, column: 54, scope: !1461)
!1476 = !DILocation(line: 256, column: 34, scope: !1461)
!1477 = !DILocation(line: 256, column: 25, scope: !1461)
!1478 = !DILocation(line: 257, column: 45, scope: !1461)
!1479 = !DILocation(line: 257, column: 25, scope: !1461)
!1480 = !DILocation(line: 256, column: 17, scope: !1461)
!1481 = !DILocation(line: 260, column: 45, scope: !1461)
!1482 = !DILocation(line: 260, column: 39, scope: !1461)
!1483 = !DILocation(line: 261, column: 37, scope: !1461)
!1484 = !DILocation(line: 260, column: 38, scope: !1461)
!1485 = !DILocation(line: 260, column: 37, scope: !1461)
!1486 = !DILocation(line: 260, column: 21, scope: !1463)
!1487 = !DILocation(line: 265, column: 26, scope: !1463)
!1488 = !DILocation(line: 265, column: 25, scope: !1463)
!1489 = !DILocation(line: 265, column: 45, scope: !1463)
!1490 = !DILocation(line: 265, column: 17, scope: !1463)
!1491 = !DILocation(line: 268, column: 14, scope: !1453)
!1492 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h199d56284d15c4e6E", scope: !1493, file: !1037, line: 2621, type: !1494, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !1496)
!1493 = !DINamespace(name: "{impl#26}", scope: !108)
!1494 = !DISubroutineType(types: !1495)
!1495 = !{!192, !1200, !210}
!1496 = !{!1497, !1498}
!1497 = !DILocalVariable(name: "self", arg: 1, scope: !1492, file: !1037, line: 2621, type: !1200)
!1498 = !DILocalVariable(name: "f", arg: 2, scope: !1492, file: !1037, line: 2621, type: !210)
!1499 = !DILocation(line: 2621, column: 12, scope: !1492)
!1500 = !DILocation(line: 2621, column: 19, scope: !1492)
!1501 = !DILocation(line: 2622, column: 9, scope: !1492)
!1502 = !DILocation(line: 2622, column: 32, scope: !1492)
!1503 = !DILocation(line: 2623, column: 6, scope: !1492)
!1504 = distinct !DISubprogram(name: "fmt<u64>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3addeeb21b3005d2E", scope: !1493, file: !1037, line: 2621, type: !1505, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !1507)
!1505 = !DISubroutineType(types: !1506)
!1506 = !{!192, !1245, !210}
!1507 = !{!1508, !1509}
!1508 = !DILocalVariable(name: "self", arg: 1, scope: !1504, file: !1037, line: 2621, type: !1245)
!1509 = !DILocalVariable(name: "f", arg: 2, scope: !1504, file: !1037, line: 2621, type: !210)
!1510 = !DILocation(line: 2621, column: 12, scope: !1504)
!1511 = !DILocation(line: 2621, column: 19, scope: !1504)
!1512 = !DILocation(line: 2622, column: 9, scope: !1504)
!1513 = !DILocation(line: 2622, column: 32, scope: !1504)
!1514 = !DILocation(line: 2623, column: 6, scope: !1504)
!1515 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h581ea0b0492294daE", scope: !1493, file: !1037, line: 2621, type: !1516, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1518)
!1516 = !DISubroutineType(types: !1517)
!1517 = !{!192, !1155, !210}
!1518 = !{!1519, !1520}
!1519 = !DILocalVariable(name: "self", arg: 1, scope: !1515, file: !1037, line: 2621, type: !1155)
!1520 = !DILocalVariable(name: "f", arg: 2, scope: !1515, file: !1037, line: 2621, type: !210)
!1521 = !DILocation(line: 2621, column: 12, scope: !1515)
!1522 = !DILocation(line: 2621, column: 19, scope: !1515)
!1523 = !DILocation(line: 2622, column: 9, scope: !1515)
!1524 = !DILocation(line: 2622, column: 32, scope: !1515)
!1525 = !DILocation(line: 2623, column: 6, scope: !1515)
!1526 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfea4423b3e33da45E", scope: !1493, file: !1037, line: 2621, type: !1527, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !1534)
!1527 = !DISubroutineType(types: !1528)
!1528 = !{!192, !1529, !210}
!1529 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry]", file: !2, size: 128, align: 64, elements: !1530, templateParams: !21, identifier: "c40953492ed0c5c610bb9677e8ad0063")
!1530 = !{!1531, !1533}
!1531 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1529, file: !2, baseType: !1532, size: 64, align: 64)
!1532 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1533 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1529, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1534 = !{!1535, !1536}
!1535 = !DILocalVariable(name: "self", arg: 1, scope: !1526, file: !1037, line: 2621, type: !1529)
!1536 = !DILocalVariable(name: "f", arg: 2, scope: !1526, file: !1037, line: 2621, type: !210)
!1537 = !DILocation(line: 2621, column: 12, scope: !1526)
!1538 = !DILocation(line: 2621, column: 19, scope: !1526)
!1539 = !DILocation(line: 2622, column: 9, scope: !1526)
!1540 = !DILocation(line: 2622, column: 32, scope: !1526)
!1541 = !DILocation(line: 2623, column: 6, scope: !1526)
!1542 = distinct !DISubprogram(name: "new_display<u16>", linkageName: "_ZN4core3fmt10ArgumentV111new_display17hc7e56d3773e03a05E", scope: !182, file: !1037, line: 329, type: !1543, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1547, retainedNodes: !1545)
!1543 = !DISubroutineType(types: !1544)
!1544 = !{!182, !400}
!1545 = !{!1546}
!1546 = !DILocalVariable(name: "x", arg: 1, scope: !1542, file: !1037, line: 329, type: !400)
!1547 = !{!1548}
!1548 = !DITemplateTypeParameter(name: "T", type: !48)
!1549 = !DILocation(line: 329, column: 30, scope: !1542)
!1550 = !DILocation(line: 330, column: 13, scope: !1542)
!1551 = !DILocation(line: 331, column: 10, scope: !1542)
!1552 = distinct !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h1fa9ce17183a8d09E", scope: !182, file: !1037, line: 329, type: !1553, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !1555)
!1553 = !DISubroutineType(types: !1554)
!1554 = !{!182, !30}
!1555 = !{!1556}
!1556 = !DILocalVariable(name: "x", arg: 1, scope: !1552, file: !1037, line: 329, type: !30)
!1557 = !DILocation(line: 329, column: 30, scope: !1552)
!1558 = !DILocation(line: 330, column: 13, scope: !1552)
!1559 = !DILocation(line: 331, column: 10, scope: !1552)
!1560 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h36e9ac54a46ab7f9E", scope: !182, file: !1037, line: 329, type: !1561, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !1563)
!1561 = !DISubroutineType(types: !1562)
!1562 = !{!182, !87}
!1563 = !{!1564}
!1564 = !DILocalVariable(name: "x", arg: 1, scope: !1560, file: !1037, line: 329, type: !87)
!1565 = !DILocation(line: 329, column: 30, scope: !1560)
!1566 = !DILocation(line: 330, column: 13, scope: !1560)
!1567 = !DILocation(line: 331, column: 10, scope: !1560)
!1568 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV13new17hd9dd596499d1fe57E", scope: !182, file: !1037, line: 340, type: !1569, scopeLine: 340, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !1574)
!1569 = !DISubroutineType(types: !1570)
!1570 = !{!182, !30, !1571}
!1571 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&x86_64::addr::VirtAddr, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1572, size: 64, align: 64, dwarfAddressSpace: 0)
!1572 = !DISubroutineType(types: !1573)
!1573 = !{!192, !30, !210}
!1574 = !{!1575, !1576}
!1575 = !DILocalVariable(name: "x", arg: 1, scope: !1568, file: !1037, line: 340, type: !30)
!1576 = !DILocalVariable(name: "f", arg: 2, scope: !1568, file: !1037, line: 340, type: !1571)
!1577 = !DILocation(line: 340, column: 23, scope: !1568)
!1578 = !DILocation(line: 340, column: 33, scope: !1568)
!1579 = !DILocation(line: 349, column: 42, scope: !1568)
!1580 = !DILocation(line: 349, column: 68, scope: !1568)
!1581 = !{i64 1}
!1582 = !DILocation(line: 349, column: 18, scope: !1568)
!1583 = !DILocation(line: 350, column: 6, scope: !1568)
!1584 = distinct !DISubprogram(name: "{constructor#0}", linkageName: "_ZN4core3fmt2rt2v15Count2Is17hac43baf216eace01E", scope: !1586, file: !1585, line: 58, type: !1588, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1590)
!1585 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt/v1.rs", directory: "", checksumkind: CSK_MD5, checksum: "7ef9505ab9453fb51d2a0f5873641c71")
!1586 = !DINamespace(name: "Is", scope: !1587)
!1587 = !DINamespace(name: "Count", scope: !137)
!1588 = !DISubroutineType(types: !1589)
!1589 = !{!155, !9}
!1590 = !{!1591}
!1591 = !DILocalVariable(arg: 1, scope: !1584, file: !1585, line: 58, type: !9)
!1592 = !DILocation(line: 58, column: 5, scope: !1584)
!1593 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h5509297556b5afb3E", scope: !1595, file: !1594, line: 185, type: !1597, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1599)
!1594 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "02359a317e793c1b82de7b934f87f847")
!1595 = !DINamespace(name: "{impl#85}", scope: !1596)
!1596 = !DINamespace(name: "num", scope: !108)
!1597 = !DISubroutineType(types: !1598)
!1598 = !{!192, !400, !210}
!1599 = !{!1600, !1601}
!1600 = !DILocalVariable(name: "self", arg: 1, scope: !1593, file: !1594, line: 185, type: !400)
!1601 = !DILocalVariable(name: "f", arg: 2, scope: !1593, file: !1594, line: 185, type: !210)
!1602 = !DILocation(line: 185, column: 20, scope: !1593)
!1603 = !DILocation(line: 185, column: 27, scope: !1593)
!1604 = !DILocation(line: 186, column: 20, scope: !1593)
!1605 = !DILocation(line: 188, column: 27, scope: !1593)
!1606 = !DILocation(line: 187, column: 21, scope: !1593)
!1607 = !DILocation(line: 193, column: 14, scope: !1593)
!1608 = !{i8 0, i8 2}
!1609 = !DILocation(line: 191, column: 21, scope: !1593)
!1610 = !DILocation(line: 189, column: 21, scope: !1593)
!1611 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h4d6aaeed4101e7e1E", scope: !1612, file: !1594, line: 185, type: !1613, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1615)
!1612 = !DINamespace(name: "{impl#86}", scope: !1596)
!1613 = !DISubroutineType(types: !1614)
!1614 = !{!192, !409, !210}
!1615 = !{!1616, !1617}
!1616 = !DILocalVariable(name: "self", arg: 1, scope: !1611, file: !1594, line: 185, type: !409)
!1617 = !DILocalVariable(name: "f", arg: 2, scope: !1611, file: !1594, line: 185, type: !210)
!1618 = !DILocation(line: 185, column: 20, scope: !1611)
!1619 = !DILocation(line: 185, column: 27, scope: !1611)
!1620 = !DILocation(line: 186, column: 20, scope: !1611)
!1621 = !DILocation(line: 188, column: 27, scope: !1611)
!1622 = !DILocation(line: 187, column: 21, scope: !1611)
!1623 = !DILocation(line: 193, column: 14, scope: !1611)
!1624 = !DILocation(line: 191, column: 21, scope: !1611)
!1625 = !DILocation(line: 189, column: 21, scope: !1611)
!1626 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hd4055ce6c512a2beE", scope: !1627, file: !1594, line: 185, type: !1628, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1630)
!1627 = !DINamespace(name: "{impl#87}", scope: !1596)
!1628 = !DISubroutineType(types: !1629)
!1629 = !{!192, !87, !210}
!1630 = !{!1631, !1632}
!1631 = !DILocalVariable(name: "self", arg: 1, scope: !1626, file: !1594, line: 185, type: !87)
!1632 = !DILocalVariable(name: "f", arg: 2, scope: !1626, file: !1594, line: 185, type: !210)
!1633 = !DILocation(line: 185, column: 20, scope: !1626)
!1634 = !DILocation(line: 185, column: 27, scope: !1626)
!1635 = !DILocation(line: 186, column: 20, scope: !1626)
!1636 = !DILocation(line: 188, column: 27, scope: !1626)
!1637 = !DILocation(line: 187, column: 21, scope: !1626)
!1638 = !DILocation(line: 193, column: 14, scope: !1626)
!1639 = !DILocation(line: 191, column: 21, scope: !1626)
!1640 = !DILocation(line: 189, column: 21, scope: !1626)
!1641 = distinct !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h4fc2fa7c9a2c126aE", scope: !1643, file: !1642, line: 627, type: !1652, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1678, retainedNodes: !1671)
!1642 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs", directory: "", checksumkind: CSK_MD5, checksum: "3a909d1cde985fb0d953605fd1b0e0e2")
!1643 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugList", scope: !1644, file: !2, size: 128, align: 64, elements: !1645, templateParams: !21, identifier: "fb919eefa8e2183a117071eb3076d93f")
!1644 = !DINamespace(name: "builders", scope: !108)
!1645 = !{!1646}
!1646 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !1643, file: !2, baseType: !1647, size: 128, align: 64)
!1647 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugInner", scope: !1644, file: !2, size: 128, align: 64, elements: !1648, templateParams: !21, identifier: "71f0f21112627938dadddd482e720046")
!1648 = !{!1649, !1650, !1651}
!1649 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !1647, file: !2, baseType: !210, size: 64, align: 64)
!1650 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !1647, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!1651 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !1647, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!1652 = !DISubroutineType(types: !1653)
!1653 = !{!1654, !1654, !1655}
!1654 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::builders::DebugList", baseType: !1643, size: 64, align: 64, dwarfAddressSpace: 0)
!1655 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1656, file: !2, size: 128, align: 64, elements: !1658, templateParams: !1295, identifier: "61e2c4f898902d86bfc815091c95db61")
!1656 = !DINamespace(name: "iter", scope: !1657)
!1657 = !DINamespace(name: "slice", scope: !61)
!1658 = !{!1659, !1666, !1667}
!1659 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1655, file: !2, baseType: !1660, size: 64, align: 64, offset: 64)
!1660 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1661, file: !2, size: 64, align: 64, elements: !1663, templateParams: !1295, identifier: "525fc9ec414749142505881d38bc1a5d")
!1661 = !DINamespace(name: "non_null", scope: !1662)
!1662 = !DINamespace(name: "ptr", scope: !61)
!1663 = !{!1664}
!1664 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1660, file: !2, baseType: !1665, size: 64, align: 64)
!1665 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTableEntry", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1666 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1655, file: !2, baseType: !1665, size: 64, align: 64)
!1667 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1655, file: !2, baseType: !1668, align: 8)
!1668 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !1669, identifier: "205a4452ffa09c36ea72c75fcb031405")
!1669 = !{!1670}
!1670 = !DITemplateTypeParameter(name: "T", type: !12)
!1671 = !{!1672, !1673, !1674, !1676}
!1672 = !DILocalVariable(name: "self", arg: 1, scope: !1641, file: !1642, line: 627, type: !1654)
!1673 = !DILocalVariable(name: "entries", arg: 2, scope: !1641, file: !1642, line: 627, type: !1655)
!1674 = !DILocalVariable(name: "iter", scope: !1675, file: !1642, line: 632, type: !1655, align: 8)
!1675 = distinct !DILexicalBlock(scope: !1641, file: !1642, line: 632, column: 9)
!1676 = !DILocalVariable(name: "entry", scope: !1677, file: !1642, line: 632, type: !12, align: 8)
!1677 = distinct !DILexicalBlock(scope: !1675, file: !1642, line: 632, column: 30)
!1678 = !{!1679, !1680}
!1679 = !DITemplateTypeParameter(name: "D", type: !12)
!1680 = !DITemplateTypeParameter(name: "I", type: !1655)
!1681 = !DILocation(line: 627, column: 26, scope: !1641)
!1682 = !DILocation(line: 627, column: 37, scope: !1641)
!1683 = !DILocation(line: 632, column: 22, scope: !1675)
!1684 = !DILocation(line: 632, column: 13, scope: !1677)
!1685 = !DILocation(line: 632, column: 22, scope: !1641)
!1686 = !DILocation(line: 632, column: 9, scope: !1675)
!1687 = !DILocation(line: 636, column: 6, scope: !1641)
!1688 = !DILocation(line: 632, column: 13, scope: !1675)
!1689 = !DILocation(line: 633, column: 13, scope: !1677)
!1690 = !DILocation(line: 634, column: 9, scope: !1675)
!1691 = distinct !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17ha5ced3547fefc3f5E", scope: !1643, file: !1642, line: 627, type: !1692, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1713, retainedNodes: !1706)
!1692 = !DISubroutineType(types: !1693)
!1693 = !{!1654, !1654, !1694}
!1694 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::addr::VirtAddr>", scope: !1656, file: !2, size: 128, align: 64, elements: !1695, templateParams: !1102, identifier: "ce540a3ad6f91b6bf1ff7240dfddb4ad")
!1695 = !{!1696, !1701, !1702}
!1696 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1694, file: !2, baseType: !1697, size: 64, align: 64, offset: 64)
!1697 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::addr::VirtAddr>", scope: !1661, file: !2, size: 64, align: 64, elements: !1698, templateParams: !1102, identifier: "9954d69172009e3fb17ed22d1c0e9faf")
!1698 = !{!1699}
!1699 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1697, file: !2, baseType: !1700, size: 64, align: 64)
!1700 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::addr::VirtAddr", baseType: !31, size: 64, align: 64, dwarfAddressSpace: 0)
!1701 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1694, file: !2, baseType: !1700, size: 64, align: 64)
!1702 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1694, file: !2, baseType: !1703, align: 8)
!1703 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::addr::VirtAddr>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !1704, identifier: "58c5af281af95686edde43e3cf729e7b")
!1704 = !{!1705}
!1705 = !DITemplateTypeParameter(name: "T", type: !30)
!1706 = !{!1707, !1708, !1709, !1711}
!1707 = !DILocalVariable(name: "self", arg: 1, scope: !1691, file: !1642, line: 627, type: !1654)
!1708 = !DILocalVariable(name: "entries", arg: 2, scope: !1691, file: !1642, line: 627, type: !1694)
!1709 = !DILocalVariable(name: "iter", scope: !1710, file: !1642, line: 632, type: !1694, align: 8)
!1710 = distinct !DILexicalBlock(scope: !1691, file: !1642, line: 632, column: 9)
!1711 = !DILocalVariable(name: "entry", scope: !1712, file: !1642, line: 632, type: !30, align: 8)
!1712 = distinct !DILexicalBlock(scope: !1710, file: !1642, line: 632, column: 30)
!1713 = !{!1714, !1715}
!1714 = !DITemplateTypeParameter(name: "D", type: !30)
!1715 = !DITemplateTypeParameter(name: "I", type: !1694)
!1716 = !DILocation(line: 627, column: 26, scope: !1691)
!1717 = !DILocation(line: 627, column: 37, scope: !1691)
!1718 = !DILocation(line: 632, column: 22, scope: !1710)
!1719 = !DILocation(line: 632, column: 13, scope: !1712)
!1720 = !DILocation(line: 632, column: 22, scope: !1691)
!1721 = !DILocation(line: 632, column: 9, scope: !1710)
!1722 = !DILocation(line: 636, column: 6, scope: !1691)
!1723 = !DILocation(line: 632, column: 13, scope: !1710)
!1724 = !DILocation(line: 633, column: 13, scope: !1712)
!1725 = !DILocation(line: 634, column: 9, scope: !1710)
!1726 = distinct !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17ha5d7f8751a19accaE", scope: !1643, file: !1642, line: 627, type: !1727, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1748, retainedNodes: !1741)
!1727 = !DISubroutineType(types: !1728)
!1728 = !{!1654, !1654, !1729}
!1729 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1656, file: !2, size: 128, align: 64, elements: !1730, templateParams: !1057, identifier: "193ad6fd77cd8a63e8285a740b1518d2")
!1730 = !{!1731, !1736, !1737}
!1731 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1729, file: !2, baseType: !1732, size: 64, align: 64, offset: 64)
!1732 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1661, file: !2, size: 64, align: 64, elements: !1733, templateParams: !1057, identifier: "2a10298bb2bf45812213144b7ef84ccd")
!1733 = !{!1734}
!1734 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1732, file: !2, baseType: !1735, size: 64, align: 64)
!1735 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !44, size: 64, align: 64, dwarfAddressSpace: 0)
!1736 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1729, file: !2, baseType: !1735, size: 64, align: 64)
!1737 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1729, file: !2, baseType: !1738, align: 8)
!1738 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !1739, identifier: "5c21086b6d9837e90b2f9360acb25d9")
!1739 = !{!1740}
!1740 = !DITemplateTypeParameter(name: "T", type: !43)
!1741 = !{!1742, !1743, !1744, !1746}
!1742 = !DILocalVariable(name: "self", arg: 1, scope: !1726, file: !1642, line: 627, type: !1654)
!1743 = !DILocalVariable(name: "entries", arg: 2, scope: !1726, file: !1642, line: 627, type: !1729)
!1744 = !DILocalVariable(name: "iter", scope: !1745, file: !1642, line: 632, type: !1729, align: 8)
!1745 = distinct !DILexicalBlock(scope: !1726, file: !1642, line: 632, column: 9)
!1746 = !DILocalVariable(name: "entry", scope: !1747, file: !1642, line: 632, type: !43, align: 8)
!1747 = distinct !DILexicalBlock(scope: !1745, file: !1642, line: 632, column: 30)
!1748 = !{!1749, !1750}
!1749 = !DITemplateTypeParameter(name: "D", type: !43)
!1750 = !DITemplateTypeParameter(name: "I", type: !1729)
!1751 = !DILocation(line: 627, column: 26, scope: !1726)
!1752 = !DILocation(line: 627, column: 37, scope: !1726)
!1753 = !DILocation(line: 632, column: 22, scope: !1745)
!1754 = !DILocation(line: 632, column: 13, scope: !1747)
!1755 = !DILocation(line: 632, column: 22, scope: !1726)
!1756 = !DILocation(line: 632, column: 9, scope: !1745)
!1757 = !DILocation(line: 636, column: 6, scope: !1726)
!1758 = !DILocation(line: 632, column: 13, scope: !1745)
!1759 = !DILocation(line: 633, column: 13, scope: !1747)
!1760 = !DILocation(line: 634, column: 9, scope: !1745)
!1761 = distinct !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hc52d374573444ba5E", scope: !1643, file: !1642, line: 627, type: !1762, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1783, retainedNodes: !1776)
!1762 = !DISubroutineType(types: !1763)
!1763 = !{!1654, !1654, !1764}
!1764 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<u64>", scope: !1656, file: !2, size: 128, align: 64, elements: !1765, templateParams: !1253, identifier: "7cca02f66771f89bddcdcca300e9f04b")
!1765 = !{!1766, !1771, !1772}
!1766 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1764, file: !2, baseType: !1767, size: 64, align: 64, offset: 64)
!1767 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<u64>", scope: !1661, file: !2, size: 64, align: 64, elements: !1768, templateParams: !1253, identifier: "68659d3152acce3c608462a7f117ca23")
!1768 = !{!1769}
!1769 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1767, file: !2, baseType: !1770, size: 64, align: 64)
!1770 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!1771 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1764, file: !2, baseType: !1770, size: 64, align: 64)
!1772 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1764, file: !2, baseType: !1773, align: 8)
!1773 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&u64>", scope: !60, file: !2, align: 8, elements: !21, templateParams: !1774, identifier: "198d6785ddfed2529bc2a595541b197c")
!1774 = !{!1775}
!1775 = !DITemplateTypeParameter(name: "T", type: !87)
!1776 = !{!1777, !1778, !1779, !1781}
!1777 = !DILocalVariable(name: "self", arg: 1, scope: !1761, file: !1642, line: 627, type: !1654)
!1778 = !DILocalVariable(name: "entries", arg: 2, scope: !1761, file: !1642, line: 627, type: !1764)
!1779 = !DILocalVariable(name: "iter", scope: !1780, file: !1642, line: 632, type: !1764, align: 8)
!1780 = distinct !DILexicalBlock(scope: !1761, file: !1642, line: 632, column: 9)
!1781 = !DILocalVariable(name: "entry", scope: !1782, file: !1642, line: 632, type: !87, align: 8)
!1782 = distinct !DILexicalBlock(scope: !1780, file: !1642, line: 632, column: 30)
!1783 = !{!1784, !1785}
!1784 = !DITemplateTypeParameter(name: "D", type: !87)
!1785 = !DITemplateTypeParameter(name: "I", type: !1764)
!1786 = !DILocation(line: 627, column: 26, scope: !1761)
!1787 = !DILocation(line: 627, column: 37, scope: !1761)
!1788 = !DILocation(line: 632, column: 22, scope: !1780)
!1789 = !DILocation(line: 632, column: 13, scope: !1782)
!1790 = !DILocation(line: 632, column: 22, scope: !1761)
!1791 = !DILocation(line: 632, column: 9, scope: !1780)
!1792 = !DILocation(line: 636, column: 6, scope: !1761)
!1793 = !DILocation(line: 632, column: 13, scope: !1780)
!1794 = !DILocation(line: 633, column: 13, scope: !1782)
!1795 = !DILocation(line: 634, column: 9, scope: !1780)
!1796 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17h2b42963b22f95e1aE", scope: !107, file: !1037, line: 421, type: !1797, scopeLine: 421, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1802)
!1797 = !DISubroutineType(types: !1798)
!1798 = !{!107, !111, !178, !132, !1799}
!1799 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !108, file: !2, align: 8, elements: !1800, templateParams: !21, identifier: "48d3faea63f21d23fea6805f3d697a9e")
!1800 = !{!1801}
!1801 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !1799, file: !2, baseType: !7, align: 8)
!1802 = !{!1803, !1804, !1805, !1806}
!1803 = !DILocalVariable(name: "pieces", arg: 1, scope: !1796, file: !1037, line: 422, type: !111)
!1804 = !DILocalVariable(name: "args", arg: 2, scope: !1796, file: !1037, line: 423, type: !178)
!1805 = !DILocalVariable(name: "fmt", arg: 3, scope: !1796, file: !1037, line: 424, type: !132)
!1806 = !DILocalVariable(name: "_unsafe_arg", arg: 4, scope: !1796, file: !1037, line: 425, type: !1799)
!1807 = !DILocation(line: 422, column: 9, scope: !1796)
!1808 = !DILocation(line: 423, column: 9, scope: !1796)
!1809 = !DILocation(line: 424, column: 9, scope: !1796)
!1810 = !DILocation(line: 425, column: 9, scope: !1796)
!1811 = !DILocation(line: 427, column: 34, scope: !1796)
!1812 = !DILocation(line: 427, column: 9, scope: !1796)
!1813 = !DILocation(line: 428, column: 6, scope: !1796)
!1814 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117h0d17c6e22f7ea7ddE", scope: !107, file: !1037, line: 401, type: !1815, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1817)
!1815 = !DISubroutineType(types: !1816)
!1816 = !{!107, !111, !178}
!1817 = !{!1818, !1819}
!1818 = !DILocalVariable(name: "pieces", arg: 1, scope: !1814, file: !1037, line: 401, type: !111)
!1819 = !DILocalVariable(name: "args", arg: 2, scope: !1814, file: !1037, line: 401, type: !178)
!1820 = !DILocation(line: 401, column: 25, scope: !1814)
!1821 = !DILocation(line: 401, column: 53, scope: !1814)
!1822 = !DILocation(line: 402, column: 12, scope: !1814)
!1823 = !DILocation(line: 402, column: 56, scope: !1814)
!1824 = !DILocation(line: 402, column: 41, scope: !1814)
!1825 = !DILocation(line: 405, column: 34, scope: !1814)
!1826 = !DILocation(line: 405, column: 9, scope: !1814)
!1827 = !DILocation(line: 406, column: 6, scope: !1814)
!1828 = !DILocation(line: 403, column: 13, scope: !1814)
!1829 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17hc041eca9effa95f1E", scope: !1831, file: !1830, line: 442, type: !1833, scopeLine: 442, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1846)
!1830 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "e04d62c2de015c656853e72a35c78655")
!1831 = !DINamespace(name: "{impl#9}", scope: !1832)
!1832 = !DINamespace(name: "num", scope: !61)
!1833 = !DISubroutineType(types: !1834)
!1834 = !{!1835, !20, !20}
!1835 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !124, file: !2, size: 128, align: 64, elements: !1836, templateParams: !21, identifier: "5449a723578931aacc75d5d7ed520aea")
!1836 = !{!1837}
!1837 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1835, file: !2, size: 128, align: 64, elements: !1838, templateParams: !21, identifier: "3e922656e5ad4dd57f259fea84cf4b82", discriminator: !1845)
!1838 = !{!1839, !1841}
!1839 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1837, file: !2, baseType: !1840, size: 128, align: 64, extraData: i64 0)
!1840 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1835, file: !2, size: 128, align: 64, elements: !21, templateParams: !1253, identifier: "c59a48b8dae21cf99bef586acc10514")
!1841 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1837, file: !2, baseType: !1842, size: 128, align: 64, extraData: i64 1)
!1842 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1835, file: !2, size: 128, align: 64, elements: !1843, templateParams: !1253, identifier: "629a22fd54e0674de0c7369b7df10ae1")
!1843 = !{!1844}
!1844 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1842, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!1845 = !DIDerivedType(tag: DW_TAG_member, scope: !1835, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!1846 = !{!1847, !1848, !1849, !1851}
!1847 = !DILocalVariable(name: "self", arg: 1, scope: !1829, file: !1830, line: 442, type: !20)
!1848 = !DILocalVariable(name: "rhs", arg: 2, scope: !1829, file: !1830, line: 442, type: !20)
!1849 = !DILocalVariable(name: "a", scope: !1850, file: !1830, line: 443, type: !20, align: 8)
!1850 = distinct !DILexicalBlock(scope: !1829, file: !1830, line: 443, column: 13)
!1851 = !DILocalVariable(name: "b", scope: !1850, file: !1830, line: 443, type: !310, align: 1)
!1852 = !DILocation(line: 442, column: 34, scope: !1829)
!1853 = !DILocation(line: 442, column: 40, scope: !1829)
!1854 = !DILocalVariable(name: "self", arg: 1, scope: !1855, file: !1830, line: 1478, type: !20)
!1855 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17h9fcdac755abf6cc1E", scope: !1831, file: !1830, line: 1478, type: !1856, scopeLine: 1478, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1862)
!1856 = !DISubroutineType(types: !1857)
!1857 = !{!1858, !20, !20}
!1858 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !1859, templateParams: !21, identifier: "c64971b0ed3555de3f62d4a1453f73a6")
!1859 = !{!1860, !1861}
!1860 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1858, file: !2, baseType: !20, size: 64, align: 64)
!1861 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1858, file: !2, baseType: !310, size: 8, align: 8, offset: 64)
!1862 = !{!1854, !1863, !1864, !1866}
!1863 = !DILocalVariable(name: "rhs", arg: 2, scope: !1855, file: !1830, line: 1478, type: !20)
!1864 = !DILocalVariable(name: "a", scope: !1865, file: !1830, line: 1479, type: !20, align: 8)
!1865 = distinct !DILexicalBlock(scope: !1855, file: !1830, line: 1479, column: 13)
!1866 = !DILocalVariable(name: "b", scope: !1865, file: !1830, line: 1479, type: !310, align: 1)
!1867 = !DILocation(line: 1478, column: 38, scope: !1855, inlinedAt: !1868)
!1868 = distinct !DILocation(line: 443, column: 26, scope: !1829)
!1869 = !DILocation(line: 1478, column: 44, scope: !1855, inlinedAt: !1868)
!1870 = !DILocation(line: 1479, column: 26, scope: !1855, inlinedAt: !1868)
!1871 = !DILocation(line: 1479, column: 18, scope: !1855, inlinedAt: !1868)
!1872 = !DILocation(line: 1479, column: 18, scope: !1865, inlinedAt: !1868)
!1873 = !DILocation(line: 1479, column: 21, scope: !1855, inlinedAt: !1868)
!1874 = !DILocation(line: 1479, column: 21, scope: !1865, inlinedAt: !1868)
!1875 = !DILocation(line: 1480, column: 13, scope: !1865, inlinedAt: !1868)
!1876 = !DILocation(line: 1481, column: 10, scope: !1855, inlinedAt: !1868)
!1877 = !DILocation(line: 443, column: 26, scope: !1829)
!1878 = !DILocation(line: 443, column: 18, scope: !1829)
!1879 = !DILocation(line: 443, column: 18, scope: !1850)
!1880 = !DILocation(line: 443, column: 21, scope: !1829)
!1881 = !DILocation(line: 443, column: 21, scope: !1850)
!1882 = !DILocation(line: 444, column: 16, scope: !1850)
!1883 = !DILocation(line: 444, column: 42, scope: !1850)
!1884 = !DILocation(line: 444, column: 13, scope: !1850)
!1885 = !DILocation(line: 444, column: 30, scope: !1850)
!1886 = !DILocation(line: 445, column: 10, scope: !1829)
!1887 = !{i64 0, i64 2}
!1888 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h85c39ca8038d7eb2E", scope: !1831, file: !1830, line: 511, type: !1833, scopeLine: 511, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1889)
!1889 = !{!1890, !1891, !1892, !1894}
!1890 = !DILocalVariable(name: "self", arg: 1, scope: !1888, file: !1830, line: 511, type: !20)
!1891 = !DILocalVariable(name: "rhs", arg: 2, scope: !1888, file: !1830, line: 511, type: !20)
!1892 = !DILocalVariable(name: "a", scope: !1893, file: !1830, line: 512, type: !20, align: 8)
!1893 = distinct !DILexicalBlock(scope: !1888, file: !1830, line: 512, column: 13)
!1894 = !DILocalVariable(name: "b", scope: !1893, file: !1830, line: 512, type: !310, align: 1)
!1895 = !DILocation(line: 511, column: 34, scope: !1888)
!1896 = !DILocation(line: 511, column: 40, scope: !1888)
!1897 = !DILocalVariable(name: "self", arg: 1, scope: !1898, file: !1830, line: 1577, type: !20)
!1898 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17h5e12fb73029d9d14E", scope: !1831, file: !1830, line: 1577, type: !1856, scopeLine: 1577, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !1899)
!1899 = !{!1897, !1900, !1901, !1903}
!1900 = !DILocalVariable(name: "rhs", arg: 2, scope: !1898, file: !1830, line: 1577, type: !20)
!1901 = !DILocalVariable(name: "a", scope: !1902, file: !1830, line: 1578, type: !20, align: 8)
!1902 = distinct !DILexicalBlock(scope: !1898, file: !1830, line: 1578, column: 13)
!1903 = !DILocalVariable(name: "b", scope: !1902, file: !1830, line: 1578, type: !310, align: 1)
!1904 = !DILocation(line: 1577, column: 38, scope: !1898, inlinedAt: !1905)
!1905 = distinct !DILocation(line: 512, column: 26, scope: !1888)
!1906 = !DILocation(line: 1577, column: 44, scope: !1898, inlinedAt: !1905)
!1907 = !DILocation(line: 1578, column: 26, scope: !1898, inlinedAt: !1905)
!1908 = !DILocation(line: 1578, column: 18, scope: !1898, inlinedAt: !1905)
!1909 = !DILocation(line: 1578, column: 18, scope: !1902, inlinedAt: !1905)
!1910 = !DILocation(line: 1578, column: 21, scope: !1898, inlinedAt: !1905)
!1911 = !DILocation(line: 1578, column: 21, scope: !1902, inlinedAt: !1905)
!1912 = !DILocation(line: 1579, column: 13, scope: !1902, inlinedAt: !1905)
!1913 = !DILocation(line: 1580, column: 10, scope: !1898, inlinedAt: !1905)
!1914 = !DILocation(line: 512, column: 26, scope: !1888)
!1915 = !DILocation(line: 512, column: 18, scope: !1888)
!1916 = !DILocation(line: 512, column: 18, scope: !1893)
!1917 = !DILocation(line: 512, column: 21, scope: !1888)
!1918 = !DILocation(line: 512, column: 21, scope: !1893)
!1919 = !DILocation(line: 513, column: 16, scope: !1893)
!1920 = !DILocation(line: 513, column: 42, scope: !1893)
!1921 = !DILocation(line: 513, column: 13, scope: !1893)
!1922 = !DILocation(line: 513, column: 30, scope: !1893)
!1923 = !DILocation(line: 514, column: 10, scope: !1888)
!1924 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hd195107931a95b57E", scope: !1662, file: !1925, line: 490, type: !1926, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1931, retainedNodes: !1929)
!1925 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "bdd6b96186b52f0612a564cb734428a7")
!1926 = !DISubroutineType(types: !1927)
!1927 = !{null, !1928}
!1928 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!1929 = !{!1930}
!1930 = !DILocalVariable(arg: 1, scope: !1924, file: !1925, line: 490, type: !1928)
!1931 = !{!1932}
!1932 = !DITemplateTypeParameter(name: "T", type: !297)
!1933 = !DILocation(line: 490, column: 1, scope: !1924)
!1934 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h2888b8e0d115b72dE", scope: !1662, file: !1925, line: 490, type: !1935, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1940, retainedNodes: !1938)
!1935 = !DISubroutineType(types: !1936)
!1936 = !{null, !1937}
!1937 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1938 = !{!1939}
!1939 = !DILocalVariable(arg: 1, scope: !1934, file: !1925, line: 490, type: !1937)
!1940 = !{!1941}
!1941 = !DITemplateTypeParameter(name: "T", type: !728)
!1942 = !DILocation(line: 490, column: 1, scope: !1934)
!1943 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h089b1ad22b8681e7E", scope: !1662, file: !1925, line: 490, type: !1944, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1949, retainedNodes: !1947)
!1944 = !DISubroutineType(types: !1945)
!1945 = !{null, !1946}
!1946 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1947 = !{!1948}
!1948 = !DILocalVariable(arg: 1, scope: !1943, file: !1925, line: 490, type: !1946)
!1949 = !{!1950}
!1950 = !DITemplateTypeParameter(name: "T", type: !737)
!1951 = !DILocation(line: 490, column: 1, scope: !1943)
!1952 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hed610cb66285e4bcE", scope: !1662, file: !1925, line: 490, type: !1953, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1956)
!1953 = !DISubroutineType(types: !1954)
!1954 = !{null, !1955}
!1955 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !44, size: 64, align: 64, dwarfAddressSpace: 0)
!1956 = !{!1957}
!1957 = !DILocalVariable(arg: 1, scope: !1952, file: !1925, line: 490, type: !1955)
!1958 = !DILocation(line: 490, column: 1, scope: !1952)
!1959 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hcc6661232f70fc20E", scope: !1662, file: !1925, line: 490, type: !1960, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1739, retainedNodes: !1963)
!1960 = !DISubroutineType(types: !1961)
!1961 = !{null, !1962}
!1962 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !43, size: 64, align: 64, dwarfAddressSpace: 0)
!1963 = !{!1964}
!1964 = !DILocalVariable(arg: 1, scope: !1959, file: !1925, line: 490, type: !1962)
!1965 = !DILocation(line: 490, column: 1, scope: !1959)
!1966 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>>", linkageName: "_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17ha715bc3336830d1eE", scope: !1662, file: !1925, line: 490, type: !1967, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1972, retainedNodes: !1970)
!1967 = !DISubroutineType(types: !1968)
!1968 = !{null, !1969}
!1969 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!1970 = !{!1971}
!1971 = !DILocalVariable(arg: 1, scope: !1966, file: !1925, line: 490, type: !1969)
!1972 = !{!1973}
!1973 = !DITemplateTypeParameter(name: "T", type: !472)
!1974 = !DILocation(line: 490, column: 1, scope: !1966)
!1975 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17hb51cf3aa798c3fdbE", scope: !1662, file: !1925, line: 490, type: !1976, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1981, retainedNodes: !1979)
!1976 = !DISubroutineType(types: !1977)
!1977 = !{null, !1978}
!1978 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!1979 = !{!1980}
!1980 = !DILocalVariable(arg: 1, scope: !1975, file: !1925, line: 490, type: !1978)
!1981 = !{!1982}
!1982 = !DITemplateTypeParameter(name: "T", type: !571)
!1983 = !DILocation(line: 490, column: 1, scope: !1975)
!1984 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h682a9b834fc27aa2E", scope: !1662, file: !1925, line: 490, type: !1985, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1990, retainedNodes: !1988)
!1985 = !DISubroutineType(types: !1986)
!1986 = !{null, !1987}
!1987 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1988 = !{!1989}
!1989 = !DILocalVariable(arg: 1, scope: !1984, file: !1925, line: 490, type: !1987)
!1990 = !{!1991}
!1991 = !DITemplateTypeParameter(name: "T", type: !614)
!1992 = !DILocation(line: 490, column: 1, scope: !1984)
!1993 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>>", linkageName: "_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbc11ad30ec8edf6aE", scope: !1662, file: !1925, line: 490, type: !1994, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1999, retainedNodes: !1997)
!1994 = !DISubroutineType(types: !1995)
!1995 = !{null, !1996}
!1996 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!1997 = !{!1998}
!1998 = !DILocalVariable(arg: 1, scope: !1993, file: !1925, line: 490, type: !1996)
!1999 = !{!2000}
!2000 = !DITemplateTypeParameter(name: "T", type: !525)
!2001 = !DILocation(line: 490, column: 1, scope: !1993)
!2002 = distinct !DISubprogram(name: "drop_in_place<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>", linkageName: "_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h89192070aa538a66E", scope: !1662, file: !1925, line: 490, type: !2003, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2008, retainedNodes: !2006)
!2003 = !DISubroutineType(types: !2004)
!2004 = !{null, !2005}
!2005 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2006 = !{!2007}
!2007 = !DILocalVariable(arg: 1, scope: !2002, file: !1925, line: 490, type: !2005)
!2008 = !{!2009}
!2009 = !DITemplateTypeParameter(name: "T", type: !550)
!2010 = !DILocation(line: 490, column: 1, scope: !2002)
!2011 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>>", linkageName: "_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hbc9b849ea2b6cb71E", scope: !1662, file: !1925, line: 490, type: !2012, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2017, retainedNodes: !2015)
!2012 = !DISubroutineType(types: !2013)
!2013 = !{null, !2014}
!2014 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!2015 = !{!2016}
!2016 = !DILocalVariable(arg: 1, scope: !2011, file: !1925, line: 490, type: !2014)
!2017 = !{!2018}
!2018 = !DITemplateTypeParameter(name: "T", type: !446)
!2019 = !DILocation(line: 490, column: 1, scope: !2011)
!2020 = distinct !DISubprogram(name: "drop_in_place<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h90a70b6b87c4bf1fE", scope: !1662, file: !1925, line: 490, type: !2021, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2026, retainedNodes: !2024)
!2021 = !DISubroutineType(types: !2022)
!2022 = !{null, !2023}
!2023 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!2024 = !{!2025}
!2025 = !DILocalVariable(arg: 1, scope: !2020, file: !1925, line: 490, type: !2023)
!2026 = !{!2027}
!2027 = !DITemplateTypeParameter(name: "T", type: !559)
!2028 = !DILocation(line: 490, column: 1, scope: !2020)
!2029 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>>", linkageName: "_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h4786684a7cca0926E", scope: !1662, file: !1925, line: 490, type: !2030, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2035, retainedNodes: !2033)
!2030 = !DISubroutineType(types: !2031)
!2031 = !{null, !2032}
!2032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!2033 = !{!2034}
!2034 = !DILocalVariable(arg: 1, scope: !2029, file: !1925, line: 490, type: !2032)
!2035 = !{!2036}
!2036 = !DITemplateTypeParameter(name: "T", type: !497)
!2037 = !DILocation(line: 490, column: 1, scope: !2029)
!2038 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17h77ab4837b62149bcE", scope: !1662, file: !1925, line: 490, type: !2039, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1547, retainedNodes: !2042)
!2039 = !DISubroutineType(types: !2040)
!2040 = !{null, !2041}
!2041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !48, size: 64, align: 64, dwarfAddressSpace: 0)
!2042 = !{!2043}
!2043 = !DILocalVariable(arg: 1, scope: !2038, file: !1925, line: 490, type: !2041)
!2044 = !DILocation(line: 490, column: 1, scope: !2038)
!2045 = distinct !DISubprogram(name: "drop_in_place<u32>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u32$GT$17h01afa20c15f57c88E", scope: !1662, file: !1925, line: 490, type: !2046, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2051, retainedNodes: !2049)
!2046 = !DISubroutineType(types: !2047)
!2047 = !{null, !2048}
!2048 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u32", baseType: !56, size: 64, align: 64, dwarfAddressSpace: 0)
!2049 = !{!2050}
!2050 = !DILocalVariable(arg: 1, scope: !2045, file: !1925, line: 490, type: !2048)
!2051 = !{!2052}
!2052 = !DITemplateTypeParameter(name: "T", type: !56)
!2053 = !DILocation(line: 490, column: 1, scope: !2045)
!2054 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17h00eac9767add8c68E", scope: !1662, file: !1925, line: 490, type: !2055, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2058)
!2055 = !DISubroutineType(types: !2056)
!2056 = !{null, !2057}
!2057 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !20, size: 64, align: 64, dwarfAddressSpace: 0)
!2058 = !{!2059}
!2059 = !DILocalVariable(arg: 1, scope: !2054, file: !1925, line: 490, type: !2057)
!2060 = !DILocation(line: 490, column: 1, scope: !2054)
!2061 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17h4b666bbfd7af1a18E", scope: !1662, file: !1925, line: 490, type: !2062, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2067, retainedNodes: !2065)
!2062 = !DISubroutineType(types: !2063)
!2063 = !{null, !2064}
!2064 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!2065 = !{!2066}
!2066 = !DILocalVariable(arg: 1, scope: !2061, file: !1925, line: 490, type: !2064)
!2067 = !{!2068}
!2068 = !DITemplateTypeParameter(name: "T", type: !310)
!2069 = !DILocation(line: 490, column: 1, scope: !2061)
!2070 = distinct !DISubprogram(name: "drop_in_place<&u16>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h6578ea863fc25e4dE", scope: !1662, file: !1925, line: 490, type: !2071, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2076, retainedNodes: !2074)
!2071 = !DISubroutineType(types: !2072)
!2072 = !{null, !2073}
!2073 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u16", baseType: !400, size: 64, align: 64, dwarfAddressSpace: 0)
!2074 = !{!2075}
!2075 = !DILocalVariable(arg: 1, scope: !2070, file: !1925, line: 490, type: !2073)
!2076 = !{!2077}
!2077 = !DITemplateTypeParameter(name: "T", type: !400)
!2078 = !DILocation(line: 490, column: 1, scope: !2070)
!2079 = distinct !DISubprogram(name: "drop_in_place<&u32>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17hb28aed2b4732e0a0E", scope: !1662, file: !1925, line: 490, type: !2080, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2085, retainedNodes: !2083)
!2080 = !DISubroutineType(types: !2081)
!2081 = !{null, !2082}
!2082 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u32", baseType: !409, size: 64, align: 64, dwarfAddressSpace: 0)
!2083 = !{!2084}
!2084 = !DILocalVariable(arg: 1, scope: !2079, file: !1925, line: 490, type: !2082)
!2085 = !{!2086}
!2086 = !DITemplateTypeParameter(name: "T", type: !409)
!2087 = !DILocation(line: 490, column: 1, scope: !2079)
!2088 = distinct !DISubprogram(name: "drop_in_place<&u64>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17h12dff3c4db2d04caE", scope: !1662, file: !1925, line: 490, type: !2089, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1774, retainedNodes: !2092)
!2089 = !DISubroutineType(types: !2090)
!2090 = !{null, !2091}
!2091 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u64", baseType: !87, size: 64, align: 64, dwarfAddressSpace: 0)
!2092 = !{!2093}
!2093 = !DILocalVariable(arg: 1, scope: !2088, file: !1925, line: 490, type: !2091)
!2094 = !DILocation(line: 490, column: 1, scope: !2088)
!2095 = distinct !DISubprogram(name: "drop_in_place<&usize>", linkageName: "_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h389811ad06ccf024E", scope: !1662, file: !1925, line: 490, type: !2096, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2101, retainedNodes: !2099)
!2096 = !DISubroutineType(types: !2097)
!2097 = !{null, !2098}
!2098 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &usize", baseType: !429, size: 64, align: 64, dwarfAddressSpace: 0)
!2099 = !{!2100}
!2100 = !DILocalVariable(arg: 1, scope: !2095, file: !1925, line: 490, type: !2098)
!2101 = !{!2102}
!2102 = !DITemplateTypeParameter(name: "T", type: !429)
!2103 = !DILocation(line: 490, column: 1, scope: !2095)
!2104 = distinct !DISubprogram(name: "drop_in_place<&()>", linkageName: "_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17hd4becc81ed19fa9dE", scope: !1662, file: !1925, line: 490, type: !2105, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2110, retainedNodes: !2108)
!2105 = !DISubroutineType(types: !2106)
!2106 = !{null, !2107}
!2107 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &()", baseType: !377, size: 64, align: 64, dwarfAddressSpace: 0)
!2108 = !{!2109}
!2109 = !DILocalVariable(arg: 1, scope: !2104, file: !1925, line: 490, type: !2107)
!2110 = !{!2111}
!2111 = !DITemplateTypeParameter(name: "T", type: !377)
!2112 = !DILocation(line: 490, column: 1, scope: !2104)
!2113 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17hd138010e43b4cb56E", scope: !1662, file: !1925, line: 490, type: !2114, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2119, retainedNodes: !2117)
!2114 = !DISubroutineType(types: !2115)
!2115 = !{null, !2116}
!2116 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !107, size: 64, align: 64, dwarfAddressSpace: 0)
!2117 = !{!2118}
!2118 = !DILocalVariable(arg: 1, scope: !2113, file: !1925, line: 490, type: !2116)
!2119 = !{!2120}
!2120 = !DITemplateTypeParameter(name: "T", type: !107)
!2121 = !DILocation(line: 490, column: 1, scope: !2113)
!2122 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h0b48c4f7a623ba01E", scope: !1662, file: !1925, line: 490, type: !2123, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2128, retainedNodes: !2126)
!2123 = !DISubroutineType(types: !2124)
!2124 = !{null, !2125}
!2125 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!2126 = !{!2127}
!2127 = !DILocalVariable(arg: 1, scope: !2122, file: !1925, line: 490, type: !2125)
!2128 = !{!2129}
!2129 = !DITemplateTypeParameter(name: "T", type: !259)
!2130 = !DILocation(line: 490, column: 1, scope: !2122)
!2131 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h727649ef97d55f4eE", scope: !1662, file: !1925, line: 490, type: !2132, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2135)
!2132 = !DISubroutineType(types: !2133)
!2133 = !{null, !2134}
!2134 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!2135 = !{!2136}
!2136 = !DILocalVariable(arg: 1, scope: !2131, file: !1925, line: 490, type: !2134)
!2137 = !DILocation(line: 490, column: 1, scope: !2131)
!2138 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h7a5e020e4d368417E", scope: !1662, file: !1925, line: 490, type: !2139, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2142)
!2139 = !DISubroutineType(types: !2140)
!2140 = !{null, !2141}
!2141 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !31, size: 64, align: 64, dwarfAddressSpace: 0)
!2142 = !{!2143}
!2143 = !DILocalVariable(arg: 1, scope: !2138, file: !1925, line: 490, type: !2141)
!2144 = !DILocation(line: 490, column: 1, scope: !2138)
!2145 = distinct !DISubprogram(name: "drop_in_place<[u64; 8]>", linkageName: "_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h64b4a7bc72de7494E", scope: !1662, file: !1925, line: 490, type: !2146, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2151, retainedNodes: !2149)
!2146 = !DISubroutineType(types: !2147)
!2147 = !{null, !2148}
!2148 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2149 = !{!2150}
!2150 = !DILocalVariable(arg: 1, scope: !2145, file: !1925, line: 490, type: !2148)
!2151 = !{!2152}
!2152 = !DITemplateTypeParameter(name: "T", type: !418)
!2153 = !DILocation(line: 490, column: 1, scope: !2145)
!2154 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h627ae7bc99acbf62E", scope: !1662, file: !1925, line: 490, type: !2155, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2160, retainedNodes: !2158)
!2155 = !DISubroutineType(types: !2156)
!2156 = !{null, !2157}
!2157 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!2158 = !{!2159}
!2159 = !DILocalVariable(arg: 1, scope: !2154, file: !1925, line: 490, type: !2157)
!2160 = !{!2161}
!2161 = !DITemplateTypeParameter(name: "T", type: !647)
!2162 = !DILocation(line: 490, column: 1, scope: !2154)
!2163 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hd511dd6dad69d538E", scope: !1662, file: !1925, line: 490, type: !2164, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1704, retainedNodes: !2167)
!2164 = !DISubroutineType(types: !2165)
!2165 = !{null, !2166}
!2166 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::VirtAddr", baseType: !30, size: 64, align: 64, dwarfAddressSpace: 0)
!2167 = !{!2168}
!2168 = !DILocalVariable(arg: 1, scope: !2163, file: !1925, line: 490, type: !2166)
!2169 = !DILocation(line: 490, column: 1, scope: !2163)
!2170 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h68289a5e07cf2e7bE", scope: !1662, file: !1925, line: 490, type: !2171, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2176, retainedNodes: !2174)
!2171 = !DISubroutineType(types: !2172)
!2172 = !{null, !2173}
!2173 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!2174 = !{!2175}
!2175 = !DILocalVariable(arg: 1, scope: !2170, file: !1925, line: 490, type: !2173)
!2176 = !{!2177}
!2177 = !DITemplateTypeParameter(name: "T", type: !96)
!2178 = !DILocation(line: 490, column: 1, scope: !2170)
!2179 = distinct !DISubprogram(name: "drop_in_place<&x86_64::instructions::tlb::Pcid>", linkageName: "_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h91784d366017a362E", scope: !1662, file: !1925, line: 490, type: !2180, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2185, retainedNodes: !2183)
!2180 = !DISubroutineType(types: !2181)
!2181 = !{null, !2182}
!2182 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!2183 = !{!2184}
!2184 = !DILocalVariable(arg: 1, scope: !2179, file: !1925, line: 490, type: !2182)
!2185 = !{!2186}
!2186 = !DITemplateTypeParameter(name: "T", type: !386)
!2187 = !DILocation(line: 490, column: 1, scope: !2179)
!2188 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::EntryOptions>", linkageName: "_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17hf9cc5a7b99150bcdE", scope: !1662, file: !1925, line: 490, type: !2189, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2194, retainedNodes: !2192)
!2189 = !DISubroutineType(types: !2190)
!2190 = !{null, !2191}
!2191 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::EntryOptions", baseType: !51, size: 64, align: 64, dwarfAddressSpace: 0)
!2192 = !{!2193}
!2193 = !DILocalVariable(arg: 1, scope: !2188, file: !1925, line: 490, type: !2191)
!2194 = !{!2195}
!2195 = !DITemplateTypeParameter(name: "T", type: !51)
!2196 = !DILocation(line: 490, column: 1, scope: !2188)
!2197 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h1b235a8b42eacba2E", scope: !1662, file: !1925, line: 490, type: !2198, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2203, retainedNodes: !2201)
!2198 = !DISubroutineType(types: !2199)
!2199 = !{null, !2200}
!2200 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!2201 = !{!2202}
!2202 = !DILocalVariable(arg: 1, scope: !2197, file: !1925, line: 490, type: !2200)
!2203 = !{!2204}
!2204 = !DITemplateTypeParameter(name: "T", type: !319)
!2205 = !DILocation(line: 490, column: 1, scope: !2197)
!2206 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 3]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17ha522301ad400dde4E", scope: !1662, file: !1925, line: 490, type: !2207, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2212, retainedNodes: !2210)
!2207 = !DISubroutineType(types: !2208)
!2208 = !{null, !2209}
!2209 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2210 = !{!2211}
!2211 = !DILocalVariable(arg: 1, scope: !2206, file: !1925, line: 490, type: !2209)
!2212 = !{!2213}
!2213 = !DITemplateTypeParameter(name: "T", type: !763)
!2214 = !DILocation(line: 490, column: 1, scope: !2206)
!2215 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 7]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17hc79bbe64a98a3991E", scope: !1662, file: !1925, line: 490, type: !2216, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2221, retainedNodes: !2219)
!2216 = !DISubroutineType(types: !2217)
!2217 = !{null, !2218}
!2218 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2219 = !{!2220}
!2220 = !DILocalVariable(arg: 1, scope: !2215, file: !1925, line: 490, type: !2218)
!2221 = !{!2222}
!2222 = !DITemplateTypeParameter(name: "T", type: !772)
!2223 = !DILocation(line: 490, column: 1, scope: !2215)
!2224 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::MappedFrame>", linkageName: "_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17hb853268652bfc669E", scope: !1662, file: !1925, line: 490, type: !2225, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2230, retainedNodes: !2228)
!2225 = !DISubroutineType(types: !2226)
!2226 = !{null, !2227}
!2227 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!2228 = !{!2229}
!2229 = !DILocalVariable(arg: 1, scope: !2224, file: !1925, line: 490, type: !2227)
!2230 = !{!2231}
!2231 = !DITemplateTypeParameter(name: "T", type: !656)
!2232 = !DILocation(line: 490, column: 1, scope: !2224)
!2233 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h66f865f512edc098E", scope: !1662, file: !1925, line: 490, type: !2234, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2239, retainedNodes: !2237)
!2234 = !DISubroutineType(types: !2235)
!2235 = !{null, !2236}
!2236 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!2237 = !{!2238}
!2238 = !DILocalVariable(arg: 1, scope: !2233, file: !1925, line: 490, type: !2236)
!2239 = !{!2240}
!2240 = !DITemplateTypeParameter(name: "T", type: !746)
!2241 = !DILocation(line: 490, column: 1, scope: !2233)
!2242 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hc17e955fecc496e1E", scope: !1662, file: !1925, line: 490, type: !2243, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1234, retainedNodes: !2246)
!2243 = !DISubroutineType(types: !2244)
!2244 = !{null, !2245}
!2245 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!2246 = !{!2247}
!2247 = !DILocalVariable(arg: 1, scope: !2242, file: !1925, line: 490, type: !2245)
!2248 = !DILocation(line: 490, column: 1, scope: !2242)
!2249 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17haf587f76b2a67e2eE", scope: !1662, file: !1925, line: 490, type: !2250, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1669, retainedNodes: !2253)
!2250 = !DISubroutineType(types: !2251)
!2251 = !{null, !2252}
!2252 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableEntry", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!2253 = !{!2254}
!2254 = !DILocalVariable(arg: 1, scope: !2249, file: !1925, line: 490, type: !2252)
!2255 = !DILocation(line: 490, column: 1, scope: !2249)
!2256 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h91c66c770136ec71E", scope: !1662, file: !1925, line: 490, type: !2257, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2262, retainedNodes: !2260)
!2257 = !DISubroutineType(types: !2258)
!2258 = !{null, !2259}
!2259 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!2260 = !{!2261}
!2261 = !DILocalVariable(arg: 1, scope: !2256, file: !1925, line: 490, type: !2259)
!2262 = !{!2263}
!2263 = !DITemplateTypeParameter(name: "T", type: !719)
!2264 = !DILocation(line: 490, column: 1, scope: !2256)
!2265 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17h45e6a7e655495aa3E", scope: !1662, file: !1925, line: 490, type: !2266, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2271, retainedNodes: !2269)
!2266 = !DISubroutineType(types: !2267)
!2267 = !{null, !2268}
!2268 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!2269 = !{!2270}
!2270 = !DILocalVariable(arg: 1, scope: !2265, file: !1925, line: 490, type: !2268)
!2271 = !{!2272}
!2272 = !DITemplateTypeParameter(name: "T", type: !635)
!2273 = !DILocation(line: 490, column: 1, scope: !2265)
!2274 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hf08ae73255d20247E", scope: !2276, file: !2275, line: 37, type: !2279, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !2282)
!2275 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mut_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "6ae0dfef55d0b113ecf8d41d1efcd51f")
!2276 = !DINamespace(name: "is_null", scope: !2277)
!2277 = !DINamespace(name: "{impl#0}", scope: !2278)
!2278 = !DINamespace(name: "mut_ptr", scope: !1662)
!2279 = !DISubroutineType(types: !2280)
!2280 = !{!310, !2281}
!2281 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2282 = !{!2283}
!2283 = !DILocalVariable(name: "ptr", arg: 1, scope: !2274, file: !2275, line: 37, type: !2281)
!2284 = !DILocation(line: 37, column: 25, scope: !2274)
!2285 = !DILocalVariable(name: "self", arg: 1, scope: !2286, file: !2275, line: 211, type: !2281)
!2286 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4addr17h047b0ffe833088e2E", scope: !2277, file: !2275, line: 211, type: !2287, scopeLine: 211, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2290, retainedNodes: !2289)
!2287 = !DISubroutineType(types: !2288)
!2288 = !{!9, !2281}
!2289 = !{!2285}
!2290 = !{!2291}
!2291 = !DITemplateTypeParameter(name: "T", type: !119)
!2292 = !DILocation(line: 211, column: 17, scope: !2286, inlinedAt: !2293)
!2293 = distinct !DILocation(line: 38, column: 13, scope: !2274)
!2294 = !DILocalVariable(name: "self", arg: 1, scope: !2295, file: !2275, line: 59, type: !2281)
!2295 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4cast17h02ff2dc9ac3ce096E", scope: !2277, file: !2275, line: 59, type: !2296, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2300, retainedNodes: !2299)
!2296 = !DISubroutineType(types: !2297)
!2297 = !{!2298, !2281}
!2298 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!2299 = !{!2294}
!2300 = !{!2291, !2301}
!2301 = !DITemplateTypeParameter(name: "U", type: !7)
!2302 = !DILocation(line: 59, column: 26, scope: !2295, inlinedAt: !2303)
!2303 = distinct !DILocation(line: 215, column: 33, scope: !2286, inlinedAt: !2293)
!2304 = !DILocation(line: 215, column: 18, scope: !2286, inlinedAt: !2293)
!2305 = !DILocation(line: 38, column: 13, scope: !2274)
!2306 = !DILocation(line: 39, column: 10, scope: !2274)
!2307 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h1489e97d6cf0e763E", scope: !2277, file: !2275, line: 35, type: !2308, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2310)
!2308 = !DISubroutineType(types: !2309)
!2309 = !{!310, !1955}
!2310 = !{!2311}
!2311 = !DILocalVariable(name: "self", arg: 1, scope: !2307, file: !2275, line: 35, type: !1955)
!2312 = !DILocation(line: 35, column: 26, scope: !2307)
!2313 = !DILocation(line: 52, column: 36, scope: !2307)
!2314 = !DILocation(line: 52, column: 18, scope: !2307)
!2315 = !DILocation(line: 53, column: 6, scope: !2307)
!2316 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h7bcd262bf3bc3ae3E", scope: !2277, file: !2275, line: 35, type: !2317, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2319)
!2317 = !DISubroutineType(types: !2318)
!2318 = !{!310, !2057}
!2319 = !{!2320}
!2320 = !DILocalVariable(name: "self", arg: 1, scope: !2316, file: !2275, line: 35, type: !2057)
!2321 = !DILocation(line: 35, column: 26, scope: !2316)
!2322 = !DILocation(line: 52, column: 36, scope: !2316)
!2323 = !DILocation(line: 52, column: 18, scope: !2316)
!2324 = !DILocation(line: 53, column: 6, scope: !2316)
!2325 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17ha07a9862b9314b36E", scope: !2277, file: !2275, line: 35, type: !2326, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2329)
!2326 = !DISubroutineType(types: !2327)
!2327 = !{!310, !2328}
!2328 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!2329 = !{!2330}
!2330 = !DILocalVariable(name: "self", arg: 1, scope: !2325, file: !2275, line: 35, type: !2328)
!2331 = !DILocation(line: 35, column: 26, scope: !2325)
!2332 = !DILocation(line: 52, column: 36, scope: !2325)
!2333 = !DILocation(line: 52, column: 18, scope: !2325)
!2334 = !DILocation(line: 53, column: 6, scope: !2325)
!2335 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17he0ce00e5a12701e2E", scope: !2277, file: !2275, line: 35, type: !2336, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2338)
!2336 = !DISubroutineType(types: !2337)
!2337 = !{!310, !2141}
!2338 = !{!2339}
!2339 = !DILocalVariable(name: "self", arg: 1, scope: !2335, file: !2275, line: 35, type: !2141)
!2340 = !DILocation(line: 35, column: 26, scope: !2335)
!2341 = !DILocation(line: 52, column: 36, scope: !2335)
!2342 = !DILocation(line: 52, column: 18, scope: !2335)
!2343 = !DILocation(line: 53, column: 6, scope: !2335)
!2344 = distinct !DISubprogram(name: "drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h1c1af8f84ade5d16E", scope: !1662, file: !1925, line: 490, type: !2345, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1130, retainedNodes: !2348)
!2345 = !DISubroutineType(types: !2346)
!2346 = !{null, !2347}
!2347 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!2348 = !{!2349}
!2349 = !DILocalVariable(arg: 1, scope: !2344, file: !1925, line: 490, type: !2347)
!2350 = !DILocation(line: 490, column: 1, scope: !2344)
!2351 = distinct !DISubprogram(name: "drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hd0b0c61d72c62f13E", scope: !1662, file: !1925, line: 490, type: !2352, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2357, retainedNodes: !2355)
!2352 = !DISubroutineType(types: !2353)
!2353 = !{null, !2354}
!2354 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!2355 = !{!2356}
!2356 = !DILocalVariable(arg: 1, scope: !2351, file: !1925, line: 490, type: !2354)
!2357 = !{!2358}
!2358 = !DITemplateTypeParameter(name: "T", type: !589)
!2359 = !DILocation(line: 490, column: 1, scope: !2351)
!2360 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h285e4fcbc72f9b6fE", scope: !2362, file: !2361, line: 111, type: !2363, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2365)
!2361 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/metadata.rs", directory: "", checksumkind: CSK_MD5, checksum: "1e1a461bde75de7a93357ca7e628f393")
!2362 = !DINamespace(name: "metadata", scope: !1662)
!2363 = !DISubroutineType(types: !2364)
!2364 = !{!1665, !6, !7}
!2365 = !{!2366, !2367}
!2366 = !DILocalVariable(name: "data_address", arg: 1, scope: !2360, file: !2361, line: 112, type: !6)
!2367 = !DILocalVariable(name: "metadata", arg: 2, scope: !2360, file: !2361, line: 113, type: !7)
!2368 = !DILocation(line: 112, column: 5, scope: !2360)
!2369 = !DILocation(line: 113, column: 5, scope: !2360)
!2370 = !DILocation(line: 118, column: 36, scope: !2360)
!2371 = !DILocation(line: 118, column: 14, scope: !2360)
!2372 = !DILocation(line: 119, column: 2, scope: !2360)
!2373 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hb90c0ea5b3d8760dE", scope: !2362, file: !2361, line: 111, type: !2374, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2376)
!2374 = !DISubroutineType(types: !2375)
!2375 = !{!1735, !6, !7}
!2376 = !{!2377, !2378}
!2377 = !DILocalVariable(name: "data_address", arg: 1, scope: !2373, file: !2361, line: 112, type: !6)
!2378 = !DILocalVariable(name: "metadata", arg: 2, scope: !2373, file: !2361, line: 113, type: !7)
!2379 = !DILocation(line: 112, column: 5, scope: !2373)
!2380 = !DILocation(line: 113, column: 5, scope: !2373)
!2381 = !DILocation(line: 118, column: 36, scope: !2373)
!2382 = !DILocation(line: 118, column: 14, scope: !2373)
!2383 = !DILocation(line: 119, column: 2, scope: !2373)
!2384 = distinct !DISubprogram(name: "from_raw_parts<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hd1e0d5489f0832bcE", scope: !2362, file: !2361, line: 111, type: !2385, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2387)
!2385 = !DISubroutineType(types: !2386)
!2386 = !{!1700, !6, !7}
!2387 = !{!2388, !2389}
!2388 = !DILocalVariable(name: "data_address", arg: 1, scope: !2384, file: !2361, line: 112, type: !6)
!2389 = !DILocalVariable(name: "metadata", arg: 2, scope: !2384, file: !2361, line: 113, type: !7)
!2390 = !DILocation(line: 112, column: 5, scope: !2384)
!2391 = !DILocation(line: 113, column: 5, scope: !2384)
!2392 = !DILocation(line: 118, column: 36, scope: !2384)
!2393 = !DILocation(line: 118, column: 14, scope: !2384)
!2394 = !DILocation(line: 119, column: 2, scope: !2384)
!2395 = distinct !DISubprogram(name: "from_raw_parts<u64>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hd621648db981eb20E", scope: !2362, file: !2361, line: 111, type: !2396, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2398)
!2396 = !DISubroutineType(types: !2397)
!2397 = !{!1770, !6, !7}
!2398 = !{!2399, !2400}
!2399 = !DILocalVariable(name: "data_address", arg: 1, scope: !2395, file: !2361, line: 112, type: !6)
!2400 = !DILocalVariable(name: "metadata", arg: 2, scope: !2395, file: !2361, line: 113, type: !7)
!2401 = !DILocation(line: 112, column: 5, scope: !2395)
!2402 = !DILocation(line: 113, column: 5, scope: !2395)
!2403 = !DILocation(line: 118, column: 36, scope: !2395)
!2404 = !DILocation(line: 118, column: 14, scope: !2395)
!2405 = !DILocation(line: 119, column: 2, scope: !2395)
!2406 = distinct !DISubprogram(name: "metadata<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata8metadata17h1adcf7233292baafE", scope: !2362, file: !2361, line: 94, type: !2407, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2409)
!2407 = !DISubroutineType(types: !2408)
!2408 = !{null, !1700}
!2409 = !{!2410}
!2410 = !DILocalVariable(name: "ptr", arg: 1, scope: !2406, file: !2361, line: 94, type: !1700)
!2411 = !DILocation(line: 94, column: 34, scope: !2406)
!2412 = !DILocation(line: 98, column: 14, scope: !2406)
!2413 = !DILocation(line: 99, column: 2, scope: !2406)
!2414 = distinct !DISubprogram(name: "metadata<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata8metadata17h8ca7f187b25908a7E", scope: !2362, file: !2361, line: 94, type: !2415, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2417)
!2415 = !DISubroutineType(types: !2416)
!2416 = !{null, !1665}
!2417 = !{!2418}
!2418 = !DILocalVariable(name: "ptr", arg: 1, scope: !2414, file: !2361, line: 94, type: !1665)
!2419 = !DILocation(line: 94, column: 34, scope: !2414)
!2420 = !DILocation(line: 98, column: 14, scope: !2414)
!2421 = !DILocation(line: 99, column: 2, scope: !2414)
!2422 = distinct !DISubprogram(name: "metadata<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata8metadata17h9872e19268cffe2eE", scope: !2362, file: !2361, line: 94, type: !2423, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2425)
!2423 = !DISubroutineType(types: !2424)
!2424 = !{null, !1735}
!2425 = !{!2426}
!2426 = !DILocalVariable(name: "ptr", arg: 1, scope: !2422, file: !2361, line: 94, type: !1735)
!2427 = !DILocation(line: 94, column: 34, scope: !2422)
!2428 = !DILocation(line: 98, column: 14, scope: !2422)
!2429 = !DILocation(line: 99, column: 2, scope: !2422)
!2430 = distinct !DISubprogram(name: "metadata<u64>", linkageName: "_ZN4core3ptr8metadata8metadata17ha064baa788bbb771E", scope: !2362, file: !2361, line: 94, type: !2431, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2433)
!2431 = !DISubroutineType(types: !2432)
!2432 = !{null, !1770}
!2433 = !{!2434}
!2434 = !DILocalVariable(name: "ptr", arg: 1, scope: !2430, file: !2361, line: 94, type: !1770)
!2435 = !DILocation(line: 94, column: 34, scope: !2430)
!2436 = !DILocation(line: 98, column: 14, scope: !2430)
!2437 = !DILocation(line: 99, column: 2, scope: !2430)
!2438 = distinct !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h178ac9d26a72a248E", scope: !1767, file: !2439, line: 197, type: !2440, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2442)
!2439 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/non_null.rs", directory: "", checksumkind: CSK_MD5, checksum: "489a545a71841a1f316d99c11467aaa5")
!2440 = !DISubroutineType(types: !2441)
!2441 = !{!1767, !2057}
!2442 = !{!2443}
!2443 = !DILocalVariable(name: "ptr", arg: 1, scope: !2438, file: !2439, line: 197, type: !2057)
!2444 = !DILocation(line: 197, column: 39, scope: !2438)
!2445 = !DILocation(line: 200, column: 13, scope: !2438)
!2446 = !DILocalVariable(name: "ptr", arg: 1, scope: !2447, file: !2448, line: 2218, type: !2057)
!2447 = distinct !DISubprogram(name: "runtime<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h4b676e6262ec4d75E", scope: !2449, file: !2448, line: 2218, type: !2055, scopeLine: 2218, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2451)
!2448 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/intrinsics.rs", directory: "", checksumkind: CSK_MD5, checksum: "9636877b7f12d537541e2836c747da25")
!2449 = !DINamespace(name: "new_unchecked", scope: !2450)
!2450 = !DINamespace(name: "{impl#3}", scope: !1661)
!2451 = !{!2446}
!2452 = !DILocation(line: 2218, column: 39, scope: !2447, inlinedAt: !2453)
!2453 = distinct !DILocation(line: 200, column: 13, scope: !2438)
!2454 = !DILocation(line: 200, column: 134, scope: !2455, inlinedAt: !2453)
!2455 = !DILexicalBlockFile(scope: !2447, file: !2439, discriminator: 0)
!2456 = !DILocation(line: 200, column: 133, scope: !2455, inlinedAt: !2453)
!2457 = !DILocation(line: 2219, column: 20, scope: !2447, inlinedAt: !2453)
!2458 = !DILocation(line: 2221, column: 21, scope: !2447, inlinedAt: !2453)
!2459 = !DILocation(line: 201, column: 13, scope: !2438)
!2460 = !DILocation(line: 203, column: 6, scope: !2438)
!2461 = distinct !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h3b2e533048066a15E", scope: !1697, file: !2439, line: 197, type: !2462, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2464)
!2462 = !DISubroutineType(types: !2463)
!2463 = !{!1697, !2141}
!2464 = !{!2465}
!2465 = !DILocalVariable(name: "ptr", arg: 1, scope: !2461, file: !2439, line: 197, type: !2141)
!2466 = !DILocation(line: 197, column: 39, scope: !2461)
!2467 = !DILocation(line: 200, column: 13, scope: !2461)
!2468 = !DILocalVariable(name: "ptr", arg: 1, scope: !2469, file: !2448, line: 2218, type: !2141)
!2469 = distinct !DISubprogram(name: "runtime<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17haf8f4f04a751805eE", scope: !2449, file: !2448, line: 2218, type: !2139, scopeLine: 2218, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2470)
!2470 = !{!2468}
!2471 = !DILocation(line: 2218, column: 39, scope: !2469, inlinedAt: !2472)
!2472 = distinct !DILocation(line: 200, column: 13, scope: !2461)
!2473 = !DILocation(line: 200, column: 134, scope: !2474, inlinedAt: !2472)
!2474 = !DILexicalBlockFile(scope: !2469, file: !2439, discriminator: 0)
!2475 = !DILocation(line: 200, column: 133, scope: !2474, inlinedAt: !2472)
!2476 = !DILocation(line: 2219, column: 20, scope: !2469, inlinedAt: !2472)
!2477 = !DILocation(line: 2221, column: 21, scope: !2469, inlinedAt: !2472)
!2478 = !DILocation(line: 201, column: 13, scope: !2461)
!2479 = !DILocation(line: 203, column: 6, scope: !2461)
!2480 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hc0f3a4b04b28697bE", scope: !1660, file: !2439, line: 197, type: !2481, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2483)
!2481 = !DISubroutineType(types: !2482)
!2482 = !{!1660, !2328}
!2483 = !{!2484}
!2484 = !DILocalVariable(name: "ptr", arg: 1, scope: !2480, file: !2439, line: 197, type: !2328)
!2485 = !DILocation(line: 197, column: 39, scope: !2480)
!2486 = !DILocation(line: 200, column: 13, scope: !2480)
!2487 = !DILocalVariable(name: "ptr", arg: 1, scope: !2488, file: !2448, line: 2218, type: !2328)
!2488 = distinct !DISubprogram(name: "runtime<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h2127bf5c236b954bE", scope: !2449, file: !2448, line: 2218, type: !2489, scopeLine: 2218, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2491)
!2489 = !DISubroutineType(types: !2490)
!2490 = !{null, !2328}
!2491 = !{!2487}
!2492 = !DILocation(line: 2218, column: 39, scope: !2488, inlinedAt: !2493)
!2493 = distinct !DILocation(line: 200, column: 13, scope: !2480)
!2494 = !DILocation(line: 200, column: 134, scope: !2495, inlinedAt: !2493)
!2495 = !DILexicalBlockFile(scope: !2488, file: !2439, discriminator: 0)
!2496 = !DILocation(line: 200, column: 133, scope: !2495, inlinedAt: !2493)
!2497 = !DILocation(line: 2219, column: 20, scope: !2488, inlinedAt: !2493)
!2498 = !DILocation(line: 2221, column: 21, scope: !2488, inlinedAt: !2493)
!2499 = !DILocation(line: 201, column: 13, scope: !2480)
!2500 = !DILocation(line: 203, column: 6, scope: !2480)
!2501 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd4b9de17560b60acE", scope: !1732, file: !2439, line: 197, type: !2502, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2504)
!2502 = !DISubroutineType(types: !2503)
!2503 = !{!1732, !1955}
!2504 = !{!2505}
!2505 = !DILocalVariable(name: "ptr", arg: 1, scope: !2501, file: !2439, line: 197, type: !1955)
!2506 = !DILocation(line: 197, column: 39, scope: !2501)
!2507 = !DILocation(line: 200, column: 13, scope: !2501)
!2508 = !DILocalVariable(name: "ptr", arg: 1, scope: !2509, file: !2448, line: 2218, type: !1955)
!2509 = distinct !DISubprogram(name: "runtime<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h78d0645ed5e4e6e9E", scope: !2449, file: !2448, line: 2218, type: !1953, scopeLine: 2218, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2510)
!2510 = !{!2508}
!2511 = !DILocation(line: 2218, column: 39, scope: !2509, inlinedAt: !2512)
!2512 = distinct !DILocation(line: 200, column: 13, scope: !2501)
!2513 = !DILocation(line: 200, column: 134, scope: !2514, inlinedAt: !2512)
!2514 = !DILexicalBlockFile(scope: !2509, file: !2439, discriminator: 0)
!2515 = !DILocation(line: 200, column: 133, scope: !2514, inlinedAt: !2512)
!2516 = !DILocation(line: 2219, column: 20, scope: !2509, inlinedAt: !2512)
!2517 = !DILocation(line: 2221, column: 21, scope: !2509, inlinedAt: !2512)
!2518 = !DILocation(line: 201, column: 13, scope: !2501)
!2519 = !DILocation(line: 203, column: 6, scope: !2501)
!2520 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17hc195837865f0d948E", scope: !1662, file: !1925, line: 490, type: !2521, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2526, retainedNodes: !2524)
!2521 = !DISubroutineType(types: !2522)
!2522 = !{null, !2523}
!2523 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!2524 = !{!2525}
!2525 = !DILocalVariable(arg: 1, scope: !2520, file: !1925, line: 490, type: !2523)
!2526 = !{!2527}
!2527 = !DITemplateTypeParameter(name: "T", type: !605)
!2528 = !DILocation(line: 490, column: 1, scope: !2520)
!2529 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h1274bde35464eb08E", scope: !2531, file: !2530, line: 96, type: !2533, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2539, retainedNodes: !2536)
!2530 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/const_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "6cb3aa868e58a15d57a0da081c28bf30")
!2531 = !DINamespace(name: "{impl#0}", scope: !2532)
!2532 = !DINamespace(name: "const_ptr", scope: !1662)
!2533 = !DISubroutineType(types: !2534)
!2534 = !{!1665, !2535, !1665}
!2535 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2536 = !{!2537, !2538}
!2537 = !DILocalVariable(name: "self", arg: 1, scope: !2529, file: !2530, line: 96, type: !2535)
!2538 = !DILocalVariable(name: "meta", arg: 2, scope: !2529, file: !2530, line: 96, type: !1665)
!2539 = !{!2291, !2540}
!2540 = !DITemplateTypeParameter(name: "U", type: !13)
!2541 = !DILocation(line: 96, column: 38, scope: !2529)
!2542 = !DILocation(line: 96, column: 44, scope: !2529)
!2543 = !DILocation(line: 100, column: 48, scope: !2529)
!2544 = !DILocation(line: 100, column: 9, scope: !2529)
!2545 = !DILocation(line: 101, column: 6, scope: !2529)
!2546 = distinct !DISubprogram(name: "with_metadata_of<u8, u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h3e6fd2243376368bE", scope: !2531, file: !2530, line: 96, type: !2547, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2552, retainedNodes: !2549)
!2547 = !DISubroutineType(types: !2548)
!2548 = !{!1770, !2535, !1770}
!2549 = !{!2550, !2551}
!2550 = !DILocalVariable(name: "self", arg: 1, scope: !2546, file: !2530, line: 96, type: !2535)
!2551 = !DILocalVariable(name: "meta", arg: 2, scope: !2546, file: !2530, line: 96, type: !1770)
!2552 = !{!2291, !2553}
!2553 = !DITemplateTypeParameter(name: "U", type: !20)
!2554 = !DILocation(line: 96, column: 38, scope: !2546)
!2555 = !DILocation(line: 96, column: 44, scope: !2546)
!2556 = !DILocation(line: 100, column: 48, scope: !2546)
!2557 = !DILocation(line: 100, column: 9, scope: !2546)
!2558 = !DILocation(line: 101, column: 6, scope: !2546)
!2559 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7265b367060b93e4E", scope: !2531, file: !2530, line: 96, type: !2560, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2565, retainedNodes: !2562)
!2560 = !DISubroutineType(types: !2561)
!2561 = !{!1735, !2535, !1735}
!2562 = !{!2563, !2564}
!2563 = !DILocalVariable(name: "self", arg: 1, scope: !2559, file: !2530, line: 96, type: !2535)
!2564 = !DILocalVariable(name: "meta", arg: 2, scope: !2559, file: !2530, line: 96, type: !1735)
!2565 = !{!2291, !2566}
!2566 = !DITemplateTypeParameter(name: "U", type: !44)
!2567 = !DILocation(line: 96, column: 38, scope: !2559)
!2568 = !DILocation(line: 96, column: 44, scope: !2559)
!2569 = !DILocation(line: 100, column: 48, scope: !2559)
!2570 = !DILocation(line: 100, column: 9, scope: !2559)
!2571 = !DILocation(line: 101, column: 6, scope: !2559)
!2572 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hf4722c487ed339afE", scope: !2531, file: !2530, line: 96, type: !2573, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2578, retainedNodes: !2575)
!2573 = !DISubroutineType(types: !2574)
!2574 = !{!1700, !2535, !1700}
!2575 = !{!2576, !2577}
!2576 = !DILocalVariable(name: "self", arg: 1, scope: !2572, file: !2530, line: 96, type: !2535)
!2577 = !DILocalVariable(name: "meta", arg: 2, scope: !2572, file: !2530, line: 96, type: !1700)
!2578 = !{!2291, !2579}
!2579 = !DITemplateTypeParameter(name: "U", type: !31)
!2580 = !DILocation(line: 96, column: 38, scope: !2572)
!2581 = !DILocation(line: 96, column: 44, scope: !2572)
!2582 = !DILocation(line: 100, column: 48, scope: !2572)
!2583 = !DILocation(line: 100, column: 9, scope: !2572)
!2584 = !DILocation(line: 101, column: 6, scope: !2572)
!2585 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h49ba19ae5a0d6c6aE", scope: !2586, file: !2530, line: 38, type: !2587, scopeLine: 38, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !2589)
!2586 = !DINamespace(name: "is_null", scope: !2531)
!2587 = !DISubroutineType(types: !2588)
!2588 = !{!310, !2535}
!2589 = !{!2590}
!2590 = !DILocalVariable(name: "ptr", arg: 1, scope: !2585, file: !2530, line: 38, type: !2535)
!2591 = !DILocation(line: 38, column: 25, scope: !2585)
!2592 = !DILocalVariable(name: "self", arg: 1, scope: !2593, file: !2530, line: 205, type: !2535)
!2593 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17h5f33933377b9a4ddE", scope: !2531, file: !2530, line: 205, type: !2594, scopeLine: 205, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2290, retainedNodes: !2596)
!2594 = !DISubroutineType(types: !2595)
!2595 = !{!9, !2535}
!2596 = !{!2592}
!2597 = !DILocation(line: 205, column: 17, scope: !2593, inlinedAt: !2598)
!2598 = distinct !DILocation(line: 39, column: 13, scope: !2585)
!2599 = !DILocalVariable(name: "self", arg: 1, scope: !2600, file: !2530, line: 60, type: !2535)
!2600 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hc304c4c1a04d3402E", scope: !2531, file: !2530, line: 60, type: !2601, scopeLine: 60, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2300, retainedNodes: !2603)
!2601 = !DISubroutineType(types: !2602)
!2602 = !{!6, !2535}
!2603 = !{!2599}
!2604 = !DILocation(line: 60, column: 26, scope: !2600, inlinedAt: !2605)
!2605 = distinct !DILocation(line: 209, column: 33, scope: !2593, inlinedAt: !2598)
!2606 = !DILocation(line: 209, column: 18, scope: !2593, inlinedAt: !2598)
!2607 = !DILocation(line: 39, column: 13, scope: !2585)
!2608 = !DILocation(line: 40, column: 10, scope: !2585)
!2609 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84967d072a14b1a3E", scope: !2531, file: !2530, line: 36, type: !2610, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2612)
!2610 = !DISubroutineType(types: !2611)
!2611 = !{!310, !1770}
!2612 = !{!2613}
!2613 = !DILocalVariable(name: "self", arg: 1, scope: !2609, file: !2530, line: 36, type: !1770)
!2614 = !DILocation(line: 36, column: 26, scope: !2609)
!2615 = !DILocation(line: 53, column: 36, scope: !2609)
!2616 = !DILocation(line: 53, column: 18, scope: !2609)
!2617 = !DILocation(line: 54, column: 6, scope: !2609)
!2618 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h96fb40f62acd5dacE", scope: !2531, file: !2530, line: 36, type: !2619, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2621)
!2619 = !DISubroutineType(types: !2620)
!2620 = !{!310, !1700}
!2621 = !{!2622}
!2622 = !DILocalVariable(name: "self", arg: 1, scope: !2618, file: !2530, line: 36, type: !1700)
!2623 = !DILocation(line: 36, column: 26, scope: !2618)
!2624 = !DILocation(line: 53, column: 36, scope: !2618)
!2625 = !DILocation(line: 53, column: 18, scope: !2618)
!2626 = !DILocation(line: 54, column: 6, scope: !2618)
!2627 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hcf1df14e356dc673E", scope: !2531, file: !2530, line: 36, type: !2628, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2630)
!2628 = !DISubroutineType(types: !2629)
!2629 = !{!310, !1735}
!2630 = !{!2631}
!2631 = !DILocalVariable(name: "self", arg: 1, scope: !2627, file: !2530, line: 36, type: !1735)
!2632 = !DILocation(line: 36, column: 26, scope: !2627)
!2633 = !DILocation(line: 53, column: 36, scope: !2627)
!2634 = !DILocation(line: 53, column: 18, scope: !2627)
!2635 = !DILocation(line: 54, column: 6, scope: !2627)
!2636 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hff93f075c2a703c1E", scope: !2531, file: !2530, line: 36, type: !2637, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2639)
!2637 = !DISubroutineType(types: !2638)
!2638 = !{!310, !1665}
!2639 = !{!2640}
!2640 = !DILocalVariable(name: "self", arg: 1, scope: !2636, file: !2530, line: 36, type: !1665)
!2641 = !DILocation(line: 36, column: 26, scope: !2636)
!2642 = !DILocation(line: 53, column: 36, scope: !2636)
!2643 = !DILocation(line: 53, column: 18, scope: !2636)
!2644 = !DILocation(line: 54, column: 6, scope: !2636)
!2645 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 224>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h0c5c61fc4b9ac991E", scope: !2647, file: !2646, line: 310, type: !2649, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2651)
!2646 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "fc985840847cb56eeedc31af65e9e552")
!2647 = !DINamespace(name: "{impl#12}", scope: !2648)
!2648 = !DINamespace(name: "array", scope: !61)
!2649 = !DISubroutineType(types: !2650)
!2650 = !{!192, !559, !210}
!2651 = !{!2652, !2653}
!2652 = !DILocalVariable(name: "self", arg: 1, scope: !2645, file: !2646, line: 310, type: !559)
!2653 = !DILocalVariable(name: "f", arg: 2, scope: !2645, file: !2646, line: 310, type: !210)
!2654 = !DILocation(line: 310, column: 12, scope: !2645)
!2655 = !DILocation(line: 310, column: 19, scope: !2645)
!2656 = !DILocation(line: 311, column: 27, scope: !2645)
!2657 = !DILocation(line: 311, column: 26, scope: !2645)
!2658 = !DILocation(line: 311, column: 9, scope: !2645)
!2659 = !DILocation(line: 312, column: 6, scope: !2645)
!2660 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 3>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hacb7505416dc903fE", scope: !2647, file: !2646, line: 310, type: !2661, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2664)
!2661 = !DISubroutineType(types: !2662)
!2662 = !{!192, !2663, !210}
!2663 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2664 = !{!2665, !2666}
!2665 = !DILocalVariable(name: "self", arg: 1, scope: !2660, file: !2646, line: 310, type: !2663)
!2666 = !DILocalVariable(name: "f", arg: 2, scope: !2660, file: !2646, line: 310, type: !210)
!2667 = !DILocation(line: 310, column: 12, scope: !2660)
!2668 = !DILocation(line: 310, column: 19, scope: !2660)
!2669 = !DILocation(line: 311, column: 27, scope: !2660)
!2670 = !DILocation(line: 311, column: 26, scope: !2660)
!2671 = !DILocation(line: 311, column: 9, scope: !2660)
!2672 = !DILocation(line: 312, column: 6, scope: !2660)
!2673 = distinct !DISubprogram(name: "fmt<u64, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbef5bfeb3d4e323cE", scope: !2647, file: !2646, line: 310, type: !2674, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2677)
!2674 = !DISubroutineType(types: !2675)
!2675 = !{!192, !2676, !210}
!2676 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2677 = !{!2678, !2679}
!2678 = !DILocalVariable(name: "self", arg: 1, scope: !2673, file: !2646, line: 310, type: !2676)
!2679 = !DILocalVariable(name: "f", arg: 2, scope: !2673, file: !2646, line: 310, type: !210)
!2680 = !DILocation(line: 310, column: 12, scope: !2673)
!2681 = !DILocation(line: 310, column: 19, scope: !2673)
!2682 = !DILocation(line: 311, column: 27, scope: !2673)
!2683 = !DILocation(line: 311, column: 26, scope: !2673)
!2684 = !DILocation(line: 311, column: 9, scope: !2673)
!2685 = !DILocation(line: 312, column: 6, scope: !2673)
!2686 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 7>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17heb6564f73a3b7cfeE", scope: !2647, file: !2646, line: 310, type: !2687, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2690)
!2687 = !DISubroutineType(types: !2688)
!2688 = !{!192, !2689, !210}
!2689 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2690 = !{!2691, !2692}
!2691 = !DILocalVariable(name: "self", arg: 1, scope: !2686, file: !2646, line: 310, type: !2689)
!2692 = !DILocalVariable(name: "f", arg: 2, scope: !2686, file: !2646, line: 310, type: !210)
!2693 = !DILocation(line: 310, column: 12, scope: !2686)
!2694 = !DILocation(line: 310, column: 19, scope: !2686)
!2695 = !DILocation(line: 311, column: 27, scope: !2686)
!2696 = !DILocation(line: 311, column: 26, scope: !2686)
!2697 = !DILocation(line: 311, column: 9, scope: !2686)
!2698 = !DILocation(line: 312, column: 6, scope: !2686)
!2699 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hfe55ab0d89616d7dE", scope: !2647, file: !2646, line: 310, type: !2700, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2703)
!2700 = !DISubroutineType(types: !2701)
!2701 = !{!192, !2702, !210}
!2702 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2703 = !{!2704, !2705}
!2704 = !DILocalVariable(name: "self", arg: 1, scope: !2699, file: !2646, line: 310, type: !2702)
!2705 = !DILocalVariable(name: "f", arg: 2, scope: !2699, file: !2646, line: 310, type: !210)
!2706 = !DILocation(line: 310, column: 12, scope: !2699)
!2707 = !DILocation(line: 310, column: 19, scope: !2699)
!2708 = !DILocation(line: 311, column: 27, scope: !2699)
!2709 = !DILocation(line: 311, column: 26, scope: !2699)
!2710 = !DILocation(line: 311, column: 9, scope: !2699)
!2711 = !DILocation(line: 312, column: 6, scope: !2699)
!2712 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 7>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0dc9d331b55cfae1E", scope: !2713, file: !2646, line: 344, type: !2714, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2720, retainedNodes: !2717)
!2713 = !DINamespace(name: "{impl#15}", scope: !2648)
!2714 = !DISubroutineType(types: !2715)
!2715 = !{!1200, !2689, !2716, !917}
!2716 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFull", scope: !1309, file: !2, align: 8, elements: !21, identifier: "c40a7ab8234bae929f9392abca4bd0ce")
!2717 = !{!2718, !2719}
!2718 = !DILocalVariable(name: "self", arg: 1, scope: !2712, file: !2646, line: 344, type: !2689)
!2719 = !DILocalVariable(name: "index", arg: 2, scope: !2712, file: !2646, line: 344, type: !2716)
!2720 = !{!1103, !2721}
!2721 = !DITemplateTypeParameter(name: "I", type: !2716)
!2722 = !DILocation(line: 344, column: 14, scope: !2712)
!2723 = !DILocation(line: 344, column: 21, scope: !2712)
!2724 = !DILocation(line: 345, column: 9, scope: !2712)
!2725 = !DILocation(line: 346, column: 6, scope: !2712)
!2726 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 224>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h1ff33d23fd500507E", scope: !2713, file: !2646, line: 344, type: !2727, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2732, retainedNodes: !2729)
!2727 = !DISubroutineType(types: !2728)
!2728 = !{!1155, !559, !2716, !917}
!2729 = !{!2730, !2731}
!2730 = !DILocalVariable(name: "self", arg: 1, scope: !2726, file: !2646, line: 344, type: !559)
!2731 = !DILocalVariable(name: "index", arg: 2, scope: !2726, file: !2646, line: 344, type: !2716)
!2732 = !{!1058, !2721}
!2733 = !DILocation(line: 344, column: 14, scope: !2726)
!2734 = !DILocation(line: 344, column: 21, scope: !2726)
!2735 = !DILocation(line: 345, column: 9, scope: !2726)
!2736 = !DILocation(line: 346, column: 6, scope: !2726)
!2737 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h80828136640bd96fE", scope: !2713, file: !2646, line: 344, type: !2738, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2743, retainedNodes: !2740)
!2738 = !DISubroutineType(types: !2739)
!2739 = !{!1245, !2676, !2716, !917}
!2740 = !{!2741, !2742}
!2741 = !DILocalVariable(name: "self", arg: 1, scope: !2737, file: !2646, line: 344, type: !2676)
!2742 = !DILocalVariable(name: "index", arg: 2, scope: !2737, file: !2646, line: 344, type: !2716)
!2743 = !{!1254, !2721}
!2744 = !DILocation(line: 344, column: 14, scope: !2737)
!2745 = !DILocation(line: 344, column: 21, scope: !2737)
!2746 = !DILocation(line: 345, column: 9, scope: !2737)
!2747 = !DILocation(line: 346, column: 6, scope: !2737)
!2748 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull, 512>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hcaec17b26248a76eE", scope: !2713, file: !2646, line: 344, type: !2749, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2755, retainedNodes: !2752)
!2749 = !DISubroutineType(types: !2750)
!2750 = !{!1529, !2751, !2716, !917}
!2751 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry; 512]", baseType: !594, size: 64, align: 64, dwarfAddressSpace: 0)
!2752 = !{!2753, !2754}
!2753 = !DILocalVariable(name: "self", arg: 1, scope: !2748, file: !2646, line: 344, type: !2751)
!2754 = !DILocalVariable(name: "index", arg: 2, scope: !2748, file: !2646, line: 344, type: !2716)
!2755 = !{!1296, !2721}
!2756 = !DILocation(line: 344, column: 14, scope: !2748)
!2757 = !DILocation(line: 344, column: 21, scope: !2748)
!2758 = !DILocation(line: 345, column: 9, scope: !2748)
!2759 = !DILocation(line: 346, column: 6, scope: !2748)
!2760 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 3>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hd5ffbf4d28b8b3fdE", scope: !2713, file: !2646, line: 344, type: !2761, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2720, retainedNodes: !2763)
!2761 = !DISubroutineType(types: !2762)
!2762 = !{!1200, !2663, !2716, !917}
!2763 = !{!2764, !2765}
!2764 = !DILocalVariable(name: "self", arg: 1, scope: !2760, file: !2646, line: 344, type: !2663)
!2765 = !DILocalVariable(name: "index", arg: 2, scope: !2760, file: !2646, line: 344, type: !2716)
!2766 = !DILocation(line: 344, column: 14, scope: !2760)
!2767 = !DILocation(line: 344, column: 21, scope: !2760)
!2768 = !DILocation(line: 345, column: 9, scope: !2760)
!2769 = !DILocation(line: 346, column: 6, scope: !2760)
!2770 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hdcb041217d53a39eE", scope: !2713, file: !2646, line: 344, type: !2771, scopeLine: 344, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2732, retainedNodes: !2773)
!2771 = !DISubroutineType(types: !2772)
!2772 = !{!1155, !2702, !2716, !917}
!2773 = !{!2774, !2775}
!2774 = !DILocalVariable(name: "self", arg: 1, scope: !2770, file: !2646, line: 344, type: !2702)
!2775 = !DILocalVariable(name: "index", arg: 2, scope: !2770, file: !2646, line: 344, type: !2716)
!2776 = !DILocation(line: 344, column: 14, scope: !2770)
!2777 = !DILocation(line: 344, column: 21, scope: !2770)
!2778 = !DILocation(line: 345, column: 9, scope: !2770)
!2779 = !DILocation(line: 346, column: 6, scope: !2770)
!2780 = distinct !DISubprogram(name: "iter<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h528d7ed9101e47c8E", scope: !2782, file: !2781, line: 741, type: !2783, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2785)
!2781 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "9fabb2ce398af4a4bddaca0498a186a7")
!2782 = !DINamespace(name: "{impl#0}", scope: !1657)
!2783 = !DISubroutineType(types: !2784)
!2784 = !{!1764, !1245}
!2785 = !{!2786}
!2786 = !DILocalVariable(name: "self", arg: 1, scope: !2780, file: !2781, line: 741, type: !1245)
!2787 = !DILocation(line: 741, column: 17, scope: !2780)
!2788 = !DILocation(line: 742, column: 9, scope: !2780)
!2789 = !DILocation(line: 743, column: 6, scope: !2780)
!2790 = distinct !DISubprogram(name: "iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h5b12d3c1f2043d1cE", scope: !2782, file: !2781, line: 741, type: !2791, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2793)
!2791 = !DISubroutineType(types: !2792)
!2792 = !{!1729, !1155}
!2793 = !{!2794}
!2794 = !DILocalVariable(name: "self", arg: 1, scope: !2790, file: !2781, line: 741, type: !1155)
!2795 = !DILocation(line: 741, column: 17, scope: !2790)
!2796 = !DILocation(line: 742, column: 9, scope: !2790)
!2797 = !DILocation(line: 743, column: 6, scope: !2790)
!2798 = distinct !DISubprogram(name: "iter<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hbdf211e37f720549E", scope: !2782, file: !2781, line: 741, type: !2799, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2801)
!2799 = !DISubroutineType(types: !2800)
!2800 = !{!1694, !1200}
!2801 = !{!2802}
!2802 = !DILocalVariable(name: "self", arg: 1, scope: !2798, file: !2781, line: 741, type: !1200)
!2803 = !DILocation(line: 741, column: 17, scope: !2798)
!2804 = !DILocation(line: 742, column: 9, scope: !2798)
!2805 = !DILocation(line: 743, column: 6, scope: !2798)
!2806 = distinct !DISubprogram(name: "iter<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hf309f045c6734103E", scope: !2782, file: !2781, line: 741, type: !2807, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2809)
!2807 = !DISubroutineType(types: !2808)
!2808 = !{!1655, !1529}
!2809 = !{!2810}
!2810 = !DILocalVariable(name: "self", arg: 1, scope: !2806, file: !2781, line: 741, type: !1529)
!2811 = !DILocation(line: 741, column: 17, scope: !2806)
!2812 = !DILocation(line: 742, column: 9, scope: !2806)
!2813 = !DILocation(line: 743, column: 6, scope: !2806)
!2814 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h8b43fe5bec60033fE", scope: !1764, file: !2815, line: 82, type: !2783, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2816)
!2815 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs", directory: "", checksumkind: CSK_MD5, checksum: "a781b9fcf144ada2217770430fbf2c85")
!2816 = !{!2817, !2818, !2820}
!2817 = !DILocalVariable(name: "slice", arg: 1, scope: !2814, file: !2815, line: 82, type: !1245)
!2818 = !DILocalVariable(name: "ptr", scope: !2819, file: !2815, line: 83, type: !1770, align: 8)
!2819 = distinct !DILexicalBlock(scope: !2814, file: !2815, line: 83, column: 9)
!2820 = !DILocalVariable(name: "end", scope: !2821, file: !2815, line: 88, type: !1770, align: 8)
!2821 = distinct !DILexicalBlock(scope: !2819, file: !2815, line: 88, column: 13)
!2822 = !DILocation(line: 82, column: 23, scope: !2814)
!2823 = !DILocation(line: 88, column: 17, scope: !2821)
!2824 = !DILocalVariable(name: "self", arg: 1, scope: !2825, file: !2781, line: 476, type: !1245)
!2825 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hf28bf5f6fbcb3d86E", scope: !2782, file: !2781, line: 476, type: !2826, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2828)
!2826 = !DISubroutineType(types: !2827)
!2827 = !{!1770, !1245}
!2828 = !{!2824}
!2829 = !DILocation(line: 476, column: 25, scope: !2825, inlinedAt: !2830)
!2830 = distinct !DILocation(line: 83, column: 19, scope: !2814)
!2831 = !DILocation(line: 83, column: 19, scope: !2814)
!2832 = !DILocation(line: 83, column: 13, scope: !2819)
!2833 = !DILocation(line: 86, column: 21, scope: !2819)
!2834 = !DILocation(line: 86, column: 20, scope: !2819)
!2835 = !DILocation(line: 86, column: 13, scope: !2819)
!2836 = !DILocation(line: 89, column: 20, scope: !2819)
!2837 = !DILocalVariable(name: "self", arg: 1, scope: !2838, file: !2530, line: 927, type: !1770)
!2838 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hbcf1b3f498f241acE", scope: !2531, file: !2530, line: 927, type: !2839, scopeLine: 927, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2841)
!2839 = !DISubroutineType(types: !2840)
!2840 = !{!1770, !1770, !9}
!2841 = !{!2837, !2842}
!2842 = !DILocalVariable(name: "count", arg: 2, scope: !2838, file: !2530, line: 927, type: !9)
!2843 = !DILocation(line: 927, column: 29, scope: !2838, inlinedAt: !2844)
!2844 = distinct !DILocation(line: 89, column: 76, scope: !2819)
!2845 = !DILocation(line: 927, column: 35, scope: !2838, inlinedAt: !2844)
!2846 = !DILocalVariable(name: "self", arg: 1, scope: !2847, file: !2530, line: 468, type: !1770)
!2847 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h1218d0c662f623e7E", scope: !2531, file: !2530, line: 468, type: !2848, scopeLine: 468, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2851)
!2848 = !DISubroutineType(types: !2849)
!2849 = !{!1770, !1770, !2850}
!2850 = !DIBasicType(name: "isize", size: 64, encoding: DW_ATE_signed)
!2851 = !{!2846, !2852}
!2852 = !DILocalVariable(name: "count", arg: 2, scope: !2847, file: !2530, line: 468, type: !2850)
!2853 = !DILocation(line: 468, column: 32, scope: !2847, inlinedAt: !2854)
!2854 = distinct !DILocation(line: 932, column: 18, scope: !2838, inlinedAt: !2844)
!2855 = !DILocation(line: 468, column: 38, scope: !2847, inlinedAt: !2854)
!2856 = !DILocation(line: 473, column: 18, scope: !2847, inlinedAt: !2854)
!2857 = !DILocation(line: 89, column: 76, scope: !2819)
!2858 = !DILocalVariable(name: "self", arg: 1, scope: !2859, file: !2530, line: 1117, type: !1770)
!2859 = distinct !DISubprogram(name: "wrapping_byte_add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h7ea3ed1526aede41E", scope: !2531, file: !2530, line: 1117, type: !2839, scopeLine: 1117, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !2860)
!2860 = !{!2858, !2861}
!2861 = !DILocalVariable(name: "count", arg: 2, scope: !2859, file: !2530, line: 1117, type: !9)
!2862 = !DILocation(line: 1117, column: 36, scope: !2859, inlinedAt: !2863)
!2863 = distinct !DILocation(line: 89, column: 32, scope: !2819)
!2864 = !DILocation(line: 1117, column: 42, scope: !2859, inlinedAt: !2863)
!2865 = !DILocalVariable(name: "self", arg: 1, scope: !2866, file: !2530, line: 60, type: !1770)
!2866 = distinct !DISubprogram(name: "cast<u64, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17ha37b4aa7ea5796d9E", scope: !2531, file: !2530, line: 60, type: !2867, scopeLine: 60, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2870, retainedNodes: !2869)
!2867 = !DISubroutineType(types: !2868)
!2868 = !{!2535, !1770}
!2869 = !{!2865}
!2870 = !{!1254, !2871}
!2871 = !DITemplateTypeParameter(name: "U", type: !119)
!2872 = !DILocation(line: 60, column: 26, scope: !2866, inlinedAt: !2873)
!2873 = distinct !DILocation(line: 1118, column: 9, scope: !2859, inlinedAt: !2863)
!2874 = !DILocalVariable(name: "self", arg: 1, scope: !2875, file: !2530, line: 1096, type: !2535)
!2875 = distinct !DISubprogram(name: "wrapping_add<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h649a4720142f16eeE", scope: !2531, file: !2530, line: 1096, type: !2876, scopeLine: 1096, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2290, retainedNodes: !2878)
!2876 = !DISubroutineType(types: !2877)
!2877 = !{!2535, !2535, !9}
!2878 = !{!2874, !2879}
!2879 = !DILocalVariable(name: "count", arg: 2, scope: !2875, file: !2530, line: 1096, type: !9)
!2880 = !DILocation(line: 1096, column: 31, scope: !2875, inlinedAt: !2881)
!2881 = distinct !DILocation(line: 1118, column: 9, scope: !2859, inlinedAt: !2863)
!2882 = !DILocation(line: 1096, column: 37, scope: !2875, inlinedAt: !2881)
!2883 = !DILocalVariable(name: "self", arg: 1, scope: !2884, file: !2530, line: 550, type: !2535)
!2884 = distinct !DISubprogram(name: "wrapping_offset<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h804b673566429991E", scope: !2531, file: !2530, line: 550, type: !2885, scopeLine: 550, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2290, retainedNodes: !2887)
!2885 = !DISubroutineType(types: !2886)
!2886 = !{!2535, !2535, !2850}
!2887 = !{!2883, !2888}
!2888 = !DILocalVariable(name: "count", arg: 2, scope: !2884, file: !2530, line: 550, type: !2850)
!2889 = !DILocation(line: 550, column: 34, scope: !2884, inlinedAt: !2890)
!2890 = distinct !DILocation(line: 1100, column: 9, scope: !2875, inlinedAt: !2881)
!2891 = !DILocation(line: 550, column: 40, scope: !2884, inlinedAt: !2890)
!2892 = !DILocation(line: 555, column: 18, scope: !2884, inlinedAt: !2890)
!2893 = !DILocation(line: 1118, column: 9, scope: !2859, inlinedAt: !2863)
!2894 = !DILocation(line: 89, column: 32, scope: !2819)
!2895 = !DILocation(line: 91, column: 25, scope: !2821)
!2896 = !DILocation(line: 91, column: 64, scope: !2821)
!2897 = !DILocation(line: 91, column: 13, scope: !2821)
!2898 = !DILocation(line: 93, column: 6, scope: !2814)
!2899 = distinct !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha0161cf196f12726E", scope: !1729, file: !2815, line: 82, type: !2791, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2900)
!2900 = !{!2901, !2902, !2904}
!2901 = !DILocalVariable(name: "slice", arg: 1, scope: !2899, file: !2815, line: 82, type: !1155)
!2902 = !DILocalVariable(name: "ptr", scope: !2903, file: !2815, line: 83, type: !1735, align: 8)
!2903 = distinct !DILexicalBlock(scope: !2899, file: !2815, line: 83, column: 9)
!2904 = !DILocalVariable(name: "end", scope: !2905, file: !2815, line: 88, type: !1735, align: 8)
!2905 = distinct !DILexicalBlock(scope: !2903, file: !2815, line: 88, column: 13)
!2906 = !DILocation(line: 82, column: 23, scope: !2899)
!2907 = !DILocation(line: 88, column: 17, scope: !2905)
!2908 = !DILocalVariable(name: "self", arg: 1, scope: !2909, file: !2781, line: 476, type: !1155)
!2909 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h66276a747857173cE", scope: !2782, file: !2781, line: 476, type: !2910, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2912)
!2910 = !DISubroutineType(types: !2911)
!2911 = !{!1735, !1155}
!2912 = !{!2908}
!2913 = !DILocation(line: 476, column: 25, scope: !2909, inlinedAt: !2914)
!2914 = distinct !DILocation(line: 83, column: 19, scope: !2899)
!2915 = !DILocation(line: 83, column: 19, scope: !2899)
!2916 = !DILocation(line: 83, column: 13, scope: !2903)
!2917 = !DILocation(line: 86, column: 21, scope: !2903)
!2918 = !DILocation(line: 86, column: 20, scope: !2903)
!2919 = !DILocation(line: 86, column: 13, scope: !2903)
!2920 = !DILocation(line: 89, column: 20, scope: !2903)
!2921 = !DILocalVariable(name: "self", arg: 1, scope: !2922, file: !2530, line: 927, type: !1735)
!2922 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h648b77806a7daaebE", scope: !2531, file: !2530, line: 927, type: !2923, scopeLine: 927, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2925)
!2923 = !DISubroutineType(types: !2924)
!2924 = !{!1735, !1735, !9}
!2925 = !{!2921, !2926}
!2926 = !DILocalVariable(name: "count", arg: 2, scope: !2922, file: !2530, line: 927, type: !9)
!2927 = !DILocation(line: 927, column: 29, scope: !2922, inlinedAt: !2928)
!2928 = distinct !DILocation(line: 89, column: 76, scope: !2903)
!2929 = !DILocation(line: 927, column: 35, scope: !2922, inlinedAt: !2928)
!2930 = !DILocalVariable(name: "self", arg: 1, scope: !2931, file: !2530, line: 468, type: !1735)
!2931 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h84e10572ede60459E", scope: !2531, file: !2530, line: 468, type: !2932, scopeLine: 468, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2934)
!2932 = !DISubroutineType(types: !2933)
!2933 = !{!1735, !1735, !2850}
!2934 = !{!2930, !2935}
!2935 = !DILocalVariable(name: "count", arg: 2, scope: !2931, file: !2530, line: 468, type: !2850)
!2936 = !DILocation(line: 468, column: 32, scope: !2931, inlinedAt: !2937)
!2937 = distinct !DILocation(line: 932, column: 18, scope: !2922, inlinedAt: !2928)
!2938 = !DILocation(line: 468, column: 38, scope: !2931, inlinedAt: !2937)
!2939 = !DILocation(line: 473, column: 18, scope: !2931, inlinedAt: !2937)
!2940 = !DILocation(line: 89, column: 76, scope: !2903)
!2941 = !DILocalVariable(name: "self", arg: 1, scope: !2942, file: !2530, line: 1117, type: !1735)
!2942 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17he6e1f16fe2084dcdE", scope: !2531, file: !2530, line: 1117, type: !2923, scopeLine: 1117, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2943)
!2943 = !{!2941, !2944}
!2944 = !DILocalVariable(name: "count", arg: 2, scope: !2942, file: !2530, line: 1117, type: !9)
!2945 = !DILocation(line: 1117, column: 36, scope: !2942, inlinedAt: !2946)
!2946 = distinct !DILocation(line: 89, column: 32, scope: !2903)
!2947 = !DILocation(line: 1117, column: 42, scope: !2942, inlinedAt: !2946)
!2948 = !DILocalVariable(name: "self", arg: 1, scope: !2949, file: !2530, line: 60, type: !1735)
!2949 = distinct !DISubprogram(name: "cast<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hc26c90980036fd2dE", scope: !2531, file: !2530, line: 60, type: !2950, scopeLine: 60, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2953, retainedNodes: !2952)
!2950 = !DISubroutineType(types: !2951)
!2951 = !{!2535, !1735}
!2952 = !{!2948}
!2953 = !{!1058, !2871}
!2954 = !DILocation(line: 60, column: 26, scope: !2949, inlinedAt: !2955)
!2955 = distinct !DILocation(line: 1118, column: 9, scope: !2942, inlinedAt: !2946)
!2956 = !DILocation(line: 1096, column: 31, scope: !2875, inlinedAt: !2957)
!2957 = distinct !DILocation(line: 1118, column: 9, scope: !2942, inlinedAt: !2946)
!2958 = !DILocation(line: 1096, column: 37, scope: !2875, inlinedAt: !2957)
!2959 = !DILocation(line: 550, column: 34, scope: !2884, inlinedAt: !2960)
!2960 = distinct !DILocation(line: 1100, column: 9, scope: !2875, inlinedAt: !2957)
!2961 = !DILocation(line: 550, column: 40, scope: !2884, inlinedAt: !2960)
!2962 = !DILocation(line: 555, column: 18, scope: !2884, inlinedAt: !2960)
!2963 = !DILocation(line: 1118, column: 9, scope: !2942, inlinedAt: !2946)
!2964 = !DILocation(line: 89, column: 32, scope: !2903)
!2965 = !DILocation(line: 91, column: 25, scope: !2905)
!2966 = !DILocation(line: 91, column: 64, scope: !2905)
!2967 = !DILocation(line: 91, column: 13, scope: !2905)
!2968 = !DILocation(line: 93, column: 6, scope: !2899)
!2969 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17hd905a28977a9b457E", scope: !1694, file: !2815, line: 82, type: !2799, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2970)
!2970 = !{!2971, !2972, !2974}
!2971 = !DILocalVariable(name: "slice", arg: 1, scope: !2969, file: !2815, line: 82, type: !1200)
!2972 = !DILocalVariable(name: "ptr", scope: !2973, file: !2815, line: 83, type: !1700, align: 8)
!2973 = distinct !DILexicalBlock(scope: !2969, file: !2815, line: 83, column: 9)
!2974 = !DILocalVariable(name: "end", scope: !2975, file: !2815, line: 88, type: !1700, align: 8)
!2975 = distinct !DILexicalBlock(scope: !2973, file: !2815, line: 88, column: 13)
!2976 = !DILocation(line: 82, column: 23, scope: !2969)
!2977 = !DILocation(line: 88, column: 17, scope: !2975)
!2978 = !DILocalVariable(name: "self", arg: 1, scope: !2979, file: !2781, line: 476, type: !1200)
!2979 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6389ad7279cae551E", scope: !2782, file: !2781, line: 476, type: !2980, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2982)
!2980 = !DISubroutineType(types: !2981)
!2981 = !{!1700, !1200}
!2982 = !{!2978}
!2983 = !DILocation(line: 476, column: 25, scope: !2979, inlinedAt: !2984)
!2984 = distinct !DILocation(line: 83, column: 19, scope: !2969)
!2985 = !DILocation(line: 83, column: 19, scope: !2969)
!2986 = !DILocation(line: 83, column: 13, scope: !2973)
!2987 = !DILocation(line: 86, column: 21, scope: !2973)
!2988 = !DILocation(line: 86, column: 20, scope: !2973)
!2989 = !DILocation(line: 86, column: 13, scope: !2973)
!2990 = !DILocation(line: 89, column: 20, scope: !2973)
!2991 = !DILocalVariable(name: "self", arg: 1, scope: !2992, file: !2530, line: 927, type: !1700)
!2992 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h2e787c11a1a9f8b5E", scope: !2531, file: !2530, line: 927, type: !2993, scopeLine: 927, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !2995)
!2993 = !DISubroutineType(types: !2994)
!2994 = !{!1700, !1700, !9}
!2995 = !{!2991, !2996}
!2996 = !DILocalVariable(name: "count", arg: 2, scope: !2992, file: !2530, line: 927, type: !9)
!2997 = !DILocation(line: 927, column: 29, scope: !2992, inlinedAt: !2998)
!2998 = distinct !DILocation(line: 89, column: 76, scope: !2973)
!2999 = !DILocation(line: 927, column: 35, scope: !2992, inlinedAt: !2998)
!3000 = !DILocalVariable(name: "self", arg: 1, scope: !3001, file: !2530, line: 468, type: !1700)
!3001 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hc90cac7257be0b9eE", scope: !2531, file: !2530, line: 468, type: !3002, scopeLine: 468, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !3004)
!3002 = !DISubroutineType(types: !3003)
!3003 = !{!1700, !1700, !2850}
!3004 = !{!3000, !3005}
!3005 = !DILocalVariable(name: "count", arg: 2, scope: !3001, file: !2530, line: 468, type: !2850)
!3006 = !DILocation(line: 468, column: 32, scope: !3001, inlinedAt: !3007)
!3007 = distinct !DILocation(line: 932, column: 18, scope: !2992, inlinedAt: !2998)
!3008 = !DILocation(line: 468, column: 38, scope: !3001, inlinedAt: !3007)
!3009 = !DILocation(line: 473, column: 18, scope: !3001, inlinedAt: !3007)
!3010 = !DILocation(line: 89, column: 76, scope: !2973)
!3011 = !DILocalVariable(name: "self", arg: 1, scope: !3012, file: !2530, line: 1117, type: !1700)
!3012 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h71cf8a97ded7156eE", scope: !2531, file: !2530, line: 1117, type: !2993, scopeLine: 1117, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !3013)
!3013 = !{!3011, !3014}
!3014 = !DILocalVariable(name: "count", arg: 2, scope: !3012, file: !2530, line: 1117, type: !9)
!3015 = !DILocation(line: 1117, column: 36, scope: !3012, inlinedAt: !3016)
!3016 = distinct !DILocation(line: 89, column: 32, scope: !2973)
!3017 = !DILocation(line: 1117, column: 42, scope: !3012, inlinedAt: !3016)
!3018 = !DILocalVariable(name: "self", arg: 1, scope: !3019, file: !2530, line: 60, type: !1700)
!3019 = distinct !DISubprogram(name: "cast<x86_64::addr::VirtAddr, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17he7af80f6e2d77d94E", scope: !2531, file: !2530, line: 60, type: !3020, scopeLine: 60, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3023, retainedNodes: !3022)
!3020 = !DISubroutineType(types: !3021)
!3021 = !{!2535, !1700}
!3022 = !{!3018}
!3023 = !{!1103, !2871}
!3024 = !DILocation(line: 60, column: 26, scope: !3019, inlinedAt: !3025)
!3025 = distinct !DILocation(line: 1118, column: 9, scope: !3012, inlinedAt: !3016)
!3026 = !DILocation(line: 1096, column: 31, scope: !2875, inlinedAt: !3027)
!3027 = distinct !DILocation(line: 1118, column: 9, scope: !3012, inlinedAt: !3016)
!3028 = !DILocation(line: 1096, column: 37, scope: !2875, inlinedAt: !3027)
!3029 = !DILocation(line: 550, column: 34, scope: !2884, inlinedAt: !3030)
!3030 = distinct !DILocation(line: 1100, column: 9, scope: !2875, inlinedAt: !3027)
!3031 = !DILocation(line: 550, column: 40, scope: !2884, inlinedAt: !3030)
!3032 = !DILocation(line: 555, column: 18, scope: !2884, inlinedAt: !3030)
!3033 = !DILocation(line: 1118, column: 9, scope: !3012, inlinedAt: !3016)
!3034 = !DILocation(line: 89, column: 32, scope: !2973)
!3035 = !DILocation(line: 91, column: 25, scope: !2975)
!3036 = !DILocation(line: 91, column: 64, scope: !2975)
!3037 = !DILocation(line: 91, column: 13, scope: !2975)
!3038 = !DILocation(line: 93, column: 6, scope: !2969)
!3039 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17hf65df62d9c2dc862E", scope: !1655, file: !2815, line: 82, type: !2807, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !3040)
!3040 = !{!3041, !3042, !3044}
!3041 = !DILocalVariable(name: "slice", arg: 1, scope: !3039, file: !2815, line: 82, type: !1529)
!3042 = !DILocalVariable(name: "ptr", scope: !3043, file: !2815, line: 83, type: !1665, align: 8)
!3043 = distinct !DILexicalBlock(scope: !3039, file: !2815, line: 83, column: 9)
!3044 = !DILocalVariable(name: "end", scope: !3045, file: !2815, line: 88, type: !1665, align: 8)
!3045 = distinct !DILexicalBlock(scope: !3043, file: !2815, line: 88, column: 13)
!3046 = !DILocation(line: 82, column: 23, scope: !3039)
!3047 = !DILocation(line: 88, column: 17, scope: !3045)
!3048 = !DILocalVariable(name: "self", arg: 1, scope: !3049, file: !2781, line: 476, type: !1529)
!3049 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h4f03c56d0321ec54E", scope: !2782, file: !2781, line: 476, type: !3050, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !3052)
!3050 = !DISubroutineType(types: !3051)
!3051 = !{!1665, !1529}
!3052 = !{!3048}
!3053 = !DILocation(line: 476, column: 25, scope: !3049, inlinedAt: !3054)
!3054 = distinct !DILocation(line: 83, column: 19, scope: !3039)
!3055 = !DILocation(line: 83, column: 19, scope: !3039)
!3056 = !DILocation(line: 83, column: 13, scope: !3043)
!3057 = !DILocation(line: 86, column: 21, scope: !3043)
!3058 = !DILocation(line: 86, column: 20, scope: !3043)
!3059 = !DILocation(line: 86, column: 13, scope: !3043)
!3060 = !DILocation(line: 89, column: 20, scope: !3043)
!3061 = !DILocalVariable(name: "self", arg: 1, scope: !3062, file: !2530, line: 927, type: !1665)
!3062 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h64740c2fd3e05580E", scope: !2531, file: !2530, line: 927, type: !3063, scopeLine: 927, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !3065)
!3063 = !DISubroutineType(types: !3064)
!3064 = !{!1665, !1665, !9}
!3065 = !{!3061, !3066}
!3066 = !DILocalVariable(name: "count", arg: 2, scope: !3062, file: !2530, line: 927, type: !9)
!3067 = !DILocation(line: 927, column: 29, scope: !3062, inlinedAt: !3068)
!3068 = distinct !DILocation(line: 89, column: 76, scope: !3043)
!3069 = !DILocation(line: 927, column: 35, scope: !3062, inlinedAt: !3068)
!3070 = !DILocalVariable(name: "self", arg: 1, scope: !3071, file: !2530, line: 468, type: !1665)
!3071 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h2b091b73ad812124E", scope: !2531, file: !2530, line: 468, type: !3072, scopeLine: 468, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !3074)
!3072 = !DISubroutineType(types: !3073)
!3073 = !{!1665, !1665, !2850}
!3074 = !{!3070, !3075}
!3075 = !DILocalVariable(name: "count", arg: 2, scope: !3071, file: !2530, line: 468, type: !2850)
!3076 = !DILocation(line: 468, column: 32, scope: !3071, inlinedAt: !3077)
!3077 = distinct !DILocation(line: 932, column: 18, scope: !3062, inlinedAt: !3068)
!3078 = !DILocation(line: 468, column: 38, scope: !3071, inlinedAt: !3077)
!3079 = !DILocation(line: 473, column: 18, scope: !3071, inlinedAt: !3077)
!3080 = !DILocation(line: 89, column: 76, scope: !3043)
!3081 = !DILocalVariable(name: "self", arg: 1, scope: !3082, file: !2530, line: 1117, type: !1665)
!3082 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h06c6006078b3c08bE", scope: !2531, file: !2530, line: 1117, type: !3063, scopeLine: 1117, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !3083)
!3083 = !{!3081, !3084}
!3084 = !DILocalVariable(name: "count", arg: 2, scope: !3082, file: !2530, line: 1117, type: !9)
!3085 = !DILocation(line: 1117, column: 36, scope: !3082, inlinedAt: !3086)
!3086 = distinct !DILocation(line: 89, column: 32, scope: !3043)
!3087 = !DILocation(line: 1117, column: 42, scope: !3082, inlinedAt: !3086)
!3088 = !DILocalVariable(name: "self", arg: 1, scope: !3089, file: !2530, line: 60, type: !1665)
!3089 = distinct !DISubprogram(name: "cast<x86_64::structures::paging::page_table::PageTableEntry, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h759c9fc1449d8210E", scope: !2531, file: !2530, line: 60, type: !3090, scopeLine: 60, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3093, retainedNodes: !3092)
!3090 = !DISubroutineType(types: !3091)
!3091 = !{!2535, !1665}
!3092 = !{!3088}
!3093 = !{!1296, !2871}
!3094 = !DILocation(line: 60, column: 26, scope: !3089, inlinedAt: !3095)
!3095 = distinct !DILocation(line: 1118, column: 9, scope: !3082, inlinedAt: !3086)
!3096 = !DILocation(line: 1096, column: 31, scope: !2875, inlinedAt: !3097)
!3097 = distinct !DILocation(line: 1118, column: 9, scope: !3082, inlinedAt: !3086)
!3098 = !DILocation(line: 1096, column: 37, scope: !2875, inlinedAt: !3097)
!3099 = !DILocation(line: 550, column: 34, scope: !2884, inlinedAt: !3100)
!3100 = distinct !DILocation(line: 1100, column: 9, scope: !2875, inlinedAt: !3097)
!3101 = !DILocation(line: 550, column: 40, scope: !2884, inlinedAt: !3100)
!3102 = !DILocation(line: 555, column: 18, scope: !2884, inlinedAt: !3100)
!3103 = !DILocation(line: 1118, column: 9, scope: !3082, inlinedAt: !3086)
!3104 = !DILocation(line: 89, column: 32, scope: !3043)
!3105 = !DILocation(line: 91, column: 25, scope: !3045)
!3106 = !DILocation(line: 91, column: 64, scope: !3045)
!3107 = !DILocation(line: 91, column: 13, scope: !3045)
!3108 = !DILocation(line: 93, column: 6, scope: !3039)
!3109 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h30d5415e2f6b5178E", scope: !3111, file: !3110, line: 17, type: !3113, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2732, retainedNodes: !3115)
!3110 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs", directory: "", checksumkind: CSK_MD5, checksum: "afd2e83bc7b2acdd8fe6c036dd45a95e")
!3111 = !DINamespace(name: "{impl#0}", scope: !3112)
!3112 = !DINamespace(name: "index", scope: !1657)
!3113 = !DISubroutineType(types: !3114)
!3114 = !{!1155, !1155, !2716, !917}
!3115 = !{!3116, !3117}
!3116 = !DILocalVariable(name: "self", arg: 1, scope: !3109, file: !3110, line: 17, type: !1155)
!3117 = !DILocalVariable(name: "index", arg: 2, scope: !3109, file: !3110, line: 17, type: !2716)
!3118 = !DILocation(line: 17, column: 14, scope: !3109)
!3119 = !DILocation(line: 17, column: 21, scope: !3109)
!3120 = !DILocation(line: 18, column: 9, scope: !3109)
!3121 = !DILocation(line: 19, column: 6, scope: !3109)
!3122 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h5164a8c2219262a2E", scope: !3111, file: !3110, line: 17, type: !3123, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2720, retainedNodes: !3125)
!3123 = !DISubroutineType(types: !3124)
!3124 = !{!1200, !1200, !2716, !917}
!3125 = !{!3126, !3127}
!3126 = !DILocalVariable(name: "self", arg: 1, scope: !3122, file: !3110, line: 17, type: !1200)
!3127 = !DILocalVariable(name: "index", arg: 2, scope: !3122, file: !3110, line: 17, type: !2716)
!3128 = !DILocation(line: 17, column: 14, scope: !3122)
!3129 = !DILocation(line: 17, column: 21, scope: !3122)
!3130 = !DILocation(line: 18, column: 9, scope: !3122)
!3131 = !DILocation(line: 19, column: 6, scope: !3122)
!3132 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h75950da159795228E", scope: !3111, file: !3110, line: 17, type: !3133, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2755, retainedNodes: !3135)
!3133 = !DISubroutineType(types: !3134)
!3134 = !{!1529, !1529, !2716, !917}
!3135 = !{!3136, !3137}
!3136 = !DILocalVariable(name: "self", arg: 1, scope: !3132, file: !3110, line: 17, type: !1529)
!3137 = !DILocalVariable(name: "index", arg: 2, scope: !3132, file: !3110, line: 17, type: !2716)
!3138 = !DILocation(line: 17, column: 14, scope: !3132)
!3139 = !DILocation(line: 17, column: 21, scope: !3132)
!3140 = !DILocation(line: 18, column: 9, scope: !3132)
!3141 = !DILocation(line: 19, column: 6, scope: !3132)
!3142 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hda208fe6d12f8e67E", scope: !3111, file: !3110, line: 17, type: !3143, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2743, retainedNodes: !3145)
!3143 = !DISubroutineType(types: !3144)
!3144 = !{!1245, !1245, !2716, !917}
!3145 = !{!3146, !3147}
!3146 = !DILocalVariable(name: "self", arg: 1, scope: !3142, file: !3110, line: 17, type: !1245)
!3147 = !DILocalVariable(name: "index", arg: 2, scope: !3142, file: !3110, line: 17, type: !2716)
!3148 = !DILocation(line: 17, column: 14, scope: !3142)
!3149 = !DILocation(line: 17, column: 21, scope: !3142)
!3150 = !DILocation(line: 18, column: 9, scope: !3142)
!3151 = !DILocation(line: 19, column: 6, scope: !3142)
!3152 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h2d074a6a107e0253E", scope: !3154, file: !3153, line: 783, type: !3167, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3160, retainedNodes: !3169)
!3153 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "d086cbc744c20a3ae6ac1353844999b2")
!3154 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !124, file: !2, size: 8, align: 8, elements: !3155, templateParams: !21, identifier: "532267b5817df5bc7b9dbc3279fa1a13")
!3155 = !{!3156}
!3156 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3154, file: !2, size: 8, align: 8, elements: !3157, templateParams: !21, identifier: "aa31b32e5c19556e2cd8cb72a985c02c", discriminator: !3166)
!3157 = !{!3158, !3162}
!3158 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3156, file: !2, baseType: !3159, size: 8, align: 8, extraData: i64 4)
!3159 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3154, file: !2, size: 8, align: 8, elements: !21, templateParams: !3160, identifier: "79dcbeb95bd8fcaca1d918c79b47d0f4")
!3160 = !{!3161}
!3161 = !DITemplateTypeParameter(name: "T", type: !781)
!3162 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3156, file: !2, baseType: !3163, size: 8, align: 8)
!3163 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3154, file: !2, size: 8, align: 8, elements: !3164, templateParams: !3160, identifier: "fcf1d06e38cca79cfa7dec377b4a6103")
!3164 = !{!3165}
!3165 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3163, file: !2, baseType: !781, size: 8, align: 8)
!3166 = !DIDerivedType(tag: DW_TAG_member, scope: !3154, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3167 = !DISubroutineType(types: !3168)
!3168 = !{!781, !3154, !115, !917}
!3169 = !{!3170, !3171, !3172}
!3170 = !DILocalVariable(name: "self", arg: 1, scope: !3152, file: !3153, line: 783, type: !3154)
!3171 = !DILocalVariable(name: "msg", arg: 2, scope: !3152, file: !3153, line: 783, type: !115)
!3172 = !DILocalVariable(name: "val", scope: !3173, file: !3153, line: 785, type: !781, align: 1)
!3173 = distinct !DILexicalBlock(scope: !3152, file: !3153, line: 785, column: 13)
!3174 = !DILocation(line: 783, column: 25, scope: !3152)
!3175 = !DILocation(line: 783, column: 31, scope: !3152)
!3176 = !DILocation(line: 784, column: 15, scope: !3152)
!3177 = !{i8 0, i8 5}
!3178 = !DILocation(line: 784, column: 9, scope: !3152)
!3179 = !DILocation(line: 786, column: 21, scope: !3152)
!3180 = !DILocation(line: 785, column: 18, scope: !3152)
!3181 = !{i8 0, i8 4}
!3182 = !DILocation(line: 785, column: 18, scope: !3173)
!3183 = !DILocation(line: 788, column: 6, scope: !3152)
!3184 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17hc3c98fbc335c5e0eE", scope: !3185, file: !3153, line: 783, type: !3198, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3191, retainedNodes: !3200)
!3185 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !124, file: !2, size: 8, align: 8, elements: !3186, templateParams: !21, identifier: "9d7e2f209aca9746585e43024f4ca615")
!3186 = !{!3187}
!3187 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3185, file: !2, size: 8, align: 8, elements: !3188, templateParams: !21, identifier: "9e7a289086285daa488dc25903c56925", discriminator: !3197)
!3188 = !{!3189, !3193}
!3189 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3187, file: !2, baseType: !3190, size: 8, align: 8, extraData: i64 4)
!3190 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3185, file: !2, size: 8, align: 8, elements: !21, templateParams: !3191, identifier: "1ba299e109e8f988b6b25497e01b78ce")
!3191 = !{!3192}
!3192 = !DITemplateTypeParameter(name: "T", type: !789)
!3193 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3187, file: !2, baseType: !3194, size: 8, align: 8)
!3194 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3185, file: !2, size: 8, align: 8, elements: !3195, templateParams: !3191, identifier: "d3a0ff96e9b2f7e1bade4db53fd1eea9")
!3195 = !{!3196}
!3196 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3194, file: !2, baseType: !789, size: 8, align: 8)
!3197 = !DIDerivedType(tag: DW_TAG_member, scope: !3185, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3198 = !DISubroutineType(types: !3199)
!3199 = !{!789, !3185, !115, !917}
!3200 = !{!3201, !3202, !3203}
!3201 = !DILocalVariable(name: "self", arg: 1, scope: !3184, file: !3153, line: 783, type: !3185)
!3202 = !DILocalVariable(name: "msg", arg: 2, scope: !3184, file: !3153, line: 783, type: !115)
!3203 = !DILocalVariable(name: "val", scope: !3204, file: !3153, line: 785, type: !789, align: 1)
!3204 = distinct !DILexicalBlock(scope: !3184, file: !3153, line: 785, column: 13)
!3205 = !DILocation(line: 783, column: 25, scope: !3184)
!3206 = !DILocation(line: 783, column: 31, scope: !3184)
!3207 = !DILocation(line: 784, column: 15, scope: !3184)
!3208 = !DILocation(line: 784, column: 9, scope: !3184)
!3209 = !DILocation(line: 786, column: 21, scope: !3184)
!3210 = !DILocation(line: 785, column: 18, scope: !3184)
!3211 = !DILocation(line: 785, column: 18, scope: !3204)
!3212 = !DILocation(line: 788, column: 6, scope: !3184)
!3213 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h64e721bf0203a809E", scope: !1835, file: !3153, line: 820, type: !3214, scopeLine: 820, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !3216)
!3214 = !DISubroutineType(types: !3215)
!3215 = !{!20, !1835, !917}
!3216 = !{!3217, !3218}
!3217 = !DILocalVariable(name: "self", arg: 1, scope: !3213, file: !3153, line: 820, type: !1835)
!3218 = !DILocalVariable(name: "val", scope: !3219, file: !3153, line: 822, type: !20, align: 8)
!3219 = distinct !DILexicalBlock(scope: !3213, file: !3153, line: 822, column: 13)
!3220 = !DILocation(line: 820, column: 25, scope: !3213)
!3221 = !DILocation(line: 821, column: 15, scope: !3213)
!3222 = !DILocation(line: 821, column: 9, scope: !3213)
!3223 = !DILocation(line: 823, column: 21, scope: !3213)
!3224 = !DILocation(line: 822, column: 18, scope: !3213)
!3225 = !DILocation(line: 822, column: 18, scope: !3219)
!3226 = !DILocation(line: 825, column: 6, scope: !3213)
!3227 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17h835cf7ecd533373eE", scope: !3228, file: !855, line: 642, type: !3247, scopeLine: 642, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3236, retainedNodes: !3249)
!3228 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3229, templateParams: !21, identifier: "fb0a0e48f33d52b4f5be38ba28aefb56")
!3229 = !{!3230}
!3230 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3228, file: !2, size: 128, align: 64, elements: !3231, templateParams: !21, identifier: "b9a97ce825a0905f5e0f16a47834e2b1", discriminator: !3246)
!3231 = !{!3232, !3242}
!3232 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3230, file: !2, baseType: !3233, size: 128, align: 64, extraData: i64 0)
!3233 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3228, file: !2, size: 128, align: 64, elements: !3234, templateParams: !3236, identifier: "1a264176d971c950b5b7f33e28883d53")
!3234 = !{!3235}
!3235 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3233, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!3236 = !{!1254, !3237}
!3237 = !DITemplateTypeParameter(name: "E", type: !3238)
!3238 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !3239, file: !2, align: 8, elements: !3240, templateParams: !21, identifier: "96b5913255cb4501fe603e9ca7d6b7b")
!3239 = !DINamespace(name: "error", scope: !1832)
!3240 = !{!3241}
!3241 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3238, file: !2, baseType: !7, align: 8)
!3242 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3230, file: !2, baseType: !3243, size: 128, align: 64, extraData: i64 1)
!3243 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3228, file: !2, size: 128, align: 64, elements: !3244, templateParams: !3236, identifier: "3d67dc6abc00d98632ec5a99514a5617")
!3244 = !{!3245}
!3245 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3243, file: !2, baseType: !3238, align: 8, offset: 64)
!3246 = !DIDerivedType(tag: DW_TAG_member, scope: !3228, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3247 = !DISubroutineType(types: !3248)
!3248 = !{!1835, !3228}
!3249 = !{!3250, !3251, !3253}
!3250 = !DILocalVariable(name: "self", arg: 1, scope: !3227, file: !855, line: 642, type: !3228)
!3251 = !DILocalVariable(name: "x", scope: !3252, file: !855, line: 647, type: !20, align: 8)
!3252 = distinct !DILexicalBlock(scope: !3227, file: !855, line: 647, column: 13)
!3253 = !DILocalVariable(name: "x", scope: !3254, file: !855, line: 650, type: !3238, align: 1)
!3254 = distinct !DILexicalBlock(scope: !3227, file: !855, line: 650, column: 13)
!3255 = !DILocation(line: 642, column: 21, scope: !3227)
!3256 = !DILocation(line: 650, column: 17, scope: !3254)
!3257 = !DILocation(line: 646, column: 15, scope: !3227)
!3258 = !DILocation(line: 646, column: 9, scope: !3227)
!3259 = !DILocation(line: 647, column: 16, scope: !3227)
!3260 = !DILocation(line: 647, column: 16, scope: !3252)
!3261 = !DILocation(line: 647, column: 22, scope: !3252)
!3262 = !DILocation(line: 647, column: 28, scope: !3227)
!3263 = !DILocation(line: 650, column: 23, scope: !3254)
!3264 = !DILocation(line: 650, column: 26, scope: !3227)
!3265 = !DILocation(line: 652, column: 6, scope: !3227)
!3266 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17hfb9769eac013fd86E", scope: !3267, file: !855, line: 1063, type: !3282, scopeLine: 1063, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3275, retainedNodes: !3284)
!3267 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !3268, templateParams: !21, identifier: "88287b01219861f6853c1f8cb33d240d")
!3268 = !{!3269}
!3269 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3267, file: !2, size: 128, align: 64, elements: !3270, templateParams: !21, identifier: "1531322a0cc608a5eb17c24775acba00", discriminator: !3281)
!3270 = !{!3271, !3277}
!3271 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3269, file: !2, baseType: !3272, size: 128, align: 64, extraData: i64 0)
!3272 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3267, file: !2, size: 128, align: 64, elements: !3273, templateParams: !3275, identifier: "5137bd9d0c9a34d920f8ddb4fd958a64")
!3273 = !{!3274}
!3274 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3272, file: !2, baseType: !31, size: 64, align: 64, offset: 64)
!3275 = !{!1103, !3276}
!3276 = !DITemplateTypeParameter(name: "E", type: !96)
!3277 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3269, file: !2, baseType: !3278, size: 128, align: 64, extraData: i64 1)
!3278 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3267, file: !2, size: 128, align: 64, elements: !3279, templateParams: !3275, identifier: "7077e73aef396d0f43359954dd12ef92")
!3279 = !{!3280}
!3280 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3278, file: !2, baseType: !96, size: 64, align: 64, offset: 64)
!3281 = !DIDerivedType(tag: DW_TAG_member, scope: !3267, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3282 = !DISubroutineType(types: !3283)
!3283 = !{!31, !3267, !115, !917}
!3284 = !{!3285, !3286, !3287, !3289}
!3285 = !DILocalVariable(name: "self", arg: 1, scope: !3266, file: !855, line: 1063, type: !3267)
!3286 = !DILocalVariable(name: "msg", arg: 2, scope: !3266, file: !855, line: 1063, type: !115)
!3287 = !DILocalVariable(name: "t", scope: !3288, file: !855, line: 1068, type: !31, align: 8)
!3288 = distinct !DILexicalBlock(scope: !3266, file: !855, line: 1068, column: 13)
!3289 = !DILocalVariable(name: "e", scope: !3290, file: !855, line: 1069, type: !96, align: 8)
!3290 = distinct !DILexicalBlock(scope: !3266, file: !855, line: 1069, column: 13)
!3291 = !DILocation(line: 1063, column: 19, scope: !3266)
!3292 = !DILocation(line: 1063, column: 25, scope: !3266)
!3293 = !DILocation(line: 1069, column: 17, scope: !3290)
!3294 = !DILocation(line: 1067, column: 15, scope: !3266)
!3295 = !DILocation(line: 1067, column: 9, scope: !3266)
!3296 = !DILocation(line: 1068, column: 16, scope: !3266)
!3297 = !DILocation(line: 1068, column: 16, scope: !3288)
!3298 = !DILocation(line: 1071, column: 6, scope: !3266)
!3299 = !DILocation(line: 1069, column: 17, scope: !3266)
!3300 = !DILocation(line: 1069, column: 23, scope: !3290)
!3301 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1c1395da61d60463E", scope: !3302, file: !855, line: 857, type: !3317, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3343, retainedNodes: !3336)
!3302 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !193, file: !2, size: 128, align: 64, elements: !3303, templateParams: !21, identifier: "315c33f5b4271e7293e11983209edd19")
!3303 = !{!3304}
!3304 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3302, file: !2, size: 128, align: 64, elements: !3305, templateParams: !21, identifier: "91a1237d6b4b82fe9c4aef52cfb7f07f", discriminator: !3316)
!3305 = !{!3306, !3312}
!3306 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3304, file: !2, baseType: !3307, size: 128, align: 64, extraData: i64 0)
!3307 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3302, file: !2, size: 128, align: 64, elements: !3308, templateParams: !3310, identifier: "e2c10360d4595efdb9caf88165a34d3f")
!3308 = !{!3309}
!3309 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3307, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3310 = !{!1282, !3311}
!3311 = !DITemplateTypeParameter(name: "E", type: !795)
!3312 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3304, file: !2, baseType: !3313, size: 128, align: 64, extraData: i64 1)
!3313 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3302, file: !2, size: 128, align: 64, elements: !3314, templateParams: !3310, identifier: "c9e1f261053de5366173795eed04b98f")
!3314 = !{!3315}
!3315 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3313, file: !2, baseType: !795, size: 8, align: 8, offset: 8)
!3316 = !DIDerivedType(tag: DW_TAG_member, scope: !3302, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3317 = !DISubroutineType(types: !3318)
!3318 = !{!3319, !3302, !3333}
!3319 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3320, templateParams: !21, identifier: "a27e107a3181baff64f0e01a0bd5307a")
!3320 = !{!3321}
!3321 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3319, file: !2, size: 128, align: 64, elements: !3322, templateParams: !21, identifier: "38994d3849540ff386a2c9213795bedd", discriminator: !3332)
!3322 = !{!3323, !3328}
!3323 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3321, file: !2, baseType: !3324, size: 128, align: 64, extraData: i64 3)
!3324 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3319, file: !2, size: 128, align: 64, elements: !3325, templateParams: !3327, identifier: "8918f5be3c01cbdd9293bd967bbc6300")
!3325 = !{!3326}
!3326 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3324, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3327 = !{!1282, !880}
!3328 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3321, file: !2, baseType: !3329, size: 128, align: 64)
!3329 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3319, file: !2, size: 128, align: 64, elements: !3330, templateParams: !3327, identifier: "6f37cc6d807bddb4c770806b6c4dbb7c")
!3330 = !{!3331}
!3331 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3329, file: !2, baseType: !881, size: 128, align: 64)
!3332 = !DIDerivedType(tag: DW_TAG_member, scope: !3319, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3333 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3334, file: !2, align: 8, elements: !21, identifier: "fd0c6537b4d67d0a2f23992d9f891323")
!3334 = !DINamespace(name: "unmap", scope: !3335)
!3335 = !DINamespace(name: "{impl#3}", scope: !810)
!3336 = !{!3337, !3338, !3339, !3341}
!3337 = !DILocalVariable(name: "self", arg: 1, scope: !3301, file: !855, line: 857, type: !3302)
!3338 = !DILocalVariable(name: "op", arg: 2, scope: !3301, file: !855, line: 857, type: !3333)
!3339 = !DILocalVariable(name: "t", scope: !3340, file: !855, line: 859, type: !664, align: 8)
!3340 = distinct !DILexicalBlock(scope: !3301, file: !855, line: 859, column: 13)
!3341 = !DILocalVariable(name: "e", scope: !3342, file: !855, line: 860, type: !795, align: 1)
!3342 = distinct !DILexicalBlock(scope: !3301, file: !855, line: 860, column: 13)
!3343 = !{!1282, !3311, !930, !3344}
!3344 = !DITemplateTypeParameter(name: "O", type: !3333)
!3345 = !DILocation(line: 857, column: 42, scope: !3301)
!3346 = !DILocation(line: 857, column: 48, scope: !3301)
!3347 = !DILocation(line: 859, column: 16, scope: !3340)
!3348 = !DILocation(line: 858, column: 15, scope: !3301)
!3349 = !DILocation(line: 858, column: 9, scope: !3301)
!3350 = !DILocation(line: 859, column: 16, scope: !3301)
!3351 = !DILocation(line: 859, column: 25, scope: !3340)
!3352 = !DILocation(line: 859, column: 22, scope: !3340)
!3353 = !DILocation(line: 859, column: 26, scope: !3301)
!3354 = !DILocation(line: 860, column: 17, scope: !3301)
!3355 = !DILocation(line: 860, column: 17, scope: !3342)
!3356 = !DILocation(line: 860, column: 27, scope: !3342)
!3357 = !DILocation(line: 860, column: 23, scope: !3342)
!3358 = !DILocation(line: 860, column: 32, scope: !3301)
!3359 = !DILocation(line: 862, column: 5, scope: !3301)
!3360 = !DILocation(line: 862, column: 6, scope: !3301)
!3361 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h2f7060d5e6640479E", scope: !3302, file: !855, line: 857, type: !3362, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3374, retainedNodes: !3367)
!3362 = !DISubroutineType(types: !3363)
!3363 = !{!3319, !3302, !3364}
!3364 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3365, file: !2, align: 8, elements: !21, identifier: "623bf55644d10369b933a96f5e8ff9e4")
!3365 = !DINamespace(name: "unmap", scope: !3366)
!3366 = !DINamespace(name: "{impl#1}", scope: !810)
!3367 = !{!3368, !3369, !3370, !3372}
!3368 = !DILocalVariable(name: "self", arg: 1, scope: !3361, file: !855, line: 857, type: !3302)
!3369 = !DILocalVariable(name: "op", arg: 2, scope: !3361, file: !855, line: 857, type: !3364)
!3370 = !DILocalVariable(name: "t", scope: !3371, file: !855, line: 859, type: !664, align: 8)
!3371 = distinct !DILexicalBlock(scope: !3361, file: !855, line: 859, column: 13)
!3372 = !DILocalVariable(name: "e", scope: !3373, file: !855, line: 860, type: !795, align: 1)
!3373 = distinct !DILexicalBlock(scope: !3361, file: !855, line: 860, column: 13)
!3374 = !{!1282, !3311, !930, !3375}
!3375 = !DITemplateTypeParameter(name: "O", type: !3364)
!3376 = !DILocation(line: 857, column: 42, scope: !3361)
!3377 = !DILocation(line: 857, column: 48, scope: !3361)
!3378 = !DILocation(line: 859, column: 16, scope: !3371)
!3379 = !DILocation(line: 858, column: 15, scope: !3361)
!3380 = !DILocation(line: 858, column: 9, scope: !3361)
!3381 = !DILocation(line: 859, column: 16, scope: !3361)
!3382 = !DILocation(line: 859, column: 25, scope: !3371)
!3383 = !DILocation(line: 859, column: 22, scope: !3371)
!3384 = !DILocation(line: 859, column: 26, scope: !3361)
!3385 = !DILocation(line: 860, column: 17, scope: !3361)
!3386 = !DILocation(line: 860, column: 17, scope: !3373)
!3387 = !DILocation(line: 860, column: 27, scope: !3373)
!3388 = !DILocation(line: 860, column: 23, scope: !3373)
!3389 = !DILocation(line: 860, column: 32, scope: !3361)
!3390 = !DILocation(line: 862, column: 5, scope: !3361)
!3391 = !DILocation(line: 862, column: 6, scope: !3361)
!3392 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3804d02213eaf89dE", scope: !3302, file: !855, line: 857, type: !3393, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3405, retainedNodes: !3398)
!3393 = !DISubroutineType(types: !3394)
!3394 = !{!3319, !3302, !3395}
!3395 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3396, file: !2, align: 8, elements: !21, identifier: "b98bda41b586eb4b748ba087644315ce")
!3396 = !DINamespace(name: "unmap", scope: !3397)
!3397 = !DINamespace(name: "{impl#2}", scope: !810)
!3398 = !{!3399, !3400, !3401, !3403}
!3399 = !DILocalVariable(name: "self", arg: 1, scope: !3392, file: !855, line: 857, type: !3302)
!3400 = !DILocalVariable(name: "op", arg: 2, scope: !3392, file: !855, line: 857, type: !3395)
!3401 = !DILocalVariable(name: "t", scope: !3402, file: !855, line: 859, type: !664, align: 8)
!3402 = distinct !DILexicalBlock(scope: !3392, file: !855, line: 859, column: 13)
!3403 = !DILocalVariable(name: "e", scope: !3404, file: !855, line: 860, type: !795, align: 1)
!3404 = distinct !DILexicalBlock(scope: !3392, file: !855, line: 860, column: 13)
!3405 = !{!1282, !3311, !930, !3406}
!3406 = !DITemplateTypeParameter(name: "O", type: !3395)
!3407 = !DILocation(line: 857, column: 42, scope: !3392)
!3408 = !DILocation(line: 857, column: 48, scope: !3392)
!3409 = !DILocation(line: 859, column: 16, scope: !3402)
!3410 = !DILocation(line: 858, column: 15, scope: !3392)
!3411 = !DILocation(line: 858, column: 9, scope: !3392)
!3412 = !DILocation(line: 859, column: 16, scope: !3392)
!3413 = !DILocation(line: 859, column: 25, scope: !3402)
!3414 = !DILocation(line: 859, column: 22, scope: !3402)
!3415 = !DILocation(line: 859, column: 26, scope: !3392)
!3416 = !DILocation(line: 860, column: 17, scope: !3392)
!3417 = !DILocation(line: 860, column: 17, scope: !3404)
!3418 = !DILocation(line: 860, column: 27, scope: !3404)
!3419 = !DILocation(line: 860, column: 23, scope: !3404)
!3420 = !DILocation(line: 860, column: 32, scope: !3392)
!3421 = !DILocation(line: 862, column: 5, scope: !3392)
!3422 = !DILocation(line: 862, column: 6, scope: !3392)
!3423 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3d5eba9b5b1d7cdeE", scope: !3302, file: !855, line: 857, type: !3424, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3434, retainedNodes: !3427)
!3424 = !DISubroutineType(types: !3425)
!3425 = !{!3319, !3302, !3426}
!3426 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3396, file: !2, align: 8, elements: !21, identifier: "d5ff832bbb609c06cf9cb7a6fd88b381")
!3427 = !{!3428, !3429, !3430, !3432}
!3428 = !DILocalVariable(name: "self", arg: 1, scope: !3423, file: !855, line: 857, type: !3302)
!3429 = !DILocalVariable(name: "op", arg: 2, scope: !3423, file: !855, line: 857, type: !3426)
!3430 = !DILocalVariable(name: "t", scope: !3431, file: !855, line: 859, type: !664, align: 8)
!3431 = distinct !DILexicalBlock(scope: !3423, file: !855, line: 859, column: 13)
!3432 = !DILocalVariable(name: "e", scope: !3433, file: !855, line: 860, type: !795, align: 1)
!3433 = distinct !DILexicalBlock(scope: !3423, file: !855, line: 860, column: 13)
!3434 = !{!1282, !3311, !930, !3435}
!3435 = !DITemplateTypeParameter(name: "O", type: !3426)
!3436 = !DILocation(line: 857, column: 42, scope: !3423)
!3437 = !DILocation(line: 857, column: 48, scope: !3423)
!3438 = !DILocation(line: 859, column: 16, scope: !3431)
!3439 = !DILocation(line: 858, column: 15, scope: !3423)
!3440 = !DILocation(line: 858, column: 9, scope: !3423)
!3441 = !DILocation(line: 859, column: 16, scope: !3423)
!3442 = !DILocation(line: 859, column: 25, scope: !3431)
!3443 = !DILocation(line: 859, column: 22, scope: !3431)
!3444 = !DILocation(line: 859, column: 26, scope: !3423)
!3445 = !DILocation(line: 860, column: 17, scope: !3423)
!3446 = !DILocation(line: 860, column: 17, scope: !3433)
!3447 = !DILocation(line: 860, column: 27, scope: !3433)
!3448 = !DILocation(line: 860, column: 23, scope: !3433)
!3449 = !DILocation(line: 860, column: 32, scope: !3423)
!3450 = !DILocation(line: 862, column: 5, scope: !3423)
!3451 = !DILocation(line: 862, column: 6, scope: !3423)
!3452 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7665bf7b281c8ed1E", scope: !3453, file: !855, line: 857, type: !3469, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3510, retainedNodes: !3503)
!3453 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3454, templateParams: !21, identifier: "924a66286f0898e608f6e23644dfda2")
!3454 = !{!3455}
!3455 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3453, file: !2, size: 128, align: 64, elements: !3456, templateParams: !21, identifier: "b4bf8ff62ce5cd995b611cbe32bdc1b1", discriminator: !3468)
!3456 = !{!3457, !3464}
!3457 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3455, file: !2, baseType: !3458, size: 128, align: 64, extraData: i64 0)
!3458 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3453, file: !2, size: 128, align: 64, elements: !3459, templateParams: !3461, identifier: "f5ed5ee375fbe9226efebd3869a0a2b1")
!3459 = !{!3460}
!3460 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3458, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3461 = !{!1221, !3462}
!3462 = !DITemplateTypeParameter(name: "E", type: !3463)
!3463 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !673, file: !2, align: 8, elements: !21, identifier: "7ef711dbb54321a2949531caf90f63bd")
!3464 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3455, file: !2, baseType: !3465, size: 128, align: 64, extraData: i64 1)
!3465 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3453, file: !2, size: 128, align: 64, elements: !3466, templateParams: !3461, identifier: "c26f5b02106e7ba3208f55e3cc75d4f1")
!3466 = !{!3467}
!3467 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3465, file: !2, baseType: !3463, align: 8, offset: 64)
!3468 = !DIDerivedType(tag: DW_TAG_member, scope: !3453, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3469 = !DISubroutineType(types: !3470)
!3470 = !{!3471, !3453, !3499}
!3471 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3472, templateParams: !21, identifier: "5bf65c464103e672713a13540a58ec13")
!3472 = !{!3473}
!3473 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3471, file: !2, size: 128, align: 64, elements: !3474, templateParams: !21, identifier: "bc0d6b6919cc5ee26061305b26b86b30", discriminator: !3498)
!3474 = !{!3475, !3494}
!3475 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3473, file: !2, baseType: !3476, size: 128, align: 64, extraData: i64 3)
!3476 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3471, file: !2, size: 128, align: 64, elements: !3477, templateParams: !3479, identifier: "1fdc12d1b86bc976c3f7877c7fa22c5c")
!3477 = !{!3478}
!3478 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3476, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3479 = !{!1221, !3480}
!3480 = !DITemplateTypeParameter(name: "E", type: !3481)
!3481 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !326, file: !2, size: 128, align: 64, elements: !3482, templateParams: !21, identifier: "8c49c71aba0e567bbfd2504aafcf6945")
!3482 = !{!3483}
!3483 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3481, file: !2, size: 128, align: 64, elements: !3484, templateParams: !21, identifier: "394b9f00254eafa8cd2c5c88eda0c97", discriminator: !3493)
!3484 = !{!3485, !3487, !3489}
!3485 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !3483, file: !2, baseType: !3486, size: 128, align: 64, extraData: i64 0)
!3486 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !3481, file: !2, size: 128, align: 64, elements: !21, identifier: "a7c74dc500014004fa4e71c9d26eab70")
!3487 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !3483, file: !2, baseType: !3488, size: 128, align: 64, extraData: i64 1)
!3488 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !3481, file: !2, size: 128, align: 64, elements: !21, identifier: "7d2951a022eca91fd4afc0019086ea98")
!3489 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !3483, file: !2, baseType: !3490, size: 128, align: 64, extraData: i64 2)
!3490 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !3481, file: !2, size: 128, align: 64, elements: !3491, templateParams: !21, identifier: "a6591088f2d7ff633445f147011a43da")
!3491 = !{!3492}
!3492 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3490, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!3493 = !DIDerivedType(tag: DW_TAG_member, scope: !3481, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3494 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3473, file: !2, baseType: !3495, size: 128, align: 64)
!3495 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3471, file: !2, size: 128, align: 64, elements: !3496, templateParams: !3479, identifier: "3aeaf2c53b7dbebc45fff9e37fbcb4a9")
!3496 = !{!3497}
!3497 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3495, file: !2, baseType: !3481, size: 128, align: 64)
!3498 = !DIDerivedType(tag: DW_TAG_member, scope: !3471, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3499 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3500, file: !2, size: 64, align: 64, elements: !3501, templateParams: !21, identifier: "7c2a492dc057a3773db41e197a0c013d")
!3500 = !DINamespace(name: "translate_page", scope: !3366)
!3501 = !{!3502}
!3502 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3499, file: !2, baseType: !1291, size: 64, align: 64)
!3503 = !{!3504, !3505, !3506, !3508}
!3504 = !DILocalVariable(name: "self", arg: 1, scope: !3452, file: !855, line: 857, type: !3453)
!3505 = !DILocalVariable(name: "op", arg: 2, scope: !3452, file: !855, line: 857, type: !3499)
!3506 = !DILocalVariable(name: "t", scope: !3507, file: !855, line: 859, type: !698, align: 8)
!3507 = distinct !DILexicalBlock(scope: !3452, file: !855, line: 859, column: 13)
!3508 = !DILocalVariable(name: "e", scope: !3509, file: !855, line: 860, type: !3463, align: 1)
!3509 = distinct !DILexicalBlock(scope: !3452, file: !855, line: 860, column: 13)
!3510 = !{!1221, !3462, !3511, !3512}
!3511 = !DITemplateTypeParameter(name: "F", type: !3481)
!3512 = !DITemplateTypeParameter(name: "O", type: !3499)
!3513 = !DILocation(line: 857, column: 42, scope: !3452)
!3514 = !DILocation(line: 857, column: 48, scope: !3452)
!3515 = !DILocation(line: 859, column: 16, scope: !3507)
!3516 = !DILocation(line: 860, column: 17, scope: !3509)
!3517 = !DILocation(line: 858, column: 15, scope: !3452)
!3518 = !DILocation(line: 858, column: 9, scope: !3452)
!3519 = !DILocation(line: 859, column: 16, scope: !3452)
!3520 = !DILocation(line: 859, column: 25, scope: !3507)
!3521 = !DILocation(line: 859, column: 22, scope: !3507)
!3522 = !DILocation(line: 859, column: 26, scope: !3452)
!3523 = !DILocation(line: 860, column: 27, scope: !3509)
!3524 = !DILocation(line: 860, column: 23, scope: !3509)
!3525 = !DILocation(line: 860, column: 32, scope: !3452)
!3526 = !DILocation(line: 862, column: 5, scope: !3452)
!3527 = !DILocation(line: 862, column: 6, scope: !3452)
!3528 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h80558924f4ffa6b0E", scope: !3453, file: !855, line: 857, type: !3529, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3557, retainedNodes: !3550)
!3529 = !DISubroutineType(types: !3530)
!3530 = !{!3531, !3453, !3545}
!3531 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3532, templateParams: !21, identifier: "59b5598e8e3bf9e189040725cf38b2a")
!3532 = !{!3533}
!3533 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3531, file: !2, size: 128, align: 64, elements: !3534, templateParams: !21, identifier: "49cb05cbd6d990a129a76bf302f07042", discriminator: !3544)
!3534 = !{!3535, !3540}
!3535 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3533, file: !2, baseType: !3536, size: 128, align: 64, extraData: i64 3)
!3536 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3531, file: !2, size: 128, align: 64, elements: !3537, templateParams: !3539, identifier: "fcdfddb3e7a797bad7ee7b7ac56c71e6")
!3537 = !{!3538}
!3538 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3536, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3539 = !{!1221, !880}
!3540 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3533, file: !2, baseType: !3541, size: 128, align: 64)
!3541 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3531, file: !2, size: 128, align: 64, elements: !3542, templateParams: !3539, identifier: "144f80700103f76f96b489b6185a6e57")
!3542 = !{!3543}
!3543 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3541, file: !2, baseType: !881, size: 128, align: 64)
!3544 = !DIDerivedType(tag: DW_TAG_member, scope: !3531, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3545 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3365, file: !2, size: 64, align: 64, elements: !3546, templateParams: !21, identifier: "531d0c182bc4e4153d4dd67c60cf6cf7")
!3546 = !{!3547}
!3547 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3545, file: !2, baseType: !3548, size: 64, align: 64)
!3548 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !3549, size: 64, align: 64, dwarfAddressSpace: 0)
!3549 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!3550 = !{!3551, !3552, !3553, !3555}
!3551 = !DILocalVariable(name: "self", arg: 1, scope: !3528, file: !855, line: 857, type: !3453)
!3552 = !DILocalVariable(name: "op", arg: 2, scope: !3528, file: !855, line: 857, type: !3545)
!3553 = !DILocalVariable(name: "t", scope: !3554, file: !855, line: 859, type: !698, align: 8)
!3554 = distinct !DILexicalBlock(scope: !3528, file: !855, line: 859, column: 13)
!3555 = !DILocalVariable(name: "e", scope: !3556, file: !855, line: 860, type: !3463, align: 1)
!3556 = distinct !DILexicalBlock(scope: !3528, file: !855, line: 860, column: 13)
!3557 = !{!1221, !3462, !930, !3558}
!3558 = !DITemplateTypeParameter(name: "O", type: !3545)
!3559 = !DILocation(line: 857, column: 42, scope: !3528)
!3560 = !DILocation(line: 857, column: 48, scope: !3528)
!3561 = !DILocation(line: 859, column: 16, scope: !3554)
!3562 = !DILocation(line: 860, column: 17, scope: !3556)
!3563 = !DILocation(line: 858, column: 15, scope: !3528)
!3564 = !DILocation(line: 858, column: 9, scope: !3528)
!3565 = !DILocation(line: 859, column: 16, scope: !3528)
!3566 = !DILocation(line: 859, column: 25, scope: !3554)
!3567 = !DILocation(line: 859, column: 22, scope: !3554)
!3568 = !DILocation(line: 859, column: 26, scope: !3528)
!3569 = !DILocation(line: 860, column: 27, scope: !3556)
!3570 = !DILocation(line: 860, column: 23, scope: !3556)
!3571 = !DILocation(line: 860, column: 32, scope: !3528)
!3572 = !DILocation(line: 862, column: 5, scope: !3528)
!3573 = !DILocation(line: 862, column: 6, scope: !3528)
!3574 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h84d608f03d06d5e4E", scope: !3575, file: !855, line: 857, type: !3589, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3615, retainedNodes: !3608)
!3575 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3576, templateParams: !21, identifier: "2dadacf74097b3b18c42d8591955d367")
!3576 = !{!3577}
!3577 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3575, file: !2, size: 128, align: 64, elements: !3578, templateParams: !21, identifier: "ef808568beb3fe5d95b1f277eeb5a2ab", discriminator: !3588)
!3578 = !{!3579, !3584}
!3579 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3577, file: !2, baseType: !3580, size: 128, align: 64, extraData: i64 0)
!3580 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3575, file: !2, size: 128, align: 64, elements: !3581, templateParams: !3583, identifier: "934eda5ac7ba604987d1bcaf64a3195c")
!3581 = !{!3582}
!3582 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3580, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3583 = !{!1117, !3462}
!3584 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3577, file: !2, baseType: !3585, size: 128, align: 64, extraData: i64 1)
!3585 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3575, file: !2, size: 128, align: 64, elements: !3586, templateParams: !3583, identifier: "927c60cd6e8a824332cf53b229420149")
!3586 = !{!3587}
!3587 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3585, file: !2, baseType: !3463, align: 8, offset: 64)
!3588 = !DIDerivedType(tag: DW_TAG_member, scope: !3575, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3589 = !DISubroutineType(types: !3590)
!3590 = !{!3591, !3575, !3605}
!3591 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3592, templateParams: !21, identifier: "3fec361f7fcba3ca93ae623f90aabb63")
!3592 = !{!3593}
!3593 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3591, file: !2, size: 128, align: 64, elements: !3594, templateParams: !21, identifier: "7b84955fa3dbcb0cf96af313a72f2485", discriminator: !3604)
!3594 = !{!3595, !3600}
!3595 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3593, file: !2, baseType: !3596, size: 128, align: 64, extraData: i64 3)
!3596 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3591, file: !2, size: 128, align: 64, elements: !3597, templateParams: !3599, identifier: "7028b64800fd9e1c6c62e09291b6fda")
!3597 = !{!3598}
!3598 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3596, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3599 = !{!1117, !880}
!3600 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3593, file: !2, baseType: !3601, size: 128, align: 64)
!3601 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3591, file: !2, size: 128, align: 64, elements: !3602, templateParams: !3599, identifier: "8791878ff8927bb971a79eaca2b9e049")
!3602 = !{!3603}
!3603 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3601, file: !2, baseType: !881, size: 128, align: 64)
!3604 = !DIDerivedType(tag: DW_TAG_member, scope: !3591, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3605 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3396, file: !2, size: 64, align: 64, elements: !3606, templateParams: !21, identifier: "cf5091a4fd5bdc465da824ef05abc5c2")
!3606 = !{!3607}
!3607 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3605, file: !2, baseType: !3548, size: 64, align: 64)
!3608 = !{!3609, !3610, !3611, !3613}
!3609 = !DILocalVariable(name: "self", arg: 1, scope: !3574, file: !855, line: 857, type: !3575)
!3610 = !DILocalVariable(name: "op", arg: 2, scope: !3574, file: !855, line: 857, type: !3605)
!3611 = !DILocalVariable(name: "t", scope: !3612, file: !855, line: 859, type: !682, align: 8)
!3612 = distinct !DILexicalBlock(scope: !3574, file: !855, line: 859, column: 13)
!3613 = !DILocalVariable(name: "e", scope: !3614, file: !855, line: 860, type: !3463, align: 1)
!3614 = distinct !DILexicalBlock(scope: !3574, file: !855, line: 860, column: 13)
!3615 = !{!1117, !3462, !930, !3616}
!3616 = !DITemplateTypeParameter(name: "O", type: !3605)
!3617 = !DILocation(line: 857, column: 42, scope: !3574)
!3618 = !DILocation(line: 857, column: 48, scope: !3574)
!3619 = !DILocation(line: 859, column: 16, scope: !3612)
!3620 = !DILocation(line: 860, column: 17, scope: !3614)
!3621 = !DILocation(line: 858, column: 15, scope: !3574)
!3622 = !DILocation(line: 858, column: 9, scope: !3574)
!3623 = !DILocation(line: 859, column: 16, scope: !3574)
!3624 = !DILocation(line: 859, column: 25, scope: !3612)
!3625 = !DILocation(line: 859, column: 22, scope: !3612)
!3626 = !DILocation(line: 859, column: 26, scope: !3574)
!3627 = !DILocation(line: 860, column: 27, scope: !3614)
!3628 = !DILocation(line: 860, column: 23, scope: !3614)
!3629 = !DILocation(line: 860, column: 32, scope: !3574)
!3630 = !DILocation(line: 862, column: 5, scope: !3574)
!3631 = !DILocation(line: 862, column: 6, scope: !3574)
!3632 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17ha04b1b3787f11152E", scope: !3633, file: !855, line: 857, type: !3647, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3674, retainedNodes: !3667)
!3633 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3634, templateParams: !21, identifier: "59c0dca7b6fecfae954b77028c2110c3")
!3634 = !{!3635}
!3635 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3633, file: !2, size: 128, align: 64, elements: !3636, templateParams: !21, identifier: "5455f5b846c765953fb8a0be81cae3aa", discriminator: !3646)
!3636 = !{!3637, !3642}
!3637 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3635, file: !2, baseType: !3638, size: 128, align: 64, extraData: i64 0)
!3638 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3633, file: !2, size: 128, align: 64, elements: !3639, templateParams: !3641, identifier: "1db2f7209a13f0404420a69ffc05c23b")
!3639 = !{!3640}
!3640 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3638, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3641 = !{!1282, !3462}
!3642 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3635, file: !2, baseType: !3643, size: 128, align: 64, extraData: i64 1)
!3643 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3633, file: !2, size: 128, align: 64, elements: !3644, templateParams: !3641, identifier: "528e6c6a64890b901e4da966814dd3e3")
!3644 = !{!3645}
!3645 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3643, file: !2, baseType: !3463, align: 8, offset: 64)
!3646 = !DIDerivedType(tag: DW_TAG_member, scope: !3633, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3647 = !DISubroutineType(types: !3648)
!3648 = !{!3649, !3633, !3663}
!3649 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3650, templateParams: !21, identifier: "30fb2614ac9b09ef3c246ffea8e6b230")
!3650 = !{!3651}
!3651 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3649, file: !2, size: 128, align: 64, elements: !3652, templateParams: !21, identifier: "f1322aec0aa8153177131144ab36883d", discriminator: !3662)
!3652 = !{!3653, !3658}
!3653 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3651, file: !2, baseType: !3654, size: 128, align: 64, extraData: i64 3)
!3654 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3649, file: !2, size: 128, align: 64, elements: !3655, templateParams: !3657, identifier: "c11c7b1a4f82fa5441b2be960438bbe0")
!3655 = !{!3656}
!3656 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3654, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3657 = !{!1282, !3480}
!3658 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3651, file: !2, baseType: !3659, size: 128, align: 64)
!3659 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3649, file: !2, size: 128, align: 64, elements: !3660, templateParams: !3657, identifier: "f5536dc941f102b5ffc4ad893335f0ae")
!3660 = !{!3661}
!3661 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3659, file: !2, baseType: !3481, size: 128, align: 64)
!3662 = !DIDerivedType(tag: DW_TAG_member, scope: !3649, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3663 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3664, file: !2, size: 64, align: 64, elements: !3665, templateParams: !21, identifier: "c3597d46108f60caa2681e81975e8001")
!3664 = !DINamespace(name: "translate_page", scope: !3335)
!3665 = !{!3666}
!3666 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !3663, file: !2, baseType: !1291, size: 64, align: 64)
!3667 = !{!3668, !3669, !3670, !3672}
!3668 = !DILocalVariable(name: "self", arg: 1, scope: !3632, file: !855, line: 857, type: !3633)
!3669 = !DILocalVariable(name: "op", arg: 2, scope: !3632, file: !855, line: 857, type: !3663)
!3670 = !DILocalVariable(name: "t", scope: !3671, file: !855, line: 859, type: !664, align: 8)
!3671 = distinct !DILexicalBlock(scope: !3632, file: !855, line: 859, column: 13)
!3672 = !DILocalVariable(name: "e", scope: !3673, file: !855, line: 860, type: !3463, align: 1)
!3673 = distinct !DILexicalBlock(scope: !3632, file: !855, line: 860, column: 13)
!3674 = !{!1282, !3462, !3511, !3675}
!3675 = !DITemplateTypeParameter(name: "O", type: !3663)
!3676 = !DILocation(line: 857, column: 42, scope: !3632)
!3677 = !DILocation(line: 857, column: 48, scope: !3632)
!3678 = !DILocation(line: 859, column: 16, scope: !3671)
!3679 = !DILocation(line: 860, column: 17, scope: !3673)
!3680 = !DILocation(line: 858, column: 15, scope: !3632)
!3681 = !DILocation(line: 858, column: 9, scope: !3632)
!3682 = !DILocation(line: 859, column: 16, scope: !3632)
!3683 = !DILocation(line: 859, column: 25, scope: !3671)
!3684 = !DILocation(line: 859, column: 22, scope: !3671)
!3685 = !DILocation(line: 859, column: 26, scope: !3632)
!3686 = !DILocation(line: 860, column: 27, scope: !3673)
!3687 = !DILocation(line: 860, column: 23, scope: !3673)
!3688 = !DILocation(line: 860, column: 32, scope: !3632)
!3689 = !DILocation(line: 862, column: 5, scope: !3632)
!3690 = !DILocation(line: 862, column: 6, scope: !3632)
!3691 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hab48d348214021a4E", scope: !3302, file: !855, line: 857, type: !3692, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3702, retainedNodes: !3695)
!3692 = !DISubroutineType(types: !3693)
!3693 = !{!3319, !3302, !3694}
!3694 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !3334, file: !2, align: 8, elements: !21, identifier: "5c160b20c0b22637c0cb5d5dec24cd24")
!3695 = !{!3696, !3697, !3698, !3700}
!3696 = !DILocalVariable(name: "self", arg: 1, scope: !3691, file: !855, line: 857, type: !3302)
!3697 = !DILocalVariable(name: "op", arg: 2, scope: !3691, file: !855, line: 857, type: !3694)
!3698 = !DILocalVariable(name: "t", scope: !3699, file: !855, line: 859, type: !664, align: 8)
!3699 = distinct !DILexicalBlock(scope: !3691, file: !855, line: 859, column: 13)
!3700 = !DILocalVariable(name: "e", scope: !3701, file: !855, line: 860, type: !795, align: 1)
!3701 = distinct !DILexicalBlock(scope: !3691, file: !855, line: 860, column: 13)
!3702 = !{!1282, !3311, !930, !3703}
!3703 = !DITemplateTypeParameter(name: "O", type: !3694)
!3704 = !DILocation(line: 857, column: 42, scope: !3691)
!3705 = !DILocation(line: 857, column: 48, scope: !3691)
!3706 = !DILocation(line: 859, column: 16, scope: !3699)
!3707 = !DILocation(line: 858, column: 15, scope: !3691)
!3708 = !DILocation(line: 858, column: 9, scope: !3691)
!3709 = !DILocation(line: 859, column: 16, scope: !3691)
!3710 = !DILocation(line: 859, column: 25, scope: !3699)
!3711 = !DILocation(line: 859, column: 22, scope: !3699)
!3712 = !DILocation(line: 859, column: 26, scope: !3691)
!3713 = !DILocation(line: 860, column: 17, scope: !3691)
!3714 = !DILocation(line: 860, column: 17, scope: !3701)
!3715 = !DILocation(line: 860, column: 27, scope: !3701)
!3716 = !DILocation(line: 860, column: 23, scope: !3701)
!3717 = !DILocation(line: 860, column: 32, scope: !3691)
!3718 = !DILocation(line: 862, column: 5, scope: !3691)
!3719 = !DILocation(line: 862, column: 6, scope: !3691)
!3720 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc863d65e0eeb1f74E", scope: !3302, file: !855, line: 857, type: !3721, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3731, retainedNodes: !3724)
!3721 = !DISubroutineType(types: !3722)
!3722 = !{!3319, !3302, !3723}
!3723 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3334, file: !2, align: 8, elements: !21, identifier: "a14c5ac8882db37ab4e407f614f33dd0")
!3724 = !{!3725, !3726, !3727, !3729}
!3725 = !DILocalVariable(name: "self", arg: 1, scope: !3720, file: !855, line: 857, type: !3302)
!3726 = !DILocalVariable(name: "op", arg: 2, scope: !3720, file: !855, line: 857, type: !3723)
!3727 = !DILocalVariable(name: "t", scope: !3728, file: !855, line: 859, type: !664, align: 8)
!3728 = distinct !DILexicalBlock(scope: !3720, file: !855, line: 859, column: 13)
!3729 = !DILocalVariable(name: "e", scope: !3730, file: !855, line: 860, type: !795, align: 1)
!3730 = distinct !DILexicalBlock(scope: !3720, file: !855, line: 860, column: 13)
!3731 = !{!1282, !3311, !930, !3732}
!3732 = !DITemplateTypeParameter(name: "O", type: !3723)
!3733 = !DILocation(line: 857, column: 42, scope: !3720)
!3734 = !DILocation(line: 857, column: 48, scope: !3720)
!3735 = !DILocation(line: 859, column: 16, scope: !3728)
!3736 = !DILocation(line: 858, column: 15, scope: !3720)
!3737 = !DILocation(line: 858, column: 9, scope: !3720)
!3738 = !DILocation(line: 859, column: 16, scope: !3720)
!3739 = !DILocation(line: 859, column: 25, scope: !3728)
!3740 = !DILocation(line: 859, column: 22, scope: !3728)
!3741 = !DILocation(line: 859, column: 26, scope: !3720)
!3742 = !DILocation(line: 860, column: 17, scope: !3720)
!3743 = !DILocation(line: 860, column: 17, scope: !3730)
!3744 = !DILocation(line: 860, column: 27, scope: !3730)
!3745 = !DILocation(line: 860, column: 23, scope: !3730)
!3746 = !DILocation(line: 860, column: 32, scope: !3720)
!3747 = !DILocation(line: 862, column: 5, scope: !3720)
!3748 = !DILocation(line: 862, column: 6, scope: !3720)
!3749 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hde2d6f08f2da3616E", scope: !3575, file: !855, line: 857, type: !3750, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3777, retainedNodes: !3770)
!3750 = !DISubroutineType(types: !3751)
!3751 = !{!3752, !3575, !3766}
!3752 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3753, templateParams: !21, identifier: "ddc669042d586761dcbf2e9bd49e6981")
!3753 = !{!3754}
!3754 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3752, file: !2, size: 128, align: 64, elements: !3755, templateParams: !21, identifier: "6fce604cd022e7af42cf8ff513b4bd22", discriminator: !3765)
!3755 = !{!3756, !3761}
!3756 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3754, file: !2, baseType: !3757, size: 128, align: 64, extraData: i64 3)
!3757 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3752, file: !2, size: 128, align: 64, elements: !3758, templateParams: !3760, identifier: "1715d0cb1c9ea0eaa77e4827cd0e2b86")
!3758 = !{!3759}
!3759 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3757, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3760 = !{!1117, !3480}
!3761 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3754, file: !2, baseType: !3762, size: 128, align: 64)
!3762 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3752, file: !2, size: 128, align: 64, elements: !3763, templateParams: !3760, identifier: "574f8f5088b9a3a03298133b6b7caaee")
!3763 = !{!3764}
!3764 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3762, file: !2, baseType: !3481, size: 128, align: 64)
!3765 = !DIDerivedType(tag: DW_TAG_member, scope: !3752, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3766 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3767, file: !2, size: 64, align: 64, elements: !3768, templateParams: !21, identifier: "96f49f77957d207f7c73add600510dd8")
!3767 = !DINamespace(name: "translate_page", scope: !3397)
!3768 = !{!3769}
!3769 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3766, file: !2, baseType: !1291, size: 64, align: 64)
!3770 = !{!3771, !3772, !3773, !3775}
!3771 = !DILocalVariable(name: "self", arg: 1, scope: !3749, file: !855, line: 857, type: !3575)
!3772 = !DILocalVariable(name: "op", arg: 2, scope: !3749, file: !855, line: 857, type: !3766)
!3773 = !DILocalVariable(name: "t", scope: !3774, file: !855, line: 859, type: !682, align: 8)
!3774 = distinct !DILexicalBlock(scope: !3749, file: !855, line: 859, column: 13)
!3775 = !DILocalVariable(name: "e", scope: !3776, file: !855, line: 860, type: !3463, align: 1)
!3776 = distinct !DILexicalBlock(scope: !3749, file: !855, line: 860, column: 13)
!3777 = !{!1117, !3462, !3511, !3778}
!3778 = !DITemplateTypeParameter(name: "O", type: !3766)
!3779 = !DILocation(line: 857, column: 42, scope: !3749)
!3780 = !DILocation(line: 857, column: 48, scope: !3749)
!3781 = !DILocation(line: 859, column: 16, scope: !3774)
!3782 = !DILocation(line: 860, column: 17, scope: !3776)
!3783 = !DILocation(line: 858, column: 15, scope: !3749)
!3784 = !DILocation(line: 858, column: 9, scope: !3749)
!3785 = !DILocation(line: 859, column: 16, scope: !3749)
!3786 = !DILocation(line: 859, column: 25, scope: !3774)
!3787 = !DILocation(line: 859, column: 22, scope: !3774)
!3788 = !DILocation(line: 859, column: 26, scope: !3749)
!3789 = !DILocation(line: 860, column: 27, scope: !3776)
!3790 = !DILocation(line: 860, column: 23, scope: !3776)
!3791 = !DILocation(line: 860, column: 32, scope: !3749)
!3792 = !DILocation(line: 862, column: 5, scope: !3749)
!3793 = !DILocation(line: 862, column: 6, scope: !3749)
!3794 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he05a79a388c45080E", scope: !3302, file: !855, line: 857, type: !3795, scopeLine: 857, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3805, retainedNodes: !3798)
!3795 = !DISubroutineType(types: !3796)
!3796 = !{!3319, !3302, !3797}
!3797 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3334, file: !2, align: 8, elements: !21, identifier: "1ee3231116e69699261c4260d0dd4d02")
!3798 = !{!3799, !3800, !3801, !3803}
!3799 = !DILocalVariable(name: "self", arg: 1, scope: !3794, file: !855, line: 857, type: !3302)
!3800 = !DILocalVariable(name: "op", arg: 2, scope: !3794, file: !855, line: 857, type: !3797)
!3801 = !DILocalVariable(name: "t", scope: !3802, file: !855, line: 859, type: !664, align: 8)
!3802 = distinct !DILexicalBlock(scope: !3794, file: !855, line: 859, column: 13)
!3803 = !DILocalVariable(name: "e", scope: !3804, file: !855, line: 860, type: !795, align: 1)
!3804 = distinct !DILexicalBlock(scope: !3794, file: !855, line: 860, column: 13)
!3805 = !{!1282, !3311, !930, !3806}
!3806 = !DITemplateTypeParameter(name: "O", type: !3797)
!3807 = !DILocation(line: 857, column: 42, scope: !3794)
!3808 = !DILocation(line: 857, column: 48, scope: !3794)
!3809 = !DILocation(line: 859, column: 16, scope: !3802)
!3810 = !DILocation(line: 858, column: 15, scope: !3794)
!3811 = !DILocation(line: 858, column: 9, scope: !3794)
!3812 = !DILocation(line: 859, column: 16, scope: !3794)
!3813 = !DILocation(line: 859, column: 25, scope: !3802)
!3814 = !DILocation(line: 859, column: 22, scope: !3802)
!3815 = !DILocation(line: 859, column: 26, scope: !3794)
!3816 = !DILocation(line: 860, column: 17, scope: !3794)
!3817 = !DILocation(line: 860, column: 17, scope: !3804)
!3818 = !DILocation(line: 860, column: 27, scope: !3804)
!3819 = !DILocation(line: 860, column: 23, scope: !3804)
!3820 = !DILocation(line: 860, column: 32, scope: !3794)
!3821 = !DILocation(line: 862, column: 5, scope: !3794)
!3822 = !DILocation(line: 862, column: 6, scope: !3794)
!3823 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hf232e34fe4c510ffE", scope: !3825, file: !3824, line: 203, type: !3828, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !3844)
!3824 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "a4a9b089b86ec74888517cdccbe35dbc")
!3825 = !DINamespace(name: "{impl#21}", scope: !3826)
!3826 = !DINamespace(name: "ptr_try_from_impls", scope: !3827)
!3827 = !DINamespace(name: "num", scope: !908)
!3828 = !DISubroutineType(types: !3829)
!3829 = !{!3830, !20}
!3830 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3831, templateParams: !21, identifier: "34bd95450acfd52f94901d65be965c14")
!3831 = !{!3832}
!3832 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3830, file: !2, size: 128, align: 64, elements: !3833, templateParams: !21, identifier: "4121b465a8bf7cec7dd69ebec0be3c86", discriminator: !3843)
!3833 = !{!3834, !3839}
!3834 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3832, file: !2, baseType: !3835, size: 128, align: 64, extraData: i64 0)
!3835 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3830, file: !2, size: 128, align: 64, elements: !3836, templateParams: !3838, identifier: "9c7233fe83da6d2eb073b3afb3b936cd")
!3836 = !{!3837}
!3837 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3835, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3838 = !{!224, !3237}
!3839 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3832, file: !2, baseType: !3840, size: 128, align: 64, extraData: i64 1)
!3840 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3830, file: !2, size: 128, align: 64, elements: !3841, templateParams: !3838, identifier: "ee501dd305252e934cf5eefe883d8b9")
!3841 = !{!3842}
!3842 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3840, file: !2, baseType: !3238, align: 8, offset: 64)
!3843 = !DIDerivedType(tag: DW_TAG_member, scope: !3830, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3844 = !{!3845}
!3845 = !DILocalVariable(name: "value", arg: 1, scope: !3823, file: !3824, line: 203, type: !20)
!3846 = !DILocation(line: 203, column: 25, scope: !3823)
!3847 = !DILocation(line: 204, column: 17, scope: !3823)
!3848 = !DILocation(line: 205, column: 14, scope: !3823)
!3849 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h1709d9954c058caeE", scope: !3850, file: !3824, line: 203, type: !3851, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !3853)
!3850 = !DINamespace(name: "{impl#3}", scope: !3826)
!3851 = !DISubroutineType(types: !3852)
!3852 = !{!3228, !9}
!3853 = !{!3854}
!3854 = !DILocalVariable(name: "value", arg: 1, scope: !3849, file: !3824, line: 203, type: !9)
!3855 = !DILocation(line: 203, column: 25, scope: !3849)
!3856 = !DILocation(line: 204, column: 17, scope: !3849)
!3857 = !DILocation(line: 205, column: 14, scope: !3849)
!3858 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha50c10176a3fdf76E", scope: !3859, file: !1037, line: 2400, type: !3860, scopeLine: 2400, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3865, retainedNodes: !3862)
!3859 = !DINamespace(name: "{impl#60}", scope: !108)
!3860 = !DISubroutineType(types: !3861)
!3861 = !{!192, !589, !210}
!3862 = !{!3863, !3864}
!3863 = !DILocalVariable(name: "self", arg: 1, scope: !3858, file: !1037, line: 2400, type: !589)
!3864 = !DILocalVariable(name: "f", arg: 2, scope: !3858, file: !1037, line: 2400, type: !210)
!3865 = !{!3866}
!3866 = !DITemplateTypeParameter(name: "T", type: !591)
!3867 = !DILocation(line: 2400, column: 20, scope: !3858)
!3868 = !DILocation(line: 2400, column: 27, scope: !3858)
!3869 = !DILocation(line: 2400, column: 71, scope: !3858)
!3870 = !{i64 4096}
!3871 = !DILocation(line: 2400, column: 62, scope: !3858)
!3872 = !DILocation(line: 2400, column: 84, scope: !3858)
!3873 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h5672600f99c2b547E", scope: !3874, file: !937, line: 725, type: !3875, scopeLine: 725, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3879, retainedNodes: !3877)
!3874 = !DINamespace(name: "{impl#3}", scope: !908)
!3875 = !DISubroutineType(types: !3876)
!3876 = !{!20, !20}
!3877 = !{!3878}
!3878 = !DILocalVariable(name: "self", arg: 1, scope: !3873, file: !937, line: 725, type: !20)
!3879 = !{!1254, !2553}
!3880 = !DILocation(line: 725, column: 13, scope: !3873)
!3881 = !DILocalVariable(name: "t", arg: 1, scope: !3882, file: !937, line: 736, type: !20)
!3882 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h522b86519a06e375E", scope: !938, file: !937, line: 736, type: !3875, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !3883)
!3883 = !{!3881}
!3884 = !DILocation(line: 736, column: 13, scope: !3882, inlinedAt: !3885)
!3885 = distinct !DILocation(line: 726, column: 9, scope: !3873)
!3886 = !DILocation(line: 727, column: 6, scope: !3873)
!3887 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<u64>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h119f1078400937acE", scope: !3889, file: !3888, line: 272, type: !3893, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3897, retainedNodes: !3895)
!3888 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/iter/traits/collect.rs", directory: "", checksumkind: CSK_MD5, checksum: "697d559cdba63f105535b8b53d6ea422")
!3889 = !DINamespace(name: "{impl#0}", scope: !3890)
!3890 = !DINamespace(name: "collect", scope: !3891)
!3891 = !DINamespace(name: "traits", scope: !3892)
!3892 = !DINamespace(name: "iter", scope: !61)
!3893 = !DISubroutineType(types: !3894)
!3894 = !{!1764, !1764}
!3895 = !{!3896}
!3896 = !DILocalVariable(name: "self", arg: 1, scope: !3887, file: !3888, line: 272, type: !1764)
!3897 = !{!1785}
!3898 = !DILocation(line: 272, column: 18, scope: !3887)
!3899 = !DILocation(line: 274, column: 6, scope: !3887)
!3900 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h1a7057cda873d825E", scope: !3889, file: !3888, line: 272, type: !3901, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3905, retainedNodes: !3903)
!3901 = !DISubroutineType(types: !3902)
!3902 = !{!1729, !1729}
!3903 = !{!3904}
!3904 = !DILocalVariable(name: "self", arg: 1, scope: !3900, file: !3888, line: 272, type: !1729)
!3905 = !{!1750}
!3906 = !DILocation(line: 272, column: 18, scope: !3900)
!3907 = !DILocation(line: 274, column: 6, scope: !3900)
!3908 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h7136d9bed686cf22E", scope: !3889, file: !3888, line: 272, type: !3909, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3913, retainedNodes: !3911)
!3909 = !DISubroutineType(types: !3910)
!3910 = !{!1655, !1655}
!3911 = !{!3912}
!3912 = !DILocalVariable(name: "self", arg: 1, scope: !3908, file: !3888, line: 272, type: !1655)
!3913 = !{!1680}
!3914 = !DILocation(line: 272, column: 18, scope: !3908)
!3915 = !DILocation(line: 274, column: 6, scope: !3908)
!3916 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hbcc7af6146fd7f46E", scope: !3889, file: !3888, line: 272, type: !3917, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3921, retainedNodes: !3919)
!3917 = !DISubroutineType(types: !3918)
!3918 = !{!1694, !1694}
!3919 = !{!3920}
!3920 = !DILocalVariable(name: "self", arg: 1, scope: !3916, file: !3888, line: 272, type: !1694)
!3921 = !{!1715}
!3922 = !DILocation(line: 272, column: 18, scope: !3916)
!3923 = !DILocation(line: 274, column: 6, scope: !3916)
!3924 = distinct !DISubprogram(name: "branch<u64>", linkageName: "_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h11c954f3bc75949eE", scope: !3925, file: !3153, line: 2422, type: !3926, scopeLine: 2422, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !3956)
!3925 = !DINamespace(name: "{impl#40}", scope: !124)
!3926 = !DISubroutineType(types: !3927)
!3927 = !{!3928, !1835}
!3928 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::option::Option<core::convert::Infallible>, u64>", scope: !3929, file: !2, size: 128, align: 64, elements: !3930, templateParams: !21, identifier: "d81cee46981b2a38a7b2a2f78f5f3b3")
!3929 = !DINamespace(name: "control_flow", scope: !1310)
!3930 = !{!3931}
!3931 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3928, file: !2, size: 128, align: 64, elements: !3932, templateParams: !21, identifier: "99ae700eb98d1b348c54c7a17555bd0d", discriminator: !3955)
!3932 = !{!3933, !3951}
!3933 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3931, file: !2, baseType: !3934, size: 128, align: 64, extraData: i64 0)
!3934 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3928, file: !2, size: 128, align: 64, elements: !3935, templateParams: !3937, identifier: "d6cc7d01aa9bb61768cdfe13781b7789")
!3935 = !{!3936}
!3936 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3934, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!3937 = !{!3938, !3950}
!3938 = !DITemplateTypeParameter(name: "B", type: !3939)
!3939 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !124, file: !2, align: 8, elements: !3940, templateParams: !21, identifier: "a85cea754dc3fcfe51ce87cf6b89e32")
!3940 = !{!3941}
!3941 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3939, file: !2, align: 8, elements: !3942, templateParams: !21, identifier: "be0a1db9ffc700ef4b237047a0809e46")
!3942 = !{!3943, !3946}
!3943 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3941, file: !2, baseType: !3944, align: 8)
!3944 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3939, file: !2, align: 8, elements: !21, templateParams: !3945, identifier: "2849df25846d148bcefddfcaf7ee21e0")
!3945 = !{!912}
!3946 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3941, file: !2, baseType: !3947, align: 8)
!3947 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3939, file: !2, align: 8, elements: !3948, templateParams: !3945, identifier: "1c26b9a28b1f0912cdebab62d47b2c53")
!3948 = !{!3949}
!3949 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3947, file: !2, baseType: !907, align: 8)
!3950 = !DITemplateTypeParameter(name: "C", type: !20)
!3951 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3931, file: !2, baseType: !3952, size: 128, align: 64, extraData: i64 1)
!3952 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3928, file: !2, size: 128, align: 64, elements: !3953, templateParams: !3937, identifier: "b908ec4247104a4129dfe927a651ad39")
!3953 = !{!3954}
!3954 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3952, file: !2, baseType: !3939, align: 8, offset: 64)
!3955 = !DIDerivedType(tag: DW_TAG_member, scope: !3928, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3956 = !{!3957, !3958}
!3957 = !DILocalVariable(name: "self", arg: 1, scope: !3924, file: !3153, line: 2422, type: !1835)
!3958 = !DILocalVariable(name: "v", scope: !3959, file: !3153, line: 2424, type: !20, align: 8)
!3959 = distinct !DILexicalBlock(scope: !3924, file: !3153, line: 2424, column: 13)
!3960 = !DILocation(line: 2422, column: 15, scope: !3924)
!3961 = !DILocation(line: 2423, column: 15, scope: !3924)
!3962 = !DILocation(line: 2423, column: 9, scope: !3924)
!3963 = !DILocation(line: 2425, column: 21, scope: !3924)
!3964 = !DILocation(line: 2425, column: 44, scope: !3924)
!3965 = !DILocation(line: 2424, column: 18, scope: !3924)
!3966 = !DILocation(line: 2424, column: 18, scope: !3959)
!3967 = !DILocation(line: 2424, column: 24, scope: !3959)
!3968 = !DILocation(line: 2427, column: 5, scope: !3924)
!3969 = !DILocation(line: 2427, column: 6, scope: !3924)
!3970 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h08ac7783261735d7E", scope: !3971, file: !855, line: 2090, type: !3972, scopeLine: 2090, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3327, retainedNodes: !3990)
!3971 = !DINamespace(name: "{impl#26}", scope: !193)
!3972 = !DISubroutineType(types: !3973)
!3973 = !{!3974, !3319}
!3974 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !3929, file: !2, size: 128, align: 64, elements: !3975, templateParams: !21, identifier: "9c1e36418198f0d3b302fc8164dbc4d8")
!3975 = !{!3976}
!3976 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3974, file: !2, size: 128, align: 64, elements: !3977, templateParams: !21, identifier: "20949249ee9df296d0ef23748c6ae80", discriminator: !3989)
!3977 = !{!3978, !3985}
!3978 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3976, file: !2, baseType: !3979, size: 128, align: 64, extraData: i64 3)
!3979 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3974, file: !2, size: 128, align: 64, elements: !3980, templateParams: !3982, identifier: "6629c95d6c60e62a1d2db6d626b1f39e")
!3980 = !{!3981}
!3981 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3979, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3982 = !{!3983, !3984}
!3983 = !DITemplateTypeParameter(name: "B", type: !899)
!3984 = !DITemplateTypeParameter(name: "C", type: !664)
!3985 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3976, file: !2, baseType: !3986, size: 128, align: 64)
!3986 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3974, file: !2, size: 128, align: 64, elements: !3987, templateParams: !3982, identifier: "6c39a83d046bfab9c334850772469a9c")
!3987 = !{!3988}
!3988 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3986, file: !2, baseType: !899, size: 128, align: 64)
!3989 = !DIDerivedType(tag: DW_TAG_member, scope: !3974, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!3990 = !{!3991, !3992, !3994}
!3991 = !DILocalVariable(name: "self", arg: 1, scope: !3970, file: !855, line: 2090, type: !3319)
!3992 = !DILocalVariable(name: "v", scope: !3993, file: !855, line: 2092, type: !664, align: 8)
!3993 = distinct !DILexicalBlock(scope: !3970, file: !855, line: 2092, column: 13)
!3994 = !DILocalVariable(name: "e", scope: !3995, file: !855, line: 2093, type: !881, align: 8)
!3995 = distinct !DILexicalBlock(scope: !3970, file: !855, line: 2093, column: 13)
!3996 = !DILocation(line: 2090, column: 15, scope: !3970)
!3997 = !DILocation(line: 2092, column: 16, scope: !3993)
!3998 = !DILocation(line: 2091, column: 15, scope: !3970)
!3999 = !{i64 0, i64 4}
!4000 = !DILocation(line: 2091, column: 9, scope: !3970)
!4001 = !DILocation(line: 2092, column: 16, scope: !3970)
!4002 = !DILocation(line: 2092, column: 44, scope: !3993)
!4003 = !DILocation(line: 2092, column: 22, scope: !3993)
!4004 = !DILocation(line: 2092, column: 45, scope: !3970)
!4005 = !DILocation(line: 2093, column: 17, scope: !3970)
!4006 = !DILocation(line: 2093, column: 17, scope: !3995)
!4007 = !DILocation(line: 2093, column: 42, scope: !3995)
!4008 = !DILocation(line: 2093, column: 23, scope: !3995)
!4009 = !DILocation(line: 2093, column: 48, scope: !3970)
!4010 = !DILocation(line: 2095, column: 6, scope: !3970)
!4011 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h3e987460ca6b926fE", scope: !3971, file: !855, line: 2090, type: !4012, scopeLine: 2090, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3599, retainedNodes: !4029)
!4012 = !DISubroutineType(types: !4013)
!4013 = !{!4014, !3591}
!4014 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !3929, file: !2, size: 128, align: 64, elements: !4015, templateParams: !21, identifier: "8410df7c9839164ec78c1ed1652f2d51")
!4015 = !{!4016}
!4016 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4014, file: !2, size: 128, align: 64, elements: !4017, templateParams: !21, identifier: "a293d5255e29e282de3f77f1d6c71047", discriminator: !4028)
!4017 = !{!4018, !4024}
!4018 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !4016, file: !2, baseType: !4019, size: 128, align: 64, extraData: i64 3)
!4019 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !4014, file: !2, size: 128, align: 64, elements: !4020, templateParams: !4022, identifier: "698e161baaef794e347a705d2cc10474")
!4020 = !{!4021}
!4021 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4019, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!4022 = !{!3983, !4023}
!4023 = !DITemplateTypeParameter(name: "C", type: !682)
!4024 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !4016, file: !2, baseType: !4025, size: 128, align: 64)
!4025 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !4014, file: !2, size: 128, align: 64, elements: !4026, templateParams: !4022, identifier: "b6a68e4df6307d416e44c5903df7f47c")
!4026 = !{!4027}
!4027 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4025, file: !2, baseType: !899, size: 128, align: 64)
!4028 = !DIDerivedType(tag: DW_TAG_member, scope: !4014, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4029 = !{!4030, !4031, !4033}
!4030 = !DILocalVariable(name: "self", arg: 1, scope: !4011, file: !855, line: 2090, type: !3591)
!4031 = !DILocalVariable(name: "v", scope: !4032, file: !855, line: 2092, type: !682, align: 8)
!4032 = distinct !DILexicalBlock(scope: !4011, file: !855, line: 2092, column: 13)
!4033 = !DILocalVariable(name: "e", scope: !4034, file: !855, line: 2093, type: !881, align: 8)
!4034 = distinct !DILexicalBlock(scope: !4011, file: !855, line: 2093, column: 13)
!4035 = !DILocation(line: 2090, column: 15, scope: !4011)
!4036 = !DILocation(line: 2092, column: 16, scope: !4032)
!4037 = !DILocation(line: 2091, column: 15, scope: !4011)
!4038 = !DILocation(line: 2091, column: 9, scope: !4011)
!4039 = !DILocation(line: 2092, column: 16, scope: !4011)
!4040 = !DILocation(line: 2092, column: 44, scope: !4032)
!4041 = !DILocation(line: 2092, column: 22, scope: !4032)
!4042 = !DILocation(line: 2092, column: 45, scope: !4011)
!4043 = !DILocation(line: 2093, column: 17, scope: !4011)
!4044 = !DILocation(line: 2093, column: 17, scope: !4034)
!4045 = !DILocation(line: 2093, column: 42, scope: !4034)
!4046 = !DILocation(line: 2093, column: 23, scope: !4034)
!4047 = !DILocation(line: 2093, column: 48, scope: !4011)
!4048 = !DILocation(line: 2095, column: 6, scope: !4011)
!4049 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hfeaef39d7a6c265aE", scope: !3971, file: !855, line: 2090, type: !4050, scopeLine: 2090, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3539, retainedNodes: !4067)
!4050 = !DISubroutineType(types: !4051)
!4051 = !{!4052, !3531}
!4052 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !3929, file: !2, size: 128, align: 64, elements: !4053, templateParams: !21, identifier: "1c248e939be20084c5c2c12a75394984")
!4053 = !{!4054}
!4054 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4052, file: !2, size: 128, align: 64, elements: !4055, templateParams: !21, identifier: "168340ddf6c2317377604bc2f0097153", discriminator: !4066)
!4055 = !{!4056, !4062}
!4056 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !4054, file: !2, baseType: !4057, size: 128, align: 64, extraData: i64 3)
!4057 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !4052, file: !2, size: 128, align: 64, elements: !4058, templateParams: !4060, identifier: "e06ae68c34af2bbbaab6b42aed7428b6")
!4058 = !{!4059}
!4059 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4057, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!4060 = !{!3983, !4061}
!4061 = !DITemplateTypeParameter(name: "C", type: !698)
!4062 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !4054, file: !2, baseType: !4063, size: 128, align: 64)
!4063 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !4052, file: !2, size: 128, align: 64, elements: !4064, templateParams: !4060, identifier: "b930842950343fc164b932b252743336")
!4064 = !{!4065}
!4065 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4063, file: !2, baseType: !899, size: 128, align: 64)
!4066 = !DIDerivedType(tag: DW_TAG_member, scope: !4052, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4067 = !{!4068, !4069, !4071}
!4068 = !DILocalVariable(name: "self", arg: 1, scope: !4049, file: !855, line: 2090, type: !3531)
!4069 = !DILocalVariable(name: "v", scope: !4070, file: !855, line: 2092, type: !698, align: 8)
!4070 = distinct !DILexicalBlock(scope: !4049, file: !855, line: 2092, column: 13)
!4071 = !DILocalVariable(name: "e", scope: !4072, file: !855, line: 2093, type: !881, align: 8)
!4072 = distinct !DILexicalBlock(scope: !4049, file: !855, line: 2093, column: 13)
!4073 = !DILocation(line: 2090, column: 15, scope: !4049)
!4074 = !DILocation(line: 2092, column: 16, scope: !4070)
!4075 = !DILocation(line: 2091, column: 15, scope: !4049)
!4076 = !DILocation(line: 2091, column: 9, scope: !4049)
!4077 = !DILocation(line: 2092, column: 16, scope: !4049)
!4078 = !DILocation(line: 2092, column: 44, scope: !4070)
!4079 = !DILocation(line: 2092, column: 22, scope: !4070)
!4080 = !DILocation(line: 2092, column: 45, scope: !4049)
!4081 = !DILocation(line: 2093, column: 17, scope: !4049)
!4082 = !DILocation(line: 2093, column: 17, scope: !4072)
!4083 = !DILocation(line: 2093, column: 42, scope: !4072)
!4084 = !DILocation(line: 2093, column: 23, scope: !4072)
!4085 = !DILocation(line: 2093, column: 48, scope: !4049)
!4086 = !DILocation(line: 2095, column: 6, scope: !4049)
!4087 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h95353d37d469ab9cE", scope: !4088, file: !3153, line: 2434, type: !4089, scopeLine: 2434, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !4102)
!4088 = !DINamespace(name: "{impl#41}", scope: !124)
!4089 = !DISubroutineType(types: !4090)
!4090 = !{!4091, !3939}
!4091 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 128, align: 64, elements: !4092, templateParams: !21, identifier: "6987c1a4724645a9326eb0acfb7764c0")
!4092 = !{!4093}
!4093 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4091, file: !2, size: 128, align: 64, elements: !4094, templateParams: !21, identifier: "6280507801c11d26e20f263dc196c99b", discriminator: !4101)
!4094 = !{!4095, !4097}
!4095 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4093, file: !2, baseType: !4096, size: 128, align: 64, extraData: i64 0)
!4096 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4091, file: !2, size: 128, align: 64, elements: !21, templateParams: !1102, identifier: "43ea9e498177e9e7b46952edaed7c77")
!4097 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4093, file: !2, baseType: !4098, size: 128, align: 64, extraData: i64 1)
!4098 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4091, file: !2, size: 128, align: 64, elements: !4099, templateParams: !1102, identifier: "dfc130cafcf656e5574540bce2fc173")
!4099 = !{!4100}
!4100 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4098, file: !2, baseType: !31, size: 64, align: 64, offset: 64)
!4101 = !DIDerivedType(tag: DW_TAG_member, scope: !4091, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4102 = !{!4103}
!4103 = !DILocalVariable(name: "residual", arg: 1, scope: !4087, file: !3153, line: 2434, type: !3939)
!4104 = !DILocation(line: 2434, column: 22, scope: !4087)
!4105 = !DILocation(line: 2436, column: 21, scope: !4087)
!4106 = !DILocation(line: 2438, column: 6, scope: !4087)
!4107 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h01cbe73140bb2371E", scope: !4109, file: !4108, line: 861, type: !4110, scopeLine: 861, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4128)
!4108 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "cac6d1e128cc89d3774a67133ccbdde9")
!4109 = !DINamespace(name: "{impl#18}", scope: !1309)
!4110 = !DISubroutineType(types: !4111)
!4111 = !{!4112, !4127}
!4112 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !4113, templateParams: !21, identifier: "af7445968b06e8f5788767cbacad7790")
!4113 = !{!4114}
!4114 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4112, file: !2, size: 128, align: 64, elements: !4115, templateParams: !21, identifier: "902605a2b53db55ef71f06ee9c8920b3", discriminator: !4126)
!4115 = !{!4116, !4120, !4124}
!4116 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !4114, file: !2, baseType: !4117, size: 128, align: 64, extraData: i64 0)
!4117 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !4112, file: !2, size: 128, align: 64, elements: !4118, templateParams: !2101, identifier: "d2b64dd6b10569a027eda30a562b748d")
!4118 = !{!4119}
!4119 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4117, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4120 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !4114, file: !2, baseType: !4121, size: 128, align: 64, extraData: i64 1)
!4121 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !4112, file: !2, size: 128, align: 64, elements: !4122, templateParams: !2101, identifier: "d756c065ebba5f68be7933852ffbabdd")
!4122 = !{!4123}
!4123 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4121, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4124 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !4114, file: !2, baseType: !4125, size: 128, align: 64, extraData: i64 2)
!4125 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !4112, file: !2, size: 128, align: 64, elements: !21, templateParams: !2101, identifier: "dd4ac8bdba06193c7dedb0e0423c2381")
!4126 = !DIDerivedType(tag: DW_TAG_member, scope: !4112, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4127 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !1308, size: 64, align: 64, dwarfAddressSpace: 0)
!4128 = !{!4129}
!4129 = !DILocalVariable(name: "self", arg: 1, scope: !4107, file: !4108, line: 861, type: !4127)
!4130 = !DILocation(line: 861, column: 20, scope: !4107)
!4131 = !DILocation(line: 862, column: 9, scope: !4107)
!4132 = !DILocation(line: 863, column: 6, scope: !4107)
!4133 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h52d017f8fd66e6f7E", scope: !4109, file: !4108, line: 864, type: !4110, scopeLine: 864, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4134)
!4134 = !{!4135}
!4135 = !DILocalVariable(name: "self", arg: 1, scope: !4133, file: !4108, line: 864, type: !4127)
!4136 = !DILocation(line: 864, column: 18, scope: !4133)
!4137 = !DILocation(line: 865, column: 18, scope: !4133)
!4138 = !DILocation(line: 865, column: 9, scope: !4133)
!4139 = !DILocation(line: 866, column: 6, scope: !4133)
!4140 = distinct !DISubprogram(name: "next<x86_64::addr::VirtAddr>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h02194d65a710eac8E", scope: !4142, file: !4141, line: 124, type: !4143, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !4157)
!4141 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter/macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "bf4d5ecd29114796ade3f5a8cc6e92b3")
!4142 = !DINamespace(name: "{impl#181}", scope: !1656)
!4143 = !DISubroutineType(types: !4144)
!4144 = !{!4145, !4156}
!4145 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 64, align: 64, elements: !4146, templateParams: !21, identifier: "3becd7bee8f13196a8bca68818156409")
!4146 = !{!4147}
!4147 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4145, file: !2, size: 64, align: 64, elements: !4148, templateParams: !21, identifier: "b0474864c2d5160babb8def2ebadf6fc", discriminator: !4155)
!4148 = !{!4149, !4151}
!4149 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4147, file: !2, baseType: !4150, size: 64, align: 64, extraData: i64 0)
!4150 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4145, file: !2, size: 64, align: 64, elements: !21, templateParams: !1704, identifier: "5c3705fede7099c598ad47bea851ac85")
!4151 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4147, file: !2, baseType: !4152, size: 64, align: 64)
!4152 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4145, file: !2, size: 64, align: 64, elements: !4153, templateParams: !1704, identifier: "3026b4aa5af43c9f7d47fd30ef0ad08")
!4153 = !{!4154}
!4154 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4152, file: !2, baseType: !30, size: 64, align: 64)
!4155 = !DIDerivedType(tag: DW_TAG_member, scope: !4145, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4156 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::addr::VirtAddr>", baseType: !1694, size: 64, align: 64, dwarfAddressSpace: 0)
!4157 = !{!4158}
!4158 = !DILocalVariable(name: "self", arg: 1, scope: !4140, file: !4141, line: 124, type: !4156)
!4159 = !DILocation(line: 124, column: 21, scope: !4140)
!4160 = !DILocation(line: 132, column: 29, scope: !4140)
!4161 = !DILocalVariable(name: "self", arg: 1, scope: !4162, file: !2439, line: 325, type: !1697)
!4162 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h93119cf0c30c06a1E", scope: !1697, file: !2439, line: 325, type: !4163, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !4165)
!4163 = !DISubroutineType(types: !4164)
!4164 = !{!2141, !1697}
!4165 = !{!4161}
!4166 = !DILocation(line: 325, column: 25, scope: !4162, inlinedAt: !4167)
!4167 = distinct !DILocation(line: 132, column: 29, scope: !4140)
!4168 = !DILocation(line: 132, column: 28, scope: !4140)
!4169 = !DILocation(line: 132, column: 21, scope: !4140)
!4170 = !DILocation(line: 133, column: 24, scope: !4140)
!4171 = !DILocation(line: 136, column: 24, scope: !4140)
!4172 = !DILocation(line: 325, column: 25, scope: !4162, inlinedAt: !4173)
!4173 = distinct !DILocation(line: 136, column: 24, scope: !4140)
!4174 = !DILocation(line: 134, column: 33, scope: !4140)
!4175 = !DILocation(line: 134, column: 32, scope: !4140)
!4176 = !DILocation(line: 134, column: 25, scope: !4140)
!4177 = !DILocation(line: 133, column: 21, scope: !4140)
!4178 = !DILocalVariable(name: "self", arg: 1, scope: !4179, file: !4141, line: 75, type: !4156)
!4179 = distinct !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h37d7f96c69c5fb2cE", scope: !1694, file: !4141, line: 75, type: !4180, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !4182)
!4180 = !DISubroutineType(types: !4181)
!4181 = !{!1700, !4156, !9}
!4182 = !{!4178, !4183, !4184}
!4183 = !DILocalVariable(name: "offset", arg: 2, scope: !4179, file: !4141, line: 75, type: !9)
!4184 = !DILocalVariable(name: "old", scope: !4185, file: !4141, line: 80, type: !2141, align: 8)
!4185 = distinct !DILexicalBlock(scope: !4179, file: !4141, line: 80, column: 21)
!4186 = !DILocation(line: 75, column: 38, scope: !4179, inlinedAt: !4187)
!4187 = distinct !DILocation(line: 139, column: 30, scope: !4140)
!4188 = !DILocation(line: 75, column: 49, scope: !4179, inlinedAt: !4187)
!4189 = !DILocation(line: 80, column: 31, scope: !4179, inlinedAt: !4187)
!4190 = !DILocation(line: 325, column: 25, scope: !4162, inlinedAt: !4191)
!4191 = distinct !DILocation(line: 80, column: 31, scope: !4179, inlinedAt: !4187)
!4192 = !DILocation(line: 80, column: 25, scope: !4185, inlinedAt: !4187)
!4193 = !DILocation(line: 83, column: 64, scope: !4185, inlinedAt: !4187)
!4194 = !DILocation(line: 325, column: 25, scope: !4162, inlinedAt: !4195)
!4195 = distinct !DILocation(line: 83, column: 64, scope: !4185, inlinedAt: !4187)
!4196 = !DILocalVariable(name: "self", arg: 1, scope: !4197, file: !2275, line: 1029, type: !2141)
!4197 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hceee41a95160f6b8E", scope: !2277, file: !2275, line: 1029, type: !4198, scopeLine: 1029, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !4200)
!4198 = !DISubroutineType(types: !4199)
!4199 = !{!2141, !2141, !9}
!4200 = !{!4196, !4201}
!4201 = !DILocalVariable(name: "count", arg: 2, scope: !4197, file: !2275, line: 1029, type: !9)
!4202 = !DILocation(line: 1029, column: 29, scope: !4197, inlinedAt: !4203)
!4203 = distinct !DILocation(line: 83, column: 64, scope: !4185, inlinedAt: !4187)
!4204 = !DILocation(line: 1029, column: 35, scope: !4197, inlinedAt: !4203)
!4205 = !DILocalVariable(name: "self", arg: 1, scope: !4206, file: !2275, line: 480, type: !2141)
!4206 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h917ff0973e240295E", scope: !2277, file: !2275, line: 480, type: !4207, scopeLine: 480, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !4209)
!4207 = !DISubroutineType(types: !4208)
!4208 = !{!2141, !2141, !2850}
!4209 = !{!4205, !4210}
!4210 = !DILocalVariable(name: "count", arg: 2, scope: !4206, file: !2275, line: 480, type: !2850)
!4211 = !DILocation(line: 480, column: 32, scope: !4206, inlinedAt: !4212)
!4212 = distinct !DILocation(line: 1034, column: 18, scope: !4197, inlinedAt: !4203)
!4213 = !DILocation(line: 480, column: 38, scope: !4206, inlinedAt: !4212)
!4214 = !DILocation(line: 487, column: 18, scope: !4206, inlinedAt: !4212)
!4215 = !DILocation(line: 83, column: 41, scope: !4185, inlinedAt: !4187)
!4216 = !DILocation(line: 83, column: 21, scope: !4185, inlinedAt: !4187)
!4217 = !DILocation(line: 84, column: 21, scope: !4185, inlinedAt: !4187)
!4218 = !DILocation(line: 86, column: 14, scope: !4179, inlinedAt: !4187)
!4219 = !DILocation(line: 139, column: 25, scope: !4140)
!4220 = !DILocation(line: 136, column: 21, scope: !4140)
!4221 = !DILocation(line: 137, column: 25, scope: !4140)
!4222 = !DILocation(line: 142, column: 14, scope: !4140)
!4223 = distinct !DISubprogram(name: "next<u64>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2dc0137b5ea07cd4E", scope: !4142, file: !4141, line: 124, type: !4224, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !4238)
!4224 = !DISubroutineType(types: !4225)
!4225 = !{!4226, !4237}
!4226 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&u64>", scope: !124, file: !2, size: 64, align: 64, elements: !4227, templateParams: !21, identifier: "8bfaadb0ef2963d76ccf36b80cf4a443")
!4227 = !{!4228}
!4228 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4226, file: !2, size: 64, align: 64, elements: !4229, templateParams: !21, identifier: "163dd495c944f566691935ee335f385f", discriminator: !4236)
!4229 = !{!4230, !4232}
!4230 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4228, file: !2, baseType: !4231, size: 64, align: 64, extraData: i64 0)
!4231 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4226, file: !2, size: 64, align: 64, elements: !21, templateParams: !1774, identifier: "242330dd8af2092f3af276ca707dcc2")
!4232 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4228, file: !2, baseType: !4233, size: 64, align: 64)
!4233 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4226, file: !2, size: 64, align: 64, elements: !4234, templateParams: !1774, identifier: "1b788d78adeb4cf3c733e3afac6f5e24")
!4234 = !{!4235}
!4235 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4233, file: !2, baseType: !87, size: 64, align: 64)
!4236 = !DIDerivedType(tag: DW_TAG_member, scope: !4226, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4237 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<u64>", baseType: !1764, size: 64, align: 64, dwarfAddressSpace: 0)
!4238 = !{!4239}
!4239 = !DILocalVariable(name: "self", arg: 1, scope: !4223, file: !4141, line: 124, type: !4237)
!4240 = !DILocation(line: 124, column: 21, scope: !4223)
!4241 = !DILocation(line: 132, column: 29, scope: !4223)
!4242 = !DILocalVariable(name: "self", arg: 1, scope: !4243, file: !2439, line: 325, type: !1767)
!4243 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17haa4a4e05a9224865E", scope: !1767, file: !2439, line: 325, type: !4244, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !4246)
!4244 = !DISubroutineType(types: !4245)
!4245 = !{!2057, !1767}
!4246 = !{!4242}
!4247 = !DILocation(line: 325, column: 25, scope: !4243, inlinedAt: !4248)
!4248 = distinct !DILocation(line: 132, column: 29, scope: !4223)
!4249 = !DILocation(line: 132, column: 28, scope: !4223)
!4250 = !DILocation(line: 132, column: 21, scope: !4223)
!4251 = !DILocation(line: 133, column: 24, scope: !4223)
!4252 = !DILocation(line: 136, column: 24, scope: !4223)
!4253 = !DILocation(line: 325, column: 25, scope: !4243, inlinedAt: !4254)
!4254 = distinct !DILocation(line: 136, column: 24, scope: !4223)
!4255 = !DILocation(line: 134, column: 33, scope: !4223)
!4256 = !DILocation(line: 134, column: 32, scope: !4223)
!4257 = !DILocation(line: 134, column: 25, scope: !4223)
!4258 = !DILocation(line: 133, column: 21, scope: !4223)
!4259 = !DILocalVariable(name: "self", arg: 1, scope: !4260, file: !4141, line: 75, type: !4237)
!4260 = distinct !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h160daee8e1c379fbE", scope: !1764, file: !4141, line: 75, type: !4261, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !4263)
!4261 = !DISubroutineType(types: !4262)
!4262 = !{!1770, !4237, !9}
!4263 = !{!4259, !4264, !4265}
!4264 = !DILocalVariable(name: "offset", arg: 2, scope: !4260, file: !4141, line: 75, type: !9)
!4265 = !DILocalVariable(name: "old", scope: !4266, file: !4141, line: 80, type: !2057, align: 8)
!4266 = distinct !DILexicalBlock(scope: !4260, file: !4141, line: 80, column: 21)
!4267 = !DILocation(line: 75, column: 38, scope: !4260, inlinedAt: !4268)
!4268 = distinct !DILocation(line: 139, column: 30, scope: !4223)
!4269 = !DILocation(line: 75, column: 49, scope: !4260, inlinedAt: !4268)
!4270 = !DILocation(line: 80, column: 31, scope: !4260, inlinedAt: !4268)
!4271 = !DILocation(line: 325, column: 25, scope: !4243, inlinedAt: !4272)
!4272 = distinct !DILocation(line: 80, column: 31, scope: !4260, inlinedAt: !4268)
!4273 = !DILocation(line: 80, column: 25, scope: !4266, inlinedAt: !4268)
!4274 = !DILocation(line: 83, column: 64, scope: !4266, inlinedAt: !4268)
!4275 = !DILocation(line: 325, column: 25, scope: !4243, inlinedAt: !4276)
!4276 = distinct !DILocation(line: 83, column: 64, scope: !4266, inlinedAt: !4268)
!4277 = !DILocalVariable(name: "self", arg: 1, scope: !4278, file: !2275, line: 1029, type: !2057)
!4278 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h5102426595cd8ab8E", scope: !2277, file: !2275, line: 1029, type: !4279, scopeLine: 1029, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !4281)
!4279 = !DISubroutineType(types: !4280)
!4280 = !{!2057, !2057, !9}
!4281 = !{!4277, !4282}
!4282 = !DILocalVariable(name: "count", arg: 2, scope: !4278, file: !2275, line: 1029, type: !9)
!4283 = !DILocation(line: 1029, column: 29, scope: !4278, inlinedAt: !4284)
!4284 = distinct !DILocation(line: 83, column: 64, scope: !4266, inlinedAt: !4268)
!4285 = !DILocation(line: 1029, column: 35, scope: !4278, inlinedAt: !4284)
!4286 = !DILocalVariable(name: "self", arg: 1, scope: !4287, file: !2275, line: 480, type: !2057)
!4287 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h566a32c6f54ab305E", scope: !2277, file: !2275, line: 480, type: !4288, scopeLine: 480, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !4290)
!4288 = !DISubroutineType(types: !4289)
!4289 = !{!2057, !2057, !2850}
!4290 = !{!4286, !4291}
!4291 = !DILocalVariable(name: "count", arg: 2, scope: !4287, file: !2275, line: 480, type: !2850)
!4292 = !DILocation(line: 480, column: 32, scope: !4287, inlinedAt: !4293)
!4293 = distinct !DILocation(line: 1034, column: 18, scope: !4278, inlinedAt: !4284)
!4294 = !DILocation(line: 480, column: 38, scope: !4287, inlinedAt: !4293)
!4295 = !DILocation(line: 487, column: 18, scope: !4287, inlinedAt: !4293)
!4296 = !DILocation(line: 83, column: 41, scope: !4266, inlinedAt: !4268)
!4297 = !DILocation(line: 83, column: 21, scope: !4266, inlinedAt: !4268)
!4298 = !DILocation(line: 84, column: 21, scope: !4266, inlinedAt: !4268)
!4299 = !DILocation(line: 86, column: 14, scope: !4260, inlinedAt: !4268)
!4300 = !DILocation(line: 139, column: 25, scope: !4223)
!4301 = !DILocation(line: 136, column: 21, scope: !4223)
!4302 = !DILocation(line: 137, column: 25, scope: !4223)
!4303 = !DILocation(line: 142, column: 14, scope: !4223)
!4304 = distinct !DISubprogram(name: "next<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h4d7d4fea0ece46a6E", scope: !4142, file: !4141, line: 124, type: !4305, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4319)
!4305 = !DISubroutineType(types: !4306)
!4306 = !{!4307, !4318}
!4307 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !124, file: !2, size: 64, align: 64, elements: !4308, templateParams: !21, identifier: "dab734d011f6849b594770af4638f75c")
!4308 = !{!4309}
!4309 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4307, file: !2, size: 64, align: 64, elements: !4310, templateParams: !21, identifier: "79f558e607c83c711d853e1f832d5050", discriminator: !4317)
!4310 = !{!4311, !4313}
!4311 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4309, file: !2, baseType: !4312, size: 64, align: 64, extraData: i64 0)
!4312 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4307, file: !2, size: 64, align: 64, elements: !21, templateParams: !1739, identifier: "5648913b776ff16085be567d80eff885")
!4313 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4309, file: !2, baseType: !4314, size: 64, align: 64)
!4314 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4307, file: !2, size: 64, align: 64, elements: !4315, templateParams: !1739, identifier: "26b947dedd26a471ed343a63fa5d0332")
!4315 = !{!4316}
!4316 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4314, file: !2, baseType: !43, size: 64, align: 64)
!4317 = !DIDerivedType(tag: DW_TAG_member, scope: !4307, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4318 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", baseType: !1729, size: 64, align: 64, dwarfAddressSpace: 0)
!4319 = !{!4320}
!4320 = !DILocalVariable(name: "self", arg: 1, scope: !4304, file: !4141, line: 124, type: !4318)
!4321 = !DILocation(line: 124, column: 21, scope: !4304)
!4322 = !DILocation(line: 132, column: 29, scope: !4304)
!4323 = !DILocalVariable(name: "self", arg: 1, scope: !4324, file: !2439, line: 325, type: !1732)
!4324 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h6fb3a19e6c112cf0E", scope: !1732, file: !2439, line: 325, type: !4325, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4327)
!4325 = !DISubroutineType(types: !4326)
!4326 = !{!1955, !1732}
!4327 = !{!4323}
!4328 = !DILocation(line: 325, column: 25, scope: !4324, inlinedAt: !4329)
!4329 = distinct !DILocation(line: 132, column: 29, scope: !4304)
!4330 = !DILocation(line: 132, column: 28, scope: !4304)
!4331 = !DILocation(line: 132, column: 21, scope: !4304)
!4332 = !DILocation(line: 133, column: 24, scope: !4304)
!4333 = !DILocation(line: 136, column: 24, scope: !4304)
!4334 = !DILocation(line: 325, column: 25, scope: !4324, inlinedAt: !4335)
!4335 = distinct !DILocation(line: 136, column: 24, scope: !4304)
!4336 = !DILocation(line: 134, column: 33, scope: !4304)
!4337 = !DILocation(line: 134, column: 32, scope: !4304)
!4338 = !DILocation(line: 134, column: 25, scope: !4304)
!4339 = !DILocation(line: 133, column: 21, scope: !4304)
!4340 = !DILocalVariable(name: "self", arg: 1, scope: !4341, file: !4141, line: 75, type: !4318)
!4341 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h1f7e8c8f367e1777E", scope: !1729, file: !4141, line: 75, type: !4342, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4344)
!4342 = !DISubroutineType(types: !4343)
!4343 = !{!1735, !4318, !9}
!4344 = !{!4340, !4345, !4346}
!4345 = !DILocalVariable(name: "offset", arg: 2, scope: !4341, file: !4141, line: 75, type: !9)
!4346 = !DILocalVariable(name: "old", scope: !4347, file: !4141, line: 80, type: !1955, align: 8)
!4347 = distinct !DILexicalBlock(scope: !4341, file: !4141, line: 80, column: 21)
!4348 = !DILocation(line: 75, column: 38, scope: !4341, inlinedAt: !4349)
!4349 = distinct !DILocation(line: 139, column: 30, scope: !4304)
!4350 = !DILocation(line: 75, column: 49, scope: !4341, inlinedAt: !4349)
!4351 = !DILocation(line: 80, column: 31, scope: !4341, inlinedAt: !4349)
!4352 = !DILocation(line: 325, column: 25, scope: !4324, inlinedAt: !4353)
!4353 = distinct !DILocation(line: 80, column: 31, scope: !4341, inlinedAt: !4349)
!4354 = !DILocation(line: 80, column: 25, scope: !4347, inlinedAt: !4349)
!4355 = !DILocation(line: 83, column: 64, scope: !4347, inlinedAt: !4349)
!4356 = !DILocation(line: 325, column: 25, scope: !4324, inlinedAt: !4357)
!4357 = distinct !DILocation(line: 83, column: 64, scope: !4347, inlinedAt: !4349)
!4358 = !DILocalVariable(name: "self", arg: 1, scope: !4359, file: !2275, line: 1029, type: !1955)
!4359 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hf3e7e84359580c0bE", scope: !2277, file: !2275, line: 1029, type: !4360, scopeLine: 1029, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4362)
!4360 = !DISubroutineType(types: !4361)
!4361 = !{!1955, !1955, !9}
!4362 = !{!4358, !4363}
!4363 = !DILocalVariable(name: "count", arg: 2, scope: !4359, file: !2275, line: 1029, type: !9)
!4364 = !DILocation(line: 1029, column: 29, scope: !4359, inlinedAt: !4365)
!4365 = distinct !DILocation(line: 83, column: 64, scope: !4347, inlinedAt: !4349)
!4366 = !DILocation(line: 1029, column: 35, scope: !4359, inlinedAt: !4365)
!4367 = !DILocalVariable(name: "self", arg: 1, scope: !4368, file: !2275, line: 480, type: !1955)
!4368 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h6d18728b1fc0036bE", scope: !2277, file: !2275, line: 480, type: !4369, scopeLine: 480, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4371)
!4369 = !DISubroutineType(types: !4370)
!4370 = !{!1955, !1955, !2850}
!4371 = !{!4367, !4372}
!4372 = !DILocalVariable(name: "count", arg: 2, scope: !4368, file: !2275, line: 480, type: !2850)
!4373 = !DILocation(line: 480, column: 32, scope: !4368, inlinedAt: !4374)
!4374 = distinct !DILocation(line: 1034, column: 18, scope: !4359, inlinedAt: !4365)
!4375 = !DILocation(line: 480, column: 38, scope: !4368, inlinedAt: !4374)
!4376 = !DILocation(line: 487, column: 18, scope: !4368, inlinedAt: !4374)
!4377 = !DILocation(line: 83, column: 41, scope: !4347, inlinedAt: !4349)
!4378 = !DILocation(line: 83, column: 21, scope: !4347, inlinedAt: !4349)
!4379 = !DILocation(line: 84, column: 21, scope: !4347, inlinedAt: !4349)
!4380 = !DILocation(line: 86, column: 14, scope: !4341, inlinedAt: !4349)
!4381 = !DILocation(line: 139, column: 25, scope: !4304)
!4382 = !DILocation(line: 136, column: 21, scope: !4304)
!4383 = !DILocation(line: 137, column: 25, scope: !4304)
!4384 = !DILocation(line: 142, column: 14, scope: !4304)
!4385 = distinct !DISubprogram(name: "next<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17ha5d00b1784dd68a3E", scope: !4142, file: !4141, line: 124, type: !4386, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4400)
!4386 = !DISubroutineType(types: !4387)
!4387 = !{!4388, !4399}
!4388 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !124, file: !2, size: 64, align: 64, elements: !4389, templateParams: !21, identifier: "cedb841bf5f26403ca00cd04b0dd5162")
!4389 = !{!4390}
!4390 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4388, file: !2, size: 64, align: 64, elements: !4391, templateParams: !21, identifier: "be9efa7e5cdd038434fef6d6cd291932", discriminator: !4398)
!4391 = !{!4392, !4394}
!4392 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4390, file: !2, baseType: !4393, size: 64, align: 64, extraData: i64 0)
!4393 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4388, file: !2, size: 64, align: 64, elements: !21, templateParams: !1669, identifier: "af9c9d8a572ffa3bd080e4f31f39ac05")
!4394 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4390, file: !2, baseType: !4395, size: 64, align: 64)
!4395 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4388, file: !2, size: 64, align: 64, elements: !4396, templateParams: !1669, identifier: "e21feecf155e16cd527297f55930e2a5")
!4396 = !{!4397}
!4397 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4395, file: !2, baseType: !12, size: 64, align: 64)
!4398 = !DIDerivedType(tag: DW_TAG_member, scope: !4388, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4399 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>", baseType: !1655, size: 64, align: 64, dwarfAddressSpace: 0)
!4400 = !{!4401}
!4401 = !DILocalVariable(name: "self", arg: 1, scope: !4385, file: !4141, line: 124, type: !4399)
!4402 = !DILocation(line: 124, column: 21, scope: !4385)
!4403 = !DILocation(line: 132, column: 29, scope: !4385)
!4404 = !DILocalVariable(name: "self", arg: 1, scope: !4405, file: !2439, line: 325, type: !1660)
!4405 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17he8339ee08394ba37E", scope: !1660, file: !2439, line: 325, type: !4406, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4408)
!4406 = !DISubroutineType(types: !4407)
!4407 = !{!2328, !1660}
!4408 = !{!4404}
!4409 = !DILocation(line: 325, column: 25, scope: !4405, inlinedAt: !4410)
!4410 = distinct !DILocation(line: 132, column: 29, scope: !4385)
!4411 = !DILocation(line: 132, column: 28, scope: !4385)
!4412 = !DILocation(line: 132, column: 21, scope: !4385)
!4413 = !DILocation(line: 133, column: 24, scope: !4385)
!4414 = !DILocation(line: 136, column: 24, scope: !4385)
!4415 = !DILocation(line: 325, column: 25, scope: !4405, inlinedAt: !4416)
!4416 = distinct !DILocation(line: 136, column: 24, scope: !4385)
!4417 = !DILocation(line: 134, column: 33, scope: !4385)
!4418 = !DILocation(line: 134, column: 32, scope: !4385)
!4419 = !DILocation(line: 134, column: 25, scope: !4385)
!4420 = !DILocation(line: 133, column: 21, scope: !4385)
!4421 = !DILocalVariable(name: "self", arg: 1, scope: !4422, file: !4141, line: 75, type: !4399)
!4422 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17hcd17e139fed9c94bE", scope: !1655, file: !4141, line: 75, type: !4423, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4425)
!4423 = !DISubroutineType(types: !4424)
!4424 = !{!1665, !4399, !9}
!4425 = !{!4421, !4426, !4427}
!4426 = !DILocalVariable(name: "offset", arg: 2, scope: !4422, file: !4141, line: 75, type: !9)
!4427 = !DILocalVariable(name: "old", scope: !4428, file: !4141, line: 80, type: !2328, align: 8)
!4428 = distinct !DILexicalBlock(scope: !4422, file: !4141, line: 80, column: 21)
!4429 = !DILocation(line: 75, column: 38, scope: !4422, inlinedAt: !4430)
!4430 = distinct !DILocation(line: 139, column: 30, scope: !4385)
!4431 = !DILocation(line: 75, column: 49, scope: !4422, inlinedAt: !4430)
!4432 = !DILocation(line: 80, column: 31, scope: !4422, inlinedAt: !4430)
!4433 = !DILocation(line: 325, column: 25, scope: !4405, inlinedAt: !4434)
!4434 = distinct !DILocation(line: 80, column: 31, scope: !4422, inlinedAt: !4430)
!4435 = !DILocation(line: 80, column: 25, scope: !4428, inlinedAt: !4430)
!4436 = !DILocation(line: 83, column: 64, scope: !4428, inlinedAt: !4430)
!4437 = !DILocation(line: 325, column: 25, scope: !4405, inlinedAt: !4438)
!4438 = distinct !DILocation(line: 83, column: 64, scope: !4428, inlinedAt: !4430)
!4439 = !DILocalVariable(name: "self", arg: 1, scope: !4440, file: !2275, line: 1029, type: !2328)
!4440 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h41381a3a79d9f9d1E", scope: !2277, file: !2275, line: 1029, type: !4441, scopeLine: 1029, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4443)
!4441 = !DISubroutineType(types: !4442)
!4442 = !{!2328, !2328, !9}
!4443 = !{!4439, !4444}
!4444 = !DILocalVariable(name: "count", arg: 2, scope: !4440, file: !2275, line: 1029, type: !9)
!4445 = !DILocation(line: 1029, column: 29, scope: !4440, inlinedAt: !4446)
!4446 = distinct !DILocation(line: 83, column: 64, scope: !4428, inlinedAt: !4430)
!4447 = !DILocation(line: 1029, column: 35, scope: !4440, inlinedAt: !4446)
!4448 = !DILocalVariable(name: "self", arg: 1, scope: !4449, file: !2275, line: 480, type: !2328)
!4449 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hda894d2fe9d429a0E", scope: !2277, file: !2275, line: 480, type: !4450, scopeLine: 480, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4452)
!4450 = !DISubroutineType(types: !4451)
!4451 = !{!2328, !2328, !2850}
!4452 = !{!4448, !4453}
!4453 = !DILocalVariable(name: "count", arg: 2, scope: !4449, file: !2275, line: 480, type: !2850)
!4454 = !DILocation(line: 480, column: 32, scope: !4449, inlinedAt: !4455)
!4455 = distinct !DILocation(line: 1034, column: 18, scope: !4440, inlinedAt: !4446)
!4456 = !DILocation(line: 480, column: 38, scope: !4449, inlinedAt: !4455)
!4457 = !DILocation(line: 487, column: 18, scope: !4449, inlinedAt: !4455)
!4458 = !DILocation(line: 83, column: 41, scope: !4428, inlinedAt: !4430)
!4459 = !DILocation(line: 83, column: 21, scope: !4428, inlinedAt: !4430)
!4460 = !DILocation(line: 84, column: 21, scope: !4428, inlinedAt: !4430)
!4461 = !DILocation(line: 86, column: 14, scope: !4422, inlinedAt: !4430)
!4462 = !DILocation(line: 139, column: 25, scope: !4385)
!4463 = !DILocation(line: 136, column: 21, scope: !4385)
!4464 = !DILocation(line: 137, column: 25, scope: !4385)
!4465 = !DILocation(line: 142, column: 14, scope: !4385)
!4466 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h9333e82d3dafa32dE", scope: !4467, file: !4108, line: 841, type: !4468, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4471)
!4467 = !DINamespace(name: "{impl#16}", scope: !1309)
!4468 = !DISubroutineType(types: !4469)
!4469 = !{!4112, !4470}
!4470 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !1385, size: 64, align: 64, dwarfAddressSpace: 0)
!4471 = !{!4472}
!4472 = !DILocalVariable(name: "self", arg: 1, scope: !4466, file: !4108, line: 841, type: !4470)
!4473 = !DILocation(line: 841, column: 20, scope: !4466)
!4474 = !DILocation(line: 842, column: 9, scope: !4466)
!4475 = !DILocation(line: 843, column: 6, scope: !4466)
!4476 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17ha771d1b35027ab21E", scope: !4467, file: !4108, line: 844, type: !4468, scopeLine: 844, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4477)
!4477 = !{!4478}
!4478 = !DILocalVariable(name: "self", arg: 1, scope: !4476, file: !4108, line: 844, type: !4470)
!4479 = !DILocation(line: 844, column: 18, scope: !4476)
!4480 = !DILocation(line: 845, column: 9, scope: !4476)
!4481 = !DILocation(line: 846, column: 6, scope: !4476)
!4482 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h946be600147e494dE", scope: !4483, file: !3110, line: 537, type: !4484, scopeLine: 537, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4486)
!4483 = !DINamespace(name: "{impl#7}", scope: !3112)
!4484 = !DISubroutineType(types: !4485)
!4485 = !{!1155, !2716, !1155, !917}
!4486 = !{!4487, !4488}
!4487 = !DILocalVariable(name: "self", arg: 1, scope: !4482, file: !3110, line: 537, type: !2716)
!4488 = !DILocalVariable(name: "slice", arg: 2, scope: !4482, file: !3110, line: 537, type: !1155)
!4489 = !DILocation(line: 537, column: 14, scope: !4482)
!4490 = !DILocation(line: 537, column: 20, scope: !4482)
!4491 = !DILocation(line: 539, column: 6, scope: !4482)
!4492 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd72f38028bad80d3E", scope: !4483, file: !3110, line: 537, type: !4493, scopeLine: 537, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1102, retainedNodes: !4495)
!4493 = !DISubroutineType(types: !4494)
!4494 = !{!1200, !2716, !1200, !917}
!4495 = !{!4496, !4497}
!4496 = !DILocalVariable(name: "self", arg: 1, scope: !4492, file: !3110, line: 537, type: !2716)
!4497 = !DILocalVariable(name: "slice", arg: 2, scope: !4492, file: !3110, line: 537, type: !1200)
!4498 = !DILocation(line: 537, column: 14, scope: !4492)
!4499 = !DILocation(line: 537, column: 20, scope: !4492)
!4500 = !DILocation(line: 539, column: 6, scope: !4492)
!4501 = distinct !DISubprogram(name: "index<u64>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hd8920f3cb9a24096E", scope: !4483, file: !3110, line: 537, type: !4502, scopeLine: 537, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !4504)
!4502 = !DISubroutineType(types: !4503)
!4503 = !{!1245, !2716, !1245, !917}
!4504 = !{!4505, !4506}
!4505 = !DILocalVariable(name: "self", arg: 1, scope: !4501, file: !3110, line: 537, type: !2716)
!4506 = !DILocalVariable(name: "slice", arg: 2, scope: !4501, file: !3110, line: 537, type: !1245)
!4507 = !DILocation(line: 537, column: 14, scope: !4501)
!4508 = !DILocation(line: 537, column: 20, scope: !4501)
!4509 = !DILocation(line: 539, column: 6, scope: !4501)
!4510 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hef2d4a2e0451f167E", scope: !4483, file: !3110, line: 537, type: !4511, scopeLine: 537, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !4513)
!4511 = !DISubroutineType(types: !4512)
!4512 = !{!1529, !2716, !1529, !917}
!4513 = !{!4514, !4515}
!4514 = !DILocalVariable(name: "self", arg: 1, scope: !4510, file: !3110, line: 537, type: !2716)
!4515 = !DILocalVariable(name: "slice", arg: 2, scope: !4510, file: !3110, line: 537, type: !1529)
!4516 = !DILocation(line: 537, column: 14, scope: !4510)
!4517 = !DILocation(line: 537, column: 20, scope: !4510)
!4518 = !DILocation(line: 539, column: 6, scope: !4510)
!4519 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h6aaea4ef4bf3abf3E", scope: !1305, file: !1303, line: 353, type: !4520, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1395, retainedNodes: !4522)
!4520 = !DISubroutineType(types: !4521)
!4521 = !{!1308, !4470, !9}
!4522 = !{!4523, !4524, !4525, !4527, !4529, !4531, !4533, !4535}
!4523 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4519, file: !1303, line: 353, type: !4470)
!4524 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4519, file: !1303, line: 353, type: !9)
!4525 = !DILocalVariable(name: "start", scope: !4526, file: !1303, line: 354, type: !9, align: 8)
!4526 = distinct !DILexicalBlock(scope: !4519, file: !1303, line: 354, column: 5)
!4527 = !DILocalVariable(name: "value", scope: !4528, file: !1303, line: 355, type: !9, align: 8)
!4528 = distinct !DILexicalBlock(scope: !4519, file: !1303, line: 355, column: 9)
!4529 = !DILocalVariable(name: "value", scope: !4530, file: !1303, line: 356, type: !9, align: 8)
!4530 = distinct !DILexicalBlock(scope: !4519, file: !1303, line: 356, column: 9)
!4531 = !DILocalVariable(name: "end", scope: !4532, file: !1303, line: 359, type: !9, align: 8)
!4532 = distinct !DILexicalBlock(scope: !4526, file: !1303, line: 359, column: 5)
!4533 = !DILocalVariable(name: "value", scope: !4534, file: !1303, line: 360, type: !9, align: 8)
!4534 = distinct !DILexicalBlock(scope: !4526, file: !1303, line: 360, column: 9)
!4535 = !DILocalVariable(name: "value", scope: !4536, file: !1303, line: 361, type: !9, align: 8)
!4536 = distinct !DILexicalBlock(scope: !4526, file: !1303, line: 361, column: 9)
!4537 = !DILocation(line: 353, column: 44, scope: !4519)
!4538 = !DILocation(line: 353, column: 62, scope: !4519)
!4539 = !DILocation(line: 354, column: 9, scope: !4526)
!4540 = !DILocation(line: 359, column: 9, scope: !4532)
!4541 = !DILocation(line: 354, column: 23, scope: !4519)
!4542 = !DILocation(line: 354, column: 17, scope: !4519)
!4543 = !DILocation(line: 356, column: 26, scope: !4519)
!4544 = !DILocation(line: 356, column: 26, scope: !4530)
!4545 = !DILocation(line: 356, column: 36, scope: !4530)
!4546 = !DILocation(line: 356, column: 40, scope: !4519)
!4547 = !DILocation(line: 355, column: 26, scope: !4519)
!4548 = !DILocation(line: 355, column: 26, scope: !4528)
!4549 = !DILocation(line: 355, column: 36, scope: !4528)
!4550 = !DILocation(line: 357, column: 29, scope: !4519)
!4551 = !DILocation(line: 359, column: 21, scope: !4526)
!4552 = !DILocation(line: 359, column: 15, scope: !4526)
!4553 = !DILocation(line: 355, column: 44, scope: !4519)
!4554 = !DILocation(line: 361, column: 26, scope: !4526)
!4555 = !DILocation(line: 361, column: 26, scope: !4536)
!4556 = !DILocation(line: 361, column: 36, scope: !4536)
!4557 = !DILocation(line: 360, column: 26, scope: !4526)
!4558 = !DILocation(line: 360, column: 26, scope: !4534)
!4559 = !DILocation(line: 360, column: 36, scope: !4534)
!4560 = !DILocation(line: 360, column: 40, scope: !4526)
!4561 = !DILocation(line: 362, column: 29, scope: !4526)
!4562 = !DILocation(line: 365, column: 5, scope: !4532)
!4563 = !DILocation(line: 365, column: 12, scope: !4532)
!4564 = !DILocation(line: 366, column: 2, scope: !4519)
!4565 = !DILocation(line: 361, column: 44, scope: !4526)
!4566 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17hd37b3e873d5acf51E", scope: !1305, file: !1303, line: 353, type: !4567, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !4569)
!4567 = !DISubroutineType(types: !4568)
!4568 = !{!1308, !4127, !9}
!4569 = !{!4570, !4571, !4572, !4574, !4576, !4578, !4580, !4582}
!4570 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4566, file: !1303, line: 353, type: !4127)
!4571 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4566, file: !1303, line: 353, type: !9)
!4572 = !DILocalVariable(name: "start", scope: !4573, file: !1303, line: 354, type: !9, align: 8)
!4573 = distinct !DILexicalBlock(scope: !4566, file: !1303, line: 354, column: 5)
!4574 = !DILocalVariable(name: "value", scope: !4575, file: !1303, line: 355, type: !9, align: 8)
!4575 = distinct !DILexicalBlock(scope: !4566, file: !1303, line: 355, column: 9)
!4576 = !DILocalVariable(name: "value", scope: !4577, file: !1303, line: 356, type: !9, align: 8)
!4577 = distinct !DILexicalBlock(scope: !4566, file: !1303, line: 356, column: 9)
!4578 = !DILocalVariable(name: "end", scope: !4579, file: !1303, line: 359, type: !9, align: 8)
!4579 = distinct !DILexicalBlock(scope: !4573, file: !1303, line: 359, column: 5)
!4580 = !DILocalVariable(name: "value", scope: !4581, file: !1303, line: 360, type: !9, align: 8)
!4581 = distinct !DILexicalBlock(scope: !4573, file: !1303, line: 360, column: 9)
!4582 = !DILocalVariable(name: "value", scope: !4583, file: !1303, line: 361, type: !9, align: 8)
!4583 = distinct !DILexicalBlock(scope: !4573, file: !1303, line: 361, column: 9)
!4584 = !DILocation(line: 353, column: 44, scope: !4566)
!4585 = !DILocation(line: 353, column: 62, scope: !4566)
!4586 = !DILocation(line: 354, column: 9, scope: !4573)
!4587 = !DILocation(line: 359, column: 9, scope: !4579)
!4588 = !DILocation(line: 354, column: 23, scope: !4566)
!4589 = !DILocation(line: 354, column: 17, scope: !4566)
!4590 = !DILocation(line: 356, column: 26, scope: !4566)
!4591 = !DILocation(line: 356, column: 26, scope: !4577)
!4592 = !DILocation(line: 356, column: 36, scope: !4577)
!4593 = !DILocation(line: 356, column: 40, scope: !4566)
!4594 = !DILocation(line: 355, column: 26, scope: !4566)
!4595 = !DILocation(line: 355, column: 26, scope: !4575)
!4596 = !DILocation(line: 355, column: 36, scope: !4575)
!4597 = !DILocation(line: 357, column: 29, scope: !4566)
!4598 = !DILocation(line: 359, column: 21, scope: !4573)
!4599 = !DILocation(line: 359, column: 15, scope: !4573)
!4600 = !DILocation(line: 355, column: 44, scope: !4566)
!4601 = !DILocation(line: 361, column: 26, scope: !4573)
!4602 = !DILocation(line: 361, column: 26, scope: !4583)
!4603 = !DILocation(line: 361, column: 36, scope: !4583)
!4604 = !DILocation(line: 360, column: 26, scope: !4573)
!4605 = !DILocation(line: 360, column: 26, scope: !4581)
!4606 = !DILocation(line: 360, column: 36, scope: !4581)
!4607 = !DILocation(line: 360, column: 40, scope: !4573)
!4608 = !DILocation(line: 362, column: 29, scope: !4573)
!4609 = !DILocation(line: 365, column: 5, scope: !4579)
!4610 = !DILocation(line: 365, column: 12, scope: !4579)
!4611 = !DILocation(line: 366, column: 2, scope: !4566)
!4612 = !DILocation(line: 361, column: 44, scope: !4573)
!4613 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h9fb741f96dced740E", scope: !4615, file: !4614, line: 55, type: !4616, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4619)
!4614 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!4615 = !DINamespace(name: "{impl#0}", scope: !32)
!4616 = !DISubroutineType(types: !4617)
!4617 = !{!192, !4618, !210}
!4618 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!4619 = !{!4620, !4621}
!4620 = !DILocalVariable(name: "self", arg: 1, scope: !4613, file: !4614, line: 55, type: !4618)
!4621 = !DILocalVariable(name: "f", arg: 2, scope: !4613, file: !4614, line: 55, type: !210)
!4622 = !DILocation(line: 55, column: 12, scope: !4613)
!4623 = !DILocation(line: 55, column: 19, scope: !4613)
!4624 = !DILocation(line: 56, column: 9, scope: !4613)
!4625 = !DILocation(line: 57, column: 21, scope: !4613)
!4626 = !DILocalVariable(name: "position", arg: 1, scope: !4627, file: !1585, line: 28, type: !9)
!4627 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt2v18Argument3new17he5d583a2105dfb15E", scope: !136, file: !1585, line: 27, type: !4628, scopeLine: 27, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4630)
!4628 = !DISubroutineType(types: !4629)
!4629 = !{!136, !9, !145, !147, !56, !155, !155}
!4630 = !{!4626, !4631, !4632, !4633, !4634, !4635}
!4631 = !DILocalVariable(name: "fill", arg: 2, scope: !4627, file: !1585, line: 29, type: !145)
!4632 = !DILocalVariable(name: "align", arg: 3, scope: !4627, file: !1585, line: 30, type: !147)
!4633 = !DILocalVariable(name: "flags", arg: 4, scope: !4627, file: !1585, line: 31, type: !56)
!4634 = !DILocalVariable(name: "precision", arg: 5, scope: !4627, file: !1585, line: 32, type: !155)
!4635 = !DILocalVariable(name: "width", arg: 6, scope: !4627, file: !1585, line: 33, type: !155)
!4636 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !4637)
!4637 = distinct !DILocation(line: 57, column: 21, scope: !4613)
!4638 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !4637)
!4639 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !4637)
!4640 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !4637)
!4641 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !4637)
!4642 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !4637)
!4643 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !4637)
!4644 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !4637)
!4645 = !DILocation(line: 59, column: 6, scope: !4613)
!4646 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17h90a51297efa2ccc2E", scope: !31, file: !4614, line: 71, type: !4647, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4649)
!4647 = !DISubroutineType(types: !4648)
!4648 = !{!31, !20}
!4649 = !{!4650}
!4650 = !DILocalVariable(name: "addr", arg: 1, scope: !4646, file: !4614, line: 71, type: !20)
!4651 = !DILocation(line: 71, column: 16, scope: !4646)
!4652 = !DILocation(line: 72, column: 9, scope: !4646)
!4653 = !DILocation(line: 76, column: 6, scope: !4646)
!4654 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17h1999b30b0ca45e12E", scope: !31, file: !4614, line: 85, type: !4655, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4657)
!4655 = !DISubroutineType(types: !4656)
!4656 = !{!3267, !20}
!4657 = !{!4658}
!4658 = !DILocalVariable(name: "addr", arg: 1, scope: !4654, file: !4614, line: 85, type: !20)
!4659 = !DILocation(line: 85, column: 20, scope: !4654)
!4660 = !DILocation(line: 86, column: 29, scope: !4654)
!4661 = !DILocation(line: 86, column: 15, scope: !4654)
!4662 = !DILocation(line: 86, column: 9, scope: !4654)
!4663 = !DILocation(line: 89, column: 39, scope: !4654)
!4664 = !DILocation(line: 89, column: 22, scope: !4654)
!4665 = !DILocation(line: 89, column: 18, scope: !4654)
!4666 = !DILocation(line: 89, column: 44, scope: !4654)
!4667 = !DILocation(line: 87, column: 40, scope: !4654)
!4668 = !DILocation(line: 87, column: 31, scope: !4654)
!4669 = !DILocation(line: 87, column: 28, scope: !4654)
!4670 = !DILocation(line: 87, column: 45, scope: !4654)
!4671 = !DILocation(line: 88, column: 44, scope: !4654)
!4672 = !DILocation(line: 88, column: 21, scope: !4654)
!4673 = !DILocation(line: 88, column: 18, scope: !4654)
!4674 = !DILocation(line: 88, column: 49, scope: !4654)
!4675 = !DILocation(line: 91, column: 6, scope: !4654)
!4676 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17hf027b6bcef47a993E", scope: !31, file: !4614, line: 99, type: !4647, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4677)
!4677 = !{!4678}
!4678 = !DILocalVariable(name: "addr", arg: 1, scope: !4676, file: !4614, line: 99, type: !20)
!4679 = !DILocation(line: 99, column: 31, scope: !4676)
!4680 = !DILocation(line: 102, column: 19, scope: !4676)
!4681 = !DILocation(line: 102, column: 18, scope: !4676)
!4682 = !DILocation(line: 102, column: 9, scope: !4676)
!4683 = !DILocation(line: 103, column: 6, scope: !4676)
!4684 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h05f3ea81adda4ae8E", scope: !31, file: !4614, line: 111, type: !4647, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4685)
!4685 = !{!4686}
!4686 = !DILocalVariable(name: "addr", arg: 1, scope: !4684, file: !4614, line: 111, type: !20)
!4687 = !DILocation(line: 111, column: 36, scope: !4684)
!4688 = !DILocation(line: 112, column: 9, scope: !4684)
!4689 = !DILocation(line: 113, column: 6, scope: !4684)
!4690 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417h12f60e44748363d6E", scope: !31, file: !4614, line: 123, type: !4691, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4693)
!4691 = !DISubroutineType(types: !4692)
!4692 = !{!20, !31}
!4693 = !{!4694}
!4694 = !DILocalVariable(name: "self", arg: 1, scope: !4690, file: !4614, line: 123, type: !31)
!4695 = !DILocation(line: 123, column: 25, scope: !4690)
!4696 = !DILocation(line: 125, column: 6, scope: !4690)
!4697 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17hb69f2feef32eda60E", scope: !31, file: !4614, line: 141, type: !4698, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3865, retainedNodes: !4701)
!4698 = !DISubroutineType(types: !4699)
!4699 = !{!4700, !31}
!4700 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4701 = !{!4702}
!4702 = !DILocalVariable(name: "self", arg: 1, scope: !4697, file: !4614, line: 141, type: !31)
!4703 = !DILocation(line: 141, column: 28, scope: !4697)
!4704 = !DILocation(line: 142, column: 9, scope: !4697)
!4705 = !DILocation(line: 143, column: 6, scope: !4697)
!4706 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h9f626abded020dc5E", scope: !31, file: !4614, line: 148, type: !4707, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3865, retainedNodes: !4710)
!4707 = !DISubroutineType(types: !4708)
!4708 = !{!4709, !31}
!4709 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4710 = !{!4711}
!4711 = !DILocalVariable(name: "self", arg: 1, scope: !4706, file: !4614, line: 148, type: !31)
!4712 = !DILocation(line: 148, column: 32, scope: !4706)
!4713 = !DILocation(line: 149, column: 9, scope: !4706)
!4714 = !DILocation(line: 150, column: 6, scope: !4706)
!4715 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17hbce4dfb82f2a4bf0E", scope: !31, file: !4614, line: 178, type: !4716, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4721, retainedNodes: !4718)
!4716 = !DISubroutineType(types: !4717)
!4717 = !{!31, !31, !20}
!4718 = !{!4719, !4720}
!4719 = !DILocalVariable(name: "self", arg: 1, scope: !4715, file: !4614, line: 178, type: !31)
!4720 = !DILocalVariable(name: "align", arg: 2, scope: !4715, file: !4614, line: 178, type: !20)
!4721 = !{!2553}
!4722 = !DILocation(line: 178, column: 26, scope: !4715)
!4723 = !DILocation(line: 178, column: 32, scope: !4715)
!4724 = !DILocation(line: 182, column: 51, scope: !4715)
!4725 = !DILocation(line: 182, column: 32, scope: !4715)
!4726 = !DILocation(line: 182, column: 9, scope: !4715)
!4727 = !DILocation(line: 183, column: 6, scope: !4715)
!4728 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17hee3b08a3bba4f01bE", scope: !31, file: !4614, line: 196, type: !4729, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4734)
!4729 = !DISubroutineType(types: !4730)
!4730 = !{!4731, !31}
!4731 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !14, file: !2, size: 16, align: 16, elements: !4732, templateParams: !21, identifier: "47b709a745079293846e865bdc470946")
!4732 = !{!4733}
!4733 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4731, file: !2, baseType: !48, size: 16, align: 16)
!4734 = !{!4735}
!4735 = !DILocalVariable(name: "self", arg: 1, scope: !4728, file: !4614, line: 196, type: !31)
!4736 = !DILocation(line: 196, column: 30, scope: !4728)
!4737 = !DILocation(line: 197, column: 34, scope: !4728)
!4738 = !DILocation(line: 197, column: 9, scope: !4728)
!4739 = !DILocation(line: 198, column: 6, scope: !4728)
!4740 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17hc0fd1f262f780e9cE", scope: !31, file: !4614, line: 202, type: !4741, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4743)
!4741 = !DISubroutineType(types: !4742)
!4742 = !{!636, !31}
!4743 = !{!4744}
!4744 = !DILocalVariable(name: "self", arg: 1, scope: !4740, file: !4614, line: 202, type: !31)
!4745 = !DILocation(line: 202, column: 27, scope: !4740)
!4746 = !DILocation(line: 203, column: 38, scope: !4740)
!4747 = !DILocation(line: 203, column: 9, scope: !4740)
!4748 = !DILocation(line: 204, column: 6, scope: !4740)
!4749 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h7272502d73aeba2dE", scope: !31, file: !4614, line: 208, type: !4741, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4750)
!4750 = !{!4751}
!4751 = !DILocalVariable(name: "self", arg: 1, scope: !4749, file: !4614, line: 208, type: !31)
!4752 = !DILocation(line: 208, column: 27, scope: !4749)
!4753 = !DILocation(line: 209, column: 39, scope: !4749)
!4754 = !DILocation(line: 209, column: 38, scope: !4749)
!4755 = !DILocation(line: 209, column: 9, scope: !4749)
!4756 = !DILocation(line: 210, column: 6, scope: !4749)
!4757 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17he5592f8f71489901E", scope: !31, file: !4614, line: 214, type: !4741, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4758)
!4758 = !{!4759}
!4759 = !DILocalVariable(name: "self", arg: 1, scope: !4757, file: !4614, line: 214, type: !31)
!4760 = !DILocation(line: 214, column: 27, scope: !4757)
!4761 = !DILocation(line: 215, column: 39, scope: !4757)
!4762 = !DILocation(line: 215, column: 38, scope: !4757)
!4763 = !DILocation(line: 215, column: 9, scope: !4757)
!4764 = !DILocation(line: 216, column: 6, scope: !4757)
!4765 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17hc852181ff9ac00aeE", scope: !31, file: !4614, line: 220, type: !4741, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4766)
!4766 = !{!4767}
!4767 = !DILocalVariable(name: "self", arg: 1, scope: !4765, file: !4614, line: 220, type: !31)
!4768 = !DILocation(line: 220, column: 27, scope: !4765)
!4769 = !DILocation(line: 221, column: 39, scope: !4765)
!4770 = !DILocation(line: 221, column: 38, scope: !4765)
!4771 = !DILocation(line: 221, column: 9, scope: !4765)
!4772 = !DILocation(line: 222, column: 6, scope: !4765)
!4773 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h33cce5a2bd107490E", scope: !4774, file: !4614, line: 232, type: !1572, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4775)
!4774 = !DINamespace(name: "{impl#2}", scope: !32)
!4775 = !{!4776, !4777}
!4776 = !DILocalVariable(name: "self", arg: 1, scope: !4773, file: !4614, line: 232, type: !30)
!4777 = !DILocalVariable(name: "f", arg: 2, scope: !4773, file: !4614, line: 232, type: !210)
!4778 = !DILocation(line: 232, column: 12, scope: !4773)
!4779 = !DILocation(line: 232, column: 19, scope: !4773)
!4780 = !DILocation(line: 233, column: 9, scope: !4773)
!4781 = !DILocation(line: 234, column: 21, scope: !4773)
!4782 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !4783)
!4783 = distinct !DILocation(line: 234, column: 21, scope: !4773)
!4784 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !4783)
!4785 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !4783)
!4786 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !4783)
!4787 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !4783)
!4788 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !4783)
!4789 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !4783)
!4790 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !4783)
!4791 = !DILocation(line: 236, column: 6, scope: !4773)
!4792 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h06415c00d3703d92E", scope: !4793, file: !4614, line: 248, type: !1572, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4794)
!4793 = !DINamespace(name: "{impl#4}", scope: !32)
!4794 = !{!4795, !4796}
!4795 = !DILocalVariable(name: "self", arg: 1, scope: !4792, file: !4614, line: 248, type: !30)
!4796 = !DILocalVariable(name: "f", arg: 2, scope: !4792, file: !4614, line: 248, type: !210)
!4797 = !DILocation(line: 248, column: 12, scope: !4792)
!4798 = !DILocation(line: 248, column: 19, scope: !4792)
!4799 = !DILocation(line: 249, column: 9, scope: !4792)
!4800 = !DILocation(line: 250, column: 6, scope: !4792)
!4801 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h5efd04e3337d0c2aE", scope: !4802, file: !4614, line: 277, type: !4716, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4803)
!4802 = !DINamespace(name: "{impl#8}", scope: !32)
!4803 = !{!4804, !4805}
!4804 = !DILocalVariable(name: "self", arg: 1, scope: !4801, file: !4614, line: 277, type: !31)
!4805 = !DILocalVariable(name: "rhs", arg: 2, scope: !4801, file: !4614, line: 277, type: !20)
!4806 = !DILocation(line: 277, column: 12, scope: !4801)
!4807 = !DILocation(line: 277, column: 18, scope: !4801)
!4808 = !DILocation(line: 278, column: 23, scope: !4801)
!4809 = !DILocation(line: 278, column: 9, scope: !4801)
!4810 = !DILocation(line: 279, column: 6, scope: !4801)
!4811 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h89c35bf5c3dbe330E", scope: !4812, file: !4614, line: 348, type: !4813, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4815)
!4812 = !DINamespace(name: "{impl#17}", scope: !32)
!4813 = !DISubroutineType(types: !4814)
!4814 = !{!217, !30, !30}
!4815 = !{!4816, !4817, !4818, !4820, !4822}
!4816 = !DILocalVariable(name: "start", arg: 1, scope: !4811, file: !4614, line: 348, type: !30)
!4817 = !DILocalVariable(name: "end", arg: 2, scope: !4811, file: !4614, line: 348, type: !30)
!4818 = !DILocalVariable(name: "steps", scope: !4819, file: !4614, line: 349, type: !20, align: 8)
!4819 = distinct !DILexicalBlock(scope: !4811, file: !4614, line: 349, column: 9)
!4820 = !DILocalVariable(name: "residual", scope: !4821, file: !4614, line: 349, type: !3939, align: 1)
!4821 = distinct !DILexicalBlock(scope: !4811, file: !4614, line: 349, column: 51)
!4822 = !DILocalVariable(name: "val", scope: !4823, file: !4614, line: 349, type: !20, align: 8)
!4823 = distinct !DILexicalBlock(scope: !4811, file: !4614, line: 349, column: 25)
!4824 = !DILocation(line: 348, column: 22, scope: !4811)
!4825 = !DILocation(line: 348, column: 36, scope: !4811)
!4826 = !DILocation(line: 349, column: 13, scope: !4819)
!4827 = !DILocation(line: 349, column: 51, scope: !4821)
!4828 = !DILocation(line: 349, column: 25, scope: !4811)
!4829 = !DILocation(line: 349, column: 43, scope: !4811)
!4830 = !DILocation(line: 349, column: 25, scope: !4823)
!4831 = !DILocation(line: 352, column: 12, scope: !4819)
!4832 = !DILocation(line: 349, column: 25, scope: !4821)
!4833 = !DILocation(line: 357, column: 6, scope: !4811)
!4834 = !DILocation(line: 352, column: 34, scope: !4819)
!4835 = !DILocation(line: 352, column: 33, scope: !4819)
!4836 = !DILocation(line: 356, column: 25, scope: !4819)
!4837 = !DILocation(line: 356, column: 9, scope: !4819)
!4838 = !DILocation(line: 353, column: 21, scope: !4819)
!4839 = !DILocation(line: 353, column: 13, scope: !4819)
!4840 = !DILocation(line: 352, column: 9, scope: !4819)
!4841 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17hd12803a51894b04bE", scope: !4812, file: !4614, line: 359, type: !4842, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4844)
!4842 = !DISubroutineType(types: !4843)
!4843 = !{!4091, !31, !9}
!4844 = !{!4845, !4846, !4847, !4849, !4851, !4853, !4855, !4857}
!4845 = !DILocalVariable(name: "start", arg: 1, scope: !4841, file: !4614, line: 359, type: !31)
!4846 = !DILocalVariable(name: "count", arg: 2, scope: !4841, file: !4614, line: 359, type: !9)
!4847 = !DILocalVariable(name: "offset", scope: !4848, file: !4614, line: 360, type: !20, align: 8)
!4848 = distinct !DILexicalBlock(scope: !4841, file: !4614, line: 360, column: 9)
!4849 = !DILocalVariable(name: "residual", scope: !4850, file: !4614, line: 360, type: !3939, align: 1)
!4850 = distinct !DILexicalBlock(scope: !4841, file: !4614, line: 360, column: 47)
!4851 = !DILocalVariable(name: "val", scope: !4852, file: !4614, line: 360, type: !20, align: 8)
!4852 = distinct !DILexicalBlock(scope: !4841, file: !4614, line: 360, column: 22)
!4853 = !DILocalVariable(name: "addr", scope: !4854, file: !4614, line: 365, type: !20, align: 8)
!4854 = distinct !DILexicalBlock(scope: !4848, file: !4614, line: 365, column: 9)
!4855 = !DILocalVariable(name: "residual", scope: !4856, file: !4614, line: 365, type: !3939, align: 1)
!4856 = distinct !DILexicalBlock(scope: !4848, file: !4614, line: 365, column: 51)
!4857 = !DILocalVariable(name: "val", scope: !4858, file: !4614, line: 365, type: !20, align: 8)
!4858 = distinct !DILexicalBlock(scope: !4848, file: !4614, line: 365, column: 24)
!4859 = !DILocation(line: 359, column: 24, scope: !4841)
!4860 = !DILocation(line: 359, column: 37, scope: !4841)
!4861 = !DILocation(line: 360, column: 47, scope: !4850)
!4862 = !DILocation(line: 365, column: 13, scope: !4854)
!4863 = !DILocation(line: 365, column: 51, scope: !4856)
!4864 = !DILocation(line: 360, column: 22, scope: !4841)
!4865 = !DILocation(line: 360, column: 22, scope: !4852)
!4866 = !DILocation(line: 360, column: 13, scope: !4848)
!4867 = !DILocation(line: 361, column: 12, scope: !4848)
!4868 = !DILocation(line: 360, column: 22, scope: !4850)
!4869 = !DILocation(line: 380, column: 6, scope: !4841)
!4870 = !DILocation(line: 365, column: 24, scope: !4848)
!4871 = !DILocation(line: 362, column: 20, scope: !4848)
!4872 = !DILocation(line: 1, column: 1, scope: !4873)
!4873 = !DILexicalBlockFile(scope: !4848, file: !4874, discriminator: 0)
!4874 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!4875 = !DILocation(line: 365, column: 24, scope: !4858)
!4876 = !DILocation(line: 367, column: 15, scope: !4854)
!4877 = !DILocation(line: 367, column: 9, scope: !4854)
!4878 = !DILocation(line: 365, column: 24, scope: !4856)
!4879 = !DILocation(line: 379, column: 24, scope: !4854)
!4880 = !DILocation(line: 379, column: 14, scope: !4854)
!4881 = !DILocation(line: 379, column: 9, scope: !4854)
!4882 = !DILocation(line: 370, column: 17, scope: !4854)
!4883 = !DILocation(line: 374, column: 24, scope: !4854)
!4884 = !DILocation(line: 1, column: 1, scope: !4885)
!4885 = !DILexicalBlockFile(scope: !4854, file: !4874, discriminator: 0)
!4886 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h150ff66aaca1a91eE", scope: !4812, file: !4614, line: 382, type: !4842, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4887)
!4887 = !{!4888, !4889, !4890, !4892, !4894, !4896, !4898, !4900}
!4888 = !DILocalVariable(name: "start", arg: 1, scope: !4886, file: !4614, line: 382, type: !31)
!4889 = !DILocalVariable(name: "count", arg: 2, scope: !4886, file: !4614, line: 382, type: !9)
!4890 = !DILocalVariable(name: "offset", scope: !4891, file: !4614, line: 383, type: !20, align: 8)
!4891 = distinct !DILexicalBlock(scope: !4886, file: !4614, line: 383, column: 9)
!4892 = !DILocalVariable(name: "residual", scope: !4893, file: !4614, line: 383, type: !3939, align: 1)
!4893 = distinct !DILexicalBlock(scope: !4886, file: !4614, line: 383, column: 47)
!4894 = !DILocalVariable(name: "val", scope: !4895, file: !4614, line: 383, type: !20, align: 8)
!4895 = distinct !DILexicalBlock(scope: !4886, file: !4614, line: 383, column: 22)
!4896 = !DILocalVariable(name: "addr", scope: !4897, file: !4614, line: 388, type: !20, align: 8)
!4897 = distinct !DILexicalBlock(scope: !4891, file: !4614, line: 388, column: 9)
!4898 = !DILocalVariable(name: "residual", scope: !4899, file: !4614, line: 388, type: !3939, align: 1)
!4899 = distinct !DILexicalBlock(scope: !4891, file: !4614, line: 388, column: 51)
!4900 = !DILocalVariable(name: "val", scope: !4901, file: !4614, line: 388, type: !20, align: 8)
!4901 = distinct !DILexicalBlock(scope: !4891, file: !4614, line: 388, column: 24)
!4902 = !DILocation(line: 382, column: 25, scope: !4886)
!4903 = !DILocation(line: 382, column: 38, scope: !4886)
!4904 = !DILocation(line: 383, column: 47, scope: !4893)
!4905 = !DILocation(line: 388, column: 13, scope: !4897)
!4906 = !DILocation(line: 388, column: 51, scope: !4899)
!4907 = !DILocation(line: 383, column: 22, scope: !4886)
!4908 = !DILocation(line: 383, column: 22, scope: !4895)
!4909 = !DILocation(line: 383, column: 13, scope: !4891)
!4910 = !DILocation(line: 384, column: 12, scope: !4891)
!4911 = !DILocation(line: 383, column: 22, scope: !4893)
!4912 = !DILocation(line: 403, column: 6, scope: !4886)
!4913 = !DILocation(line: 388, column: 24, scope: !4891)
!4914 = !DILocation(line: 385, column: 20, scope: !4891)
!4915 = !DILocation(line: 1, column: 1, scope: !4916)
!4916 = !DILexicalBlockFile(scope: !4891, file: !4874, discriminator: 0)
!4917 = !DILocation(line: 388, column: 24, scope: !4901)
!4918 = !DILocation(line: 390, column: 15, scope: !4897)
!4919 = !DILocation(line: 390, column: 9, scope: !4897)
!4920 = !DILocation(line: 388, column: 24, scope: !4899)
!4921 = !DILocation(line: 402, column: 24, scope: !4897)
!4922 = !DILocation(line: 402, column: 14, scope: !4897)
!4923 = !DILocation(line: 402, column: 9, scope: !4897)
!4924 = !DILocation(line: 393, column: 17, scope: !4897)
!4925 = !DILocation(line: 397, column: 24, scope: !4897)
!4926 = !DILocation(line: 1, column: 1, scope: !4927)
!4927 = !DILexicalBlockFile(scope: !4897, file: !4874, discriminator: 0)
!4928 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17he7fba0abe5edabe4E", scope: !4929, file: !4614, line: 414, type: !4930, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4936)
!4929 = !DINamespace(name: "{impl#18}", scope: !32)
!4930 = !DISubroutineType(types: !4931)
!4931 = !{!192, !4932, !210}
!4932 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !4933, size: 64, align: 64, dwarfAddressSpace: 0)
!4933 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !32, file: !2, size: 64, align: 64, elements: !4934, templateParams: !21, identifier: "4476a78785af1ba21729966b985b7cf")
!4934 = !{!4935}
!4935 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4933, file: !2, baseType: !20, size: 64, align: 64)
!4936 = !{!4937, !4938}
!4937 = !DILocalVariable(name: "self", arg: 1, scope: !4928, file: !4614, line: 414, type: !4932)
!4938 = !DILocalVariable(name: "f", arg: 2, scope: !4928, file: !4614, line: 414, type: !210)
!4939 = !DILocation(line: 414, column: 12, scope: !4928)
!4940 = !DILocation(line: 414, column: 19, scope: !4928)
!4941 = !DILocation(line: 415, column: 9, scope: !4928)
!4942 = !DILocation(line: 416, column: 21, scope: !4928)
!4943 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !4944)
!4944 = distinct !DILocation(line: 416, column: 21, scope: !4928)
!4945 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !4944)
!4946 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !4944)
!4947 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !4944)
!4948 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !4944)
!4949 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !4944)
!4950 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !4944)
!4951 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !4944)
!4952 = !DILocation(line: 418, column: 6, scope: !4928)
!4953 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17h16dcc3ef2008f73bE", scope: !355, file: !4614, line: 428, type: !4954, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4956)
!4954 = !DISubroutineType(types: !4955)
!4955 = !{!355, !20}
!4956 = !{!4957, !4958}
!4957 = !DILocalVariable(name: "addr", arg: 1, scope: !4953, file: !4614, line: 428, type: !20)
!4958 = !DILocalVariable(name: "p", scope: !4959, file: !4614, line: 431, type: !355, align: 8)
!4959 = distinct !DILexicalBlock(scope: !4953, file: !4614, line: 431, column: 13)
!4960 = !DILocation(line: 428, column: 22, scope: !4953)
!4961 = !DILocation(line: 430, column: 15, scope: !4953)
!4962 = !DILocation(line: 430, column: 9, scope: !4953)
!4963 = !DILocation(line: 431, column: 16, scope: !4953)
!4964 = !DILocation(line: 431, column: 16, scope: !4959)
!4965 = !DILocation(line: 434, column: 6, scope: !4953)
!4966 = !DILocation(line: 432, column: 23, scope: !4953)
!4967 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17hd0b40b0d1ec7a8e3E", scope: !355, file: !4614, line: 438, type: !4954, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4968)
!4968 = !{!4969}
!4969 = !DILocalVariable(name: "addr", arg: 1, scope: !4967, file: !4614, line: 438, type: !20)
!4970 = !DILocation(line: 438, column: 31, scope: !4967)
!4971 = !DILocation(line: 439, column: 18, scope: !4967)
!4972 = !DILocation(line: 439, column: 9, scope: !4967)
!4973 = !DILocation(line: 440, column: 6, scope: !4967)
!4974 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17hb0feb822b4b5aeafE", scope: !355, file: !4614, line: 456, type: !4975, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !4992)
!4975 = !DISubroutineType(types: !4976)
!4976 = !{!4977, !20}
!4977 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !4978, templateParams: !21, identifier: "286932fd600aeecccdf5c4c98f4fdde5")
!4978 = !{!4979}
!4979 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4977, file: !2, size: 128, align: 64, elements: !4980, templateParams: !21, identifier: "3ce08523d8fd322f1902eee1e6f50050", discriminator: !4991)
!4980 = !{!4981, !4987}
!4981 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4979, file: !2, baseType: !4982, size: 128, align: 64, extraData: i64 0)
!4982 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4977, file: !2, size: 128, align: 64, elements: !4983, templateParams: !4985, identifier: "89bf515859e119a27717ce1a2ec3a1")
!4983 = !{!4984}
!4984 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4982, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!4985 = !{!1073, !4986}
!4986 = !DITemplateTypeParameter(name: "E", type: !4933)
!4987 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4979, file: !2, baseType: !4988, size: 128, align: 64, extraData: i64 1)
!4988 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4977, file: !2, size: 128, align: 64, elements: !4989, templateParams: !4985, identifier: "ec64d14affe7c7c9811a3d3bca557178")
!4989 = !{!4990}
!4990 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4988, file: !2, baseType: !4933, size: 64, align: 64, offset: 64)
!4991 = !DIDerivedType(tag: DW_TAG_member, scope: !4977, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!4992 = !{!4993, !4994}
!4993 = !DILocalVariable(name: "addr", arg: 1, scope: !4974, file: !4614, line: 456, type: !20)
!4994 = !DILocalVariable(name: "p", scope: !4995, file: !4614, line: 457, type: !355, align: 8)
!4995 = distinct !DILexicalBlock(scope: !4974, file: !4614, line: 457, column: 9)
!4996 = !DILocation(line: 456, column: 26, scope: !4974)
!4997 = !DILocation(line: 457, column: 17, scope: !4974)
!4998 = !DILocation(line: 457, column: 13, scope: !4995)
!4999 = !DILocation(line: 458, column: 12, scope: !4995)
!5000 = !DILocation(line: 461, column: 17, scope: !4995)
!5001 = !DILocation(line: 461, column: 13, scope: !4995)
!5002 = !DILocation(line: 458, column: 9, scope: !4995)
!5003 = !DILocation(line: 459, column: 13, scope: !4995)
!5004 = !DILocation(line: 463, column: 6, scope: !4974)
!5005 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417h2b5cfedf9ed7d402E", scope: !355, file: !4614, line: 473, type: !5006, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5008)
!5006 = !DISubroutineType(types: !5007)
!5007 = !{!20, !355}
!5008 = !{!5009}
!5009 = !DILocalVariable(name: "self", arg: 1, scope: !5005, file: !4614, line: 473, type: !355)
!5010 = !DILocation(line: 473, column: 25, scope: !5005)
!5011 = !DILocation(line: 475, column: 6, scope: !5005)
!5012 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17he1ad78e6ac2d198bE", scope: !355, file: !4614, line: 503, type: !5013, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4721, retainedNodes: !5015)
!5013 = !DISubroutineType(types: !5014)
!5014 = !{!355, !355, !20}
!5015 = !{!5016, !5017}
!5016 = !DILocalVariable(name: "self", arg: 1, scope: !5012, file: !4614, line: 503, type: !355)
!5017 = !DILocalVariable(name: "align", arg: 2, scope: !5012, file: !4614, line: 503, type: !20)
!5018 = !DILocation(line: 503, column: 26, scope: !5012)
!5019 = !DILocation(line: 503, column: 32, scope: !5012)
!5020 = !DILocation(line: 507, column: 37, scope: !5012)
!5021 = !DILocation(line: 507, column: 18, scope: !5012)
!5022 = !DILocation(line: 507, column: 9, scope: !5012)
!5023 = !DILocation(line: 508, column: 6, scope: !5012)
!5024 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17h06ed54f1f3d5b495E", scope: !355, file: !4614, line: 512, type: !5025, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4721, retainedNodes: !5027)
!5025 = !DISubroutineType(types: !5026)
!5026 = !{!310, !355, !20}
!5027 = !{!5028, !5029}
!5028 = !DILocalVariable(name: "self", arg: 1, scope: !5024, file: !4614, line: 512, type: !355)
!5029 = !DILocalVariable(name: "align", arg: 2, scope: !5024, file: !4614, line: 512, type: !20)
!5030 = !DILocation(line: 512, column: 26, scope: !5024)
!5031 = !DILocation(line: 512, column: 32, scope: !5024)
!5032 = !DILocation(line: 516, column: 9, scope: !5024)
!5033 = !DILocation(line: 517, column: 6, scope: !5024)
!5034 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hd519fc75c6a54578E", scope: !5035, file: !4614, line: 521, type: !5036, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5038)
!5035 = !DINamespace(name: "{impl#20}", scope: !32)
!5036 = !DISubroutineType(types: !5037)
!5037 = !{!192, !647, !210}
!5038 = !{!5039, !5040}
!5039 = !DILocalVariable(name: "self", arg: 1, scope: !5034, file: !4614, line: 521, type: !647)
!5040 = !DILocalVariable(name: "f", arg: 2, scope: !5034, file: !4614, line: 521, type: !210)
!5041 = !DILocation(line: 521, column: 12, scope: !5034)
!5042 = !DILocation(line: 521, column: 19, scope: !5034)
!5043 = !DILocation(line: 522, column: 9, scope: !5034)
!5044 = !DILocation(line: 523, column: 21, scope: !5034)
!5045 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5046)
!5046 = distinct !DILocation(line: 523, column: 21, scope: !5034)
!5047 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5046)
!5048 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5046)
!5049 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5046)
!5050 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5046)
!5051 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5046)
!5052 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5046)
!5053 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5046)
!5054 = !DILocation(line: 525, column: 6, scope: !5034)
!5055 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17h3da90eb46ecd9d0aE", scope: !32, file: !4614, line: 641, type: !5056, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5058)
!5056 = !DISubroutineType(types: !5057)
!5057 = !{!20, !20, !20}
!5058 = !{!5059, !5060}
!5059 = !DILocalVariable(name: "addr", arg: 1, scope: !5055, file: !4614, line: 641, type: !20)
!5060 = !DILocalVariable(name: "align", arg: 2, scope: !5055, file: !4614, line: 641, type: !20)
!5061 = !DILocation(line: 641, column: 25, scope: !5055)
!5062 = !DILocation(line: 641, column: 36, scope: !5055)
!5063 = !DILocalVariable(name: "self", arg: 1, scope: !5064, file: !1830, line: 2143, type: !20)
!5064 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17h1b677fe0915583b6E", scope: !1831, file: !1830, line: 2143, type: !5065, scopeLine: 2143, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5067)
!5065 = !DISubroutineType(types: !5066)
!5066 = !{!310, !20}
!5067 = !{!5063}
!5068 = !DILocation(line: 2143, column: 38, scope: !5064, inlinedAt: !5069)
!5069 = distinct !DILocation(line: 642, column: 13, scope: !5055)
!5070 = !DILocalVariable(name: "self", arg: 1, scope: !5071, file: !1830, line: 88, type: !20)
!5071 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17hf10571cd32d2f20fE", scope: !1831, file: !1830, line: 88, type: !5072, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5074)
!5072 = !DISubroutineType(types: !5073)
!5073 = !{!56, !20}
!5074 = !{!5070}
!5075 = !DILocation(line: 88, column: 33, scope: !5071, inlinedAt: !5076)
!5076 = distinct !DILocation(line: 2144, column: 13, scope: !5064, inlinedAt: !5069)
!5077 = !DILocation(line: 89, column: 13, scope: !5071, inlinedAt: !5076)
!5078 = !DILocation(line: 2144, column: 13, scope: !5064, inlinedAt: !5069)
!5079 = !DILocation(line: 642, column: 5, scope: !5055)
!5080 = !DILocation(line: 643, column: 13, scope: !5055)
!5081 = !DILocation(line: 643, column: 12, scope: !5055)
!5082 = !DILocation(line: 643, column: 5, scope: !5055)
!5083 = !DILocation(line: 644, column: 2, scope: !5055)
!5084 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17hbd5683ef8836b5a7E", scope: !5086, file: !5085, line: 69, type: !5088, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5094)
!5085 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!5086 = !DINamespace(name: "{impl#0}", scope: !5087)
!5087 = !DINamespace(name: "segmentation", scope: !389)
!5088 = !DISubroutineType(types: !5089)
!5089 = !{null, !5090}
!5090 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !5091, file: !2, size: 16, align: 16, elements: !5092, templateParams: !21, identifier: "a073d6fd4ef0955537588916f1e29d15")
!5091 = !DINamespace(name: "segmentation", scope: !783)
!5092 = !{!5093}
!5093 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5090, file: !2, baseType: !48, size: 16, align: 16)
!5094 = !{!5095}
!5095 = !DILocalVariable(name: "sel", arg: 1, scope: !5084, file: !5085, line: 69, type: !5090)
!5096 = !DILocation(line: 69, column: 23, scope: !5084)
!5097 = !DILocalVariable(name: "small", arg: 1, scope: !5098, file: !3824, line: 53, type: !48)
!5098 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17ha45fee6194f5caedE", scope: !5099, file: !3824, line: 53, type: !5100, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5102)
!5099 = !DINamespace(name: "{impl#46}", scope: !3827)
!5100 = !DISubroutineType(types: !5101)
!5101 = !{!20, !48}
!5102 = !{!5097}
!5103 = !DILocation(line: 53, column: 21, scope: !5098, inlinedAt: !5104)
!5104 = distinct !DILocation(line: 77, column: 31, scope: !5084)
!5105 = !DILocation(line: 54, column: 17, scope: !5098, inlinedAt: !5104)
!5106 = !DILocation(line: 71, column: 13, scope: !5084)
!5107 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!5108 = !DILocation(line: 82, column: 6, scope: !5084)
!5109 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17h5e959f4dbe40f595E", scope: !5110, file: !5085, line: 100, type: !5111, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!5110 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !5091, file: !2, align: 8, elements: !21, identifier: "e29a44a507ac53a7aee57432587eeadb")
!5111 = !DISubroutineType(types: !5112)
!5112 = !{null}
!5113 = !DILocation(line: 102, column: 13, scope: !5109)
!5114 = !{i32 43256}
!5115 = !DILocation(line: 104, column: 6, scope: !5109)
!5116 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h228b547121b0056dE", scope: !387, file: !5117, line: 55, type: !5118, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5135)
!5117 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!5118 = !DISubroutineType(types: !5119)
!5119 = !{!5120, !48}
!5120 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !193, file: !2, size: 128, align: 64, elements: !5121, templateParams: !21, identifier: "9291440167ec3ff22950736960fcf84a")
!5121 = !{!5122}
!5122 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5120, file: !2, size: 128, align: 64, elements: !5123, templateParams: !21, identifier: "34742126c238372b213e8f0d1d6b1e32", discriminator: !5134)
!5123 = !{!5124, !5130}
!5124 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !5122, file: !2, baseType: !5125, size: 128, align: 64, extraData: i64 0)
!5125 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !5120, file: !2, size: 128, align: 64, elements: !5126, templateParams: !5128, identifier: "84e81b8c5d2d70deafb1925cb2c463b4")
!5126 = !{!5127}
!5127 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5125, file: !2, baseType: !387, size: 16, align: 16, offset: 64)
!5128 = !{!1176, !5129}
!5129 = !DITemplateTypeParameter(name: "E", type: !115)
!5130 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !5122, file: !2, baseType: !5131, size: 128, align: 64)
!5131 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !5120, file: !2, size: 128, align: 64, elements: !5132, templateParams: !5128, identifier: "26517718c1bfa3f52eebec39da1d5fbb")
!5132 = !{!5133}
!5133 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5131, file: !2, baseType: !115, size: 128, align: 64)
!5134 = !DIDerivedType(tag: DW_TAG_member, scope: !5120, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!5135 = !{!5136}
!5136 = !DILocalVariable(name: "pcid", arg: 1, scope: !5116, file: !5117, line: 55, type: !48)
!5137 = !DILocation(line: 55, column: 22, scope: !5116)
!5138 = !DILocation(line: 56, column: 12, scope: !5116)
!5139 = !DILocation(line: 59, column: 16, scope: !5116)
!5140 = !DILocation(line: 59, column: 13, scope: !5116)
!5141 = !DILocation(line: 56, column: 9, scope: !5116)
!5142 = !DILocation(line: 57, column: 13, scope: !5116)
!5143 = !DILocation(line: 61, column: 6, scope: !5116)
!5144 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17hf566b483ff5ea957E", scope: !387, file: !5117, line: 64, type: !5145, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5147)
!5145 = !DISubroutineType(types: !5146)
!5146 = !{!48, !386}
!5147 = !{!5148}
!5148 = !DILocalVariable(name: "self", arg: 1, scope: !5144, file: !5117, line: 64, type: !386)
!5149 = !DILocation(line: 64, column: 24, scope: !5144)
!5150 = !DILocation(line: 65, column: 9, scope: !5144)
!5151 = !DILocation(line: 66, column: 6, scope: !5144)
!5152 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17h98f4fb224b750dfaE", scope: !799, file: !5153, line: 83, type: !5154, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5169)
!5153 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!5154 = !DISubroutineType(types: !5155)
!5155 = !{!5156, !119}
!5156 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !124, file: !2, size: 8, align: 8, elements: !5157, templateParams: !21, identifier: "21d9edd3719c83958bce7bd43982c110")
!5157 = !{!5158}
!5158 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5156, file: !2, size: 8, align: 8, elements: !5159, templateParams: !21, identifier: "51fedbe951f09224eada1ec7f4dd938a", discriminator: !5168)
!5159 = !{!5160, !5164}
!5160 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5158, file: !2, baseType: !5161, size: 8, align: 8, extraData: i64 4)
!5161 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5156, file: !2, size: 8, align: 8, elements: !21, templateParams: !5162, identifier: "9b2fc099285e3fd5c93a8a69a77e1263")
!5162 = !{!5163}
!5163 = !DITemplateTypeParameter(name: "T", type: !799)
!5164 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5158, file: !2, baseType: !5165, size: 8, align: 8)
!5165 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5156, file: !2, size: 8, align: 8, elements: !5166, templateParams: !5162, identifier: "fec37ac09be70c44c30a32f1f78f4b27")
!5166 = !{!5167}
!5167 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5165, file: !2, baseType: !799, size: 8, align: 8)
!5168 = !DIDerivedType(tag: DW_TAG_member, scope: !5156, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!5169 = !{!5170}
!5170 = !DILocalVariable(name: "n", arg: 1, scope: !5152, file: !5153, line: 83, type: !119)
!5171 = !DILocation(line: 83, column: 22, scope: !5152)
!5172 = !DILocation(line: 84, column: 9, scope: !5152)
!5173 = !DILocation(line: 89, column: 18, scope: !5152)
!5174 = !DILocation(line: 85, column: 18, scope: !5152)
!5175 = !DILocation(line: 85, column: 32, scope: !5152)
!5176 = !DILocation(line: 86, column: 18, scope: !5152)
!5177 = !DILocation(line: 86, column: 32, scope: !5152)
!5178 = !DILocation(line: 87, column: 18, scope: !5152)
!5179 = !DILocation(line: 87, column: 32, scope: !5152)
!5180 = !DILocation(line: 88, column: 18, scope: !5152)
!5181 = !DILocation(line: 88, column: 32, scope: !5152)
!5182 = !DILocation(line: 91, column: 6, scope: !5152)
!5183 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h2f092faca307c8e4E", scope: !799, file: !5153, line: 94, type: !5184, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5186)
!5184 = !DISubroutineType(types: !5185)
!5185 = !{!119, !799}
!5186 = !{!5187}
!5187 = !DILocalVariable(name: "self", arg: 1, scope: !5183, file: !5153, line: 94, type: !799)
!5188 = !DILocation(line: 94, column: 22, scope: !5183)
!5189 = !DILocation(line: 95, column: 15, scope: !5183)
!5190 = !DILocation(line: 95, column: 9, scope: !5183)
!5191 = !DILocation(line: 96, column: 26, scope: !5183)
!5192 = !DILocation(line: 97, column: 26, scope: !5183)
!5193 = !DILocation(line: 98, column: 26, scope: !5183)
!5194 = !DILocation(line: 99, column: 26, scope: !5183)
!5195 = !DILocation(line: 101, column: 6, scope: !5183)
!5196 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17hefb42f58ea7e4449E", scope: !5197, file: !5153, line: 153, type: !5200, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5202)
!5197 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5198, templateParams: !21, identifier: "6c27b9fe7b70d2efdad4b0a03ba96f29")
!5198 = !{!5199}
!5199 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5197, file: !2, baseType: !20, size: 64, align: 64)
!5200 = !DISubroutineType(types: !5201)
!5201 = !{!5197, !799}
!5202 = !{!5203}
!5203 = !DILocalVariable(name: "n", arg: 1, scope: !5196, file: !5153, line: 153, type: !799)
!5204 = !DILocation(line: 153, column: 17, scope: !5196)
!5205 = !DILocation(line: 154, column: 15, scope: !5196)
!5206 = !DILocation(line: 154, column: 9, scope: !5196)
!5207 = !DILocation(line: 155, column: 48, scope: !5196)
!5208 = !DILocation(line: 156, column: 48, scope: !5196)
!5209 = !DILocation(line: 157, column: 48, scope: !5196)
!5210 = !DILocation(line: 158, column: 48, scope: !5196)
!5211 = !DILocation(line: 160, column: 6, scope: !5196)
!5212 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h9924e489f1510683E", scope: !5213, file: !5153, line: 215, type: !5216, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5218)
!5213 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5214, templateParams: !21, identifier: "1458a61b64d82844773914b1f8fd61f7")
!5214 = !{!5215}
!5215 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5213, file: !2, baseType: !20, size: 64, align: 64)
!5216 = !DISubroutineType(types: !5217)
!5217 = !{!5213, !799}
!5218 = !{!5219}
!5219 = !DILocalVariable(name: "n", arg: 1, scope: !5212, file: !5153, line: 215, type: !799)
!5220 = !DILocation(line: 215, column: 36, scope: !5212)
!5221 = !DILocation(line: 216, column: 15, scope: !5212)
!5222 = !DILocation(line: 216, column: 9, scope: !5212)
!5223 = !DILocation(line: 217, column: 48, scope: !5212)
!5224 = !DILocation(line: 218, column: 48, scope: !5212)
!5225 = !DILocation(line: 219, column: 48, scope: !5212)
!5226 = !DILocation(line: 220, column: 48, scope: !5212)
!5227 = !DILocation(line: 222, column: 6, scope: !5212)
!5228 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h4a62577c77bfb4b8E", scope: !5213, file: !5153, line: 225, type: !5216, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5229)
!5229 = !{!5230}
!5230 = !DILocalVariable(name: "n", arg: 1, scope: !5228, file: !5153, line: 225, type: !799)
!5231 = !DILocation(line: 225, column: 37, scope: !5228)
!5232 = !DILocation(line: 226, column: 15, scope: !5228)
!5233 = !DILocation(line: 226, column: 9, scope: !5228)
!5234 = !DILocation(line: 227, column: 48, scope: !5228)
!5235 = !DILocation(line: 228, column: 48, scope: !5228)
!5236 = !DILocation(line: 229, column: 48, scope: !5228)
!5237 = !DILocation(line: 230, column: 48, scope: !5228)
!5238 = !DILocation(line: 232, column: 6, scope: !5228)
!5239 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hae683d65b17518bdE", scope: !781, file: !5153, line: 254, type: !5240, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5242)
!5240 = !DISubroutineType(types: !5241)
!5241 = !{!3154, !20}
!5242 = !{!5243}
!5243 = !DILocalVariable(name: "bits", arg: 1, scope: !5239, file: !5153, line: 254, type: !20)
!5244 = !DILocation(line: 254, column: 28, scope: !5239)
!5245 = !DILocation(line: 255, column: 9, scope: !5239)
!5246 = !DILocation(line: 260, column: 18, scope: !5239)
!5247 = !DILocation(line: 256, column: 21, scope: !5239)
!5248 = !DILocation(line: 256, column: 52, scope: !5239)
!5249 = !DILocation(line: 257, column: 21, scope: !5239)
!5250 = !DILocation(line: 257, column: 42, scope: !5239)
!5251 = !DILocation(line: 258, column: 21, scope: !5239)
!5252 = !DILocation(line: 258, column: 45, scope: !5239)
!5253 = !DILocation(line: 259, column: 21, scope: !5239)
!5254 = !DILocation(line: 259, column: 47, scope: !5239)
!5255 = !DILocation(line: 262, column: 6, scope: !5239)
!5256 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17hb6347611bcd643b8E", scope: !781, file: !5153, line: 264, type: !5257, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5259)
!5257 = !DISubroutineType(types: !5258)
!5258 = !{!1308, !799}
!5259 = !{!5260, !5261}
!5260 = !DILocalVariable(name: "n", arg: 1, scope: !5256, file: !5153, line: 264, type: !799)
!5261 = !DILocalVariable(name: "lsb", scope: !5262, file: !5153, line: 265, type: !9, align: 8)
!5262 = distinct !DILexicalBlock(scope: !5256, file: !5153, line: 265, column: 9)
!5263 = !DILocation(line: 264, column: 24, scope: !5256)
!5264 = !DILocation(line: 265, column: 29, scope: !5256)
!5265 = !DILocation(line: 265, column: 25, scope: !5256)
!5266 = !DILocation(line: 265, column: 19, scope: !5256)
!5267 = !DILocation(line: 265, column: 13, scope: !5262)
!5268 = !DILocation(line: 266, column: 14, scope: !5262)
!5269 = !DILocation(line: 266, column: 9, scope: !5262)
!5270 = !DILocation(line: 267, column: 6, scope: !5256)
!5271 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17h00cb4a963133e1bcE", scope: !789, file: !5153, line: 289, type: !5272, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5274)
!5272 = !DISubroutineType(types: !5273)
!5273 = !{!3185, !9}
!5274 = !{!5275}
!5275 = !DILocalVariable(name: "size", arg: 1, scope: !5271, file: !5153, line: 289, type: !9)
!5276 = !DILocation(line: 289, column: 22, scope: !5271)
!5277 = !DILocation(line: 290, column: 9, scope: !5271)
!5278 = !DILocation(line: 295, column: 18, scope: !5271)
!5279 = !DILocation(line: 291, column: 18, scope: !5271)
!5280 = !DILocation(line: 291, column: 37, scope: !5271)
!5281 = !DILocation(line: 292, column: 18, scope: !5271)
!5282 = !DILocation(line: 292, column: 37, scope: !5271)
!5283 = !DILocation(line: 293, column: 18, scope: !5271)
!5284 = !DILocation(line: 293, column: 37, scope: !5271)
!5285 = !DILocation(line: 294, column: 18, scope: !5271)
!5286 = !DILocation(line: 294, column: 37, scope: !5271)
!5287 = !DILocation(line: 297, column: 6, scope: !5271)
!5288 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17h06c1afc78f8ccfc2E", scope: !789, file: !5153, line: 300, type: !5289, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5291)
!5289 = !DISubroutineType(types: !5290)
!5290 = !{!3185, !20}
!5291 = !{!5292}
!5292 = !DILocalVariable(name: "bits", arg: 1, scope: !5288, file: !5153, line: 300, type: !20)
!5293 = !DILocation(line: 300, column: 28, scope: !5288)
!5294 = !DILocation(line: 301, column: 9, scope: !5288)
!5295 = !DILocation(line: 306, column: 18, scope: !5288)
!5296 = !DILocation(line: 302, column: 21, scope: !5288)
!5297 = !DILocation(line: 302, column: 40, scope: !5288)
!5298 = !DILocation(line: 303, column: 21, scope: !5288)
!5299 = !DILocation(line: 303, column: 40, scope: !5288)
!5300 = !DILocation(line: 304, column: 21, scope: !5288)
!5301 = !DILocation(line: 304, column: 40, scope: !5288)
!5302 = !DILocation(line: 305, column: 21, scope: !5288)
!5303 = !DILocation(line: 305, column: 40, scope: !5288)
!5304 = !DILocation(line: 308, column: 6, scope: !5288)
!5305 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17h4ac4bafd194242e7E", scope: !789, file: !5153, line: 310, type: !5257, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5306)
!5306 = !{!5307, !5308}
!5307 = !DILocalVariable(name: "n", arg: 1, scope: !5305, file: !5153, line: 310, type: !799)
!5308 = !DILocalVariable(name: "lsb", scope: !5309, file: !5153, line: 311, type: !9, align: 8)
!5309 = distinct !DILexicalBlock(scope: !5305, file: !5153, line: 311, column: 9)
!5310 = !DILocation(line: 310, column: 24, scope: !5305)
!5311 = !DILocation(line: 311, column: 29, scope: !5305)
!5312 = !DILocation(line: 311, column: 25, scope: !5305)
!5313 = !DILocation(line: 311, column: 19, scope: !5305)
!5314 = !DILocation(line: 311, column: 13, scope: !5309)
!5315 = !DILocation(line: 312, column: 14, scope: !5309)
!5316 = !DILocation(line: 312, column: 9, scope: !5309)
!5317 = !DILocation(line: 313, column: 6, scope: !5305)
!5318 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h392d765e921500f2E", scope: !5319, file: !5153, line: 326, type: !5320, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5325)
!5319 = !DINamespace(name: "{impl#5}", scope: !782)
!5320 = !DISubroutineType(types: !5321)
!5321 = !{!5322, !5213}
!5322 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !782, file: !2, size: 64, align: 64, elements: !5323, templateParams: !21, identifier: "47f58ff9e1de427248432d74c3933cdd")
!5323 = !{!5324}
!5324 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5322, file: !2, baseType: !20, size: 64, align: 64)
!5325 = !{!5326}
!5326 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !5318, file: !5153, line: 326, type: !5213)
!5327 = !DILocation(line: 326, column: 13, scope: !5318)
!5328 = !DILocation(line: 327, column: 34, scope: !5318)
!5329 = !DILocation(line: 327, column: 9, scope: !5318)
!5330 = !DILocation(line: 328, column: 6, scope: !5318)
!5331 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17h4bc49933c618bcc6E", scope: !5322, file: !5153, line: 332, type: !5332, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5334)
!5332 = !DISubroutineType(types: !5333)
!5333 = !{!20}
!5334 = !{!5335, !5337}
!5335 = !DILocalVariable(name: "field_valid_bits", scope: !5336, file: !5153, line: 333, type: !20, align: 8)
!5336 = distinct !DILexicalBlock(scope: !5331, file: !5153, line: 333, column: 9)
!5337 = !DILocalVariable(name: "flag_valid_bits", scope: !5338, file: !5153, line: 334, type: !20, align: 8)
!5338 = distinct !DILexicalBlock(scope: !5336, file: !5153, line: 334, column: 9)
!5339 = !DILocation(line: 333, column: 32, scope: !5331)
!5340 = !DILocation(line: 333, column: 13, scope: !5336)
!5341 = !DILocation(line: 334, column: 31, scope: !5336)
!5342 = !DILocation(line: 334, column: 13, scope: !5338)
!5343 = !DILocation(line: 335, column: 9, scope: !5338)
!5344 = !DILocation(line: 336, column: 6, scope: !5331)
!5345 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h347fb3ae52d69ae6E", scope: !5322, file: !5153, line: 350, type: !5346, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5348)
!5346 = !DISubroutineType(types: !5347)
!5347 = !{!5322, !20}
!5348 = !{!5349}
!5349 = !DILocalVariable(name: "bits", arg: 1, scope: !5345, file: !5153, line: 350, type: !20)
!5350 = !DILocation(line: 350, column: 37, scope: !5345)
!5351 = !DILocation(line: 352, column: 26, scope: !5345)
!5352 = !DILocation(line: 352, column: 19, scope: !5345)
!5353 = !DILocation(line: 351, column: 9, scope: !5345)
!5354 = !DILocation(line: 354, column: 6, scope: !5345)
!5355 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h642d4940a703bd69E", scope: !5322, file: !5153, line: 407, type: !5356, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5359)
!5356 = !DISubroutineType(types: !5357)
!5357 = !{!781, !5358, !799}
!5358 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !5322, size: 64, align: 64, dwarfAddressSpace: 0)
!5359 = !{!5360, !5361, !5362}
!5360 = !DILocalVariable(name: "self", arg: 1, scope: !5355, file: !5153, line: 407, type: !5358)
!5361 = !DILocalVariable(name: "n", arg: 2, scope: !5355, file: !5153, line: 407, type: !799)
!5362 = !DILocalVariable(name: "condition", scope: !5363, file: !5153, line: 408, type: !20, align: 8)
!5363 = distinct !DILexicalBlock(scope: !5355, file: !5153, line: 408, column: 9)
!5364 = !DILocation(line: 407, column: 22, scope: !5355)
!5365 = !DILocation(line: 407, column: 29, scope: !5355)
!5366 = !DILocation(line: 408, column: 44, scope: !5355)
!5367 = !DILocation(line: 408, column: 25, scope: !5355)
!5368 = !DILocation(line: 408, column: 13, scope: !5363)
!5369 = !DILocation(line: 409, column: 9, scope: !5363)
!5370 = !DILocation(line: 410, column: 6, scope: !5355)
!5371 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17h2afff635c09d3e8aE", scope: !5322, file: !5153, line: 413, type: !5372, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5375)
!5372 = !DISubroutineType(types: !5373)
!5373 = !{null, !5374, !799, !781}
!5374 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !5322, size: 64, align: 64, dwarfAddressSpace: 0)
!5375 = !{!5376, !5377, !5378}
!5376 = !DILocalVariable(name: "self", arg: 1, scope: !5371, file: !5153, line: 413, type: !5374)
!5377 = !DILocalVariable(name: "n", arg: 2, scope: !5371, file: !5153, line: 413, type: !799)
!5378 = !DILocalVariable(name: "condition", arg: 3, scope: !5371, file: !5153, line: 413, type: !781)
!5379 = !DILocation(line: 413, column: 26, scope: !5371)
!5380 = !DILocation(line: 413, column: 37, scope: !5371)
!5381 = !DILocation(line: 413, column: 68, scope: !5371)
!5382 = !DILocation(line: 415, column: 23, scope: !5371)
!5383 = !DILocation(line: 415, column: 58, scope: !5371)
!5384 = !DILocation(line: 414, column: 9, scope: !5371)
!5385 = !DILocation(line: 416, column: 6, scope: !5371)
!5386 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17hd864952f715ec231E", scope: !5322, file: !5153, line: 419, type: !5387, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5389)
!5387 = !DISubroutineType(types: !5388)
!5388 = !{!789, !5358, !799}
!5389 = !{!5390, !5391, !5392}
!5390 = !DILocalVariable(name: "self", arg: 1, scope: !5386, file: !5153, line: 419, type: !5358)
!5391 = !DILocalVariable(name: "n", arg: 2, scope: !5386, file: !5153, line: 419, type: !799)
!5392 = !DILocalVariable(name: "size", scope: !5393, file: !5153, line: 420, type: !20, align: 8)
!5393 = distinct !DILexicalBlock(scope: !5386, file: !5153, line: 420, column: 9)
!5394 = !DILocation(line: 419, column: 17, scope: !5386)
!5395 = !DILocation(line: 419, column: 24, scope: !5386)
!5396 = !DILocation(line: 420, column: 39, scope: !5386)
!5397 = !DILocation(line: 420, column: 20, scope: !5386)
!5398 = !DILocation(line: 420, column: 13, scope: !5393)
!5399 = !DILocation(line: 421, column: 9, scope: !5393)
!5400 = !DILocation(line: 422, column: 6, scope: !5386)
!5401 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17hc1deb46a7507b34fE", scope: !5322, file: !5153, line: 425, type: !5402, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5404)
!5402 = !DISubroutineType(types: !5403)
!5403 = !{null, !5374, !799, !789}
!5404 = !{!5405, !5406, !5407}
!5405 = !DILocalVariable(name: "self", arg: 1, scope: !5401, file: !5153, line: 425, type: !5374)
!5406 = !DILocalVariable(name: "n", arg: 2, scope: !5401, file: !5153, line: 425, type: !799)
!5407 = !DILocalVariable(name: "size", arg: 3, scope: !5401, file: !5153, line: 425, type: !789)
!5408 = !DILocation(line: 425, column: 21, scope: !5401)
!5409 = !DILocation(line: 425, column: 32, scope: !5401)
!5410 = !DILocation(line: 425, column: 63, scope: !5401)
!5411 = !DILocation(line: 427, column: 23, scope: !5401)
!5412 = !DILocation(line: 427, column: 53, scope: !5401)
!5413 = !DILocation(line: 426, column: 9, scope: !5401)
!5414 = !DILocation(line: 428, column: 6, scope: !5401)
!5415 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17ha34661966311f1c3E", scope: !5090, file: !5416, line: 88, type: !5417, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5419)
!5416 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!5417 = !DISubroutineType(types: !5418)
!5418 = !{!48, !5090}
!5419 = !{!5420}
!5420 = !DILocalVariable(name: "self", arg: 1, scope: !5415, file: !5416, line: 88, type: !5090)
!5421 = !DILocation(line: 88, column: 18, scope: !5415)
!5422 = !DILocation(line: 89, column: 9, scope: !5415)
!5423 = !DILocation(line: 90, column: 6, scope: !5415)
!5424 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h6b89694d48642eb1E", scope: !5090, file: !5416, line: 94, type: !5425, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5427)
!5425 = !DISubroutineType(types: !5426)
!5426 = !{!259, !5090}
!5427 = !{!5428}
!5428 = !DILocalVariable(name: "self", arg: 1, scope: !5424, file: !5416, line: 94, type: !5090)
!5429 = !DILocation(line: 94, column: 16, scope: !5424)
!5430 = !DILocation(line: 95, column: 50, scope: !5424)
!5431 = !DILocation(line: 95, column: 34, scope: !5424)
!5432 = !DILocation(line: 95, column: 9, scope: !5424)
!5433 = !DILocation(line: 96, column: 6, scope: !5424)
!5434 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e24b26b6a99c7b4E", scope: !5435, file: !5416, line: 106, type: !5436, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5439)
!5435 = !DINamespace(name: "{impl#1}", scope: !5091)
!5436 = !DISubroutineType(types: !5437)
!5437 = !{!192, !5438, !210}
!5438 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !5090, size: 64, align: 64, dwarfAddressSpace: 0)
!5439 = !{!5440, !5441, !5442}
!5440 = !DILocalVariable(name: "self", arg: 1, scope: !5434, file: !5416, line: 106, type: !5438)
!5441 = !DILocalVariable(name: "f", arg: 2, scope: !5434, file: !5416, line: 106, type: !210)
!5442 = !DILocalVariable(name: "s", scope: !5443, file: !5416, line: 107, type: !5444, align: 8)
!5443 = distinct !DILexicalBlock(scope: !5434, file: !5416, line: 107, column: 9)
!5444 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !1644, file: !2, size: 128, align: 64, elements: !5445, templateParams: !21, identifier: "5dc14520ae428227e9facca70ec15c40")
!5445 = !{!5446, !5447, !5448}
!5446 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !5444, file: !2, baseType: !210, size: 64, align: 64)
!5447 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !5444, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!5448 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !5444, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!5449 = !DILocation(line: 106, column: 12, scope: !5434)
!5450 = !DILocation(line: 106, column: 19, scope: !5434)
!5451 = !DILocation(line: 107, column: 13, scope: !5443)
!5452 = !DILocation(line: 107, column: 21, scope: !5434)
!5453 = !DILocation(line: 108, column: 27, scope: !5443)
!5454 = !DILocation(line: 108, column: 9, scope: !5443)
!5455 = !DILocation(line: 109, column: 25, scope: !5443)
!5456 = !DILocation(line: 109, column: 9, scope: !5443)
!5457 = !DILocation(line: 110, column: 9, scope: !5443)
!5458 = !DILocation(line: 111, column: 6, scope: !5434)
!5459 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h91c6e96797c34f71E", scope: !5461, file: !5460, line: 177, type: !5466, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5473)
!5460 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!5461 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !5462, file: !2, size: 576, align: 64, elements: !5463, templateParams: !21, identifier: "29ed65ec49021bd2f5188b63ec5058f")
!5462 = !DINamespace(name: "gdt", scope: !16)
!5463 = !{!5464, !5465}
!5464 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !5461, file: !2, baseType: !418, size: 512, align: 64)
!5465 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !5461, file: !2, baseType: !9, size: 64, align: 64, offset: 512)
!5466 = !DISubroutineType(types: !5467)
!5467 = !{!5468, !5472}
!5468 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !16, file: !2, size: 80, align: 16, elements: !5469, templateParams: !21, identifier: "936198af749efb7c2a9dd7229a1c3ba1")
!5469 = !{!5470, !5471}
!5470 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !5468, file: !2, baseType: !48, size: 16, align: 16)
!5471 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !5468, file: !2, baseType: !31, size: 64, align: 64, offset: 16)
!5472 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !5461, size: 64, align: 64, dwarfAddressSpace: 0)
!5473 = !{!5474}
!5474 = !DILocalVariable(name: "self", arg: 1, scope: !5459, file: !5460, line: 177, type: !5472)
!5475 = !DILocation(line: 177, column: 16, scope: !5459)
!5476 = !DILocation(line: 476, column: 25, scope: !2825, inlinedAt: !5477)
!5477 = distinct !DILocation(line: 180, column: 40, scope: !5459)
!5478 = !DILocation(line: 180, column: 40, scope: !5459)
!5479 = !DILocation(line: 180, column: 19, scope: !5459)
!5480 = !DILocation(line: 181, column: 21, scope: !5459)
!5481 = !DILocation(line: 181, column: 20, scope: !5459)
!5482 = !DILocation(line: 179, column: 9, scope: !5459)
!5483 = !DILocation(line: 183, column: 6, scope: !5459)
!5484 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17hdd8ebe96d82b3c6bE", scope: !5486, file: !5485, line: 482, type: !5514, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5517)
!5485 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!5486 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !45, file: !2, size: 32768, align: 128, elements: !5487, templateParams: !21, identifier: "616b0568b68af718e7812fbdc57db595")
!5487 = !{!5488, !5489, !5490, !5491, !5492, !5493, !5494, !5495, !5496, !5497, !5498, !5499, !5500, !5501, !5502, !5503, !5504, !5505, !5506, !5507, !5508, !5509, !5510, !5511, !5512, !5513}
!5488 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !5486, file: !2, baseType: !44, size: 128, align: 32)
!5489 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 128)
!5490 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 256)
!5491 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 384)
!5492 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 512)
!5493 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 640)
!5494 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 768)
!5495 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 896)
!5496 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !5486, file: !2, baseType: !446, size: 128, align: 32, offset: 1024)
!5497 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 1152)
!5498 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !5486, file: !2, baseType: !472, size: 128, align: 32, offset: 1280)
!5499 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !5486, file: !2, baseType: !472, size: 128, align: 32, offset: 1408)
!5500 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !5486, file: !2, baseType: !472, size: 128, align: 32, offset: 1536)
!5501 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !5486, file: !2, baseType: !472, size: 128, align: 32, offset: 1664)
!5502 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !5486, file: !2, baseType: !497, size: 128, align: 32, offset: 1792)
!5503 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 1920)
!5504 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 2048)
!5505 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !5486, file: !2, baseType: !472, size: 128, align: 32, offset: 2176)
!5506 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !5486, file: !2, baseType: !525, size: 128, align: 32, offset: 2304)
!5507 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 2432)
!5508 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 2560)
!5509 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !5486, file: !2, baseType: !550, size: 1024, align: 32, offset: 2688)
!5510 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !5486, file: !2, baseType: !472, size: 128, align: 32, offset: 3712)
!5511 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !5486, file: !2, baseType: !472, size: 128, align: 32, offset: 3840)
!5512 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !5486, file: !2, baseType: !44, size: 128, align: 32, offset: 3968)
!5513 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !5486, file: !2, baseType: !560, size: 28672, align: 32, offset: 4096)
!5514 = !DISubroutineType(types: !5515)
!5515 = !{!5468, !5516}
!5516 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !5486, size: 64, align: 64, dwarfAddressSpace: 0)
!5517 = !{!5518}
!5518 = !DILocalVariable(name: "self", arg: 1, scope: !5484, file: !5485, line: 482, type: !5516)
!5519 = !DILocation(line: 482, column: 16, scope: !5484)
!5520 = !DILocation(line: 485, column: 33, scope: !5484)
!5521 = !DILocation(line: 485, column: 19, scope: !5484)
!5522 = !DILocation(line: 486, column: 20, scope: !5484)
!5523 = !DILocation(line: 484, column: 9, scope: !5484)
!5524 = !DILocation(line: 488, column: 6, scope: !5484)
!5525 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e5e71b68be13df2E", scope: !5526, file: !5485, line: 617, type: !5527, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !456, retainedNodes: !5530)
!5526 = !DINamespace(name: "{impl#3}", scope: !45)
!5527 = !DISubroutineType(types: !5528)
!5528 = !{!192, !5529, !210}
!5529 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!5530 = !{!5531, !5532}
!5531 = !DILocalVariable(name: "self", arg: 1, scope: !5525, file: !5485, line: 617, type: !5529)
!5532 = !DILocalVariable(name: "f", arg: 2, scope: !5525, file: !5485, line: 617, type: !210)
!5533 = !DILocation(line: 617, column: 12, scope: !5525)
!5534 = !DILocation(line: 617, column: 19, scope: !5525)
!5535 = !DILocation(line: 618, column: 9, scope: !5525)
!5536 = !DILocation(line: 619, column: 59, scope: !5525)
!5537 = !DILocation(line: 619, column: 37, scope: !5525)
!5538 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5539)
!5539 = distinct !DILocation(line: 619, column: 37, scope: !5525)
!5540 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5539)
!5541 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5539)
!5542 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5539)
!5543 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5539)
!5544 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5539)
!5545 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5539)
!5546 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5539)
!5547 = !DILocation(line: 620, column: 36, scope: !5525)
!5548 = !DILocation(line: 621, column: 31, scope: !5525)
!5549 = !DILocation(line: 623, column: 6, scope: !5525)
!5550 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9a2cbf4bc67ef2b6E", scope: !5526, file: !5485, line: 617, type: !5551, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !507, retainedNodes: !5554)
!5551 = !DISubroutineType(types: !5552)
!5552 = !{!192, !5553, !210}
!5553 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!5554 = !{!5555, !5556}
!5555 = !DILocalVariable(name: "self", arg: 1, scope: !5550, file: !5485, line: 617, type: !5553)
!5556 = !DILocalVariable(name: "f", arg: 2, scope: !5550, file: !5485, line: 617, type: !210)
!5557 = !DILocation(line: 617, column: 12, scope: !5550)
!5558 = !DILocation(line: 617, column: 19, scope: !5550)
!5559 = !DILocation(line: 618, column: 9, scope: !5550)
!5560 = !DILocation(line: 619, column: 59, scope: !5550)
!5561 = !DILocation(line: 619, column: 37, scope: !5550)
!5562 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5563)
!5563 = distinct !DILocation(line: 619, column: 37, scope: !5550)
!5564 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5563)
!5565 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5563)
!5566 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5563)
!5567 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5563)
!5568 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5563)
!5569 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5563)
!5570 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5563)
!5571 = !DILocation(line: 620, column: 36, scope: !5550)
!5572 = !DILocation(line: 621, column: 31, scope: !5550)
!5573 = !DILocation(line: 623, column: 6, scope: !5550)
!5574 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hbea0add83930174eE", scope: !5526, file: !5485, line: 617, type: !5575, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !535, retainedNodes: !5578)
!5575 = !DISubroutineType(types: !5576)
!5576 = !{!192, !5577, !210}
!5577 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!5578 = !{!5579, !5580}
!5579 = !DILocalVariable(name: "self", arg: 1, scope: !5574, file: !5485, line: 617, type: !5577)
!5580 = !DILocalVariable(name: "f", arg: 2, scope: !5574, file: !5485, line: 617, type: !210)
!5581 = !DILocation(line: 617, column: 12, scope: !5574)
!5582 = !DILocation(line: 617, column: 19, scope: !5574)
!5583 = !DILocation(line: 618, column: 9, scope: !5574)
!5584 = !DILocation(line: 619, column: 59, scope: !5574)
!5585 = !DILocation(line: 619, column: 37, scope: !5574)
!5586 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5587)
!5587 = distinct !DILocation(line: 619, column: 37, scope: !5574)
!5588 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5587)
!5589 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5587)
!5590 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5587)
!5591 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5587)
!5592 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5587)
!5593 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5587)
!5594 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5587)
!5595 = !DILocation(line: 620, column: 36, scope: !5574)
!5596 = !DILocation(line: 621, column: 31, scope: !5574)
!5597 = !DILocation(line: 623, column: 6, scope: !5574)
!5598 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hd82a3f37b5d93adbE", scope: !5526, file: !5485, line: 617, type: !5599, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !62, retainedNodes: !5601)
!5599 = !DISubroutineType(types: !5600)
!5600 = !{!192, !43, !210}
!5601 = !{!5602, !5603}
!5602 = !DILocalVariable(name: "self", arg: 1, scope: !5598, file: !5485, line: 617, type: !43)
!5603 = !DILocalVariable(name: "f", arg: 2, scope: !5598, file: !5485, line: 617, type: !210)
!5604 = !DILocation(line: 617, column: 12, scope: !5598)
!5605 = !DILocation(line: 617, column: 19, scope: !5598)
!5606 = !DILocation(line: 618, column: 9, scope: !5598)
!5607 = !DILocation(line: 619, column: 59, scope: !5598)
!5608 = !DILocation(line: 619, column: 37, scope: !5598)
!5609 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5610)
!5610 = distinct !DILocation(line: 619, column: 37, scope: !5598)
!5611 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5610)
!5612 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5610)
!5613 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5610)
!5614 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5610)
!5615 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5610)
!5616 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5610)
!5617 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5610)
!5618 = !DILocation(line: 620, column: 36, scope: !5598)
!5619 = !DILocation(line: 621, column: 31, scope: !5598)
!5620 = !DILocation(line: 623, column: 6, scope: !5598)
!5621 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hed92dc098c1c2945E", scope: !5526, file: !5485, line: 617, type: !5622, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !482, retainedNodes: !5625)
!5622 = !DISubroutineType(types: !5623)
!5623 = !{!192, !5624, !210}
!5624 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!5625 = !{!5626, !5627}
!5626 = !DILocalVariable(name: "self", arg: 1, scope: !5621, file: !5485, line: 617, type: !5624)
!5627 = !DILocalVariable(name: "f", arg: 2, scope: !5621, file: !5485, line: 617, type: !210)
!5628 = !DILocation(line: 617, column: 12, scope: !5621)
!5629 = !DILocation(line: 617, column: 19, scope: !5621)
!5630 = !DILocation(line: 618, column: 9, scope: !5621)
!5631 = !DILocation(line: 619, column: 59, scope: !5621)
!5632 = !DILocation(line: 619, column: 37, scope: !5621)
!5633 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5634)
!5634 = distinct !DILocation(line: 619, column: 37, scope: !5621)
!5635 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5634)
!5636 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5634)
!5637 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5634)
!5638 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5634)
!5639 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5634)
!5640 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5634)
!5641 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5634)
!5642 = !DILocation(line: 620, column: 36, scope: !5621)
!5643 = !DILocation(line: 621, column: 31, scope: !5621)
!5644 = !DILocation(line: 623, column: 6, scope: !5621)
!5645 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h126b5ef39ea2ffd4E", scope: !472, file: !5485, line: 738, type: !5646, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !487, retainedNodes: !5648)
!5646 = !DISubroutineType(types: !5647)
!5647 = !{!31, !5624}
!5648 = !{!5649, !5650}
!5649 = !DILocalVariable(name: "self", arg: 1, scope: !5645, file: !5485, line: 738, type: !5624)
!5650 = !DILocalVariable(name: "addr", scope: !5651, file: !5485, line: 739, type: !20, align: 8)
!5651 = distinct !DILexicalBlock(scope: !5645, file: !5485, line: 739, column: 9)
!5652 = !DILocation(line: 738, column: 25, scope: !5645)
!5653 = !DILocation(line: 739, column: 20, scope: !5645)
!5654 = !DILocation(line: 740, column: 16, scope: !5645)
!5655 = !DILocation(line: 740, column: 15, scope: !5645)
!5656 = !DILocation(line: 741, column: 16, scope: !5645)
!5657 = !DILocation(line: 741, column: 15, scope: !5645)
!5658 = !DILocation(line: 739, column: 13, scope: !5651)
!5659 = !DILocation(line: 744, column: 9, scope: !5651)
!5660 = !DILocation(line: 745, column: 6, scope: !5645)
!5661 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h38b705ff968ceadeE", scope: !525, file: !5485, line: 738, type: !5662, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !540, retainedNodes: !5664)
!5662 = !DISubroutineType(types: !5663)
!5663 = !{!31, !5577}
!5664 = !{!5665, !5666}
!5665 = !DILocalVariable(name: "self", arg: 1, scope: !5661, file: !5485, line: 738, type: !5577)
!5666 = !DILocalVariable(name: "addr", scope: !5667, file: !5485, line: 739, type: !20, align: 8)
!5667 = distinct !DILexicalBlock(scope: !5661, file: !5485, line: 739, column: 9)
!5668 = !DILocation(line: 738, column: 25, scope: !5661)
!5669 = !DILocation(line: 739, column: 20, scope: !5661)
!5670 = !DILocation(line: 740, column: 16, scope: !5661)
!5671 = !DILocation(line: 740, column: 15, scope: !5661)
!5672 = !DILocation(line: 741, column: 16, scope: !5661)
!5673 = !DILocation(line: 741, column: 15, scope: !5661)
!5674 = !DILocation(line: 739, column: 13, scope: !5667)
!5675 = !DILocation(line: 744, column: 9, scope: !5667)
!5676 = !DILocation(line: 745, column: 6, scope: !5661)
!5677 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h4edcd56411bca38aE", scope: !44, file: !5485, line: 738, type: !5678, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !77, retainedNodes: !5680)
!5678 = !DISubroutineType(types: !5679)
!5679 = !{!31, !43}
!5680 = !{!5681, !5682}
!5681 = !DILocalVariable(name: "self", arg: 1, scope: !5677, file: !5485, line: 738, type: !43)
!5682 = !DILocalVariable(name: "addr", scope: !5683, file: !5485, line: 739, type: !20, align: 8)
!5683 = distinct !DILexicalBlock(scope: !5677, file: !5485, line: 739, column: 9)
!5684 = !DILocation(line: 738, column: 25, scope: !5677)
!5685 = !DILocation(line: 739, column: 20, scope: !5677)
!5686 = !DILocation(line: 740, column: 16, scope: !5677)
!5687 = !DILocation(line: 740, column: 15, scope: !5677)
!5688 = !DILocation(line: 741, column: 16, scope: !5677)
!5689 = !DILocation(line: 741, column: 15, scope: !5677)
!5690 = !DILocation(line: 739, column: 13, scope: !5683)
!5691 = !DILocation(line: 744, column: 9, scope: !5683)
!5692 = !DILocation(line: 745, column: 6, scope: !5677)
!5693 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h957324d4e8146061E", scope: !497, file: !5485, line: 738, type: !5694, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !515, retainedNodes: !5696)
!5694 = !DISubroutineType(types: !5695)
!5695 = !{!31, !5553}
!5696 = !{!5697, !5698}
!5697 = !DILocalVariable(name: "self", arg: 1, scope: !5693, file: !5485, line: 738, type: !5553)
!5698 = !DILocalVariable(name: "addr", scope: !5699, file: !5485, line: 739, type: !20, align: 8)
!5699 = distinct !DILexicalBlock(scope: !5693, file: !5485, line: 739, column: 9)
!5700 = !DILocation(line: 738, column: 25, scope: !5693)
!5701 = !DILocation(line: 739, column: 20, scope: !5693)
!5702 = !DILocation(line: 740, column: 16, scope: !5693)
!5703 = !DILocation(line: 740, column: 15, scope: !5693)
!5704 = !DILocation(line: 741, column: 16, scope: !5693)
!5705 = !DILocation(line: 741, column: 15, scope: !5693)
!5706 = !DILocation(line: 739, column: 13, scope: !5699)
!5707 = !DILocation(line: 744, column: 9, scope: !5699)
!5708 = !DILocation(line: 745, column: 6, scope: !5693)
!5709 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hd9f08b74f278725aE", scope: !446, file: !5485, line: 738, type: !5710, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !462, retainedNodes: !5712)
!5710 = !DISubroutineType(types: !5711)
!5711 = !{!31, !5529}
!5712 = !{!5713, !5714}
!5713 = !DILocalVariable(name: "self", arg: 1, scope: !5709, file: !5485, line: 738, type: !5529)
!5714 = !DILocalVariable(name: "addr", scope: !5715, file: !5485, line: 739, type: !20, align: 8)
!5715 = distinct !DILexicalBlock(scope: !5709, file: !5485, line: 739, column: 9)
!5716 = !DILocation(line: 738, column: 25, scope: !5709)
!5717 = !DILocation(line: 739, column: 20, scope: !5709)
!5718 = !DILocation(line: 740, column: 16, scope: !5709)
!5719 = !DILocation(line: 740, column: 15, scope: !5709)
!5720 = !DILocation(line: 741, column: 16, scope: !5709)
!5721 = !DILocation(line: 741, column: 15, scope: !5709)
!5722 = !DILocation(line: 739, column: 13, scope: !5715)
!5723 = !DILocation(line: 744, column: 9, scope: !5715)
!5724 = !DILocation(line: 745, column: 6, scope: !5709)
!5725 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h0fbb7c344d6c54e1E", scope: !5726, file: !5485, line: 783, type: !5727, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5730)
!5726 = !DINamespace(name: "{impl#6}", scope: !45)
!5727 = !DISubroutineType(types: !5728)
!5728 = !{!192, !5729, !210}
!5729 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !51, size: 64, align: 64, dwarfAddressSpace: 0)
!5730 = !{!5731, !5732}
!5731 = !DILocalVariable(name: "self", arg: 1, scope: !5725, file: !5485, line: 783, type: !5729)
!5732 = !DILocalVariable(name: "f", arg: 2, scope: !5725, file: !5485, line: 783, type: !210)
!5733 = !DILocation(line: 783, column: 12, scope: !5725)
!5734 = !DILocation(line: 783, column: 19, scope: !5725)
!5735 = !DILocation(line: 784, column: 9, scope: !5725)
!5736 = !DILocation(line: 785, column: 21, scope: !5725)
!5737 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5738)
!5738 = distinct !DILocation(line: 785, column: 21, scope: !5725)
!5739 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5738)
!5740 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5738)
!5741 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5738)
!5742 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5738)
!5743 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5738)
!5744 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5738)
!5745 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5738)
!5746 = !DILocation(line: 787, column: 6, scope: !5725)
!5747 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17hd7a2e13fad0a0812E", scope: !299, file: !5485, line: 912, type: !5748, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5751)
!5748 = !DISubroutineType(types: !5749)
!5749 = !{!192, !5750, !210}
!5750 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !70, size: 64, align: 64, dwarfAddressSpace: 0)
!5751 = !{!5752, !5753, !5754}
!5752 = !DILocalVariable(name: "self", arg: 1, scope: !5747, file: !5485, line: 912, type: !5750)
!5753 = !DILocalVariable(name: "f", arg: 2, scope: !5747, file: !5485, line: 912, type: !210)
!5754 = !DILocalVariable(name: "s", scope: !5755, file: !5485, line: 920, type: !5444, align: 8)
!5755 = distinct !DILexicalBlock(scope: !5747, file: !5485, line: 920, column: 9)
!5756 = !DILocation(line: 912, column: 12, scope: !5747)
!5757 = !DILocation(line: 912, column: 19, scope: !5747)
!5758 = !DILocation(line: 920, column: 13, scope: !5755)
!5759 = !DILocation(line: 920, column: 21, scope: !5747)
!5760 = !DILocation(line: 921, column: 9, scope: !5755)
!5761 = !DILocation(line: 922, column: 33, scope: !5755)
!5762 = !DILocation(line: 922, column: 9, scope: !5755)
!5763 = !DILocation(line: 923, column: 35, scope: !5755)
!5764 = !DILocation(line: 923, column: 31, scope: !5755)
!5765 = !DILocation(line: 923, column: 9, scope: !5755)
!5766 = !DILocation(line: 924, column: 34, scope: !5755)
!5767 = !DILocation(line: 924, column: 9, scope: !5755)
!5768 = !DILocation(line: 925, column: 34, scope: !5755)
!5769 = !DILocation(line: 925, column: 9, scope: !5755)
!5770 = !DILocation(line: 926, column: 9, scope: !5755)
!5771 = !DILocation(line: 927, column: 6, scope: !5747)
!5772 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h11d350629043d2baE", scope: !5773, file: !5485, line: 915, type: !5774, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5777)
!5773 = !DINamespace(name: "{impl#0}", scope: !298)
!5774 = !DISubroutineType(types: !5775)
!5775 = !{!192, !5776, !210}
!5776 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!5777 = !{!5778, !5779}
!5778 = !DILocalVariable(name: "self", arg: 1, scope: !5772, file: !5485, line: 915, type: !5776)
!5779 = !DILocalVariable(name: "f", arg: 2, scope: !5772, file: !5485, line: 915, type: !210)
!5780 = !DILocation(line: 915, column: 20, scope: !5772)
!5781 = !DILocation(line: 915, column: 27, scope: !5772)
!5782 = !DILocation(line: 916, column: 17, scope: !5772)
!5783 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5784)
!5784 = distinct !DILocation(line: 916, column: 17, scope: !5772)
!5785 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5784)
!5786 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5784)
!5787 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5784)
!5788 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5784)
!5789 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5784)
!5790 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5784)
!5791 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5784)
!5792 = !DILocation(line: 917, column: 14, scope: !5772)
!5793 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17h10ab3d4bb4db75e5E", scope: !5794, file: !5485, line: 986, type: !5797, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5812)
!5794 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !45, file: !2, size: 64, align: 64, elements: !5795, templateParams: !21, identifier: "4b7cd4f71ed91ef7c1c028eca658fe69")
!5795 = !{!5796}
!5796 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !5794, file: !2, baseType: !20, size: 64, align: 64)
!5797 = !DISubroutineType(types: !5798)
!5798 = !{!5799, !20}
!5799 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !124, file: !2, size: 128, align: 64, elements: !5800, templateParams: !21, identifier: "2b1b89aaa6728a86e6955048161a27a7")
!5800 = !{!5801}
!5801 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5799, file: !2, size: 128, align: 64, elements: !5802, templateParams: !21, identifier: "78873e871a24f7571778d8c1d4a4e120", discriminator: !5811)
!5802 = !{!5803, !5807}
!5803 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5801, file: !2, baseType: !5804, size: 128, align: 64, extraData: i64 0)
!5804 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5799, file: !2, size: 128, align: 64, elements: !21, templateParams: !5805, identifier: "8b5e19c533314612cbaac9cc8f2bbd8")
!5805 = !{!5806}
!5806 = !DITemplateTypeParameter(name: "T", type: !5794)
!5807 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5801, file: !2, baseType: !5808, size: 128, align: 64, extraData: i64 1)
!5808 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5799, file: !2, size: 128, align: 64, elements: !5809, templateParams: !5805, identifier: "c770eba68ff6e55a3a73b0aa30a2acd7")
!5809 = !{!5810}
!5810 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5808, file: !2, baseType: !5794, size: 64, align: 64, offset: 64)
!5811 = !DIDerivedType(tag: DW_TAG_member, scope: !5799, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!5812 = !{!5813}
!5813 = !DILocalVariable(name: "value", arg: 1, scope: !5793, file: !5485, line: 986, type: !20)
!5814 = !DILocation(line: 986, column: 22, scope: !5793)
!5815 = !DILocation(line: 987, column: 12, scope: !5793)
!5816 = !DILocation(line: 990, column: 18, scope: !5793)
!5817 = !DILocation(line: 990, column: 13, scope: !5793)
!5818 = !DILocation(line: 987, column: 9, scope: !5793)
!5819 = !DILocation(line: 988, column: 13, scope: !5793)
!5820 = !DILocation(line: 992, column: 6, scope: !5793)
!5821 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h953a226fdee76214E", scope: !5794, file: !5485, line: 995, type: !5822, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5824)
!5822 = !DISubroutineType(types: !5823)
!5823 = !{!5794, !20}
!5824 = !{!5825}
!5825 = !DILocalVariable(name: "value", arg: 1, scope: !5821, file: !5485, line: 995, type: !20)
!5826 = !DILocation(line: 995, column: 31, scope: !5821)
!5827 = !DILocation(line: 997, column: 20, scope: !5821)
!5828 = !DILocation(line: 996, column: 9, scope: !5821)
!5829 = !DILocation(line: 999, column: 6, scope: !5821)
!5830 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17hd0b6c48566bafd89E", scope: !5794, file: !5485, line: 1003, type: !5831, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5834)
!5831 = !DISubroutineType(types: !5832)
!5832 = !{!310, !5833}
!5833 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !5794, size: 64, align: 64, dwarfAddressSpace: 0)
!5834 = !{!5835}
!5835 = !DILocalVariable(name: "self", arg: 1, scope: !5830, file: !5485, line: 1003, type: !5833)
!5836 = !DILocation(line: 1003, column: 21, scope: !5830)
!5837 = !DILocation(line: 1004, column: 9, scope: !5830)
!5838 = !DILocation(line: 1005, column: 6, scope: !5830)
!5839 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h1762e54b56b684c4E", scope: !5794, file: !5485, line: 1008, type: !5840, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5842)
!5840 = !DISubroutineType(types: !5841)
!5841 = !{!319, !5833}
!5842 = !{!5843}
!5843 = !DILocalVariable(name: "self", arg: 1, scope: !5839, file: !5485, line: 1008, type: !5833)
!5844 = !DILocation(line: 1008, column: 29, scope: !5839)
!5845 = !DILocation(line: 1009, column: 35, scope: !5839)
!5846 = !DILocation(line: 1009, column: 15, scope: !5839)
!5847 = !DILocation(line: 1009, column: 9, scope: !5839)
!5848 = !DILocation(line: 1014, column: 18, scope: !5839)
!5849 = !DILocation(line: 1010, column: 21, scope: !5839)
!5850 = !DILocation(line: 1011, column: 21, scope: !5839)
!5851 = !DILocation(line: 1012, column: 21, scope: !5839)
!5852 = !DILocation(line: 1013, column: 21, scope: !5839)
!5853 = !DILocation(line: 1016, column: 6, scope: !5839)
!5854 = !{i8 0, i8 3}
!5855 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha66ac09e8af208bfE", scope: !5794, file: !5485, line: 1019, type: !5856, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5858)
!5856 = !DISubroutineType(types: !5857)
!5857 = !{!20, !5833}
!5858 = !{!5859}
!5859 = !DILocalVariable(name: "self", arg: 1, scope: !5855, file: !5485, line: 1019, type: !5833)
!5860 = !DILocation(line: 1019, column: 18, scope: !5855)
!5861 = !DILocation(line: 1020, column: 29, scope: !5855)
!5862 = !DILocation(line: 1020, column: 9, scope: !5855)
!5863 = !DILocation(line: 1021, column: 6, scope: !5855)
!5864 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h701b14584f40bbabE", scope: !5794, file: !5485, line: 1024, type: !5831, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5865)
!5865 = !{!5866}
!5866 = !DILocalVariable(name: "self", arg: 1, scope: !5864, file: !5485, line: 1024, type: !5833)
!5867 = !DILocation(line: 1024, column: 20, scope: !5864)
!5868 = !DILocation(line: 1025, column: 9, scope: !5864)
!5869 = !DILocation(line: 1026, column: 6, scope: !5864)
!5870 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hcf56c3283e511043E", scope: !5871, file: !5485, line: 1030, type: !5872, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !5874)
!5871 = !DINamespace(name: "{impl#13}", scope: !45)
!5872 = !DISubroutineType(types: !5873)
!5873 = !{!192, !5833, !210}
!5874 = !{!5875, !5876, !5877}
!5875 = !DILocalVariable(name: "self", arg: 1, scope: !5870, file: !5485, line: 1030, type: !5833)
!5876 = !DILocalVariable(name: "f", arg: 2, scope: !5870, file: !5485, line: 1030, type: !210)
!5877 = !DILocalVariable(name: "s", scope: !5878, file: !5485, line: 1031, type: !5444, align: 8)
!5878 = distinct !DILexicalBlock(scope: !5870, file: !5485, line: 1031, column: 9)
!5879 = !DILocation(line: 1030, column: 12, scope: !5870)
!5880 = !DILocation(line: 1030, column: 19, scope: !5870)
!5881 = !DILocation(line: 1031, column: 13, scope: !5878)
!5882 = !DILocation(line: 1031, column: 21, scope: !5870)
!5883 = !DILocation(line: 1032, column: 30, scope: !5878)
!5884 = !DILocation(line: 1032, column: 9, scope: !5878)
!5885 = !DILocation(line: 1033, column: 38, scope: !5878)
!5886 = !DILocation(line: 1033, column: 9, scope: !5878)
!5887 = !DILocation(line: 1034, column: 27, scope: !5878)
!5888 = !DILocation(line: 1034, column: 9, scope: !5878)
!5889 = !DILocation(line: 1035, column: 9, scope: !5878)
!5890 = !DILocation(line: 1036, column: 6, scope: !5870)
!5891 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h2318950fbca2919cE", scope: !664, file: !5892, line: 24, type: !5893, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5895)
!5892 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!5893 = !DISubroutineType(types: !5894)
!5894 = !{!3633, !355}
!5895 = !{!5896}
!5896 = !DILocalVariable(name: "address", arg: 1, scope: !5891, file: !5892, line: 24, type: !355)
!5897 = !DILocation(line: 24, column: 31, scope: !5891)
!5898 = !DILocation(line: 25, column: 13, scope: !5891)
!5899 = !DILocation(line: 25, column: 12, scope: !5891)
!5900 = !DILocation(line: 30, column: 21, scope: !5891)
!5901 = !DILocation(line: 30, column: 9, scope: !5891)
!5902 = !DILocation(line: 31, column: 6, scope: !5891)
!5903 = !DILocation(line: 26, column: 20, scope: !5891)
!5904 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h27d9cdb0e486b293E", scope: !682, file: !5892, line: 24, type: !5905, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5907)
!5905 = !DISubroutineType(types: !5906)
!5906 = !{!3575, !355}
!5907 = !{!5908}
!5908 = !DILocalVariable(name: "address", arg: 1, scope: !5904, file: !5892, line: 24, type: !355)
!5909 = !DILocation(line: 24, column: 31, scope: !5904)
!5910 = !DILocation(line: 25, column: 13, scope: !5904)
!5911 = !DILocation(line: 25, column: 12, scope: !5904)
!5912 = !DILocation(line: 30, column: 21, scope: !5904)
!5913 = !DILocation(line: 30, column: 9, scope: !5904)
!5914 = !DILocation(line: 31, column: 6, scope: !5904)
!5915 = !DILocation(line: 26, column: 20, scope: !5904)
!5916 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hf47495ef595f0390E", scope: !698, file: !5892, line: 24, type: !5917, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5919)
!5917 = !DISubroutineType(types: !5918)
!5918 = !{!3453, !355}
!5919 = !{!5920}
!5920 = !DILocalVariable(name: "address", arg: 1, scope: !5916, file: !5892, line: 24, type: !355)
!5921 = !DILocation(line: 24, column: 31, scope: !5916)
!5922 = !DILocation(line: 25, column: 13, scope: !5916)
!5923 = !DILocation(line: 25, column: 12, scope: !5916)
!5924 = !DILocation(line: 30, column: 21, scope: !5916)
!5925 = !DILocation(line: 30, column: 9, scope: !5916)
!5926 = !DILocation(line: 31, column: 6, scope: !5916)
!5927 = !DILocation(line: 26, column: 20, scope: !5916)
!5928 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h40f7b33f971caf53E", scope: !682, file: !5892, line: 49, type: !5929, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5931)
!5929 = !DISubroutineType(types: !5930)
!5930 = !{!682, !355}
!5931 = !{!5932}
!5932 = !DILocalVariable(name: "address", arg: 1, scope: !5928, file: !5892, line: 49, type: !355)
!5933 = !DILocation(line: 49, column: 31, scope: !5928)
!5934 = !DILocation(line: 51, column: 28, scope: !5928)
!5935 = !DILocation(line: 50, column: 9, scope: !5928)
!5936 = !DILocation(line: 54, column: 6, scope: !5928)
!5937 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h4d2f0719b24fda18E", scope: !664, file: !5892, line: 49, type: !5938, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5940)
!5938 = !DISubroutineType(types: !5939)
!5939 = !{!664, !355}
!5940 = !{!5941}
!5941 = !DILocalVariable(name: "address", arg: 1, scope: !5937, file: !5892, line: 49, type: !355)
!5942 = !DILocation(line: 49, column: 31, scope: !5937)
!5943 = !DILocation(line: 51, column: 28, scope: !5937)
!5944 = !DILocation(line: 50, column: 9, scope: !5937)
!5945 = !DILocation(line: 54, column: 6, scope: !5937)
!5946 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hb93038ce17c8ac21E", scope: !698, file: !5892, line: 49, type: !5947, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5949)
!5947 = !DISubroutineType(types: !5948)
!5948 = !{!698, !355}
!5949 = !{!5950}
!5950 = !DILocalVariable(name: "address", arg: 1, scope: !5946, file: !5892, line: 49, type: !355)
!5951 = !DILocation(line: 49, column: 31, scope: !5946)
!5952 = !DILocation(line: 51, column: 28, scope: !5946)
!5953 = !DILocation(line: 50, column: 9, scope: !5946)
!5954 = !DILocation(line: 54, column: 6, scope: !5946)
!5955 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0bb807b0acb10978E", scope: !5956, file: !5892, line: 86, type: !5957, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5959)
!5956 = !DINamespace(name: "{impl#1}", scope: !665)
!5957 = !DISubroutineType(types: !5958)
!5958 = !{!192, !737, !210}
!5959 = !{!5960, !5961}
!5960 = !DILocalVariable(name: "self", arg: 1, scope: !5955, file: !5892, line: 86, type: !737)
!5961 = !DILocalVariable(name: "f", arg: 2, scope: !5955, file: !5892, line: 86, type: !210)
!5962 = !DILocation(line: 86, column: 12, scope: !5955)
!5963 = !DILocation(line: 86, column: 19, scope: !5955)
!5964 = !DILocation(line: 87, column: 21, scope: !5955)
!5965 = !DILocation(line: 90, column: 13, scope: !5955)
!5966 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5967)
!5967 = distinct !DILocation(line: 87, column: 21, scope: !5955)
!5968 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5967)
!5969 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5967)
!5970 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5967)
!5971 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5967)
!5972 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5967)
!5973 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5967)
!5974 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5967)
!5975 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5976)
!5976 = distinct !DILocation(line: 87, column: 21, scope: !5955)
!5977 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5976)
!5978 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5976)
!5979 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5976)
!5980 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5976)
!5981 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5976)
!5982 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5976)
!5983 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5976)
!5984 = !DILocation(line: 87, column: 9, scope: !5955)
!5985 = !DILocation(line: 92, column: 6, scope: !5955)
!5986 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h11cb2d4b7d20ebd1E", scope: !5956, file: !5892, line: 86, type: !5987, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5989)
!5987 = !DISubroutineType(types: !5988)
!5988 = !{!192, !746, !210}
!5989 = !{!5990, !5991}
!5990 = !DILocalVariable(name: "self", arg: 1, scope: !5986, file: !5892, line: 86, type: !746)
!5991 = !DILocalVariable(name: "f", arg: 2, scope: !5986, file: !5892, line: 86, type: !210)
!5992 = !DILocation(line: 86, column: 12, scope: !5986)
!5993 = !DILocation(line: 86, column: 19, scope: !5986)
!5994 = !DILocation(line: 87, column: 21, scope: !5986)
!5995 = !DILocation(line: 90, column: 13, scope: !5986)
!5996 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !5997)
!5997 = distinct !DILocation(line: 87, column: 21, scope: !5986)
!5998 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !5997)
!5999 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !5997)
!6000 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !5997)
!6001 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !5997)
!6002 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !5997)
!6003 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !5997)
!6004 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !5997)
!6005 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !6006)
!6006 = distinct !DILocation(line: 87, column: 21, scope: !5986)
!6007 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !6006)
!6008 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !6006)
!6009 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !6006)
!6010 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !6006)
!6011 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !6006)
!6012 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !6006)
!6013 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !6006)
!6014 = !DILocation(line: 87, column: 9, scope: !5986)
!6015 = !DILocation(line: 92, column: 6, scope: !5986)
!6016 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1459c13782240f6E", scope: !5956, file: !5892, line: 86, type: !6017, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !6019)
!6017 = !DISubroutineType(types: !6018)
!6018 = !{!192, !728, !210}
!6019 = !{!6020, !6021}
!6020 = !DILocalVariable(name: "self", arg: 1, scope: !6016, file: !5892, line: 86, type: !728)
!6021 = !DILocalVariable(name: "f", arg: 2, scope: !6016, file: !5892, line: 86, type: !210)
!6022 = !DILocation(line: 86, column: 12, scope: !6016)
!6023 = !DILocation(line: 86, column: 19, scope: !6016)
!6024 = !DILocation(line: 87, column: 21, scope: !6016)
!6025 = !DILocation(line: 90, column: 13, scope: !6016)
!6026 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !6027)
!6027 = distinct !DILocation(line: 87, column: 21, scope: !6016)
!6028 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !6027)
!6029 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !6027)
!6030 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !6027)
!6031 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !6027)
!6032 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !6027)
!6033 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !6027)
!6034 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !6027)
!6035 = !DILocation(line: 28, column: 9, scope: !4627, inlinedAt: !6036)
!6036 = distinct !DILocation(line: 87, column: 21, scope: !6016)
!6037 = !DILocation(line: 29, column: 9, scope: !4627, inlinedAt: !6036)
!6038 = !DILocation(line: 30, column: 9, scope: !4627, inlinedAt: !6036)
!6039 = !DILocation(line: 31, column: 9, scope: !4627, inlinedAt: !6036)
!6040 = !DILocation(line: 32, column: 9, scope: !4627, inlinedAt: !6036)
!6041 = !DILocation(line: 33, column: 9, scope: !4627, inlinedAt: !6036)
!6042 = !DILocation(line: 35, column: 34, scope: !4627, inlinedAt: !6036)
!6043 = !DILocation(line: 35, column: 9, scope: !4627, inlinedAt: !6036)
!6044 = !DILocation(line: 87, column: 9, scope: !6016)
!6045 = !DILocation(line: 92, column: 6, scope: !6016)
!6046 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hff937647117f4696E", scope: !615, file: !6047, line: 41, type: !6048, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6051)
!6047 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!6048 = !DISubroutineType(types: !6049)
!6049 = !{!590, !6050}
!6050 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!6051 = !{!6052}
!6052 = !DILocalVariable(name: "self", arg: 1, scope: !6046, file: !6047, line: 41, type: !6050)
!6053 = !DILocation(line: 41, column: 26, scope: !6046)
!6054 = !DILocation(line: 42, column: 9, scope: !6046)
!6055 = !DILocation(line: 43, column: 6, scope: !6046)
!6056 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h56b51ba92b109589E", scope: !615, file: !6047, line: 46, type: !6057, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6059)
!6057 = !DISubroutineType(types: !6058)
!6058 = !{!605, !614}
!6059 = !{!6060}
!6060 = !DILocalVariable(name: "self", arg: 1, scope: !6056, file: !6047, line: 46, type: !614)
!6061 = !DILocation(line: 46, column: 37, scope: !6056)
!6062 = !DILocation(line: 48, column: 6, scope: !6056)
!6063 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h93be74b5731f857dE", scope: !6065, file: !6064, line: 42, type: !6068, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6071)
!6064 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!6065 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !576, file: !2, size: 128, align: 64, elements: !6066, templateParams: !21, identifier: "1cd283f1972dd7c558d95a74327822dc")
!6066 = !{!6067}
!6067 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !6065, file: !2, baseType: !615, size: 128, align: 64)
!6068 = !DISubroutineType(types: !6069)
!6069 = !{!590, !6070}
!6070 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6065, size: 64, align: 64, dwarfAddressSpace: 0)
!6071 = !{!6072}
!6072 = !DILocalVariable(name: "self", arg: 1, scope: !6063, file: !6064, line: 42, type: !6070)
!6073 = !DILocation(line: 42, column: 26, scope: !6063)
!6074 = !DILocation(line: 43, column: 9, scope: !6063)
!6075 = !DILocation(line: 44, column: 6, scope: !6063)
!6076 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17ha2dacffd57e76db4E", scope: !6065, file: !6064, line: 47, type: !6077, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6080)
!6077 = !DISubroutineType(types: !6078)
!6078 = !{!31, !6079}
!6079 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6065, size: 64, align: 64, dwarfAddressSpace: 0)
!6080 = !{!6081}
!6081 = !DILocalVariable(name: "self", arg: 1, scope: !6076, file: !6064, line: 47, type: !6079)
!6082 = !DILocation(line: 47, column: 24, scope: !6076)
!6083 = !DILocation(line: 48, column: 9, scope: !6076)
!6084 = !DILocation(line: 49, column: 6, scope: !6076)
!6085 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17hcaceefaa85ce0723E", scope: !6086, file: !6064, line: 58, type: !6087, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6089)
!6086 = !DINamespace(name: "{impl#1}", scope: !576)
!6087 = !DISubroutineType(types: !6088)
!6088 = !{!4709, !605, !664}
!6089 = !{!6090, !6091, !6092}
!6090 = !DILocalVariable(name: "self", arg: 1, scope: !6085, file: !6064, line: 58, type: !605)
!6091 = !DILocalVariable(name: "frame", arg: 2, scope: !6085, file: !6064, line: 58, type: !664)
!6092 = !DILocalVariable(name: "virt", scope: !6093, file: !6064, line: 59, type: !31, align: 8)
!6093 = distinct !DILexicalBlock(scope: !6085, file: !6064, line: 59, column: 9)
!6094 = !DILocation(line: 58, column: 25, scope: !6085)
!6095 = !DILocation(line: 58, column: 32, scope: !6085)
!6096 = !DILocation(line: 59, column: 20, scope: !6085)
!6097 = !DILocation(line: 59, column: 34, scope: !6085)
!6098 = !DILocation(line: 59, column: 13, scope: !6093)
!6099 = !DILocation(line: 60, column: 9, scope: !6093)
!6100 = !DILocation(line: 61, column: 6, scope: !6085)
!6101 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17hb2d32ab4a1835f65E", scope: !6103, file: !6102, line: 87, type: !6107, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6110)
!6102 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!6103 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !810, file: !2, size: 128, align: 64, elements: !6104, templateParams: !21, identifier: "5a16db23474bc09b8c3df88a086fc994")
!6104 = !{!6105, !6106}
!6105 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !6103, file: !2, baseType: !590, size: 64, align: 64)
!6106 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !6103, file: !2, baseType: !636, size: 16, align: 16, offset: 64)
!6107 = !DISubroutineType(types: !6108)
!6108 = !{!590, !6109}
!6109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6103, size: 64, align: 64, dwarfAddressSpace: 0)
!6110 = !{!6111}
!6111 = !DILocalVariable(name: "self", arg: 1, scope: !6101, file: !6102, line: 87, type: !6109)
!6112 = !DILocation(line: 87, column: 26, scope: !6101)
!6113 = !DILocation(line: 88, column: 9, scope: !6101)
!6114 = !DILocation(line: 89, column: 6, scope: !6101)
!6115 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h39cb80341be9da22E", scope: !3366, file: !6102, line: 307, type: !6116, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6118)
!6116 = !DISubroutineType(types: !6117)
!6117 = !{!953, !6109, !968}
!6118 = !{!6119, !6120, !6121, !6124, !6126, !6128, !6130, !6132, !6134, !6136, !6138, !6140}
!6119 = !DILocalVariable(name: "self", arg: 1, scope: !6115, file: !6102, line: 308, type: !6109)
!6120 = !DILocalVariable(name: "page", arg: 2, scope: !6115, file: !6102, line: 309, type: !968)
!6121 = !DILocalVariable(name: "p4", scope: !6122, file: !6102, line: 311, type: !6123, align: 8)
!6122 = distinct !DILexicalBlock(scope: !6115, file: !6102, line: 311, column: 9)
!6123 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!6124 = !DILocalVariable(name: "p4_entry", scope: !6125, file: !6102, line: 312, type: !12, align: 8)
!6125 = distinct !DILexicalBlock(scope: !6122, file: !6102, line: 312, column: 9)
!6126 = !DILocalVariable(name: "residual", scope: !6127, file: !6102, line: 317, type: !899, align: 8)
!6127 = distinct !DILexicalBlock(scope: !6125, file: !6102, line: 317, column: 11)
!6128 = !DILocalVariable(name: "val", scope: !6129, file: !6102, line: 314, type: !664, align: 8)
!6129 = distinct !DILexicalBlock(scope: !6125, file: !6102, line: 314, column: 9)
!6130 = !DILocalVariable(name: "p3", scope: !6131, file: !6102, line: 319, type: !590, align: 8)
!6131 = distinct !DILexicalBlock(scope: !6125, file: !6102, line: 319, column: 9)
!6132 = !DILocalVariable(name: "p3_entry", scope: !6133, file: !6102, line: 320, type: !3549, align: 8)
!6133 = distinct !DILexicalBlock(scope: !6131, file: !6102, line: 320, column: 9)
!6134 = !DILocalVariable(name: "flags", scope: !6135, file: !6102, line: 321, type: !366, align: 8)
!6135 = distinct !DILexicalBlock(scope: !6133, file: !6102, line: 321, column: 9)
!6136 = !DILocalVariable(name: "frame", scope: !6137, file: !6102, line: 330, type: !698, align: 8)
!6137 = distinct !DILexicalBlock(scope: !6135, file: !6102, line: 330, column: 9)
!6138 = !DILocalVariable(name: "residual", scope: !6139, file: !6102, line: 331, type: !899, align: 8)
!6139 = distinct !DILexicalBlock(scope: !6135, file: !6102, line: 331, column: 91)
!6140 = !DILocalVariable(name: "val", scope: !6141, file: !6102, line: 330, type: !698, align: 8)
!6141 = distinct !DILexicalBlock(scope: !6135, file: !6102, line: 330, column: 21)
!6142 = !DILocation(line: 308, column: 9, scope: !6115)
!6143 = !DILocation(line: 309, column: 9, scope: !6115)
!6144 = !DILocation(line: 314, column: 9, scope: !6129)
!6145 = !DILocation(line: 320, column: 13, scope: !6133)
!6146 = !DILocation(line: 321, column: 13, scope: !6135)
!6147 = !DILocation(line: 330, column: 13, scope: !6137)
!6148 = !DILocation(line: 330, column: 21, scope: !6141)
!6149 = !DILocation(line: 311, column: 18, scope: !6115)
!6150 = !DILocation(line: 311, column: 13, scope: !6122)
!6151 = !DILocation(line: 312, column: 25, scope: !6122)
!6152 = !DILocation(line: 312, column: 28, scope: !6122)
!6153 = !DILocation(line: 312, column: 24, scope: !6122)
!6154 = !DILocation(line: 312, column: 13, scope: !6125)
!6155 = !DILocation(line: 314, column: 9, scope: !6125)
!6156 = !DILocation(line: 319, column: 41, scope: !6125)
!6157 = !DILocation(line: 319, column: 47, scope: !6125)
!6158 = !DILocation(line: 319, column: 33, scope: !6125)
!6159 = !DILocation(line: 319, column: 27, scope: !6125)
!6160 = !DILocation(line: 319, column: 13, scope: !6131)
!6161 = !DILocation(line: 320, column: 32, scope: !6131)
!6162 = !DILocation(line: 320, column: 29, scope: !6131)
!6163 = !DILocation(line: 320, column: 24, scope: !6131)
!6164 = !DILocation(line: 321, column: 21, scope: !6133)
!6165 = !DILocation(line: 323, column: 13, scope: !6135)
!6166 = !DILocation(line: 323, column: 12, scope: !6135)
!6167 = !DILocation(line: 317, column: 11, scope: !6125)
!6168 = !DILocation(line: 317, column: 11, scope: !6127)
!6169 = !DILocation(line: 314, column: 9, scope: !6127)
!6170 = !DILocation(line: 335, column: 6, scope: !6115)
!6171 = !DILocation(line: 326, column: 13, scope: !6135)
!6172 = !DILocation(line: 326, column: 12, scope: !6135)
!6173 = !DILocation(line: 324, column: 24, scope: !6135)
!6174 = !DILocation(line: 324, column: 20, scope: !6135)
!6175 = !DILocation(line: 1, column: 1, scope: !6176)
!6176 = !DILexicalBlockFile(scope: !6135, file: !4874, discriminator: 0)
!6177 = !DILocation(line: 330, column: 51, scope: !6135)
!6178 = !DILocation(line: 330, column: 21, scope: !6135)
!6179 = !DILocation(line: 331, column: 22, scope: !6135)
!6180 = !DILocation(line: 327, column: 24, scope: !6135)
!6181 = !DILocation(line: 327, column: 20, scope: !6135)
!6182 = !DILocation(line: 333, column: 9, scope: !6137)
!6183 = !DILocation(line: 334, column: 13, scope: !6137)
!6184 = !DILocation(line: 334, column: 37, scope: !6137)
!6185 = !DILocation(line: 334, column: 20, scope: !6137)
!6186 = !DILocation(line: 334, column: 12, scope: !6137)
!6187 = !DILocation(line: 334, column: 9, scope: !6137)
!6188 = !DILocation(line: 331, column: 91, scope: !6135)
!6189 = !DILocation(line: 331, column: 91, scope: !6139)
!6190 = !DILocation(line: 330, column: 21, scope: !6139)
!6191 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he8bc389a40fe7c0fE", scope: !3365, file: !6102, line: 314, type: !6192, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6194)
!6192 = !DISubroutineType(types: !6193)
!6193 = !{!881, !3364, !795}
!6194 = !{!6195, !6196}
!6195 = !DILocalVariable(name: "err", arg: 2, scope: !6191, file: !6102, line: 314, type: !795)
!6196 = !DILocalVariable(arg: 1, scope: !6191, file: !6102, line: 314, type: !3364)
!6197 = !DILocation(line: 314, column: 34, scope: !6191)
!6198 = !DILocation(line: 314, column: 35, scope: !6191)
!6199 = !DILocation(line: 314, column: 46, scope: !6191)
!6200 = !DILocation(line: 314, column: 40, scope: !6191)
!6201 = !DILocation(line: 315, column: 44, scope: !6191)
!6202 = !DILocation(line: 316, column: 38, scope: !6191)
!6203 = !DILocation(line: 317, column: 10, scope: !6191)
!6204 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9dd0824936160625E", scope: !3365, file: !6102, line: 331, type: !6205, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6207)
!6205 = !DISubroutineType(types: !6206)
!6206 = !{!881, !3545, !3463}
!6207 = !{!6208, !6209}
!6208 = !DILocalVariable(name: "p3_entry", scope: !6204, file: !6102, line: 320, type: !3549, align: 8)
!6209 = !DILocalVariable(arg: 2, scope: !6204, file: !6102, line: 331, type: !3463)
!6210 = !DILocation(line: 320, column: 13, scope: !6204)
!6211 = !DILocation(line: 331, column: 23, scope: !6204)
!6212 = !DILocation(line: 331, column: 74, scope: !6204)
!6213 = !DILocation(line: 331, column: 42, scope: !6204)
!6214 = !DILocation(line: 331, column: 90, scope: !6204)
!6215 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h5b252a166f394cf5E", scope: !3366, file: !6102, line: 337, type: !6216, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6234)
!6216 = !DISubroutineType(types: !6217)
!6217 = !{!6218, !6109, !968, !366}
!6218 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6219, templateParams: !21, identifier: "bad9e69282fc8305a3287fb6d4a903")
!6219 = !{!6220}
!6220 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6218, file: !2, size: 128, align: 64, elements: !6221, templateParams: !21, identifier: "75715052553f633fa09850f250fb45da", discriminator: !6233)
!6221 = !{!6222, !6229}
!6222 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6220, file: !2, baseType: !6223, size: 128, align: 64, extraData: i64 0)
!6223 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6218, file: !2, size: 128, align: 64, elements: !6224, templateParams: !6226, identifier: "3d4d9ebf2427a870359d3a1080082390")
!6224 = !{!6225}
!6225 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6223, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!6226 = !{!6227, !6228}
!6227 = !DITemplateTypeParameter(name: "T", type: !965)
!6228 = !DITemplateTypeParameter(name: "E", type: !805)
!6229 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6220, file: !2, baseType: !6230, size: 128, align: 64, extraData: i64 1)
!6230 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6218, file: !2, size: 128, align: 64, elements: !6231, templateParams: !6226, identifier: "2d3f4e213a71c79edc0bd70c10acd46")
!6231 = !{!6232}
!6232 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6230, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6233 = !DIDerivedType(tag: DW_TAG_member, scope: !6218, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6234 = !{!6235, !6236, !6237, !6238, !6240}
!6235 = !DILocalVariable(name: "self", arg: 1, scope: !6215, file: !6102, line: 338, type: !6109)
!6236 = !DILocalVariable(name: "page", arg: 2, scope: !6215, file: !6102, line: 339, type: !968)
!6237 = !DILocalVariable(name: "flags", arg: 3, scope: !6215, file: !6102, line: 340, type: !366)
!6238 = !DILocalVariable(name: "p4", scope: !6239, file: !6102, line: 343, type: !6123, align: 8)
!6239 = distinct !DILexicalBlock(scope: !6215, file: !6102, line: 343, column: 9)
!6240 = !DILocalVariable(name: "p3", scope: !6241, file: !6102, line: 349, type: !590, align: 8)
!6241 = distinct !DILexicalBlock(scope: !6239, file: !6102, line: 349, column: 9)
!6242 = !DILocation(line: 338, column: 9, scope: !6215)
!6243 = !DILocation(line: 339, column: 9, scope: !6215)
!6244 = !DILocation(line: 340, column: 9, scope: !6215)
!6245 = !DILocation(line: 343, column: 18, scope: !6215)
!6246 = !DILocation(line: 343, column: 13, scope: !6239)
!6247 = !DILocation(line: 345, column: 12, scope: !6239)
!6248 = !DILocation(line: 345, column: 15, scope: !6239)
!6249 = !DILocation(line: 349, column: 41, scope: !6239)
!6250 = !DILocation(line: 349, column: 47, scope: !6239)
!6251 = !DILocation(line: 349, column: 33, scope: !6239)
!6252 = !DILocation(line: 349, column: 27, scope: !6239)
!6253 = !DILocation(line: 349, column: 13, scope: !6241)
!6254 = !DILocation(line: 351, column: 15, scope: !6241)
!6255 = !DILocation(line: 351, column: 12, scope: !6241)
!6256 = !DILocation(line: 346, column: 20, scope: !6239)
!6257 = !DILocation(line: 1, column: 1, scope: !6258)
!6258 = !DILexicalBlockFile(scope: !6239, file: !4874, discriminator: 0)
!6259 = !DILocation(line: 357, column: 6, scope: !6215)
!6260 = !DILocation(line: 354, column: 12, scope: !6241)
!6261 = !DILocation(line: 354, column: 9, scope: !6241)
!6262 = !DILocation(line: 354, column: 39, scope: !6241)
!6263 = !DILocation(line: 356, column: 29, scope: !6241)
!6264 = !DILocation(line: 356, column: 12, scope: !6241)
!6265 = !DILocation(line: 356, column: 9, scope: !6241)
!6266 = !DILocation(line: 352, column: 20, scope: !6241)
!6267 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h46a666c196948a86E", scope: !3366, file: !6102, line: 359, type: !6268, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6288)
!6268 = !DISubroutineType(types: !6269)
!6269 = !{!6270, !6109, !968, !366}
!6270 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 8, align: 8, elements: !6271, templateParams: !21, identifier: "f1e08f95eb3fb9d7f4049f88d4f72ff2")
!6271 = !{!6272}
!6272 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6270, file: !2, size: 8, align: 8, elements: !6273, templateParams: !21, identifier: "e8c4141fe8ed59aec3bae3388331c4e9", discriminator: !6287)
!6273 = !{!6274, !6283}
!6274 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6272, file: !2, baseType: !6275, size: 8, align: 8, extraData: i64 2)
!6275 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6270, file: !2, size: 8, align: 8, elements: !6276, templateParams: !6281, identifier: "f62cdb1269a531de1dc388d405b444f3")
!6276 = !{!6277}
!6277 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6275, file: !2, baseType: !6278, align: 8)
!6278 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !326, file: !2, align: 8, elements: !6279, templateParams: !21, identifier: "2efcc257cdc86aff1c29a4264366ba0c")
!6279 = !{!6280}
!6280 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6278, file: !2, baseType: !7, align: 8)
!6281 = !{!6282, !6228}
!6282 = !DITemplateTypeParameter(name: "T", type: !6278)
!6283 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6272, file: !2, baseType: !6284, size: 8, align: 8)
!6284 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6270, file: !2, size: 8, align: 8, elements: !6285, templateParams: !6281, identifier: "3a50b15b776c4496538650810b5ff3cf")
!6285 = !{!6286}
!6286 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6284, file: !2, baseType: !805, size: 8, align: 8)
!6287 = !DIDerivedType(tag: DW_TAG_member, scope: !6270, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6288 = !{!6289, !6290, !6291, !6292, !6294}
!6289 = !DILocalVariable(name: "self", arg: 1, scope: !6267, file: !6102, line: 360, type: !6109)
!6290 = !DILocalVariable(name: "page", arg: 2, scope: !6267, file: !6102, line: 361, type: !968)
!6291 = !DILocalVariable(name: "flags", arg: 3, scope: !6267, file: !6102, line: 362, type: !366)
!6292 = !DILocalVariable(name: "p4", scope: !6293, file: !6102, line: 364, type: !6123, align: 8)
!6293 = distinct !DILexicalBlock(scope: !6267, file: !6102, line: 364, column: 9)
!6294 = !DILocalVariable(name: "p4_entry", scope: !6295, file: !6102, line: 365, type: !3549, align: 8)
!6295 = distinct !DILexicalBlock(scope: !6293, file: !6102, line: 365, column: 9)
!6296 = !DILocation(line: 360, column: 9, scope: !6267)
!6297 = !DILocation(line: 361, column: 9, scope: !6267)
!6298 = !DILocation(line: 362, column: 9, scope: !6267)
!6299 = !DILocation(line: 364, column: 18, scope: !6267)
!6300 = !DILocation(line: 364, column: 13, scope: !6293)
!6301 = !DILocation(line: 365, column: 29, scope: !6293)
!6302 = !DILocation(line: 365, column: 32, scope: !6293)
!6303 = !DILocation(line: 365, column: 24, scope: !6293)
!6304 = !DILocation(line: 365, column: 13, scope: !6295)
!6305 = !DILocation(line: 367, column: 12, scope: !6295)
!6306 = !DILocation(line: 371, column: 9, scope: !6295)
!6307 = !DILocation(line: 373, column: 12, scope: !6295)
!6308 = !DILocation(line: 373, column: 9, scope: !6295)
!6309 = !DILocation(line: 374, column: 6, scope: !6267)
!6310 = !DILocation(line: 368, column: 20, scope: !6295)
!6311 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17hcfe84beaba4c6876E", scope: !3366, file: !6102, line: 376, type: !6268, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6312)
!6312 = !{!6313, !6314, !6315}
!6313 = !DILocalVariable(name: "self", arg: 1, scope: !6311, file: !6102, line: 377, type: !6109)
!6314 = !DILocalVariable(name: "_page", arg: 2, scope: !6311, file: !6102, line: 378, type: !968)
!6315 = !DILocalVariable(name: "_flags", arg: 3, scope: !6311, file: !6102, line: 379, type: !366)
!6316 = !DILocation(line: 377, column: 9, scope: !6311)
!6317 = !DILocation(line: 378, column: 9, scope: !6311)
!6318 = !DILocation(line: 379, column: 9, scope: !6311)
!6319 = !DILocation(line: 382, column: 6, scope: !6311)
!6320 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h2190a9c6b409af7fE", scope: !3366, file: !6102, line: 384, type: !6268, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6321)
!6321 = !{!6322, !6323, !6324}
!6322 = !DILocalVariable(name: "self", arg: 1, scope: !6320, file: !6102, line: 385, type: !6109)
!6323 = !DILocalVariable(name: "_page", arg: 2, scope: !6320, file: !6102, line: 386, type: !968)
!6324 = !DILocalVariable(name: "_flags", arg: 3, scope: !6320, file: !6102, line: 387, type: !366)
!6325 = !DILocation(line: 385, column: 9, scope: !6320)
!6326 = !DILocation(line: 386, column: 9, scope: !6320)
!6327 = !DILocation(line: 387, column: 9, scope: !6320)
!6328 = !DILocation(line: 390, column: 6, scope: !6320)
!6329 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17hb32b7da1736da86cE", scope: !3366, file: !6102, line: 392, type: !6330, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6333)
!6330 = !DISubroutineType(types: !6331)
!6331 = !{!3471, !6332, !968}
!6332 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6103, size: 64, align: 64, dwarfAddressSpace: 0)
!6333 = !{!6334, !6335, !6336, !6338, !6341}
!6334 = !DILocalVariable(name: "self", arg: 1, scope: !6329, file: !6102, line: 392, type: !6332)
!6335 = !DILocalVariable(name: "page", arg: 2, scope: !6329, file: !6102, line: 392, type: !968)
!6336 = !DILocalVariable(name: "p4", scope: !6337, file: !6102, line: 393, type: !589, align: 8)
!6337 = distinct !DILexicalBlock(scope: !6329, file: !6102, line: 393, column: 9)
!6338 = !DILocalVariable(name: "p3", scope: !6339, file: !6102, line: 399, type: !6340, align: 8)
!6339 = distinct !DILexicalBlock(scope: !6337, file: !6102, line: 399, column: 9)
!6340 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!6341 = !DILocalVariable(name: "p3_entry", scope: !6342, file: !6102, line: 400, type: !12, align: 8)
!6342 = distinct !DILexicalBlock(scope: !6339, file: !6102, line: 400, column: 9)
!6343 = !DILocation(line: 392, column: 23, scope: !6329)
!6344 = !DILocation(line: 392, column: 30, scope: !6329)
!6345 = !DILocation(line: 400, column: 13, scope: !6342)
!6346 = !DILocation(line: 393, column: 18, scope: !6329)
!6347 = !DILocation(line: 393, column: 13, scope: !6337)
!6348 = !DILocation(line: 395, column: 12, scope: !6337)
!6349 = !DILocation(line: 395, column: 15, scope: !6337)
!6350 = !DILocation(line: 399, column: 37, scope: !6337)
!6351 = !DILocation(line: 399, column: 43, scope: !6337)
!6352 = !DILocation(line: 399, column: 29, scope: !6337)
!6353 = !DILocation(line: 399, column: 27, scope: !6337)
!6354 = !DILocation(line: 399, column: 13, scope: !6339)
!6355 = !DILocation(line: 400, column: 28, scope: !6339)
!6356 = !DILocation(line: 400, column: 25, scope: !6339)
!6357 = !DILocation(line: 400, column: 24, scope: !6339)
!6358 = !DILocation(line: 402, column: 12, scope: !6342)
!6359 = !DILocation(line: 396, column: 24, scope: !6337)
!6360 = !DILocation(line: 396, column: 20, scope: !6337)
!6361 = !DILocation(line: 1, column: 1, scope: !6362)
!6362 = !DILexicalBlockFile(scope: !6337, file: !4874, discriminator: 0)
!6363 = !DILocation(line: 408, column: 6, scope: !6329)
!6364 = !DILocation(line: 406, column: 39, scope: !6342)
!6365 = !DILocation(line: 406, column: 9, scope: !6342)
!6366 = !DILocation(line: 407, column: 22, scope: !6342)
!6367 = !DILocation(line: 403, column: 24, scope: !6342)
!6368 = !DILocation(line: 403, column: 20, scope: !6342)
!6369 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17ha1e66d59027cd2baE", scope: !3500, file: !6102, line: 407, type: !6370, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6372)
!6370 = !DISubroutineType(types: !6371)
!6371 = !{!3481, !3499, !3463}
!6372 = !{!6373, !6374}
!6373 = !DILocalVariable(name: "p3_entry", scope: !6369, file: !6102, line: 400, type: !12, align: 8)
!6374 = !DILocalVariable(arg: 2, scope: !6369, file: !6102, line: 407, type: !3463)
!6375 = !DILocation(line: 400, column: 13, scope: !6369)
!6376 = !DILocation(line: 407, column: 23, scope: !6369)
!6377 = !DILocation(line: 407, column: 78, scope: !6369)
!6378 = !DILocation(line: 407, column: 42, scope: !6369)
!6379 = !DILocation(line: 407, column: 94, scope: !6369)
!6380 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17he5645e7603f7521dE", scope: !3397, file: !6102, line: 427, type: !6381, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6383)
!6381 = !DISubroutineType(types: !6382)
!6382 = !{!996, !6109, !1011}
!6383 = !{!6384, !6385, !6386, !6388, !6390, !6392, !6394, !6396, !6398, !6400, !6402, !6404, !6406, !6408, !6410, !6412}
!6384 = !DILocalVariable(name: "self", arg: 1, scope: !6380, file: !6102, line: 428, type: !6109)
!6385 = !DILocalVariable(name: "page", arg: 2, scope: !6380, file: !6102, line: 429, type: !1011)
!6386 = !DILocalVariable(name: "p4", scope: !6387, file: !6102, line: 431, type: !6123, align: 8)
!6387 = distinct !DILexicalBlock(scope: !6380, file: !6102, line: 431, column: 9)
!6388 = !DILocalVariable(name: "p4_entry", scope: !6389, file: !6102, line: 432, type: !12, align: 8)
!6389 = distinct !DILexicalBlock(scope: !6387, file: !6102, line: 432, column: 9)
!6390 = !DILocalVariable(name: "residual", scope: !6391, file: !6102, line: 436, type: !899, align: 8)
!6391 = distinct !DILexicalBlock(scope: !6389, file: !6102, line: 436, column: 11)
!6392 = !DILocalVariable(name: "val", scope: !6393, file: !6102, line: 433, type: !664, align: 8)
!6393 = distinct !DILexicalBlock(scope: !6389, file: !6102, line: 433, column: 9)
!6394 = !DILocalVariable(name: "p3", scope: !6395, file: !6102, line: 438, type: !590, align: 8)
!6395 = distinct !DILexicalBlock(scope: !6389, file: !6102, line: 438, column: 9)
!6396 = !DILocalVariable(name: "p3_entry", scope: !6397, file: !6102, line: 439, type: !12, align: 8)
!6397 = distinct !DILexicalBlock(scope: !6395, file: !6102, line: 439, column: 9)
!6398 = !DILocalVariable(name: "residual", scope: !6399, file: !6102, line: 443, type: !899, align: 8)
!6399 = distinct !DILexicalBlock(scope: !6397, file: !6102, line: 443, column: 11)
!6400 = !DILocalVariable(name: "val", scope: !6401, file: !6102, line: 440, type: !664, align: 8)
!6401 = distinct !DILexicalBlock(scope: !6397, file: !6102, line: 440, column: 9)
!6402 = !DILocalVariable(name: "p2", scope: !6403, file: !6102, line: 445, type: !590, align: 8)
!6403 = distinct !DILexicalBlock(scope: !6397, file: !6102, line: 445, column: 9)
!6404 = !DILocalVariable(name: "p2_entry", scope: !6405, file: !6102, line: 446, type: !3549, align: 8)
!6405 = distinct !DILexicalBlock(scope: !6403, file: !6102, line: 446, column: 9)
!6406 = !DILocalVariable(name: "flags", scope: !6407, file: !6102, line: 447, type: !366, align: 8)
!6407 = distinct !DILexicalBlock(scope: !6405, file: !6102, line: 447, column: 9)
!6408 = !DILocalVariable(name: "frame", scope: !6409, file: !6102, line: 456, type: !682, align: 8)
!6409 = distinct !DILexicalBlock(scope: !6407, file: !6102, line: 456, column: 9)
!6410 = !DILocalVariable(name: "residual", scope: !6411, file: !6102, line: 457, type: !899, align: 8)
!6411 = distinct !DILexicalBlock(scope: !6407, file: !6102, line: 457, column: 91)
!6412 = !DILocalVariable(name: "val", scope: !6413, file: !6102, line: 456, type: !682, align: 8)
!6413 = distinct !DILexicalBlock(scope: !6407, file: !6102, line: 456, column: 21)
!6414 = !DILocation(line: 428, column: 9, scope: !6380)
!6415 = !DILocation(line: 429, column: 9, scope: !6380)
!6416 = !DILocation(line: 433, column: 9, scope: !6393)
!6417 = !DILocation(line: 440, column: 9, scope: !6401)
!6418 = !DILocation(line: 446, column: 13, scope: !6405)
!6419 = !DILocation(line: 447, column: 13, scope: !6407)
!6420 = !DILocation(line: 456, column: 13, scope: !6409)
!6421 = !DILocation(line: 456, column: 21, scope: !6413)
!6422 = !DILocation(line: 431, column: 18, scope: !6380)
!6423 = !DILocation(line: 431, column: 13, scope: !6387)
!6424 = !DILocation(line: 432, column: 25, scope: !6387)
!6425 = !DILocation(line: 432, column: 28, scope: !6387)
!6426 = !DILocation(line: 432, column: 24, scope: !6387)
!6427 = !DILocation(line: 432, column: 13, scope: !6389)
!6428 = !DILocation(line: 433, column: 9, scope: !6389)
!6429 = !DILocation(line: 438, column: 41, scope: !6389)
!6430 = !DILocation(line: 438, column: 47, scope: !6389)
!6431 = !DILocation(line: 438, column: 33, scope: !6389)
!6432 = !DILocation(line: 438, column: 27, scope: !6389)
!6433 = !DILocation(line: 438, column: 13, scope: !6395)
!6434 = !DILocation(line: 439, column: 28, scope: !6395)
!6435 = !DILocation(line: 439, column: 25, scope: !6395)
!6436 = !DILocation(line: 439, column: 24, scope: !6395)
!6437 = !DILocation(line: 439, column: 13, scope: !6397)
!6438 = !DILocation(line: 440, column: 9, scope: !6397)
!6439 = !DILocation(line: 436, column: 11, scope: !6389)
!6440 = !DILocation(line: 436, column: 11, scope: !6391)
!6441 = !DILocation(line: 433, column: 9, scope: !6391)
!6442 = !DILocation(line: 461, column: 6, scope: !6380)
!6443 = !DILocation(line: 445, column: 41, scope: !6397)
!6444 = !DILocation(line: 445, column: 47, scope: !6397)
!6445 = !DILocation(line: 445, column: 33, scope: !6397)
!6446 = !DILocation(line: 445, column: 27, scope: !6397)
!6447 = !DILocation(line: 445, column: 13, scope: !6403)
!6448 = !DILocation(line: 446, column: 32, scope: !6403)
!6449 = !DILocation(line: 446, column: 29, scope: !6403)
!6450 = !DILocation(line: 446, column: 24, scope: !6403)
!6451 = !DILocation(line: 447, column: 21, scope: !6405)
!6452 = !DILocation(line: 449, column: 13, scope: !6407)
!6453 = !DILocation(line: 449, column: 12, scope: !6407)
!6454 = !DILocation(line: 443, column: 11, scope: !6397)
!6455 = !DILocation(line: 443, column: 11, scope: !6399)
!6456 = !DILocation(line: 440, column: 9, scope: !6399)
!6457 = !DILocation(line: 452, column: 13, scope: !6407)
!6458 = !DILocation(line: 452, column: 12, scope: !6407)
!6459 = !DILocation(line: 450, column: 24, scope: !6407)
!6460 = !DILocation(line: 450, column: 20, scope: !6407)
!6461 = !DILocation(line: 1, column: 1, scope: !6462)
!6462 = !DILexicalBlockFile(scope: !6407, file: !4874, discriminator: 0)
!6463 = !DILocation(line: 456, column: 51, scope: !6407)
!6464 = !DILocation(line: 456, column: 21, scope: !6407)
!6465 = !DILocation(line: 457, column: 22, scope: !6407)
!6466 = !DILocation(line: 453, column: 24, scope: !6407)
!6467 = !DILocation(line: 453, column: 20, scope: !6407)
!6468 = !DILocation(line: 459, column: 9, scope: !6409)
!6469 = !DILocation(line: 460, column: 13, scope: !6409)
!6470 = !DILocation(line: 460, column: 37, scope: !6409)
!6471 = !DILocation(line: 460, column: 20, scope: !6409)
!6472 = !DILocation(line: 460, column: 12, scope: !6409)
!6473 = !DILocation(line: 460, column: 9, scope: !6409)
!6474 = !DILocation(line: 457, column: 91, scope: !6407)
!6475 = !DILocation(line: 457, column: 91, scope: !6411)
!6476 = !DILocation(line: 456, column: 21, scope: !6411)
!6477 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h1011b3f7cb8fd877E", scope: !3396, file: !6102, line: 433, type: !6478, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6480)
!6478 = !DISubroutineType(types: !6479)
!6479 = !{!881, !3426, !795}
!6480 = !{!6481, !6482}
!6481 = !DILocalVariable(name: "err", arg: 2, scope: !6477, file: !6102, line: 433, type: !795)
!6482 = !DILocalVariable(arg: 1, scope: !6477, file: !6102, line: 433, type: !3426)
!6483 = !DILocation(line: 433, column: 34, scope: !6477)
!6484 = !DILocation(line: 433, column: 35, scope: !6477)
!6485 = !DILocation(line: 433, column: 46, scope: !6477)
!6486 = !DILocation(line: 433, column: 40, scope: !6477)
!6487 = !DILocation(line: 434, column: 44, scope: !6477)
!6488 = !DILocation(line: 435, column: 38, scope: !6477)
!6489 = !DILocation(line: 436, column: 10, scope: !6477)
!6490 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3c5c9a12edb05615E", scope: !3396, file: !6102, line: 440, type: !6491, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6493)
!6491 = !DISubroutineType(types: !6492)
!6492 = !{!881, !3395, !795}
!6493 = !{!6494, !6495}
!6494 = !DILocalVariable(name: "err", arg: 2, scope: !6490, file: !6102, line: 440, type: !795)
!6495 = !DILocalVariable(arg: 1, scope: !6490, file: !6102, line: 440, type: !3395)
!6496 = !DILocation(line: 440, column: 34, scope: !6490)
!6497 = !DILocation(line: 440, column: 35, scope: !6490)
!6498 = !DILocation(line: 440, column: 46, scope: !6490)
!6499 = !DILocation(line: 440, column: 40, scope: !6490)
!6500 = !DILocation(line: 441, column: 44, scope: !6490)
!6501 = !DILocation(line: 442, column: 38, scope: !6490)
!6502 = !DILocation(line: 443, column: 10, scope: !6490)
!6503 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h615f037f5a8f3318E", scope: !3396, file: !6102, line: 457, type: !6504, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6506)
!6504 = !DISubroutineType(types: !6505)
!6505 = !{!881, !3605, !3463}
!6506 = !{!6507, !6508}
!6507 = !DILocalVariable(name: "p2_entry", scope: !6503, file: !6102, line: 446, type: !3549, align: 8)
!6508 = !DILocalVariable(arg: 2, scope: !6503, file: !6102, line: 457, type: !3463)
!6509 = !DILocation(line: 446, column: 13, scope: !6503)
!6510 = !DILocation(line: 457, column: 23, scope: !6503)
!6511 = !DILocation(line: 457, column: 74, scope: !6503)
!6512 = !DILocation(line: 457, column: 42, scope: !6503)
!6513 = !DILocation(line: 457, column: 90, scope: !6503)
!6514 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17ha609456d5d59b0e1E", scope: !3397, file: !6102, line: 463, type: !6515, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6532)
!6515 = !DISubroutineType(types: !6516)
!6516 = !{!6517, !6109, !1011, !366}
!6517 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6518, templateParams: !21, identifier: "96fd834ecad679912054e311450098d8")
!6518 = !{!6519}
!6519 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6517, file: !2, size: 128, align: 64, elements: !6520, templateParams: !21, identifier: "9cbcbb3779c943de8757b8be7a415431", discriminator: !6531)
!6520 = !{!6521, !6527}
!6521 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6519, file: !2, baseType: !6522, size: 128, align: 64, extraData: i64 0)
!6522 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6517, file: !2, size: 128, align: 64, elements: !6523, templateParams: !6525, identifier: "736a03ed6e38f904f4bb70970e25f654")
!6523 = !{!6524}
!6524 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6522, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!6525 = !{!6526, !6228}
!6526 = !DITemplateTypeParameter(name: "T", type: !1008)
!6527 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6519, file: !2, baseType: !6528, size: 128, align: 64, extraData: i64 1)
!6528 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6517, file: !2, size: 128, align: 64, elements: !6529, templateParams: !6525, identifier: "79ec1ca614da38efdddea3557aca79")
!6529 = !{!6530}
!6530 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6528, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6531 = !DIDerivedType(tag: DW_TAG_member, scope: !6517, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6532 = !{!6533, !6534, !6535, !6536, !6538, !6540}
!6533 = !DILocalVariable(name: "self", arg: 1, scope: !6514, file: !6102, line: 464, type: !6109)
!6534 = !DILocalVariable(name: "page", arg: 2, scope: !6514, file: !6102, line: 465, type: !1011)
!6535 = !DILocalVariable(name: "flags", arg: 3, scope: !6514, file: !6102, line: 466, type: !366)
!6536 = !DILocalVariable(name: "p4", scope: !6537, file: !6102, line: 469, type: !6123, align: 8)
!6537 = distinct !DILexicalBlock(scope: !6514, file: !6102, line: 469, column: 9)
!6538 = !DILocalVariable(name: "p3", scope: !6539, file: !6102, line: 475, type: !590, align: 8)
!6539 = distinct !DILexicalBlock(scope: !6537, file: !6102, line: 475, column: 9)
!6540 = !DILocalVariable(name: "p2", scope: !6541, file: !6102, line: 481, type: !590, align: 8)
!6541 = distinct !DILexicalBlock(scope: !6539, file: !6102, line: 481, column: 9)
!6542 = !DILocation(line: 464, column: 9, scope: !6514)
!6543 = !DILocation(line: 465, column: 9, scope: !6514)
!6544 = !DILocation(line: 466, column: 9, scope: !6514)
!6545 = !DILocation(line: 469, column: 18, scope: !6514)
!6546 = !DILocation(line: 469, column: 13, scope: !6537)
!6547 = !DILocation(line: 471, column: 12, scope: !6537)
!6548 = !DILocation(line: 471, column: 15, scope: !6537)
!6549 = !DILocation(line: 475, column: 41, scope: !6537)
!6550 = !DILocation(line: 475, column: 47, scope: !6537)
!6551 = !DILocation(line: 475, column: 33, scope: !6537)
!6552 = !DILocation(line: 475, column: 27, scope: !6537)
!6553 = !DILocation(line: 475, column: 13, scope: !6539)
!6554 = !DILocation(line: 477, column: 15, scope: !6539)
!6555 = !DILocation(line: 477, column: 12, scope: !6539)
!6556 = !DILocation(line: 472, column: 20, scope: !6537)
!6557 = !DILocation(line: 1, column: 1, scope: !6558)
!6558 = !DILexicalBlockFile(scope: !6537, file: !4874, discriminator: 0)
!6559 = !DILocation(line: 490, column: 6, scope: !6514)
!6560 = !DILocation(line: 481, column: 41, scope: !6539)
!6561 = !DILocation(line: 481, column: 47, scope: !6539)
!6562 = !DILocation(line: 481, column: 33, scope: !6539)
!6563 = !DILocation(line: 481, column: 27, scope: !6539)
!6564 = !DILocation(line: 481, column: 13, scope: !6541)
!6565 = !DILocation(line: 483, column: 15, scope: !6541)
!6566 = !DILocation(line: 483, column: 12, scope: !6541)
!6567 = !DILocation(line: 478, column: 20, scope: !6539)
!6568 = !DILocation(line: 1, column: 1, scope: !6569)
!6569 = !DILexicalBlockFile(scope: !6539, file: !4874, discriminator: 0)
!6570 = !DILocation(line: 487, column: 12, scope: !6541)
!6571 = !DILocation(line: 487, column: 9, scope: !6541)
!6572 = !DILocation(line: 487, column: 39, scope: !6541)
!6573 = !DILocation(line: 489, column: 29, scope: !6541)
!6574 = !DILocation(line: 489, column: 12, scope: !6541)
!6575 = !DILocation(line: 489, column: 9, scope: !6541)
!6576 = !DILocation(line: 484, column: 20, scope: !6541)
!6577 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17hb5eaa98f50b026bdE", scope: !3397, file: !6102, line: 492, type: !6578, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6580)
!6578 = !DISubroutineType(types: !6579)
!6579 = !{!6270, !6109, !1011, !366}
!6580 = !{!6581, !6582, !6583, !6584, !6586}
!6581 = !DILocalVariable(name: "self", arg: 1, scope: !6577, file: !6102, line: 493, type: !6109)
!6582 = !DILocalVariable(name: "page", arg: 2, scope: !6577, file: !6102, line: 494, type: !1011)
!6583 = !DILocalVariable(name: "flags", arg: 3, scope: !6577, file: !6102, line: 495, type: !366)
!6584 = !DILocalVariable(name: "p4", scope: !6585, file: !6102, line: 497, type: !6123, align: 8)
!6585 = distinct !DILexicalBlock(scope: !6577, file: !6102, line: 497, column: 9)
!6586 = !DILocalVariable(name: "p4_entry", scope: !6587, file: !6102, line: 498, type: !3549, align: 8)
!6587 = distinct !DILexicalBlock(scope: !6585, file: !6102, line: 498, column: 9)
!6588 = !DILocation(line: 493, column: 9, scope: !6577)
!6589 = !DILocation(line: 494, column: 9, scope: !6577)
!6590 = !DILocation(line: 495, column: 9, scope: !6577)
!6591 = !DILocation(line: 497, column: 18, scope: !6577)
!6592 = !DILocation(line: 497, column: 13, scope: !6585)
!6593 = !DILocation(line: 498, column: 29, scope: !6585)
!6594 = !DILocation(line: 498, column: 32, scope: !6585)
!6595 = !DILocation(line: 498, column: 24, scope: !6585)
!6596 = !DILocation(line: 498, column: 13, scope: !6587)
!6597 = !DILocation(line: 500, column: 12, scope: !6587)
!6598 = !DILocation(line: 504, column: 9, scope: !6587)
!6599 = !DILocation(line: 506, column: 12, scope: !6587)
!6600 = !DILocation(line: 506, column: 9, scope: !6587)
!6601 = !DILocation(line: 507, column: 6, scope: !6577)
!6602 = !DILocation(line: 501, column: 20, scope: !6587)
!6603 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17hceab7065bf606cfcE", scope: !3397, file: !6102, line: 509, type: !6578, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6604)
!6604 = !{!6605, !6606, !6607, !6608, !6610, !6612}
!6605 = !DILocalVariable(name: "self", arg: 1, scope: !6603, file: !6102, line: 510, type: !6109)
!6606 = !DILocalVariable(name: "page", arg: 2, scope: !6603, file: !6102, line: 511, type: !1011)
!6607 = !DILocalVariable(name: "flags", arg: 3, scope: !6603, file: !6102, line: 512, type: !366)
!6608 = !DILocalVariable(name: "p4", scope: !6609, file: !6102, line: 514, type: !6123, align: 8)
!6609 = distinct !DILexicalBlock(scope: !6603, file: !6102, line: 514, column: 9)
!6610 = !DILocalVariable(name: "p3", scope: !6611, file: !6102, line: 520, type: !590, align: 8)
!6611 = distinct !DILexicalBlock(scope: !6609, file: !6102, line: 520, column: 9)
!6612 = !DILocalVariable(name: "p3_entry", scope: !6613, file: !6102, line: 521, type: !3549, align: 8)
!6613 = distinct !DILexicalBlock(scope: !6611, file: !6102, line: 521, column: 9)
!6614 = !DILocation(line: 510, column: 9, scope: !6603)
!6615 = !DILocation(line: 511, column: 9, scope: !6603)
!6616 = !DILocation(line: 512, column: 9, scope: !6603)
!6617 = !DILocation(line: 514, column: 18, scope: !6603)
!6618 = !DILocation(line: 514, column: 13, scope: !6609)
!6619 = !DILocation(line: 516, column: 12, scope: !6609)
!6620 = !DILocation(line: 516, column: 15, scope: !6609)
!6621 = !DILocation(line: 520, column: 41, scope: !6609)
!6622 = !DILocation(line: 520, column: 47, scope: !6609)
!6623 = !DILocation(line: 520, column: 33, scope: !6609)
!6624 = !DILocation(line: 520, column: 27, scope: !6609)
!6625 = !DILocation(line: 520, column: 13, scope: !6611)
!6626 = !DILocation(line: 521, column: 32, scope: !6611)
!6627 = !DILocation(line: 521, column: 29, scope: !6611)
!6628 = !DILocation(line: 521, column: 24, scope: !6611)
!6629 = !DILocation(line: 521, column: 13, scope: !6613)
!6630 = !DILocation(line: 523, column: 12, scope: !6613)
!6631 = !DILocation(line: 517, column: 20, scope: !6609)
!6632 = !DILocation(line: 1, column: 1, scope: !6633)
!6633 = !DILexicalBlockFile(scope: !6609, file: !4874, discriminator: 0)
!6634 = !DILocation(line: 530, column: 6, scope: !6603)
!6635 = !DILocation(line: 527, column: 9, scope: !6613)
!6636 = !DILocation(line: 529, column: 12, scope: !6613)
!6637 = !DILocation(line: 529, column: 9, scope: !6613)
!6638 = !DILocation(line: 524, column: 20, scope: !6613)
!6639 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h90664a114b75eb82E", scope: !3397, file: !6102, line: 532, type: !6578, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6640)
!6640 = !{!6641, !6642, !6643}
!6641 = !DILocalVariable(name: "self", arg: 1, scope: !6639, file: !6102, line: 533, type: !6109)
!6642 = !DILocalVariable(name: "_page", arg: 2, scope: !6639, file: !6102, line: 534, type: !1011)
!6643 = !DILocalVariable(name: "_flags", arg: 3, scope: !6639, file: !6102, line: 535, type: !366)
!6644 = !DILocation(line: 533, column: 9, scope: !6639)
!6645 = !DILocation(line: 534, column: 9, scope: !6639)
!6646 = !DILocation(line: 535, column: 9, scope: !6639)
!6647 = !DILocation(line: 538, column: 6, scope: !6639)
!6648 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17h50d1a0e32a8462eaE", scope: !3397, file: !6102, line: 540, type: !6649, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6651)
!6649 = !DISubroutineType(types: !6650)
!6650 = !{!3752, !6332, !1011}
!6651 = !{!6652, !6653, !6654, !6656, !6658, !6660, !6662}
!6652 = !DILocalVariable(name: "self", arg: 1, scope: !6648, file: !6102, line: 540, type: !6332)
!6653 = !DILocalVariable(name: "page", arg: 2, scope: !6648, file: !6102, line: 540, type: !1011)
!6654 = !DILocalVariable(name: "p4", scope: !6655, file: !6102, line: 541, type: !589, align: 8)
!6655 = distinct !DILexicalBlock(scope: !6648, file: !6102, line: 541, column: 9)
!6656 = !DILocalVariable(name: "p3", scope: !6657, file: !6102, line: 547, type: !6340, align: 8)
!6657 = distinct !DILexicalBlock(scope: !6655, file: !6102, line: 547, column: 9)
!6658 = !DILocalVariable(name: "p3_entry", scope: !6659, file: !6102, line: 548, type: !12, align: 8)
!6659 = distinct !DILexicalBlock(scope: !6657, file: !6102, line: 548, column: 9)
!6660 = !DILocalVariable(name: "p2", scope: !6661, file: !6102, line: 554, type: !6340, align: 8)
!6661 = distinct !DILexicalBlock(scope: !6659, file: !6102, line: 554, column: 9)
!6662 = !DILocalVariable(name: "p2_entry", scope: !6663, file: !6102, line: 555, type: !12, align: 8)
!6663 = distinct !DILexicalBlock(scope: !6661, file: !6102, line: 555, column: 9)
!6664 = !DILocation(line: 540, column: 23, scope: !6648)
!6665 = !DILocation(line: 540, column: 30, scope: !6648)
!6666 = !DILocation(line: 555, column: 13, scope: !6663)
!6667 = !DILocation(line: 541, column: 18, scope: !6648)
!6668 = !DILocation(line: 541, column: 13, scope: !6655)
!6669 = !DILocation(line: 543, column: 12, scope: !6655)
!6670 = !DILocation(line: 543, column: 15, scope: !6655)
!6671 = !DILocation(line: 547, column: 37, scope: !6655)
!6672 = !DILocation(line: 547, column: 43, scope: !6655)
!6673 = !DILocation(line: 547, column: 29, scope: !6655)
!6674 = !DILocation(line: 547, column: 27, scope: !6655)
!6675 = !DILocation(line: 547, column: 13, scope: !6657)
!6676 = !DILocation(line: 548, column: 28, scope: !6657)
!6677 = !DILocation(line: 548, column: 25, scope: !6657)
!6678 = !DILocation(line: 548, column: 24, scope: !6657)
!6679 = !DILocation(line: 548, column: 13, scope: !6659)
!6680 = !DILocation(line: 550, column: 12, scope: !6659)
!6681 = !DILocation(line: 544, column: 24, scope: !6655)
!6682 = !DILocation(line: 544, column: 20, scope: !6655)
!6683 = !DILocation(line: 1, column: 1, scope: !6684)
!6684 = !DILexicalBlockFile(scope: !6655, file: !4874, discriminator: 0)
!6685 = !DILocation(line: 563, column: 6, scope: !6648)
!6686 = !DILocation(line: 554, column: 37, scope: !6659)
!6687 = !DILocation(line: 554, column: 43, scope: !6659)
!6688 = !DILocation(line: 554, column: 29, scope: !6659)
!6689 = !DILocation(line: 554, column: 27, scope: !6659)
!6690 = !DILocation(line: 554, column: 13, scope: !6661)
!6691 = !DILocation(line: 555, column: 28, scope: !6661)
!6692 = !DILocation(line: 555, column: 25, scope: !6661)
!6693 = !DILocation(line: 555, column: 24, scope: !6661)
!6694 = !DILocation(line: 557, column: 12, scope: !6663)
!6695 = !DILocation(line: 551, column: 24, scope: !6659)
!6696 = !DILocation(line: 551, column: 20, scope: !6659)
!6697 = !DILocation(line: 1, column: 1, scope: !6698)
!6698 = !DILexicalBlockFile(scope: !6659, file: !4874, discriminator: 0)
!6699 = !DILocation(line: 561, column: 39, scope: !6663)
!6700 = !DILocation(line: 561, column: 9, scope: !6663)
!6701 = !DILocation(line: 562, column: 22, scope: !6663)
!6702 = !DILocation(line: 558, column: 24, scope: !6663)
!6703 = !DILocation(line: 558, column: 20, scope: !6663)
!6704 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3f9a512857d38cfcE", scope: !3767, file: !6102, line: 562, type: !6705, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6707)
!6705 = !DISubroutineType(types: !6706)
!6706 = !{!3481, !3766, !3463}
!6707 = !{!6708, !6709}
!6708 = !DILocalVariable(name: "p2_entry", scope: !6704, file: !6102, line: 555, type: !12, align: 8)
!6709 = !DILocalVariable(arg: 2, scope: !6704, file: !6102, line: 562, type: !3463)
!6710 = !DILocation(line: 555, column: 13, scope: !6704)
!6711 = !DILocation(line: 562, column: 23, scope: !6704)
!6712 = !DILocation(line: 562, column: 78, scope: !6704)
!6713 = !DILocation(line: 562, column: 42, scope: !6704)
!6714 = !DILocation(line: 562, column: 94, scope: !6704)
!6715 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h6aab2d353066c0f7E", scope: !3335, file: !6102, line: 582, type: !6716, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6718)
!6716 = !DISubroutineType(types: !6717)
!6717 = !{!859, !6109, !874}
!6718 = !{!6719, !6720, !6721, !6723, !6725, !6727, !6729, !6731, !6733, !6735, !6737, !6739, !6741, !6743, !6745, !6747, !6749, !6751, !6753}
!6719 = !DILocalVariable(name: "self", arg: 1, scope: !6715, file: !6102, line: 583, type: !6109)
!6720 = !DILocalVariable(name: "page", arg: 2, scope: !6715, file: !6102, line: 584, type: !874)
!6721 = !DILocalVariable(name: "p4", scope: !6722, file: !6102, line: 586, type: !6123, align: 8)
!6722 = distinct !DILexicalBlock(scope: !6715, file: !6102, line: 586, column: 9)
!6723 = !DILocalVariable(name: "p4_entry", scope: !6724, file: !6102, line: 587, type: !12, align: 8)
!6724 = distinct !DILexicalBlock(scope: !6722, file: !6102, line: 587, column: 9)
!6725 = !DILocalVariable(name: "residual", scope: !6726, file: !6102, line: 591, type: !899, align: 8)
!6726 = distinct !DILexicalBlock(scope: !6724, file: !6102, line: 591, column: 11)
!6727 = !DILocalVariable(name: "val", scope: !6728, file: !6102, line: 588, type: !664, align: 8)
!6728 = distinct !DILexicalBlock(scope: !6724, file: !6102, line: 588, column: 9)
!6729 = !DILocalVariable(name: "p3", scope: !6730, file: !6102, line: 593, type: !590, align: 8)
!6730 = distinct !DILexicalBlock(scope: !6724, file: !6102, line: 593, column: 9)
!6731 = !DILocalVariable(name: "p3_entry", scope: !6732, file: !6102, line: 594, type: !12, align: 8)
!6732 = distinct !DILexicalBlock(scope: !6730, file: !6102, line: 594, column: 9)
!6733 = !DILocalVariable(name: "residual", scope: !6734, file: !6102, line: 598, type: !899, align: 8)
!6734 = distinct !DILexicalBlock(scope: !6732, file: !6102, line: 598, column: 11)
!6735 = !DILocalVariable(name: "val", scope: !6736, file: !6102, line: 595, type: !664, align: 8)
!6736 = distinct !DILexicalBlock(scope: !6732, file: !6102, line: 595, column: 9)
!6737 = !DILocalVariable(name: "p2", scope: !6738, file: !6102, line: 600, type: !590, align: 8)
!6738 = distinct !DILexicalBlock(scope: !6732, file: !6102, line: 600, column: 9)
!6739 = !DILocalVariable(name: "p2_entry", scope: !6740, file: !6102, line: 601, type: !12, align: 8)
!6740 = distinct !DILexicalBlock(scope: !6738, file: !6102, line: 601, column: 9)
!6741 = !DILocalVariable(name: "residual", scope: !6742, file: !6102, line: 605, type: !899, align: 8)
!6742 = distinct !DILexicalBlock(scope: !6740, file: !6102, line: 605, column: 11)
!6743 = !DILocalVariable(name: "val", scope: !6744, file: !6102, line: 602, type: !664, align: 8)
!6744 = distinct !DILexicalBlock(scope: !6740, file: !6102, line: 602, column: 9)
!6745 = !DILocalVariable(name: "p1", scope: !6746, file: !6102, line: 607, type: !590, align: 8)
!6746 = distinct !DILexicalBlock(scope: !6740, file: !6102, line: 607, column: 9)
!6747 = !DILocalVariable(name: "p1_entry", scope: !6748, file: !6102, line: 608, type: !3549, align: 8)
!6748 = distinct !DILexicalBlock(scope: !6746, file: !6102, line: 608, column: 9)
!6749 = !DILocalVariable(name: "frame", scope: !6750, file: !6102, line: 610, type: !664, align: 8)
!6750 = distinct !DILexicalBlock(scope: !6748, file: !6102, line: 610, column: 9)
!6751 = !DILocalVariable(name: "residual", scope: !6752, file: !6102, line: 613, type: !899, align: 8)
!6752 = distinct !DILexicalBlock(scope: !6748, file: !6102, line: 613, column: 11)
!6753 = !DILocalVariable(name: "val", scope: !6754, file: !6102, line: 610, type: !664, align: 8)
!6754 = distinct !DILexicalBlock(scope: !6748, file: !6102, line: 610, column: 21)
!6755 = !DILocation(line: 583, column: 9, scope: !6715)
!6756 = !DILocation(line: 584, column: 9, scope: !6715)
!6757 = !DILocation(line: 588, column: 9, scope: !6728)
!6758 = !DILocation(line: 595, column: 9, scope: !6736)
!6759 = !DILocation(line: 602, column: 9, scope: !6744)
!6760 = !DILocation(line: 610, column: 13, scope: !6750)
!6761 = !DILocation(line: 610, column: 21, scope: !6754)
!6762 = !DILocation(line: 586, column: 18, scope: !6715)
!6763 = !DILocation(line: 586, column: 13, scope: !6722)
!6764 = !DILocation(line: 587, column: 25, scope: !6722)
!6765 = !DILocation(line: 587, column: 28, scope: !6722)
!6766 = !DILocation(line: 587, column: 24, scope: !6722)
!6767 = !DILocation(line: 587, column: 13, scope: !6724)
!6768 = !DILocation(line: 588, column: 9, scope: !6724)
!6769 = !DILocation(line: 593, column: 41, scope: !6724)
!6770 = !DILocation(line: 593, column: 47, scope: !6724)
!6771 = !DILocation(line: 593, column: 33, scope: !6724)
!6772 = !DILocation(line: 593, column: 27, scope: !6724)
!6773 = !DILocation(line: 593, column: 13, scope: !6730)
!6774 = !DILocation(line: 594, column: 28, scope: !6730)
!6775 = !DILocation(line: 594, column: 25, scope: !6730)
!6776 = !DILocation(line: 594, column: 24, scope: !6730)
!6777 = !DILocation(line: 594, column: 13, scope: !6732)
!6778 = !DILocation(line: 595, column: 9, scope: !6732)
!6779 = !DILocation(line: 591, column: 11, scope: !6724)
!6780 = !DILocation(line: 591, column: 11, scope: !6726)
!6781 = !DILocation(line: 588, column: 9, scope: !6726)
!6782 = !DILocation(line: 617, column: 6, scope: !6715)
!6783 = !DILocation(line: 600, column: 41, scope: !6732)
!6784 = !DILocation(line: 600, column: 47, scope: !6732)
!6785 = !DILocation(line: 600, column: 33, scope: !6732)
!6786 = !DILocation(line: 600, column: 27, scope: !6732)
!6787 = !DILocation(line: 600, column: 13, scope: !6738)
!6788 = !DILocation(line: 601, column: 28, scope: !6738)
!6789 = !DILocation(line: 601, column: 25, scope: !6738)
!6790 = !DILocation(line: 601, column: 24, scope: !6738)
!6791 = !DILocation(line: 601, column: 13, scope: !6740)
!6792 = !DILocation(line: 602, column: 9, scope: !6740)
!6793 = !DILocation(line: 598, column: 11, scope: !6732)
!6794 = !DILocation(line: 598, column: 11, scope: !6734)
!6795 = !DILocation(line: 595, column: 9, scope: !6734)
!6796 = !DILocation(line: 607, column: 41, scope: !6740)
!6797 = !DILocation(line: 607, column: 47, scope: !6740)
!6798 = !DILocation(line: 607, column: 33, scope: !6740)
!6799 = !DILocation(line: 607, column: 27, scope: !6740)
!6800 = !DILocation(line: 607, column: 13, scope: !6746)
!6801 = !DILocation(line: 608, column: 32, scope: !6746)
!6802 = !DILocation(line: 608, column: 29, scope: !6746)
!6803 = !DILocation(line: 608, column: 24, scope: !6746)
!6804 = !DILocation(line: 608, column: 13, scope: !6748)
!6805 = !DILocation(line: 610, column: 21, scope: !6748)
!6806 = !DILocation(line: 605, column: 11, scope: !6740)
!6807 = !DILocation(line: 605, column: 11, scope: !6742)
!6808 = !DILocation(line: 602, column: 9, scope: !6742)
!6809 = !DILocation(line: 615, column: 9, scope: !6750)
!6810 = !DILocation(line: 616, column: 13, scope: !6750)
!6811 = !DILocation(line: 616, column: 37, scope: !6750)
!6812 = !DILocation(line: 616, column: 20, scope: !6750)
!6813 = !DILocation(line: 616, column: 12, scope: !6750)
!6814 = !DILocation(line: 616, column: 9, scope: !6750)
!6815 = !DILocation(line: 613, column: 11, scope: !6748)
!6816 = !DILocation(line: 613, column: 11, scope: !6752)
!6817 = !DILocation(line: 610, column: 21, scope: !6752)
!6818 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h5268863ac67a9f94E", scope: !3334, file: !6102, line: 588, type: !6819, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6821)
!6819 = !DISubroutineType(types: !6820)
!6820 = !{!881, !3797, !795}
!6821 = !{!6822, !6823}
!6822 = !DILocalVariable(name: "err", arg: 2, scope: !6818, file: !6102, line: 588, type: !795)
!6823 = !DILocalVariable(arg: 1, scope: !6818, file: !6102, line: 588, type: !3797)
!6824 = !DILocation(line: 588, column: 34, scope: !6818)
!6825 = !DILocation(line: 588, column: 35, scope: !6818)
!6826 = !DILocation(line: 588, column: 46, scope: !6818)
!6827 = !DILocation(line: 588, column: 40, scope: !6818)
!6828 = !DILocation(line: 589, column: 44, scope: !6818)
!6829 = !DILocation(line: 590, column: 38, scope: !6818)
!6830 = !DILocation(line: 591, column: 10, scope: !6818)
!6831 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hcf0e95634afaf1e0E", scope: !3334, file: !6102, line: 595, type: !6832, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6834)
!6832 = !DISubroutineType(types: !6833)
!6833 = !{!881, !3333, !795}
!6834 = !{!6835, !6836}
!6835 = !DILocalVariable(name: "err", arg: 2, scope: !6831, file: !6102, line: 595, type: !795)
!6836 = !DILocalVariable(arg: 1, scope: !6831, file: !6102, line: 595, type: !3333)
!6837 = !DILocation(line: 595, column: 34, scope: !6831)
!6838 = !DILocation(line: 595, column: 35, scope: !6831)
!6839 = !DILocation(line: 595, column: 46, scope: !6831)
!6840 = !DILocation(line: 595, column: 40, scope: !6831)
!6841 = !DILocation(line: 596, column: 44, scope: !6831)
!6842 = !DILocation(line: 597, column: 38, scope: !6831)
!6843 = !DILocation(line: 598, column: 10, scope: !6831)
!6844 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17ha1dfe6aa3e99c6baE", scope: !3334, file: !6102, line: 602, type: !6845, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6847)
!6845 = !DISubroutineType(types: !6846)
!6846 = !{!881, !3723, !795}
!6847 = !{!6848, !6849}
!6848 = !DILocalVariable(name: "err", arg: 2, scope: !6844, file: !6102, line: 602, type: !795)
!6849 = !DILocalVariable(arg: 1, scope: !6844, file: !6102, line: 602, type: !3723)
!6850 = !DILocation(line: 602, column: 34, scope: !6844)
!6851 = !DILocation(line: 602, column: 35, scope: !6844)
!6852 = !DILocation(line: 602, column: 46, scope: !6844)
!6853 = !DILocation(line: 602, column: 40, scope: !6844)
!6854 = !DILocation(line: 603, column: 44, scope: !6844)
!6855 = !DILocation(line: 604, column: 38, scope: !6844)
!6856 = !DILocation(line: 605, column: 10, scope: !6844)
!6857 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h55620c7fdec5093dE", scope: !3334, file: !6102, line: 610, type: !6858, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6860)
!6858 = !DISubroutineType(types: !6859)
!6859 = !{!881, !3694, !795}
!6860 = !{!6861, !6862}
!6861 = !DILocalVariable(name: "err", arg: 2, scope: !6857, file: !6102, line: 610, type: !795)
!6862 = !DILocalVariable(arg: 1, scope: !6857, file: !6102, line: 610, type: !3694)
!6863 = !DILocation(line: 610, column: 46, scope: !6857)
!6864 = !DILocation(line: 610, column: 47, scope: !6857)
!6865 = !DILocation(line: 610, column: 58, scope: !6857)
!6866 = !DILocation(line: 610, column: 52, scope: !6857)
!6867 = !DILocation(line: 611, column: 44, scope: !6857)
!6868 = !DILocation(line: 612, column: 38, scope: !6857)
!6869 = !DILocation(line: 613, column: 10, scope: !6857)
!6870 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17hc20f994e9f5ff3f0E", scope: !3335, file: !6102, line: 619, type: !6871, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6888)
!6871 = !DISubroutineType(types: !6872)
!6872 = !{!6873, !6109, !874, !366}
!6873 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6874, templateParams: !21, identifier: "155118d74203fdf78bffa81377d60028")
!6874 = !{!6875}
!6875 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6873, file: !2, size: 128, align: 64, elements: !6876, templateParams: !21, identifier: "227e2f10efcc2f8b7ef022fb4f60d0e2", discriminator: !6887)
!6876 = !{!6877, !6883}
!6877 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6875, file: !2, baseType: !6878, size: 128, align: 64, extraData: i64 0)
!6878 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6873, file: !2, size: 128, align: 64, elements: !6879, templateParams: !6881, identifier: "7a6e31b332355fbbf51392161f4088d0")
!6879 = !{!6880}
!6880 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6878, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!6881 = !{!6882, !6228}
!6882 = !DITemplateTypeParameter(name: "T", type: !871)
!6883 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6875, file: !2, baseType: !6884, size: 128, align: 64, extraData: i64 1)
!6884 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6873, file: !2, size: 128, align: 64, elements: !6885, templateParams: !6881, identifier: "89a7c6b7c483c7c126f359b209bfc5c2")
!6885 = !{!6886}
!6886 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6884, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6887 = !DIDerivedType(tag: DW_TAG_member, scope: !6873, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6888 = !{!6889, !6890, !6891, !6892, !6894, !6896, !6898}
!6889 = !DILocalVariable(name: "self", arg: 1, scope: !6870, file: !6102, line: 620, type: !6109)
!6890 = !DILocalVariable(name: "page", arg: 2, scope: !6870, file: !6102, line: 621, type: !874)
!6891 = !DILocalVariable(name: "flags", arg: 3, scope: !6870, file: !6102, line: 622, type: !366)
!6892 = !DILocalVariable(name: "p4", scope: !6893, file: !6102, line: 624, type: !6123, align: 8)
!6893 = distinct !DILexicalBlock(scope: !6870, file: !6102, line: 624, column: 9)
!6894 = !DILocalVariable(name: "p3", scope: !6895, file: !6102, line: 630, type: !590, align: 8)
!6895 = distinct !DILexicalBlock(scope: !6893, file: !6102, line: 630, column: 9)
!6896 = !DILocalVariable(name: "p2", scope: !6897, file: !6102, line: 636, type: !590, align: 8)
!6897 = distinct !DILexicalBlock(scope: !6895, file: !6102, line: 636, column: 9)
!6898 = !DILocalVariable(name: "p1", scope: !6899, file: !6102, line: 642, type: !590, align: 8)
!6899 = distinct !DILexicalBlock(scope: !6897, file: !6102, line: 642, column: 9)
!6900 = !DILocation(line: 620, column: 9, scope: !6870)
!6901 = !DILocation(line: 621, column: 9, scope: !6870)
!6902 = !DILocation(line: 622, column: 9, scope: !6870)
!6903 = !DILocation(line: 624, column: 18, scope: !6870)
!6904 = !DILocation(line: 624, column: 13, scope: !6893)
!6905 = !DILocation(line: 626, column: 12, scope: !6893)
!6906 = !DILocation(line: 626, column: 15, scope: !6893)
!6907 = !DILocation(line: 630, column: 41, scope: !6893)
!6908 = !DILocation(line: 630, column: 47, scope: !6893)
!6909 = !DILocation(line: 630, column: 33, scope: !6893)
!6910 = !DILocation(line: 630, column: 27, scope: !6893)
!6911 = !DILocation(line: 630, column: 13, scope: !6895)
!6912 = !DILocation(line: 632, column: 15, scope: !6895)
!6913 = !DILocation(line: 632, column: 12, scope: !6895)
!6914 = !DILocation(line: 627, column: 20, scope: !6893)
!6915 = !DILocation(line: 1, column: 1, scope: !6916)
!6916 = !DILexicalBlockFile(scope: !6893, file: !4874, discriminator: 0)
!6917 = !DILocation(line: 651, column: 6, scope: !6870)
!6918 = !DILocation(line: 636, column: 41, scope: !6895)
!6919 = !DILocation(line: 636, column: 47, scope: !6895)
!6920 = !DILocation(line: 636, column: 33, scope: !6895)
!6921 = !DILocation(line: 636, column: 27, scope: !6895)
!6922 = !DILocation(line: 636, column: 13, scope: !6897)
!6923 = !DILocation(line: 638, column: 15, scope: !6897)
!6924 = !DILocation(line: 638, column: 12, scope: !6897)
!6925 = !DILocation(line: 633, column: 20, scope: !6895)
!6926 = !DILocation(line: 1, column: 1, scope: !6927)
!6927 = !DILexicalBlockFile(scope: !6895, file: !4874, discriminator: 0)
!6928 = !DILocation(line: 642, column: 41, scope: !6897)
!6929 = !DILocation(line: 642, column: 47, scope: !6897)
!6930 = !DILocation(line: 642, column: 33, scope: !6897)
!6931 = !DILocation(line: 642, column: 27, scope: !6897)
!6932 = !DILocation(line: 642, column: 13, scope: !6899)
!6933 = !DILocation(line: 644, column: 15, scope: !6899)
!6934 = !DILocation(line: 644, column: 12, scope: !6899)
!6935 = !DILocation(line: 639, column: 20, scope: !6897)
!6936 = !DILocation(line: 1, column: 1, scope: !6937)
!6937 = !DILexicalBlockFile(scope: !6897, file: !4874, discriminator: 0)
!6938 = !DILocation(line: 648, column: 12, scope: !6899)
!6939 = !DILocation(line: 648, column: 9, scope: !6899)
!6940 = !DILocation(line: 650, column: 29, scope: !6899)
!6941 = !DILocation(line: 650, column: 12, scope: !6899)
!6942 = !DILocation(line: 650, column: 9, scope: !6899)
!6943 = !DILocation(line: 645, column: 20, scope: !6899)
!6944 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17ha668979e497bcc5cE", scope: !3335, file: !6102, line: 653, type: !6945, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6947)
!6945 = !DISubroutineType(types: !6946)
!6946 = !{!6270, !6109, !874, !366}
!6947 = !{!6948, !6949, !6950, !6951, !6953}
!6948 = !DILocalVariable(name: "self", arg: 1, scope: !6944, file: !6102, line: 654, type: !6109)
!6949 = !DILocalVariable(name: "page", arg: 2, scope: !6944, file: !6102, line: 655, type: !874)
!6950 = !DILocalVariable(name: "flags", arg: 3, scope: !6944, file: !6102, line: 656, type: !366)
!6951 = !DILocalVariable(name: "p4", scope: !6952, file: !6102, line: 658, type: !6123, align: 8)
!6952 = distinct !DILexicalBlock(scope: !6944, file: !6102, line: 658, column: 9)
!6953 = !DILocalVariable(name: "p4_entry", scope: !6954, file: !6102, line: 659, type: !3549, align: 8)
!6954 = distinct !DILexicalBlock(scope: !6952, file: !6102, line: 659, column: 9)
!6955 = !DILocation(line: 654, column: 9, scope: !6944)
!6956 = !DILocation(line: 655, column: 9, scope: !6944)
!6957 = !DILocation(line: 656, column: 9, scope: !6944)
!6958 = !DILocation(line: 658, column: 18, scope: !6944)
!6959 = !DILocation(line: 658, column: 13, scope: !6952)
!6960 = !DILocation(line: 659, column: 29, scope: !6952)
!6961 = !DILocation(line: 659, column: 32, scope: !6952)
!6962 = !DILocation(line: 659, column: 24, scope: !6952)
!6963 = !DILocation(line: 659, column: 13, scope: !6954)
!6964 = !DILocation(line: 661, column: 12, scope: !6954)
!6965 = !DILocation(line: 665, column: 9, scope: !6954)
!6966 = !DILocation(line: 667, column: 12, scope: !6954)
!6967 = !DILocation(line: 667, column: 9, scope: !6954)
!6968 = !DILocation(line: 668, column: 6, scope: !6944)
!6969 = !DILocation(line: 662, column: 20, scope: !6954)
!6970 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h4d61a8ae3f262766E", scope: !3335, file: !6102, line: 670, type: !6945, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !6971)
!6971 = !{!6972, !6973, !6974, !6975, !6977, !6979}
!6972 = !DILocalVariable(name: "self", arg: 1, scope: !6970, file: !6102, line: 671, type: !6109)
!6973 = !DILocalVariable(name: "page", arg: 2, scope: !6970, file: !6102, line: 672, type: !874)
!6974 = !DILocalVariable(name: "flags", arg: 3, scope: !6970, file: !6102, line: 673, type: !366)
!6975 = !DILocalVariable(name: "p4", scope: !6976, file: !6102, line: 675, type: !6123, align: 8)
!6976 = distinct !DILexicalBlock(scope: !6970, file: !6102, line: 675, column: 9)
!6977 = !DILocalVariable(name: "p3", scope: !6978, file: !6102, line: 681, type: !590, align: 8)
!6978 = distinct !DILexicalBlock(scope: !6976, file: !6102, line: 681, column: 9)
!6979 = !DILocalVariable(name: "p3_entry", scope: !6980, file: !6102, line: 682, type: !3549, align: 8)
!6980 = distinct !DILexicalBlock(scope: !6978, file: !6102, line: 682, column: 9)
!6981 = !DILocation(line: 671, column: 9, scope: !6970)
!6982 = !DILocation(line: 672, column: 9, scope: !6970)
!6983 = !DILocation(line: 673, column: 9, scope: !6970)
!6984 = !DILocation(line: 675, column: 18, scope: !6970)
!6985 = !DILocation(line: 675, column: 13, scope: !6976)
!6986 = !DILocation(line: 677, column: 12, scope: !6976)
!6987 = !DILocation(line: 677, column: 15, scope: !6976)
!6988 = !DILocation(line: 681, column: 41, scope: !6976)
!6989 = !DILocation(line: 681, column: 47, scope: !6976)
!6990 = !DILocation(line: 681, column: 33, scope: !6976)
!6991 = !DILocation(line: 681, column: 27, scope: !6976)
!6992 = !DILocation(line: 681, column: 13, scope: !6978)
!6993 = !DILocation(line: 682, column: 32, scope: !6978)
!6994 = !DILocation(line: 682, column: 29, scope: !6978)
!6995 = !DILocation(line: 682, column: 24, scope: !6978)
!6996 = !DILocation(line: 682, column: 13, scope: !6980)
!6997 = !DILocation(line: 684, column: 12, scope: !6980)
!6998 = !DILocation(line: 678, column: 20, scope: !6976)
!6999 = !DILocation(line: 1, column: 1, scope: !7000)
!7000 = !DILexicalBlockFile(scope: !6976, file: !4874, discriminator: 0)
!7001 = !DILocation(line: 691, column: 6, scope: !6970)
!7002 = !DILocation(line: 688, column: 9, scope: !6980)
!7003 = !DILocation(line: 690, column: 12, scope: !6980)
!7004 = !DILocation(line: 690, column: 9, scope: !6980)
!7005 = !DILocation(line: 685, column: 20, scope: !6980)
!7006 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h20c0fb16e6b3e52bE", scope: !3335, file: !6102, line: 693, type: !6945, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7007)
!7007 = !{!7008, !7009, !7010, !7011, !7013, !7015, !7017}
!7008 = !DILocalVariable(name: "self", arg: 1, scope: !7006, file: !6102, line: 694, type: !6109)
!7009 = !DILocalVariable(name: "page", arg: 2, scope: !7006, file: !6102, line: 695, type: !874)
!7010 = !DILocalVariable(name: "flags", arg: 3, scope: !7006, file: !6102, line: 696, type: !366)
!7011 = !DILocalVariable(name: "p4", scope: !7012, file: !6102, line: 698, type: !6123, align: 8)
!7012 = distinct !DILexicalBlock(scope: !7006, file: !6102, line: 698, column: 9)
!7013 = !DILocalVariable(name: "p3", scope: !7014, file: !6102, line: 704, type: !590, align: 8)
!7014 = distinct !DILexicalBlock(scope: !7012, file: !6102, line: 704, column: 9)
!7015 = !DILocalVariable(name: "p2", scope: !7016, file: !6102, line: 710, type: !590, align: 8)
!7016 = distinct !DILexicalBlock(scope: !7014, file: !6102, line: 710, column: 9)
!7017 = !DILocalVariable(name: "p2_entry", scope: !7018, file: !6102, line: 711, type: !3549, align: 8)
!7018 = distinct !DILexicalBlock(scope: !7016, file: !6102, line: 711, column: 9)
!7019 = !DILocation(line: 694, column: 9, scope: !7006)
!7020 = !DILocation(line: 695, column: 9, scope: !7006)
!7021 = !DILocation(line: 696, column: 9, scope: !7006)
!7022 = !DILocation(line: 698, column: 18, scope: !7006)
!7023 = !DILocation(line: 698, column: 13, scope: !7012)
!7024 = !DILocation(line: 700, column: 12, scope: !7012)
!7025 = !DILocation(line: 700, column: 15, scope: !7012)
!7026 = !DILocation(line: 704, column: 41, scope: !7012)
!7027 = !DILocation(line: 704, column: 47, scope: !7012)
!7028 = !DILocation(line: 704, column: 33, scope: !7012)
!7029 = !DILocation(line: 704, column: 27, scope: !7012)
!7030 = !DILocation(line: 704, column: 13, scope: !7014)
!7031 = !DILocation(line: 706, column: 15, scope: !7014)
!7032 = !DILocation(line: 706, column: 12, scope: !7014)
!7033 = !DILocation(line: 701, column: 20, scope: !7012)
!7034 = !DILocation(line: 1, column: 1, scope: !7035)
!7035 = !DILexicalBlockFile(scope: !7012, file: !4874, discriminator: 0)
!7036 = !DILocation(line: 720, column: 6, scope: !7006)
!7037 = !DILocation(line: 710, column: 41, scope: !7014)
!7038 = !DILocation(line: 710, column: 47, scope: !7014)
!7039 = !DILocation(line: 710, column: 33, scope: !7014)
!7040 = !DILocation(line: 710, column: 27, scope: !7014)
!7041 = !DILocation(line: 710, column: 13, scope: !7016)
!7042 = !DILocation(line: 711, column: 32, scope: !7016)
!7043 = !DILocation(line: 711, column: 29, scope: !7016)
!7044 = !DILocation(line: 711, column: 24, scope: !7016)
!7045 = !DILocation(line: 711, column: 13, scope: !7018)
!7046 = !DILocation(line: 713, column: 12, scope: !7018)
!7047 = !DILocation(line: 707, column: 20, scope: !7014)
!7048 = !DILocation(line: 1, column: 1, scope: !7049)
!7049 = !DILexicalBlockFile(scope: !7014, file: !4874, discriminator: 0)
!7050 = !DILocation(line: 717, column: 9, scope: !7018)
!7051 = !DILocation(line: 719, column: 12, scope: !7018)
!7052 = !DILocation(line: 719, column: 9, scope: !7018)
!7053 = !DILocation(line: 714, column: 20, scope: !7018)
!7054 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h3821c0cf4f319c12E", scope: !3335, file: !6102, line: 722, type: !7055, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7057)
!7055 = !DISubroutineType(types: !7056)
!7056 = !{!3649, !6332, !874}
!7057 = !{!7058, !7059, !7060, !7062, !7064, !7066, !7068, !7070, !7072}
!7058 = !DILocalVariable(name: "self", arg: 1, scope: !7054, file: !6102, line: 722, type: !6332)
!7059 = !DILocalVariable(name: "page", arg: 2, scope: !7054, file: !6102, line: 722, type: !874)
!7060 = !DILocalVariable(name: "p4", scope: !7061, file: !6102, line: 723, type: !589, align: 8)
!7061 = distinct !DILexicalBlock(scope: !7054, file: !6102, line: 723, column: 9)
!7062 = !DILocalVariable(name: "p3", scope: !7063, file: !6102, line: 729, type: !6340, align: 8)
!7063 = distinct !DILexicalBlock(scope: !7061, file: !6102, line: 729, column: 9)
!7064 = !DILocalVariable(name: "p3_entry", scope: !7065, file: !6102, line: 730, type: !12, align: 8)
!7065 = distinct !DILexicalBlock(scope: !7063, file: !6102, line: 730, column: 9)
!7066 = !DILocalVariable(name: "p2", scope: !7067, file: !6102, line: 736, type: !6340, align: 8)
!7067 = distinct !DILexicalBlock(scope: !7065, file: !6102, line: 736, column: 9)
!7068 = !DILocalVariable(name: "p2_entry", scope: !7069, file: !6102, line: 737, type: !12, align: 8)
!7069 = distinct !DILexicalBlock(scope: !7067, file: !6102, line: 737, column: 9)
!7070 = !DILocalVariable(name: "p1", scope: !7071, file: !6102, line: 743, type: !6340, align: 8)
!7071 = distinct !DILexicalBlock(scope: !7069, file: !6102, line: 743, column: 9)
!7072 = !DILocalVariable(name: "p1_entry", scope: !7073, file: !6102, line: 744, type: !12, align: 8)
!7073 = distinct !DILexicalBlock(scope: !7071, file: !6102, line: 744, column: 9)
!7074 = !DILocation(line: 722, column: 23, scope: !7054)
!7075 = !DILocation(line: 722, column: 30, scope: !7054)
!7076 = !DILocation(line: 744, column: 13, scope: !7073)
!7077 = !DILocation(line: 723, column: 18, scope: !7054)
!7078 = !DILocation(line: 723, column: 13, scope: !7061)
!7079 = !DILocation(line: 725, column: 12, scope: !7061)
!7080 = !DILocation(line: 725, column: 15, scope: !7061)
!7081 = !DILocation(line: 729, column: 37, scope: !7061)
!7082 = !DILocation(line: 729, column: 43, scope: !7061)
!7083 = !DILocation(line: 729, column: 29, scope: !7061)
!7084 = !DILocation(line: 729, column: 27, scope: !7061)
!7085 = !DILocation(line: 729, column: 13, scope: !7063)
!7086 = !DILocation(line: 730, column: 28, scope: !7063)
!7087 = !DILocation(line: 730, column: 25, scope: !7063)
!7088 = !DILocation(line: 730, column: 24, scope: !7063)
!7089 = !DILocation(line: 730, column: 13, scope: !7065)
!7090 = !DILocation(line: 732, column: 12, scope: !7065)
!7091 = !DILocation(line: 726, column: 24, scope: !7061)
!7092 = !DILocation(line: 726, column: 20, scope: !7061)
!7093 = !DILocation(line: 1, column: 1, scope: !7094)
!7094 = !DILexicalBlockFile(scope: !7061, file: !4874, discriminator: 0)
!7095 = !DILocation(line: 752, column: 6, scope: !7054)
!7096 = !DILocation(line: 736, column: 37, scope: !7065)
!7097 = !DILocation(line: 736, column: 43, scope: !7065)
!7098 = !DILocation(line: 736, column: 29, scope: !7065)
!7099 = !DILocation(line: 736, column: 27, scope: !7065)
!7100 = !DILocation(line: 736, column: 13, scope: !7067)
!7101 = !DILocation(line: 737, column: 28, scope: !7067)
!7102 = !DILocation(line: 737, column: 25, scope: !7067)
!7103 = !DILocation(line: 737, column: 24, scope: !7067)
!7104 = !DILocation(line: 737, column: 13, scope: !7069)
!7105 = !DILocation(line: 739, column: 12, scope: !7069)
!7106 = !DILocation(line: 733, column: 24, scope: !7065)
!7107 = !DILocation(line: 733, column: 20, scope: !7065)
!7108 = !DILocation(line: 1, column: 1, scope: !7109)
!7109 = !DILexicalBlockFile(scope: !7065, file: !4874, discriminator: 0)
!7110 = !DILocation(line: 743, column: 37, scope: !7069)
!7111 = !DILocation(line: 743, column: 43, scope: !7069)
!7112 = !DILocation(line: 743, column: 29, scope: !7069)
!7113 = !DILocation(line: 743, column: 27, scope: !7069)
!7114 = !DILocation(line: 743, column: 13, scope: !7071)
!7115 = !DILocation(line: 744, column: 28, scope: !7071)
!7116 = !DILocation(line: 744, column: 25, scope: !7071)
!7117 = !DILocation(line: 744, column: 24, scope: !7071)
!7118 = !DILocation(line: 746, column: 12, scope: !7073)
!7119 = !DILocation(line: 740, column: 24, scope: !7069)
!7120 = !DILocation(line: 740, column: 20, scope: !7069)
!7121 = !DILocation(line: 1, column: 1, scope: !7122)
!7122 = !DILexicalBlockFile(scope: !7069, file: !4874, discriminator: 0)
!7123 = !DILocation(line: 750, column: 39, scope: !7073)
!7124 = !DILocation(line: 750, column: 9, scope: !7073)
!7125 = !DILocation(line: 751, column: 22, scope: !7073)
!7126 = !DILocation(line: 747, column: 24, scope: !7073)
!7127 = !DILocation(line: 747, column: 20, scope: !7073)
!7128 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h822ef85d38679424E", scope: !3664, file: !6102, line: 751, type: !7129, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7131)
!7129 = !DISubroutineType(types: !7130)
!7130 = !{!3481, !3663, !3463}
!7131 = !{!7132, !7133}
!7132 = !DILocalVariable(name: "p1_entry", scope: !7128, file: !6102, line: 744, type: !12, align: 8)
!7133 = !DILocalVariable(arg: 2, scope: !7128, file: !6102, line: 751, type: !3463)
!7134 = !DILocation(line: 744, column: 13, scope: !7128)
!7135 = !DILocation(line: 751, column: 23, scope: !7128)
!7136 = !DILocation(line: 751, column: 78, scope: !7128)
!7137 = !DILocation(line: 751, column: 42, scope: !7128)
!7138 = !DILocation(line: 751, column: 94, scope: !7128)
!7139 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17hecb762ddab4d8eb5E", scope: !7140, file: !6102, line: 757, type: !7141, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7160)
!7140 = !DINamespace(name: "{impl#4}", scope: !810)
!7141 = !DISubroutineType(types: !7142)
!7142 = !{!7143, !6332, !31}
!7143 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !326, file: !2, size: 256, align: 64, elements: !7144, templateParams: !21, identifier: "bcf9c3ffe0c9533e8dc503d68943beda")
!7144 = !{!7145}
!7145 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7143, file: !2, size: 256, align: 64, elements: !7146, templateParams: !21, identifier: "aefff3768865a0cd320c7c538120db8f", discriminator: !7159)
!7146 = !{!7147, !7153, !7155}
!7147 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !7145, file: !2, baseType: !7148, size: 256, align: 64)
!7148 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !7143, file: !2, size: 256, align: 64, elements: !7149, templateParams: !21, identifier: "be359577ab931520d1eba95e731a59a1")
!7149 = !{!7150, !7151, !7152}
!7150 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !7148, file: !2, baseType: !656, size: 128, align: 64)
!7151 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !7148, file: !2, baseType: !20, size: 64, align: 64, offset: 128)
!7152 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !7148, file: !2, baseType: !366, size: 64, align: 64, offset: 192)
!7153 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !7145, file: !2, baseType: !7154, size: 256, align: 64, extraData: i64 3)
!7154 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !7143, file: !2, size: 256, align: 64, elements: !21, identifier: "f1c67abadc98ebad3d49975fe6b3ab82")
!7155 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !7145, file: !2, baseType: !7156, size: 256, align: 64, extraData: i64 4)
!7156 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !7143, file: !2, size: 256, align: 64, elements: !7157, templateParams: !21, identifier: "527f14cc9b3864f65c596f80857705db")
!7157 = !{!7158}
!7158 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7156, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!7159 = !DIDerivedType(tag: DW_TAG_member, scope: !7143, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!7160 = !{!7161, !7162, !7163, !7165, !7167, !7169, !7171, !7173, !7175, !7177, !7179, !7181, !7183, !7185, !7187, !7189, !7191, !7193, !7195, !7197, !7199, !7201, !7203}
!7161 = !DILocalVariable(name: "self", arg: 1, scope: !7139, file: !6102, line: 757, type: !6332)
!7162 = !DILocalVariable(name: "addr", arg: 2, scope: !7139, file: !6102, line: 757, type: !31)
!7163 = !DILocalVariable(name: "page", scope: !7164, file: !6102, line: 758, type: !874, align: 8)
!7164 = distinct !DILexicalBlock(scope: !7139, file: !6102, line: 758, column: 9)
!7165 = !DILocalVariable(name: "p4", scope: !7166, file: !6102, line: 760, type: !589, align: 8)
!7166 = distinct !DILexicalBlock(scope: !7164, file: !6102, line: 760, column: 9)
!7167 = !DILocalVariable(name: "p4_entry", scope: !7168, file: !6102, line: 761, type: !12, align: 8)
!7168 = distinct !DILexicalBlock(scope: !7166, file: !6102, line: 761, column: 9)
!7169 = !DILocalVariable(name: "p3", scope: !7170, file: !6102, line: 769, type: !6340, align: 8)
!7170 = distinct !DILexicalBlock(scope: !7168, file: !6102, line: 769, column: 9)
!7171 = !DILocalVariable(name: "p3_entry", scope: !7172, file: !6102, line: 770, type: !12, align: 8)
!7172 = distinct !DILexicalBlock(scope: !7170, file: !6102, line: 770, column: 9)
!7173 = !DILocalVariable(name: "entry", scope: !7174, file: !6102, line: 775, type: !12, align: 8)
!7174 = distinct !DILexicalBlock(scope: !7172, file: !6102, line: 775, column: 13)
!7175 = !DILocalVariable(name: "frame", scope: !7176, file: !6102, line: 776, type: !698, align: 8)
!7176 = distinct !DILexicalBlock(scope: !7174, file: !6102, line: 776, column: 13)
!7177 = !DILocalVariable(name: "offset", scope: !7178, file: !6102, line: 777, type: !20, align: 8)
!7178 = distinct !DILexicalBlock(scope: !7176, file: !6102, line: 777, column: 13)
!7179 = !DILocalVariable(name: "flags", scope: !7180, file: !6102, line: 778, type: !366, align: 8)
!7180 = distinct !DILexicalBlock(scope: !7178, file: !6102, line: 778, column: 13)
!7181 = !DILocalVariable(name: "p2", scope: !7182, file: !6102, line: 786, type: !6340, align: 8)
!7182 = distinct !DILexicalBlock(scope: !7172, file: !6102, line: 786, column: 9)
!7183 = !DILocalVariable(name: "p2_entry", scope: !7184, file: !6102, line: 787, type: !12, align: 8)
!7184 = distinct !DILexicalBlock(scope: !7182, file: !6102, line: 787, column: 9)
!7185 = !DILocalVariable(name: "entry", scope: !7186, file: !6102, line: 792, type: !12, align: 8)
!7186 = distinct !DILexicalBlock(scope: !7184, file: !6102, line: 792, column: 13)
!7187 = !DILocalVariable(name: "frame", scope: !7188, file: !6102, line: 793, type: !682, align: 8)
!7188 = distinct !DILexicalBlock(scope: !7186, file: !6102, line: 793, column: 13)
!7189 = !DILocalVariable(name: "offset", scope: !7190, file: !6102, line: 794, type: !20, align: 8)
!7190 = distinct !DILexicalBlock(scope: !7188, file: !6102, line: 794, column: 13)
!7191 = !DILocalVariable(name: "flags", scope: !7192, file: !6102, line: 795, type: !366, align: 8)
!7192 = distinct !DILexicalBlock(scope: !7190, file: !6102, line: 795, column: 13)
!7193 = !DILocalVariable(name: "p1", scope: !7194, file: !6102, line: 803, type: !6340, align: 8)
!7194 = distinct !DILexicalBlock(scope: !7184, file: !6102, line: 803, column: 9)
!7195 = !DILocalVariable(name: "p1_entry", scope: !7196, file: !6102, line: 804, type: !12, align: 8)
!7196 = distinct !DILexicalBlock(scope: !7194, file: !6102, line: 804, column: 9)
!7197 = !DILocalVariable(name: "frame", scope: !7198, file: !6102, line: 812, type: !664, align: 8)
!7198 = distinct !DILexicalBlock(scope: !7196, file: !6102, line: 812, column: 9)
!7199 = !DILocalVariable(name: "frame", scope: !7200, file: !6102, line: 813, type: !664, align: 8)
!7200 = distinct !DILexicalBlock(scope: !7196, file: !6102, line: 813, column: 13)
!7201 = !DILocalVariable(name: "offset", scope: !7202, file: !6102, line: 816, type: !20, align: 8)
!7202 = distinct !DILexicalBlock(scope: !7198, file: !6102, line: 816, column: 9)
!7203 = !DILocalVariable(name: "flags", scope: !7204, file: !6102, line: 817, type: !366, align: 8)
!7204 = distinct !DILexicalBlock(scope: !7202, file: !6102, line: 817, column: 9)
!7205 = !DILocation(line: 757, column: 18, scope: !7139)
!7206 = !DILocation(line: 757, column: 25, scope: !7139)
!7207 = !DILocation(line: 758, column: 13, scope: !7164)
!7208 = !DILocation(line: 776, column: 17, scope: !7176)
!7209 = !DILocation(line: 793, column: 17, scope: !7188)
!7210 = !DILocation(line: 812, column: 13, scope: !7198)
!7211 = !DILocation(line: 813, column: 16, scope: !7200)
!7212 = !DILocation(line: 758, column: 20, scope: !7139)
!7213 = !DILocation(line: 760, column: 18, scope: !7164)
!7214 = !DILocation(line: 760, column: 13, scope: !7166)
!7215 = !DILocation(line: 761, column: 25, scope: !7166)
!7216 = !DILocation(line: 761, column: 28, scope: !7166)
!7217 = !DILocation(line: 761, column: 24, scope: !7166)
!7218 = !DILocation(line: 761, column: 13, scope: !7168)
!7219 = !DILocation(line: 762, column: 12, scope: !7168)
!7220 = !DILocation(line: 765, column: 12, scope: !7168)
!7221 = !DILocation(line: 763, column: 20, scope: !7168)
!7222 = !DILocation(line: 1, column: 1, scope: !7223)
!7223 = !DILexicalBlockFile(scope: !7168, file: !4874, discriminator: 0)
!7224 = !DILocation(line: 823, column: 6, scope: !7139)
!7225 = !DILocation(line: 769, column: 37, scope: !7168)
!7226 = !DILocation(line: 769, column: 43, scope: !7168)
!7227 = !DILocation(line: 769, column: 29, scope: !7168)
!7228 = !DILocation(line: 769, column: 27, scope: !7168)
!7229 = !DILocation(line: 769, column: 13, scope: !7170)
!7230 = !DILocation(line: 770, column: 28, scope: !7170)
!7231 = !DILocation(line: 770, column: 25, scope: !7170)
!7232 = !DILocation(line: 770, column: 24, scope: !7170)
!7233 = !DILocation(line: 770, column: 13, scope: !7172)
!7234 = !DILocation(line: 771, column: 12, scope: !7172)
!7235 = !DILocation(line: 766, column: 13, scope: !7168)
!7236 = !DILocation(line: 774, column: 12, scope: !7172)
!7237 = !DILocation(line: 772, column: 20, scope: !7172)
!7238 = !DILocation(line: 1, column: 1, scope: !7239)
!7239 = !DILexicalBlockFile(scope: !7172, file: !4874, discriminator: 0)
!7240 = !DILocation(line: 786, column: 37, scope: !7172)
!7241 = !DILocation(line: 786, column: 43, scope: !7172)
!7242 = !DILocation(line: 786, column: 29, scope: !7172)
!7243 = !DILocation(line: 786, column: 27, scope: !7172)
!7244 = !DILocation(line: 786, column: 13, scope: !7182)
!7245 = !DILocation(line: 787, column: 28, scope: !7182)
!7246 = !DILocation(line: 787, column: 25, scope: !7182)
!7247 = !DILocation(line: 787, column: 24, scope: !7182)
!7248 = !DILocation(line: 787, column: 13, scope: !7184)
!7249 = !DILocation(line: 788, column: 12, scope: !7184)
!7250 = !DILocation(line: 775, column: 29, scope: !7172)
!7251 = !DILocation(line: 775, column: 26, scope: !7172)
!7252 = !DILocation(line: 775, column: 25, scope: !7172)
!7253 = !DILocation(line: 775, column: 17, scope: !7174)
!7254 = !DILocation(line: 776, column: 55, scope: !7174)
!7255 = !DILocation(line: 776, column: 25, scope: !7174)
!7256 = !DILocation(line: 777, column: 26, scope: !7176)
!7257 = !DILocation(line: 777, column: 17, scope: !7178)
!7258 = !DILocation(line: 778, column: 25, scope: !7178)
!7259 = !DILocation(line: 778, column: 17, scope: !7180)
!7260 = !DILocation(line: 780, column: 46, scope: !7180)
!7261 = !DILocation(line: 780, column: 24, scope: !7180)
!7262 = !DILocation(line: 779, column: 20, scope: !7180)
!7263 = !DILocation(line: 791, column: 12, scope: !7184)
!7264 = !DILocation(line: 789, column: 20, scope: !7184)
!7265 = !DILocation(line: 1, column: 1, scope: !7266)
!7266 = !DILexicalBlockFile(scope: !7184, file: !4874, discriminator: 0)
!7267 = !DILocation(line: 803, column: 37, scope: !7184)
!7268 = !DILocation(line: 803, column: 43, scope: !7184)
!7269 = !DILocation(line: 803, column: 29, scope: !7184)
!7270 = !DILocation(line: 803, column: 27, scope: !7184)
!7271 = !DILocation(line: 803, column: 13, scope: !7194)
!7272 = !DILocation(line: 804, column: 28, scope: !7194)
!7273 = !DILocation(line: 804, column: 25, scope: !7194)
!7274 = !DILocation(line: 804, column: 24, scope: !7194)
!7275 = !DILocation(line: 804, column: 13, scope: !7196)
!7276 = !DILocation(line: 805, column: 12, scope: !7196)
!7277 = !DILocation(line: 792, column: 29, scope: !7184)
!7278 = !DILocation(line: 792, column: 26, scope: !7184)
!7279 = !DILocation(line: 792, column: 25, scope: !7184)
!7280 = !DILocation(line: 792, column: 17, scope: !7186)
!7281 = !DILocation(line: 793, column: 55, scope: !7186)
!7282 = !DILocation(line: 793, column: 25, scope: !7186)
!7283 = !DILocation(line: 794, column: 26, scope: !7188)
!7284 = !DILocation(line: 794, column: 17, scope: !7190)
!7285 = !DILocation(line: 795, column: 25, scope: !7190)
!7286 = !DILocation(line: 795, column: 17, scope: !7192)
!7287 = !DILocation(line: 797, column: 46, scope: !7192)
!7288 = !DILocation(line: 797, column: 24, scope: !7192)
!7289 = !DILocation(line: 796, column: 20, scope: !7192)
!7290 = !DILocation(line: 808, column: 12, scope: !7196)
!7291 = !DILocation(line: 806, column: 20, scope: !7196)
!7292 = !DILocation(line: 1, column: 1, scope: !7293)
!7293 = !DILexicalBlockFile(scope: !7196, file: !4874, discriminator: 0)
!7294 = !DILocation(line: 812, column: 57, scope: !7196)
!7295 = !DILocation(line: 812, column: 27, scope: !7196)
!7296 = !DILocation(line: 812, column: 21, scope: !7196)
!7297 = !DILocation(line: 809, column: 13, scope: !7196)
!7298 = !DILocation(line: 813, column: 16, scope: !7196)
!7299 = !DILocation(line: 813, column: 26, scope: !7200)
!7300 = !DILocation(line: 816, column: 32, scope: !7198)
!7301 = !DILocation(line: 816, column: 22, scope: !7198)
!7302 = !DILocation(line: 816, column: 13, scope: !7202)
!7303 = !DILocation(line: 817, column: 21, scope: !7202)
!7304 = !DILocation(line: 817, column: 13, scope: !7204)
!7305 = !DILocation(line: 819, column: 42, scope: !7204)
!7306 = !DILocation(line: 819, column: 20, scope: !7204)
!7307 = !DILocation(line: 818, column: 9, scope: !7204)
!7308 = !DILocation(line: 814, column: 83, scope: !7196)
!7309 = !DILocation(line: 814, column: 46, scope: !7196)
!7310 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17h1a29660dfb66a959E", scope: !7311, file: !6102, line: 936, type: !7312, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7315)
!7311 = !DINamespace(name: "{impl#6}", scope: !810)
!7312 = !DISubroutineType(types: !7313)
!7313 = !{!192, !7314, !210}
!7314 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !809, size: 64, align: 64, dwarfAddressSpace: 0)
!7315 = !{!7316, !7317}
!7316 = !DILocalVariable(name: "self", arg: 1, scope: !7310, file: !6102, line: 936, type: !7314)
!7317 = !DILocalVariable(name: "f", arg: 2, scope: !7310, file: !6102, line: 936, type: !210)
!7318 = !DILocation(line: 936, column: 12, scope: !7310)
!7319 = !DILocation(line: 936, column: 19, scope: !7310)
!7320 = !DILocation(line: 937, column: 15, scope: !7310)
!7321 = !DILocation(line: 937, column: 9, scope: !7310)
!7322 = !DILocation(line: 939, column: 17, scope: !7310)
!7323 = !DILocation(line: 941, column: 44, scope: !7310)
!7324 = !DILocation(line: 943, column: 6, scope: !7310)
!7325 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h3a0352f1c1d2caddE", scope: !810, file: !6102, line: 947, type: !7326, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7328)
!7326 = !DISubroutineType(types: !7327)
!7327 = !{!4709, !874, !636}
!7328 = !{!7329, !7330}
!7329 = !DILocalVariable(name: "page", arg: 1, scope: !7325, file: !6102, line: 947, type: !874)
!7330 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7325, file: !6102, line: 947, type: !636)
!7331 = !DILocation(line: 947, column: 24, scope: !7325)
!7332 = !DILocation(line: 947, column: 39, scope: !7325)
!7333 = !DILocation(line: 948, column: 13, scope: !7325)
!7334 = !DILocation(line: 948, column: 5, scope: !7325)
!7335 = !DILocation(line: 949, column: 2, scope: !7325)
!7336 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h90da766f8485af71E", scope: !810, file: !6102, line: 947, type: !7337, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7339)
!7337 = !DISubroutineType(types: !7338)
!7338 = !{!4709, !968, !636}
!7339 = !{!7340, !7341}
!7340 = !DILocalVariable(name: "page", arg: 1, scope: !7336, file: !6102, line: 947, type: !968)
!7341 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7336, file: !6102, line: 947, type: !636)
!7342 = !DILocation(line: 947, column: 24, scope: !7336)
!7343 = !DILocation(line: 947, column: 39, scope: !7336)
!7344 = !DILocation(line: 948, column: 13, scope: !7336)
!7345 = !DILocation(line: 948, column: 5, scope: !7336)
!7346 = !DILocation(line: 949, column: 2, scope: !7336)
!7347 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdf98a7c23ade8f6fE", scope: !810, file: !6102, line: 947, type: !7348, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7350)
!7348 = !DISubroutineType(types: !7349)
!7349 = !{!4709, !1011, !636}
!7350 = !{!7351, !7352}
!7351 = !DILocalVariable(name: "page", arg: 1, scope: !7347, file: !6102, line: 947, type: !1011)
!7352 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7347, file: !6102, line: 947, type: !636)
!7353 = !DILocation(line: 947, column: 24, scope: !7347)
!7354 = !DILocation(line: 947, column: 39, scope: !7347)
!7355 = !DILocation(line: 948, column: 13, scope: !7347)
!7356 = !DILocation(line: 948, column: 5, scope: !7347)
!7357 = !DILocation(line: 949, column: 2, scope: !7347)
!7358 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h04c3578a89a0f3ddE", scope: !810, file: !6102, line: 952, type: !7359, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7361)
!7359 = !DISubroutineType(types: !7360)
!7360 = !{!874, !874, !636}
!7361 = !{!7362, !7363}
!7362 = !DILocalVariable(name: "page", arg: 1, scope: !7358, file: !6102, line: 952, type: !874)
!7363 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7358, file: !6102, line: 952, type: !636)
!7364 = !DILocation(line: 952, column: 25, scope: !7358)
!7365 = !DILocation(line: 952, column: 40, scope: !7358)
!7366 = !DILocation(line: 957, column: 9, scope: !7358)
!7367 = !DILocation(line: 953, column: 5, scope: !7358)
!7368 = !DILocation(line: 959, column: 2, scope: !7358)
!7369 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h96d6394d6a4e2d48E", scope: !810, file: !6102, line: 952, type: !7370, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7372)
!7370 = !DISubroutineType(types: !7371)
!7371 = !{!874, !968, !636}
!7372 = !{!7373, !7374}
!7373 = !DILocalVariable(name: "page", arg: 1, scope: !7369, file: !6102, line: 952, type: !968)
!7374 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7369, file: !6102, line: 952, type: !636)
!7375 = !DILocation(line: 952, column: 25, scope: !7369)
!7376 = !DILocation(line: 952, column: 40, scope: !7369)
!7377 = !DILocation(line: 957, column: 9, scope: !7369)
!7378 = !DILocation(line: 953, column: 5, scope: !7369)
!7379 = !DILocation(line: 959, column: 2, scope: !7369)
!7380 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb656af987e94ecfaE", scope: !810, file: !6102, line: 952, type: !7381, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7383)
!7381 = !DISubroutineType(types: !7382)
!7382 = !{!874, !1011, !636}
!7383 = !{!7384, !7385}
!7384 = !DILocalVariable(name: "page", arg: 1, scope: !7380, file: !6102, line: 952, type: !1011)
!7385 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7380, file: !6102, line: 952, type: !636)
!7386 = !DILocation(line: 952, column: 25, scope: !7380)
!7387 = !DILocation(line: 952, column: 40, scope: !7380)
!7388 = !DILocation(line: 957, column: 9, scope: !7380)
!7389 = !DILocation(line: 953, column: 5, scope: !7380)
!7390 = !DILocation(line: 959, column: 2, scope: !7380)
!7391 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17ha788b591c0babe75E", scope: !810, file: !6102, line: 962, type: !7326, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7392)
!7392 = !{!7393, !7394}
!7393 = !DILocalVariable(name: "page", arg: 1, scope: !7391, file: !6102, line: 962, type: !874)
!7394 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7391, file: !6102, line: 962, type: !636)
!7395 = !DILocation(line: 962, column: 32, scope: !7391)
!7396 = !DILocation(line: 962, column: 47, scope: !7391)
!7397 = !DILocation(line: 963, column: 13, scope: !7391)
!7398 = !DILocation(line: 963, column: 5, scope: !7391)
!7399 = !DILocation(line: 964, column: 2, scope: !7391)
!7400 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hfea29934746fa88cE", scope: !810, file: !6102, line: 962, type: !7348, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7401)
!7401 = !{!7402, !7403}
!7402 = !DILocalVariable(name: "page", arg: 1, scope: !7400, file: !6102, line: 962, type: !1011)
!7403 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7400, file: !6102, line: 962, type: !636)
!7404 = !DILocation(line: 962, column: 32, scope: !7400)
!7405 = !DILocation(line: 962, column: 47, scope: !7400)
!7406 = !DILocation(line: 963, column: 13, scope: !7400)
!7407 = !DILocation(line: 963, column: 5, scope: !7400)
!7408 = !DILocation(line: 964, column: 2, scope: !7400)
!7409 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h0d8e280d32755032E", scope: !810, file: !6102, line: 967, type: !7359, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7410)
!7410 = !{!7411, !7412}
!7411 = !DILocalVariable(name: "page", arg: 1, scope: !7409, file: !6102, line: 967, type: !874)
!7412 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7409, file: !6102, line: 967, type: !636)
!7413 = !DILocation(line: 967, column: 33, scope: !7409)
!7414 = !DILocation(line: 967, column: 48, scope: !7409)
!7415 = !DILocation(line: 971, column: 9, scope: !7409)
!7416 = !DILocation(line: 972, column: 9, scope: !7409)
!7417 = !DILocation(line: 968, column: 5, scope: !7409)
!7418 = !DILocation(line: 974, column: 2, scope: !7409)
!7419 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h645607c821712021E", scope: !810, file: !6102, line: 967, type: !7381, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7420)
!7420 = !{!7421, !7422}
!7421 = !DILocalVariable(name: "page", arg: 1, scope: !7419, file: !6102, line: 967, type: !1011)
!7422 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7419, file: !6102, line: 967, type: !636)
!7423 = !DILocation(line: 967, column: 33, scope: !7419)
!7424 = !DILocation(line: 967, column: 48, scope: !7419)
!7425 = !DILocation(line: 971, column: 9, scope: !7419)
!7426 = !DILocation(line: 972, column: 9, scope: !7419)
!7427 = !DILocation(line: 968, column: 5, scope: !7419)
!7428 = !DILocation(line: 974, column: 2, scope: !7419)
!7429 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h823c9f8b18153f35E", scope: !810, file: !6102, line: 977, type: !7326, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7430)
!7430 = !{!7431, !7432}
!7431 = !DILocalVariable(name: "page", arg: 1, scope: !7429, file: !6102, line: 977, type: !874)
!7432 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7429, file: !6102, line: 977, type: !636)
!7433 = !DILocation(line: 977, column: 11, scope: !7429)
!7434 = !DILocation(line: 977, column: 33, scope: !7429)
!7435 = !DILocation(line: 978, column: 13, scope: !7429)
!7436 = !DILocation(line: 978, column: 5, scope: !7429)
!7437 = !DILocation(line: 979, column: 2, scope: !7429)
!7438 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h499ca91d99dc3ffdE", scope: !810, file: !6102, line: 982, type: !7359, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7439)
!7439 = !{!7440, !7441}
!7440 = !DILocalVariable(name: "page", arg: 1, scope: !7438, file: !6102, line: 982, type: !874)
!7441 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7438, file: !6102, line: 982, type: !636)
!7442 = !DILocation(line: 982, column: 12, scope: !7438)
!7443 = !DILocation(line: 982, column: 34, scope: !7438)
!7444 = !DILocation(line: 985, column: 9, scope: !7438)
!7445 = !DILocation(line: 986, column: 9, scope: !7438)
!7446 = !DILocation(line: 987, column: 9, scope: !7438)
!7447 = !DILocation(line: 983, column: 5, scope: !7438)
!7448 = !DILocation(line: 989, column: 2, scope: !7438)
!7449 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h94304da1cd4ab997E", scope: !656, file: !327, line: 91, type: !7450, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7453)
!7450 = !DISubroutineType(types: !7451)
!7451 = !{!355, !7452}
!7452 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!7453 = !{!7454, !7455, !7457, !7459}
!7454 = !DILocalVariable(name: "self", arg: 1, scope: !7449, file: !327, line: 91, type: !7452)
!7455 = !DILocalVariable(name: "frame", scope: !7456, file: !327, line: 93, type: !746, align: 8)
!7456 = distinct !DILexicalBlock(scope: !7449, file: !327, line: 93, column: 13)
!7457 = !DILocalVariable(name: "frame", scope: !7458, file: !327, line: 94, type: !737, align: 8)
!7458 = distinct !DILexicalBlock(scope: !7449, file: !327, line: 94, column: 13)
!7459 = !DILocalVariable(name: "frame", scope: !7460, file: !327, line: 95, type: !728, align: 8)
!7460 = distinct !DILexicalBlock(scope: !7449, file: !327, line: 95, column: 13)
!7461 = !DILocation(line: 91, column: 32, scope: !7449)
!7462 = !DILocation(line: 92, column: 15, scope: !7449)
!7463 = !DILocation(line: 92, column: 9, scope: !7449)
!7464 = !DILocation(line: 93, column: 35, scope: !7449)
!7465 = !DILocation(line: 93, column: 35, scope: !7456)
!7466 = !DILocation(line: 93, column: 45, scope: !7456)
!7467 = !DILocation(line: 93, column: 63, scope: !7449)
!7468 = !DILocation(line: 94, column: 35, scope: !7449)
!7469 = !DILocation(line: 94, column: 35, scope: !7458)
!7470 = !DILocation(line: 94, column: 45, scope: !7458)
!7471 = !DILocation(line: 94, column: 63, scope: !7449)
!7472 = !DILocation(line: 95, column: 35, scope: !7449)
!7473 = !DILocation(line: 95, column: 35, scope: !7460)
!7474 = !DILocation(line: 95, column: 45, scope: !7460)
!7475 = !DILocation(line: 95, column: 63, scope: !7449)
!7476 = !DILocation(line: 97, column: 6, scope: !7449)
!7477 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h0c24a2e5b50671a1E", scope: !656, file: !327, line: 100, type: !7478, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7480)
!7478 = !DISubroutineType(types: !7479)
!7479 = !{!20, !7452}
!7480 = !{!7481}
!7481 = !DILocalVariable(name: "self", arg: 1, scope: !7477, file: !327, line: 100, type: !7452)
!7482 = !DILocation(line: 100, column: 23, scope: !7477)
!7483 = !DILocation(line: 101, column: 15, scope: !7477)
!7484 = !DILocation(line: 101, column: 9, scope: !7477)
!7485 = !DILocation(line: 102, column: 41, scope: !7477)
!7486 = !DILocation(line: 103, column: 41, scope: !7477)
!7487 = !DILocation(line: 104, column: 41, scope: !7477)
!7488 = !DILocation(line: 106, column: 6, scope: !7477)
!7489 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h85c6ff71c62b1b69E", scope: !1008, file: !327, line: 392, type: !7490, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7492)
!7490 = !DISubroutineType(types: !7491)
!7491 = !{!1008, !1011}
!7492 = !{!7493}
!7493 = !DILocalVariable(name: "page", arg: 1, scope: !7489, file: !327, line: 392, type: !1011)
!7494 = !DILocation(line: 392, column: 16, scope: !7489)
!7495 = !DILocation(line: 393, column: 21, scope: !7489)
!7496 = !DILocation(line: 393, column: 9, scope: !7489)
!7497 = !DILocation(line: 394, column: 6, scope: !7489)
!7498 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h9add543a14b641b9E", scope: !871, file: !327, line: 392, type: !7499, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7501)
!7499 = !DISubroutineType(types: !7500)
!7500 = !{!871, !874}
!7501 = !{!7502}
!7502 = !DILocalVariable(name: "page", arg: 1, scope: !7498, file: !327, line: 392, type: !874)
!7503 = !DILocation(line: 392, column: 16, scope: !7498)
!7504 = !DILocation(line: 393, column: 21, scope: !7498)
!7505 = !DILocation(line: 393, column: 9, scope: !7498)
!7506 = !DILocation(line: 394, column: 6, scope: !7498)
!7507 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hdd6341fe15afe74fE", scope: !965, file: !327, line: 392, type: !7508, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7510)
!7508 = !DISubroutineType(types: !7509)
!7509 = !{!965, !968}
!7510 = !{!7511}
!7511 = !DILocalVariable(name: "page", arg: 1, scope: !7507, file: !327, line: 392, type: !968)
!7512 = !DILocation(line: 392, column: 16, scope: !7507)
!7513 = !DILocation(line: 393, column: 21, scope: !7507)
!7514 = !DILocation(line: 393, column: 9, scope: !7507)
!7515 = !DILocation(line: 394, column: 6, scope: !7507)
!7516 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h683d6e02fa1de6d3E", scope: !6278, file: !327, line: 423, type: !5111, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!7517 = !DILocation(line: 425, column: 6, scope: !7516)
!7518 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h418cca9b5b741a7cE", scope: !874, file: !7519, line: 96, type: !7520, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7522)
!7519 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!7520 = !DISubroutineType(types: !7521)
!7521 = !{!874, !31}
!7522 = !{!7523}
!7523 = !DILocalVariable(name: "address", arg: 1, scope: !7518, file: !7519, line: 96, type: !31)
!7524 = !DILocation(line: 96, column: 31, scope: !7518)
!7525 = !DILocation(line: 98, column: 28, scope: !7518)
!7526 = !DILocation(line: 97, column: 9, scope: !7518)
!7527 = !DILocation(line: 101, column: 6, scope: !7518)
!7528 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17ha6ab125512aede25E", scope: !874, file: !7519, line: 199, type: !7529, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7531)
!7529 = !DISubroutineType(types: !7530)
!7530 = !{!874, !636, !636, !636, !636}
!7531 = !{!7532, !7533, !7534, !7535, !7536}
!7532 = !DILocalVariable(name: "p4_index", arg: 1, scope: !7528, file: !7519, line: 200, type: !636)
!7533 = !DILocalVariable(name: "p3_index", arg: 2, scope: !7528, file: !7519, line: 201, type: !636)
!7534 = !DILocalVariable(name: "p2_index", arg: 3, scope: !7528, file: !7519, line: 202, type: !636)
!7535 = !DILocalVariable(name: "p1_index", arg: 4, scope: !7528, file: !7519, line: 203, type: !636)
!7536 = !DILocalVariable(name: "addr", scope: !7537, file: !7519, line: 207, type: !20, align: 8)
!7537 = distinct !DILexicalBlock(scope: !7528, file: !7519, line: 207, column: 9)
!7538 = !DILocation(line: 200, column: 9, scope: !7528)
!7539 = !DILocation(line: 201, column: 9, scope: !7528)
!7540 = !DILocation(line: 202, column: 9, scope: !7528)
!7541 = !DILocation(line: 203, column: 9, scope: !7528)
!7542 = !DILocation(line: 207, column: 13, scope: !7537)
!7543 = !DILocation(line: 207, column: 24, scope: !7528)
!7544 = !DILocation(line: 208, column: 23, scope: !7537)
!7545 = !DILocation(line: 208, column: 31, scope: !7537)
!7546 = !DILocation(line: 208, column: 9, scope: !7537)
!7547 = !DILocation(line: 209, column: 23, scope: !7537)
!7548 = !DILocation(line: 209, column: 31, scope: !7537)
!7549 = !DILocation(line: 209, column: 9, scope: !7537)
!7550 = !DILocation(line: 210, column: 23, scope: !7537)
!7551 = !DILocation(line: 210, column: 31, scope: !7537)
!7552 = !DILocation(line: 210, column: 9, scope: !7537)
!7553 = !DILocation(line: 211, column: 23, scope: !7537)
!7554 = !DILocation(line: 211, column: 31, scope: !7537)
!7555 = !DILocation(line: 211, column: 9, scope: !7537)
!7556 = !DILocation(line: 212, column: 48, scope: !7537)
!7557 = !DILocation(line: 212, column: 34, scope: !7537)
!7558 = !DILocation(line: 212, column: 9, scope: !7537)
!7559 = !DILocation(line: 213, column: 6, scope: !7528)
!7560 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h4f695972f03d7bc5E", scope: !874, file: !7519, line: 217, type: !7561, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7563)
!7561 = !DISubroutineType(types: !7562)
!7562 = !{!636, !874}
!7563 = !{!7564}
!7564 = !DILocalVariable(name: "self", arg: 1, scope: !7560, file: !7519, line: 217, type: !874)
!7565 = !DILocation(line: 217, column: 27, scope: !7560)
!7566 = !DILocation(line: 218, column: 9, scope: !7560)
!7567 = !DILocation(line: 219, column: 6, scope: !7560)
!7568 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17hd2be60f53eea3fb7E", scope: !7569, file: !7519, line: 405, type: !7570, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7573)
!7569 = !DINamespace(name: "{impl#24}", scope: !673)
!7570 = !DISubroutineType(types: !7571)
!7571 = !{!192, !7572, !210}
!7572 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !3463, size: 64, align: 64, dwarfAddressSpace: 0)
!7573 = !{!7574, !7575}
!7574 = !DILocalVariable(name: "self", arg: 1, scope: !7568, file: !7519, line: 405, type: !7572)
!7575 = !DILocalVariable(name: "f", arg: 2, scope: !7568, file: !7519, line: 405, type: !210)
!7576 = !DILocation(line: 405, column: 12, scope: !7568)
!7577 = !DILocation(line: 405, column: 19, scope: !7568)
!7578 = !DILocation(line: 406, column: 9, scope: !7568)
!7579 = !DILocation(line: 407, column: 6, scope: !7568)
!7580 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb25f7ae4c32ba41aE", scope: !13, file: !7581, line: 37, type: !7582, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7584)
!7581 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!7582 = !DISubroutineType(types: !7583)
!7583 = !{!310, !12}
!7584 = !{!7585}
!7585 = !DILocalVariable(name: "self", arg: 1, scope: !7580, file: !7581, line: 37, type: !12)
!7586 = !DILocation(line: 37, column: 28, scope: !7580)
!7587 = !DILocation(line: 38, column: 9, scope: !7580)
!7588 = !DILocation(line: 39, column: 6, scope: !7580)
!7589 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17he08bd6c66ac32b44E", scope: !13, file: !7581, line: 43, type: !7590, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7592)
!7590 = !DISubroutineType(types: !7591)
!7591 = !{null, !3549}
!7592 = !{!7593}
!7593 = !DILocalVariable(name: "self", arg: 1, scope: !7589, file: !7581, line: 43, type: !3549)
!7594 = !DILocation(line: 43, column: 23, scope: !7589)
!7595 = !DILocation(line: 44, column: 9, scope: !7589)
!7596 = !DILocation(line: 45, column: 6, scope: !7589)
!7597 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hfcca930178f71645E", scope: !13, file: !7581, line: 49, type: !7598, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7600)
!7598 = !DISubroutineType(types: !7599)
!7599 = !{!366, !12}
!7600 = !{!7601}
!7601 = !DILocalVariable(name: "self", arg: 1, scope: !7597, file: !7581, line: 49, type: !12)
!7602 = !DILocation(line: 49, column: 24, scope: !7597)
!7603 = !DILocation(line: 50, column: 44, scope: !7597)
!7604 = !DILocation(line: 50, column: 9, scope: !7597)
!7605 = !DILocation(line: 51, column: 6, scope: !7597)
!7606 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17h03cef88197ea919bE", scope: !13, file: !7581, line: 55, type: !7607, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7609)
!7607 = !DISubroutineType(types: !7608)
!7608 = !{!355, !12}
!7609 = !{!7610}
!7610 = !DILocalVariable(name: "self", arg: 1, scope: !7606, file: !7581, line: 55, type: !12)
!7611 = !DILocation(line: 55, column: 17, scope: !7606)
!7612 = !DILocation(line: 56, column: 23, scope: !7606)
!7613 = !DILocation(line: 56, column: 9, scope: !7606)
!7614 = !DILocation(line: 57, column: 6, scope: !7606)
!7615 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h67f8102df38cc5e9E", scope: !13, file: !7581, line: 67, type: !7616, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7618)
!7616 = !DISubroutineType(types: !7617)
!7617 = !{!3302, !12}
!7618 = !{!7619}
!7619 = !DILocalVariable(name: "self", arg: 1, scope: !7615, file: !7581, line: 67, type: !12)
!7620 = !DILocation(line: 67, column: 18, scope: !7615)
!7621 = !DILocation(line: 68, column: 13, scope: !7615)
!7622 = !DILocation(line: 68, column: 12, scope: !7615)
!7623 = !DILocation(line: 70, column: 19, scope: !7615)
!7624 = !DILocation(line: 69, column: 13, scope: !7615)
!7625 = !DILocation(line: 68, column: 9, scope: !7615)
!7626 = !DILocation(line: 75, column: 6, scope: !7615)
!7627 = !DILocation(line: 73, column: 46, scope: !7615)
!7628 = !DILocation(line: 73, column: 16, scope: !7615)
!7629 = !DILocation(line: 73, column: 13, scope: !7615)
!7630 = !DILocation(line: 70, column: 16, scope: !7615)
!7631 = !DILocation(line: 71, column: 13, scope: !7615)
!7632 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h5ea386f768e71107E", scope: !13, file: !7581, line: 93, type: !7633, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7635)
!7633 = !DISubroutineType(types: !7634)
!7634 = !{null, !3549, !366}
!7635 = !{!7636, !7637}
!7636 = !DILocalVariable(name: "self", arg: 1, scope: !7632, file: !7581, line: 93, type: !3549)
!7637 = !DILocalVariable(name: "flags", arg: 2, scope: !7632, file: !7581, line: 93, type: !366)
!7638 = !DILocation(line: 93, column: 22, scope: !7632)
!7639 = !DILocation(line: 93, column: 33, scope: !7632)
!7640 = !DILocation(line: 94, column: 22, scope: !7632)
!7641 = !DILocation(line: 94, column: 45, scope: !7632)
!7642 = !DILocation(line: 94, column: 9, scope: !7632)
!7643 = !DILocation(line: 95, column: 6, scope: !7632)
!7644 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hc165ee9825dd8ff4E", scope: !7645, file: !7581, line: 99, type: !7646, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7648)
!7645 = !DINamespace(name: "{impl#1}", scope: !14)
!7646 = !DISubroutineType(types: !7647)
!7647 = !{!192, !12, !210}
!7648 = !{!7649, !7650, !7651}
!7649 = !DILocalVariable(name: "self", arg: 1, scope: !7644, file: !7581, line: 99, type: !12)
!7650 = !DILocalVariable(name: "f", arg: 2, scope: !7644, file: !7581, line: 99, type: !210)
!7651 = !DILocalVariable(name: "f", scope: !7652, file: !7581, line: 100, type: !5444, align: 8)
!7652 = distinct !DILexicalBlock(scope: !7644, file: !7581, line: 100, column: 9)
!7653 = !DILocation(line: 99, column: 12, scope: !7644)
!7654 = !DILocation(line: 99, column: 19, scope: !7644)
!7655 = !DILocation(line: 100, column: 13, scope: !7652)
!7656 = !DILocation(line: 100, column: 21, scope: !7644)
!7657 = !DILocation(line: 101, column: 26, scope: !7652)
!7658 = !DILocation(line: 101, column: 9, scope: !7652)
!7659 = !DILocation(line: 102, column: 27, scope: !7652)
!7660 = !DILocation(line: 102, column: 9, scope: !7652)
!7661 = !DILocation(line: 103, column: 9, scope: !7652)
!7662 = !DILocation(line: 104, column: 6, scope: !7644)
!7663 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h96e84169beab181fE", scope: !591, file: !7581, line: 193, type: !7664, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!7664 = !DISubroutineType(types: !7665)
!7665 = !{!591}
!7666 = !DILocation(line: 196, column: 22, scope: !7663)
!7667 = !DILocation(line: 195, column: 9, scope: !7663)
!7668 = !DILocation(line: 198, column: 6, scope: !7663)
!7669 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h005af67748805f3fE", scope: !7670, file: !7581, line: 241, type: !7671, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7673)
!7670 = !DINamespace(name: "{impl#5}", scope: !14)
!7671 = !DISubroutineType(types: !7672)
!7672 = !{!12, !6340, !636, !917}
!7673 = !{!7674, !7675}
!7674 = !DILocalVariable(name: "self", arg: 1, scope: !7669, file: !7581, line: 241, type: !6340)
!7675 = !DILocalVariable(name: "index", arg: 2, scope: !7669, file: !7581, line: 241, type: !636)
!7676 = !DILocation(line: 241, column: 14, scope: !7669)
!7677 = !DILocation(line: 241, column: 21, scope: !7669)
!7678 = !DILocation(line: 242, column: 23, scope: !7669)
!7679 = !DILocation(line: 242, column: 10, scope: !7669)
!7680 = !DILocation(line: 242, column: 9, scope: !7669)
!7681 = !DILocation(line: 243, column: 6, scope: !7669)
!7682 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h71c485d27855da9bE", scope: !7683, file: !7581, line: 248, type: !7684, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7686)
!7683 = !DINamespace(name: "{impl#6}", scope: !14)
!7684 = !DISubroutineType(types: !7685)
!7685 = !{!3549, !590, !636, !917}
!7686 = !{!7687, !7688}
!7687 = !DILocalVariable(name: "self", arg: 1, scope: !7682, file: !7581, line: 248, type: !590)
!7688 = !DILocalVariable(name: "index", arg: 2, scope: !7682, file: !7581, line: 248, type: !636)
!7689 = !DILocation(line: 248, column: 18, scope: !7682)
!7690 = !DILocation(line: 248, column: 29, scope: !7682)
!7691 = !DILocation(line: 249, column: 27, scope: !7682)
!7692 = !DILocation(line: 249, column: 14, scope: !7682)
!7693 = !DILocation(line: 249, column: 9, scope: !7682)
!7694 = !DILocation(line: 250, column: 6, scope: !7682)
!7695 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h045ae74865144836E", scope: !7696, file: !7581, line: 254, type: !7664, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!7696 = !DINamespace(name: "{impl#7}", scope: !14)
!7697 = !DILocation(line: 255, column: 9, scope: !7695)
!7698 = !DILocation(line: 256, column: 6, scope: !7695)
!7699 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h38aa2a83947cf05aE", scope: !7700, file: !7581, line: 261, type: !7701, scopeLine: 261, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7703)
!7700 = !DINamespace(name: "{impl#8}", scope: !14)
!7701 = !DISubroutineType(types: !7702)
!7702 = !{!192, !6340, !210}
!7703 = !{!7704, !7705}
!7704 = !DILocalVariable(name: "self", arg: 1, scope: !7699, file: !7581, line: 261, type: !6340)
!7705 = !DILocalVariable(name: "f", arg: 2, scope: !7699, file: !7581, line: 261, type: !210)
!7706 = !DILocation(line: 261, column: 12, scope: !7699)
!7707 = !DILocation(line: 261, column: 19, scope: !7699)
!7708 = !DILocation(line: 262, column: 9, scope: !7699)
!7709 = !DILocation(line: 263, column: 6, scope: !7699)
!7710 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h67b70129f531d2dbE", scope: !636, file: !7581, line: 284, type: !7711, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7713)
!7711 = !DISubroutineType(types: !7712)
!7712 = !{!636, !48}
!7713 = !{!7714}
!7714 = !DILocalVariable(name: "index", arg: 1, scope: !7710, file: !7581, line: 284, type: !48)
!7715 = !DILocation(line: 284, column: 31, scope: !7710)
!7716 = !DILocation(line: 285, column: 14, scope: !7710)
!7717 = !DILocation(line: 285, column: 9, scope: !7710)
!7718 = !DILocation(line: 286, column: 6, scope: !7710)
!7719 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h31da638995e70a01E", scope: !7720, file: !7581, line: 305, type: !7721, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7723)
!7720 = !DINamespace(name: "{impl#12}", scope: !14)
!7721 = !DISubroutineType(types: !7722)
!7722 = !{!20, !636}
!7723 = !{!7724}
!7724 = !DILocalVariable(name: "index", arg: 1, scope: !7719, file: !7581, line: 305, type: !636)
!7725 = !DILocation(line: 305, column: 13, scope: !7719)
!7726 = !DILocation(line: 53, column: 21, scope: !5098, inlinedAt: !7727)
!7727 = distinct !DILocation(line: 306, column: 9, scope: !7719)
!7728 = !DILocation(line: 54, column: 17, scope: !5098, inlinedAt: !7727)
!7729 = !DILocation(line: 307, column: 6, scope: !7719)
!7730 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h285ff4e1f4dd42b7E", scope: !7731, file: !7581, line: 312, type: !7732, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7734)
!7731 = !DINamespace(name: "{impl#13}", scope: !14)
!7732 = !DISubroutineType(types: !7733)
!7733 = !{!9, !636}
!7734 = !{!7735}
!7735 = !DILocalVariable(name: "index", arg: 1, scope: !7730, file: !7581, line: 312, type: !636)
!7736 = !DILocation(line: 312, column: 13, scope: !7730)
!7737 = !DILocalVariable(name: "small", arg: 1, scope: !7738, file: !3824, line: 53, type: !48)
!7738 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17h978c3738f9c6a976E", scope: !7739, file: !3824, line: 53, type: !7740, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7742)
!7739 = !DINamespace(name: "{impl#72}", scope: !3827)
!7740 = !DISubroutineType(types: !7741)
!7741 = !{!9, !48}
!7742 = !{!7737}
!7743 = !DILocation(line: 53, column: 21, scope: !7738, inlinedAt: !7744)
!7744 = distinct !DILocation(line: 313, column: 9, scope: !7730)
!7745 = !DILocation(line: 54, column: 17, scope: !7738, inlinedAt: !7744)
!7746 = !DILocation(line: 314, column: 6, scope: !7730)
!7747 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h2c2f759bd1011c44E", scope: !4731, file: !7581, line: 335, type: !7748, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7750)
!7748 = !DISubroutineType(types: !7749)
!7749 = !{!4731, !48}
!7750 = !{!7751}
!7751 = !DILocalVariable(name: "offset", arg: 1, scope: !7747, file: !7581, line: 335, type: !48)
!7752 = !DILocation(line: 335, column: 31, scope: !7747)
!7753 = !DILocation(line: 336, column: 14, scope: !7747)
!7754 = !DILocation(line: 336, column: 9, scope: !7747)
!7755 = !DILocation(line: 337, column: 6, scope: !7747)
!7756 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17haadf86b36a42ad8eE", scope: !7757, file: !7581, line: 356, type: !7758, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7760)
!7757 = !DINamespace(name: "{impl#17}", scope: !14)
!7758 = !DISubroutineType(types: !7759)
!7759 = !{!20, !4731}
!7760 = !{!7761}
!7761 = !DILocalVariable(name: "offset", arg: 1, scope: !7756, file: !7581, line: 356, type: !4731)
!7762 = !DILocation(line: 356, column: 13, scope: !7756)
!7763 = !DILocation(line: 53, column: 21, scope: !5098, inlinedAt: !7764)
!7764 = distinct !DILocation(line: 357, column: 9, scope: !7756)
!7765 = !DILocation(line: 54, column: 17, scope: !5098, inlinedAt: !7764)
!7766 = !DILocation(line: 358, column: 6, scope: !7756)
!7767 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h81641baa49799df1E", scope: !814, file: !7581, line: 383, type: !7768, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7783)
!7768 = !DISubroutineType(types: !7769)
!7769 = !{!7770, !814}
!7770 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !124, file: !2, size: 8, align: 8, elements: !7771, templateParams: !21, identifier: "11bd2b09e20f6f22afad52e013e1130b")
!7771 = !{!7772}
!7772 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7770, file: !2, size: 8, align: 8, elements: !7773, templateParams: !21, identifier: "64c242cd34f8abd6b27ab837663b7e6e", discriminator: !7782)
!7773 = !{!7774, !7778}
!7774 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !7772, file: !2, baseType: !7775, size: 8, align: 8, extraData: i64 0)
!7775 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !7770, file: !2, size: 8, align: 8, elements: !21, templateParams: !7776, identifier: "9412c116e6d4a3eb4614a3cd1f76c68")
!7776 = !{!7777}
!7777 = !DITemplateTypeParameter(name: "T", type: !814)
!7778 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !7772, file: !2, baseType: !7779, size: 8, align: 8)
!7779 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !7770, file: !2, size: 8, align: 8, elements: !7780, templateParams: !7776, identifier: "d7cf757aceb688a3d626df54bc25fac")
!7780 = !{!7781}
!7781 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7779, file: !2, baseType: !814, size: 8, align: 8)
!7782 = !DIDerivedType(tag: DW_TAG_member, scope: !7770, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!7783 = !{!7784}
!7784 = !DILocalVariable(name: "self", arg: 1, scope: !7767, file: !7581, line: 383, type: !814)
!7785 = !DILocation(line: 383, column: 35, scope: !7767)
!7786 = !DILocation(line: 384, column: 15, scope: !7767)
!7787 = !{i8 1, i8 5}
!7788 = !DILocation(line: 384, column: 9, scope: !7767)
!7789 = !DILocation(line: 388, column: 36, scope: !7767)
!7790 = !DILocation(line: 387, column: 36, scope: !7767)
!7791 = !DILocation(line: 387, column: 60, scope: !7767)
!7792 = !DILocation(line: 386, column: 38, scope: !7767)
!7793 = !DILocation(line: 386, column: 62, scope: !7767)
!7794 = !DILocation(line: 385, column: 37, scope: !7767)
!7795 = !DILocation(line: 385, column: 63, scope: !7767)
!7796 = !DILocation(line: 390, column: 6, scope: !7767)
!7797 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hb9deb69182780163E", scope: !814, file: !7581, line: 393, type: !7798, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7800)
!7798 = !DISubroutineType(types: !7799)
!7799 = !{!20, !814}
!7800 = !{!7801}
!7801 = !DILocalVariable(name: "self", arg: 1, scope: !7797, file: !7581, line: 393, type: !814)
!7802 = !DILocation(line: 393, column: 48, scope: !7797)
!7803 = !DILocation(line: 394, column: 18, scope: !7797)
!7804 = !DILocation(line: 394, column: 17, scope: !7797)
!7805 = !DILocation(line: 394, column: 9, scope: !7797)
!7806 = !DILocation(line: 395, column: 6, scope: !7797)
!7807 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h3fb300b558124ca5E", scope: !814, file: !7581, line: 398, type: !7798, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7808)
!7808 = !{!7809}
!7809 = !DILocalVariable(name: "self", arg: 1, scope: !7807, file: !7581, line: 398, type: !814)
!7810 = !DILocation(line: 398, column: 48, scope: !7807)
!7811 = !DILocation(line: 399, column: 20, scope: !7807)
!7812 = !DILocation(line: 399, column: 19, scope: !7807)
!7813 = !DILocation(line: 399, column: 18, scope: !7807)
!7814 = !DILocation(line: 399, column: 17, scope: !7807)
!7815 = !DILocation(line: 399, column: 9, scope: !7807)
!7816 = !DILocation(line: 400, column: 6, scope: !7807)
!7817 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617h053b081603bfa0e9E", scope: !259, file: !4874, line: 55, type: !7818, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7820)
!7818 = !DISubroutineType(types: !7819)
!7819 = !{!259, !48}
!7820 = !{!7821, !7822}
!7821 = !DILocalVariable(name: "value", arg: 1, scope: !7817, file: !4874, line: 55, type: !48)
!7822 = !DILocalVariable(name: "i", scope: !7823, file: !4874, line: 61, type: !48, align: 2)
!7823 = distinct !DILexicalBlock(scope: !7817, file: !4874, line: 61, column: 13)
!7824 = !DILocation(line: 55, column: 21, scope: !7817)
!7825 = !DILocation(line: 61, column: 13, scope: !7823)
!7826 = !DILocation(line: 56, column: 9, scope: !7817)
!7827 = !DILocation(line: 61, column: 13, scope: !7817)
!7828 = !DILocation(line: 61, column: 18, scope: !7823)
!7829 = !DILocation(line: 57, column: 18, scope: !7817)
!7830 = !DILocation(line: 58, column: 18, scope: !7817)
!7831 = !DILocation(line: 59, column: 18, scope: !7817)
!7832 = !DILocation(line: 60, column: 18, scope: !7817)
!7833 = !DILocation(line: 63, column: 6, scope: !7817)
!7834 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17hf09c8735f30f1209E", scope: !7835, file: !4614, line: 40, type: !7836, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7838)
!7835 = !DINamespace(name: "{impl#47}", scope: !32)
!7836 = !DISubroutineType(types: !7837)
!7837 = !{!310, !647, !647}
!7838 = !{!7839, !7840}
!7839 = !DILocalVariable(name: "self", arg: 1, scope: !7834, file: !4614, line: 40, type: !647)
!7840 = !DILocalVariable(name: "other", arg: 2, scope: !7834, file: !4614, line: 40, type: !647)
!7841 = !DILocation(line: 40, column: 23, scope: !7834)
!7842 = !DILocation(line: 42, column: 21, scope: !7834)
!7843 = !DILocation(line: 40, column: 32, scope: !7834)
!7844 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h4d79a360d877cae3E", scope: !7846, file: !7845, line: 82, type: !7848, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7854)
!7845 = !DIFile(filename: "src/instructions/port.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "d2d89e3a4061823cc5bef50c152ccf5c")
!7846 = !DINamespace(name: "{impl#20}", scope: !7847)
!7847 = !DINamespace(name: "port", scope: !389)
!7848 = !DISubroutineType(types: !7849)
!7849 = !{!192, !7850, !210}
!7850 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadOnlyAccess", baseType: !7851, size: 64, align: 64, dwarfAddressSpace: 0)
!7851 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadOnlyAccess", scope: !7847, file: !2, align: 8, elements: !7852, templateParams: !21, identifier: "ca28d1df1e3260019943234f5ef9b57")
!7852 = !{!7853}
!7853 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7851, file: !2, baseType: !7, align: 8)
!7854 = !{!7855, !7856}
!7855 = !DILocalVariable(name: "self", arg: 1, scope: !7844, file: !7845, line: 82, type: !7850)
!7856 = !DILocalVariable(name: "f", arg: 2, scope: !7844, file: !7845, line: 82, type: !210)
!7857 = !DILocation(line: 82, column: 10, scope: !7844)
!7858 = !DILocation(line: 83, column: 27, scope: !7844)
!7859 = !DILocation(line: 82, column: 15, scope: !7844)
!7860 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17hc485f2debcad79cbE", scope: !7861, file: !7845, line: 91, type: !7862, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7868)
!7861 = !DINamespace(name: "{impl#21}", scope: !7847)
!7862 = !DISubroutineType(types: !7863)
!7863 = !{!192, !7864, !210}
!7864 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::WriteOnlyAccess", baseType: !7865, size: 64, align: 64, dwarfAddressSpace: 0)
!7865 = !DICompositeType(tag: DW_TAG_structure_type, name: "WriteOnlyAccess", scope: !7847, file: !2, align: 8, elements: !7866, templateParams: !21, identifier: "b9f6145b3470dd1ff4311424ce761374")
!7866 = !{!7867}
!7867 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7865, file: !2, baseType: !7, align: 8)
!7868 = !{!7869, !7870}
!7869 = !DILocalVariable(name: "self", arg: 1, scope: !7860, file: !7845, line: 91, type: !7864)
!7870 = !DILocalVariable(name: "f", arg: 2, scope: !7860, file: !7845, line: 91, type: !210)
!7871 = !DILocation(line: 91, column: 10, scope: !7860)
!7872 = !DILocation(line: 92, column: 28, scope: !7860)
!7873 = !DILocation(line: 91, column: 15, scope: !7860)
!7874 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h4057c6baaa5295b3E", scope: !7875, file: !7845, line: 100, type: !7876, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7882)
!7875 = !DINamespace(name: "{impl#22}", scope: !7847)
!7876 = !DISubroutineType(types: !7877)
!7877 = !{!192, !7878, !210}
!7878 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadWriteAccess", baseType: !7879, size: 64, align: 64, dwarfAddressSpace: 0)
!7879 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadWriteAccess", scope: !7847, file: !2, align: 8, elements: !7880, templateParams: !21, identifier: "a11bb1c53865c7ec5fd0108bdee572a")
!7880 = !{!7881}
!7881 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7879, file: !2, baseType: !7, align: 8)
!7882 = !{!7883, !7884}
!7883 = !DILocalVariable(name: "self", arg: 1, scope: !7874, file: !7845, line: 100, type: !7878)
!7884 = !DILocalVariable(name: "f", arg: 2, scope: !7874, file: !7845, line: 100, type: !210)
!7885 = !DILocation(line: 100, column: 10, scope: !7874)
!7886 = !DILocation(line: 101, column: 28, scope: !7874)
!7887 = !DILocation(line: 100, column: 15, scope: !7874)
!7888 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f9fc59dd3a21da2E", scope: !7890, file: !7889, line: 3, type: !7892, scopeLine: 3, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7898)
!7889 = !DIFile(filename: "src/instructions/random.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "b1a9cdbe915f73f122782ebda9eeb864")
!7890 = !DINamespace(name: "{impl#3}", scope: !7891)
!7891 = !DINamespace(name: "random", scope: !389)
!7892 = !DISubroutineType(types: !7893)
!7893 = !{!192, !7894, !210}
!7894 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::random::RdRand", baseType: !7895, size: 64, align: 64, dwarfAddressSpace: 0)
!7895 = !DICompositeType(tag: DW_TAG_structure_type, name: "RdRand", scope: !7891, file: !2, align: 8, elements: !7896, templateParams: !21, identifier: "76ce5f0a4660cf16e4f3fe1771be6b76")
!7896 = !{!7897}
!7897 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7895, file: !2, baseType: !7, align: 8)
!7898 = !{!7899, !7900}
!7899 = !DILocalVariable(name: "self", arg: 1, scope: !7888, file: !7889, line: 3, type: !7894)
!7900 = !DILocalVariable(name: "f", arg: 2, scope: !7888, file: !7889, line: 3, type: !210)
!7901 = !DILocation(line: 3, column: 23, scope: !7888)
!7902 = !DILocation(line: 5, column: 19, scope: !7888)
!7903 = !DILocation(line: 3, column: 28, scope: !7888)
!7904 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h1f1d8f61ba2b4bf5E", scope: !5086, file: !5085, line: 13, type: !7905, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7907)
!7905 = !DISubroutineType(types: !7906)
!7906 = !{!5090}
!7907 = !{!7908}
!7908 = !DILocalVariable(name: "segment", scope: !7909, file: !5085, line: 14, type: !48, align: 2)
!7909 = distinct !DILexicalBlock(scope: !7904, file: !5085, line: 14, column: 13)
!7910 = !DILocation(line: 14, column: 17, scope: !7909)
!7911 = !DILocation(line: 16, column: 17, scope: !7909)
!7912 = !{i32 40502}
!7913 = !DILocation(line: 18, column: 29, scope: !7909)
!7914 = !DILocation(line: 18, column: 13, scope: !7909)
!7915 = !DILocation(line: 19, column: 10, scope: !7904)
!7916 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h6f7ec5000327bc1eE", scope: !7917, file: !5085, line: 28, type: !5088, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7918)
!7917 = !DINamespace(name: "{impl#2}", scope: !5087)
!7918 = !{!7919}
!7919 = !DILocalVariable(name: "sel", arg: 1, scope: !7916, file: !5085, line: 28, type: !5090)
!7920 = !DILocation(line: 28, column: 31, scope: !7916)
!7921 = !DILocation(line: 30, column: 21, scope: !7916)
!7922 = !{i32 40900}
!7923 = !DILocation(line: 32, column: 14, scope: !7916)
!7924 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h8c521a87f7d49e8dE", scope: !7917, file: !5085, line: 13, type: !7905, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7925)
!7925 = !{!7926}
!7926 = !DILocalVariable(name: "segment", scope: !7927, file: !5085, line: 14, type: !48, align: 2)
!7927 = distinct !DILexicalBlock(scope: !7924, file: !5085, line: 14, column: 13)
!7928 = !DILocation(line: 14, column: 17, scope: !7927)
!7929 = !DILocation(line: 16, column: 17, scope: !7927)
!7930 = !DILocation(line: 18, column: 29, scope: !7927)
!7931 = !DILocation(line: 18, column: 13, scope: !7927)
!7932 = !DILocation(line: 19, column: 10, scope: !7924)
!7933 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h0b13607a6cb78f3eE", scope: !7934, file: !5085, line: 28, type: !5088, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7935)
!7934 = !DINamespace(name: "{impl#3}", scope: !5087)
!7935 = !{!7936}
!7936 = !DILocalVariable(name: "sel", arg: 1, scope: !7933, file: !5085, line: 28, type: !5090)
!7937 = !DILocation(line: 28, column: 31, scope: !7933)
!7938 = !DILocation(line: 30, column: 21, scope: !7933)
!7939 = !DILocation(line: 32, column: 14, scope: !7933)
!7940 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17hb1792287f386638eE", scope: !7934, file: !5085, line: 13, type: !7905, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7941)
!7941 = !{!7942}
!7942 = !DILocalVariable(name: "segment", scope: !7943, file: !5085, line: 14, type: !48, align: 2)
!7943 = distinct !DILexicalBlock(scope: !7940, file: !5085, line: 14, column: 13)
!7944 = !DILocation(line: 14, column: 17, scope: !7943)
!7945 = !DILocation(line: 16, column: 17, scope: !7943)
!7946 = !DILocation(line: 18, column: 29, scope: !7943)
!7947 = !DILocation(line: 18, column: 13, scope: !7943)
!7948 = !DILocation(line: 19, column: 10, scope: !7940)
!7949 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17hee16c022a25a23a1E", scope: !7950, file: !5085, line: 28, type: !5088, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7951)
!7950 = !DINamespace(name: "{impl#4}", scope: !5087)
!7951 = !{!7952}
!7952 = !DILocalVariable(name: "sel", arg: 1, scope: !7949, file: !5085, line: 28, type: !5090)
!7953 = !DILocation(line: 28, column: 31, scope: !7949)
!7954 = !DILocation(line: 30, column: 21, scope: !7949)
!7955 = !DILocation(line: 32, column: 14, scope: !7949)
!7956 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17hfeb045973127564bE", scope: !7950, file: !5085, line: 13, type: !7905, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7957)
!7957 = !{!7958}
!7958 = !DILocalVariable(name: "segment", scope: !7959, file: !5085, line: 14, type: !48, align: 2)
!7959 = distinct !DILexicalBlock(scope: !7956, file: !5085, line: 14, column: 13)
!7960 = !DILocation(line: 14, column: 17, scope: !7959)
!7961 = !DILocation(line: 16, column: 17, scope: !7959)
!7962 = !DILocation(line: 18, column: 29, scope: !7959)
!7963 = !DILocation(line: 18, column: 13, scope: !7959)
!7964 = !DILocation(line: 19, column: 10, scope: !7956)
!7965 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17he674ede520f0669eE", scope: !7966, file: !5085, line: 28, type: !5088, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7967)
!7966 = !DINamespace(name: "{impl#5}", scope: !5087)
!7967 = !{!7968}
!7968 = !DILocalVariable(name: "sel", arg: 1, scope: !7965, file: !5085, line: 28, type: !5090)
!7969 = !DILocation(line: 28, column: 31, scope: !7965)
!7970 = !DILocation(line: 30, column: 21, scope: !7965)
!7971 = !DILocation(line: 32, column: 14, scope: !7965)
!7972 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h68cccddf8a5389beE", scope: !7966, file: !5085, line: 13, type: !7905, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7973)
!7973 = !{!7974}
!7974 = !DILocalVariable(name: "segment", scope: !7975, file: !5085, line: 14, type: !48, align: 2)
!7975 = distinct !DILexicalBlock(scope: !7972, file: !5085, line: 14, column: 13)
!7976 = !DILocation(line: 14, column: 17, scope: !7975)
!7977 = !DILocation(line: 16, column: 17, scope: !7975)
!7978 = !DILocation(line: 18, column: 29, scope: !7975)
!7979 = !DILocation(line: 18, column: 13, scope: !7975)
!7980 = !DILocation(line: 19, column: 10, scope: !7972)
!7981 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17hf8be0483413a5d5eE", scope: !7982, file: !5085, line: 41, type: !7983, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7985)
!7982 = !DINamespace(name: "{impl#6}", scope: !5087)
!7983 = !DISubroutineType(types: !7984)
!7984 = !{!31}
!7985 = !{!7986}
!7986 = !DILocalVariable(name: "val", scope: !7987, file: !5085, line: 43, type: !20, align: 8)
!7987 = distinct !DILexicalBlock(scope: !7981, file: !5085, line: 43, column: 21)
!7988 = !DILocation(line: 43, column: 25, scope: !7987)
!7989 = !DILocation(line: 44, column: 21, scope: !7987)
!7990 = !{i32 41317}
!7991 = !DILocation(line: 45, column: 42, scope: !7987)
!7992 = !DILocation(line: 45, column: 21, scope: !7987)
!7993 = !DILocation(line: 47, column: 14, scope: !7981)
!7994 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17hab04c42b668c259eE", scope: !7982, file: !5085, line: 49, type: !7995, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !7997)
!7995 = !DISubroutineType(types: !7996)
!7996 = !{null, !31}
!7997 = !{!7998}
!7998 = !DILocalVariable(name: "base", arg: 1, scope: !7994, file: !5085, line: 49, type: !31)
!7999 = !DILocation(line: 49, column: 34, scope: !7994)
!8000 = !DILocation(line: 51, column: 67, scope: !7994)
!8001 = !DILocation(line: 51, column: 21, scope: !7994)
!8002 = !{i32 41586}
!8003 = !DILocation(line: 53, column: 14, scope: !7994)
!8004 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h0df7c4f467664389E", scope: !8005, file: !5085, line: 28, type: !5088, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8006)
!8005 = !DINamespace(name: "{impl#7}", scope: !5087)
!8006 = !{!8007}
!8007 = !DILocalVariable(name: "sel", arg: 1, scope: !8004, file: !5085, line: 28, type: !5090)
!8008 = !DILocation(line: 28, column: 31, scope: !8004)
!8009 = !DILocation(line: 30, column: 21, scope: !8004)
!8010 = !DILocation(line: 32, column: 14, scope: !8004)
!8011 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h6e08ba3465c21db3E", scope: !8005, file: !5085, line: 13, type: !7905, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8012)
!8012 = !{!8013}
!8013 = !DILocalVariable(name: "segment", scope: !8014, file: !5085, line: 14, type: !48, align: 2)
!8014 = distinct !DILexicalBlock(scope: !8011, file: !5085, line: 14, column: 13)
!8015 = !DILocation(line: 14, column: 17, scope: !8014)
!8016 = !DILocation(line: 16, column: 17, scope: !8014)
!8017 = !DILocation(line: 18, column: 29, scope: !8014)
!8018 = !DILocation(line: 18, column: 13, scope: !8014)
!8019 = !DILocation(line: 19, column: 10, scope: !8011)
!8020 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h2f51a5e42dea0290E", scope: !8021, file: !5085, line: 41, type: !7983, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8022)
!8021 = !DINamespace(name: "{impl#8}", scope: !5087)
!8022 = !{!8023}
!8023 = !DILocalVariable(name: "val", scope: !8024, file: !5085, line: 43, type: !20, align: 8)
!8024 = distinct !DILexicalBlock(scope: !8020, file: !5085, line: 43, column: 21)
!8025 = !DILocation(line: 43, column: 25, scope: !8024)
!8026 = !DILocation(line: 44, column: 21, scope: !8024)
!8027 = !DILocation(line: 45, column: 42, scope: !8024)
!8028 = !DILocation(line: 45, column: 21, scope: !8024)
!8029 = !DILocation(line: 47, column: 14, scope: !8020)
!8030 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h6dded0d2ae0d50fbE", scope: !8021, file: !5085, line: 49, type: !7995, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8031)
!8031 = !{!8032}
!8032 = !DILocalVariable(name: "base", arg: 1, scope: !8030, file: !5085, line: 49, type: !31)
!8033 = !DILocation(line: 49, column: 34, scope: !8030)
!8034 = !DILocation(line: 51, column: 67, scope: !8030)
!8035 = !DILocation(line: 51, column: 21, scope: !8030)
!8036 = !DILocation(line: 53, column: 14, scope: !8030)
!8037 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h42e73be466123049E", scope: !8038, file: !5117, line: 23, type: !8039, scopeLine: 23, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8060)
!8038 = !DINamespace(name: "{impl#1}", scope: !388)
!8039 = !DISubroutineType(types: !8040)
!8040 = !{!192, !8041, !210}
!8041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvPicdCommand", baseType: !8042, size: 64, align: 64, dwarfAddressSpace: 0)
!8042 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvPicdCommand", scope: !388, file: !2, size: 128, align: 64, elements: !8043, templateParams: !21, identifier: "c4decee7b4935e22f1d8ac1db1289")
!8043 = !{!8044}
!8044 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8042, file: !2, size: 128, align: 64, elements: !8045, templateParams: !21, identifier: "e5231090c1cdce3261aeca4c1cd053c5", discriminator: !8059)
!8045 = !{!8046, !8051, !8055, !8057}
!8046 = !DIDerivedType(tag: DW_TAG_member, name: "Address", scope: !8044, file: !2, baseType: !8047, size: 128, align: 64, extraData: i64 0)
!8047 = !DICompositeType(tag: DW_TAG_structure_type, name: "Address", scope: !8042, file: !2, size: 128, align: 64, elements: !8048, templateParams: !21, identifier: "57b7b0465f8cd974fa7c15a82f515dd9")
!8048 = !{!8049, !8050}
!8049 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8047, file: !2, baseType: !31, size: 64, align: 64, offset: 64)
!8050 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !8047, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!8051 = !DIDerivedType(tag: DW_TAG_member, name: "Single", scope: !8044, file: !2, baseType: !8052, size: 128, align: 64, extraData: i64 1)
!8052 = !DICompositeType(tag: DW_TAG_structure_type, name: "Single", scope: !8042, file: !2, size: 128, align: 64, elements: !8053, templateParams: !21, identifier: "14180b97b467c8e516ba13e27024b47")
!8053 = !{!8054}
!8054 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8052, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!8055 = !DIDerivedType(tag: DW_TAG_member, name: "All", scope: !8044, file: !2, baseType: !8056, size: 128, align: 64, extraData: i64 2)
!8056 = !DICompositeType(tag: DW_TAG_structure_type, name: "All", scope: !8042, file: !2, size: 128, align: 64, elements: !21, identifier: "ac051fe97f8adfb355cf90ca5702bc36")
!8057 = !DIDerivedType(tag: DW_TAG_member, name: "AllExceptGlobal", scope: !8044, file: !2, baseType: !8058, size: 128, align: 64, extraData: i64 3)
!8058 = !DICompositeType(tag: DW_TAG_structure_type, name: "AllExceptGlobal", scope: !8042, file: !2, size: 128, align: 64, elements: !21, identifier: "715698cdab3225f3c4002aec5c53d291")
!8059 = !DIDerivedType(tag: DW_TAG_member, scope: !8042, file: !2, baseType: !48, size: 16, align: 16, flags: DIFlagArtificial)
!8060 = !{!8061, !8062, !8063, !8065, !8066}
!8061 = !DILocalVariable(name: "self", arg: 1, scope: !8037, file: !5117, line: 23, type: !8041)
!8062 = !DILocalVariable(name: "f", arg: 2, scope: !8037, file: !5117, line: 23, type: !210)
!8063 = !DILocalVariable(name: "__self_0", scope: !8064, file: !5117, line: 26, type: !30, align: 8)
!8064 = distinct !DILexicalBlock(scope: !8037, file: !5117, line: 23, column: 10)
!8065 = !DILocalVariable(name: "__self_1", scope: !8064, file: !5117, line: 26, type: !386, align: 8)
!8066 = !DILocalVariable(name: "__self_0", scope: !8067, file: !5117, line: 29, type: !386, align: 8)
!8067 = distinct !DILexicalBlock(scope: !8037, file: !5117, line: 23, column: 10)
!8068 = !DILocation(line: 23, column: 10, scope: !8037)
!8069 = !DILocation(line: 26, column: 23, scope: !8064)
!8070 = !DILocation(line: 29, column: 12, scope: !8067)
!8071 = !{i16 0, i16 4}
!8072 = !DILocation(line: 26, column: 13, scope: !8037)
!8073 = !DILocation(line: 26, column: 13, scope: !8064)
!8074 = !DILocation(line: 26, column: 23, scope: !8037)
!8075 = !DILocation(line: 23, column: 10, scope: !8064)
!8076 = !DILocation(line: 29, column: 12, scope: !8037)
!8077 = !DILocation(line: 23, column: 10, scope: !8067)
!8078 = !DILocation(line: 23, column: 15, scope: !8037)
!8079 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hd1f769547e73ddcaE", scope: !8080, file: !5117, line: 41, type: !8081, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8088)
!8080 = !DINamespace(name: "{impl#2}", scope: !388)
!8081 = !DISubroutineType(types: !8082)
!8082 = !{!192, !8083, !210}
!8083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvpcidDescriptor", baseType: !8084, size: 64, align: 64, dwarfAddressSpace: 0)
!8084 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvpcidDescriptor", scope: !388, file: !2, size: 128, align: 64, elements: !8085, templateParams: !21, identifier: "ce4eb60b8fffdb95a38a7fa8d0b56ee9")
!8085 = !{!8086, !8087}
!8086 = !DIDerivedType(tag: DW_TAG_member, name: "address", scope: !8084, file: !2, baseType: !20, size: 64, align: 64)
!8087 = !DIDerivedType(tag: DW_TAG_member, name: "pcid", scope: !8084, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!8088 = !{!8089, !8090}
!8089 = !DILocalVariable(name: "self", arg: 1, scope: !8079, file: !5117, line: 41, type: !8083)
!8090 = !DILocalVariable(name: "f", arg: 2, scope: !8079, file: !5117, line: 41, type: !210)
!8091 = !DILocation(line: 41, column: 10, scope: !8079)
!8092 = !DILocation(line: 44, column: 5, scope: !8079)
!8093 = !DILocation(line: 41, column: 15, scope: !8079)
!8094 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c0619f6108631a6E", scope: !8095, file: !5117, line: 49, type: !8096, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8098)
!8095 = !DINamespace(name: "{impl#3}", scope: !388)
!8096 = !DISubroutineType(types: !8097)
!8097 = !{!192, !386, !210}
!8098 = !{!8099, !8100}
!8099 = !DILocalVariable(name: "self", arg: 1, scope: !8094, file: !5117, line: 49, type: !386)
!8100 = !DILocalVariable(name: "f", arg: 2, scope: !8094, file: !5117, line: 49, type: !210)
!8101 = !DILocation(line: 49, column: 10, scope: !8094)
!8102 = !DILocation(line: 50, column: 17, scope: !8094)
!8103 = !DILocation(line: 49, column: 15, scope: !8094)
!8104 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hf1de0507bc94af92E", scope: !8106, file: !8105, line: 7, type: !8108, scopeLine: 7, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8112)
!8105 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!8106 = !DINamespace(name: "{impl#0}", scope: !8107)
!8107 = !DINamespace(name: "control", scope: !783)
!8108 = !DISubroutineType(types: !8109)
!8109 = !{!192, !8110, !210}
!8110 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0", baseType: !8111, size: 64, align: 64, dwarfAddressSpace: 0)
!8111 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0", scope: !8107, file: !2, align: 8, elements: !21, identifier: "2b4bd0e8139a6ee737a974c5a888d9d8")
!8112 = !{!8113, !8114}
!8113 = !DILocalVariable(name: "self", arg: 1, scope: !8104, file: !8105, line: 7, type: !8110)
!8114 = !DILocalVariable(name: "f", arg: 2, scope: !8104, file: !8105, line: 7, type: !210)
!8115 = !DILocation(line: 7, column: 10, scope: !8104)
!8116 = !DILocation(line: 7, column: 15, scope: !8104)
!8117 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h86f32aad0038b3c6E", scope: !8119, file: !8118, line: 434, type: !8120, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8126)
!8118 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!8119 = !DINamespace(name: "{impl#10}", scope: !8107)
!8120 = !DISubroutineType(types: !8121)
!8121 = !{!192, !8122, !210}
!8122 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !8123, size: 64, align: 64, dwarfAddressSpace: 0)
!8123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !8107, file: !2, size: 64, align: 64, elements: !8124, templateParams: !21, identifier: "748ccd9e3e2dc66882fda296f403c34d")
!8124 = !{!8125}
!8125 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8123, file: !2, baseType: !20, size: 64, align: 64)
!8126 = !{!8127, !8128, !8129, !8131, !8146, !8148, !8150, !8152, !8154, !8156, !8158, !8160, !8162, !8164, !8166, !8168, !8170, !8172, !8174, !8176, !8178, !8180, !8182, !8184, !8186, !8188, !8190, !8192, !8194, !8196, !8198, !8200, !8202, !8204, !8206, !8208, !8210, !8212, !8214, !8216, !8218, !8220, !8222, !8224, !8226, !8228, !8230, !8232, !8234, !8236, !8238, !8240, !8242, !8244, !8246, !8248}
!8127 = !DILocalVariable(name: "self", arg: 1, scope: !8117, file: !8118, line: 434, type: !8122)
!8128 = !DILocalVariable(name: "f", arg: 2, scope: !8117, file: !8118, line: 434, type: !210)
!8129 = !DILocalVariable(name: "first", scope: !8130, file: !8118, line: 471, type: !310, align: 1)
!8130 = distinct !DILexicalBlock(scope: !8117, file: !8118, line: 471, column: 17)
!8131 = !DILocalVariable(name: "residual", scope: !8132, file: !8118, line: 475, type: !8133, align: 1)
!8132 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8133 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !193, file: !2, align: 8, elements: !8134, templateParams: !21, identifier: "9045d249bb0e343e5d3d6ac02802c514")
!8134 = !{!8135}
!8135 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8133, file: !2, align: 8, elements: !8136, templateParams: !21, identifier: "abae6e79c123a7129a787d4a105f7652")
!8136 = !{!8137, !8142}
!8137 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !8135, file: !2, baseType: !8138, align: 8)
!8138 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !8133, file: !2, align: 8, elements: !8139, templateParams: !8141, identifier: "1cbf6a6da114e04739ad4be284443307")
!8139 = !{!8140}
!8140 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8138, file: !2, baseType: !907, align: 8)
!8141 = !{!912, !203}
!8142 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !8135, file: !2, baseType: !8143, align: 8)
!8143 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !8133, file: !2, align: 8, elements: !8144, templateParams: !8141, identifier: "4f6de728ef97f96ff76ec00182351b34")
!8144 = !{!8145}
!8145 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8143, file: !2, baseType: !204, align: 8)
!8146 = !DILocalVariable(name: "val", scope: !8147, file: !8118, line: 475, type: !7, align: 1)
!8147 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8148 = !DILocalVariable(name: "residual", scope: !8149, file: !8118, line: 478, type: !8133, align: 1)
!8149 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8150 = !DILocalVariable(name: "val", scope: !8151, file: !8118, line: 478, type: !7, align: 1)
!8151 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8152 = !DILocalVariable(name: "residual", scope: !8153, file: !8118, line: 475, type: !8133, align: 1)
!8153 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8154 = !DILocalVariable(name: "val", scope: !8155, file: !8118, line: 475, type: !7, align: 1)
!8155 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8156 = !DILocalVariable(name: "residual", scope: !8157, file: !8118, line: 478, type: !8133, align: 1)
!8157 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8158 = !DILocalVariable(name: "val", scope: !8159, file: !8118, line: 478, type: !7, align: 1)
!8159 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8160 = !DILocalVariable(name: "residual", scope: !8161, file: !8118, line: 475, type: !8133, align: 1)
!8161 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8162 = !DILocalVariable(name: "val", scope: !8163, file: !8118, line: 475, type: !7, align: 1)
!8163 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8164 = !DILocalVariable(name: "residual", scope: !8165, file: !8118, line: 478, type: !8133, align: 1)
!8165 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8166 = !DILocalVariable(name: "val", scope: !8167, file: !8118, line: 478, type: !7, align: 1)
!8167 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8168 = !DILocalVariable(name: "residual", scope: !8169, file: !8118, line: 475, type: !8133, align: 1)
!8169 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8170 = !DILocalVariable(name: "val", scope: !8171, file: !8118, line: 475, type: !7, align: 1)
!8171 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8172 = !DILocalVariable(name: "residual", scope: !8173, file: !8118, line: 478, type: !8133, align: 1)
!8173 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8174 = !DILocalVariable(name: "val", scope: !8175, file: !8118, line: 478, type: !7, align: 1)
!8175 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8176 = !DILocalVariable(name: "residual", scope: !8177, file: !8118, line: 475, type: !8133, align: 1)
!8177 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8178 = !DILocalVariable(name: "val", scope: !8179, file: !8118, line: 475, type: !7, align: 1)
!8179 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8180 = !DILocalVariable(name: "residual", scope: !8181, file: !8118, line: 478, type: !8133, align: 1)
!8181 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8182 = !DILocalVariable(name: "val", scope: !8183, file: !8118, line: 478, type: !7, align: 1)
!8183 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8184 = !DILocalVariable(name: "residual", scope: !8185, file: !8118, line: 475, type: !8133, align: 1)
!8185 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8186 = !DILocalVariable(name: "val", scope: !8187, file: !8118, line: 475, type: !7, align: 1)
!8187 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8188 = !DILocalVariable(name: "residual", scope: !8189, file: !8118, line: 478, type: !8133, align: 1)
!8189 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8190 = !DILocalVariable(name: "val", scope: !8191, file: !8118, line: 478, type: !7, align: 1)
!8191 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8192 = !DILocalVariable(name: "residual", scope: !8193, file: !8118, line: 475, type: !8133, align: 1)
!8193 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8194 = !DILocalVariable(name: "val", scope: !8195, file: !8118, line: 475, type: !7, align: 1)
!8195 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8196 = !DILocalVariable(name: "residual", scope: !8197, file: !8118, line: 478, type: !8133, align: 1)
!8197 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8198 = !DILocalVariable(name: "val", scope: !8199, file: !8118, line: 478, type: !7, align: 1)
!8199 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8200 = !DILocalVariable(name: "residual", scope: !8201, file: !8118, line: 475, type: !8133, align: 1)
!8201 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8202 = !DILocalVariable(name: "val", scope: !8203, file: !8118, line: 475, type: !7, align: 1)
!8203 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8204 = !DILocalVariable(name: "residual", scope: !8205, file: !8118, line: 478, type: !8133, align: 1)
!8205 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8206 = !DILocalVariable(name: "val", scope: !8207, file: !8118, line: 478, type: !7, align: 1)
!8207 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8208 = !DILocalVariable(name: "residual", scope: !8209, file: !8118, line: 475, type: !8133, align: 1)
!8209 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8210 = !DILocalVariable(name: "val", scope: !8211, file: !8118, line: 475, type: !7, align: 1)
!8211 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8212 = !DILocalVariable(name: "residual", scope: !8213, file: !8118, line: 478, type: !8133, align: 1)
!8213 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8214 = !DILocalVariable(name: "val", scope: !8215, file: !8118, line: 478, type: !7, align: 1)
!8215 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8216 = !DILocalVariable(name: "residual", scope: !8217, file: !8118, line: 475, type: !8133, align: 1)
!8217 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8218 = !DILocalVariable(name: "val", scope: !8219, file: !8118, line: 475, type: !7, align: 1)
!8219 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8220 = !DILocalVariable(name: "residual", scope: !8221, file: !8118, line: 478, type: !8133, align: 1)
!8221 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8222 = !DILocalVariable(name: "val", scope: !8223, file: !8118, line: 478, type: !7, align: 1)
!8223 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8224 = !DILocalVariable(name: "residual", scope: !8225, file: !8118, line: 475, type: !8133, align: 1)
!8225 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 47)
!8226 = !DILocalVariable(name: "val", scope: !8227, file: !8118, line: 475, type: !7, align: 1)
!8227 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 475, column: 29)
!8228 = !DILocalVariable(name: "residual", scope: !8229, file: !8118, line: 478, type: !8133, align: 1)
!8229 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 70)
!8230 = !DILocalVariable(name: "val", scope: !8231, file: !8118, line: 478, type: !7, align: 1)
!8231 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 478, column: 25)
!8232 = !DILocalVariable(name: "extra_bits", scope: !8233, file: !8118, line: 481, type: !20, align: 8)
!8233 = distinct !DILexicalBlock(scope: !8130, file: !8118, line: 481, column: 17)
!8234 = !DILocalVariable(name: "residual", scope: !8235, file: !8118, line: 484, type: !8133, align: 1)
!8235 = distinct !DILexicalBlock(scope: !8233, file: !8118, line: 484, column: 43)
!8236 = !DILocalVariable(name: "val", scope: !8237, file: !8118, line: 484, type: !7, align: 1)
!8237 = distinct !DILexicalBlock(scope: !8233, file: !8118, line: 484, column: 25)
!8238 = !DILocalVariable(name: "residual", scope: !8239, file: !8118, line: 487, type: !8133, align: 1)
!8239 = distinct !DILexicalBlock(scope: !8233, file: !8118, line: 487, column: 38)
!8240 = !DILocalVariable(name: "val", scope: !8241, file: !8118, line: 487, type: !7, align: 1)
!8241 = distinct !DILexicalBlock(scope: !8233, file: !8118, line: 487, column: 21)
!8242 = !DILocalVariable(name: "residual", scope: !8243, file: !8118, line: 488, type: !8133, align: 1)
!8243 = distinct !DILexicalBlock(scope: !8233, file: !8118, line: 488, column: 70)
!8244 = !DILocalVariable(name: "val", scope: !8245, file: !8118, line: 488, type: !7, align: 1)
!8245 = distinct !DILexicalBlock(scope: !8233, file: !8118, line: 488, column: 21)
!8246 = !DILocalVariable(name: "residual", scope: !8247, file: !8118, line: 491, type: !8133, align: 1)
!8247 = distinct !DILexicalBlock(scope: !8233, file: !8118, line: 491, column: 43)
!8248 = !DILocalVariable(name: "val", scope: !8249, file: !8118, line: 491, type: !7, align: 1)
!8249 = distinct !DILexicalBlock(scope: !8233, file: !8118, line: 491, column: 21)
!8250 = !DILocation(line: 434, column: 20, scope: !8117)
!8251 = !DILocation(line: 434, column: 27, scope: !8117)
!8252 = !DILocation(line: 471, column: 21, scope: !8130)
!8253 = !DILocation(line: 475, column: 47, scope: !8132)
!8254 = !DILocation(line: 475, column: 29, scope: !8147)
!8255 = !DILocation(line: 478, column: 70, scope: !8149)
!8256 = !DILocation(line: 478, column: 25, scope: !8151)
!8257 = !DILocation(line: 475, column: 47, scope: !8153)
!8258 = !DILocation(line: 475, column: 29, scope: !8155)
!8259 = !DILocation(line: 478, column: 70, scope: !8157)
!8260 = !DILocation(line: 478, column: 25, scope: !8159)
!8261 = !DILocation(line: 475, column: 47, scope: !8161)
!8262 = !DILocation(line: 475, column: 29, scope: !8163)
!8263 = !DILocation(line: 478, column: 70, scope: !8165)
!8264 = !DILocation(line: 478, column: 25, scope: !8167)
!8265 = !DILocation(line: 475, column: 47, scope: !8169)
!8266 = !DILocation(line: 475, column: 29, scope: !8171)
!8267 = !DILocation(line: 478, column: 70, scope: !8173)
!8268 = !DILocation(line: 478, column: 25, scope: !8175)
!8269 = !DILocation(line: 475, column: 47, scope: !8177)
!8270 = !DILocation(line: 475, column: 29, scope: !8179)
!8271 = !DILocation(line: 478, column: 70, scope: !8181)
!8272 = !DILocation(line: 478, column: 25, scope: !8183)
!8273 = !DILocation(line: 475, column: 47, scope: !8185)
!8274 = !DILocation(line: 475, column: 29, scope: !8187)
!8275 = !DILocation(line: 478, column: 70, scope: !8189)
!8276 = !DILocation(line: 478, column: 25, scope: !8191)
!8277 = !DILocation(line: 475, column: 47, scope: !8193)
!8278 = !DILocation(line: 475, column: 29, scope: !8195)
!8279 = !DILocation(line: 478, column: 70, scope: !8197)
!8280 = !DILocation(line: 478, column: 25, scope: !8199)
!8281 = !DILocation(line: 475, column: 47, scope: !8201)
!8282 = !DILocation(line: 475, column: 29, scope: !8203)
!8283 = !DILocation(line: 478, column: 70, scope: !8205)
!8284 = !DILocation(line: 478, column: 25, scope: !8207)
!8285 = !DILocation(line: 475, column: 47, scope: !8209)
!8286 = !DILocation(line: 475, column: 29, scope: !8211)
!8287 = !DILocation(line: 478, column: 70, scope: !8213)
!8288 = !DILocation(line: 478, column: 25, scope: !8215)
!8289 = !DILocation(line: 475, column: 47, scope: !8217)
!8290 = !DILocation(line: 475, column: 29, scope: !8219)
!8291 = !DILocation(line: 478, column: 70, scope: !8221)
!8292 = !DILocation(line: 478, column: 25, scope: !8223)
!8293 = !DILocation(line: 475, column: 47, scope: !8225)
!8294 = !DILocation(line: 475, column: 29, scope: !8227)
!8295 = !DILocation(line: 478, column: 70, scope: !8229)
!8296 = !DILocation(line: 478, column: 25, scope: !8231)
!8297 = !DILocation(line: 481, column: 21, scope: !8233)
!8298 = !DILocation(line: 484, column: 43, scope: !8235)
!8299 = !DILocation(line: 484, column: 25, scope: !8237)
!8300 = !DILocation(line: 487, column: 38, scope: !8239)
!8301 = !DILocation(line: 487, column: 21, scope: !8241)
!8302 = !DILocation(line: 488, column: 70, scope: !8243)
!8303 = !DILocation(line: 488, column: 21, scope: !8245)
!8304 = !DILocation(line: 491, column: 43, scope: !8247)
!8305 = !DILocation(line: 491, column: 21, scope: !8249)
!8306 = !DILocation(line: 471, column: 33, scope: !8117)
!8307 = !DILocation(line: 473, column: 46, scope: !8130)
!8308 = !DILocation(line: 474, column: 29, scope: !8130)
!8309 = !DILocation(line: 474, column: 28, scope: !8130)
!8310 = !DILocation(line: 477, column: 25, scope: !8130)
!8311 = !DILocation(line: 478, column: 25, scope: !8130)
!8312 = !DILocation(line: 475, column: 29, scope: !8130)
!8313 = !DILocation(line: 475, column: 29, scope: !8132)
!8314 = !DILocation(line: 494, column: 14, scope: !8117)
!8315 = !DILocation(line: 478, column: 25, scope: !8149)
!8316 = !DILocation(line: 475, column: 29, scope: !8153)
!8317 = !DILocation(line: 478, column: 25, scope: !8157)
!8318 = !DILocation(line: 475, column: 29, scope: !8161)
!8319 = !DILocation(line: 478, column: 25, scope: !8165)
!8320 = !DILocation(line: 475, column: 29, scope: !8169)
!8321 = !DILocation(line: 478, column: 25, scope: !8173)
!8322 = !DILocation(line: 475, column: 29, scope: !8177)
!8323 = !DILocation(line: 478, column: 25, scope: !8181)
!8324 = !DILocation(line: 475, column: 29, scope: !8185)
!8325 = !DILocation(line: 478, column: 25, scope: !8189)
!8326 = !DILocation(line: 475, column: 29, scope: !8193)
!8327 = !DILocation(line: 478, column: 25, scope: !8197)
!8328 = !DILocation(line: 475, column: 29, scope: !8201)
!8329 = !DILocation(line: 478, column: 25, scope: !8205)
!8330 = !DILocation(line: 475, column: 29, scope: !8209)
!8331 = !DILocation(line: 478, column: 25, scope: !8213)
!8332 = !DILocation(line: 475, column: 29, scope: !8217)
!8333 = !DILocation(line: 478, column: 25, scope: !8221)
!8334 = !DILocation(line: 481, column: 34, scope: !8130)
!8335 = !DILocation(line: 481, column: 47, scope: !8130)
!8336 = !DILocation(line: 481, column: 46, scope: !8130)
!8337 = !DILocation(line: 482, column: 20, scope: !8233)
!8338 = !DILocation(line: 475, column: 29, scope: !8225)
!8339 = !DILocation(line: 478, column: 25, scope: !8229)
!8340 = !DILocation(line: 490, column: 20, scope: !8233)
!8341 = !DILocation(line: 483, column: 25, scope: !8233)
!8342 = !DILocation(line: 483, column: 24, scope: !8233)
!8343 = !DILocation(line: 486, column: 21, scope: !8233)
!8344 = !DILocation(line: 487, column: 21, scope: !8233)
!8345 = !DILocation(line: 484, column: 25, scope: !8233)
!8346 = !DILocation(line: 484, column: 25, scope: !8235)
!8347 = !DILocation(line: 488, column: 21, scope: !8233)
!8348 = !DILocation(line: 487, column: 21, scope: !8239)
!8349 = !DILocation(line: 488, column: 21, scope: !8243)
!8350 = !DILocation(line: 493, column: 17, scope: !8233)
!8351 = !DILocation(line: 491, column: 21, scope: !8233)
!8352 = !DILocation(line: 491, column: 21, scope: !8247)
!8353 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h57a9f33fcc5c43aaE", scope: !8354, file: !8118, line: 497, type: !8120, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8355)
!8354 = !DINamespace(name: "{impl#11}", scope: !8107)
!8355 = !{!8356, !8357}
!8356 = !DILocalVariable(name: "self", arg: 1, scope: !8353, file: !8118, line: 497, type: !8122)
!8357 = !DILocalVariable(name: "f", arg: 2, scope: !8353, file: !8118, line: 497, type: !210)
!8358 = !DILocation(line: 497, column: 20, scope: !8353)
!8359 = !DILocation(line: 497, column: 27, scope: !8353)
!8360 = !DILocation(line: 498, column: 17, scope: !8353)
!8361 = !DILocation(line: 499, column: 14, scope: !8353)
!8362 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h93218df2f7088f9bE", scope: !8363, file: !8118, line: 502, type: !8120, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8364)
!8363 = !DINamespace(name: "{impl#12}", scope: !8107)
!8364 = !{!8365, !8366}
!8365 = !DILocalVariable(name: "self", arg: 1, scope: !8362, file: !8118, line: 502, type: !8122)
!8366 = !DILocalVariable(name: "f", arg: 2, scope: !8362, file: !8118, line: 502, type: !210)
!8367 = !DILocation(line: 502, column: 20, scope: !8362)
!8368 = !DILocation(line: 502, column: 27, scope: !8362)
!8369 = !DILocation(line: 503, column: 17, scope: !8362)
!8370 = !DILocation(line: 504, column: 14, scope: !8362)
!8371 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h12e5a81aaa184826E", scope: !8372, file: !8118, line: 507, type: !8120, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8373)
!8372 = !DINamespace(name: "{impl#13}", scope: !8107)
!8373 = !{!8374, !8375}
!8374 = !DILocalVariable(name: "self", arg: 1, scope: !8371, file: !8118, line: 507, type: !8122)
!8375 = !DILocalVariable(name: "f", arg: 2, scope: !8371, file: !8118, line: 507, type: !210)
!8376 = !DILocation(line: 507, column: 20, scope: !8371)
!8377 = !DILocation(line: 507, column: 27, scope: !8371)
!8378 = !DILocation(line: 508, column: 17, scope: !8371)
!8379 = !DILocation(line: 509, column: 14, scope: !8371)
!8380 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h41afe2d61af70b48E", scope: !8381, file: !8118, line: 512, type: !8120, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8382)
!8381 = !DINamespace(name: "{impl#14}", scope: !8107)
!8382 = !{!8383, !8384}
!8383 = !DILocalVariable(name: "self", arg: 1, scope: !8380, file: !8118, line: 512, type: !8122)
!8384 = !DILocalVariable(name: "f", arg: 2, scope: !8380, file: !8118, line: 512, type: !210)
!8385 = !DILocation(line: 512, column: 20, scope: !8380)
!8386 = !DILocation(line: 512, column: 27, scope: !8380)
!8387 = !DILocation(line: 513, column: 17, scope: !8380)
!8388 = !DILocation(line: 514, column: 14, scope: !8380)
!8389 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h080f7399a327222dE", scope: !8123, file: !8118, line: 532, type: !8390, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!8390 = !DISubroutineType(types: !8391)
!8391 = !{!8123}
!8392 = !DILocation(line: 541, column: 14, scope: !8389)
!8393 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17h771207d16b4cc8a6E", scope: !8123, file: !8118, line: 545, type: !8394, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8396)
!8394 = !DISubroutineType(types: !8395)
!8395 = !{!20, !8122}
!8396 = !{!8397}
!8397 = !DILocalVariable(name: "self", arg: 1, scope: !8393, file: !8118, line: 545, type: !8122)
!8398 = !DILocation(line: 545, column: 31, scope: !8393)
!8399 = !DILocation(line: 546, column: 17, scope: !8393)
!8400 = !DILocation(line: 547, column: 14, scope: !8393)
!8401 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h21de989591767254E", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8406)
!8402 = !DINamespace(name: "{impl#0}", scope: !8403)
!8403 = !DINamespace(name: "fmt", scope: !8119)
!8404 = !DISubroutineType(types: !8405)
!8405 = !{!310, !8122}
!8406 = !{!8407}
!8407 = !DILocalVariable(name: "self", arg: 1, scope: !8408, file: !8105, line: 10, type: !8122)
!8408 = !DILexicalBlockFile(scope: !8401, file: !8105, discriminator: 0)
!8409 = !DILocation(line: 10, column: 1, scope: !8408)
!8410 = !DILocation(line: 875, column: 11, scope: !8401)
!8411 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h93615816553922c0E", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8412)
!8412 = !{!8413}
!8413 = !DILocalVariable(name: "self", arg: 1, scope: !8414, file: !8105, line: 10, type: !8122)
!8414 = !DILexicalBlockFile(scope: !8411, file: !8105, discriminator: 0)
!8415 = !DILocation(line: 10, column: 1, scope: !8414)
!8416 = !DILocation(line: 875, column: 11, scope: !8411)
!8417 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17hfc45c547b79e22bcE", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8418)
!8418 = !{!8419}
!8419 = !DILocalVariable(name: "self", arg: 1, scope: !8420, file: !8105, line: 10, type: !8122)
!8420 = !DILexicalBlockFile(scope: !8417, file: !8105, discriminator: 0)
!8421 = !DILocation(line: 10, column: 1, scope: !8420)
!8422 = !DILocation(line: 875, column: 11, scope: !8417)
!8423 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17hcd36a3071e86327cE", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8424)
!8424 = !{!8425}
!8425 = !DILocalVariable(name: "self", arg: 1, scope: !8426, file: !8105, line: 10, type: !8122)
!8426 = !DILexicalBlockFile(scope: !8423, file: !8105, discriminator: 0)
!8427 = !DILocation(line: 10, column: 1, scope: !8426)
!8428 = !DILocation(line: 875, column: 11, scope: !8423)
!8429 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h1695add944d3bd80E", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8430)
!8430 = !{!8431}
!8431 = !DILocalVariable(name: "self", arg: 1, scope: !8432, file: !8105, line: 10, type: !8122)
!8432 = !DILexicalBlockFile(scope: !8429, file: !8105, discriminator: 0)
!8433 = !DILocation(line: 10, column: 1, scope: !8432)
!8434 = !DILocation(line: 875, column: 11, scope: !8429)
!8435 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h8e2b8f1705959652E", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8436)
!8436 = !{!8437}
!8437 = !DILocalVariable(name: "self", arg: 1, scope: !8438, file: !8105, line: 10, type: !8122)
!8438 = !DILexicalBlockFile(scope: !8435, file: !8105, discriminator: 0)
!8439 = !DILocation(line: 10, column: 1, scope: !8438)
!8440 = !DILocation(line: 875, column: 11, scope: !8435)
!8441 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h9a6e0d7baefb9410E", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8442)
!8442 = !{!8443}
!8443 = !DILocalVariable(name: "self", arg: 1, scope: !8444, file: !8105, line: 10, type: !8122)
!8444 = !DILexicalBlockFile(scope: !8441, file: !8105, discriminator: 0)
!8445 = !DILocation(line: 10, column: 1, scope: !8444)
!8446 = !DILocation(line: 875, column: 11, scope: !8441)
!8447 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h07695f1b8d2013f3E", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8448)
!8448 = !{!8449}
!8449 = !DILocalVariable(name: "self", arg: 1, scope: !8450, file: !8105, line: 10, type: !8122)
!8450 = !DILexicalBlockFile(scope: !8447, file: !8105, discriminator: 0)
!8451 = !DILocation(line: 10, column: 1, scope: !8450)
!8452 = !DILocation(line: 875, column: 11, scope: !8447)
!8453 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h493b762dddcadfcdE", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8454)
!8454 = !{!8455}
!8455 = !DILocalVariable(name: "self", arg: 1, scope: !8456, file: !8105, line: 10, type: !8122)
!8456 = !DILexicalBlockFile(scope: !8453, file: !8105, discriminator: 0)
!8457 = !DILocation(line: 10, column: 1, scope: !8456)
!8458 = !DILocation(line: 875, column: 11, scope: !8453)
!8459 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h173919cedc78e8c9E", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8460)
!8460 = !{!8461}
!8461 = !DILocalVariable(name: "self", arg: 1, scope: !8462, file: !8105, line: 10, type: !8122)
!8462 = !DILexicalBlockFile(scope: !8459, file: !8105, discriminator: 0)
!8463 = !DILocation(line: 10, column: 1, scope: !8462)
!8464 = !DILocation(line: 875, column: 11, scope: !8459)
!8465 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h6fb13dbb3c7ca999E", scope: !8402, file: !8118, line: 460, type: !8404, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8466)
!8466 = !{!8467}
!8467 = !DILocalVariable(name: "self", arg: 1, scope: !8468, file: !8105, line: 10, type: !8122)
!8468 = !DILexicalBlockFile(scope: !8465, file: !8105, discriminator: 0)
!8469 = !DILocation(line: 10, column: 1, scope: !8468)
!8470 = !DILocation(line: 875, column: 11, scope: !8465)
!8471 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hd79767b1fbf8b727E", scope: !8472, file: !8105, line: 55, type: !8473, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8477)
!8472 = !DINamespace(name: "{impl#27}", scope: !8107)
!8473 = !DISubroutineType(types: !8474)
!8474 = !{!192, !8475, !210}
!8475 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr2", baseType: !8476, size: 64, align: 64, dwarfAddressSpace: 0)
!8476 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr2", scope: !8107, file: !2, align: 8, elements: !21, identifier: "75febab271c7781bf4c118b0dc6c6ec5")
!8477 = !{!8478, !8479}
!8478 = !DILocalVariable(name: "self", arg: 1, scope: !8471, file: !8105, line: 55, type: !8475)
!8479 = !DILocalVariable(name: "f", arg: 2, scope: !8471, file: !8105, line: 55, type: !210)
!8480 = !DILocation(line: 55, column: 10, scope: !8471)
!8481 = !DILocation(line: 55, column: 15, scope: !8471)
!8482 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h6f8b4b5cbed9de93E", scope: !8483, file: !8105, line: 59, type: !8484, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8488)
!8483 = !DINamespace(name: "{impl#28}", scope: !8107)
!8484 = !DISubroutineType(types: !8485)
!8485 = !{!192, !8486, !210}
!8486 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3", baseType: !8487, size: 64, align: 64, dwarfAddressSpace: 0)
!8487 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3", scope: !8107, file: !2, align: 8, elements: !21, identifier: "b3cbddc3604dd80c1653574795a3daeb")
!8488 = !{!8489, !8490}
!8489 = !DILocalVariable(name: "self", arg: 1, scope: !8482, file: !8105, line: 59, type: !8486)
!8490 = !DILocalVariable(name: "f", arg: 2, scope: !8482, file: !8105, line: 59, type: !210)
!8491 = !DILocation(line: 59, column: 10, scope: !8482)
!8492 = !DILocation(line: 59, column: 15, scope: !8482)
!8493 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha36992953877ee94E", scope: !8494, file: !8118, line: 434, type: !8495, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8501)
!8494 = !DINamespace(name: "{impl#38}", scope: !8107)
!8495 = !DISubroutineType(types: !8496)
!8496 = !{!192, !8497, !210}
!8497 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !8498, size: 64, align: 64, dwarfAddressSpace: 0)
!8498 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !8107, file: !2, size: 64, align: 64, elements: !8499, templateParams: !21, identifier: "f1b3469cb32f65f5bc98d5d12ae8d27e")
!8499 = !{!8500}
!8500 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8498, file: !2, baseType: !20, size: 64, align: 64)
!8501 = !{!8502, !8503, !8504, !8506, !8508, !8510, !8512, !8514, !8516, !8518, !8520, !8522, !8524, !8526, !8528, !8530, !8532, !8534, !8536, !8538}
!8502 = !DILocalVariable(name: "self", arg: 1, scope: !8493, file: !8118, line: 434, type: !8497)
!8503 = !DILocalVariable(name: "f", arg: 2, scope: !8493, file: !8118, line: 434, type: !210)
!8504 = !DILocalVariable(name: "first", scope: !8505, file: !8118, line: 471, type: !310, align: 1)
!8505 = distinct !DILexicalBlock(scope: !8493, file: !8118, line: 471, column: 17)
!8506 = !DILocalVariable(name: "residual", scope: !8507, file: !8118, line: 475, type: !8133, align: 1)
!8507 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 475, column: 47)
!8508 = !DILocalVariable(name: "val", scope: !8509, file: !8118, line: 475, type: !7, align: 1)
!8509 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 475, column: 29)
!8510 = !DILocalVariable(name: "residual", scope: !8511, file: !8118, line: 478, type: !8133, align: 1)
!8511 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 478, column: 70)
!8512 = !DILocalVariable(name: "val", scope: !8513, file: !8118, line: 478, type: !7, align: 1)
!8513 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 478, column: 25)
!8514 = !DILocalVariable(name: "residual", scope: !8515, file: !8118, line: 475, type: !8133, align: 1)
!8515 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 475, column: 47)
!8516 = !DILocalVariable(name: "val", scope: !8517, file: !8118, line: 475, type: !7, align: 1)
!8517 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 475, column: 29)
!8518 = !DILocalVariable(name: "residual", scope: !8519, file: !8118, line: 478, type: !8133, align: 1)
!8519 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 478, column: 70)
!8520 = !DILocalVariable(name: "val", scope: !8521, file: !8118, line: 478, type: !7, align: 1)
!8521 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 478, column: 25)
!8522 = !DILocalVariable(name: "extra_bits", scope: !8523, file: !8118, line: 481, type: !20, align: 8)
!8523 = distinct !DILexicalBlock(scope: !8505, file: !8118, line: 481, column: 17)
!8524 = !DILocalVariable(name: "residual", scope: !8525, file: !8118, line: 484, type: !8133, align: 1)
!8525 = distinct !DILexicalBlock(scope: !8523, file: !8118, line: 484, column: 43)
!8526 = !DILocalVariable(name: "val", scope: !8527, file: !8118, line: 484, type: !7, align: 1)
!8527 = distinct !DILexicalBlock(scope: !8523, file: !8118, line: 484, column: 25)
!8528 = !DILocalVariable(name: "residual", scope: !8529, file: !8118, line: 487, type: !8133, align: 1)
!8529 = distinct !DILexicalBlock(scope: !8523, file: !8118, line: 487, column: 38)
!8530 = !DILocalVariable(name: "val", scope: !8531, file: !8118, line: 487, type: !7, align: 1)
!8531 = distinct !DILexicalBlock(scope: !8523, file: !8118, line: 487, column: 21)
!8532 = !DILocalVariable(name: "residual", scope: !8533, file: !8118, line: 488, type: !8133, align: 1)
!8533 = distinct !DILexicalBlock(scope: !8523, file: !8118, line: 488, column: 70)
!8534 = !DILocalVariable(name: "val", scope: !8535, file: !8118, line: 488, type: !7, align: 1)
!8535 = distinct !DILexicalBlock(scope: !8523, file: !8118, line: 488, column: 21)
!8536 = !DILocalVariable(name: "residual", scope: !8537, file: !8118, line: 491, type: !8133, align: 1)
!8537 = distinct !DILexicalBlock(scope: !8523, file: !8118, line: 491, column: 43)
!8538 = !DILocalVariable(name: "val", scope: !8539, file: !8118, line: 491, type: !7, align: 1)
!8539 = distinct !DILexicalBlock(scope: !8523, file: !8118, line: 491, column: 21)
!8540 = !DILocation(line: 434, column: 20, scope: !8493)
!8541 = !DILocation(line: 434, column: 27, scope: !8493)
!8542 = !DILocation(line: 471, column: 21, scope: !8505)
!8543 = !DILocation(line: 475, column: 47, scope: !8507)
!8544 = !DILocation(line: 475, column: 29, scope: !8509)
!8545 = !DILocation(line: 478, column: 70, scope: !8511)
!8546 = !DILocation(line: 478, column: 25, scope: !8513)
!8547 = !DILocation(line: 475, column: 47, scope: !8515)
!8548 = !DILocation(line: 475, column: 29, scope: !8517)
!8549 = !DILocation(line: 478, column: 70, scope: !8519)
!8550 = !DILocation(line: 478, column: 25, scope: !8521)
!8551 = !DILocation(line: 481, column: 21, scope: !8523)
!8552 = !DILocation(line: 484, column: 43, scope: !8525)
!8553 = !DILocation(line: 484, column: 25, scope: !8527)
!8554 = !DILocation(line: 487, column: 38, scope: !8529)
!8555 = !DILocation(line: 487, column: 21, scope: !8531)
!8556 = !DILocation(line: 488, column: 70, scope: !8533)
!8557 = !DILocation(line: 488, column: 21, scope: !8535)
!8558 = !DILocation(line: 491, column: 43, scope: !8537)
!8559 = !DILocation(line: 491, column: 21, scope: !8539)
!8560 = !DILocation(line: 471, column: 33, scope: !8493)
!8561 = !DILocation(line: 473, column: 46, scope: !8505)
!8562 = !DILocation(line: 474, column: 29, scope: !8505)
!8563 = !DILocation(line: 474, column: 28, scope: !8505)
!8564 = !DILocation(line: 477, column: 25, scope: !8505)
!8565 = !DILocation(line: 478, column: 25, scope: !8505)
!8566 = !DILocation(line: 475, column: 29, scope: !8505)
!8567 = !DILocation(line: 475, column: 29, scope: !8507)
!8568 = !DILocation(line: 494, column: 14, scope: !8493)
!8569 = !DILocation(line: 478, column: 25, scope: !8511)
!8570 = !DILocation(line: 481, column: 34, scope: !8505)
!8571 = !DILocation(line: 481, column: 47, scope: !8505)
!8572 = !DILocation(line: 481, column: 46, scope: !8505)
!8573 = !DILocation(line: 482, column: 20, scope: !8523)
!8574 = !DILocation(line: 475, column: 29, scope: !8515)
!8575 = !DILocation(line: 478, column: 25, scope: !8519)
!8576 = !DILocation(line: 490, column: 20, scope: !8523)
!8577 = !DILocation(line: 483, column: 25, scope: !8523)
!8578 = !DILocation(line: 483, column: 24, scope: !8523)
!8579 = !DILocation(line: 486, column: 21, scope: !8523)
!8580 = !DILocation(line: 487, column: 21, scope: !8523)
!8581 = !DILocation(line: 484, column: 25, scope: !8523)
!8582 = !DILocation(line: 484, column: 25, scope: !8525)
!8583 = !DILocation(line: 488, column: 21, scope: !8523)
!8584 = !DILocation(line: 487, column: 21, scope: !8529)
!8585 = !DILocation(line: 488, column: 21, scope: !8533)
!8586 = !DILocation(line: 493, column: 17, scope: !8523)
!8587 = !DILocation(line: 491, column: 21, scope: !8523)
!8588 = !DILocation(line: 491, column: 21, scope: !8537)
!8589 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h094bbbd7e9309f63E", scope: !8590, file: !8118, line: 497, type: !8495, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8591)
!8590 = !DINamespace(name: "{impl#39}", scope: !8107)
!8591 = !{!8592, !8593}
!8592 = !DILocalVariable(name: "self", arg: 1, scope: !8589, file: !8118, line: 497, type: !8497)
!8593 = !DILocalVariable(name: "f", arg: 2, scope: !8589, file: !8118, line: 497, type: !210)
!8594 = !DILocation(line: 497, column: 20, scope: !8589)
!8595 = !DILocation(line: 497, column: 27, scope: !8589)
!8596 = !DILocation(line: 498, column: 17, scope: !8589)
!8597 = !DILocation(line: 499, column: 14, scope: !8589)
!8598 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h0e7495be7e0b546eE", scope: !8599, file: !8118, line: 502, type: !8495, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8600)
!8599 = !DINamespace(name: "{impl#40}", scope: !8107)
!8600 = !{!8601, !8602}
!8601 = !DILocalVariable(name: "self", arg: 1, scope: !8598, file: !8118, line: 502, type: !8497)
!8602 = !DILocalVariable(name: "f", arg: 2, scope: !8598, file: !8118, line: 502, type: !210)
!8603 = !DILocation(line: 502, column: 20, scope: !8598)
!8604 = !DILocation(line: 502, column: 27, scope: !8598)
!8605 = !DILocation(line: 503, column: 17, scope: !8598)
!8606 = !DILocation(line: 504, column: 14, scope: !8598)
!8607 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h636281a6325432e0E", scope: !8608, file: !8118, line: 507, type: !8495, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8609)
!8608 = !DINamespace(name: "{impl#41}", scope: !8107)
!8609 = !{!8610, !8611}
!8610 = !DILocalVariable(name: "self", arg: 1, scope: !8607, file: !8118, line: 507, type: !8497)
!8611 = !DILocalVariable(name: "f", arg: 2, scope: !8607, file: !8118, line: 507, type: !210)
!8612 = !DILocation(line: 507, column: 20, scope: !8607)
!8613 = !DILocation(line: 507, column: 27, scope: !8607)
!8614 = !DILocation(line: 508, column: 17, scope: !8607)
!8615 = !DILocation(line: 509, column: 14, scope: !8607)
!8616 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h44eb37e9574023f1E", scope: !8617, file: !8118, line: 512, type: !8495, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8618)
!8617 = !DINamespace(name: "{impl#42}", scope: !8107)
!8618 = !{!8619, !8620}
!8619 = !DILocalVariable(name: "self", arg: 1, scope: !8616, file: !8118, line: 512, type: !8497)
!8620 = !DILocalVariable(name: "f", arg: 2, scope: !8616, file: !8118, line: 512, type: !210)
!8621 = !DILocation(line: 512, column: 20, scope: !8616)
!8622 = !DILocation(line: 512, column: 27, scope: !8616)
!8623 = !DILocation(line: 513, column: 17, scope: !8616)
!8624 = !DILocation(line: 514, column: 14, scope: !8616)
!8625 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17hf51f9355f05d1443E", scope: !8498, file: !8118, line: 532, type: !8626, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!8626 = !DISubroutineType(types: !8627)
!8627 = !{!8498}
!8628 = !DILocation(line: 541, column: 14, scope: !8625)
!8629 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17h94a5b9f5fff0f524E", scope: !8498, file: !8118, line: 545, type: !8630, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8632)
!8630 = !DISubroutineType(types: !8631)
!8631 = !{!20, !8497}
!8632 = !{!8633}
!8633 = !DILocalVariable(name: "self", arg: 1, scope: !8629, file: !8118, line: 545, type: !8497)
!8634 = !DILocation(line: 545, column: 31, scope: !8629)
!8635 = !DILocation(line: 546, column: 17, scope: !8629)
!8636 = !DILocation(line: 547, column: 14, scope: !8629)
!8637 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17hae99b3508a703ca2E", scope: !8638, file: !8118, line: 460, type: !8640, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8642)
!8638 = !DINamespace(name: "{impl#0}", scope: !8639)
!8639 = !DINamespace(name: "fmt", scope: !8494)
!8640 = !DISubroutineType(types: !8641)
!8641 = !{!310, !8497}
!8642 = !{!8643}
!8643 = !DILocalVariable(name: "self", arg: 1, scope: !8644, file: !8105, line: 62, type: !8497)
!8644 = !DILexicalBlockFile(scope: !8637, file: !8105, discriminator: 0)
!8645 = !DILocation(line: 62, column: 1, scope: !8644)
!8646 = !DILocation(line: 875, column: 11, scope: !8637)
!8647 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hfd6030024346a209E", scope: !8638, file: !8118, line: 460, type: !8640, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8648)
!8648 = !{!8649}
!8649 = !DILocalVariable(name: "self", arg: 1, scope: !8650, file: !8105, line: 62, type: !8497)
!8650 = !DILexicalBlockFile(scope: !8647, file: !8105, discriminator: 0)
!8651 = !DILocation(line: 62, column: 1, scope: !8650)
!8652 = !DILocation(line: 875, column: 11, scope: !8647)
!8653 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h4209a17b04049646E", scope: !8654, file: !8105, line: 76, type: !8655, scopeLine: 76, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8659)
!8654 = !DINamespace(name: "{impl#55}", scope: !8107)
!8655 = !DISubroutineType(types: !8656)
!8656 = !{!192, !8657, !210}
!8657 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4", baseType: !8658, size: 64, align: 64, dwarfAddressSpace: 0)
!8658 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4", scope: !8107, file: !2, align: 8, elements: !21, identifier: "ec610b73b8784659995a90126905c2e2")
!8659 = !{!8660, !8661}
!8660 = !DILocalVariable(name: "self", arg: 1, scope: !8653, file: !8105, line: 76, type: !8657)
!8661 = !DILocalVariable(name: "f", arg: 2, scope: !8653, file: !8105, line: 76, type: !210)
!8662 = !DILocation(line: 76, column: 10, scope: !8653)
!8663 = !DILocation(line: 76, column: 15, scope: !8653)
!8664 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e5138baf70e97b4E", scope: !8665, file: !8118, line: 434, type: !8666, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !8672)
!8665 = !DINamespace(name: "{impl#65}", scope: !8107)
!8666 = !DISubroutineType(types: !8667)
!8667 = !{!192, !8668, !210}
!8668 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !8669, size: 64, align: 64, dwarfAddressSpace: 0)
!8669 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !8107, file: !2, size: 64, align: 64, elements: !8670, templateParams: !21, identifier: "a85d8f5ed432d83e22837ec2bdcb388c")
!8670 = !{!8671}
!8671 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8669, file: !2, baseType: !20, size: 64, align: 64)
!8672 = !{!8673, !8674, !8675, !8677, !8679, !8681, !8683, !8685, !8687, !8689, !8691, !8693, !8695, !8697, !8699, !8701, !8703, !8705, !8707, !8709, !8711, !8713, !8715, !8717, !8719, !8721, !8723, !8725, !8727, !8729, !8731, !8733, !8735, !8737, !8739, !8741, !8743, !8745, !8747, !8749, !8751, !8753, !8755, !8757, !8759, !8761, !8763, !8765, !8767, !8769, !8771, !8773, !8775, !8777, !8779, !8781, !8783, !8785, !8787, !8789, !8791, !8793, !8795, !8797, !8799, !8801, !8803, !8805, !8807, !8809, !8811, !8813, !8815, !8817, !8819, !8821, !8823, !8825, !8827, !8829, !8831, !8833, !8835, !8837, !8839, !8841, !8843, !8845, !8847, !8849, !8851, !8853, !8855, !8857, !8859, !8861, !8863, !8865, !8867, !8869, !8871, !8873, !8875, !8877, !8879, !8881, !8883, !8885, !8887, !8889, !8891, !8893}
!8673 = !DILocalVariable(name: "self", arg: 1, scope: !8664, file: !8118, line: 434, type: !8668)
!8674 = !DILocalVariable(name: "f", arg: 2, scope: !8664, file: !8118, line: 434, type: !210)
!8675 = !DILocalVariable(name: "first", scope: !8676, file: !8118, line: 471, type: !310, align: 1)
!8676 = distinct !DILexicalBlock(scope: !8664, file: !8118, line: 471, column: 17)
!8677 = !DILocalVariable(name: "residual", scope: !8678, file: !8118, line: 475, type: !8133, align: 1)
!8678 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8679 = !DILocalVariable(name: "val", scope: !8680, file: !8118, line: 475, type: !7, align: 1)
!8680 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8681 = !DILocalVariable(name: "residual", scope: !8682, file: !8118, line: 478, type: !8133, align: 1)
!8682 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8683 = !DILocalVariable(name: "val", scope: !8684, file: !8118, line: 478, type: !7, align: 1)
!8684 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8685 = !DILocalVariable(name: "residual", scope: !8686, file: !8118, line: 475, type: !8133, align: 1)
!8686 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8687 = !DILocalVariable(name: "val", scope: !8688, file: !8118, line: 475, type: !7, align: 1)
!8688 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8689 = !DILocalVariable(name: "residual", scope: !8690, file: !8118, line: 478, type: !8133, align: 1)
!8690 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8691 = !DILocalVariable(name: "val", scope: !8692, file: !8118, line: 478, type: !7, align: 1)
!8692 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8693 = !DILocalVariable(name: "residual", scope: !8694, file: !8118, line: 475, type: !8133, align: 1)
!8694 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8695 = !DILocalVariable(name: "val", scope: !8696, file: !8118, line: 475, type: !7, align: 1)
!8696 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8697 = !DILocalVariable(name: "residual", scope: !8698, file: !8118, line: 478, type: !8133, align: 1)
!8698 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8699 = !DILocalVariable(name: "val", scope: !8700, file: !8118, line: 478, type: !7, align: 1)
!8700 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8701 = !DILocalVariable(name: "residual", scope: !8702, file: !8118, line: 475, type: !8133, align: 1)
!8702 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8703 = !DILocalVariable(name: "val", scope: !8704, file: !8118, line: 475, type: !7, align: 1)
!8704 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8705 = !DILocalVariable(name: "residual", scope: !8706, file: !8118, line: 478, type: !8133, align: 1)
!8706 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8707 = !DILocalVariable(name: "val", scope: !8708, file: !8118, line: 478, type: !7, align: 1)
!8708 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8709 = !DILocalVariable(name: "residual", scope: !8710, file: !8118, line: 475, type: !8133, align: 1)
!8710 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8711 = !DILocalVariable(name: "val", scope: !8712, file: !8118, line: 475, type: !7, align: 1)
!8712 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8713 = !DILocalVariable(name: "residual", scope: !8714, file: !8118, line: 478, type: !8133, align: 1)
!8714 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8715 = !DILocalVariable(name: "val", scope: !8716, file: !8118, line: 478, type: !7, align: 1)
!8716 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8717 = !DILocalVariable(name: "residual", scope: !8718, file: !8118, line: 475, type: !8133, align: 1)
!8718 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8719 = !DILocalVariable(name: "val", scope: !8720, file: !8118, line: 475, type: !7, align: 1)
!8720 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8721 = !DILocalVariable(name: "residual", scope: !8722, file: !8118, line: 478, type: !8133, align: 1)
!8722 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8723 = !DILocalVariable(name: "val", scope: !8724, file: !8118, line: 478, type: !7, align: 1)
!8724 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8725 = !DILocalVariable(name: "residual", scope: !8726, file: !8118, line: 475, type: !8133, align: 1)
!8726 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8727 = !DILocalVariable(name: "val", scope: !8728, file: !8118, line: 475, type: !7, align: 1)
!8728 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8729 = !DILocalVariable(name: "residual", scope: !8730, file: !8118, line: 478, type: !8133, align: 1)
!8730 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8731 = !DILocalVariable(name: "val", scope: !8732, file: !8118, line: 478, type: !7, align: 1)
!8732 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8733 = !DILocalVariable(name: "residual", scope: !8734, file: !8118, line: 475, type: !8133, align: 1)
!8734 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8735 = !DILocalVariable(name: "val", scope: !8736, file: !8118, line: 475, type: !7, align: 1)
!8736 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8737 = !DILocalVariable(name: "residual", scope: !8738, file: !8118, line: 478, type: !8133, align: 1)
!8738 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8739 = !DILocalVariable(name: "val", scope: !8740, file: !8118, line: 478, type: !7, align: 1)
!8740 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8741 = !DILocalVariable(name: "residual", scope: !8742, file: !8118, line: 475, type: !8133, align: 1)
!8742 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8743 = !DILocalVariable(name: "val", scope: !8744, file: !8118, line: 475, type: !7, align: 1)
!8744 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8745 = !DILocalVariable(name: "residual", scope: !8746, file: !8118, line: 478, type: !8133, align: 1)
!8746 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8747 = !DILocalVariable(name: "val", scope: !8748, file: !8118, line: 478, type: !7, align: 1)
!8748 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8749 = !DILocalVariable(name: "residual", scope: !8750, file: !8118, line: 475, type: !8133, align: 1)
!8750 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8751 = !DILocalVariable(name: "val", scope: !8752, file: !8118, line: 475, type: !7, align: 1)
!8752 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8753 = !DILocalVariable(name: "residual", scope: !8754, file: !8118, line: 478, type: !8133, align: 1)
!8754 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8755 = !DILocalVariable(name: "val", scope: !8756, file: !8118, line: 478, type: !7, align: 1)
!8756 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8757 = !DILocalVariable(name: "residual", scope: !8758, file: !8118, line: 475, type: !8133, align: 1)
!8758 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8759 = !DILocalVariable(name: "val", scope: !8760, file: !8118, line: 475, type: !7, align: 1)
!8760 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8761 = !DILocalVariable(name: "residual", scope: !8762, file: !8118, line: 478, type: !8133, align: 1)
!8762 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8763 = !DILocalVariable(name: "val", scope: !8764, file: !8118, line: 478, type: !7, align: 1)
!8764 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8765 = !DILocalVariable(name: "residual", scope: !8766, file: !8118, line: 475, type: !8133, align: 1)
!8766 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8767 = !DILocalVariable(name: "val", scope: !8768, file: !8118, line: 475, type: !7, align: 1)
!8768 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8769 = !DILocalVariable(name: "residual", scope: !8770, file: !8118, line: 478, type: !8133, align: 1)
!8770 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8771 = !DILocalVariable(name: "val", scope: !8772, file: !8118, line: 478, type: !7, align: 1)
!8772 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8773 = !DILocalVariable(name: "residual", scope: !8774, file: !8118, line: 475, type: !8133, align: 1)
!8774 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8775 = !DILocalVariable(name: "val", scope: !8776, file: !8118, line: 475, type: !7, align: 1)
!8776 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8777 = !DILocalVariable(name: "residual", scope: !8778, file: !8118, line: 478, type: !8133, align: 1)
!8778 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8779 = !DILocalVariable(name: "val", scope: !8780, file: !8118, line: 478, type: !7, align: 1)
!8780 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8781 = !DILocalVariable(name: "residual", scope: !8782, file: !8118, line: 475, type: !8133, align: 1)
!8782 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8783 = !DILocalVariable(name: "val", scope: !8784, file: !8118, line: 475, type: !7, align: 1)
!8784 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8785 = !DILocalVariable(name: "residual", scope: !8786, file: !8118, line: 478, type: !8133, align: 1)
!8786 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8787 = !DILocalVariable(name: "val", scope: !8788, file: !8118, line: 478, type: !7, align: 1)
!8788 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8789 = !DILocalVariable(name: "residual", scope: !8790, file: !8118, line: 475, type: !8133, align: 1)
!8790 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8791 = !DILocalVariable(name: "val", scope: !8792, file: !8118, line: 475, type: !7, align: 1)
!8792 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8793 = !DILocalVariable(name: "residual", scope: !8794, file: !8118, line: 478, type: !8133, align: 1)
!8794 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8795 = !DILocalVariable(name: "val", scope: !8796, file: !8118, line: 478, type: !7, align: 1)
!8796 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8797 = !DILocalVariable(name: "residual", scope: !8798, file: !8118, line: 475, type: !8133, align: 1)
!8798 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8799 = !DILocalVariable(name: "val", scope: !8800, file: !8118, line: 475, type: !7, align: 1)
!8800 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8801 = !DILocalVariable(name: "residual", scope: !8802, file: !8118, line: 478, type: !8133, align: 1)
!8802 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8803 = !DILocalVariable(name: "val", scope: !8804, file: !8118, line: 478, type: !7, align: 1)
!8804 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8805 = !DILocalVariable(name: "residual", scope: !8806, file: !8118, line: 475, type: !8133, align: 1)
!8806 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8807 = !DILocalVariable(name: "val", scope: !8808, file: !8118, line: 475, type: !7, align: 1)
!8808 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8809 = !DILocalVariable(name: "residual", scope: !8810, file: !8118, line: 478, type: !8133, align: 1)
!8810 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8811 = !DILocalVariable(name: "val", scope: !8812, file: !8118, line: 478, type: !7, align: 1)
!8812 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8813 = !DILocalVariable(name: "residual", scope: !8814, file: !8118, line: 475, type: !8133, align: 1)
!8814 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8815 = !DILocalVariable(name: "val", scope: !8816, file: !8118, line: 475, type: !7, align: 1)
!8816 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8817 = !DILocalVariable(name: "residual", scope: !8818, file: !8118, line: 478, type: !8133, align: 1)
!8818 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8819 = !DILocalVariable(name: "val", scope: !8820, file: !8118, line: 478, type: !7, align: 1)
!8820 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8821 = !DILocalVariable(name: "residual", scope: !8822, file: !8118, line: 475, type: !8133, align: 1)
!8822 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8823 = !DILocalVariable(name: "val", scope: !8824, file: !8118, line: 475, type: !7, align: 1)
!8824 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8825 = !DILocalVariable(name: "residual", scope: !8826, file: !8118, line: 478, type: !8133, align: 1)
!8826 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8827 = !DILocalVariable(name: "val", scope: !8828, file: !8118, line: 478, type: !7, align: 1)
!8828 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8829 = !DILocalVariable(name: "residual", scope: !8830, file: !8118, line: 475, type: !8133, align: 1)
!8830 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8831 = !DILocalVariable(name: "val", scope: !8832, file: !8118, line: 475, type: !7, align: 1)
!8832 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8833 = !DILocalVariable(name: "residual", scope: !8834, file: !8118, line: 478, type: !8133, align: 1)
!8834 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8835 = !DILocalVariable(name: "val", scope: !8836, file: !8118, line: 478, type: !7, align: 1)
!8836 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8837 = !DILocalVariable(name: "residual", scope: !8838, file: !8118, line: 475, type: !8133, align: 1)
!8838 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8839 = !DILocalVariable(name: "val", scope: !8840, file: !8118, line: 475, type: !7, align: 1)
!8840 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8841 = !DILocalVariable(name: "residual", scope: !8842, file: !8118, line: 478, type: !8133, align: 1)
!8842 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8843 = !DILocalVariable(name: "val", scope: !8844, file: !8118, line: 478, type: !7, align: 1)
!8844 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8845 = !DILocalVariable(name: "residual", scope: !8846, file: !8118, line: 475, type: !8133, align: 1)
!8846 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8847 = !DILocalVariable(name: "val", scope: !8848, file: !8118, line: 475, type: !7, align: 1)
!8848 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8849 = !DILocalVariable(name: "residual", scope: !8850, file: !8118, line: 478, type: !8133, align: 1)
!8850 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8851 = !DILocalVariable(name: "val", scope: !8852, file: !8118, line: 478, type: !7, align: 1)
!8852 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8853 = !DILocalVariable(name: "residual", scope: !8854, file: !8118, line: 475, type: !8133, align: 1)
!8854 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8855 = !DILocalVariable(name: "val", scope: !8856, file: !8118, line: 475, type: !7, align: 1)
!8856 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8857 = !DILocalVariable(name: "residual", scope: !8858, file: !8118, line: 478, type: !8133, align: 1)
!8858 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8859 = !DILocalVariable(name: "val", scope: !8860, file: !8118, line: 478, type: !7, align: 1)
!8860 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8861 = !DILocalVariable(name: "residual", scope: !8862, file: !8118, line: 475, type: !8133, align: 1)
!8862 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8863 = !DILocalVariable(name: "val", scope: !8864, file: !8118, line: 475, type: !7, align: 1)
!8864 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8865 = !DILocalVariable(name: "residual", scope: !8866, file: !8118, line: 478, type: !8133, align: 1)
!8866 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8867 = !DILocalVariable(name: "val", scope: !8868, file: !8118, line: 478, type: !7, align: 1)
!8868 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8869 = !DILocalVariable(name: "residual", scope: !8870, file: !8118, line: 475, type: !8133, align: 1)
!8870 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 47)
!8871 = !DILocalVariable(name: "val", scope: !8872, file: !8118, line: 475, type: !7, align: 1)
!8872 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 475, column: 29)
!8873 = !DILocalVariable(name: "residual", scope: !8874, file: !8118, line: 478, type: !8133, align: 1)
!8874 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 70)
!8875 = !DILocalVariable(name: "val", scope: !8876, file: !8118, line: 478, type: !7, align: 1)
!8876 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 478, column: 25)
!8877 = !DILocalVariable(name: "extra_bits", scope: !8878, file: !8118, line: 481, type: !20, align: 8)
!8878 = distinct !DILexicalBlock(scope: !8676, file: !8118, line: 481, column: 17)
!8879 = !DILocalVariable(name: "residual", scope: !8880, file: !8118, line: 484, type: !8133, align: 1)
!8880 = distinct !DILexicalBlock(scope: !8878, file: !8118, line: 484, column: 43)
!8881 = !DILocalVariable(name: "val", scope: !8882, file: !8118, line: 484, type: !7, align: 1)
!8882 = distinct !DILexicalBlock(scope: !8878, file: !8118, line: 484, column: 25)
!8883 = !DILocalVariable(name: "residual", scope: !8884, file: !8118, line: 487, type: !8133, align: 1)
!8884 = distinct !DILexicalBlock(scope: !8878, file: !8118, line: 487, column: 38)
!8885 = !DILocalVariable(name: "val", scope: !8886, file: !8118, line: 487, type: !7, align: 1)
!8886 = distinct !DILexicalBlock(scope: !8878, file: !8118, line: 487, column: 21)
!8887 = !DILocalVariable(name: "residual", scope: !8888, file: !8118, line: 488, type: !8133, align: 1)
!8888 = distinct !DILexicalBlock(scope: !8878, file: !8118, line: 488, column: 70)
!8889 = !DILocalVariable(name: "val", scope: !8890, file: !8118, line: 488, type: !7, align: 1)
!8890 = distinct !DILexicalBlock(scope: !8878, file: !8118, line: 488, column: 21)
!8891 = !DILocalVariable(name: "residual", scope: !8892, file: !8118, line: 491, type: !8133, align: 1)
!8892 = distinct !DILexicalBlock(scope: !8878, file: !8118, line: 491, column: 43)
!8893 = !DILocalVariable(name: "val", scope: !8894, file: !8118, line: 491, type: !7, align: 1)
!8894 = distinct !DILexicalBlock(scope: !8878, file: !8118, line: 491, column: 21)
!8895 = !DILocation(line: 434, column: 20, scope: !8664)
!8896 = !DILocation(line: 434, column: 27, scope: !8664)
!8897 = !DILocation(line: 471, column: 21, scope: !8676)
!8898 = !DILocation(line: 475, column: 47, scope: !8678)
!8899 = !DILocation(line: 475, column: 29, scope: !8680)
!8900 = !DILocation(line: 478, column: 70, scope: !8682)
!8901 = !DILocation(line: 478, column: 25, scope: !8684)
!8902 = !DILocation(line: 475, column: 47, scope: !8686)
!8903 = !DILocation(line: 475, column: 29, scope: !8688)
!8904 = !DILocation(line: 478, column: 70, scope: !8690)
!8905 = !DILocation(line: 478, column: 25, scope: !8692)
!8906 = !DILocation(line: 475, column: 47, scope: !8694)
!8907 = !DILocation(line: 475, column: 29, scope: !8696)
!8908 = !DILocation(line: 478, column: 70, scope: !8698)
!8909 = !DILocation(line: 478, column: 25, scope: !8700)
!8910 = !DILocation(line: 475, column: 47, scope: !8702)
!8911 = !DILocation(line: 475, column: 29, scope: !8704)
!8912 = !DILocation(line: 478, column: 70, scope: !8706)
!8913 = !DILocation(line: 478, column: 25, scope: !8708)
!8914 = !DILocation(line: 475, column: 47, scope: !8710)
!8915 = !DILocation(line: 475, column: 29, scope: !8712)
!8916 = !DILocation(line: 478, column: 70, scope: !8714)
!8917 = !DILocation(line: 478, column: 25, scope: !8716)
!8918 = !DILocation(line: 475, column: 47, scope: !8718)
!8919 = !DILocation(line: 475, column: 29, scope: !8720)
!8920 = !DILocation(line: 478, column: 70, scope: !8722)
!8921 = !DILocation(line: 478, column: 25, scope: !8724)
!8922 = !DILocation(line: 475, column: 47, scope: !8726)
!8923 = !DILocation(line: 475, column: 29, scope: !8728)
!8924 = !DILocation(line: 478, column: 70, scope: !8730)
!8925 = !DILocation(line: 478, column: 25, scope: !8732)
!8926 = !DILocation(line: 475, column: 47, scope: !8734)
!8927 = !DILocation(line: 475, column: 29, scope: !8736)
!8928 = !DILocation(line: 478, column: 70, scope: !8738)
!8929 = !DILocation(line: 478, column: 25, scope: !8740)
!8930 = !DILocation(line: 475, column: 47, scope: !8742)
!8931 = !DILocation(line: 475, column: 29, scope: !8744)
!8932 = !DILocation(line: 478, column: 70, scope: !8746)
!8933 = !DILocation(line: 478, column: 25, scope: !8748)
!8934 = !DILocation(line: 475, column: 47, scope: !8750)
!8935 = !DILocation(line: 475, column: 29, scope: !8752)
!8936 = !DILocation(line: 478, column: 70, scope: !8754)
!8937 = !DILocation(line: 478, column: 25, scope: !8756)
!8938 = !DILocation(line: 475, column: 47, scope: !8758)
!8939 = !DILocation(line: 475, column: 29, scope: !8760)
!8940 = !DILocation(line: 478, column: 70, scope: !8762)
!8941 = !DILocation(line: 478, column: 25, scope: !8764)
!8942 = !DILocation(line: 475, column: 47, scope: !8766)
!8943 = !DILocation(line: 475, column: 29, scope: !8768)
!8944 = !DILocation(line: 478, column: 70, scope: !8770)
!8945 = !DILocation(line: 478, column: 25, scope: !8772)
!8946 = !DILocation(line: 475, column: 47, scope: !8774)
!8947 = !DILocation(line: 475, column: 29, scope: !8776)
!8948 = !DILocation(line: 478, column: 70, scope: !8778)
!8949 = !DILocation(line: 478, column: 25, scope: !8780)
!8950 = !DILocation(line: 475, column: 47, scope: !8782)
!8951 = !DILocation(line: 475, column: 29, scope: !8784)
!8952 = !DILocation(line: 478, column: 70, scope: !8786)
!8953 = !DILocation(line: 478, column: 25, scope: !8788)
!8954 = !DILocation(line: 475, column: 47, scope: !8790)
!8955 = !DILocation(line: 475, column: 29, scope: !8792)
!8956 = !DILocation(line: 478, column: 70, scope: !8794)
!8957 = !DILocation(line: 478, column: 25, scope: !8796)
!8958 = !DILocation(line: 475, column: 47, scope: !8798)
!8959 = !DILocation(line: 475, column: 29, scope: !8800)
!8960 = !DILocation(line: 478, column: 70, scope: !8802)
!8961 = !DILocation(line: 478, column: 25, scope: !8804)
!8962 = !DILocation(line: 475, column: 47, scope: !8806)
!8963 = !DILocation(line: 475, column: 29, scope: !8808)
!8964 = !DILocation(line: 478, column: 70, scope: !8810)
!8965 = !DILocation(line: 478, column: 25, scope: !8812)
!8966 = !DILocation(line: 475, column: 47, scope: !8814)
!8967 = !DILocation(line: 475, column: 29, scope: !8816)
!8968 = !DILocation(line: 478, column: 70, scope: !8818)
!8969 = !DILocation(line: 478, column: 25, scope: !8820)
!8970 = !DILocation(line: 475, column: 47, scope: !8822)
!8971 = !DILocation(line: 475, column: 29, scope: !8824)
!8972 = !DILocation(line: 478, column: 70, scope: !8826)
!8973 = !DILocation(line: 478, column: 25, scope: !8828)
!8974 = !DILocation(line: 475, column: 47, scope: !8830)
!8975 = !DILocation(line: 475, column: 29, scope: !8832)
!8976 = !DILocation(line: 478, column: 70, scope: !8834)
!8977 = !DILocation(line: 478, column: 25, scope: !8836)
!8978 = !DILocation(line: 475, column: 47, scope: !8838)
!8979 = !DILocation(line: 475, column: 29, scope: !8840)
!8980 = !DILocation(line: 478, column: 70, scope: !8842)
!8981 = !DILocation(line: 478, column: 25, scope: !8844)
!8982 = !DILocation(line: 475, column: 47, scope: !8846)
!8983 = !DILocation(line: 475, column: 29, scope: !8848)
!8984 = !DILocation(line: 478, column: 70, scope: !8850)
!8985 = !DILocation(line: 478, column: 25, scope: !8852)
!8986 = !DILocation(line: 475, column: 47, scope: !8854)
!8987 = !DILocation(line: 475, column: 29, scope: !8856)
!8988 = !DILocation(line: 478, column: 70, scope: !8858)
!8989 = !DILocation(line: 478, column: 25, scope: !8860)
!8990 = !DILocation(line: 475, column: 47, scope: !8862)
!8991 = !DILocation(line: 475, column: 29, scope: !8864)
!8992 = !DILocation(line: 478, column: 70, scope: !8866)
!8993 = !DILocation(line: 478, column: 25, scope: !8868)
!8994 = !DILocation(line: 475, column: 47, scope: !8870)
!8995 = !DILocation(line: 475, column: 29, scope: !8872)
!8996 = !DILocation(line: 478, column: 70, scope: !8874)
!8997 = !DILocation(line: 478, column: 25, scope: !8876)
!8998 = !DILocation(line: 481, column: 21, scope: !8878)
!8999 = !DILocation(line: 484, column: 43, scope: !8880)
!9000 = !DILocation(line: 484, column: 25, scope: !8882)
!9001 = !DILocation(line: 487, column: 38, scope: !8884)
!9002 = !DILocation(line: 487, column: 21, scope: !8886)
!9003 = !DILocation(line: 488, column: 70, scope: !8888)
!9004 = !DILocation(line: 488, column: 21, scope: !8890)
!9005 = !DILocation(line: 491, column: 43, scope: !8892)
!9006 = !DILocation(line: 491, column: 21, scope: !8894)
!9007 = !DILocation(line: 471, column: 33, scope: !8664)
!9008 = !DILocation(line: 473, column: 46, scope: !8676)
!9009 = !DILocation(line: 474, column: 29, scope: !8676)
!9010 = !DILocation(line: 474, column: 28, scope: !8676)
!9011 = !DILocation(line: 477, column: 25, scope: !8676)
!9012 = !DILocation(line: 478, column: 25, scope: !8676)
!9013 = !DILocation(line: 475, column: 29, scope: !8676)
!9014 = !DILocation(line: 475, column: 29, scope: !8678)
!9015 = !DILocation(line: 494, column: 14, scope: !8664)
!9016 = !DILocation(line: 478, column: 25, scope: !8682)
!9017 = !DILocation(line: 475, column: 29, scope: !8686)
!9018 = !DILocation(line: 478, column: 25, scope: !8690)
!9019 = !DILocation(line: 475, column: 29, scope: !8694)
!9020 = !DILocation(line: 478, column: 25, scope: !8698)
!9021 = !DILocation(line: 475, column: 29, scope: !8702)
!9022 = !DILocation(line: 478, column: 25, scope: !8706)
!9023 = !DILocation(line: 475, column: 29, scope: !8710)
!9024 = !DILocation(line: 478, column: 25, scope: !8714)
!9025 = !DILocation(line: 475, column: 29, scope: !8718)
!9026 = !DILocation(line: 478, column: 25, scope: !8722)
!9027 = !DILocation(line: 475, column: 29, scope: !8726)
!9028 = !DILocation(line: 478, column: 25, scope: !8730)
!9029 = !DILocation(line: 475, column: 29, scope: !8734)
!9030 = !DILocation(line: 478, column: 25, scope: !8738)
!9031 = !DILocation(line: 475, column: 29, scope: !8742)
!9032 = !DILocation(line: 478, column: 25, scope: !8746)
!9033 = !DILocation(line: 475, column: 29, scope: !8750)
!9034 = !DILocation(line: 478, column: 25, scope: !8754)
!9035 = !DILocation(line: 475, column: 29, scope: !8758)
!9036 = !DILocation(line: 478, column: 25, scope: !8762)
!9037 = !DILocation(line: 475, column: 29, scope: !8766)
!9038 = !DILocation(line: 478, column: 25, scope: !8770)
!9039 = !DILocation(line: 475, column: 29, scope: !8774)
!9040 = !DILocation(line: 478, column: 25, scope: !8778)
!9041 = !DILocation(line: 475, column: 29, scope: !8782)
!9042 = !DILocation(line: 478, column: 25, scope: !8786)
!9043 = !DILocation(line: 475, column: 29, scope: !8790)
!9044 = !DILocation(line: 478, column: 25, scope: !8794)
!9045 = !DILocation(line: 475, column: 29, scope: !8798)
!9046 = !DILocation(line: 478, column: 25, scope: !8802)
!9047 = !DILocation(line: 475, column: 29, scope: !8806)
!9048 = !DILocation(line: 478, column: 25, scope: !8810)
!9049 = !DILocation(line: 475, column: 29, scope: !8814)
!9050 = !DILocation(line: 478, column: 25, scope: !8818)
!9051 = !DILocation(line: 475, column: 29, scope: !8822)
!9052 = !DILocation(line: 478, column: 25, scope: !8826)
!9053 = !DILocation(line: 475, column: 29, scope: !8830)
!9054 = !DILocation(line: 478, column: 25, scope: !8834)
!9055 = !DILocation(line: 475, column: 29, scope: !8838)
!9056 = !DILocation(line: 478, column: 25, scope: !8842)
!9057 = !DILocation(line: 475, column: 29, scope: !8846)
!9058 = !DILocation(line: 478, column: 25, scope: !8850)
!9059 = !DILocation(line: 475, column: 29, scope: !8854)
!9060 = !DILocation(line: 478, column: 25, scope: !8858)
!9061 = !DILocation(line: 475, column: 29, scope: !8862)
!9062 = !DILocation(line: 478, column: 25, scope: !8866)
!9063 = !DILocation(line: 481, column: 34, scope: !8676)
!9064 = !DILocation(line: 481, column: 47, scope: !8676)
!9065 = !DILocation(line: 481, column: 46, scope: !8676)
!9066 = !DILocation(line: 482, column: 20, scope: !8878)
!9067 = !DILocation(line: 475, column: 29, scope: !8870)
!9068 = !DILocation(line: 478, column: 25, scope: !8874)
!9069 = !DILocation(line: 490, column: 20, scope: !8878)
!9070 = !DILocation(line: 483, column: 25, scope: !8878)
!9071 = !DILocation(line: 483, column: 24, scope: !8878)
!9072 = !DILocation(line: 486, column: 21, scope: !8878)
!9073 = !DILocation(line: 487, column: 21, scope: !8878)
!9074 = !DILocation(line: 484, column: 25, scope: !8878)
!9075 = !DILocation(line: 484, column: 25, scope: !8880)
!9076 = !DILocation(line: 488, column: 21, scope: !8878)
!9077 = !DILocation(line: 487, column: 21, scope: !8884)
!9078 = !DILocation(line: 488, column: 21, scope: !8888)
!9079 = !DILocation(line: 493, column: 17, scope: !8878)
!9080 = !DILocation(line: 491, column: 21, scope: !8878)
!9081 = !DILocation(line: 491, column: 21, scope: !8892)
!9082 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hef60be1b8f0c3bd7E", scope: !9083, file: !8118, line: 497, type: !8666, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9084)
!9083 = !DINamespace(name: "{impl#66}", scope: !8107)
!9084 = !{!9085, !9086}
!9085 = !DILocalVariable(name: "self", arg: 1, scope: !9082, file: !8118, line: 497, type: !8668)
!9086 = !DILocalVariable(name: "f", arg: 2, scope: !9082, file: !8118, line: 497, type: !210)
!9087 = !DILocation(line: 497, column: 20, scope: !9082)
!9088 = !DILocation(line: 497, column: 27, scope: !9082)
!9089 = !DILocation(line: 498, column: 17, scope: !9082)
!9090 = !DILocation(line: 499, column: 14, scope: !9082)
!9091 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17he427ac30a56c7329E", scope: !9092, file: !8118, line: 502, type: !8666, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9093)
!9092 = !DINamespace(name: "{impl#67}", scope: !8107)
!9093 = !{!9094, !9095}
!9094 = !DILocalVariable(name: "self", arg: 1, scope: !9091, file: !8118, line: 502, type: !8668)
!9095 = !DILocalVariable(name: "f", arg: 2, scope: !9091, file: !8118, line: 502, type: !210)
!9096 = !DILocation(line: 502, column: 20, scope: !9091)
!9097 = !DILocation(line: 502, column: 27, scope: !9091)
!9098 = !DILocation(line: 503, column: 17, scope: !9091)
!9099 = !DILocation(line: 504, column: 14, scope: !9091)
!9100 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17heec2dda5ba149a9eE", scope: !9101, file: !8118, line: 507, type: !8666, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9102)
!9101 = !DINamespace(name: "{impl#68}", scope: !8107)
!9102 = !{!9103, !9104}
!9103 = !DILocalVariable(name: "self", arg: 1, scope: !9100, file: !8118, line: 507, type: !8668)
!9104 = !DILocalVariable(name: "f", arg: 2, scope: !9100, file: !8118, line: 507, type: !210)
!9105 = !DILocation(line: 507, column: 20, scope: !9100)
!9106 = !DILocation(line: 507, column: 27, scope: !9100)
!9107 = !DILocation(line: 508, column: 17, scope: !9100)
!9108 = !DILocation(line: 509, column: 14, scope: !9100)
!9109 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h59bbb89e2c8b034bE", scope: !9110, file: !8118, line: 512, type: !8666, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9111)
!9110 = !DINamespace(name: "{impl#69}", scope: !8107)
!9111 = !{!9112, !9113}
!9112 = !DILocalVariable(name: "self", arg: 1, scope: !9109, file: !8118, line: 512, type: !8668)
!9113 = !DILocalVariable(name: "f", arg: 2, scope: !9109, file: !8118, line: 512, type: !210)
!9114 = !DILocation(line: 512, column: 20, scope: !9109)
!9115 = !DILocation(line: 512, column: 27, scope: !9109)
!9116 = !DILocation(line: 513, column: 17, scope: !9109)
!9117 = !DILocation(line: 514, column: 14, scope: !9109)
!9118 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h71bbf70797bae576E", scope: !8669, file: !8118, line: 532, type: !9119, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!9119 = !DISubroutineType(types: !9120)
!9120 = !{!8669}
!9121 = !DILocation(line: 541, column: 14, scope: !9118)
!9122 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h62e2f1bc8388e4bcE", scope: !8669, file: !8118, line: 545, type: !9123, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9125)
!9123 = !DISubroutineType(types: !9124)
!9124 = !{!20, !8668}
!9125 = !{!9126}
!9126 = !DILocalVariable(name: "self", arg: 1, scope: !9122, file: !8118, line: 545, type: !8668)
!9127 = !DILocation(line: 545, column: 31, scope: !9122)
!9128 = !DILocation(line: 546, column: 17, scope: !9122)
!9129 = !DILocation(line: 547, column: 14, scope: !9122)
!9130 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h4020bbaca27def6bE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9135)
!9131 = !DINamespace(name: "{impl#0}", scope: !9132)
!9132 = !DINamespace(name: "fmt", scope: !8665)
!9133 = !DISubroutineType(types: !9134)
!9134 = !{!310, !8668}
!9135 = !{!9136}
!9136 = !DILocalVariable(name: "self", arg: 1, scope: !9137, file: !8105, line: 79, type: !8668)
!9137 = !DILexicalBlockFile(scope: !9130, file: !8105, discriminator: 0)
!9138 = !DILocation(line: 79, column: 1, scope: !9137)
!9139 = !DILocation(line: 875, column: 11, scope: !9130)
!9140 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h6cecebfeacc1d6bcE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9141)
!9141 = !{!9142}
!9142 = !DILocalVariable(name: "self", arg: 1, scope: !9143, file: !8105, line: 79, type: !8668)
!9143 = !DILexicalBlockFile(scope: !9140, file: !8105, discriminator: 0)
!9144 = !DILocation(line: 79, column: 1, scope: !9143)
!9145 = !DILocation(line: 875, column: 11, scope: !9140)
!9146 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hde043b4ba2b376bdE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9147)
!9147 = !{!9148}
!9148 = !DILocalVariable(name: "self", arg: 1, scope: !9149, file: !8105, line: 79, type: !8668)
!9149 = !DILexicalBlockFile(scope: !9146, file: !8105, discriminator: 0)
!9150 = !DILocation(line: 79, column: 1, scope: !9149)
!9151 = !DILocation(line: 875, column: 11, scope: !9146)
!9152 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h64a2dd4a4f089440E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9153)
!9153 = !{!9154}
!9154 = !DILocalVariable(name: "self", arg: 1, scope: !9155, file: !8105, line: 79, type: !8668)
!9155 = !DILexicalBlockFile(scope: !9152, file: !8105, discriminator: 0)
!9156 = !DILocation(line: 79, column: 1, scope: !9155)
!9157 = !DILocation(line: 875, column: 11, scope: !9152)
!9158 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17hf04842394b035d6aE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9159)
!9159 = !{!9160}
!9160 = !DILocalVariable(name: "self", arg: 1, scope: !9161, file: !8105, line: 79, type: !8668)
!9161 = !DILexicalBlockFile(scope: !9158, file: !8105, discriminator: 0)
!9162 = !DILocation(line: 79, column: 1, scope: !9161)
!9163 = !DILocation(line: 875, column: 11, scope: !9158)
!9164 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h3b3c70a68412eac5E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9165)
!9165 = !{!9166}
!9166 = !DILocalVariable(name: "self", arg: 1, scope: !9167, file: !8105, line: 79, type: !8668)
!9167 = !DILexicalBlockFile(scope: !9164, file: !8105, discriminator: 0)
!9168 = !DILocation(line: 79, column: 1, scope: !9167)
!9169 = !DILocation(line: 875, column: 11, scope: !9164)
!9170 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hc4a9942a86672ae1E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9171)
!9171 = !{!9172}
!9172 = !DILocalVariable(name: "self", arg: 1, scope: !9173, file: !8105, line: 79, type: !8668)
!9173 = !DILexicalBlockFile(scope: !9170, file: !8105, discriminator: 0)
!9174 = !DILocation(line: 79, column: 1, scope: !9173)
!9175 = !DILocation(line: 875, column: 11, scope: !9170)
!9176 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h9c226b33e8221fbfE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9177)
!9177 = !{!9178}
!9178 = !DILocalVariable(name: "self", arg: 1, scope: !9179, file: !8105, line: 79, type: !8668)
!9179 = !DILexicalBlockFile(scope: !9176, file: !8105, discriminator: 0)
!9180 = !DILocation(line: 79, column: 1, scope: !9179)
!9181 = !DILocation(line: 875, column: 11, scope: !9176)
!9182 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9bbb7960df8459a3E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9183)
!9183 = !{!9184}
!9184 = !DILocalVariable(name: "self", arg: 1, scope: !9185, file: !8105, line: 79, type: !8668)
!9185 = !DILexicalBlockFile(scope: !9182, file: !8105, discriminator: 0)
!9186 = !DILocation(line: 79, column: 1, scope: !9185)
!9187 = !DILocation(line: 875, column: 11, scope: !9182)
!9188 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h692d5678a38d7abcE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9189)
!9189 = !{!9190}
!9190 = !DILocalVariable(name: "self", arg: 1, scope: !9191, file: !8105, line: 79, type: !8668)
!9191 = !DILexicalBlockFile(scope: !9188, file: !8105, discriminator: 0)
!9192 = !DILocation(line: 79, column: 1, scope: !9191)
!9193 = !DILocation(line: 875, column: 11, scope: !9188)
!9194 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hdd5b280d79d098d2E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9195)
!9195 = !{!9196}
!9196 = !DILocalVariable(name: "self", arg: 1, scope: !9197, file: !8105, line: 79, type: !8668)
!9197 = !DILexicalBlockFile(scope: !9194, file: !8105, discriminator: 0)
!9198 = !DILocation(line: 79, column: 1, scope: !9197)
!9199 = !DILocation(line: 875, column: 11, scope: !9194)
!9200 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hfb4b7b27b11d7893E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9201)
!9201 = !{!9202}
!9202 = !DILocalVariable(name: "self", arg: 1, scope: !9203, file: !8105, line: 79, type: !8668)
!9203 = !DILexicalBlockFile(scope: !9200, file: !8105, discriminator: 0)
!9204 = !DILocation(line: 79, column: 1, scope: !9203)
!9205 = !DILocation(line: 875, column: 11, scope: !9200)
!9206 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17he3afb6ce03f8c7c2E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9207)
!9207 = !{!9208}
!9208 = !DILocalVariable(name: "self", arg: 1, scope: !9209, file: !8105, line: 79, type: !8668)
!9209 = !DILexicalBlockFile(scope: !9206, file: !8105, discriminator: 0)
!9210 = !DILocation(line: 79, column: 1, scope: !9209)
!9211 = !DILocation(line: 875, column: 11, scope: !9206)
!9212 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17hd9f0d6cab79eb32fE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9213)
!9213 = !{!9214}
!9214 = !DILocalVariable(name: "self", arg: 1, scope: !9215, file: !8105, line: 79, type: !8668)
!9215 = !DILexicalBlockFile(scope: !9212, file: !8105, discriminator: 0)
!9216 = !DILocation(line: 79, column: 1, scope: !9215)
!9217 = !DILocation(line: 875, column: 11, scope: !9212)
!9218 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17ha0bf953611b5495cE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9219)
!9219 = !{!9220}
!9220 = !DILocalVariable(name: "self", arg: 1, scope: !9221, file: !8105, line: 79, type: !8668)
!9221 = !DILexicalBlockFile(scope: !9218, file: !8105, discriminator: 0)
!9222 = !DILocation(line: 79, column: 1, scope: !9221)
!9223 = !DILocation(line: 875, column: 11, scope: !9218)
!9224 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17hd44345e74f3e9882E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9225)
!9225 = !{!9226}
!9226 = !DILocalVariable(name: "self", arg: 1, scope: !9227, file: !8105, line: 79, type: !8668)
!9227 = !DILexicalBlockFile(scope: !9224, file: !8105, discriminator: 0)
!9228 = !DILocation(line: 79, column: 1, scope: !9227)
!9229 = !DILocation(line: 875, column: 11, scope: !9224)
!9230 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h1b0932316bc3a20aE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9231)
!9231 = !{!9232}
!9232 = !DILocalVariable(name: "self", arg: 1, scope: !9233, file: !8105, line: 79, type: !8668)
!9233 = !DILexicalBlockFile(scope: !9230, file: !8105, discriminator: 0)
!9234 = !DILocation(line: 79, column: 1, scope: !9233)
!9235 = !DILocation(line: 875, column: 11, scope: !9230)
!9236 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h2b5b1697205b0dc1E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9237)
!9237 = !{!9238}
!9238 = !DILocalVariable(name: "self", arg: 1, scope: !9239, file: !8105, line: 79, type: !8668)
!9239 = !DILexicalBlockFile(scope: !9236, file: !8105, discriminator: 0)
!9240 = !DILocation(line: 79, column: 1, scope: !9239)
!9241 = !DILocation(line: 875, column: 11, scope: !9236)
!9242 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17ha36d9779f25a917bE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9243)
!9243 = !{!9244}
!9244 = !DILocalVariable(name: "self", arg: 1, scope: !9245, file: !8105, line: 79, type: !8668)
!9245 = !DILexicalBlockFile(scope: !9242, file: !8105, discriminator: 0)
!9246 = !DILocation(line: 79, column: 1, scope: !9245)
!9247 = !DILocation(line: 875, column: 11, scope: !9242)
!9248 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17heb00a30a5691511bE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9249)
!9249 = !{!9250}
!9250 = !DILocalVariable(name: "self", arg: 1, scope: !9251, file: !8105, line: 79, type: !8668)
!9251 = !DILexicalBlockFile(scope: !9248, file: !8105, discriminator: 0)
!9252 = !DILocation(line: 79, column: 1, scope: !9251)
!9253 = !DILocation(line: 875, column: 11, scope: !9248)
!9254 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h7873361b550b32eaE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9255)
!9255 = !{!9256}
!9256 = !DILocalVariable(name: "self", arg: 1, scope: !9257, file: !8105, line: 79, type: !8668)
!9257 = !DILexicalBlockFile(scope: !9254, file: !8105, discriminator: 0)
!9258 = !DILocation(line: 79, column: 1, scope: !9257)
!9259 = !DILocation(line: 875, column: 11, scope: !9254)
!9260 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h965470d0a8298fc3E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9261)
!9261 = !{!9262}
!9262 = !DILocalVariable(name: "self", arg: 1, scope: !9263, file: !8105, line: 79, type: !8668)
!9263 = !DILexicalBlockFile(scope: !9260, file: !8105, discriminator: 0)
!9264 = !DILocation(line: 79, column: 1, scope: !9263)
!9265 = !DILocation(line: 875, column: 11, scope: !9260)
!9266 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hda2d7e7ea975e09fE", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9267)
!9267 = !{!9268}
!9268 = !DILocalVariable(name: "self", arg: 1, scope: !9269, file: !8105, line: 79, type: !8668)
!9269 = !DILexicalBlockFile(scope: !9266, file: !8105, discriminator: 0)
!9270 = !DILocation(line: 79, column: 1, scope: !9269)
!9271 = !DILocation(line: 875, column: 11, scope: !9266)
!9272 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17ha309749d2468eb88E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9273)
!9273 = !{!9274}
!9274 = !DILocalVariable(name: "self", arg: 1, scope: !9275, file: !8105, line: 79, type: !8668)
!9275 = !DILexicalBlockFile(scope: !9272, file: !8105, discriminator: 0)
!9276 = !DILocation(line: 79, column: 1, scope: !9275)
!9277 = !DILocation(line: 875, column: 11, scope: !9272)
!9278 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h65ce8baf1fab71d4E", scope: !9131, file: !8118, line: 460, type: !9133, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9279)
!9279 = !{!9280}
!9280 = !DILocalVariable(name: "self", arg: 1, scope: !9281, file: !8105, line: 79, type: !8668)
!9281 = !DILexicalBlockFile(scope: !9278, file: !8105, discriminator: 0)
!9282 = !DILocation(line: 79, column: 1, scope: !9281)
!9283 = !DILocation(line: 875, column: 11, scope: !9278)
!9284 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hc80a6d96db2f31deE", scope: !9285, file: !5153, line: 31, type: !9286, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9290)
!9285 = !DINamespace(name: "{impl#8}", scope: !782)
!9286 = !DISubroutineType(types: !9287)
!9287 = !{!192, !9288, !210}
!9288 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr0", baseType: !9289, size: 64, align: 64, dwarfAddressSpace: 0)
!9289 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr0", scope: !782, file: !2, align: 8, elements: !21, identifier: "7689230d4c35f686930216fed98170c")
!9290 = !{!9291, !9292}
!9291 = !DILocalVariable(name: "self", arg: 1, scope: !9284, file: !5153, line: 31, type: !9288)
!9292 = !DILocalVariable(name: "f", arg: 2, scope: !9284, file: !5153, line: 31, type: !210)
!9293 = !DILocation(line: 31, column: 18, scope: !9284)
!9294 = !DILocation(line: 31, column: 23, scope: !9284)
!9295 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h93f58c0a6bc0e6a3E", scope: !9296, file: !5153, line: 31, type: !9297, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9301)
!9296 = !DINamespace(name: "{impl#10}", scope: !782)
!9297 = !DISubroutineType(types: !9298)
!9298 = !{!192, !9299, !210}
!9299 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr1", baseType: !9300, size: 64, align: 64, dwarfAddressSpace: 0)
!9300 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr1", scope: !782, file: !2, align: 8, elements: !21, identifier: "efe366883dcc24edd7ec2ff007e4e0f0")
!9301 = !{!9302, !9303}
!9302 = !DILocalVariable(name: "self", arg: 1, scope: !9295, file: !5153, line: 31, type: !9299)
!9303 = !DILocalVariable(name: "f", arg: 2, scope: !9295, file: !5153, line: 31, type: !210)
!9304 = !DILocation(line: 31, column: 18, scope: !9295)
!9305 = !DILocation(line: 31, column: 23, scope: !9295)
!9306 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hfcf6fd00abea2232E", scope: !9307, file: !5153, line: 31, type: !9308, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9312)
!9307 = !DINamespace(name: "{impl#12}", scope: !782)
!9308 = !DISubroutineType(types: !9309)
!9309 = !{!192, !9310, !210}
!9310 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr2", baseType: !9311, size: 64, align: 64, dwarfAddressSpace: 0)
!9311 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr2", scope: !782, file: !2, align: 8, elements: !21, identifier: "d2b881ca5bd5b3c7e8674af372a04c57")
!9312 = !{!9313, !9314}
!9313 = !DILocalVariable(name: "self", arg: 1, scope: !9306, file: !5153, line: 31, type: !9310)
!9314 = !DILocalVariable(name: "f", arg: 2, scope: !9306, file: !5153, line: 31, type: !210)
!9315 = !DILocation(line: 31, column: 18, scope: !9306)
!9316 = !DILocation(line: 31, column: 23, scope: !9306)
!9317 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hd497b28a1ed7ab70E", scope: !9318, file: !5153, line: 31, type: !9319, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9323)
!9318 = !DINamespace(name: "{impl#14}", scope: !782)
!9319 = !DISubroutineType(types: !9320)
!9320 = !{!192, !9321, !210}
!9321 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr3", baseType: !9322, size: 64, align: 64, dwarfAddressSpace: 0)
!9322 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr3", scope: !782, file: !2, align: 8, elements: !21, identifier: "e1b86b9c7d50c10d5d3a0743e63f1acb")
!9323 = !{!9324, !9325}
!9324 = !DILocalVariable(name: "self", arg: 1, scope: !9317, file: !5153, line: 31, type: !9321)
!9325 = !DILocalVariable(name: "f", arg: 2, scope: !9317, file: !5153, line: 31, type: !210)
!9326 = !DILocation(line: 31, column: 18, scope: !9317)
!9327 = !DILocation(line: 31, column: 23, scope: !9317)
!9328 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h786ae8507fa8366cE", scope: !9329, file: !5153, line: 63, type: !9330, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9333)
!9329 = !DINamespace(name: "{impl#17}", scope: !782)
!9330 = !DISubroutineType(types: !9331)
!9331 = !{!192, !9332, !210}
!9332 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::DebugAddressRegisterNumber", baseType: !799, size: 64, align: 64, dwarfAddressSpace: 0)
!9333 = !{!9334, !9335}
!9334 = !DILocalVariable(name: "self", arg: 1, scope: !9328, file: !5153, line: 63, type: !9332)
!9335 = !DILocalVariable(name: "f", arg: 2, scope: !9328, file: !5153, line: 63, type: !210)
!9336 = !DILocation(line: 63, column: 23, scope: !9328)
!9337 = !DILocation(line: 63, column: 27, scope: !9328)
!9338 = !DILocation(line: 63, column: 28, scope: !9328)
!9339 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17hfa2737a7c1e0194fE", scope: !9340, file: !5153, line: 107, type: !9341, scopeLine: 107, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9345)
!9340 = !DINamespace(name: "{impl#22}", scope: !782)
!9341 = !DISubroutineType(types: !9342)
!9342 = !{!192, !9343, !210}
!9343 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6", baseType: !9344, size: 64, align: 64, dwarfAddressSpace: 0)
!9344 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6", scope: !782, file: !2, align: 8, elements: !21, identifier: "3b3c4f39a2dbdf375ced689c4f35a3a3")
!9345 = !{!9346, !9347}
!9346 = !DILocalVariable(name: "self", arg: 1, scope: !9339, file: !5153, line: 107, type: !9343)
!9347 = !DILocalVariable(name: "f", arg: 2, scope: !9339, file: !5153, line: 107, type: !210)
!9348 = !DILocation(line: 107, column: 10, scope: !9339)
!9349 = !DILocation(line: 107, column: 15, scope: !9339)
!9350 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc3cebe0fd3ed71f9E", scope: !9351, file: !8118, line: 434, type: !9352, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9355)
!9351 = !DINamespace(name: "{impl#32}", scope: !782)
!9352 = !DISubroutineType(types: !9353)
!9353 = !{!192, !9354, !210}
!9354 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !5197, size: 64, align: 64, dwarfAddressSpace: 0)
!9355 = !{!9356, !9357, !9358, !9360, !9362, !9364, !9366, !9368, !9370, !9372, !9374, !9376, !9378, !9380, !9382, !9384, !9386, !9388, !9390, !9392, !9394, !9396, !9398, !9400, !9402, !9404, !9406, !9408, !9410, !9412, !9414, !9416, !9418, !9420, !9422, !9424, !9426, !9428, !9430, !9432, !9434, !9436, !9438, !9440, !9442, !9444, !9446, !9448}
!9356 = !DILocalVariable(name: "self", arg: 1, scope: !9350, file: !8118, line: 434, type: !9354)
!9357 = !DILocalVariable(name: "f", arg: 2, scope: !9350, file: !8118, line: 434, type: !210)
!9358 = !DILocalVariable(name: "first", scope: !9359, file: !8118, line: 471, type: !310, align: 1)
!9359 = distinct !DILexicalBlock(scope: !9350, file: !8118, line: 471, column: 17)
!9360 = !DILocalVariable(name: "residual", scope: !9361, file: !8118, line: 475, type: !8133, align: 1)
!9361 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9362 = !DILocalVariable(name: "val", scope: !9363, file: !8118, line: 475, type: !7, align: 1)
!9363 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9364 = !DILocalVariable(name: "residual", scope: !9365, file: !8118, line: 478, type: !8133, align: 1)
!9365 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9366 = !DILocalVariable(name: "val", scope: !9367, file: !8118, line: 478, type: !7, align: 1)
!9367 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9368 = !DILocalVariable(name: "residual", scope: !9369, file: !8118, line: 475, type: !8133, align: 1)
!9369 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9370 = !DILocalVariable(name: "val", scope: !9371, file: !8118, line: 475, type: !7, align: 1)
!9371 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9372 = !DILocalVariable(name: "residual", scope: !9373, file: !8118, line: 478, type: !8133, align: 1)
!9373 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9374 = !DILocalVariable(name: "val", scope: !9375, file: !8118, line: 478, type: !7, align: 1)
!9375 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9376 = !DILocalVariable(name: "residual", scope: !9377, file: !8118, line: 475, type: !8133, align: 1)
!9377 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9378 = !DILocalVariable(name: "val", scope: !9379, file: !8118, line: 475, type: !7, align: 1)
!9379 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9380 = !DILocalVariable(name: "residual", scope: !9381, file: !8118, line: 478, type: !8133, align: 1)
!9381 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9382 = !DILocalVariable(name: "val", scope: !9383, file: !8118, line: 478, type: !7, align: 1)
!9383 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9384 = !DILocalVariable(name: "residual", scope: !9385, file: !8118, line: 475, type: !8133, align: 1)
!9385 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9386 = !DILocalVariable(name: "val", scope: !9387, file: !8118, line: 475, type: !7, align: 1)
!9387 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9388 = !DILocalVariable(name: "residual", scope: !9389, file: !8118, line: 478, type: !8133, align: 1)
!9389 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9390 = !DILocalVariable(name: "val", scope: !9391, file: !8118, line: 478, type: !7, align: 1)
!9391 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9392 = !DILocalVariable(name: "residual", scope: !9393, file: !8118, line: 475, type: !8133, align: 1)
!9393 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9394 = !DILocalVariable(name: "val", scope: !9395, file: !8118, line: 475, type: !7, align: 1)
!9395 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9396 = !DILocalVariable(name: "residual", scope: !9397, file: !8118, line: 478, type: !8133, align: 1)
!9397 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9398 = !DILocalVariable(name: "val", scope: !9399, file: !8118, line: 478, type: !7, align: 1)
!9399 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9400 = !DILocalVariable(name: "residual", scope: !9401, file: !8118, line: 475, type: !8133, align: 1)
!9401 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9402 = !DILocalVariable(name: "val", scope: !9403, file: !8118, line: 475, type: !7, align: 1)
!9403 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9404 = !DILocalVariable(name: "residual", scope: !9405, file: !8118, line: 478, type: !8133, align: 1)
!9405 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9406 = !DILocalVariable(name: "val", scope: !9407, file: !8118, line: 478, type: !7, align: 1)
!9407 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9408 = !DILocalVariable(name: "residual", scope: !9409, file: !8118, line: 475, type: !8133, align: 1)
!9409 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9410 = !DILocalVariable(name: "val", scope: !9411, file: !8118, line: 475, type: !7, align: 1)
!9411 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9412 = !DILocalVariable(name: "residual", scope: !9413, file: !8118, line: 478, type: !8133, align: 1)
!9413 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9414 = !DILocalVariable(name: "val", scope: !9415, file: !8118, line: 478, type: !7, align: 1)
!9415 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9416 = !DILocalVariable(name: "residual", scope: !9417, file: !8118, line: 475, type: !8133, align: 1)
!9417 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9418 = !DILocalVariable(name: "val", scope: !9419, file: !8118, line: 475, type: !7, align: 1)
!9419 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9420 = !DILocalVariable(name: "residual", scope: !9421, file: !8118, line: 478, type: !8133, align: 1)
!9421 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9422 = !DILocalVariable(name: "val", scope: !9423, file: !8118, line: 478, type: !7, align: 1)
!9423 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9424 = !DILocalVariable(name: "residual", scope: !9425, file: !8118, line: 475, type: !8133, align: 1)
!9425 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 47)
!9426 = !DILocalVariable(name: "val", scope: !9427, file: !8118, line: 475, type: !7, align: 1)
!9427 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 475, column: 29)
!9428 = !DILocalVariable(name: "residual", scope: !9429, file: !8118, line: 478, type: !8133, align: 1)
!9429 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 70)
!9430 = !DILocalVariable(name: "val", scope: !9431, file: !8118, line: 478, type: !7, align: 1)
!9431 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 478, column: 25)
!9432 = !DILocalVariable(name: "extra_bits", scope: !9433, file: !8118, line: 481, type: !20, align: 8)
!9433 = distinct !DILexicalBlock(scope: !9359, file: !8118, line: 481, column: 17)
!9434 = !DILocalVariable(name: "residual", scope: !9435, file: !8118, line: 484, type: !8133, align: 1)
!9435 = distinct !DILexicalBlock(scope: !9433, file: !8118, line: 484, column: 43)
!9436 = !DILocalVariable(name: "val", scope: !9437, file: !8118, line: 484, type: !7, align: 1)
!9437 = distinct !DILexicalBlock(scope: !9433, file: !8118, line: 484, column: 25)
!9438 = !DILocalVariable(name: "residual", scope: !9439, file: !8118, line: 487, type: !8133, align: 1)
!9439 = distinct !DILexicalBlock(scope: !9433, file: !8118, line: 487, column: 38)
!9440 = !DILocalVariable(name: "val", scope: !9441, file: !8118, line: 487, type: !7, align: 1)
!9441 = distinct !DILexicalBlock(scope: !9433, file: !8118, line: 487, column: 21)
!9442 = !DILocalVariable(name: "residual", scope: !9443, file: !8118, line: 488, type: !8133, align: 1)
!9443 = distinct !DILexicalBlock(scope: !9433, file: !8118, line: 488, column: 70)
!9444 = !DILocalVariable(name: "val", scope: !9445, file: !8118, line: 488, type: !7, align: 1)
!9445 = distinct !DILexicalBlock(scope: !9433, file: !8118, line: 488, column: 21)
!9446 = !DILocalVariable(name: "residual", scope: !9447, file: !8118, line: 491, type: !8133, align: 1)
!9447 = distinct !DILexicalBlock(scope: !9433, file: !8118, line: 491, column: 43)
!9448 = !DILocalVariable(name: "val", scope: !9449, file: !8118, line: 491, type: !7, align: 1)
!9449 = distinct !DILexicalBlock(scope: !9433, file: !8118, line: 491, column: 21)
!9450 = !DILocation(line: 434, column: 20, scope: !9350)
!9451 = !DILocation(line: 434, column: 27, scope: !9350)
!9452 = !DILocation(line: 471, column: 21, scope: !9359)
!9453 = !DILocation(line: 475, column: 47, scope: !9361)
!9454 = !DILocation(line: 475, column: 29, scope: !9363)
!9455 = !DILocation(line: 478, column: 70, scope: !9365)
!9456 = !DILocation(line: 478, column: 25, scope: !9367)
!9457 = !DILocation(line: 475, column: 47, scope: !9369)
!9458 = !DILocation(line: 475, column: 29, scope: !9371)
!9459 = !DILocation(line: 478, column: 70, scope: !9373)
!9460 = !DILocation(line: 478, column: 25, scope: !9375)
!9461 = !DILocation(line: 475, column: 47, scope: !9377)
!9462 = !DILocation(line: 475, column: 29, scope: !9379)
!9463 = !DILocation(line: 478, column: 70, scope: !9381)
!9464 = !DILocation(line: 478, column: 25, scope: !9383)
!9465 = !DILocation(line: 475, column: 47, scope: !9385)
!9466 = !DILocation(line: 475, column: 29, scope: !9387)
!9467 = !DILocation(line: 478, column: 70, scope: !9389)
!9468 = !DILocation(line: 478, column: 25, scope: !9391)
!9469 = !DILocation(line: 475, column: 47, scope: !9393)
!9470 = !DILocation(line: 475, column: 29, scope: !9395)
!9471 = !DILocation(line: 478, column: 70, scope: !9397)
!9472 = !DILocation(line: 478, column: 25, scope: !9399)
!9473 = !DILocation(line: 475, column: 47, scope: !9401)
!9474 = !DILocation(line: 475, column: 29, scope: !9403)
!9475 = !DILocation(line: 478, column: 70, scope: !9405)
!9476 = !DILocation(line: 478, column: 25, scope: !9407)
!9477 = !DILocation(line: 475, column: 47, scope: !9409)
!9478 = !DILocation(line: 475, column: 29, scope: !9411)
!9479 = !DILocation(line: 478, column: 70, scope: !9413)
!9480 = !DILocation(line: 478, column: 25, scope: !9415)
!9481 = !DILocation(line: 475, column: 47, scope: !9417)
!9482 = !DILocation(line: 475, column: 29, scope: !9419)
!9483 = !DILocation(line: 478, column: 70, scope: !9421)
!9484 = !DILocation(line: 478, column: 25, scope: !9423)
!9485 = !DILocation(line: 475, column: 47, scope: !9425)
!9486 = !DILocation(line: 475, column: 29, scope: !9427)
!9487 = !DILocation(line: 478, column: 70, scope: !9429)
!9488 = !DILocation(line: 478, column: 25, scope: !9431)
!9489 = !DILocation(line: 481, column: 21, scope: !9433)
!9490 = !DILocation(line: 484, column: 43, scope: !9435)
!9491 = !DILocation(line: 484, column: 25, scope: !9437)
!9492 = !DILocation(line: 487, column: 38, scope: !9439)
!9493 = !DILocation(line: 487, column: 21, scope: !9441)
!9494 = !DILocation(line: 488, column: 70, scope: !9443)
!9495 = !DILocation(line: 488, column: 21, scope: !9445)
!9496 = !DILocation(line: 491, column: 43, scope: !9447)
!9497 = !DILocation(line: 491, column: 21, scope: !9449)
!9498 = !DILocation(line: 471, column: 33, scope: !9350)
!9499 = !DILocation(line: 473, column: 46, scope: !9359)
!9500 = !DILocation(line: 474, column: 29, scope: !9359)
!9501 = !DILocation(line: 474, column: 28, scope: !9359)
!9502 = !DILocation(line: 477, column: 25, scope: !9359)
!9503 = !DILocation(line: 478, column: 25, scope: !9359)
!9504 = !DILocation(line: 475, column: 29, scope: !9359)
!9505 = !DILocation(line: 475, column: 29, scope: !9361)
!9506 = !DILocation(line: 494, column: 14, scope: !9350)
!9507 = !DILocation(line: 478, column: 25, scope: !9365)
!9508 = !DILocation(line: 475, column: 29, scope: !9369)
!9509 = !DILocation(line: 478, column: 25, scope: !9373)
!9510 = !DILocation(line: 475, column: 29, scope: !9377)
!9511 = !DILocation(line: 478, column: 25, scope: !9381)
!9512 = !DILocation(line: 475, column: 29, scope: !9385)
!9513 = !DILocation(line: 478, column: 25, scope: !9389)
!9514 = !DILocation(line: 475, column: 29, scope: !9393)
!9515 = !DILocation(line: 478, column: 25, scope: !9397)
!9516 = !DILocation(line: 475, column: 29, scope: !9401)
!9517 = !DILocation(line: 478, column: 25, scope: !9405)
!9518 = !DILocation(line: 475, column: 29, scope: !9409)
!9519 = !DILocation(line: 478, column: 25, scope: !9413)
!9520 = !DILocation(line: 475, column: 29, scope: !9417)
!9521 = !DILocation(line: 478, column: 25, scope: !9421)
!9522 = !DILocation(line: 481, column: 34, scope: !9359)
!9523 = !DILocation(line: 481, column: 47, scope: !9359)
!9524 = !DILocation(line: 481, column: 46, scope: !9359)
!9525 = !DILocation(line: 482, column: 20, scope: !9433)
!9526 = !DILocation(line: 475, column: 29, scope: !9425)
!9527 = !DILocation(line: 478, column: 25, scope: !9429)
!9528 = !DILocation(line: 490, column: 20, scope: !9433)
!9529 = !DILocation(line: 483, column: 25, scope: !9433)
!9530 = !DILocation(line: 483, column: 24, scope: !9433)
!9531 = !DILocation(line: 486, column: 21, scope: !9433)
!9532 = !DILocation(line: 487, column: 21, scope: !9433)
!9533 = !DILocation(line: 484, column: 25, scope: !9433)
!9534 = !DILocation(line: 484, column: 25, scope: !9435)
!9535 = !DILocation(line: 488, column: 21, scope: !9433)
!9536 = !DILocation(line: 487, column: 21, scope: !9439)
!9537 = !DILocation(line: 488, column: 21, scope: !9443)
!9538 = !DILocation(line: 493, column: 17, scope: !9433)
!9539 = !DILocation(line: 491, column: 21, scope: !9433)
!9540 = !DILocation(line: 491, column: 21, scope: !9447)
!9541 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h1917b42215dabdb0E", scope: !9542, file: !8118, line: 497, type: !9352, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9543)
!9542 = !DINamespace(name: "{impl#33}", scope: !782)
!9543 = !{!9544, !9545}
!9544 = !DILocalVariable(name: "self", arg: 1, scope: !9541, file: !8118, line: 497, type: !9354)
!9545 = !DILocalVariable(name: "f", arg: 2, scope: !9541, file: !8118, line: 497, type: !210)
!9546 = !DILocation(line: 497, column: 20, scope: !9541)
!9547 = !DILocation(line: 497, column: 27, scope: !9541)
!9548 = !DILocation(line: 498, column: 17, scope: !9541)
!9549 = !DILocation(line: 499, column: 14, scope: !9541)
!9550 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hbda80d5c883e28f6E", scope: !9551, file: !8118, line: 502, type: !9352, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9552)
!9551 = !DINamespace(name: "{impl#34}", scope: !782)
!9552 = !{!9553, !9554}
!9553 = !DILocalVariable(name: "self", arg: 1, scope: !9550, file: !8118, line: 502, type: !9354)
!9554 = !DILocalVariable(name: "f", arg: 2, scope: !9550, file: !8118, line: 502, type: !210)
!9555 = !DILocation(line: 502, column: 20, scope: !9550)
!9556 = !DILocation(line: 502, column: 27, scope: !9550)
!9557 = !DILocation(line: 503, column: 17, scope: !9550)
!9558 = !DILocation(line: 504, column: 14, scope: !9550)
!9559 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17haae1502ed7af7a66E", scope: !9560, file: !8118, line: 507, type: !9352, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9561)
!9560 = !DINamespace(name: "{impl#35}", scope: !782)
!9561 = !{!9562, !9563}
!9562 = !DILocalVariable(name: "self", arg: 1, scope: !9559, file: !8118, line: 507, type: !9354)
!9563 = !DILocalVariable(name: "f", arg: 2, scope: !9559, file: !8118, line: 507, type: !210)
!9564 = !DILocation(line: 507, column: 20, scope: !9559)
!9565 = !DILocation(line: 507, column: 27, scope: !9559)
!9566 = !DILocation(line: 508, column: 17, scope: !9559)
!9567 = !DILocation(line: 509, column: 14, scope: !9559)
!9568 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h5226cfd38a7865b1E", scope: !9569, file: !8118, line: 512, type: !9352, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9570)
!9569 = !DINamespace(name: "{impl#36}", scope: !782)
!9570 = !{!9571, !9572}
!9571 = !DILocalVariable(name: "self", arg: 1, scope: !9568, file: !8118, line: 512, type: !9354)
!9572 = !DILocalVariable(name: "f", arg: 2, scope: !9568, file: !8118, line: 512, type: !210)
!9573 = !DILocation(line: 512, column: 20, scope: !9568)
!9574 = !DILocation(line: 512, column: 27, scope: !9568)
!9575 = !DILocation(line: 513, column: 17, scope: !9568)
!9576 = !DILocation(line: 514, column: 14, scope: !9568)
!9577 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h69c2bac86eb8bf54E", scope: !5197, file: !8118, line: 532, type: !9578, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!9578 = !DISubroutineType(types: !9579)
!9579 = !{!5197}
!9580 = !DILocation(line: 541, column: 14, scope: !9577)
!9581 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h1383bf8122864b9eE", scope: !5197, file: !8118, line: 545, type: !9582, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9584)
!9582 = !DISubroutineType(types: !9583)
!9583 = !{!20, !9354}
!9584 = !{!9585}
!9585 = !DILocalVariable(name: "self", arg: 1, scope: !9581, file: !8118, line: 545, type: !9354)
!9586 = !DILocation(line: 545, column: 31, scope: !9581)
!9587 = !DILocation(line: 546, column: 17, scope: !9581)
!9588 = !DILocation(line: 547, column: 14, scope: !9581)
!9589 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h987f2342a42c76d1E", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9594)
!9590 = !DINamespace(name: "{impl#0}", scope: !9591)
!9591 = !DINamespace(name: "fmt", scope: !9351)
!9592 = !DISubroutineType(types: !9593)
!9593 = !{!310, !9354}
!9594 = !{!9595}
!9595 = !DILocalVariable(name: "self", arg: 1, scope: !9596, file: !5153, line: 110, type: !9354)
!9596 = !DILexicalBlockFile(scope: !9589, file: !5153, discriminator: 0)
!9597 = !DILocation(line: 110, column: 1, scope: !9596)
!9598 = !DILocation(line: 875, column: 11, scope: !9589)
!9599 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h69a489d55ed2ab69E", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9600)
!9600 = !{!9601}
!9601 = !DILocalVariable(name: "self", arg: 1, scope: !9602, file: !5153, line: 110, type: !9354)
!9602 = !DILexicalBlockFile(scope: !9599, file: !5153, discriminator: 0)
!9603 = !DILocation(line: 110, column: 1, scope: !9602)
!9604 = !DILocation(line: 875, column: 11, scope: !9599)
!9605 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217had8be5e4e5f89fa3E", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9606)
!9606 = !{!9607}
!9607 = !DILocalVariable(name: "self", arg: 1, scope: !9608, file: !5153, line: 110, type: !9354)
!9608 = !DILexicalBlockFile(scope: !9605, file: !5153, discriminator: 0)
!9609 = !DILocation(line: 110, column: 1, scope: !9608)
!9610 = !DILocation(line: 875, column: 11, scope: !9605)
!9611 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317hc5d4475430e44697E", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9612)
!9612 = !{!9613}
!9613 = !DILocalVariable(name: "self", arg: 1, scope: !9614, file: !5153, line: 110, type: !9354)
!9614 = !DILexicalBlockFile(scope: !9611, file: !5153, discriminator: 0)
!9615 = !DILocation(line: 110, column: 1, scope: !9614)
!9616 = !DILocation(line: 875, column: 11, scope: !9611)
!9617 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h135fdad40df434ceE", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9618)
!9618 = !{!9619}
!9619 = !DILocalVariable(name: "self", arg: 1, scope: !9620, file: !5153, line: 110, type: !9354)
!9620 = !DILexicalBlockFile(scope: !9617, file: !5153, discriminator: 0)
!9621 = !DILocation(line: 110, column: 1, scope: !9620)
!9622 = !DILocation(line: 875, column: 11, scope: !9617)
!9623 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h2a89cb5706dc26dbE", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9624)
!9624 = !{!9625}
!9625 = !DILocalVariable(name: "self", arg: 1, scope: !9626, file: !5153, line: 110, type: !9354)
!9626 = !DILexicalBlockFile(scope: !9623, file: !5153, discriminator: 0)
!9627 = !DILocation(line: 110, column: 1, scope: !9626)
!9628 = !DILocation(line: 875, column: 11, scope: !9623)
!9629 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h14c903d88f73f636E", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9630)
!9630 = !{!9631}
!9631 = !DILocalVariable(name: "self", arg: 1, scope: !9632, file: !5153, line: 110, type: !9354)
!9632 = !DILexicalBlockFile(scope: !9629, file: !5153, discriminator: 0)
!9633 = !DILocation(line: 110, column: 1, scope: !9632)
!9634 = !DILocation(line: 875, column: 11, scope: !9629)
!9635 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h2968c45c27b6314cE", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9636)
!9636 = !{!9637}
!9637 = !DILocalVariable(name: "self", arg: 1, scope: !9638, file: !5153, line: 110, type: !9354)
!9638 = !DILexicalBlockFile(scope: !9635, file: !5153, discriminator: 0)
!9639 = !DILocation(line: 110, column: 1, scope: !9638)
!9640 = !DILocation(line: 875, column: 11, scope: !9635)
!9641 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hf87e7f4dee3bedceE", scope: !9590, file: !8118, line: 460, type: !9592, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9642)
!9642 = !{!9643}
!9643 = !DILocalVariable(name: "self", arg: 1, scope: !9644, file: !5153, line: 110, type: !9354)
!9644 = !DILexicalBlockFile(scope: !9641, file: !5153, discriminator: 0)
!9645 = !DILocation(line: 110, column: 1, scope: !9644)
!9646 = !DILocation(line: 875, column: 11, scope: !9641)
!9647 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h41bc2dec04026233E", scope: !9648, file: !8118, line: 434, type: !9649, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9652)
!9648 = !DINamespace(name: "{impl#58}", scope: !782)
!9649 = !DISubroutineType(types: !9650)
!9650 = !{!192, !9651, !210}
!9651 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !5213, size: 64, align: 64, dwarfAddressSpace: 0)
!9652 = !{!9653, !9654, !9655, !9657, !9659, !9661, !9663, !9665, !9667, !9669, !9671, !9673, !9675, !9677, !9679, !9681, !9683, !9685, !9687, !9689, !9691, !9693, !9695, !9697, !9699, !9701, !9703, !9705, !9707, !9709, !9711, !9713, !9715, !9717, !9719, !9721, !9723, !9725, !9727, !9729, !9731, !9733, !9735, !9737, !9739, !9741, !9743, !9745, !9747, !9749, !9751, !9753, !9755, !9757, !9759, !9761, !9763, !9765, !9767, !9769}
!9653 = !DILocalVariable(name: "self", arg: 1, scope: !9647, file: !8118, line: 434, type: !9651)
!9654 = !DILocalVariable(name: "f", arg: 2, scope: !9647, file: !8118, line: 434, type: !210)
!9655 = !DILocalVariable(name: "first", scope: !9656, file: !8118, line: 471, type: !310, align: 1)
!9656 = distinct !DILexicalBlock(scope: !9647, file: !8118, line: 471, column: 17)
!9657 = !DILocalVariable(name: "residual", scope: !9658, file: !8118, line: 475, type: !8133, align: 1)
!9658 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9659 = !DILocalVariable(name: "val", scope: !9660, file: !8118, line: 475, type: !7, align: 1)
!9660 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9661 = !DILocalVariable(name: "residual", scope: !9662, file: !8118, line: 478, type: !8133, align: 1)
!9662 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9663 = !DILocalVariable(name: "val", scope: !9664, file: !8118, line: 478, type: !7, align: 1)
!9664 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9665 = !DILocalVariable(name: "residual", scope: !9666, file: !8118, line: 475, type: !8133, align: 1)
!9666 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9667 = !DILocalVariable(name: "val", scope: !9668, file: !8118, line: 475, type: !7, align: 1)
!9668 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9669 = !DILocalVariable(name: "residual", scope: !9670, file: !8118, line: 478, type: !8133, align: 1)
!9670 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9671 = !DILocalVariable(name: "val", scope: !9672, file: !8118, line: 478, type: !7, align: 1)
!9672 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9673 = !DILocalVariable(name: "residual", scope: !9674, file: !8118, line: 475, type: !8133, align: 1)
!9674 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9675 = !DILocalVariable(name: "val", scope: !9676, file: !8118, line: 475, type: !7, align: 1)
!9676 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9677 = !DILocalVariable(name: "residual", scope: !9678, file: !8118, line: 478, type: !8133, align: 1)
!9678 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9679 = !DILocalVariable(name: "val", scope: !9680, file: !8118, line: 478, type: !7, align: 1)
!9680 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9681 = !DILocalVariable(name: "residual", scope: !9682, file: !8118, line: 475, type: !8133, align: 1)
!9682 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9683 = !DILocalVariable(name: "val", scope: !9684, file: !8118, line: 475, type: !7, align: 1)
!9684 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9685 = !DILocalVariable(name: "residual", scope: !9686, file: !8118, line: 478, type: !8133, align: 1)
!9686 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9687 = !DILocalVariable(name: "val", scope: !9688, file: !8118, line: 478, type: !7, align: 1)
!9688 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9689 = !DILocalVariable(name: "residual", scope: !9690, file: !8118, line: 475, type: !8133, align: 1)
!9690 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9691 = !DILocalVariable(name: "val", scope: !9692, file: !8118, line: 475, type: !7, align: 1)
!9692 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9693 = !DILocalVariable(name: "residual", scope: !9694, file: !8118, line: 478, type: !8133, align: 1)
!9694 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9695 = !DILocalVariable(name: "val", scope: !9696, file: !8118, line: 478, type: !7, align: 1)
!9696 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9697 = !DILocalVariable(name: "residual", scope: !9698, file: !8118, line: 475, type: !8133, align: 1)
!9698 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9699 = !DILocalVariable(name: "val", scope: !9700, file: !8118, line: 475, type: !7, align: 1)
!9700 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9701 = !DILocalVariable(name: "residual", scope: !9702, file: !8118, line: 478, type: !8133, align: 1)
!9702 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9703 = !DILocalVariable(name: "val", scope: !9704, file: !8118, line: 478, type: !7, align: 1)
!9704 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9705 = !DILocalVariable(name: "residual", scope: !9706, file: !8118, line: 475, type: !8133, align: 1)
!9706 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9707 = !DILocalVariable(name: "val", scope: !9708, file: !8118, line: 475, type: !7, align: 1)
!9708 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9709 = !DILocalVariable(name: "residual", scope: !9710, file: !8118, line: 478, type: !8133, align: 1)
!9710 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9711 = !DILocalVariable(name: "val", scope: !9712, file: !8118, line: 478, type: !7, align: 1)
!9712 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9713 = !DILocalVariable(name: "residual", scope: !9714, file: !8118, line: 475, type: !8133, align: 1)
!9714 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9715 = !DILocalVariable(name: "val", scope: !9716, file: !8118, line: 475, type: !7, align: 1)
!9716 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9717 = !DILocalVariable(name: "residual", scope: !9718, file: !8118, line: 478, type: !8133, align: 1)
!9718 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9719 = !DILocalVariable(name: "val", scope: !9720, file: !8118, line: 478, type: !7, align: 1)
!9720 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9721 = !DILocalVariable(name: "residual", scope: !9722, file: !8118, line: 475, type: !8133, align: 1)
!9722 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9723 = !DILocalVariable(name: "val", scope: !9724, file: !8118, line: 475, type: !7, align: 1)
!9724 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9725 = !DILocalVariable(name: "residual", scope: !9726, file: !8118, line: 478, type: !8133, align: 1)
!9726 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9727 = !DILocalVariable(name: "val", scope: !9728, file: !8118, line: 478, type: !7, align: 1)
!9728 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9729 = !DILocalVariable(name: "residual", scope: !9730, file: !8118, line: 475, type: !8133, align: 1)
!9730 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9731 = !DILocalVariable(name: "val", scope: !9732, file: !8118, line: 475, type: !7, align: 1)
!9732 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9733 = !DILocalVariable(name: "residual", scope: !9734, file: !8118, line: 478, type: !8133, align: 1)
!9734 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9735 = !DILocalVariable(name: "val", scope: !9736, file: !8118, line: 478, type: !7, align: 1)
!9736 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9737 = !DILocalVariable(name: "residual", scope: !9738, file: !8118, line: 475, type: !8133, align: 1)
!9738 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9739 = !DILocalVariable(name: "val", scope: !9740, file: !8118, line: 475, type: !7, align: 1)
!9740 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9741 = !DILocalVariable(name: "residual", scope: !9742, file: !8118, line: 478, type: !8133, align: 1)
!9742 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9743 = !DILocalVariable(name: "val", scope: !9744, file: !8118, line: 478, type: !7, align: 1)
!9744 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9745 = !DILocalVariable(name: "residual", scope: !9746, file: !8118, line: 475, type: !8133, align: 1)
!9746 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 47)
!9747 = !DILocalVariable(name: "val", scope: !9748, file: !8118, line: 475, type: !7, align: 1)
!9748 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 475, column: 29)
!9749 = !DILocalVariable(name: "residual", scope: !9750, file: !8118, line: 478, type: !8133, align: 1)
!9750 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 70)
!9751 = !DILocalVariable(name: "val", scope: !9752, file: !8118, line: 478, type: !7, align: 1)
!9752 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 478, column: 25)
!9753 = !DILocalVariable(name: "extra_bits", scope: !9754, file: !8118, line: 481, type: !20, align: 8)
!9754 = distinct !DILexicalBlock(scope: !9656, file: !8118, line: 481, column: 17)
!9755 = !DILocalVariable(name: "residual", scope: !9756, file: !8118, line: 484, type: !8133, align: 1)
!9756 = distinct !DILexicalBlock(scope: !9754, file: !8118, line: 484, column: 43)
!9757 = !DILocalVariable(name: "val", scope: !9758, file: !8118, line: 484, type: !7, align: 1)
!9758 = distinct !DILexicalBlock(scope: !9754, file: !8118, line: 484, column: 25)
!9759 = !DILocalVariable(name: "residual", scope: !9760, file: !8118, line: 487, type: !8133, align: 1)
!9760 = distinct !DILexicalBlock(scope: !9754, file: !8118, line: 487, column: 38)
!9761 = !DILocalVariable(name: "val", scope: !9762, file: !8118, line: 487, type: !7, align: 1)
!9762 = distinct !DILexicalBlock(scope: !9754, file: !8118, line: 487, column: 21)
!9763 = !DILocalVariable(name: "residual", scope: !9764, file: !8118, line: 488, type: !8133, align: 1)
!9764 = distinct !DILexicalBlock(scope: !9754, file: !8118, line: 488, column: 70)
!9765 = !DILocalVariable(name: "val", scope: !9766, file: !8118, line: 488, type: !7, align: 1)
!9766 = distinct !DILexicalBlock(scope: !9754, file: !8118, line: 488, column: 21)
!9767 = !DILocalVariable(name: "residual", scope: !9768, file: !8118, line: 491, type: !8133, align: 1)
!9768 = distinct !DILexicalBlock(scope: !9754, file: !8118, line: 491, column: 43)
!9769 = !DILocalVariable(name: "val", scope: !9770, file: !8118, line: 491, type: !7, align: 1)
!9770 = distinct !DILexicalBlock(scope: !9754, file: !8118, line: 491, column: 21)
!9771 = !DILocation(line: 434, column: 20, scope: !9647)
!9772 = !DILocation(line: 434, column: 27, scope: !9647)
!9773 = !DILocation(line: 471, column: 21, scope: !9656)
!9774 = !DILocation(line: 475, column: 47, scope: !9658)
!9775 = !DILocation(line: 475, column: 29, scope: !9660)
!9776 = !DILocation(line: 478, column: 70, scope: !9662)
!9777 = !DILocation(line: 478, column: 25, scope: !9664)
!9778 = !DILocation(line: 475, column: 47, scope: !9666)
!9779 = !DILocation(line: 475, column: 29, scope: !9668)
!9780 = !DILocation(line: 478, column: 70, scope: !9670)
!9781 = !DILocation(line: 478, column: 25, scope: !9672)
!9782 = !DILocation(line: 475, column: 47, scope: !9674)
!9783 = !DILocation(line: 475, column: 29, scope: !9676)
!9784 = !DILocation(line: 478, column: 70, scope: !9678)
!9785 = !DILocation(line: 478, column: 25, scope: !9680)
!9786 = !DILocation(line: 475, column: 47, scope: !9682)
!9787 = !DILocation(line: 475, column: 29, scope: !9684)
!9788 = !DILocation(line: 478, column: 70, scope: !9686)
!9789 = !DILocation(line: 478, column: 25, scope: !9688)
!9790 = !DILocation(line: 475, column: 47, scope: !9690)
!9791 = !DILocation(line: 475, column: 29, scope: !9692)
!9792 = !DILocation(line: 478, column: 70, scope: !9694)
!9793 = !DILocation(line: 478, column: 25, scope: !9696)
!9794 = !DILocation(line: 475, column: 47, scope: !9698)
!9795 = !DILocation(line: 475, column: 29, scope: !9700)
!9796 = !DILocation(line: 478, column: 70, scope: !9702)
!9797 = !DILocation(line: 478, column: 25, scope: !9704)
!9798 = !DILocation(line: 475, column: 47, scope: !9706)
!9799 = !DILocation(line: 475, column: 29, scope: !9708)
!9800 = !DILocation(line: 478, column: 70, scope: !9710)
!9801 = !DILocation(line: 478, column: 25, scope: !9712)
!9802 = !DILocation(line: 475, column: 47, scope: !9714)
!9803 = !DILocation(line: 475, column: 29, scope: !9716)
!9804 = !DILocation(line: 478, column: 70, scope: !9718)
!9805 = !DILocation(line: 478, column: 25, scope: !9720)
!9806 = !DILocation(line: 475, column: 47, scope: !9722)
!9807 = !DILocation(line: 475, column: 29, scope: !9724)
!9808 = !DILocation(line: 478, column: 70, scope: !9726)
!9809 = !DILocation(line: 478, column: 25, scope: !9728)
!9810 = !DILocation(line: 475, column: 47, scope: !9730)
!9811 = !DILocation(line: 475, column: 29, scope: !9732)
!9812 = !DILocation(line: 478, column: 70, scope: !9734)
!9813 = !DILocation(line: 478, column: 25, scope: !9736)
!9814 = !DILocation(line: 475, column: 47, scope: !9738)
!9815 = !DILocation(line: 475, column: 29, scope: !9740)
!9816 = !DILocation(line: 478, column: 70, scope: !9742)
!9817 = !DILocation(line: 478, column: 25, scope: !9744)
!9818 = !DILocation(line: 475, column: 47, scope: !9746)
!9819 = !DILocation(line: 475, column: 29, scope: !9748)
!9820 = !DILocation(line: 478, column: 70, scope: !9750)
!9821 = !DILocation(line: 478, column: 25, scope: !9752)
!9822 = !DILocation(line: 481, column: 21, scope: !9754)
!9823 = !DILocation(line: 484, column: 43, scope: !9756)
!9824 = !DILocation(line: 484, column: 25, scope: !9758)
!9825 = !DILocation(line: 487, column: 38, scope: !9760)
!9826 = !DILocation(line: 487, column: 21, scope: !9762)
!9827 = !DILocation(line: 488, column: 70, scope: !9764)
!9828 = !DILocation(line: 488, column: 21, scope: !9766)
!9829 = !DILocation(line: 491, column: 43, scope: !9768)
!9830 = !DILocation(line: 491, column: 21, scope: !9770)
!9831 = !DILocation(line: 471, column: 33, scope: !9647)
!9832 = !DILocation(line: 473, column: 46, scope: !9656)
!9833 = !DILocation(line: 474, column: 29, scope: !9656)
!9834 = !DILocation(line: 474, column: 28, scope: !9656)
!9835 = !DILocation(line: 477, column: 25, scope: !9656)
!9836 = !DILocation(line: 478, column: 25, scope: !9656)
!9837 = !DILocation(line: 475, column: 29, scope: !9656)
!9838 = !DILocation(line: 475, column: 29, scope: !9658)
!9839 = !DILocation(line: 494, column: 14, scope: !9647)
!9840 = !DILocation(line: 478, column: 25, scope: !9662)
!9841 = !DILocation(line: 475, column: 29, scope: !9666)
!9842 = !DILocation(line: 478, column: 25, scope: !9670)
!9843 = !DILocation(line: 475, column: 29, scope: !9674)
!9844 = !DILocation(line: 478, column: 25, scope: !9678)
!9845 = !DILocation(line: 475, column: 29, scope: !9682)
!9846 = !DILocation(line: 478, column: 25, scope: !9686)
!9847 = !DILocation(line: 475, column: 29, scope: !9690)
!9848 = !DILocation(line: 478, column: 25, scope: !9694)
!9849 = !DILocation(line: 475, column: 29, scope: !9698)
!9850 = !DILocation(line: 478, column: 25, scope: !9702)
!9851 = !DILocation(line: 475, column: 29, scope: !9706)
!9852 = !DILocation(line: 478, column: 25, scope: !9710)
!9853 = !DILocation(line: 475, column: 29, scope: !9714)
!9854 = !DILocation(line: 478, column: 25, scope: !9718)
!9855 = !DILocation(line: 475, column: 29, scope: !9722)
!9856 = !DILocation(line: 478, column: 25, scope: !9726)
!9857 = !DILocation(line: 475, column: 29, scope: !9730)
!9858 = !DILocation(line: 478, column: 25, scope: !9734)
!9859 = !DILocation(line: 475, column: 29, scope: !9738)
!9860 = !DILocation(line: 478, column: 25, scope: !9742)
!9861 = !DILocation(line: 481, column: 34, scope: !9656)
!9862 = !DILocation(line: 481, column: 47, scope: !9656)
!9863 = !DILocation(line: 481, column: 46, scope: !9656)
!9864 = !DILocation(line: 482, column: 20, scope: !9754)
!9865 = !DILocation(line: 475, column: 29, scope: !9746)
!9866 = !DILocation(line: 478, column: 25, scope: !9750)
!9867 = !DILocation(line: 490, column: 20, scope: !9754)
!9868 = !DILocation(line: 483, column: 25, scope: !9754)
!9869 = !DILocation(line: 483, column: 24, scope: !9754)
!9870 = !DILocation(line: 486, column: 21, scope: !9754)
!9871 = !DILocation(line: 487, column: 21, scope: !9754)
!9872 = !DILocation(line: 484, column: 25, scope: !9754)
!9873 = !DILocation(line: 484, column: 25, scope: !9756)
!9874 = !DILocation(line: 488, column: 21, scope: !9754)
!9875 = !DILocation(line: 487, column: 21, scope: !9760)
!9876 = !DILocation(line: 488, column: 21, scope: !9764)
!9877 = !DILocation(line: 493, column: 17, scope: !9754)
!9878 = !DILocation(line: 491, column: 21, scope: !9754)
!9879 = !DILocation(line: 491, column: 21, scope: !9768)
!9880 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h9c1597b921500faeE", scope: !9881, file: !8118, line: 497, type: !9649, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9882)
!9881 = !DINamespace(name: "{impl#59}", scope: !782)
!9882 = !{!9883, !9884}
!9883 = !DILocalVariable(name: "self", arg: 1, scope: !9880, file: !8118, line: 497, type: !9651)
!9884 = !DILocalVariable(name: "f", arg: 2, scope: !9880, file: !8118, line: 497, type: !210)
!9885 = !DILocation(line: 497, column: 20, scope: !9880)
!9886 = !DILocation(line: 497, column: 27, scope: !9880)
!9887 = !DILocation(line: 498, column: 17, scope: !9880)
!9888 = !DILocation(line: 499, column: 14, scope: !9880)
!9889 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hea8ff94951e70a4bE", scope: !9890, file: !8118, line: 502, type: !9649, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9891)
!9890 = !DINamespace(name: "{impl#60}", scope: !782)
!9891 = !{!9892, !9893}
!9892 = !DILocalVariable(name: "self", arg: 1, scope: !9889, file: !8118, line: 502, type: !9651)
!9893 = !DILocalVariable(name: "f", arg: 2, scope: !9889, file: !8118, line: 502, type: !210)
!9894 = !DILocation(line: 502, column: 20, scope: !9889)
!9895 = !DILocation(line: 502, column: 27, scope: !9889)
!9896 = !DILocation(line: 503, column: 17, scope: !9889)
!9897 = !DILocation(line: 504, column: 14, scope: !9889)
!9898 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hbc90baf03749ebe0E", scope: !9899, file: !8118, line: 507, type: !9649, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9900)
!9899 = !DINamespace(name: "{impl#61}", scope: !782)
!9900 = !{!9901, !9902}
!9901 = !DILocalVariable(name: "self", arg: 1, scope: !9898, file: !8118, line: 507, type: !9651)
!9902 = !DILocalVariable(name: "f", arg: 2, scope: !9898, file: !8118, line: 507, type: !210)
!9903 = !DILocation(line: 507, column: 20, scope: !9898)
!9904 = !DILocation(line: 507, column: 27, scope: !9898)
!9905 = !DILocation(line: 508, column: 17, scope: !9898)
!9906 = !DILocation(line: 509, column: 14, scope: !9898)
!9907 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3af1ed88c538324bE", scope: !9908, file: !8118, line: 512, type: !9649, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9909)
!9908 = !DINamespace(name: "{impl#62}", scope: !782)
!9909 = !{!9910, !9911}
!9910 = !DILocalVariable(name: "self", arg: 1, scope: !9907, file: !8118, line: 512, type: !9651)
!9911 = !DILocalVariable(name: "f", arg: 2, scope: !9907, file: !8118, line: 512, type: !210)
!9912 = !DILocation(line: 512, column: 20, scope: !9907)
!9913 = !DILocation(line: 512, column: 27, scope: !9907)
!9914 = !DILocation(line: 513, column: 17, scope: !9907)
!9915 = !DILocation(line: 514, column: 14, scope: !9907)
!9916 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17ha25daea9145887f4E", scope: !5213, file: !8118, line: 532, type: !9917, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!9917 = !DISubroutineType(types: !9918)
!9918 = !{!5213}
!9919 = !DILocation(line: 541, column: 14, scope: !9916)
!9920 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h39e11588a77df4cdE", scope: !5213, file: !8118, line: 545, type: !9921, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9923)
!9921 = !DISubroutineType(types: !9922)
!9922 = !{!20, !9651}
!9923 = !{!9924}
!9924 = !DILocalVariable(name: "self", arg: 1, scope: !9920, file: !8118, line: 545, type: !9651)
!9925 = !DILocation(line: 545, column: 31, scope: !9920)
!9926 = !DILocation(line: 546, column: 17, scope: !9920)
!9927 = !DILocation(line: 547, column: 14, scope: !9920)
!9928 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hd6570800d51f161cE", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9933)
!9929 = !DINamespace(name: "{impl#0}", scope: !9930)
!9930 = !DINamespace(name: "fmt", scope: !9648)
!9931 = !DISubroutineType(types: !9932)
!9932 = !{!310, !9651}
!9933 = !{!9934}
!9934 = !DILocalVariable(name: "self", arg: 1, scope: !9935, file: !5153, line: 163, type: !9651)
!9935 = !DILexicalBlockFile(scope: !9928, file: !5153, discriminator: 0)
!9936 = !DILocation(line: 163, column: 1, scope: !9935)
!9937 = !DILocation(line: 875, column: 11, scope: !9928)
!9938 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17hf1d19b90adcdb3bcE", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9939)
!9939 = !{!9940}
!9940 = !DILocalVariable(name: "self", arg: 1, scope: !9941, file: !5153, line: 163, type: !9651)
!9941 = !DILexicalBlockFile(scope: !9938, file: !5153, discriminator: 0)
!9942 = !DILocation(line: 163, column: 1, scope: !9941)
!9943 = !DILocation(line: 875, column: 11, scope: !9938)
!9944 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h2fd483f3e1b7249cE", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9945)
!9945 = !{!9946}
!9946 = !DILocalVariable(name: "self", arg: 1, scope: !9947, file: !5153, line: 163, type: !9651)
!9947 = !DILexicalBlockFile(scope: !9944, file: !5153, discriminator: 0)
!9948 = !DILocation(line: 163, column: 1, scope: !9947)
!9949 = !DILocation(line: 875, column: 11, scope: !9944)
!9950 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hd971c701fb88f1cbE", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9951)
!9951 = !{!9952}
!9952 = !DILocalVariable(name: "self", arg: 1, scope: !9953, file: !5153, line: 163, type: !9651)
!9953 = !DILexicalBlockFile(scope: !9950, file: !5153, discriminator: 0)
!9954 = !DILocation(line: 163, column: 1, scope: !9953)
!9955 = !DILocation(line: 875, column: 11, scope: !9950)
!9956 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h87cd1e6ec3235b41E", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9957)
!9957 = !{!9958}
!9958 = !DILocalVariable(name: "self", arg: 1, scope: !9959, file: !5153, line: 163, type: !9651)
!9959 = !DILexicalBlockFile(scope: !9956, file: !5153, discriminator: 0)
!9960 = !DILocation(line: 163, column: 1, scope: !9959)
!9961 = !DILocation(line: 875, column: 11, scope: !9956)
!9962 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17h8b95ac0fef2a65d0E", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9963)
!9963 = !{!9964}
!9964 = !DILocalVariable(name: "self", arg: 1, scope: !9965, file: !5153, line: 163, type: !9651)
!9965 = !DILexicalBlockFile(scope: !9962, file: !5153, discriminator: 0)
!9966 = !DILocation(line: 163, column: 1, scope: !9965)
!9967 = !DILocation(line: 875, column: 11, scope: !9962)
!9968 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17hf74f220477d17ab4E", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9969)
!9969 = !{!9970}
!9970 = !DILocalVariable(name: "self", arg: 1, scope: !9971, file: !5153, line: 163, type: !9651)
!9971 = !DILexicalBlockFile(scope: !9968, file: !5153, discriminator: 0)
!9972 = !DILocation(line: 163, column: 1, scope: !9971)
!9973 = !DILocation(line: 875, column: 11, scope: !9968)
!9974 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h1272382cf62ef348E", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9975)
!9975 = !{!9976}
!9976 = !DILocalVariable(name: "self", arg: 1, scope: !9977, file: !5153, line: 163, type: !9651)
!9977 = !DILexicalBlockFile(scope: !9974, file: !5153, discriminator: 0)
!9978 = !DILocation(line: 163, column: 1, scope: !9977)
!9979 = !DILocation(line: 875, column: 11, scope: !9974)
!9980 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hd175a38fdd0aa93eE", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9981)
!9981 = !{!9982}
!9982 = !DILocalVariable(name: "self", arg: 1, scope: !9983, file: !5153, line: 163, type: !9651)
!9983 = !DILexicalBlockFile(scope: !9980, file: !5153, discriminator: 0)
!9984 = !DILocation(line: 163, column: 1, scope: !9983)
!9985 = !DILocation(line: 875, column: 11, scope: !9980)
!9986 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17hb728bfdf62751aadE", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9987)
!9987 = !{!9988}
!9988 = !DILocalVariable(name: "self", arg: 1, scope: !9989, file: !5153, line: 163, type: !9651)
!9989 = !DILexicalBlockFile(scope: !9986, file: !5153, discriminator: 0)
!9990 = !DILocation(line: 163, column: 1, scope: !9989)
!9991 = !DILocation(line: 875, column: 11, scope: !9986)
!9992 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h07e01c4667e76b8cE", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9993)
!9993 = !{!9994}
!9994 = !DILocalVariable(name: "self", arg: 1, scope: !9995, file: !5153, line: 163, type: !9651)
!9995 = !DILexicalBlockFile(scope: !9992, file: !5153, discriminator: 0)
!9996 = !DILocation(line: 163, column: 1, scope: !9995)
!9997 = !DILocation(line: 875, column: 11, scope: !9992)
!9998 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h8f1550b45663387aE", scope: !9929, file: !8118, line: 460, type: !9931, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !9999)
!9999 = !{!10000}
!10000 = !DILocalVariable(name: "self", arg: 1, scope: !10001, file: !5153, line: 163, type: !9651)
!10001 = !DILexicalBlockFile(scope: !9998, file: !5153, discriminator: 0)
!10002 = !DILocation(line: 163, column: 1, scope: !10001)
!10003 = !DILocation(line: 875, column: 11, scope: !9998)
!10004 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h269324cde095b2eeE", scope: !10005, file: !5153, line: 236, type: !10006, scopeLine: 236, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10009)
!10005 = !DINamespace(name: "{impl#77}", scope: !782)
!10006 = !DISubroutineType(types: !10007)
!10007 = !{!192, !10008, !210}
!10008 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointCondition", baseType: !781, size: 64, align: 64, dwarfAddressSpace: 0)
!10009 = !{!10010, !10011}
!10010 = !DILocalVariable(name: "self", arg: 1, scope: !10004, file: !5153, line: 236, type: !10008)
!10011 = !DILocalVariable(name: "f", arg: 2, scope: !10004, file: !5153, line: 236, type: !210)
!10012 = !DILocation(line: 236, column: 23, scope: !10004)
!10013 = !DILocation(line: 236, column: 27, scope: !10004)
!10014 = !DILocation(line: 236, column: 28, scope: !10004)
!10015 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17hde4a9e02941e402fE", scope: !10016, file: !5153, line: 271, type: !10017, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10020)
!10016 = !DINamespace(name: "{impl#84}", scope: !782)
!10017 = !DISubroutineType(types: !10018)
!10018 = !{!192, !10019, !210}
!10019 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointSize", baseType: !789, size: 64, align: 64, dwarfAddressSpace: 0)
!10020 = !{!10021, !10022}
!10021 = !DILocalVariable(name: "self", arg: 1, scope: !10015, file: !5153, line: 271, type: !10019)
!10022 = !DILocalVariable(name: "f", arg: 2, scope: !10015, file: !5153, line: 271, type: !210)
!10023 = !DILocation(line: 271, column: 23, scope: !10015)
!10024 = !DILocation(line: 271, column: 27, scope: !10015)
!10025 = !DILocation(line: 271, column: 28, scope: !10015)
!10026 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h99902e535a5d62ebE", scope: !10027, file: !5153, line: 319, type: !10028, scopeLine: 319, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10030)
!10027 = !DINamespace(name: "{impl#91}", scope: !782)
!10028 = !DISubroutineType(types: !10029)
!10029 = !{!192, !5358, !210}
!10030 = !{!10031, !10032}
!10031 = !DILocalVariable(name: "self", arg: 1, scope: !10026, file: !5153, line: 319, type: !5358)
!10032 = !DILocalVariable(name: "f", arg: 2, scope: !10026, file: !5153, line: 319, type: !210)
!10033 = !DILocation(line: 319, column: 23, scope: !10026)
!10034 = !DILocation(line: 322, column: 5, scope: !10026)
!10035 = !DILocation(line: 319, column: 28, scope: !10026)
!10036 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17hcf060a3de4aeb096E", scope: !10037, file: !5153, line: 434, type: !10038, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10042)
!10037 = !DINamespace(name: "{impl#96}", scope: !782)
!10038 = !DISubroutineType(types: !10039)
!10039 = !{!192, !10040, !210}
!10040 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7", baseType: !10041, size: 64, align: 64, dwarfAddressSpace: 0)
!10041 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7", scope: !782, file: !2, align: 8, elements: !21, identifier: "a80ecb292a22089bb54ae1632240c4da")
!10042 = !{!10043, !10044}
!10043 = !DILocalVariable(name: "self", arg: 1, scope: !10036, file: !5153, line: 434, type: !10040)
!10044 = !DILocalVariable(name: "f", arg: 2, scope: !10036, file: !5153, line: 434, type: !210)
!10045 = !DILocation(line: 434, column: 10, scope: !10036)
!10046 = !DILocation(line: 434, column: 15, scope: !10036)
!10047 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h276e17ae70478b41E", scope: !10049, file: !10048, line: 9, type: !10051, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10057)
!10048 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!10049 = !DINamespace(name: "{impl#10}", scope: !10050)
!10050 = !DINamespace(name: "model_specific", scope: !783)
!10051 = !DISubroutineType(types: !10052)
!10052 = !{!192, !10053, !210}
!10053 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Msr", baseType: !10054, size: 64, align: 64, dwarfAddressSpace: 0)
!10054 = !DICompositeType(tag: DW_TAG_structure_type, name: "Msr", scope: !10050, file: !2, size: 32, align: 32, elements: !10055, templateParams: !21, identifier: "ab1b391d353a902558826b36d728cf0c")
!10055 = !{!10056}
!10056 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !10054, file: !2, baseType: !56, size: 32, align: 32)
!10057 = !{!10058, !10059}
!10058 = !DILocalVariable(name: "self", arg: 1, scope: !10047, file: !10048, line: 9, type: !10053)
!10059 = !DILocalVariable(name: "f", arg: 2, scope: !10047, file: !10048, line: 9, type: !210)
!10060 = !DILocation(line: 9, column: 10, scope: !10047)
!10061 = !DILocation(line: 10, column: 16, scope: !10047)
!10062 = !DILocation(line: 9, column: 15, scope: !10047)
!10063 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h539ce1788ba9d271E", scope: !10064, file: !10048, line: 21, type: !10065, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10069)
!10064 = !DINamespace(name: "{impl#11}", scope: !10050)
!10065 = !DISubroutineType(types: !10066)
!10066 = !{!192, !10067, !210}
!10067 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Efer", baseType: !10068, size: 64, align: 64, dwarfAddressSpace: 0)
!10068 = !DICompositeType(tag: DW_TAG_structure_type, name: "Efer", scope: !10050, file: !2, align: 8, elements: !21, identifier: "69bc55742ad2c98b86d366a09a1a75bb")
!10069 = !{!10070, !10071}
!10070 = !DILocalVariable(name: "self", arg: 1, scope: !10063, file: !10048, line: 21, type: !10067)
!10071 = !DILocalVariable(name: "f", arg: 2, scope: !10063, file: !10048, line: 21, type: !210)
!10072 = !DILocation(line: 21, column: 10, scope: !10063)
!10073 = !DILocation(line: 21, column: 15, scope: !10063)
!10074 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hd8cf60f9e3f532dfE", scope: !10075, file: !10048, line: 25, type: !10076, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10080)
!10075 = !DINamespace(name: "{impl#12}", scope: !10050)
!10076 = !DISubroutineType(types: !10077)
!10077 = !{!192, !10078, !210}
!10078 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::FsBase", baseType: !10079, size: 64, align: 64, dwarfAddressSpace: 0)
!10079 = !DICompositeType(tag: DW_TAG_structure_type, name: "FsBase", scope: !10050, file: !2, align: 8, elements: !21, identifier: "38a1c6813fafe0b31a9b5a3cf5e663a2")
!10080 = !{!10081, !10082}
!10081 = !DILocalVariable(name: "self", arg: 1, scope: !10074, file: !10048, line: 25, type: !10078)
!10082 = !DILocalVariable(name: "f", arg: 2, scope: !10074, file: !10048, line: 25, type: !210)
!10083 = !DILocation(line: 25, column: 10, scope: !10074)
!10084 = !DILocation(line: 25, column: 15, scope: !10074)
!10085 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h7dd382c75b655b8fE", scope: !10086, file: !10048, line: 34, type: !10087, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10091)
!10086 = !DINamespace(name: "{impl#13}", scope: !10050)
!10087 = !DISubroutineType(types: !10088)
!10088 = !{!192, !10089, !210}
!10089 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::GsBase", baseType: !10090, size: 64, align: 64, dwarfAddressSpace: 0)
!10090 = !DICompositeType(tag: DW_TAG_structure_type, name: "GsBase", scope: !10050, file: !2, align: 8, elements: !21, identifier: "45f98a59eae2e3deb65bd6eec9ff41e4")
!10091 = !{!10092, !10093}
!10092 = !DILocalVariable(name: "self", arg: 1, scope: !10085, file: !10048, line: 34, type: !10089)
!10093 = !DILocalVariable(name: "f", arg: 2, scope: !10085, file: !10048, line: 34, type: !210)
!10094 = !DILocation(line: 34, column: 10, scope: !10085)
!10095 = !DILocation(line: 34, column: 15, scope: !10085)
!10096 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hd3c3f1147f750c3bE", scope: !10097, file: !10048, line: 43, type: !10098, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10102)
!10097 = !DINamespace(name: "{impl#14}", scope: !10050)
!10098 = !DISubroutineType(types: !10099)
!10099 = !{!192, !10100, !210}
!10100 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::KernelGsBase", baseType: !10101, size: 64, align: 64, dwarfAddressSpace: 0)
!10101 = !DICompositeType(tag: DW_TAG_structure_type, name: "KernelGsBase", scope: !10050, file: !2, align: 8, elements: !21, identifier: "7c365c5079b3a6062c917f8d9286816")
!10102 = !{!10103, !10104}
!10103 = !DILocalVariable(name: "self", arg: 1, scope: !10096, file: !10048, line: 43, type: !10100)
!10104 = !DILocalVariable(name: "f", arg: 2, scope: !10096, file: !10048, line: 43, type: !210)
!10105 = !DILocation(line: 43, column: 10, scope: !10096)
!10106 = !DILocation(line: 43, column: 15, scope: !10096)
!10107 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c7b8306593e557bE", scope: !10108, file: !10048, line: 47, type: !10109, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10113)
!10108 = !DINamespace(name: "{impl#15}", scope: !10050)
!10109 = !DISubroutineType(types: !10110)
!10110 = !{!192, !10111, !210}
!10111 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Star", baseType: !10112, size: 64, align: 64, dwarfAddressSpace: 0)
!10112 = !DICompositeType(tag: DW_TAG_structure_type, name: "Star", scope: !10050, file: !2, align: 8, elements: !21, identifier: "2a31b946994ab7a1e17fa2f662369cbb")
!10113 = !{!10114, !10115}
!10114 = !DILocalVariable(name: "self", arg: 1, scope: !10107, file: !10048, line: 47, type: !10111)
!10115 = !DILocalVariable(name: "f", arg: 2, scope: !10107, file: !10048, line: 47, type: !210)
!10116 = !DILocation(line: 47, column: 10, scope: !10107)
!10117 = !DILocation(line: 47, column: 15, scope: !10107)
!10118 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17hbda5de6833cdac71E", scope: !10119, file: !10048, line: 51, type: !10120, scopeLine: 51, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10124)
!10119 = !DINamespace(name: "{impl#16}", scope: !10050)
!10120 = !DISubroutineType(types: !10121)
!10121 = !{!192, !10122, !210}
!10122 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::LStar", baseType: !10123, size: 64, align: 64, dwarfAddressSpace: 0)
!10123 = !DICompositeType(tag: DW_TAG_structure_type, name: "LStar", scope: !10050, file: !2, align: 8, elements: !21, identifier: "1c02e8ae41d71140621e453988f2d925")
!10124 = !{!10125, !10126}
!10125 = !DILocalVariable(name: "self", arg: 1, scope: !10118, file: !10048, line: 51, type: !10122)
!10126 = !DILocalVariable(name: "f", arg: 2, scope: !10118, file: !10048, line: 51, type: !210)
!10127 = !DILocation(line: 51, column: 10, scope: !10118)
!10128 = !DILocation(line: 51, column: 15, scope: !10118)
!10129 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h31d16eca7a4fdfafE", scope: !10130, file: !10048, line: 55, type: !10131, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10135)
!10130 = !DINamespace(name: "{impl#17}", scope: !10050)
!10131 = !DISubroutineType(types: !10132)
!10132 = !{!192, !10133, !210}
!10133 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SFMask", baseType: !10134, size: 64, align: 64, dwarfAddressSpace: 0)
!10134 = !DICompositeType(tag: DW_TAG_structure_type, name: "SFMask", scope: !10050, file: !2, align: 8, elements: !21, identifier: "b4dc6c84f016949e569975c61f57da51")
!10135 = !{!10136, !10137}
!10136 = !DILocalVariable(name: "self", arg: 1, scope: !10129, file: !10048, line: 55, type: !10133)
!10137 = !DILocalVariable(name: "f", arg: 2, scope: !10129, file: !10048, line: 55, type: !210)
!10138 = !DILocation(line: 55, column: 10, scope: !10129)
!10139 = !DILocation(line: 55, column: 15, scope: !10129)
!10140 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h253e50903f9126a6E", scope: !10141, file: !10048, line: 59, type: !10142, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10146)
!10141 = !DINamespace(name: "{impl#18}", scope: !10050)
!10142 = !DISubroutineType(types: !10143)
!10143 = !{!192, !10144, !210}
!10144 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::UCet", baseType: !10145, size: 64, align: 64, dwarfAddressSpace: 0)
!10145 = !DICompositeType(tag: DW_TAG_structure_type, name: "UCet", scope: !10050, file: !2, align: 8, elements: !21, identifier: "e0ab2bac44341787235a6befbc69c1a0")
!10146 = !{!10147, !10148}
!10147 = !DILocalVariable(name: "self", arg: 1, scope: !10140, file: !10048, line: 59, type: !10144)
!10148 = !DILocalVariable(name: "f", arg: 2, scope: !10140, file: !10048, line: 59, type: !210)
!10149 = !DILocation(line: 59, column: 10, scope: !10140)
!10150 = !DILocation(line: 59, column: 15, scope: !10140)
!10151 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17he6f6169dc0bac9a2E", scope: !10152, file: !10048, line: 63, type: !10153, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10157)
!10152 = !DINamespace(name: "{impl#19}", scope: !10050)
!10153 = !DISubroutineType(types: !10154)
!10154 = !{!192, !10155, !210}
!10155 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SCet", baseType: !10156, size: 64, align: 64, dwarfAddressSpace: 0)
!10156 = !DICompositeType(tag: DW_TAG_structure_type, name: "SCet", scope: !10050, file: !2, align: 8, elements: !21, identifier: "75900fde3d4e15728816fa4ff9b30043")
!10157 = !{!10158, !10159}
!10158 = !DILocalVariable(name: "self", arg: 1, scope: !10151, file: !10048, line: 63, type: !10155)
!10159 = !DILocalVariable(name: "f", arg: 2, scope: !10151, file: !10048, line: 63, type: !210)
!10160 = !DILocation(line: 63, column: 10, scope: !10151)
!10161 = !DILocation(line: 63, column: 15, scope: !10151)
!10162 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf7559e0538cbce48E", scope: !10163, file: !8118, line: 434, type: !10164, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10170)
!10163 = !DINamespace(name: "{impl#29}", scope: !10050)
!10164 = !DISubroutineType(types: !10165)
!10165 = !{!192, !10166, !210}
!10166 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !10167, size: 64, align: 64, dwarfAddressSpace: 0)
!10167 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !10050, file: !2, size: 64, align: 64, elements: !10168, templateParams: !21, identifier: "37d44b7ceadafa6390bc016d99e98f1c")
!10168 = !{!10169}
!10169 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10167, file: !2, baseType: !20, size: 64, align: 64)
!10170 = !{!10171, !10172, !10173, !10175, !10177, !10179, !10181, !10183, !10185, !10187, !10189, !10191, !10193, !10195, !10197, !10199, !10201, !10203, !10205, !10207, !10209, !10211, !10213, !10215, !10217, !10219, !10221, !10223, !10225, !10227, !10229, !10231, !10233, !10235, !10237, !10239, !10241, !10243, !10245, !10247, !10249, !10251, !10253, !10255}
!10171 = !DILocalVariable(name: "self", arg: 1, scope: !10162, file: !8118, line: 434, type: !10166)
!10172 = !DILocalVariable(name: "f", arg: 2, scope: !10162, file: !8118, line: 434, type: !210)
!10173 = !DILocalVariable(name: "first", scope: !10174, file: !8118, line: 471, type: !310, align: 1)
!10174 = distinct !DILexicalBlock(scope: !10162, file: !8118, line: 471, column: 17)
!10175 = !DILocalVariable(name: "residual", scope: !10176, file: !8118, line: 475, type: !8133, align: 1)
!10176 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 47)
!10177 = !DILocalVariable(name: "val", scope: !10178, file: !8118, line: 475, type: !7, align: 1)
!10178 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 29)
!10179 = !DILocalVariable(name: "residual", scope: !10180, file: !8118, line: 478, type: !8133, align: 1)
!10180 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 70)
!10181 = !DILocalVariable(name: "val", scope: !10182, file: !8118, line: 478, type: !7, align: 1)
!10182 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 25)
!10183 = !DILocalVariable(name: "residual", scope: !10184, file: !8118, line: 475, type: !8133, align: 1)
!10184 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 47)
!10185 = !DILocalVariable(name: "val", scope: !10186, file: !8118, line: 475, type: !7, align: 1)
!10186 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 29)
!10187 = !DILocalVariable(name: "residual", scope: !10188, file: !8118, line: 478, type: !8133, align: 1)
!10188 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 70)
!10189 = !DILocalVariable(name: "val", scope: !10190, file: !8118, line: 478, type: !7, align: 1)
!10190 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 25)
!10191 = !DILocalVariable(name: "residual", scope: !10192, file: !8118, line: 475, type: !8133, align: 1)
!10192 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 47)
!10193 = !DILocalVariable(name: "val", scope: !10194, file: !8118, line: 475, type: !7, align: 1)
!10194 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 29)
!10195 = !DILocalVariable(name: "residual", scope: !10196, file: !8118, line: 478, type: !8133, align: 1)
!10196 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 70)
!10197 = !DILocalVariable(name: "val", scope: !10198, file: !8118, line: 478, type: !7, align: 1)
!10198 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 25)
!10199 = !DILocalVariable(name: "residual", scope: !10200, file: !8118, line: 475, type: !8133, align: 1)
!10200 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 47)
!10201 = !DILocalVariable(name: "val", scope: !10202, file: !8118, line: 475, type: !7, align: 1)
!10202 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 29)
!10203 = !DILocalVariable(name: "residual", scope: !10204, file: !8118, line: 478, type: !8133, align: 1)
!10204 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 70)
!10205 = !DILocalVariable(name: "val", scope: !10206, file: !8118, line: 478, type: !7, align: 1)
!10206 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 25)
!10207 = !DILocalVariable(name: "residual", scope: !10208, file: !8118, line: 475, type: !8133, align: 1)
!10208 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 47)
!10209 = !DILocalVariable(name: "val", scope: !10210, file: !8118, line: 475, type: !7, align: 1)
!10210 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 29)
!10211 = !DILocalVariable(name: "residual", scope: !10212, file: !8118, line: 478, type: !8133, align: 1)
!10212 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 70)
!10213 = !DILocalVariable(name: "val", scope: !10214, file: !8118, line: 478, type: !7, align: 1)
!10214 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 25)
!10215 = !DILocalVariable(name: "residual", scope: !10216, file: !8118, line: 475, type: !8133, align: 1)
!10216 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 47)
!10217 = !DILocalVariable(name: "val", scope: !10218, file: !8118, line: 475, type: !7, align: 1)
!10218 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 29)
!10219 = !DILocalVariable(name: "residual", scope: !10220, file: !8118, line: 478, type: !8133, align: 1)
!10220 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 70)
!10221 = !DILocalVariable(name: "val", scope: !10222, file: !8118, line: 478, type: !7, align: 1)
!10222 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 25)
!10223 = !DILocalVariable(name: "residual", scope: !10224, file: !8118, line: 475, type: !8133, align: 1)
!10224 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 47)
!10225 = !DILocalVariable(name: "val", scope: !10226, file: !8118, line: 475, type: !7, align: 1)
!10226 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 29)
!10227 = !DILocalVariable(name: "residual", scope: !10228, file: !8118, line: 478, type: !8133, align: 1)
!10228 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 70)
!10229 = !DILocalVariable(name: "val", scope: !10230, file: !8118, line: 478, type: !7, align: 1)
!10230 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 25)
!10231 = !DILocalVariable(name: "residual", scope: !10232, file: !8118, line: 475, type: !8133, align: 1)
!10232 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 47)
!10233 = !DILocalVariable(name: "val", scope: !10234, file: !8118, line: 475, type: !7, align: 1)
!10234 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 475, column: 29)
!10235 = !DILocalVariable(name: "residual", scope: !10236, file: !8118, line: 478, type: !8133, align: 1)
!10236 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 70)
!10237 = !DILocalVariable(name: "val", scope: !10238, file: !8118, line: 478, type: !7, align: 1)
!10238 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 478, column: 25)
!10239 = !DILocalVariable(name: "extra_bits", scope: !10240, file: !8118, line: 481, type: !20, align: 8)
!10240 = distinct !DILexicalBlock(scope: !10174, file: !8118, line: 481, column: 17)
!10241 = !DILocalVariable(name: "residual", scope: !10242, file: !8118, line: 484, type: !8133, align: 1)
!10242 = distinct !DILexicalBlock(scope: !10240, file: !8118, line: 484, column: 43)
!10243 = !DILocalVariable(name: "val", scope: !10244, file: !8118, line: 484, type: !7, align: 1)
!10244 = distinct !DILexicalBlock(scope: !10240, file: !8118, line: 484, column: 25)
!10245 = !DILocalVariable(name: "residual", scope: !10246, file: !8118, line: 487, type: !8133, align: 1)
!10246 = distinct !DILexicalBlock(scope: !10240, file: !8118, line: 487, column: 38)
!10247 = !DILocalVariable(name: "val", scope: !10248, file: !8118, line: 487, type: !7, align: 1)
!10248 = distinct !DILexicalBlock(scope: !10240, file: !8118, line: 487, column: 21)
!10249 = !DILocalVariable(name: "residual", scope: !10250, file: !8118, line: 488, type: !8133, align: 1)
!10250 = distinct !DILexicalBlock(scope: !10240, file: !8118, line: 488, column: 70)
!10251 = !DILocalVariable(name: "val", scope: !10252, file: !8118, line: 488, type: !7, align: 1)
!10252 = distinct !DILexicalBlock(scope: !10240, file: !8118, line: 488, column: 21)
!10253 = !DILocalVariable(name: "residual", scope: !10254, file: !8118, line: 491, type: !8133, align: 1)
!10254 = distinct !DILexicalBlock(scope: !10240, file: !8118, line: 491, column: 43)
!10255 = !DILocalVariable(name: "val", scope: !10256, file: !8118, line: 491, type: !7, align: 1)
!10256 = distinct !DILexicalBlock(scope: !10240, file: !8118, line: 491, column: 21)
!10257 = !DILocation(line: 434, column: 20, scope: !10162)
!10258 = !DILocation(line: 434, column: 27, scope: !10162)
!10259 = !DILocation(line: 471, column: 21, scope: !10174)
!10260 = !DILocation(line: 475, column: 47, scope: !10176)
!10261 = !DILocation(line: 475, column: 29, scope: !10178)
!10262 = !DILocation(line: 478, column: 70, scope: !10180)
!10263 = !DILocation(line: 478, column: 25, scope: !10182)
!10264 = !DILocation(line: 475, column: 47, scope: !10184)
!10265 = !DILocation(line: 475, column: 29, scope: !10186)
!10266 = !DILocation(line: 478, column: 70, scope: !10188)
!10267 = !DILocation(line: 478, column: 25, scope: !10190)
!10268 = !DILocation(line: 475, column: 47, scope: !10192)
!10269 = !DILocation(line: 475, column: 29, scope: !10194)
!10270 = !DILocation(line: 478, column: 70, scope: !10196)
!10271 = !DILocation(line: 478, column: 25, scope: !10198)
!10272 = !DILocation(line: 475, column: 47, scope: !10200)
!10273 = !DILocation(line: 475, column: 29, scope: !10202)
!10274 = !DILocation(line: 478, column: 70, scope: !10204)
!10275 = !DILocation(line: 478, column: 25, scope: !10206)
!10276 = !DILocation(line: 475, column: 47, scope: !10208)
!10277 = !DILocation(line: 475, column: 29, scope: !10210)
!10278 = !DILocation(line: 478, column: 70, scope: !10212)
!10279 = !DILocation(line: 478, column: 25, scope: !10214)
!10280 = !DILocation(line: 475, column: 47, scope: !10216)
!10281 = !DILocation(line: 475, column: 29, scope: !10218)
!10282 = !DILocation(line: 478, column: 70, scope: !10220)
!10283 = !DILocation(line: 478, column: 25, scope: !10222)
!10284 = !DILocation(line: 475, column: 47, scope: !10224)
!10285 = !DILocation(line: 475, column: 29, scope: !10226)
!10286 = !DILocation(line: 478, column: 70, scope: !10228)
!10287 = !DILocation(line: 478, column: 25, scope: !10230)
!10288 = !DILocation(line: 475, column: 47, scope: !10232)
!10289 = !DILocation(line: 475, column: 29, scope: !10234)
!10290 = !DILocation(line: 478, column: 70, scope: !10236)
!10291 = !DILocation(line: 478, column: 25, scope: !10238)
!10292 = !DILocation(line: 481, column: 21, scope: !10240)
!10293 = !DILocation(line: 484, column: 43, scope: !10242)
!10294 = !DILocation(line: 484, column: 25, scope: !10244)
!10295 = !DILocation(line: 487, column: 38, scope: !10246)
!10296 = !DILocation(line: 487, column: 21, scope: !10248)
!10297 = !DILocation(line: 488, column: 70, scope: !10250)
!10298 = !DILocation(line: 488, column: 21, scope: !10252)
!10299 = !DILocation(line: 491, column: 43, scope: !10254)
!10300 = !DILocation(line: 491, column: 21, scope: !10256)
!10301 = !DILocation(line: 471, column: 33, scope: !10162)
!10302 = !DILocation(line: 473, column: 46, scope: !10174)
!10303 = !DILocation(line: 474, column: 29, scope: !10174)
!10304 = !DILocation(line: 474, column: 28, scope: !10174)
!10305 = !DILocation(line: 477, column: 25, scope: !10174)
!10306 = !DILocation(line: 478, column: 25, scope: !10174)
!10307 = !DILocation(line: 475, column: 29, scope: !10174)
!10308 = !DILocation(line: 475, column: 29, scope: !10176)
!10309 = !DILocation(line: 494, column: 14, scope: !10162)
!10310 = !DILocation(line: 478, column: 25, scope: !10180)
!10311 = !DILocation(line: 475, column: 29, scope: !10184)
!10312 = !DILocation(line: 478, column: 25, scope: !10188)
!10313 = !DILocation(line: 475, column: 29, scope: !10192)
!10314 = !DILocation(line: 478, column: 25, scope: !10196)
!10315 = !DILocation(line: 475, column: 29, scope: !10200)
!10316 = !DILocation(line: 478, column: 25, scope: !10204)
!10317 = !DILocation(line: 475, column: 29, scope: !10208)
!10318 = !DILocation(line: 478, column: 25, scope: !10212)
!10319 = !DILocation(line: 475, column: 29, scope: !10216)
!10320 = !DILocation(line: 478, column: 25, scope: !10220)
!10321 = !DILocation(line: 475, column: 29, scope: !10224)
!10322 = !DILocation(line: 478, column: 25, scope: !10228)
!10323 = !DILocation(line: 481, column: 34, scope: !10174)
!10324 = !DILocation(line: 481, column: 47, scope: !10174)
!10325 = !DILocation(line: 481, column: 46, scope: !10174)
!10326 = !DILocation(line: 482, column: 20, scope: !10240)
!10327 = !DILocation(line: 475, column: 29, scope: !10232)
!10328 = !DILocation(line: 478, column: 25, scope: !10236)
!10329 = !DILocation(line: 490, column: 20, scope: !10240)
!10330 = !DILocation(line: 483, column: 25, scope: !10240)
!10331 = !DILocation(line: 483, column: 24, scope: !10240)
!10332 = !DILocation(line: 486, column: 21, scope: !10240)
!10333 = !DILocation(line: 487, column: 21, scope: !10240)
!10334 = !DILocation(line: 484, column: 25, scope: !10240)
!10335 = !DILocation(line: 484, column: 25, scope: !10242)
!10336 = !DILocation(line: 488, column: 21, scope: !10240)
!10337 = !DILocation(line: 487, column: 21, scope: !10246)
!10338 = !DILocation(line: 488, column: 21, scope: !10250)
!10339 = !DILocation(line: 493, column: 17, scope: !10240)
!10340 = !DILocation(line: 491, column: 21, scope: !10240)
!10341 = !DILocation(line: 491, column: 21, scope: !10254)
!10342 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h081a478dc85cab8bE", scope: !10343, file: !8118, line: 497, type: !10164, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10344)
!10343 = !DINamespace(name: "{impl#30}", scope: !10050)
!10344 = !{!10345, !10346}
!10345 = !DILocalVariable(name: "self", arg: 1, scope: !10342, file: !8118, line: 497, type: !10166)
!10346 = !DILocalVariable(name: "f", arg: 2, scope: !10342, file: !8118, line: 497, type: !210)
!10347 = !DILocation(line: 497, column: 20, scope: !10342)
!10348 = !DILocation(line: 497, column: 27, scope: !10342)
!10349 = !DILocation(line: 498, column: 17, scope: !10342)
!10350 = !DILocation(line: 499, column: 14, scope: !10342)
!10351 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h567a47472bc18983E", scope: !10352, file: !8118, line: 502, type: !10164, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10353)
!10352 = !DINamespace(name: "{impl#31}", scope: !10050)
!10353 = !{!10354, !10355}
!10354 = !DILocalVariable(name: "self", arg: 1, scope: !10351, file: !8118, line: 502, type: !10166)
!10355 = !DILocalVariable(name: "f", arg: 2, scope: !10351, file: !8118, line: 502, type: !210)
!10356 = !DILocation(line: 502, column: 20, scope: !10351)
!10357 = !DILocation(line: 502, column: 27, scope: !10351)
!10358 = !DILocation(line: 503, column: 17, scope: !10351)
!10359 = !DILocation(line: 504, column: 14, scope: !10351)
!10360 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hd97db6da22c03938E", scope: !10361, file: !8118, line: 507, type: !10164, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10362)
!10361 = !DINamespace(name: "{impl#32}", scope: !10050)
!10362 = !{!10363, !10364}
!10363 = !DILocalVariable(name: "self", arg: 1, scope: !10360, file: !8118, line: 507, type: !10166)
!10364 = !DILocalVariable(name: "f", arg: 2, scope: !10360, file: !8118, line: 507, type: !210)
!10365 = !DILocation(line: 507, column: 20, scope: !10360)
!10366 = !DILocation(line: 507, column: 27, scope: !10360)
!10367 = !DILocation(line: 508, column: 17, scope: !10360)
!10368 = !DILocation(line: 509, column: 14, scope: !10360)
!10369 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h46ffdf90486e8e80E", scope: !10370, file: !8118, line: 512, type: !10164, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10371)
!10370 = !DINamespace(name: "{impl#33}", scope: !10050)
!10371 = !{!10372, !10373}
!10372 = !DILocalVariable(name: "self", arg: 1, scope: !10369, file: !8118, line: 512, type: !10166)
!10373 = !DILocalVariable(name: "f", arg: 2, scope: !10369, file: !8118, line: 512, type: !210)
!10374 = !DILocation(line: 512, column: 20, scope: !10369)
!10375 = !DILocation(line: 512, column: 27, scope: !10369)
!10376 = !DILocation(line: 513, column: 17, scope: !10369)
!10377 = !DILocation(line: 514, column: 14, scope: !10369)
!10378 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17h285064ece4bb672eE", scope: !10167, file: !8118, line: 532, type: !10379, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!10379 = !DISubroutineType(types: !10380)
!10380 = !{!10167}
!10381 = !DILocation(line: 541, column: 14, scope: !10378)
!10382 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h5a462e1a7f9d4847E", scope: !10167, file: !8118, line: 545, type: !10383, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10385)
!10383 = !DISubroutineType(types: !10384)
!10384 = !{!20, !10166}
!10385 = !{!10386}
!10386 = !DILocalVariable(name: "self", arg: 1, scope: !10382, file: !8118, line: 545, type: !10166)
!10387 = !DILocation(line: 545, column: 31, scope: !10382)
!10388 = !DILocation(line: 546, column: 17, scope: !10382)
!10389 = !DILocation(line: 547, column: 14, scope: !10382)
!10390 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17ha9fda3739bdff179E", scope: !10391, file: !8118, line: 460, type: !10393, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10395)
!10391 = !DINamespace(name: "{impl#0}", scope: !10392)
!10392 = !DINamespace(name: "fmt", scope: !10163)
!10393 = !DISubroutineType(types: !10394)
!10394 = !{!310, !10166}
!10395 = !{!10396}
!10396 = !DILocalVariable(name: "self", arg: 1, scope: !10397, file: !10048, line: 111, type: !10166)
!10397 = !DILexicalBlockFile(scope: !10390, file: !10048, discriminator: 0)
!10398 = !DILocation(line: 111, column: 1, scope: !10397)
!10399 = !DILocation(line: 875, column: 11, scope: !10390)
!10400 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17hb5b98f08cbd89dfaE", scope: !10391, file: !8118, line: 460, type: !10393, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10401)
!10401 = !{!10402}
!10402 = !DILocalVariable(name: "self", arg: 1, scope: !10403, file: !10048, line: 111, type: !10166)
!10403 = !DILexicalBlockFile(scope: !10400, file: !10048, discriminator: 0)
!10404 = !DILocation(line: 111, column: 1, scope: !10403)
!10405 = !DILocation(line: 875, column: 11, scope: !10400)
!10406 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h1961b8b5ea0d5ddbE", scope: !10391, file: !8118, line: 460, type: !10393, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10407)
!10407 = !{!10408}
!10408 = !DILocalVariable(name: "self", arg: 1, scope: !10409, file: !10048, line: 111, type: !10166)
!10409 = !DILexicalBlockFile(scope: !10406, file: !10048, discriminator: 0)
!10410 = !DILocation(line: 111, column: 1, scope: !10409)
!10411 = !DILocation(line: 875, column: 11, scope: !10406)
!10412 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17hd6ea05402976719bE", scope: !10391, file: !8118, line: 460, type: !10393, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10413)
!10413 = !{!10414}
!10414 = !DILocalVariable(name: "self", arg: 1, scope: !10415, file: !10048, line: 111, type: !10166)
!10415 = !DILexicalBlockFile(scope: !10412, file: !10048, discriminator: 0)
!10416 = !DILocation(line: 111, column: 1, scope: !10415)
!10417 = !DILocation(line: 875, column: 11, scope: !10412)
!10418 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hdf01cd8495aacdd0E", scope: !10391, file: !8118, line: 460, type: !10393, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10419)
!10419 = !{!10420}
!10420 = !DILocalVariable(name: "self", arg: 1, scope: !10421, file: !10048, line: 111, type: !10166)
!10421 = !DILexicalBlockFile(scope: !10418, file: !10048, discriminator: 0)
!10422 = !DILocation(line: 111, column: 1, scope: !10421)
!10423 = !DILocation(line: 875, column: 11, scope: !10418)
!10424 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h9104f69c4cf6efc5E", scope: !10391, file: !8118, line: 460, type: !10393, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10425)
!10425 = !{!10426}
!10426 = !DILocalVariable(name: "self", arg: 1, scope: !10427, file: !10048, line: 111, type: !10166)
!10427 = !DILexicalBlockFile(scope: !10424, file: !10048, discriminator: 0)
!10428 = !DILocation(line: 111, column: 1, scope: !10427)
!10429 = !DILocation(line: 875, column: 11, scope: !10424)
!10430 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h3513a19c160a799fE", scope: !10391, file: !8118, line: 460, type: !10393, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10431)
!10431 = !{!10432}
!10432 = !DILocalVariable(name: "self", arg: 1, scope: !10433, file: !10048, line: 111, type: !10166)
!10433 = !DILexicalBlockFile(scope: !10430, file: !10048, discriminator: 0)
!10434 = !DILocation(line: 111, column: 1, scope: !10433)
!10435 = !DILocation(line: 875, column: 11, scope: !10430)
!10436 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h79e199efc45b94fbE", scope: !10391, file: !8118, line: 460, type: !10393, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10437)
!10437 = !{!10438}
!10438 = !DILocalVariable(name: "self", arg: 1, scope: !10439, file: !10048, line: 111, type: !10166)
!10439 = !DILexicalBlockFile(scope: !10436, file: !10048, discriminator: 0)
!10440 = !DILocation(line: 111, column: 1, scope: !10439)
!10441 = !DILocation(line: 875, column: 11, scope: !10436)
!10442 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hbec61e4f3c598c23E", scope: !10443, file: !8118, line: 434, type: !10444, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10450)
!10443 = !DINamespace(name: "{impl#55}", scope: !10050)
!10444 = !DISubroutineType(types: !10445)
!10445 = !{!192, !10446, !210}
!10446 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !10447, size: 64, align: 64, dwarfAddressSpace: 0)
!10447 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !10050, file: !2, size: 64, align: 64, elements: !10448, templateParams: !21, identifier: "29e647db24172ff6f7cc09b3fbd20dbe")
!10448 = !{!10449}
!10449 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10447, file: !2, baseType: !20, size: 64, align: 64)
!10450 = !{!10451, !10452, !10453, !10455, !10457, !10459, !10461, !10463, !10465, !10467, !10469, !10471, !10473, !10475, !10477, !10479, !10481, !10483, !10485, !10487, !10489, !10491, !10493, !10495, !10497, !10499, !10501, !10503, !10505, !10507, !10509, !10511, !10513, !10515, !10517, !10519, !10521, !10523, !10525, !10527, !10529, !10531, !10533, !10535}
!10451 = !DILocalVariable(name: "self", arg: 1, scope: !10442, file: !8118, line: 434, type: !10446)
!10452 = !DILocalVariable(name: "f", arg: 2, scope: !10442, file: !8118, line: 434, type: !210)
!10453 = !DILocalVariable(name: "first", scope: !10454, file: !8118, line: 471, type: !310, align: 1)
!10454 = distinct !DILexicalBlock(scope: !10442, file: !8118, line: 471, column: 17)
!10455 = !DILocalVariable(name: "residual", scope: !10456, file: !8118, line: 475, type: !8133, align: 1)
!10456 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 47)
!10457 = !DILocalVariable(name: "val", scope: !10458, file: !8118, line: 475, type: !7, align: 1)
!10458 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 29)
!10459 = !DILocalVariable(name: "residual", scope: !10460, file: !8118, line: 478, type: !8133, align: 1)
!10460 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 70)
!10461 = !DILocalVariable(name: "val", scope: !10462, file: !8118, line: 478, type: !7, align: 1)
!10462 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 25)
!10463 = !DILocalVariable(name: "residual", scope: !10464, file: !8118, line: 475, type: !8133, align: 1)
!10464 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 47)
!10465 = !DILocalVariable(name: "val", scope: !10466, file: !8118, line: 475, type: !7, align: 1)
!10466 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 29)
!10467 = !DILocalVariable(name: "residual", scope: !10468, file: !8118, line: 478, type: !8133, align: 1)
!10468 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 70)
!10469 = !DILocalVariable(name: "val", scope: !10470, file: !8118, line: 478, type: !7, align: 1)
!10470 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 25)
!10471 = !DILocalVariable(name: "residual", scope: !10472, file: !8118, line: 475, type: !8133, align: 1)
!10472 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 47)
!10473 = !DILocalVariable(name: "val", scope: !10474, file: !8118, line: 475, type: !7, align: 1)
!10474 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 29)
!10475 = !DILocalVariable(name: "residual", scope: !10476, file: !8118, line: 478, type: !8133, align: 1)
!10476 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 70)
!10477 = !DILocalVariable(name: "val", scope: !10478, file: !8118, line: 478, type: !7, align: 1)
!10478 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 25)
!10479 = !DILocalVariable(name: "residual", scope: !10480, file: !8118, line: 475, type: !8133, align: 1)
!10480 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 47)
!10481 = !DILocalVariable(name: "val", scope: !10482, file: !8118, line: 475, type: !7, align: 1)
!10482 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 29)
!10483 = !DILocalVariable(name: "residual", scope: !10484, file: !8118, line: 478, type: !8133, align: 1)
!10484 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 70)
!10485 = !DILocalVariable(name: "val", scope: !10486, file: !8118, line: 478, type: !7, align: 1)
!10486 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 25)
!10487 = !DILocalVariable(name: "residual", scope: !10488, file: !8118, line: 475, type: !8133, align: 1)
!10488 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 47)
!10489 = !DILocalVariable(name: "val", scope: !10490, file: !8118, line: 475, type: !7, align: 1)
!10490 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 29)
!10491 = !DILocalVariable(name: "residual", scope: !10492, file: !8118, line: 478, type: !8133, align: 1)
!10492 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 70)
!10493 = !DILocalVariable(name: "val", scope: !10494, file: !8118, line: 478, type: !7, align: 1)
!10494 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 25)
!10495 = !DILocalVariable(name: "residual", scope: !10496, file: !8118, line: 475, type: !8133, align: 1)
!10496 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 47)
!10497 = !DILocalVariable(name: "val", scope: !10498, file: !8118, line: 475, type: !7, align: 1)
!10498 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 29)
!10499 = !DILocalVariable(name: "residual", scope: !10500, file: !8118, line: 478, type: !8133, align: 1)
!10500 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 70)
!10501 = !DILocalVariable(name: "val", scope: !10502, file: !8118, line: 478, type: !7, align: 1)
!10502 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 25)
!10503 = !DILocalVariable(name: "residual", scope: !10504, file: !8118, line: 475, type: !8133, align: 1)
!10504 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 47)
!10505 = !DILocalVariable(name: "val", scope: !10506, file: !8118, line: 475, type: !7, align: 1)
!10506 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 29)
!10507 = !DILocalVariable(name: "residual", scope: !10508, file: !8118, line: 478, type: !8133, align: 1)
!10508 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 70)
!10509 = !DILocalVariable(name: "val", scope: !10510, file: !8118, line: 478, type: !7, align: 1)
!10510 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 25)
!10511 = !DILocalVariable(name: "residual", scope: !10512, file: !8118, line: 475, type: !8133, align: 1)
!10512 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 47)
!10513 = !DILocalVariable(name: "val", scope: !10514, file: !8118, line: 475, type: !7, align: 1)
!10514 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 475, column: 29)
!10515 = !DILocalVariable(name: "residual", scope: !10516, file: !8118, line: 478, type: !8133, align: 1)
!10516 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 70)
!10517 = !DILocalVariable(name: "val", scope: !10518, file: !8118, line: 478, type: !7, align: 1)
!10518 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 478, column: 25)
!10519 = !DILocalVariable(name: "extra_bits", scope: !10520, file: !8118, line: 481, type: !20, align: 8)
!10520 = distinct !DILexicalBlock(scope: !10454, file: !8118, line: 481, column: 17)
!10521 = !DILocalVariable(name: "residual", scope: !10522, file: !8118, line: 484, type: !8133, align: 1)
!10522 = distinct !DILexicalBlock(scope: !10520, file: !8118, line: 484, column: 43)
!10523 = !DILocalVariable(name: "val", scope: !10524, file: !8118, line: 484, type: !7, align: 1)
!10524 = distinct !DILexicalBlock(scope: !10520, file: !8118, line: 484, column: 25)
!10525 = !DILocalVariable(name: "residual", scope: !10526, file: !8118, line: 487, type: !8133, align: 1)
!10526 = distinct !DILexicalBlock(scope: !10520, file: !8118, line: 487, column: 38)
!10527 = !DILocalVariable(name: "val", scope: !10528, file: !8118, line: 487, type: !7, align: 1)
!10528 = distinct !DILexicalBlock(scope: !10520, file: !8118, line: 487, column: 21)
!10529 = !DILocalVariable(name: "residual", scope: !10530, file: !8118, line: 488, type: !8133, align: 1)
!10530 = distinct !DILexicalBlock(scope: !10520, file: !8118, line: 488, column: 70)
!10531 = !DILocalVariable(name: "val", scope: !10532, file: !8118, line: 488, type: !7, align: 1)
!10532 = distinct !DILexicalBlock(scope: !10520, file: !8118, line: 488, column: 21)
!10533 = !DILocalVariable(name: "residual", scope: !10534, file: !8118, line: 491, type: !8133, align: 1)
!10534 = distinct !DILexicalBlock(scope: !10520, file: !8118, line: 491, column: 43)
!10535 = !DILocalVariable(name: "val", scope: !10536, file: !8118, line: 491, type: !7, align: 1)
!10536 = distinct !DILexicalBlock(scope: !10520, file: !8118, line: 491, column: 21)
!10537 = !DILocation(line: 434, column: 20, scope: !10442)
!10538 = !DILocation(line: 434, column: 27, scope: !10442)
!10539 = !DILocation(line: 471, column: 21, scope: !10454)
!10540 = !DILocation(line: 475, column: 47, scope: !10456)
!10541 = !DILocation(line: 475, column: 29, scope: !10458)
!10542 = !DILocation(line: 478, column: 70, scope: !10460)
!10543 = !DILocation(line: 478, column: 25, scope: !10462)
!10544 = !DILocation(line: 475, column: 47, scope: !10464)
!10545 = !DILocation(line: 475, column: 29, scope: !10466)
!10546 = !DILocation(line: 478, column: 70, scope: !10468)
!10547 = !DILocation(line: 478, column: 25, scope: !10470)
!10548 = !DILocation(line: 475, column: 47, scope: !10472)
!10549 = !DILocation(line: 475, column: 29, scope: !10474)
!10550 = !DILocation(line: 478, column: 70, scope: !10476)
!10551 = !DILocation(line: 478, column: 25, scope: !10478)
!10552 = !DILocation(line: 475, column: 47, scope: !10480)
!10553 = !DILocation(line: 475, column: 29, scope: !10482)
!10554 = !DILocation(line: 478, column: 70, scope: !10484)
!10555 = !DILocation(line: 478, column: 25, scope: !10486)
!10556 = !DILocation(line: 475, column: 47, scope: !10488)
!10557 = !DILocation(line: 475, column: 29, scope: !10490)
!10558 = !DILocation(line: 478, column: 70, scope: !10492)
!10559 = !DILocation(line: 478, column: 25, scope: !10494)
!10560 = !DILocation(line: 475, column: 47, scope: !10496)
!10561 = !DILocation(line: 475, column: 29, scope: !10498)
!10562 = !DILocation(line: 478, column: 70, scope: !10500)
!10563 = !DILocation(line: 478, column: 25, scope: !10502)
!10564 = !DILocation(line: 475, column: 47, scope: !10504)
!10565 = !DILocation(line: 475, column: 29, scope: !10506)
!10566 = !DILocation(line: 478, column: 70, scope: !10508)
!10567 = !DILocation(line: 478, column: 25, scope: !10510)
!10568 = !DILocation(line: 475, column: 47, scope: !10512)
!10569 = !DILocation(line: 475, column: 29, scope: !10514)
!10570 = !DILocation(line: 478, column: 70, scope: !10516)
!10571 = !DILocation(line: 478, column: 25, scope: !10518)
!10572 = !DILocation(line: 481, column: 21, scope: !10520)
!10573 = !DILocation(line: 484, column: 43, scope: !10522)
!10574 = !DILocation(line: 484, column: 25, scope: !10524)
!10575 = !DILocation(line: 487, column: 38, scope: !10526)
!10576 = !DILocation(line: 487, column: 21, scope: !10528)
!10577 = !DILocation(line: 488, column: 70, scope: !10530)
!10578 = !DILocation(line: 488, column: 21, scope: !10532)
!10579 = !DILocation(line: 491, column: 43, scope: !10534)
!10580 = !DILocation(line: 491, column: 21, scope: !10536)
!10581 = !DILocation(line: 471, column: 33, scope: !10442)
!10582 = !DILocation(line: 473, column: 46, scope: !10454)
!10583 = !DILocation(line: 474, column: 29, scope: !10454)
!10584 = !DILocation(line: 474, column: 28, scope: !10454)
!10585 = !DILocation(line: 477, column: 25, scope: !10454)
!10586 = !DILocation(line: 478, column: 25, scope: !10454)
!10587 = !DILocation(line: 475, column: 29, scope: !10454)
!10588 = !DILocation(line: 475, column: 29, scope: !10456)
!10589 = !DILocation(line: 494, column: 14, scope: !10442)
!10590 = !DILocation(line: 478, column: 25, scope: !10460)
!10591 = !DILocation(line: 475, column: 29, scope: !10464)
!10592 = !DILocation(line: 478, column: 25, scope: !10468)
!10593 = !DILocation(line: 475, column: 29, scope: !10472)
!10594 = !DILocation(line: 478, column: 25, scope: !10476)
!10595 = !DILocation(line: 475, column: 29, scope: !10480)
!10596 = !DILocation(line: 478, column: 25, scope: !10484)
!10597 = !DILocation(line: 475, column: 29, scope: !10488)
!10598 = !DILocation(line: 478, column: 25, scope: !10492)
!10599 = !DILocation(line: 475, column: 29, scope: !10496)
!10600 = !DILocation(line: 478, column: 25, scope: !10500)
!10601 = !DILocation(line: 475, column: 29, scope: !10504)
!10602 = !DILocation(line: 478, column: 25, scope: !10508)
!10603 = !DILocation(line: 481, column: 34, scope: !10454)
!10604 = !DILocation(line: 481, column: 47, scope: !10454)
!10605 = !DILocation(line: 481, column: 46, scope: !10454)
!10606 = !DILocation(line: 482, column: 20, scope: !10520)
!10607 = !DILocation(line: 475, column: 29, scope: !10512)
!10608 = !DILocation(line: 478, column: 25, scope: !10516)
!10609 = !DILocation(line: 490, column: 20, scope: !10520)
!10610 = !DILocation(line: 483, column: 25, scope: !10520)
!10611 = !DILocation(line: 483, column: 24, scope: !10520)
!10612 = !DILocation(line: 486, column: 21, scope: !10520)
!10613 = !DILocation(line: 487, column: 21, scope: !10520)
!10614 = !DILocation(line: 484, column: 25, scope: !10520)
!10615 = !DILocation(line: 484, column: 25, scope: !10522)
!10616 = !DILocation(line: 488, column: 21, scope: !10520)
!10617 = !DILocation(line: 487, column: 21, scope: !10526)
!10618 = !DILocation(line: 488, column: 21, scope: !10530)
!10619 = !DILocation(line: 493, column: 17, scope: !10520)
!10620 = !DILocation(line: 491, column: 21, scope: !10520)
!10621 = !DILocation(line: 491, column: 21, scope: !10534)
!10622 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hfa7a7488b42cf957E", scope: !10623, file: !8118, line: 497, type: !10444, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10624)
!10623 = !DINamespace(name: "{impl#56}", scope: !10050)
!10624 = !{!10625, !10626}
!10625 = !DILocalVariable(name: "self", arg: 1, scope: !10622, file: !8118, line: 497, type: !10446)
!10626 = !DILocalVariable(name: "f", arg: 2, scope: !10622, file: !8118, line: 497, type: !210)
!10627 = !DILocation(line: 497, column: 20, scope: !10622)
!10628 = !DILocation(line: 497, column: 27, scope: !10622)
!10629 = !DILocation(line: 498, column: 17, scope: !10622)
!10630 = !DILocation(line: 499, column: 14, scope: !10622)
!10631 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h554ce5259f201ca7E", scope: !10632, file: !8118, line: 502, type: !10444, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10633)
!10632 = !DINamespace(name: "{impl#57}", scope: !10050)
!10633 = !{!10634, !10635}
!10634 = !DILocalVariable(name: "self", arg: 1, scope: !10631, file: !8118, line: 502, type: !10446)
!10635 = !DILocalVariable(name: "f", arg: 2, scope: !10631, file: !8118, line: 502, type: !210)
!10636 = !DILocation(line: 502, column: 20, scope: !10631)
!10637 = !DILocation(line: 502, column: 27, scope: !10631)
!10638 = !DILocation(line: 503, column: 17, scope: !10631)
!10639 = !DILocation(line: 504, column: 14, scope: !10631)
!10640 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha8db1f58fa4a7eecE", scope: !10641, file: !8118, line: 507, type: !10444, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10642)
!10641 = !DINamespace(name: "{impl#58}", scope: !10050)
!10642 = !{!10643, !10644}
!10643 = !DILocalVariable(name: "self", arg: 1, scope: !10640, file: !8118, line: 507, type: !10446)
!10644 = !DILocalVariable(name: "f", arg: 2, scope: !10640, file: !8118, line: 507, type: !210)
!10645 = !DILocation(line: 507, column: 20, scope: !10640)
!10646 = !DILocation(line: 507, column: 27, scope: !10640)
!10647 = !DILocation(line: 508, column: 17, scope: !10640)
!10648 = !DILocation(line: 509, column: 14, scope: !10640)
!10649 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hce38e67b68b64c05E", scope: !10650, file: !8118, line: 512, type: !10444, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10651)
!10650 = !DINamespace(name: "{impl#59}", scope: !10050)
!10651 = !{!10652, !10653}
!10652 = !DILocalVariable(name: "self", arg: 1, scope: !10649, file: !8118, line: 512, type: !10446)
!10653 = !DILocalVariable(name: "f", arg: 2, scope: !10649, file: !8118, line: 512, type: !210)
!10654 = !DILocation(line: 512, column: 20, scope: !10649)
!10655 = !DILocation(line: 512, column: 27, scope: !10649)
!10656 = !DILocation(line: 513, column: 17, scope: !10649)
!10657 = !DILocation(line: 514, column: 14, scope: !10649)
!10658 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17h30c9c1f5897dc722E", scope: !10447, file: !8118, line: 532, type: !10659, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!10659 = !DISubroutineType(types: !10660)
!10660 = !{!10447}
!10661 = !DILocation(line: 541, column: 14, scope: !10658)
!10662 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17heff7899b0a9a4940E", scope: !10447, file: !8118, line: 545, type: !10663, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10665)
!10663 = !DISubroutineType(types: !10664)
!10664 = !{!20, !10446}
!10665 = !{!10666}
!10666 = !DILocalVariable(name: "self", arg: 1, scope: !10662, file: !8118, line: 545, type: !10446)
!10667 = !DILocation(line: 545, column: 31, scope: !10662)
!10668 = !DILocation(line: 546, column: 17, scope: !10662)
!10669 = !DILocation(line: 547, column: 14, scope: !10662)
!10670 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h0203ebaf1437909dE", scope: !10671, file: !8118, line: 460, type: !10673, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10675)
!10671 = !DINamespace(name: "{impl#0}", scope: !10672)
!10672 = !DINamespace(name: "fmt", scope: !10443)
!10673 = !DISubroutineType(types: !10674)
!10674 = !{!310, !10446}
!10675 = !{!10676}
!10676 = !DILocalVariable(name: "self", arg: 1, scope: !10677, file: !10048, line: 133, type: !10446)
!10677 = !DILexicalBlockFile(scope: !10670, file: !10048, discriminator: 0)
!10678 = !DILocation(line: 133, column: 1, scope: !10677)
!10679 = !DILocation(line: 875, column: 11, scope: !10670)
!10680 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17h8211db90d9e1b57fE", scope: !10671, file: !8118, line: 460, type: !10673, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10681)
!10681 = !{!10682}
!10682 = !DILocalVariable(name: "self", arg: 1, scope: !10683, file: !10048, line: 133, type: !10446)
!10683 = !DILexicalBlockFile(scope: !10680, file: !10048, discriminator: 0)
!10684 = !DILocation(line: 133, column: 1, scope: !10683)
!10685 = !DILocation(line: 875, column: 11, scope: !10680)
!10686 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h8f6d688d08fb371eE", scope: !10671, file: !8118, line: 460, type: !10673, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10687)
!10687 = !{!10688}
!10688 = !DILocalVariable(name: "self", arg: 1, scope: !10689, file: !10048, line: 133, type: !10446)
!10689 = !DILexicalBlockFile(scope: !10686, file: !10048, discriminator: 0)
!10690 = !DILocation(line: 133, column: 1, scope: !10689)
!10691 = !DILocation(line: 875, column: 11, scope: !10686)
!10692 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17ha86a9f101a7957b6E", scope: !10671, file: !8118, line: 460, type: !10673, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10693)
!10693 = !{!10694}
!10694 = !DILocalVariable(name: "self", arg: 1, scope: !10695, file: !10048, line: 133, type: !10446)
!10695 = !DILexicalBlockFile(scope: !10692, file: !10048, discriminator: 0)
!10696 = !DILocation(line: 133, column: 1, scope: !10695)
!10697 = !DILocation(line: 875, column: 11, scope: !10692)
!10698 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h93f5fc0a6a3f7acfE", scope: !10671, file: !8118, line: 460, type: !10673, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10699)
!10699 = !{!10700}
!10700 = !DILocalVariable(name: "self", arg: 1, scope: !10701, file: !10048, line: 133, type: !10446)
!10701 = !DILexicalBlockFile(scope: !10698, file: !10048, discriminator: 0)
!10702 = !DILocation(line: 133, column: 1, scope: !10701)
!10703 = !DILocation(line: 875, column: 11, scope: !10698)
!10704 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h11154bfc0a585e89E", scope: !10671, file: !8118, line: 460, type: !10673, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10705)
!10705 = !{!10706}
!10706 = !DILocalVariable(name: "self", arg: 1, scope: !10707, file: !10048, line: 133, type: !10446)
!10707 = !DILexicalBlockFile(scope: !10704, file: !10048, discriminator: 0)
!10708 = !DILocation(line: 133, column: 1, scope: !10707)
!10709 = !DILocation(line: 875, column: 11, scope: !10704)
!10710 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hdda9181786383a8fE", scope: !10671, file: !8118, line: 460, type: !10673, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10711)
!10711 = !{!10712}
!10712 = !DILocalVariable(name: "self", arg: 1, scope: !10713, file: !10048, line: 133, type: !10446)
!10713 = !DILexicalBlockFile(scope: !10710, file: !10048, discriminator: 0)
!10714 = !DILocation(line: 133, column: 1, scope: !10713)
!10715 = !DILocation(line: 875, column: 11, scope: !10710)
!10716 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17hdac7fea80dc9d75eE", scope: !10671, file: !8118, line: 460, type: !10673, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10717)
!10717 = !{!10718}
!10718 = !DILocalVariable(name: "self", arg: 1, scope: !10719, file: !10048, line: 133, type: !10446)
!10719 = !DILexicalBlockFile(scope: !10716, file: !10048, discriminator: 0)
!10720 = !DILocation(line: 133, column: 1, scope: !10719)
!10721 = !DILocation(line: 875, column: 11, scope: !10716)
!10722 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c414aa63214bee1E", scope: !10723, file: !8118, line: 434, type: !10725, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !10731)
!10723 = !DINamespace(name: "{impl#10}", scope: !10724)
!10724 = !DINamespace(name: "mxcsr", scope: !783)
!10725 = !DISubroutineType(types: !10726)
!10726 = !{!192, !10727, !210}
!10727 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !10728, size: 64, align: 64, dwarfAddressSpace: 0)
!10728 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !10724, file: !2, size: 32, align: 32, elements: !10729, templateParams: !21, identifier: "2337bfff2010c81df77479dd61dca017")
!10729 = !{!10730}
!10730 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10728, file: !2, baseType: !56, size: 32, align: 32)
!10731 = !{!10732, !10733, !10734, !10736, !10738, !10740, !10742, !10744, !10746, !10748, !10750, !10752, !10754, !10756, !10758, !10760, !10762, !10764, !10766, !10768, !10770, !10772, !10774, !10776, !10778, !10780, !10782, !10784, !10786, !10788, !10790, !10792, !10794, !10796, !10798, !10800, !10802, !10804, !10806, !10808, !10810, !10812, !10814, !10816, !10818, !10820, !10822, !10824, !10826, !10828, !10830, !10832, !10834, !10836, !10838, !10840, !10842, !10844, !10846, !10848, !10850, !10852, !10854, !10856, !10858, !10860, !10862, !10864, !10866, !10868, !10870, !10872, !10874, !10876, !10878, !10880, !10882, !10884, !10886, !10888}
!10732 = !DILocalVariable(name: "self", arg: 1, scope: !10722, file: !8118, line: 434, type: !10727)
!10733 = !DILocalVariable(name: "f", arg: 2, scope: !10722, file: !8118, line: 434, type: !210)
!10734 = !DILocalVariable(name: "first", scope: !10735, file: !8118, line: 471, type: !310, align: 1)
!10735 = distinct !DILexicalBlock(scope: !10722, file: !8118, line: 471, column: 17)
!10736 = !DILocalVariable(name: "residual", scope: !10737, file: !8118, line: 475, type: !8133, align: 1)
!10737 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10738 = !DILocalVariable(name: "val", scope: !10739, file: !8118, line: 475, type: !7, align: 1)
!10739 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10740 = !DILocalVariable(name: "residual", scope: !10741, file: !8118, line: 478, type: !8133, align: 1)
!10741 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10742 = !DILocalVariable(name: "val", scope: !10743, file: !8118, line: 478, type: !7, align: 1)
!10743 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10744 = !DILocalVariable(name: "residual", scope: !10745, file: !8118, line: 475, type: !8133, align: 1)
!10745 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10746 = !DILocalVariable(name: "val", scope: !10747, file: !8118, line: 475, type: !7, align: 1)
!10747 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10748 = !DILocalVariable(name: "residual", scope: !10749, file: !8118, line: 478, type: !8133, align: 1)
!10749 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10750 = !DILocalVariable(name: "val", scope: !10751, file: !8118, line: 478, type: !7, align: 1)
!10751 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10752 = !DILocalVariable(name: "residual", scope: !10753, file: !8118, line: 475, type: !8133, align: 1)
!10753 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10754 = !DILocalVariable(name: "val", scope: !10755, file: !8118, line: 475, type: !7, align: 1)
!10755 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10756 = !DILocalVariable(name: "residual", scope: !10757, file: !8118, line: 478, type: !8133, align: 1)
!10757 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10758 = !DILocalVariable(name: "val", scope: !10759, file: !8118, line: 478, type: !7, align: 1)
!10759 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10760 = !DILocalVariable(name: "residual", scope: !10761, file: !8118, line: 475, type: !8133, align: 1)
!10761 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10762 = !DILocalVariable(name: "val", scope: !10763, file: !8118, line: 475, type: !7, align: 1)
!10763 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10764 = !DILocalVariable(name: "residual", scope: !10765, file: !8118, line: 478, type: !8133, align: 1)
!10765 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10766 = !DILocalVariable(name: "val", scope: !10767, file: !8118, line: 478, type: !7, align: 1)
!10767 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10768 = !DILocalVariable(name: "residual", scope: !10769, file: !8118, line: 475, type: !8133, align: 1)
!10769 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10770 = !DILocalVariable(name: "val", scope: !10771, file: !8118, line: 475, type: !7, align: 1)
!10771 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10772 = !DILocalVariable(name: "residual", scope: !10773, file: !8118, line: 478, type: !8133, align: 1)
!10773 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10774 = !DILocalVariable(name: "val", scope: !10775, file: !8118, line: 478, type: !7, align: 1)
!10775 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10776 = !DILocalVariable(name: "residual", scope: !10777, file: !8118, line: 475, type: !8133, align: 1)
!10777 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10778 = !DILocalVariable(name: "val", scope: !10779, file: !8118, line: 475, type: !7, align: 1)
!10779 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10780 = !DILocalVariable(name: "residual", scope: !10781, file: !8118, line: 478, type: !8133, align: 1)
!10781 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10782 = !DILocalVariable(name: "val", scope: !10783, file: !8118, line: 478, type: !7, align: 1)
!10783 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10784 = !DILocalVariable(name: "residual", scope: !10785, file: !8118, line: 475, type: !8133, align: 1)
!10785 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10786 = !DILocalVariable(name: "val", scope: !10787, file: !8118, line: 475, type: !7, align: 1)
!10787 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10788 = !DILocalVariable(name: "residual", scope: !10789, file: !8118, line: 478, type: !8133, align: 1)
!10789 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10790 = !DILocalVariable(name: "val", scope: !10791, file: !8118, line: 478, type: !7, align: 1)
!10791 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10792 = !DILocalVariable(name: "residual", scope: !10793, file: !8118, line: 475, type: !8133, align: 1)
!10793 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10794 = !DILocalVariable(name: "val", scope: !10795, file: !8118, line: 475, type: !7, align: 1)
!10795 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10796 = !DILocalVariable(name: "residual", scope: !10797, file: !8118, line: 478, type: !8133, align: 1)
!10797 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10798 = !DILocalVariable(name: "val", scope: !10799, file: !8118, line: 478, type: !7, align: 1)
!10799 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10800 = !DILocalVariable(name: "residual", scope: !10801, file: !8118, line: 475, type: !8133, align: 1)
!10801 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10802 = !DILocalVariable(name: "val", scope: !10803, file: !8118, line: 475, type: !7, align: 1)
!10803 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10804 = !DILocalVariable(name: "residual", scope: !10805, file: !8118, line: 478, type: !8133, align: 1)
!10805 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10806 = !DILocalVariable(name: "val", scope: !10807, file: !8118, line: 478, type: !7, align: 1)
!10807 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10808 = !DILocalVariable(name: "residual", scope: !10809, file: !8118, line: 475, type: !8133, align: 1)
!10809 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10810 = !DILocalVariable(name: "val", scope: !10811, file: !8118, line: 475, type: !7, align: 1)
!10811 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10812 = !DILocalVariable(name: "residual", scope: !10813, file: !8118, line: 478, type: !8133, align: 1)
!10813 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10814 = !DILocalVariable(name: "val", scope: !10815, file: !8118, line: 478, type: !7, align: 1)
!10815 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10816 = !DILocalVariable(name: "residual", scope: !10817, file: !8118, line: 475, type: !8133, align: 1)
!10817 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10818 = !DILocalVariable(name: "val", scope: !10819, file: !8118, line: 475, type: !7, align: 1)
!10819 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10820 = !DILocalVariable(name: "residual", scope: !10821, file: !8118, line: 478, type: !8133, align: 1)
!10821 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10822 = !DILocalVariable(name: "val", scope: !10823, file: !8118, line: 478, type: !7, align: 1)
!10823 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10824 = !DILocalVariable(name: "residual", scope: !10825, file: !8118, line: 475, type: !8133, align: 1)
!10825 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10826 = !DILocalVariable(name: "val", scope: !10827, file: !8118, line: 475, type: !7, align: 1)
!10827 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10828 = !DILocalVariable(name: "residual", scope: !10829, file: !8118, line: 478, type: !8133, align: 1)
!10829 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10830 = !DILocalVariable(name: "val", scope: !10831, file: !8118, line: 478, type: !7, align: 1)
!10831 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10832 = !DILocalVariable(name: "residual", scope: !10833, file: !8118, line: 475, type: !8133, align: 1)
!10833 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10834 = !DILocalVariable(name: "val", scope: !10835, file: !8118, line: 475, type: !7, align: 1)
!10835 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10836 = !DILocalVariable(name: "residual", scope: !10837, file: !8118, line: 478, type: !8133, align: 1)
!10837 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10838 = !DILocalVariable(name: "val", scope: !10839, file: !8118, line: 478, type: !7, align: 1)
!10839 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10840 = !DILocalVariable(name: "residual", scope: !10841, file: !8118, line: 475, type: !8133, align: 1)
!10841 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10842 = !DILocalVariable(name: "val", scope: !10843, file: !8118, line: 475, type: !7, align: 1)
!10843 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10844 = !DILocalVariable(name: "residual", scope: !10845, file: !8118, line: 478, type: !8133, align: 1)
!10845 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10846 = !DILocalVariable(name: "val", scope: !10847, file: !8118, line: 478, type: !7, align: 1)
!10847 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10848 = !DILocalVariable(name: "residual", scope: !10849, file: !8118, line: 475, type: !8133, align: 1)
!10849 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10850 = !DILocalVariable(name: "val", scope: !10851, file: !8118, line: 475, type: !7, align: 1)
!10851 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10852 = !DILocalVariable(name: "residual", scope: !10853, file: !8118, line: 478, type: !8133, align: 1)
!10853 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10854 = !DILocalVariable(name: "val", scope: !10855, file: !8118, line: 478, type: !7, align: 1)
!10855 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10856 = !DILocalVariable(name: "residual", scope: !10857, file: !8118, line: 475, type: !8133, align: 1)
!10857 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10858 = !DILocalVariable(name: "val", scope: !10859, file: !8118, line: 475, type: !7, align: 1)
!10859 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10860 = !DILocalVariable(name: "residual", scope: !10861, file: !8118, line: 478, type: !8133, align: 1)
!10861 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10862 = !DILocalVariable(name: "val", scope: !10863, file: !8118, line: 478, type: !7, align: 1)
!10863 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10864 = !DILocalVariable(name: "residual", scope: !10865, file: !8118, line: 475, type: !8133, align: 1)
!10865 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 47)
!10866 = !DILocalVariable(name: "val", scope: !10867, file: !8118, line: 475, type: !7, align: 1)
!10867 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 475, column: 29)
!10868 = !DILocalVariable(name: "residual", scope: !10869, file: !8118, line: 478, type: !8133, align: 1)
!10869 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 70)
!10870 = !DILocalVariable(name: "val", scope: !10871, file: !8118, line: 478, type: !7, align: 1)
!10871 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 478, column: 25)
!10872 = !DILocalVariable(name: "extra_bits", scope: !10873, file: !8118, line: 481, type: !56, align: 4)
!10873 = distinct !DILexicalBlock(scope: !10735, file: !8118, line: 481, column: 17)
!10874 = !DILocalVariable(name: "residual", scope: !10875, file: !8118, line: 484, type: !8133, align: 1)
!10875 = distinct !DILexicalBlock(scope: !10873, file: !8118, line: 484, column: 43)
!10876 = !DILocalVariable(name: "val", scope: !10877, file: !8118, line: 484, type: !7, align: 1)
!10877 = distinct !DILexicalBlock(scope: !10873, file: !8118, line: 484, column: 25)
!10878 = !DILocalVariable(name: "residual", scope: !10879, file: !8118, line: 487, type: !8133, align: 1)
!10879 = distinct !DILexicalBlock(scope: !10873, file: !8118, line: 487, column: 38)
!10880 = !DILocalVariable(name: "val", scope: !10881, file: !8118, line: 487, type: !7, align: 1)
!10881 = distinct !DILexicalBlock(scope: !10873, file: !8118, line: 487, column: 21)
!10882 = !DILocalVariable(name: "residual", scope: !10883, file: !8118, line: 488, type: !8133, align: 1)
!10883 = distinct !DILexicalBlock(scope: !10873, file: !8118, line: 488, column: 70)
!10884 = !DILocalVariable(name: "val", scope: !10885, file: !8118, line: 488, type: !7, align: 1)
!10885 = distinct !DILexicalBlock(scope: !10873, file: !8118, line: 488, column: 21)
!10886 = !DILocalVariable(name: "residual", scope: !10887, file: !8118, line: 491, type: !8133, align: 1)
!10887 = distinct !DILexicalBlock(scope: !10873, file: !8118, line: 491, column: 43)
!10888 = !DILocalVariable(name: "val", scope: !10889, file: !8118, line: 491, type: !7, align: 1)
!10889 = distinct !DILexicalBlock(scope: !10873, file: !8118, line: 491, column: 21)
!10890 = !DILocation(line: 434, column: 20, scope: !10722)
!10891 = !DILocation(line: 434, column: 27, scope: !10722)
!10892 = !DILocation(line: 471, column: 21, scope: !10735)
!10893 = !DILocation(line: 475, column: 47, scope: !10737)
!10894 = !DILocation(line: 475, column: 29, scope: !10739)
!10895 = !DILocation(line: 478, column: 70, scope: !10741)
!10896 = !DILocation(line: 478, column: 25, scope: !10743)
!10897 = !DILocation(line: 475, column: 47, scope: !10745)
!10898 = !DILocation(line: 475, column: 29, scope: !10747)
!10899 = !DILocation(line: 478, column: 70, scope: !10749)
!10900 = !DILocation(line: 478, column: 25, scope: !10751)
!10901 = !DILocation(line: 475, column: 47, scope: !10753)
!10902 = !DILocation(line: 475, column: 29, scope: !10755)
!10903 = !DILocation(line: 478, column: 70, scope: !10757)
!10904 = !DILocation(line: 478, column: 25, scope: !10759)
!10905 = !DILocation(line: 475, column: 47, scope: !10761)
!10906 = !DILocation(line: 475, column: 29, scope: !10763)
!10907 = !DILocation(line: 478, column: 70, scope: !10765)
!10908 = !DILocation(line: 478, column: 25, scope: !10767)
!10909 = !DILocation(line: 475, column: 47, scope: !10769)
!10910 = !DILocation(line: 475, column: 29, scope: !10771)
!10911 = !DILocation(line: 478, column: 70, scope: !10773)
!10912 = !DILocation(line: 478, column: 25, scope: !10775)
!10913 = !DILocation(line: 475, column: 47, scope: !10777)
!10914 = !DILocation(line: 475, column: 29, scope: !10779)
!10915 = !DILocation(line: 478, column: 70, scope: !10781)
!10916 = !DILocation(line: 478, column: 25, scope: !10783)
!10917 = !DILocation(line: 475, column: 47, scope: !10785)
!10918 = !DILocation(line: 475, column: 29, scope: !10787)
!10919 = !DILocation(line: 478, column: 70, scope: !10789)
!10920 = !DILocation(line: 478, column: 25, scope: !10791)
!10921 = !DILocation(line: 475, column: 47, scope: !10793)
!10922 = !DILocation(line: 475, column: 29, scope: !10795)
!10923 = !DILocation(line: 478, column: 70, scope: !10797)
!10924 = !DILocation(line: 478, column: 25, scope: !10799)
!10925 = !DILocation(line: 475, column: 47, scope: !10801)
!10926 = !DILocation(line: 475, column: 29, scope: !10803)
!10927 = !DILocation(line: 478, column: 70, scope: !10805)
!10928 = !DILocation(line: 478, column: 25, scope: !10807)
!10929 = !DILocation(line: 475, column: 47, scope: !10809)
!10930 = !DILocation(line: 475, column: 29, scope: !10811)
!10931 = !DILocation(line: 478, column: 70, scope: !10813)
!10932 = !DILocation(line: 478, column: 25, scope: !10815)
!10933 = !DILocation(line: 475, column: 47, scope: !10817)
!10934 = !DILocation(line: 475, column: 29, scope: !10819)
!10935 = !DILocation(line: 478, column: 70, scope: !10821)
!10936 = !DILocation(line: 478, column: 25, scope: !10823)
!10937 = !DILocation(line: 475, column: 47, scope: !10825)
!10938 = !DILocation(line: 475, column: 29, scope: !10827)
!10939 = !DILocation(line: 478, column: 70, scope: !10829)
!10940 = !DILocation(line: 478, column: 25, scope: !10831)
!10941 = !DILocation(line: 475, column: 47, scope: !10833)
!10942 = !DILocation(line: 475, column: 29, scope: !10835)
!10943 = !DILocation(line: 478, column: 70, scope: !10837)
!10944 = !DILocation(line: 478, column: 25, scope: !10839)
!10945 = !DILocation(line: 475, column: 47, scope: !10841)
!10946 = !DILocation(line: 475, column: 29, scope: !10843)
!10947 = !DILocation(line: 478, column: 70, scope: !10845)
!10948 = !DILocation(line: 478, column: 25, scope: !10847)
!10949 = !DILocation(line: 475, column: 47, scope: !10849)
!10950 = !DILocation(line: 475, column: 29, scope: !10851)
!10951 = !DILocation(line: 478, column: 70, scope: !10853)
!10952 = !DILocation(line: 478, column: 25, scope: !10855)
!10953 = !DILocation(line: 475, column: 47, scope: !10857)
!10954 = !DILocation(line: 475, column: 29, scope: !10859)
!10955 = !DILocation(line: 478, column: 70, scope: !10861)
!10956 = !DILocation(line: 478, column: 25, scope: !10863)
!10957 = !DILocation(line: 475, column: 47, scope: !10865)
!10958 = !DILocation(line: 475, column: 29, scope: !10867)
!10959 = !DILocation(line: 478, column: 70, scope: !10869)
!10960 = !DILocation(line: 478, column: 25, scope: !10871)
!10961 = !DILocation(line: 481, column: 21, scope: !10873)
!10962 = !DILocation(line: 484, column: 43, scope: !10875)
!10963 = !DILocation(line: 484, column: 25, scope: !10877)
!10964 = !DILocation(line: 487, column: 38, scope: !10879)
!10965 = !DILocation(line: 487, column: 21, scope: !10881)
!10966 = !DILocation(line: 488, column: 70, scope: !10883)
!10967 = !DILocation(line: 488, column: 21, scope: !10885)
!10968 = !DILocation(line: 491, column: 43, scope: !10887)
!10969 = !DILocation(line: 491, column: 21, scope: !10889)
!10970 = !DILocation(line: 471, column: 33, scope: !10722)
!10971 = !DILocation(line: 473, column: 46, scope: !10735)
!10972 = !DILocation(line: 474, column: 29, scope: !10735)
!10973 = !DILocation(line: 474, column: 28, scope: !10735)
!10974 = !DILocation(line: 477, column: 25, scope: !10735)
!10975 = !DILocation(line: 478, column: 25, scope: !10735)
!10976 = !DILocation(line: 475, column: 29, scope: !10735)
!10977 = !DILocation(line: 475, column: 29, scope: !10737)
!10978 = !DILocation(line: 494, column: 14, scope: !10722)
!10979 = !DILocation(line: 478, column: 25, scope: !10741)
!10980 = !DILocation(line: 475, column: 29, scope: !10745)
!10981 = !DILocation(line: 478, column: 25, scope: !10749)
!10982 = !DILocation(line: 475, column: 29, scope: !10753)
!10983 = !DILocation(line: 478, column: 25, scope: !10757)
!10984 = !DILocation(line: 475, column: 29, scope: !10761)
!10985 = !DILocation(line: 478, column: 25, scope: !10765)
!10986 = !DILocation(line: 475, column: 29, scope: !10769)
!10987 = !DILocation(line: 478, column: 25, scope: !10773)
!10988 = !DILocation(line: 475, column: 29, scope: !10777)
!10989 = !DILocation(line: 478, column: 25, scope: !10781)
!10990 = !DILocation(line: 475, column: 29, scope: !10785)
!10991 = !DILocation(line: 478, column: 25, scope: !10789)
!10992 = !DILocation(line: 475, column: 29, scope: !10793)
!10993 = !DILocation(line: 478, column: 25, scope: !10797)
!10994 = !DILocation(line: 475, column: 29, scope: !10801)
!10995 = !DILocation(line: 478, column: 25, scope: !10805)
!10996 = !DILocation(line: 475, column: 29, scope: !10809)
!10997 = !DILocation(line: 478, column: 25, scope: !10813)
!10998 = !DILocation(line: 475, column: 29, scope: !10817)
!10999 = !DILocation(line: 478, column: 25, scope: !10821)
!11000 = !DILocation(line: 475, column: 29, scope: !10825)
!11001 = !DILocation(line: 478, column: 25, scope: !10829)
!11002 = !DILocation(line: 475, column: 29, scope: !10833)
!11003 = !DILocation(line: 478, column: 25, scope: !10837)
!11004 = !DILocation(line: 475, column: 29, scope: !10841)
!11005 = !DILocation(line: 478, column: 25, scope: !10845)
!11006 = !DILocation(line: 475, column: 29, scope: !10849)
!11007 = !DILocation(line: 478, column: 25, scope: !10853)
!11008 = !DILocation(line: 475, column: 29, scope: !10857)
!11009 = !DILocation(line: 478, column: 25, scope: !10861)
!11010 = !DILocation(line: 481, column: 34, scope: !10735)
!11011 = !DILocation(line: 481, column: 47, scope: !10735)
!11012 = !DILocation(line: 481, column: 46, scope: !10735)
!11013 = !DILocation(line: 482, column: 20, scope: !10873)
!11014 = !DILocation(line: 475, column: 29, scope: !10865)
!11015 = !DILocation(line: 478, column: 25, scope: !10869)
!11016 = !DILocation(line: 490, column: 20, scope: !10873)
!11017 = !DILocation(line: 483, column: 25, scope: !10873)
!11018 = !DILocation(line: 483, column: 24, scope: !10873)
!11019 = !DILocation(line: 486, column: 21, scope: !10873)
!11020 = !DILocation(line: 487, column: 21, scope: !10873)
!11021 = !DILocation(line: 484, column: 25, scope: !10873)
!11022 = !DILocation(line: 484, column: 25, scope: !10875)
!11023 = !DILocation(line: 488, column: 21, scope: !10873)
!11024 = !DILocation(line: 487, column: 21, scope: !10879)
!11025 = !DILocation(line: 488, column: 21, scope: !10883)
!11026 = !DILocation(line: 493, column: 17, scope: !10873)
!11027 = !DILocation(line: 491, column: 21, scope: !10873)
!11028 = !DILocation(line: 491, column: 21, scope: !10887)
!11029 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h651b7371de395c99E", scope: !11030, file: !8118, line: 497, type: !10725, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11031)
!11030 = !DINamespace(name: "{impl#11}", scope: !10724)
!11031 = !{!11032, !11033}
!11032 = !DILocalVariable(name: "self", arg: 1, scope: !11029, file: !8118, line: 497, type: !10727)
!11033 = !DILocalVariable(name: "f", arg: 2, scope: !11029, file: !8118, line: 497, type: !210)
!11034 = !DILocation(line: 497, column: 20, scope: !11029)
!11035 = !DILocation(line: 497, column: 27, scope: !11029)
!11036 = !DILocation(line: 498, column: 17, scope: !11029)
!11037 = !DILocation(line: 499, column: 14, scope: !11029)
!11038 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17hdcee835dda97ca7eE", scope: !11039, file: !8118, line: 502, type: !10725, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11040)
!11039 = !DINamespace(name: "{impl#12}", scope: !10724)
!11040 = !{!11041, !11042}
!11041 = !DILocalVariable(name: "self", arg: 1, scope: !11038, file: !8118, line: 502, type: !10727)
!11042 = !DILocalVariable(name: "f", arg: 2, scope: !11038, file: !8118, line: 502, type: !210)
!11043 = !DILocation(line: 502, column: 20, scope: !11038)
!11044 = !DILocation(line: 502, column: 27, scope: !11038)
!11045 = !DILocation(line: 503, column: 17, scope: !11038)
!11046 = !DILocation(line: 504, column: 14, scope: !11038)
!11047 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3abc2e00ed846b24E", scope: !11048, file: !8118, line: 507, type: !10725, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11049)
!11048 = !DINamespace(name: "{impl#13}", scope: !10724)
!11049 = !{!11050, !11051}
!11050 = !DILocalVariable(name: "self", arg: 1, scope: !11047, file: !8118, line: 507, type: !10727)
!11051 = !DILocalVariable(name: "f", arg: 2, scope: !11047, file: !8118, line: 507, type: !210)
!11052 = !DILocation(line: 507, column: 20, scope: !11047)
!11053 = !DILocation(line: 507, column: 27, scope: !11047)
!11054 = !DILocation(line: 508, column: 17, scope: !11047)
!11055 = !DILocation(line: 509, column: 14, scope: !11047)
!11056 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17ha8b26a95fbe8a108E", scope: !11057, file: !8118, line: 512, type: !10725, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11058)
!11057 = !DINamespace(name: "{impl#14}", scope: !10724)
!11058 = !{!11059, !11060}
!11059 = !DILocalVariable(name: "self", arg: 1, scope: !11056, file: !8118, line: 512, type: !10727)
!11060 = !DILocalVariable(name: "f", arg: 2, scope: !11056, file: !8118, line: 512, type: !210)
!11061 = !DILocation(line: 512, column: 20, scope: !11056)
!11062 = !DILocation(line: 512, column: 27, scope: !11056)
!11063 = !DILocation(line: 513, column: 17, scope: !11056)
!11064 = !DILocation(line: 514, column: 14, scope: !11056)
!11065 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17h8e1cd620d7812018E", scope: !10728, file: !8118, line: 532, type: !11066, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!11066 = !DISubroutineType(types: !11067)
!11067 = !{!10728}
!11068 = !DILocation(line: 541, column: 14, scope: !11065)
!11069 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17h9d01733a77667e7aE", scope: !10728, file: !8118, line: 545, type: !11070, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11072)
!11070 = !DISubroutineType(types: !11071)
!11071 = !{!56, !10727}
!11072 = !{!11073}
!11073 = !DILocalVariable(name: "self", arg: 1, scope: !11069, file: !8118, line: 545, type: !10727)
!11074 = !DILocation(line: 545, column: 31, scope: !11069)
!11075 = !DILocation(line: 546, column: 17, scope: !11069)
!11076 = !DILocation(line: 547, column: 14, scope: !11069)
!11077 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8b9dfa098a6277abE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11082)
!11078 = !DINamespace(name: "{impl#0}", scope: !11079)
!11079 = !DINamespace(name: "fmt", scope: !10723)
!11080 = !DISubroutineType(types: !11081)
!11081 = !{!310, !10727}
!11082 = !{!11083}
!11083 = !DILocalVariable(name: "self", arg: 1, scope: !11084, file: !11085, line: 8, type: !10727)
!11084 = !DILexicalBlockFile(scope: !11077, file: !11085, discriminator: 0)
!11085 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!11086 = !DILocation(line: 8, column: 1, scope: !11084)
!11087 = !DILocation(line: 875, column: 11, scope: !11077)
!11088 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h2d27dd8cb41e9817E", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11089)
!11089 = !{!11090}
!11090 = !DILocalVariable(name: "self", arg: 1, scope: !11091, file: !11085, line: 8, type: !10727)
!11091 = !DILexicalBlockFile(scope: !11088, file: !11085, discriminator: 0)
!11092 = !DILocation(line: 8, column: 1, scope: !11091)
!11093 = !DILocation(line: 875, column: 11, scope: !11088)
!11094 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hb5b482d5f09f4dc9E", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11095)
!11095 = !{!11096}
!11096 = !DILocalVariable(name: "self", arg: 1, scope: !11097, file: !11085, line: 8, type: !10727)
!11097 = !DILexicalBlockFile(scope: !11094, file: !11085, discriminator: 0)
!11098 = !DILocation(line: 8, column: 1, scope: !11097)
!11099 = !DILocation(line: 875, column: 11, scope: !11094)
!11100 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h8eba0dd2225b6accE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11101)
!11101 = !{!11102}
!11102 = !DILocalVariable(name: "self", arg: 1, scope: !11103, file: !11085, line: 8, type: !10727)
!11103 = !DILexicalBlockFile(scope: !11100, file: !11085, discriminator: 0)
!11104 = !DILocation(line: 8, column: 1, scope: !11103)
!11105 = !DILocation(line: 875, column: 11, scope: !11100)
!11106 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h9ebd691021fdb941E", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11107)
!11107 = !{!11108}
!11108 = !DILocalVariable(name: "self", arg: 1, scope: !11109, file: !11085, line: 8, type: !10727)
!11109 = !DILexicalBlockFile(scope: !11106, file: !11085, discriminator: 0)
!11110 = !DILocation(line: 8, column: 1, scope: !11109)
!11111 = !DILocation(line: 875, column: 11, scope: !11106)
!11112 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hab0c4f7e555f4b36E", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11113)
!11113 = !{!11114}
!11114 = !DILocalVariable(name: "self", arg: 1, scope: !11115, file: !11085, line: 8, type: !10727)
!11115 = !DILexicalBlockFile(scope: !11112, file: !11085, discriminator: 0)
!11116 = !DILocation(line: 8, column: 1, scope: !11115)
!11117 = !DILocation(line: 875, column: 11, scope: !11112)
!11118 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h27658eb0e899a873E", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11119)
!11119 = !{!11120}
!11120 = !DILocalVariable(name: "self", arg: 1, scope: !11121, file: !11085, line: 8, type: !10727)
!11121 = !DILexicalBlockFile(scope: !11118, file: !11085, discriminator: 0)
!11122 = !DILocation(line: 8, column: 1, scope: !11121)
!11123 = !DILocation(line: 875, column: 11, scope: !11118)
!11124 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hb7e58ca7fb2765ccE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11125)
!11125 = !{!11126}
!11126 = !DILocalVariable(name: "self", arg: 1, scope: !11127, file: !11085, line: 8, type: !10727)
!11127 = !DILexicalBlockFile(scope: !11124, file: !11085, discriminator: 0)
!11128 = !DILocation(line: 8, column: 1, scope: !11127)
!11129 = !DILocation(line: 875, column: 11, scope: !11124)
!11130 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17ha08e34d49c48b26bE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11131)
!11131 = !{!11132}
!11132 = !DILocalVariable(name: "self", arg: 1, scope: !11133, file: !11085, line: 8, type: !10727)
!11133 = !DILexicalBlockFile(scope: !11130, file: !11085, discriminator: 0)
!11134 = !DILocation(line: 8, column: 1, scope: !11133)
!11135 = !DILocation(line: 875, column: 11, scope: !11130)
!11136 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h9c0ac4da4929460dE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11137)
!11137 = !{!11138}
!11138 = !DILocalVariable(name: "self", arg: 1, scope: !11139, file: !11085, line: 8, type: !10727)
!11139 = !DILexicalBlockFile(scope: !11136, file: !11085, discriminator: 0)
!11140 = !DILocation(line: 8, column: 1, scope: !11139)
!11141 = !DILocation(line: 875, column: 11, scope: !11136)
!11142 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h4e5802871826ba5cE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11143)
!11143 = !{!11144}
!11144 = !DILocalVariable(name: "self", arg: 1, scope: !11145, file: !11085, line: 8, type: !10727)
!11145 = !DILexicalBlockFile(scope: !11142, file: !11085, discriminator: 0)
!11146 = !DILocation(line: 8, column: 1, scope: !11145)
!11147 = !DILocation(line: 875, column: 11, scope: !11142)
!11148 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h57cf2803faab91beE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11149)
!11149 = !{!11150}
!11150 = !DILocalVariable(name: "self", arg: 1, scope: !11151, file: !11085, line: 8, type: !10727)
!11151 = !DILexicalBlockFile(scope: !11148, file: !11085, discriminator: 0)
!11152 = !DILocation(line: 8, column: 1, scope: !11151)
!11153 = !DILocation(line: 875, column: 11, scope: !11148)
!11154 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hf79afa55936d851cE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11155)
!11155 = !{!11156}
!11156 = !DILocalVariable(name: "self", arg: 1, scope: !11157, file: !11085, line: 8, type: !10727)
!11157 = !DILexicalBlockFile(scope: !11154, file: !11085, discriminator: 0)
!11158 = !DILocation(line: 8, column: 1, scope: !11157)
!11159 = !DILocation(line: 875, column: 11, scope: !11154)
!11160 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17he742386920cc89eaE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11161)
!11161 = !{!11162}
!11162 = !DILocalVariable(name: "self", arg: 1, scope: !11163, file: !11085, line: 8, type: !10727)
!11163 = !DILexicalBlockFile(scope: !11160, file: !11085, discriminator: 0)
!11164 = !DILocation(line: 8, column: 1, scope: !11163)
!11165 = !DILocation(line: 875, column: 11, scope: !11160)
!11166 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h33eaeed0e7f3385fE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11167)
!11167 = !{!11168}
!11168 = !DILocalVariable(name: "self", arg: 1, scope: !11169, file: !11085, line: 8, type: !10727)
!11169 = !DILexicalBlockFile(scope: !11166, file: !11085, discriminator: 0)
!11170 = !DILocation(line: 8, column: 1, scope: !11169)
!11171 = !DILocation(line: 875, column: 11, scope: !11166)
!11172 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h95c6cc57a908110eE", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11173)
!11173 = !{!11174}
!11174 = !DILocalVariable(name: "self", arg: 1, scope: !11175, file: !11085, line: 8, type: !10727)
!11175 = !DILexicalBlockFile(scope: !11172, file: !11085, discriminator: 0)
!11176 = !DILocation(line: 8, column: 1, scope: !11175)
!11177 = !DILocation(line: 875, column: 11, scope: !11172)
!11178 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h97f39117e83d3355E", scope: !11078, file: !8118, line: 460, type: !11080, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11179)
!11179 = !{!11180}
!11180 = !DILocalVariable(name: "self", arg: 1, scope: !11181, file: !11085, line: 8, type: !10727)
!11181 = !DILexicalBlockFile(scope: !11178, file: !11085, discriminator: 0)
!11182 = !DILocation(line: 8, column: 1, scope: !11181)
!11183 = !DILocation(line: 875, column: 11, scope: !11178)
!11184 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ba0607b8c7f2836E", scope: !11185, file: !8118, line: 434, type: !11187, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11193)
!11185 = !DINamespace(name: "{impl#9}", scope: !11186)
!11186 = !DINamespace(name: "rflags", scope: !783)
!11187 = !DISubroutineType(types: !11188)
!11188 = !{!192, !11189, !210}
!11189 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !11190, size: 64, align: 64, dwarfAddressSpace: 0)
!11190 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !11186, file: !2, size: 64, align: 64, elements: !11191, templateParams: !21, identifier: "a6c806c33158bd1fada067d4ca95da5a")
!11191 = !{!11192}
!11192 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11190, file: !2, baseType: !20, size: 64, align: 64)
!11193 = !{!11194, !11195, !11196, !11198, !11200, !11202, !11204, !11206, !11208, !11210, !11212, !11214, !11216, !11218, !11220, !11222, !11224, !11226, !11228, !11230, !11232, !11234, !11236, !11238, !11240, !11242, !11244, !11246, !11248, !11250, !11252, !11254, !11256, !11258, !11260, !11262, !11264, !11266, !11268, !11270, !11272, !11274, !11276, !11278, !11280, !11282, !11284, !11286, !11288, !11290, !11292, !11294, !11296, !11298, !11300, !11302, !11304, !11306, !11308, !11310, !11312, !11314, !11316, !11318, !11320, !11322, !11324, !11326, !11328, !11330, !11332, !11334, !11336, !11338, !11340, !11342, !11344, !11346, !11348, !11350, !11352, !11354, !11356, !11358}
!11194 = !DILocalVariable(name: "self", arg: 1, scope: !11184, file: !8118, line: 434, type: !11189)
!11195 = !DILocalVariable(name: "f", arg: 2, scope: !11184, file: !8118, line: 434, type: !210)
!11196 = !DILocalVariable(name: "first", scope: !11197, file: !8118, line: 471, type: !310, align: 1)
!11197 = distinct !DILexicalBlock(scope: !11184, file: !8118, line: 471, column: 17)
!11198 = !DILocalVariable(name: "residual", scope: !11199, file: !8118, line: 475, type: !8133, align: 1)
!11199 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11200 = !DILocalVariable(name: "val", scope: !11201, file: !8118, line: 475, type: !7, align: 1)
!11201 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11202 = !DILocalVariable(name: "residual", scope: !11203, file: !8118, line: 478, type: !8133, align: 1)
!11203 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11204 = !DILocalVariable(name: "val", scope: !11205, file: !8118, line: 478, type: !7, align: 1)
!11205 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11206 = !DILocalVariable(name: "residual", scope: !11207, file: !8118, line: 475, type: !8133, align: 1)
!11207 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11208 = !DILocalVariable(name: "val", scope: !11209, file: !8118, line: 475, type: !7, align: 1)
!11209 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11210 = !DILocalVariable(name: "residual", scope: !11211, file: !8118, line: 478, type: !8133, align: 1)
!11211 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11212 = !DILocalVariable(name: "val", scope: !11213, file: !8118, line: 478, type: !7, align: 1)
!11213 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11214 = !DILocalVariable(name: "residual", scope: !11215, file: !8118, line: 475, type: !8133, align: 1)
!11215 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11216 = !DILocalVariable(name: "val", scope: !11217, file: !8118, line: 475, type: !7, align: 1)
!11217 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11218 = !DILocalVariable(name: "residual", scope: !11219, file: !8118, line: 478, type: !8133, align: 1)
!11219 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11220 = !DILocalVariable(name: "val", scope: !11221, file: !8118, line: 478, type: !7, align: 1)
!11221 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11222 = !DILocalVariable(name: "residual", scope: !11223, file: !8118, line: 475, type: !8133, align: 1)
!11223 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11224 = !DILocalVariable(name: "val", scope: !11225, file: !8118, line: 475, type: !7, align: 1)
!11225 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11226 = !DILocalVariable(name: "residual", scope: !11227, file: !8118, line: 478, type: !8133, align: 1)
!11227 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11228 = !DILocalVariable(name: "val", scope: !11229, file: !8118, line: 478, type: !7, align: 1)
!11229 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11230 = !DILocalVariable(name: "residual", scope: !11231, file: !8118, line: 475, type: !8133, align: 1)
!11231 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11232 = !DILocalVariable(name: "val", scope: !11233, file: !8118, line: 475, type: !7, align: 1)
!11233 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11234 = !DILocalVariable(name: "residual", scope: !11235, file: !8118, line: 478, type: !8133, align: 1)
!11235 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11236 = !DILocalVariable(name: "val", scope: !11237, file: !8118, line: 478, type: !7, align: 1)
!11237 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11238 = !DILocalVariable(name: "residual", scope: !11239, file: !8118, line: 475, type: !8133, align: 1)
!11239 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11240 = !DILocalVariable(name: "val", scope: !11241, file: !8118, line: 475, type: !7, align: 1)
!11241 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11242 = !DILocalVariable(name: "residual", scope: !11243, file: !8118, line: 478, type: !8133, align: 1)
!11243 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11244 = !DILocalVariable(name: "val", scope: !11245, file: !8118, line: 478, type: !7, align: 1)
!11245 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11246 = !DILocalVariable(name: "residual", scope: !11247, file: !8118, line: 475, type: !8133, align: 1)
!11247 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11248 = !DILocalVariable(name: "val", scope: !11249, file: !8118, line: 475, type: !7, align: 1)
!11249 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11250 = !DILocalVariable(name: "residual", scope: !11251, file: !8118, line: 478, type: !8133, align: 1)
!11251 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11252 = !DILocalVariable(name: "val", scope: !11253, file: !8118, line: 478, type: !7, align: 1)
!11253 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11254 = !DILocalVariable(name: "residual", scope: !11255, file: !8118, line: 475, type: !8133, align: 1)
!11255 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11256 = !DILocalVariable(name: "val", scope: !11257, file: !8118, line: 475, type: !7, align: 1)
!11257 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11258 = !DILocalVariable(name: "residual", scope: !11259, file: !8118, line: 478, type: !8133, align: 1)
!11259 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11260 = !DILocalVariable(name: "val", scope: !11261, file: !8118, line: 478, type: !7, align: 1)
!11261 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11262 = !DILocalVariable(name: "residual", scope: !11263, file: !8118, line: 475, type: !8133, align: 1)
!11263 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11264 = !DILocalVariable(name: "val", scope: !11265, file: !8118, line: 475, type: !7, align: 1)
!11265 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11266 = !DILocalVariable(name: "residual", scope: !11267, file: !8118, line: 478, type: !8133, align: 1)
!11267 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11268 = !DILocalVariable(name: "val", scope: !11269, file: !8118, line: 478, type: !7, align: 1)
!11269 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11270 = !DILocalVariable(name: "residual", scope: !11271, file: !8118, line: 475, type: !8133, align: 1)
!11271 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11272 = !DILocalVariable(name: "val", scope: !11273, file: !8118, line: 475, type: !7, align: 1)
!11273 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11274 = !DILocalVariable(name: "residual", scope: !11275, file: !8118, line: 478, type: !8133, align: 1)
!11275 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11276 = !DILocalVariable(name: "val", scope: !11277, file: !8118, line: 478, type: !7, align: 1)
!11277 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11278 = !DILocalVariable(name: "residual", scope: !11279, file: !8118, line: 475, type: !8133, align: 1)
!11279 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11280 = !DILocalVariable(name: "val", scope: !11281, file: !8118, line: 475, type: !7, align: 1)
!11281 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11282 = !DILocalVariable(name: "residual", scope: !11283, file: !8118, line: 478, type: !8133, align: 1)
!11283 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11284 = !DILocalVariable(name: "val", scope: !11285, file: !8118, line: 478, type: !7, align: 1)
!11285 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11286 = !DILocalVariable(name: "residual", scope: !11287, file: !8118, line: 475, type: !8133, align: 1)
!11287 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11288 = !DILocalVariable(name: "val", scope: !11289, file: !8118, line: 475, type: !7, align: 1)
!11289 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11290 = !DILocalVariable(name: "residual", scope: !11291, file: !8118, line: 478, type: !8133, align: 1)
!11291 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11292 = !DILocalVariable(name: "val", scope: !11293, file: !8118, line: 478, type: !7, align: 1)
!11293 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11294 = !DILocalVariable(name: "residual", scope: !11295, file: !8118, line: 475, type: !8133, align: 1)
!11295 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11296 = !DILocalVariable(name: "val", scope: !11297, file: !8118, line: 475, type: !7, align: 1)
!11297 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11298 = !DILocalVariable(name: "residual", scope: !11299, file: !8118, line: 478, type: !8133, align: 1)
!11299 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11300 = !DILocalVariable(name: "val", scope: !11301, file: !8118, line: 478, type: !7, align: 1)
!11301 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11302 = !DILocalVariable(name: "residual", scope: !11303, file: !8118, line: 475, type: !8133, align: 1)
!11303 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11304 = !DILocalVariable(name: "val", scope: !11305, file: !8118, line: 475, type: !7, align: 1)
!11305 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11306 = !DILocalVariable(name: "residual", scope: !11307, file: !8118, line: 478, type: !8133, align: 1)
!11307 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11308 = !DILocalVariable(name: "val", scope: !11309, file: !8118, line: 478, type: !7, align: 1)
!11309 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11310 = !DILocalVariable(name: "residual", scope: !11311, file: !8118, line: 475, type: !8133, align: 1)
!11311 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11312 = !DILocalVariable(name: "val", scope: !11313, file: !8118, line: 475, type: !7, align: 1)
!11313 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11314 = !DILocalVariable(name: "residual", scope: !11315, file: !8118, line: 478, type: !8133, align: 1)
!11315 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11316 = !DILocalVariable(name: "val", scope: !11317, file: !8118, line: 478, type: !7, align: 1)
!11317 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11318 = !DILocalVariable(name: "residual", scope: !11319, file: !8118, line: 475, type: !8133, align: 1)
!11319 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11320 = !DILocalVariable(name: "val", scope: !11321, file: !8118, line: 475, type: !7, align: 1)
!11321 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11322 = !DILocalVariable(name: "residual", scope: !11323, file: !8118, line: 478, type: !8133, align: 1)
!11323 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11324 = !DILocalVariable(name: "val", scope: !11325, file: !8118, line: 478, type: !7, align: 1)
!11325 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11326 = !DILocalVariable(name: "residual", scope: !11327, file: !8118, line: 475, type: !8133, align: 1)
!11327 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11328 = !DILocalVariable(name: "val", scope: !11329, file: !8118, line: 475, type: !7, align: 1)
!11329 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11330 = !DILocalVariable(name: "residual", scope: !11331, file: !8118, line: 478, type: !8133, align: 1)
!11331 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11332 = !DILocalVariable(name: "val", scope: !11333, file: !8118, line: 478, type: !7, align: 1)
!11333 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11334 = !DILocalVariable(name: "residual", scope: !11335, file: !8118, line: 475, type: !8133, align: 1)
!11335 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 47)
!11336 = !DILocalVariable(name: "val", scope: !11337, file: !8118, line: 475, type: !7, align: 1)
!11337 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 475, column: 29)
!11338 = !DILocalVariable(name: "residual", scope: !11339, file: !8118, line: 478, type: !8133, align: 1)
!11339 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 70)
!11340 = !DILocalVariable(name: "val", scope: !11341, file: !8118, line: 478, type: !7, align: 1)
!11341 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 478, column: 25)
!11342 = !DILocalVariable(name: "extra_bits", scope: !11343, file: !8118, line: 481, type: !20, align: 8)
!11343 = distinct !DILexicalBlock(scope: !11197, file: !8118, line: 481, column: 17)
!11344 = !DILocalVariable(name: "residual", scope: !11345, file: !8118, line: 484, type: !8133, align: 1)
!11345 = distinct !DILexicalBlock(scope: !11343, file: !8118, line: 484, column: 43)
!11346 = !DILocalVariable(name: "val", scope: !11347, file: !8118, line: 484, type: !7, align: 1)
!11347 = distinct !DILexicalBlock(scope: !11343, file: !8118, line: 484, column: 25)
!11348 = !DILocalVariable(name: "residual", scope: !11349, file: !8118, line: 487, type: !8133, align: 1)
!11349 = distinct !DILexicalBlock(scope: !11343, file: !8118, line: 487, column: 38)
!11350 = !DILocalVariable(name: "val", scope: !11351, file: !8118, line: 487, type: !7, align: 1)
!11351 = distinct !DILexicalBlock(scope: !11343, file: !8118, line: 487, column: 21)
!11352 = !DILocalVariable(name: "residual", scope: !11353, file: !8118, line: 488, type: !8133, align: 1)
!11353 = distinct !DILexicalBlock(scope: !11343, file: !8118, line: 488, column: 70)
!11354 = !DILocalVariable(name: "val", scope: !11355, file: !8118, line: 488, type: !7, align: 1)
!11355 = distinct !DILexicalBlock(scope: !11343, file: !8118, line: 488, column: 21)
!11356 = !DILocalVariable(name: "residual", scope: !11357, file: !8118, line: 491, type: !8133, align: 1)
!11357 = distinct !DILexicalBlock(scope: !11343, file: !8118, line: 491, column: 43)
!11358 = !DILocalVariable(name: "val", scope: !11359, file: !8118, line: 491, type: !7, align: 1)
!11359 = distinct !DILexicalBlock(scope: !11343, file: !8118, line: 491, column: 21)
!11360 = !DILocation(line: 434, column: 20, scope: !11184)
!11361 = !DILocation(line: 434, column: 27, scope: !11184)
!11362 = !DILocation(line: 471, column: 21, scope: !11197)
!11363 = !DILocation(line: 475, column: 47, scope: !11199)
!11364 = !DILocation(line: 475, column: 29, scope: !11201)
!11365 = !DILocation(line: 478, column: 70, scope: !11203)
!11366 = !DILocation(line: 478, column: 25, scope: !11205)
!11367 = !DILocation(line: 475, column: 47, scope: !11207)
!11368 = !DILocation(line: 475, column: 29, scope: !11209)
!11369 = !DILocation(line: 478, column: 70, scope: !11211)
!11370 = !DILocation(line: 478, column: 25, scope: !11213)
!11371 = !DILocation(line: 475, column: 47, scope: !11215)
!11372 = !DILocation(line: 475, column: 29, scope: !11217)
!11373 = !DILocation(line: 478, column: 70, scope: !11219)
!11374 = !DILocation(line: 478, column: 25, scope: !11221)
!11375 = !DILocation(line: 475, column: 47, scope: !11223)
!11376 = !DILocation(line: 475, column: 29, scope: !11225)
!11377 = !DILocation(line: 478, column: 70, scope: !11227)
!11378 = !DILocation(line: 478, column: 25, scope: !11229)
!11379 = !DILocation(line: 475, column: 47, scope: !11231)
!11380 = !DILocation(line: 475, column: 29, scope: !11233)
!11381 = !DILocation(line: 478, column: 70, scope: !11235)
!11382 = !DILocation(line: 478, column: 25, scope: !11237)
!11383 = !DILocation(line: 475, column: 47, scope: !11239)
!11384 = !DILocation(line: 475, column: 29, scope: !11241)
!11385 = !DILocation(line: 478, column: 70, scope: !11243)
!11386 = !DILocation(line: 478, column: 25, scope: !11245)
!11387 = !DILocation(line: 475, column: 47, scope: !11247)
!11388 = !DILocation(line: 475, column: 29, scope: !11249)
!11389 = !DILocation(line: 478, column: 70, scope: !11251)
!11390 = !DILocation(line: 478, column: 25, scope: !11253)
!11391 = !DILocation(line: 475, column: 47, scope: !11255)
!11392 = !DILocation(line: 475, column: 29, scope: !11257)
!11393 = !DILocation(line: 478, column: 70, scope: !11259)
!11394 = !DILocation(line: 478, column: 25, scope: !11261)
!11395 = !DILocation(line: 475, column: 47, scope: !11263)
!11396 = !DILocation(line: 475, column: 29, scope: !11265)
!11397 = !DILocation(line: 478, column: 70, scope: !11267)
!11398 = !DILocation(line: 478, column: 25, scope: !11269)
!11399 = !DILocation(line: 475, column: 47, scope: !11271)
!11400 = !DILocation(line: 475, column: 29, scope: !11273)
!11401 = !DILocation(line: 478, column: 70, scope: !11275)
!11402 = !DILocation(line: 478, column: 25, scope: !11277)
!11403 = !DILocation(line: 475, column: 47, scope: !11279)
!11404 = !DILocation(line: 475, column: 29, scope: !11281)
!11405 = !DILocation(line: 478, column: 70, scope: !11283)
!11406 = !DILocation(line: 478, column: 25, scope: !11285)
!11407 = !DILocation(line: 475, column: 47, scope: !11287)
!11408 = !DILocation(line: 475, column: 29, scope: !11289)
!11409 = !DILocation(line: 478, column: 70, scope: !11291)
!11410 = !DILocation(line: 478, column: 25, scope: !11293)
!11411 = !DILocation(line: 475, column: 47, scope: !11295)
!11412 = !DILocation(line: 475, column: 29, scope: !11297)
!11413 = !DILocation(line: 478, column: 70, scope: !11299)
!11414 = !DILocation(line: 478, column: 25, scope: !11301)
!11415 = !DILocation(line: 475, column: 47, scope: !11303)
!11416 = !DILocation(line: 475, column: 29, scope: !11305)
!11417 = !DILocation(line: 478, column: 70, scope: !11307)
!11418 = !DILocation(line: 478, column: 25, scope: !11309)
!11419 = !DILocation(line: 475, column: 47, scope: !11311)
!11420 = !DILocation(line: 475, column: 29, scope: !11313)
!11421 = !DILocation(line: 478, column: 70, scope: !11315)
!11422 = !DILocation(line: 478, column: 25, scope: !11317)
!11423 = !DILocation(line: 475, column: 47, scope: !11319)
!11424 = !DILocation(line: 475, column: 29, scope: !11321)
!11425 = !DILocation(line: 478, column: 70, scope: !11323)
!11426 = !DILocation(line: 478, column: 25, scope: !11325)
!11427 = !DILocation(line: 475, column: 47, scope: !11327)
!11428 = !DILocation(line: 475, column: 29, scope: !11329)
!11429 = !DILocation(line: 478, column: 70, scope: !11331)
!11430 = !DILocation(line: 478, column: 25, scope: !11333)
!11431 = !DILocation(line: 475, column: 47, scope: !11335)
!11432 = !DILocation(line: 475, column: 29, scope: !11337)
!11433 = !DILocation(line: 478, column: 70, scope: !11339)
!11434 = !DILocation(line: 478, column: 25, scope: !11341)
!11435 = !DILocation(line: 481, column: 21, scope: !11343)
!11436 = !DILocation(line: 484, column: 43, scope: !11345)
!11437 = !DILocation(line: 484, column: 25, scope: !11347)
!11438 = !DILocation(line: 487, column: 38, scope: !11349)
!11439 = !DILocation(line: 487, column: 21, scope: !11351)
!11440 = !DILocation(line: 488, column: 70, scope: !11353)
!11441 = !DILocation(line: 488, column: 21, scope: !11355)
!11442 = !DILocation(line: 491, column: 43, scope: !11357)
!11443 = !DILocation(line: 491, column: 21, scope: !11359)
!11444 = !DILocation(line: 471, column: 33, scope: !11184)
!11445 = !DILocation(line: 473, column: 46, scope: !11197)
!11446 = !DILocation(line: 474, column: 29, scope: !11197)
!11447 = !DILocation(line: 474, column: 28, scope: !11197)
!11448 = !DILocation(line: 477, column: 25, scope: !11197)
!11449 = !DILocation(line: 478, column: 25, scope: !11197)
!11450 = !DILocation(line: 475, column: 29, scope: !11197)
!11451 = !DILocation(line: 475, column: 29, scope: !11199)
!11452 = !DILocation(line: 494, column: 14, scope: !11184)
!11453 = !DILocation(line: 478, column: 25, scope: !11203)
!11454 = !DILocation(line: 475, column: 29, scope: !11207)
!11455 = !DILocation(line: 478, column: 25, scope: !11211)
!11456 = !DILocation(line: 475, column: 29, scope: !11215)
!11457 = !DILocation(line: 478, column: 25, scope: !11219)
!11458 = !DILocation(line: 475, column: 29, scope: !11223)
!11459 = !DILocation(line: 478, column: 25, scope: !11227)
!11460 = !DILocation(line: 475, column: 29, scope: !11231)
!11461 = !DILocation(line: 478, column: 25, scope: !11235)
!11462 = !DILocation(line: 475, column: 29, scope: !11239)
!11463 = !DILocation(line: 478, column: 25, scope: !11243)
!11464 = !DILocation(line: 475, column: 29, scope: !11247)
!11465 = !DILocation(line: 478, column: 25, scope: !11251)
!11466 = !DILocation(line: 475, column: 29, scope: !11255)
!11467 = !DILocation(line: 478, column: 25, scope: !11259)
!11468 = !DILocation(line: 475, column: 29, scope: !11263)
!11469 = !DILocation(line: 478, column: 25, scope: !11267)
!11470 = !DILocation(line: 475, column: 29, scope: !11271)
!11471 = !DILocation(line: 478, column: 25, scope: !11275)
!11472 = !DILocation(line: 475, column: 29, scope: !11279)
!11473 = !DILocation(line: 478, column: 25, scope: !11283)
!11474 = !DILocation(line: 475, column: 29, scope: !11287)
!11475 = !DILocation(line: 478, column: 25, scope: !11291)
!11476 = !DILocation(line: 475, column: 29, scope: !11295)
!11477 = !DILocation(line: 478, column: 25, scope: !11299)
!11478 = !DILocation(line: 475, column: 29, scope: !11303)
!11479 = !DILocation(line: 478, column: 25, scope: !11307)
!11480 = !DILocation(line: 475, column: 29, scope: !11311)
!11481 = !DILocation(line: 478, column: 25, scope: !11315)
!11482 = !DILocation(line: 475, column: 29, scope: !11319)
!11483 = !DILocation(line: 478, column: 25, scope: !11323)
!11484 = !DILocation(line: 475, column: 29, scope: !11327)
!11485 = !DILocation(line: 478, column: 25, scope: !11331)
!11486 = !DILocation(line: 481, column: 34, scope: !11197)
!11487 = !DILocation(line: 481, column: 47, scope: !11197)
!11488 = !DILocation(line: 481, column: 46, scope: !11197)
!11489 = !DILocation(line: 482, column: 20, scope: !11343)
!11490 = !DILocation(line: 475, column: 29, scope: !11335)
!11491 = !DILocation(line: 478, column: 25, scope: !11339)
!11492 = !DILocation(line: 490, column: 20, scope: !11343)
!11493 = !DILocation(line: 483, column: 25, scope: !11343)
!11494 = !DILocation(line: 483, column: 24, scope: !11343)
!11495 = !DILocation(line: 486, column: 21, scope: !11343)
!11496 = !DILocation(line: 487, column: 21, scope: !11343)
!11497 = !DILocation(line: 484, column: 25, scope: !11343)
!11498 = !DILocation(line: 484, column: 25, scope: !11345)
!11499 = !DILocation(line: 488, column: 21, scope: !11343)
!11500 = !DILocation(line: 487, column: 21, scope: !11349)
!11501 = !DILocation(line: 488, column: 21, scope: !11353)
!11502 = !DILocation(line: 493, column: 17, scope: !11343)
!11503 = !DILocation(line: 491, column: 21, scope: !11343)
!11504 = !DILocation(line: 491, column: 21, scope: !11357)
!11505 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h2f7cc7e387224c03E", scope: !11506, file: !8118, line: 497, type: !11187, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11507)
!11506 = !DINamespace(name: "{impl#10}", scope: !11186)
!11507 = !{!11508, !11509}
!11508 = !DILocalVariable(name: "self", arg: 1, scope: !11505, file: !8118, line: 497, type: !11189)
!11509 = !DILocalVariable(name: "f", arg: 2, scope: !11505, file: !8118, line: 497, type: !210)
!11510 = !DILocation(line: 497, column: 20, scope: !11505)
!11511 = !DILocation(line: 497, column: 27, scope: !11505)
!11512 = !DILocation(line: 498, column: 17, scope: !11505)
!11513 = !DILocation(line: 499, column: 14, scope: !11505)
!11514 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h4fbbf925f371f2d5E", scope: !11515, file: !8118, line: 502, type: !11187, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11516)
!11515 = !DINamespace(name: "{impl#11}", scope: !11186)
!11516 = !{!11517, !11518}
!11517 = !DILocalVariable(name: "self", arg: 1, scope: !11514, file: !8118, line: 502, type: !11189)
!11518 = !DILocalVariable(name: "f", arg: 2, scope: !11514, file: !8118, line: 502, type: !210)
!11519 = !DILocation(line: 502, column: 20, scope: !11514)
!11520 = !DILocation(line: 502, column: 27, scope: !11514)
!11521 = !DILocation(line: 503, column: 17, scope: !11514)
!11522 = !DILocation(line: 504, column: 14, scope: !11514)
!11523 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h01ab0c3d240b841cE", scope: !11524, file: !8118, line: 507, type: !11187, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11525)
!11524 = !DINamespace(name: "{impl#12}", scope: !11186)
!11525 = !{!11526, !11527}
!11526 = !DILocalVariable(name: "self", arg: 1, scope: !11523, file: !8118, line: 507, type: !11189)
!11527 = !DILocalVariable(name: "f", arg: 2, scope: !11523, file: !8118, line: 507, type: !210)
!11528 = !DILocation(line: 507, column: 20, scope: !11523)
!11529 = !DILocation(line: 507, column: 27, scope: !11523)
!11530 = !DILocation(line: 508, column: 17, scope: !11523)
!11531 = !DILocation(line: 509, column: 14, scope: !11523)
!11532 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h2f86cf2757968101E", scope: !11533, file: !8118, line: 512, type: !11187, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11534)
!11533 = !DINamespace(name: "{impl#13}", scope: !11186)
!11534 = !{!11535, !11536}
!11535 = !DILocalVariable(name: "self", arg: 1, scope: !11532, file: !8118, line: 512, type: !11189)
!11536 = !DILocalVariable(name: "f", arg: 2, scope: !11532, file: !8118, line: 512, type: !210)
!11537 = !DILocation(line: 512, column: 20, scope: !11532)
!11538 = !DILocation(line: 512, column: 27, scope: !11532)
!11539 = !DILocation(line: 513, column: 17, scope: !11532)
!11540 = !DILocation(line: 514, column: 14, scope: !11532)
!11541 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17he358da9a039371c9E", scope: !11190, file: !8118, line: 532, type: !11542, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!11542 = !DISubroutineType(types: !11543)
!11543 = !{!11190}
!11544 = !DILocation(line: 541, column: 14, scope: !11541)
!11545 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17h665ccfe16c4ea18cE", scope: !11190, file: !8118, line: 545, type: !11546, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11548)
!11546 = !DISubroutineType(types: !11547)
!11547 = !{!20, !11189}
!11548 = !{!11549}
!11549 = !DILocalVariable(name: "self", arg: 1, scope: !11545, file: !8118, line: 545, type: !11189)
!11550 = !DILocation(line: 545, column: 31, scope: !11545)
!11551 = !DILocation(line: 546, column: 17, scope: !11545)
!11552 = !DILocation(line: 547, column: 14, scope: !11545)
!11553 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17heccb89a7fda91702E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11558)
!11554 = !DINamespace(name: "{impl#0}", scope: !11555)
!11555 = !DINamespace(name: "fmt", scope: !11185)
!11556 = !DISubroutineType(types: !11557)
!11557 = !{!310, !11189}
!11558 = !{!11559}
!11559 = !DILocalVariable(name: "self", arg: 1, scope: !11560, file: !11561, line: 8, type: !11189)
!11560 = !DILexicalBlockFile(scope: !11553, file: !11561, discriminator: 0)
!11561 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!11562 = !DILocation(line: 8, column: 1, scope: !11560)
!11563 = !DILocation(line: 875, column: 11, scope: !11553)
!11564 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hdfa248caa44e5853E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11565)
!11565 = !{!11566}
!11566 = !DILocalVariable(name: "self", arg: 1, scope: !11567, file: !11561, line: 8, type: !11189)
!11567 = !DILexicalBlockFile(scope: !11564, file: !11561, discriminator: 0)
!11568 = !DILocation(line: 8, column: 1, scope: !11567)
!11569 = !DILocation(line: 875, column: 11, scope: !11564)
!11570 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h02e339d691681f90E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11571)
!11571 = !{!11572}
!11572 = !DILocalVariable(name: "self", arg: 1, scope: !11573, file: !11561, line: 8, type: !11189)
!11573 = !DILexicalBlockFile(scope: !11570, file: !11561, discriminator: 0)
!11574 = !DILocation(line: 8, column: 1, scope: !11573)
!11575 = !DILocation(line: 875, column: 11, scope: !11570)
!11576 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17hd8d459cb08bb5a98E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11577)
!11577 = !{!11578}
!11578 = !DILocalVariable(name: "self", arg: 1, scope: !11579, file: !11561, line: 8, type: !11189)
!11579 = !DILexicalBlockFile(scope: !11576, file: !11561, discriminator: 0)
!11580 = !DILocation(line: 8, column: 1, scope: !11579)
!11581 = !DILocation(line: 875, column: 11, scope: !11576)
!11582 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hfe3ea4bdb0899adeE", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11583)
!11583 = !{!11584}
!11584 = !DILocalVariable(name: "self", arg: 1, scope: !11585, file: !11561, line: 8, type: !11189)
!11585 = !DILexicalBlockFile(scope: !11582, file: !11561, discriminator: 0)
!11586 = !DILocation(line: 8, column: 1, scope: !11585)
!11587 = !DILocation(line: 875, column: 11, scope: !11582)
!11588 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hea66ba0e8a59d385E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11589)
!11589 = !{!11590}
!11590 = !DILocalVariable(name: "self", arg: 1, scope: !11591, file: !11561, line: 8, type: !11189)
!11591 = !DILexicalBlockFile(scope: !11588, file: !11561, discriminator: 0)
!11592 = !DILocation(line: 8, column: 1, scope: !11591)
!11593 = !DILocation(line: 875, column: 11, scope: !11588)
!11594 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17hbe6e36aeb44c808dE", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11595)
!11595 = !{!11596}
!11596 = !DILocalVariable(name: "self", arg: 1, scope: !11597, file: !11561, line: 8, type: !11189)
!11597 = !DILexicalBlockFile(scope: !11594, file: !11561, discriminator: 0)
!11598 = !DILocation(line: 8, column: 1, scope: !11597)
!11599 = !DILocation(line: 875, column: 11, scope: !11594)
!11600 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17he5cc2e512eb4dcf6E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11601)
!11601 = !{!11602}
!11602 = !DILocalVariable(name: "self", arg: 1, scope: !11603, file: !11561, line: 8, type: !11189)
!11603 = !DILexicalBlockFile(scope: !11600, file: !11561, discriminator: 0)
!11604 = !DILocation(line: 8, column: 1, scope: !11603)
!11605 = !DILocation(line: 875, column: 11, scope: !11600)
!11606 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17haaeb555ad763ab6dE", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11607)
!11607 = !{!11608}
!11608 = !DILocalVariable(name: "self", arg: 1, scope: !11609, file: !11561, line: 8, type: !11189)
!11609 = !DILexicalBlockFile(scope: !11606, file: !11561, discriminator: 0)
!11610 = !DILocation(line: 8, column: 1, scope: !11609)
!11611 = !DILocation(line: 875, column: 11, scope: !11606)
!11612 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h31e914bebd1df5eaE", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11613)
!11613 = !{!11614}
!11614 = !DILocalVariable(name: "self", arg: 1, scope: !11615, file: !11561, line: 8, type: !11189)
!11615 = !DILexicalBlockFile(scope: !11612, file: !11561, discriminator: 0)
!11616 = !DILocation(line: 8, column: 1, scope: !11615)
!11617 = !DILocation(line: 875, column: 11, scope: !11612)
!11618 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17he51490d356e3c5aeE", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11619)
!11619 = !{!11620}
!11620 = !DILocalVariable(name: "self", arg: 1, scope: !11621, file: !11561, line: 8, type: !11189)
!11621 = !DILexicalBlockFile(scope: !11618, file: !11561, discriminator: 0)
!11622 = !DILocation(line: 8, column: 1, scope: !11621)
!11623 = !DILocation(line: 875, column: 11, scope: !11618)
!11624 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h31cf1c3502a6e663E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11625)
!11625 = !{!11626}
!11626 = !DILocalVariable(name: "self", arg: 1, scope: !11627, file: !11561, line: 8, type: !11189)
!11627 = !DILexicalBlockFile(scope: !11624, file: !11561, discriminator: 0)
!11628 = !DILocation(line: 8, column: 1, scope: !11627)
!11629 = !DILocation(line: 875, column: 11, scope: !11624)
!11630 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h4fa879aedcbd114cE", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11631)
!11631 = !{!11632}
!11632 = !DILocalVariable(name: "self", arg: 1, scope: !11633, file: !11561, line: 8, type: !11189)
!11633 = !DILexicalBlockFile(scope: !11630, file: !11561, discriminator: 0)
!11634 = !DILocation(line: 8, column: 1, scope: !11633)
!11635 = !DILocation(line: 875, column: 11, scope: !11630)
!11636 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17hc811ce44816ba6d7E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11637)
!11637 = !{!11638}
!11638 = !DILocalVariable(name: "self", arg: 1, scope: !11639, file: !11561, line: 8, type: !11189)
!11639 = !DILexicalBlockFile(scope: !11636, file: !11561, discriminator: 0)
!11640 = !DILocation(line: 8, column: 1, scope: !11639)
!11641 = !DILocation(line: 875, column: 11, scope: !11636)
!11642 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h29534c40b5784f64E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11643)
!11643 = !{!11644}
!11644 = !DILocalVariable(name: "self", arg: 1, scope: !11645, file: !11561, line: 8, type: !11189)
!11645 = !DILexicalBlockFile(scope: !11642, file: !11561, discriminator: 0)
!11646 = !DILocation(line: 8, column: 1, scope: !11645)
!11647 = !DILocation(line: 875, column: 11, scope: !11642)
!11648 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hc7da86bcb40b4ef0E", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11649)
!11649 = !{!11650}
!11650 = !DILocalVariable(name: "self", arg: 1, scope: !11651, file: !11561, line: 8, type: !11189)
!11651 = !DILexicalBlockFile(scope: !11648, file: !11561, discriminator: 0)
!11652 = !DILocation(line: 8, column: 1, scope: !11651)
!11653 = !DILocation(line: 875, column: 11, scope: !11648)
!11654 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h71f1a2b182a9b2deE", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11655)
!11655 = !{!11656}
!11656 = !DILocalVariable(name: "self", arg: 1, scope: !11657, file: !11561, line: 8, type: !11189)
!11657 = !DILexicalBlockFile(scope: !11654, file: !11561, discriminator: 0)
!11658 = !DILocation(line: 8, column: 1, scope: !11657)
!11659 = !DILocation(line: 875, column: 11, scope: !11654)
!11660 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h7e85beda4b38cb2fE", scope: !11554, file: !8118, line: 460, type: !11556, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11661)
!11661 = !{!11662}
!11662 = !DILocalVariable(name: "self", arg: 1, scope: !11663, file: !11561, line: 8, type: !11189)
!11663 = !DILexicalBlockFile(scope: !11660, file: !11561, discriminator: 0)
!11664 = !DILocation(line: 8, column: 1, scope: !11663)
!11665 = !DILocation(line: 875, column: 11, scope: !11660)
!11666 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17he3ca0b46de1de86fE", scope: !11667, file: !5416, line: 129, type: !11668, scopeLine: 129, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11672)
!11667 = !DINamespace(name: "{impl#11}", scope: !5091)
!11668 = !DISubroutineType(types: !11669)
!11669 = !{!192, !11670, !210}
!11670 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::CS", baseType: !11671, size: 64, align: 64, dwarfAddressSpace: 0)
!11671 = !DICompositeType(tag: DW_TAG_structure_type, name: "CS", scope: !5091, file: !2, align: 8, elements: !21, identifier: "e0488684f2590804580c9ef4b9bd95f0")
!11672 = !{!11673, !11674}
!11673 = !DILocalVariable(name: "self", arg: 1, scope: !11666, file: !5416, line: 129, type: !11670)
!11674 = !DILocalVariable(name: "f", arg: 2, scope: !11666, file: !5416, line: 129, type: !210)
!11675 = !DILocation(line: 129, column: 10, scope: !11666)
!11676 = !DILocation(line: 129, column: 15, scope: !11666)
!11677 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h85a221fddf84a5dcE", scope: !11678, file: !5416, line: 143, type: !11679, scopeLine: 143, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11683)
!11678 = !DINamespace(name: "{impl#12}", scope: !5091)
!11679 = !DISubroutineType(types: !11680)
!11680 = !{!192, !11681, !210}
!11681 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SS", baseType: !11682, size: 64, align: 64, dwarfAddressSpace: 0)
!11682 = !DICompositeType(tag: DW_TAG_structure_type, name: "SS", scope: !5091, file: !2, align: 8, elements: !21, identifier: "9a4a9e00326ee0c4c9cc0b4a25115aff")
!11683 = !{!11684, !11685}
!11684 = !DILocalVariable(name: "self", arg: 1, scope: !11677, file: !5416, line: 143, type: !11681)
!11685 = !DILocalVariable(name: "f", arg: 2, scope: !11677, file: !5416, line: 143, type: !210)
!11686 = !DILocation(line: 143, column: 10, scope: !11677)
!11687 = !DILocation(line: 143, column: 15, scope: !11677)
!11688 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17hef7fe18ab1c180feE", scope: !11689, file: !5416, line: 149, type: !11690, scopeLine: 149, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11694)
!11689 = !DINamespace(name: "{impl#13}", scope: !5091)
!11690 = !DISubroutineType(types: !11691)
!11691 = !{!192, !11692, !210}
!11692 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::DS", baseType: !11693, size: 64, align: 64, dwarfAddressSpace: 0)
!11693 = !DICompositeType(tag: DW_TAG_structure_type, name: "DS", scope: !5091, file: !2, align: 8, elements: !21, identifier: "44b0853771c506649dd5a4b07cbbb7b3")
!11694 = !{!11695, !11696}
!11695 = !DILocalVariable(name: "self", arg: 1, scope: !11688, file: !5416, line: 149, type: !11692)
!11696 = !DILocalVariable(name: "f", arg: 2, scope: !11688, file: !5416, line: 149, type: !210)
!11697 = !DILocation(line: 149, column: 10, scope: !11688)
!11698 = !DILocation(line: 149, column: 15, scope: !11688)
!11699 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17hd10998c9fc43c457E", scope: !11700, file: !5416, line: 155, type: !11701, scopeLine: 155, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11705)
!11700 = !DINamespace(name: "{impl#14}", scope: !5091)
!11701 = !DISubroutineType(types: !11702)
!11702 = !{!192, !11703, !210}
!11703 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::ES", baseType: !11704, size: 64, align: 64, dwarfAddressSpace: 0)
!11704 = !DICompositeType(tag: DW_TAG_structure_type, name: "ES", scope: !5091, file: !2, align: 8, elements: !21, identifier: "49fb326c51b02df41b51e26ff891bf36")
!11705 = !{!11706, !11707}
!11706 = !DILocalVariable(name: "self", arg: 1, scope: !11699, file: !5416, line: 155, type: !11703)
!11707 = !DILocalVariable(name: "f", arg: 2, scope: !11699, file: !5416, line: 155, type: !210)
!11708 = !DILocation(line: 155, column: 10, scope: !11699)
!11709 = !DILocation(line: 155, column: 15, scope: !11699)
!11710 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17h626e4e011c215043E", scope: !11711, file: !5416, line: 162, type: !11712, scopeLine: 162, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11716)
!11711 = !DINamespace(name: "{impl#15}", scope: !5091)
!11712 = !DISubroutineType(types: !11713)
!11713 = !{!192, !11714, !210}
!11714 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::FS", baseType: !11715, size: 64, align: 64, dwarfAddressSpace: 0)
!11715 = !DICompositeType(tag: DW_TAG_structure_type, name: "FS", scope: !5091, file: !2, align: 8, elements: !21, identifier: "1733a102faf4123d1d78b1ebd07c1bd6")
!11716 = !{!11717, !11718}
!11717 = !DILocalVariable(name: "self", arg: 1, scope: !11710, file: !5416, line: 162, type: !11714)
!11718 = !DILocalVariable(name: "f", arg: 2, scope: !11710, file: !5416, line: 162, type: !210)
!11719 = !DILocation(line: 162, column: 10, scope: !11710)
!11720 = !DILocation(line: 162, column: 15, scope: !11710)
!11721 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17hb300a3f67747224aE", scope: !11722, file: !5416, line: 169, type: !11723, scopeLine: 169, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11726)
!11722 = !DINamespace(name: "{impl#16}", scope: !5091)
!11723 = !DISubroutineType(types: !11724)
!11724 = !{!192, !11725, !210}
!11725 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::GS", baseType: !5110, size: 64, align: 64, dwarfAddressSpace: 0)
!11726 = !{!11727, !11728}
!11727 = !DILocalVariable(name: "self", arg: 1, scope: !11721, file: !5416, line: 169, type: !11725)
!11728 = !DILocalVariable(name: "f", arg: 2, scope: !11721, file: !5416, line: 169, type: !210)
!11729 = !DILocation(line: 169, column: 10, scope: !11721)
!11730 = !DILocation(line: 169, column: 15, scope: !11721)
!11731 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h10f9f877b8037f1bE", scope: !11733, file: !11732, line: 5, type: !11735, scopeLine: 5, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11739)
!11732 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!11733 = !DINamespace(name: "{impl#0}", scope: !11734)
!11734 = !DINamespace(name: "xcontrol", scope: !783)
!11735 = !DISubroutineType(types: !11736)
!11736 = !{!192, !11737, !210}
!11737 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0", baseType: !11738, size: 64, align: 64, dwarfAddressSpace: 0)
!11738 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0", scope: !11734, file: !2, align: 8, elements: !21, identifier: "6e2aaf29dbf34233255558d8ff775ebf")
!11739 = !{!11740, !11741}
!11740 = !DILocalVariable(name: "self", arg: 1, scope: !11731, file: !11732, line: 5, type: !11737)
!11741 = !DILocalVariable(name: "f", arg: 2, scope: !11731, file: !11732, line: 5, type: !210)
!11742 = !DILocation(line: 5, column: 10, scope: !11731)
!11743 = !DILocation(line: 5, column: 15, scope: !11731)
!11744 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h3bc5cc570a9f3b11E", scope: !11745, file: !8118, line: 434, type: !11746, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11752)
!11745 = !DINamespace(name: "{impl#10}", scope: !11734)
!11746 = !DISubroutineType(types: !11747)
!11747 = !{!192, !11748, !210}
!11748 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !11749, size: 64, align: 64, dwarfAddressSpace: 0)
!11749 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !11734, file: !2, size: 64, align: 64, elements: !11750, templateParams: !21, identifier: "9077066556d5f136f093b89c3e5170e6")
!11750 = !{!11751}
!11751 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11749, file: !2, baseType: !20, size: 64, align: 64)
!11752 = !{!11753, !11754, !11755, !11757, !11759, !11761, !11763, !11765, !11767, !11769, !11771, !11773, !11775, !11777, !11779, !11781, !11783, !11785, !11787, !11789, !11791, !11793, !11795, !11797, !11799, !11801, !11803, !11805, !11807, !11809, !11811, !11813, !11815, !11817, !11819, !11821, !11823, !11825, !11827, !11829, !11831, !11833, !11835, !11837, !11839, !11841, !11843, !11845, !11847, !11849, !11851, !11853, !11855, !11857, !11859, !11861}
!11753 = !DILocalVariable(name: "self", arg: 1, scope: !11744, file: !8118, line: 434, type: !11748)
!11754 = !DILocalVariable(name: "f", arg: 2, scope: !11744, file: !8118, line: 434, type: !210)
!11755 = !DILocalVariable(name: "first", scope: !11756, file: !8118, line: 471, type: !310, align: 1)
!11756 = distinct !DILexicalBlock(scope: !11744, file: !8118, line: 471, column: 17)
!11757 = !DILocalVariable(name: "residual", scope: !11758, file: !8118, line: 475, type: !8133, align: 1)
!11758 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11759 = !DILocalVariable(name: "val", scope: !11760, file: !8118, line: 475, type: !7, align: 1)
!11760 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11761 = !DILocalVariable(name: "residual", scope: !11762, file: !8118, line: 478, type: !8133, align: 1)
!11762 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11763 = !DILocalVariable(name: "val", scope: !11764, file: !8118, line: 478, type: !7, align: 1)
!11764 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11765 = !DILocalVariable(name: "residual", scope: !11766, file: !8118, line: 475, type: !8133, align: 1)
!11766 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11767 = !DILocalVariable(name: "val", scope: !11768, file: !8118, line: 475, type: !7, align: 1)
!11768 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11769 = !DILocalVariable(name: "residual", scope: !11770, file: !8118, line: 478, type: !8133, align: 1)
!11770 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11771 = !DILocalVariable(name: "val", scope: !11772, file: !8118, line: 478, type: !7, align: 1)
!11772 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11773 = !DILocalVariable(name: "residual", scope: !11774, file: !8118, line: 475, type: !8133, align: 1)
!11774 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11775 = !DILocalVariable(name: "val", scope: !11776, file: !8118, line: 475, type: !7, align: 1)
!11776 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11777 = !DILocalVariable(name: "residual", scope: !11778, file: !8118, line: 478, type: !8133, align: 1)
!11778 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11779 = !DILocalVariable(name: "val", scope: !11780, file: !8118, line: 478, type: !7, align: 1)
!11780 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11781 = !DILocalVariable(name: "residual", scope: !11782, file: !8118, line: 475, type: !8133, align: 1)
!11782 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11783 = !DILocalVariable(name: "val", scope: !11784, file: !8118, line: 475, type: !7, align: 1)
!11784 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11785 = !DILocalVariable(name: "residual", scope: !11786, file: !8118, line: 478, type: !8133, align: 1)
!11786 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11787 = !DILocalVariable(name: "val", scope: !11788, file: !8118, line: 478, type: !7, align: 1)
!11788 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11789 = !DILocalVariable(name: "residual", scope: !11790, file: !8118, line: 475, type: !8133, align: 1)
!11790 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11791 = !DILocalVariable(name: "val", scope: !11792, file: !8118, line: 475, type: !7, align: 1)
!11792 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11793 = !DILocalVariable(name: "residual", scope: !11794, file: !8118, line: 478, type: !8133, align: 1)
!11794 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11795 = !DILocalVariable(name: "val", scope: !11796, file: !8118, line: 478, type: !7, align: 1)
!11796 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11797 = !DILocalVariable(name: "residual", scope: !11798, file: !8118, line: 475, type: !8133, align: 1)
!11798 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11799 = !DILocalVariable(name: "val", scope: !11800, file: !8118, line: 475, type: !7, align: 1)
!11800 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11801 = !DILocalVariable(name: "residual", scope: !11802, file: !8118, line: 478, type: !8133, align: 1)
!11802 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11803 = !DILocalVariable(name: "val", scope: !11804, file: !8118, line: 478, type: !7, align: 1)
!11804 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11805 = !DILocalVariable(name: "residual", scope: !11806, file: !8118, line: 475, type: !8133, align: 1)
!11806 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11807 = !DILocalVariable(name: "val", scope: !11808, file: !8118, line: 475, type: !7, align: 1)
!11808 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11809 = !DILocalVariable(name: "residual", scope: !11810, file: !8118, line: 478, type: !8133, align: 1)
!11810 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11811 = !DILocalVariable(name: "val", scope: !11812, file: !8118, line: 478, type: !7, align: 1)
!11812 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11813 = !DILocalVariable(name: "residual", scope: !11814, file: !8118, line: 475, type: !8133, align: 1)
!11814 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11815 = !DILocalVariable(name: "val", scope: !11816, file: !8118, line: 475, type: !7, align: 1)
!11816 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11817 = !DILocalVariable(name: "residual", scope: !11818, file: !8118, line: 478, type: !8133, align: 1)
!11818 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11819 = !DILocalVariable(name: "val", scope: !11820, file: !8118, line: 478, type: !7, align: 1)
!11820 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11821 = !DILocalVariable(name: "residual", scope: !11822, file: !8118, line: 475, type: !8133, align: 1)
!11822 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11823 = !DILocalVariable(name: "val", scope: !11824, file: !8118, line: 475, type: !7, align: 1)
!11824 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11825 = !DILocalVariable(name: "residual", scope: !11826, file: !8118, line: 478, type: !8133, align: 1)
!11826 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11827 = !DILocalVariable(name: "val", scope: !11828, file: !8118, line: 478, type: !7, align: 1)
!11828 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11829 = !DILocalVariable(name: "residual", scope: !11830, file: !8118, line: 475, type: !8133, align: 1)
!11830 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11831 = !DILocalVariable(name: "val", scope: !11832, file: !8118, line: 475, type: !7, align: 1)
!11832 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11833 = !DILocalVariable(name: "residual", scope: !11834, file: !8118, line: 478, type: !8133, align: 1)
!11834 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11835 = !DILocalVariable(name: "val", scope: !11836, file: !8118, line: 478, type: !7, align: 1)
!11836 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11837 = !DILocalVariable(name: "residual", scope: !11838, file: !8118, line: 475, type: !8133, align: 1)
!11838 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 47)
!11839 = !DILocalVariable(name: "val", scope: !11840, file: !8118, line: 475, type: !7, align: 1)
!11840 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 475, column: 29)
!11841 = !DILocalVariable(name: "residual", scope: !11842, file: !8118, line: 478, type: !8133, align: 1)
!11842 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 70)
!11843 = !DILocalVariable(name: "val", scope: !11844, file: !8118, line: 478, type: !7, align: 1)
!11844 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 478, column: 25)
!11845 = !DILocalVariable(name: "extra_bits", scope: !11846, file: !8118, line: 481, type: !20, align: 8)
!11846 = distinct !DILexicalBlock(scope: !11756, file: !8118, line: 481, column: 17)
!11847 = !DILocalVariable(name: "residual", scope: !11848, file: !8118, line: 484, type: !8133, align: 1)
!11848 = distinct !DILexicalBlock(scope: !11846, file: !8118, line: 484, column: 43)
!11849 = !DILocalVariable(name: "val", scope: !11850, file: !8118, line: 484, type: !7, align: 1)
!11850 = distinct !DILexicalBlock(scope: !11846, file: !8118, line: 484, column: 25)
!11851 = !DILocalVariable(name: "residual", scope: !11852, file: !8118, line: 487, type: !8133, align: 1)
!11852 = distinct !DILexicalBlock(scope: !11846, file: !8118, line: 487, column: 38)
!11853 = !DILocalVariable(name: "val", scope: !11854, file: !8118, line: 487, type: !7, align: 1)
!11854 = distinct !DILexicalBlock(scope: !11846, file: !8118, line: 487, column: 21)
!11855 = !DILocalVariable(name: "residual", scope: !11856, file: !8118, line: 488, type: !8133, align: 1)
!11856 = distinct !DILexicalBlock(scope: !11846, file: !8118, line: 488, column: 70)
!11857 = !DILocalVariable(name: "val", scope: !11858, file: !8118, line: 488, type: !7, align: 1)
!11858 = distinct !DILexicalBlock(scope: !11846, file: !8118, line: 488, column: 21)
!11859 = !DILocalVariable(name: "residual", scope: !11860, file: !8118, line: 491, type: !8133, align: 1)
!11860 = distinct !DILexicalBlock(scope: !11846, file: !8118, line: 491, column: 43)
!11861 = !DILocalVariable(name: "val", scope: !11862, file: !8118, line: 491, type: !7, align: 1)
!11862 = distinct !DILexicalBlock(scope: !11846, file: !8118, line: 491, column: 21)
!11863 = !DILocation(line: 434, column: 20, scope: !11744)
!11864 = !DILocation(line: 434, column: 27, scope: !11744)
!11865 = !DILocation(line: 471, column: 21, scope: !11756)
!11866 = !DILocation(line: 475, column: 47, scope: !11758)
!11867 = !DILocation(line: 475, column: 29, scope: !11760)
!11868 = !DILocation(line: 478, column: 70, scope: !11762)
!11869 = !DILocation(line: 478, column: 25, scope: !11764)
!11870 = !DILocation(line: 475, column: 47, scope: !11766)
!11871 = !DILocation(line: 475, column: 29, scope: !11768)
!11872 = !DILocation(line: 478, column: 70, scope: !11770)
!11873 = !DILocation(line: 478, column: 25, scope: !11772)
!11874 = !DILocation(line: 475, column: 47, scope: !11774)
!11875 = !DILocation(line: 475, column: 29, scope: !11776)
!11876 = !DILocation(line: 478, column: 70, scope: !11778)
!11877 = !DILocation(line: 478, column: 25, scope: !11780)
!11878 = !DILocation(line: 475, column: 47, scope: !11782)
!11879 = !DILocation(line: 475, column: 29, scope: !11784)
!11880 = !DILocation(line: 478, column: 70, scope: !11786)
!11881 = !DILocation(line: 478, column: 25, scope: !11788)
!11882 = !DILocation(line: 475, column: 47, scope: !11790)
!11883 = !DILocation(line: 475, column: 29, scope: !11792)
!11884 = !DILocation(line: 478, column: 70, scope: !11794)
!11885 = !DILocation(line: 478, column: 25, scope: !11796)
!11886 = !DILocation(line: 475, column: 47, scope: !11798)
!11887 = !DILocation(line: 475, column: 29, scope: !11800)
!11888 = !DILocation(line: 478, column: 70, scope: !11802)
!11889 = !DILocation(line: 478, column: 25, scope: !11804)
!11890 = !DILocation(line: 475, column: 47, scope: !11806)
!11891 = !DILocation(line: 475, column: 29, scope: !11808)
!11892 = !DILocation(line: 478, column: 70, scope: !11810)
!11893 = !DILocation(line: 478, column: 25, scope: !11812)
!11894 = !DILocation(line: 475, column: 47, scope: !11814)
!11895 = !DILocation(line: 475, column: 29, scope: !11816)
!11896 = !DILocation(line: 478, column: 70, scope: !11818)
!11897 = !DILocation(line: 478, column: 25, scope: !11820)
!11898 = !DILocation(line: 475, column: 47, scope: !11822)
!11899 = !DILocation(line: 475, column: 29, scope: !11824)
!11900 = !DILocation(line: 478, column: 70, scope: !11826)
!11901 = !DILocation(line: 478, column: 25, scope: !11828)
!11902 = !DILocation(line: 475, column: 47, scope: !11830)
!11903 = !DILocation(line: 475, column: 29, scope: !11832)
!11904 = !DILocation(line: 478, column: 70, scope: !11834)
!11905 = !DILocation(line: 478, column: 25, scope: !11836)
!11906 = !DILocation(line: 475, column: 47, scope: !11838)
!11907 = !DILocation(line: 475, column: 29, scope: !11840)
!11908 = !DILocation(line: 478, column: 70, scope: !11842)
!11909 = !DILocation(line: 478, column: 25, scope: !11844)
!11910 = !DILocation(line: 481, column: 21, scope: !11846)
!11911 = !DILocation(line: 484, column: 43, scope: !11848)
!11912 = !DILocation(line: 484, column: 25, scope: !11850)
!11913 = !DILocation(line: 487, column: 38, scope: !11852)
!11914 = !DILocation(line: 487, column: 21, scope: !11854)
!11915 = !DILocation(line: 488, column: 70, scope: !11856)
!11916 = !DILocation(line: 488, column: 21, scope: !11858)
!11917 = !DILocation(line: 491, column: 43, scope: !11860)
!11918 = !DILocation(line: 491, column: 21, scope: !11862)
!11919 = !DILocation(line: 471, column: 33, scope: !11744)
!11920 = !DILocation(line: 473, column: 46, scope: !11756)
!11921 = !DILocation(line: 474, column: 29, scope: !11756)
!11922 = !DILocation(line: 474, column: 28, scope: !11756)
!11923 = !DILocation(line: 477, column: 25, scope: !11756)
!11924 = !DILocation(line: 478, column: 25, scope: !11756)
!11925 = !DILocation(line: 475, column: 29, scope: !11756)
!11926 = !DILocation(line: 475, column: 29, scope: !11758)
!11927 = !DILocation(line: 494, column: 14, scope: !11744)
!11928 = !DILocation(line: 478, column: 25, scope: !11762)
!11929 = !DILocation(line: 475, column: 29, scope: !11766)
!11930 = !DILocation(line: 478, column: 25, scope: !11770)
!11931 = !DILocation(line: 475, column: 29, scope: !11774)
!11932 = !DILocation(line: 478, column: 25, scope: !11778)
!11933 = !DILocation(line: 475, column: 29, scope: !11782)
!11934 = !DILocation(line: 478, column: 25, scope: !11786)
!11935 = !DILocation(line: 475, column: 29, scope: !11790)
!11936 = !DILocation(line: 478, column: 25, scope: !11794)
!11937 = !DILocation(line: 475, column: 29, scope: !11798)
!11938 = !DILocation(line: 478, column: 25, scope: !11802)
!11939 = !DILocation(line: 475, column: 29, scope: !11806)
!11940 = !DILocation(line: 478, column: 25, scope: !11810)
!11941 = !DILocation(line: 475, column: 29, scope: !11814)
!11942 = !DILocation(line: 478, column: 25, scope: !11818)
!11943 = !DILocation(line: 475, column: 29, scope: !11822)
!11944 = !DILocation(line: 478, column: 25, scope: !11826)
!11945 = !DILocation(line: 475, column: 29, scope: !11830)
!11946 = !DILocation(line: 478, column: 25, scope: !11834)
!11947 = !DILocation(line: 481, column: 34, scope: !11756)
!11948 = !DILocation(line: 481, column: 47, scope: !11756)
!11949 = !DILocation(line: 481, column: 46, scope: !11756)
!11950 = !DILocation(line: 482, column: 20, scope: !11846)
!11951 = !DILocation(line: 475, column: 29, scope: !11838)
!11952 = !DILocation(line: 478, column: 25, scope: !11842)
!11953 = !DILocation(line: 490, column: 20, scope: !11846)
!11954 = !DILocation(line: 483, column: 25, scope: !11846)
!11955 = !DILocation(line: 483, column: 24, scope: !11846)
!11956 = !DILocation(line: 486, column: 21, scope: !11846)
!11957 = !DILocation(line: 487, column: 21, scope: !11846)
!11958 = !DILocation(line: 484, column: 25, scope: !11846)
!11959 = !DILocation(line: 484, column: 25, scope: !11848)
!11960 = !DILocation(line: 488, column: 21, scope: !11846)
!11961 = !DILocation(line: 487, column: 21, scope: !11852)
!11962 = !DILocation(line: 488, column: 21, scope: !11856)
!11963 = !DILocation(line: 493, column: 17, scope: !11846)
!11964 = !DILocation(line: 491, column: 21, scope: !11846)
!11965 = !DILocation(line: 491, column: 21, scope: !11860)
!11966 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc66e286ad915797eE", scope: !11967, file: !8118, line: 497, type: !11746, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11968)
!11967 = !DINamespace(name: "{impl#11}", scope: !11734)
!11968 = !{!11969, !11970}
!11969 = !DILocalVariable(name: "self", arg: 1, scope: !11966, file: !8118, line: 497, type: !11748)
!11970 = !DILocalVariable(name: "f", arg: 2, scope: !11966, file: !8118, line: 497, type: !210)
!11971 = !DILocation(line: 497, column: 20, scope: !11966)
!11972 = !DILocation(line: 497, column: 27, scope: !11966)
!11973 = !DILocation(line: 498, column: 17, scope: !11966)
!11974 = !DILocation(line: 499, column: 14, scope: !11966)
!11975 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17he32ee655ae933b52E", scope: !11976, file: !8118, line: 502, type: !11746, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11977)
!11976 = !DINamespace(name: "{impl#12}", scope: !11734)
!11977 = !{!11978, !11979}
!11978 = !DILocalVariable(name: "self", arg: 1, scope: !11975, file: !8118, line: 502, type: !11748)
!11979 = !DILocalVariable(name: "f", arg: 2, scope: !11975, file: !8118, line: 502, type: !210)
!11980 = !DILocation(line: 502, column: 20, scope: !11975)
!11981 = !DILocation(line: 502, column: 27, scope: !11975)
!11982 = !DILocation(line: 503, column: 17, scope: !11975)
!11983 = !DILocation(line: 504, column: 14, scope: !11975)
!11984 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hbebb942f624acba4E", scope: !11985, file: !8118, line: 507, type: !11746, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11986)
!11985 = !DINamespace(name: "{impl#13}", scope: !11734)
!11986 = !{!11987, !11988}
!11987 = !DILocalVariable(name: "self", arg: 1, scope: !11984, file: !8118, line: 507, type: !11748)
!11988 = !DILocalVariable(name: "f", arg: 2, scope: !11984, file: !8118, line: 507, type: !210)
!11989 = !DILocation(line: 507, column: 20, scope: !11984)
!11990 = !DILocation(line: 507, column: 27, scope: !11984)
!11991 = !DILocation(line: 508, column: 17, scope: !11984)
!11992 = !DILocation(line: 509, column: 14, scope: !11984)
!11993 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h198337d236ff7fd4E", scope: !11994, file: !8118, line: 512, type: !11746, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !11995)
!11994 = !DINamespace(name: "{impl#14}", scope: !11734)
!11995 = !{!11996, !11997}
!11996 = !DILocalVariable(name: "self", arg: 1, scope: !11993, file: !8118, line: 512, type: !11748)
!11997 = !DILocalVariable(name: "f", arg: 2, scope: !11993, file: !8118, line: 512, type: !210)
!11998 = !DILocation(line: 512, column: 20, scope: !11993)
!11999 = !DILocation(line: 512, column: 27, scope: !11993)
!12000 = !DILocation(line: 513, column: 17, scope: !11993)
!12001 = !DILocation(line: 514, column: 14, scope: !11993)
!12002 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17h78d3cf1a2ddef168E", scope: !11749, file: !8118, line: 532, type: !12003, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!12003 = !DISubroutineType(types: !12004)
!12004 = !{!11749}
!12005 = !DILocation(line: 541, column: 14, scope: !12002)
!12006 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hd5175e38efb58f51E", scope: !11749, file: !8118, line: 545, type: !12007, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12009)
!12007 = !DISubroutineType(types: !12008)
!12008 = !{!20, !11748}
!12009 = !{!12010}
!12010 = !DILocalVariable(name: "self", arg: 1, scope: !12006, file: !8118, line: 545, type: !11748)
!12011 = !DILocation(line: 545, column: 31, scope: !12006)
!12012 = !DILocation(line: 546, column: 17, scope: !12006)
!12013 = !DILocation(line: 547, column: 14, scope: !12006)
!12014 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h0fef556eb1521854E", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12019)
!12015 = !DINamespace(name: "{impl#0}", scope: !12016)
!12016 = !DINamespace(name: "fmt", scope: !11745)
!12017 = !DISubroutineType(types: !12018)
!12018 = !{!310, !11748}
!12019 = !{!12020}
!12020 = !DILocalVariable(name: "self", arg: 1, scope: !12021, file: !11732, line: 8, type: !11748)
!12021 = !DILexicalBlockFile(scope: !12014, file: !11732, discriminator: 0)
!12022 = !DILocation(line: 8, column: 1, scope: !12021)
!12023 = !DILocation(line: 875, column: 11, scope: !12014)
!12024 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h2333667924ec6744E", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12025)
!12025 = !{!12026}
!12026 = !DILocalVariable(name: "self", arg: 1, scope: !12027, file: !11732, line: 8, type: !11748)
!12027 = !DILexicalBlockFile(scope: !12024, file: !11732, discriminator: 0)
!12028 = !DILocation(line: 8, column: 1, scope: !12027)
!12029 = !DILocation(line: 875, column: 11, scope: !12024)
!12030 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h1cfcaab0021fd469E", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12031)
!12031 = !{!12032}
!12032 = !DILocalVariable(name: "self", arg: 1, scope: !12033, file: !11732, line: 8, type: !11748)
!12033 = !DILexicalBlockFile(scope: !12030, file: !11732, discriminator: 0)
!12034 = !DILocation(line: 8, column: 1, scope: !12033)
!12035 = !DILocation(line: 875, column: 11, scope: !12030)
!12036 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hfc6e714d1700bd3fE", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12037)
!12037 = !{!12038}
!12038 = !DILocalVariable(name: "self", arg: 1, scope: !12039, file: !11732, line: 8, type: !11748)
!12039 = !DILexicalBlockFile(scope: !12036, file: !11732, discriminator: 0)
!12040 = !DILocation(line: 8, column: 1, scope: !12039)
!12041 = !DILocation(line: 875, column: 11, scope: !12036)
!12042 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h1882bfe4329fd4a2E", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12043)
!12043 = !{!12044}
!12044 = !DILocalVariable(name: "self", arg: 1, scope: !12045, file: !11732, line: 8, type: !11748)
!12045 = !DILexicalBlockFile(scope: !12042, file: !11732, discriminator: 0)
!12046 = !DILocation(line: 8, column: 1, scope: !12045)
!12047 = !DILocation(line: 875, column: 11, scope: !12042)
!12048 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h9a0f0647eec81df0E", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12049)
!12049 = !{!12050}
!12050 = !DILocalVariable(name: "self", arg: 1, scope: !12051, file: !11732, line: 8, type: !11748)
!12051 = !DILexicalBlockFile(scope: !12048, file: !11732, discriminator: 0)
!12052 = !DILocation(line: 8, column: 1, scope: !12051)
!12053 = !DILocation(line: 875, column: 11, scope: !12048)
!12054 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hde606a9838acef1dE", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12055)
!12055 = !{!12056}
!12056 = !DILocalVariable(name: "self", arg: 1, scope: !12057, file: !11732, line: 8, type: !11748)
!12057 = !DILexicalBlockFile(scope: !12054, file: !11732, discriminator: 0)
!12058 = !DILocation(line: 8, column: 1, scope: !12057)
!12059 = !DILocation(line: 875, column: 11, scope: !12054)
!12060 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h774d11e1920d1ca1E", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12061)
!12061 = !{!12062}
!12062 = !DILocalVariable(name: "self", arg: 1, scope: !12063, file: !11732, line: 8, type: !11748)
!12063 = !DILexicalBlockFile(scope: !12060, file: !11732, discriminator: 0)
!12064 = !DILocation(line: 8, column: 1, scope: !12063)
!12065 = !DILocation(line: 875, column: 11, scope: !12060)
!12066 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hc53636a69284e6bcE", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12067)
!12067 = !{!12068}
!12068 = !DILocalVariable(name: "self", arg: 1, scope: !12069, file: !11732, line: 8, type: !11748)
!12069 = !DILexicalBlockFile(scope: !12066, file: !11732, discriminator: 0)
!12070 = !DILocation(line: 8, column: 1, scope: !12069)
!12071 = !DILocation(line: 875, column: 11, scope: !12066)
!12072 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h8291ca3abd10e291E", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12073)
!12073 = !{!12074}
!12074 = !DILocalVariable(name: "self", arg: 1, scope: !12075, file: !11732, line: 8, type: !11748)
!12075 = !DILexicalBlockFile(scope: !12072, file: !11732, discriminator: 0)
!12076 = !DILocation(line: 8, column: 1, scope: !12075)
!12077 = !DILocation(line: 875, column: 11, scope: !12072)
!12078 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hfe2f461f1052c872E", scope: !12015, file: !8118, line: 460, type: !12017, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12079)
!12079 = !{!12080}
!12080 = !DILocalVariable(name: "self", arg: 1, scope: !12081, file: !11732, line: 8, type: !11748)
!12081 = !DILexicalBlockFile(scope: !12078, file: !11732, discriminator: 0)
!12082 = !DILocation(line: 8, column: 1, scope: !12081)
!12083 = !DILocation(line: 875, column: 11, scope: !12078)
!12084 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc7754b6304b18066E", scope: !12085, file: !5460, line: 47, type: !12086, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12088)
!12085 = !DINamespace(name: "{impl#3}", scope: !5462)
!12086 = !DISubroutineType(types: !12087)
!12087 = !{!192, !5472, !210}
!12088 = !{!12089, !12090}
!12089 = !DILocalVariable(name: "self", arg: 1, scope: !12084, file: !5460, line: 47, type: !5472)
!12090 = !DILocalVariable(name: "f", arg: 2, scope: !12084, file: !5460, line: 47, type: !210)
!12091 = !DILocation(line: 47, column: 10, scope: !12084)
!12092 = !DILocation(line: 50, column: 5, scope: !12084)
!12093 = !DILocation(line: 47, column: 15, scope: !12084)
!12094 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h99fdad73fbd07103E", scope: !12095, file: !5460, line: 190, type: !12096, scopeLine: 190, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12113)
!12095 = !DINamespace(name: "{impl#5}", scope: !5462)
!12096 = !DISubroutineType(types: !12097)
!12097 = !{!192, !12098, !210}
!12098 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::Descriptor", baseType: !12099, size: 64, align: 64, dwarfAddressSpace: 0)
!12099 = !DICompositeType(tag: DW_TAG_structure_type, name: "Descriptor", scope: !5462, file: !2, size: 192, align: 64, elements: !12100, templateParams: !21, identifier: "a84b96b22d6d1afd2fbabbb0bae9d49a")
!12100 = !{!12101}
!12101 = !DICompositeType(tag: DW_TAG_variant_part, scope: !12099, file: !2, size: 192, align: 64, elements: !12102, templateParams: !21, identifier: "692135d3abb397a51d6efdc31677cd6a", discriminator: !12112)
!12102 = !{!12103, !12107}
!12103 = !DIDerivedType(tag: DW_TAG_member, name: "UserSegment", scope: !12101, file: !2, baseType: !12104, size: 192, align: 64, extraData: i64 0)
!12104 = !DICompositeType(tag: DW_TAG_structure_type, name: "UserSegment", scope: !12099, file: !2, size: 192, align: 64, elements: !12105, templateParams: !21, identifier: "c065f4b565df14c068c9c25efd8621f4")
!12105 = !{!12106}
!12106 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12104, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!12107 = !DIDerivedType(tag: DW_TAG_member, name: "SystemSegment", scope: !12101, file: !2, baseType: !12108, size: 192, align: 64, extraData: i64 1)
!12108 = !DICompositeType(tag: DW_TAG_structure_type, name: "SystemSegment", scope: !12099, file: !2, size: 192, align: 64, elements: !12109, templateParams: !21, identifier: "67895bbe7db3cc5bca55829d9f614245")
!12109 = !{!12110, !12111}
!12110 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12108, file: !2, baseType: !20, size: 64, align: 64, offset: 64)
!12111 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !12108, file: !2, baseType: !20, size: 64, align: 64, offset: 128)
!12112 = !DIDerivedType(tag: DW_TAG_member, scope: !12099, file: !2, baseType: !20, size: 64, align: 64, flags: DIFlagArtificial)
!12113 = !{!12114, !12115, !12116, !12118, !12120}
!12114 = !DILocalVariable(name: "self", arg: 1, scope: !12094, file: !5460, line: 190, type: !12098)
!12115 = !DILocalVariable(name: "f", arg: 2, scope: !12094, file: !5460, line: 190, type: !210)
!12116 = !DILocalVariable(name: "__self_0", scope: !12117, file: !5460, line: 196, type: !87, align: 8)
!12117 = distinct !DILexicalBlock(scope: !12094, file: !5460, line: 190, column: 10)
!12118 = !DILocalVariable(name: "__self_0", scope: !12119, file: !5460, line: 198, type: !87, align: 8)
!12119 = distinct !DILexicalBlock(scope: !12094, file: !5460, line: 190, column: 10)
!12120 = !DILocalVariable(name: "__self_1", scope: !12119, file: !5460, line: 198, type: !87, align: 8)
!12121 = !DILocation(line: 190, column: 10, scope: !12094)
!12122 = !DILocation(line: 196, column: 17, scope: !12117)
!12123 = !DILocation(line: 198, column: 24, scope: !12119)
!12124 = !DILocation(line: 196, column: 17, scope: !12094)
!12125 = !DILocation(line: 190, column: 10, scope: !12117)
!12126 = !DILocation(line: 198, column: 19, scope: !12094)
!12127 = !DILocation(line: 198, column: 19, scope: !12119)
!12128 = !DILocation(line: 198, column: 24, scope: !12094)
!12129 = !DILocation(line: 190, column: 10, scope: !12119)
!12130 = !DILocation(line: 190, column: 15, scope: !12094)
!12131 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h8e731a68b3ba0b54E", scope: !12132, file: !8118, line: 434, type: !12133, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12139)
!12132 = !DINamespace(name: "{impl#16}", scope: !5462)
!12133 = !DISubroutineType(types: !12134)
!12134 = !{!192, !12135, !210}
!12135 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !12136, size: 64, align: 64, dwarfAddressSpace: 0)
!12136 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !5462, file: !2, size: 64, align: 64, elements: !12137, templateParams: !21, identifier: "f60455c790ebeb33ed8bed592465b6d0")
!12137 = !{!12138}
!12138 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !12136, file: !2, baseType: !20, size: 64, align: 64)
!12139 = !{!12140, !12141, !12142, !12144, !12146, !12148, !12150, !12152, !12154, !12156, !12158, !12160, !12162, !12164, !12166, !12168, !12170, !12172, !12174, !12176, !12178, !12180, !12182, !12184, !12186, !12188, !12190, !12192, !12194, !12196, !12198, !12200, !12202, !12204, !12206, !12208, !12210, !12212, !12214, !12216, !12218, !12220, !12222, !12224, !12226, !12228, !12230, !12232, !12234, !12236, !12238, !12240, !12242, !12244, !12246, !12248, !12250, !12252, !12254, !12256, !12258, !12260, !12262, !12264, !12266, !12268, !12270, !12272, !12274, !12276, !12278, !12280}
!12140 = !DILocalVariable(name: "self", arg: 1, scope: !12131, file: !8118, line: 434, type: !12135)
!12141 = !DILocalVariable(name: "f", arg: 2, scope: !12131, file: !8118, line: 434, type: !210)
!12142 = !DILocalVariable(name: "first", scope: !12143, file: !8118, line: 471, type: !310, align: 1)
!12143 = distinct !DILexicalBlock(scope: !12131, file: !8118, line: 471, column: 17)
!12144 = !DILocalVariable(name: "residual", scope: !12145, file: !8118, line: 475, type: !8133, align: 1)
!12145 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12146 = !DILocalVariable(name: "val", scope: !12147, file: !8118, line: 475, type: !7, align: 1)
!12147 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12148 = !DILocalVariable(name: "residual", scope: !12149, file: !8118, line: 478, type: !8133, align: 1)
!12149 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12150 = !DILocalVariable(name: "val", scope: !12151, file: !8118, line: 478, type: !7, align: 1)
!12151 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12152 = !DILocalVariable(name: "residual", scope: !12153, file: !8118, line: 475, type: !8133, align: 1)
!12153 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12154 = !DILocalVariable(name: "val", scope: !12155, file: !8118, line: 475, type: !7, align: 1)
!12155 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12156 = !DILocalVariable(name: "residual", scope: !12157, file: !8118, line: 478, type: !8133, align: 1)
!12157 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12158 = !DILocalVariable(name: "val", scope: !12159, file: !8118, line: 478, type: !7, align: 1)
!12159 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12160 = !DILocalVariable(name: "residual", scope: !12161, file: !8118, line: 475, type: !8133, align: 1)
!12161 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12162 = !DILocalVariable(name: "val", scope: !12163, file: !8118, line: 475, type: !7, align: 1)
!12163 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12164 = !DILocalVariable(name: "residual", scope: !12165, file: !8118, line: 478, type: !8133, align: 1)
!12165 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12166 = !DILocalVariable(name: "val", scope: !12167, file: !8118, line: 478, type: !7, align: 1)
!12167 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12168 = !DILocalVariable(name: "residual", scope: !12169, file: !8118, line: 475, type: !8133, align: 1)
!12169 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12170 = !DILocalVariable(name: "val", scope: !12171, file: !8118, line: 475, type: !7, align: 1)
!12171 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12172 = !DILocalVariable(name: "residual", scope: !12173, file: !8118, line: 478, type: !8133, align: 1)
!12173 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12174 = !DILocalVariable(name: "val", scope: !12175, file: !8118, line: 478, type: !7, align: 1)
!12175 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12176 = !DILocalVariable(name: "residual", scope: !12177, file: !8118, line: 475, type: !8133, align: 1)
!12177 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12178 = !DILocalVariable(name: "val", scope: !12179, file: !8118, line: 475, type: !7, align: 1)
!12179 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12180 = !DILocalVariable(name: "residual", scope: !12181, file: !8118, line: 478, type: !8133, align: 1)
!12181 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12182 = !DILocalVariable(name: "val", scope: !12183, file: !8118, line: 478, type: !7, align: 1)
!12183 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12184 = !DILocalVariable(name: "residual", scope: !12185, file: !8118, line: 475, type: !8133, align: 1)
!12185 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12186 = !DILocalVariable(name: "val", scope: !12187, file: !8118, line: 475, type: !7, align: 1)
!12187 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12188 = !DILocalVariable(name: "residual", scope: !12189, file: !8118, line: 478, type: !8133, align: 1)
!12189 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12190 = !DILocalVariable(name: "val", scope: !12191, file: !8118, line: 478, type: !7, align: 1)
!12191 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12192 = !DILocalVariable(name: "residual", scope: !12193, file: !8118, line: 475, type: !8133, align: 1)
!12193 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12194 = !DILocalVariable(name: "val", scope: !12195, file: !8118, line: 475, type: !7, align: 1)
!12195 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12196 = !DILocalVariable(name: "residual", scope: !12197, file: !8118, line: 478, type: !8133, align: 1)
!12197 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12198 = !DILocalVariable(name: "val", scope: !12199, file: !8118, line: 478, type: !7, align: 1)
!12199 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12200 = !DILocalVariable(name: "residual", scope: !12201, file: !8118, line: 475, type: !8133, align: 1)
!12201 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12202 = !DILocalVariable(name: "val", scope: !12203, file: !8118, line: 475, type: !7, align: 1)
!12203 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12204 = !DILocalVariable(name: "residual", scope: !12205, file: !8118, line: 478, type: !8133, align: 1)
!12205 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12206 = !DILocalVariable(name: "val", scope: !12207, file: !8118, line: 478, type: !7, align: 1)
!12207 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12208 = !DILocalVariable(name: "residual", scope: !12209, file: !8118, line: 475, type: !8133, align: 1)
!12209 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12210 = !DILocalVariable(name: "val", scope: !12211, file: !8118, line: 475, type: !7, align: 1)
!12211 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12212 = !DILocalVariable(name: "residual", scope: !12213, file: !8118, line: 478, type: !8133, align: 1)
!12213 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12214 = !DILocalVariable(name: "val", scope: !12215, file: !8118, line: 478, type: !7, align: 1)
!12215 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12216 = !DILocalVariable(name: "residual", scope: !12217, file: !8118, line: 475, type: !8133, align: 1)
!12217 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12218 = !DILocalVariable(name: "val", scope: !12219, file: !8118, line: 475, type: !7, align: 1)
!12219 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12220 = !DILocalVariable(name: "residual", scope: !12221, file: !8118, line: 478, type: !8133, align: 1)
!12221 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12222 = !DILocalVariable(name: "val", scope: !12223, file: !8118, line: 478, type: !7, align: 1)
!12223 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12224 = !DILocalVariable(name: "residual", scope: !12225, file: !8118, line: 475, type: !8133, align: 1)
!12225 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12226 = !DILocalVariable(name: "val", scope: !12227, file: !8118, line: 475, type: !7, align: 1)
!12227 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12228 = !DILocalVariable(name: "residual", scope: !12229, file: !8118, line: 478, type: !8133, align: 1)
!12229 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12230 = !DILocalVariable(name: "val", scope: !12231, file: !8118, line: 478, type: !7, align: 1)
!12231 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12232 = !DILocalVariable(name: "residual", scope: !12233, file: !8118, line: 475, type: !8133, align: 1)
!12233 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12234 = !DILocalVariable(name: "val", scope: !12235, file: !8118, line: 475, type: !7, align: 1)
!12235 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12236 = !DILocalVariable(name: "residual", scope: !12237, file: !8118, line: 478, type: !8133, align: 1)
!12237 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12238 = !DILocalVariable(name: "val", scope: !12239, file: !8118, line: 478, type: !7, align: 1)
!12239 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12240 = !DILocalVariable(name: "residual", scope: !12241, file: !8118, line: 475, type: !8133, align: 1)
!12241 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12242 = !DILocalVariable(name: "val", scope: !12243, file: !8118, line: 475, type: !7, align: 1)
!12243 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12244 = !DILocalVariable(name: "residual", scope: !12245, file: !8118, line: 478, type: !8133, align: 1)
!12245 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12246 = !DILocalVariable(name: "val", scope: !12247, file: !8118, line: 478, type: !7, align: 1)
!12247 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12248 = !DILocalVariable(name: "residual", scope: !12249, file: !8118, line: 475, type: !8133, align: 1)
!12249 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12250 = !DILocalVariable(name: "val", scope: !12251, file: !8118, line: 475, type: !7, align: 1)
!12251 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12252 = !DILocalVariable(name: "residual", scope: !12253, file: !8118, line: 478, type: !8133, align: 1)
!12253 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12254 = !DILocalVariable(name: "val", scope: !12255, file: !8118, line: 478, type: !7, align: 1)
!12255 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12256 = !DILocalVariable(name: "residual", scope: !12257, file: !8118, line: 475, type: !8133, align: 1)
!12257 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 47)
!12258 = !DILocalVariable(name: "val", scope: !12259, file: !8118, line: 475, type: !7, align: 1)
!12259 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 475, column: 29)
!12260 = !DILocalVariable(name: "residual", scope: !12261, file: !8118, line: 478, type: !8133, align: 1)
!12261 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 70)
!12262 = !DILocalVariable(name: "val", scope: !12263, file: !8118, line: 478, type: !7, align: 1)
!12263 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 478, column: 25)
!12264 = !DILocalVariable(name: "extra_bits", scope: !12265, file: !8118, line: 481, type: !20, align: 8)
!12265 = distinct !DILexicalBlock(scope: !12143, file: !8118, line: 481, column: 17)
!12266 = !DILocalVariable(name: "residual", scope: !12267, file: !8118, line: 484, type: !8133, align: 1)
!12267 = distinct !DILexicalBlock(scope: !12265, file: !8118, line: 484, column: 43)
!12268 = !DILocalVariable(name: "val", scope: !12269, file: !8118, line: 484, type: !7, align: 1)
!12269 = distinct !DILexicalBlock(scope: !12265, file: !8118, line: 484, column: 25)
!12270 = !DILocalVariable(name: "residual", scope: !12271, file: !8118, line: 487, type: !8133, align: 1)
!12271 = distinct !DILexicalBlock(scope: !12265, file: !8118, line: 487, column: 38)
!12272 = !DILocalVariable(name: "val", scope: !12273, file: !8118, line: 487, type: !7, align: 1)
!12273 = distinct !DILexicalBlock(scope: !12265, file: !8118, line: 487, column: 21)
!12274 = !DILocalVariable(name: "residual", scope: !12275, file: !8118, line: 488, type: !8133, align: 1)
!12275 = distinct !DILexicalBlock(scope: !12265, file: !8118, line: 488, column: 70)
!12276 = !DILocalVariable(name: "val", scope: !12277, file: !8118, line: 488, type: !7, align: 1)
!12277 = distinct !DILexicalBlock(scope: !12265, file: !8118, line: 488, column: 21)
!12278 = !DILocalVariable(name: "residual", scope: !12279, file: !8118, line: 491, type: !8133, align: 1)
!12279 = distinct !DILexicalBlock(scope: !12265, file: !8118, line: 491, column: 43)
!12280 = !DILocalVariable(name: "val", scope: !12281, file: !8118, line: 491, type: !7, align: 1)
!12281 = distinct !DILexicalBlock(scope: !12265, file: !8118, line: 491, column: 21)
!12282 = !DILocation(line: 434, column: 20, scope: !12131)
!12283 = !DILocation(line: 434, column: 27, scope: !12131)
!12284 = !DILocation(line: 471, column: 21, scope: !12143)
!12285 = !DILocation(line: 475, column: 47, scope: !12145)
!12286 = !DILocation(line: 475, column: 29, scope: !12147)
!12287 = !DILocation(line: 478, column: 70, scope: !12149)
!12288 = !DILocation(line: 478, column: 25, scope: !12151)
!12289 = !DILocation(line: 475, column: 47, scope: !12153)
!12290 = !DILocation(line: 475, column: 29, scope: !12155)
!12291 = !DILocation(line: 478, column: 70, scope: !12157)
!12292 = !DILocation(line: 478, column: 25, scope: !12159)
!12293 = !DILocation(line: 475, column: 47, scope: !12161)
!12294 = !DILocation(line: 475, column: 29, scope: !12163)
!12295 = !DILocation(line: 478, column: 70, scope: !12165)
!12296 = !DILocation(line: 478, column: 25, scope: !12167)
!12297 = !DILocation(line: 475, column: 47, scope: !12169)
!12298 = !DILocation(line: 475, column: 29, scope: !12171)
!12299 = !DILocation(line: 478, column: 70, scope: !12173)
!12300 = !DILocation(line: 478, column: 25, scope: !12175)
!12301 = !DILocation(line: 475, column: 47, scope: !12177)
!12302 = !DILocation(line: 475, column: 29, scope: !12179)
!12303 = !DILocation(line: 478, column: 70, scope: !12181)
!12304 = !DILocation(line: 478, column: 25, scope: !12183)
!12305 = !DILocation(line: 475, column: 47, scope: !12185)
!12306 = !DILocation(line: 475, column: 29, scope: !12187)
!12307 = !DILocation(line: 478, column: 70, scope: !12189)
!12308 = !DILocation(line: 478, column: 25, scope: !12191)
!12309 = !DILocation(line: 475, column: 47, scope: !12193)
!12310 = !DILocation(line: 475, column: 29, scope: !12195)
!12311 = !DILocation(line: 478, column: 70, scope: !12197)
!12312 = !DILocation(line: 478, column: 25, scope: !12199)
!12313 = !DILocation(line: 475, column: 47, scope: !12201)
!12314 = !DILocation(line: 475, column: 29, scope: !12203)
!12315 = !DILocation(line: 478, column: 70, scope: !12205)
!12316 = !DILocation(line: 478, column: 25, scope: !12207)
!12317 = !DILocation(line: 475, column: 47, scope: !12209)
!12318 = !DILocation(line: 475, column: 29, scope: !12211)
!12319 = !DILocation(line: 478, column: 70, scope: !12213)
!12320 = !DILocation(line: 478, column: 25, scope: !12215)
!12321 = !DILocation(line: 475, column: 47, scope: !12217)
!12322 = !DILocation(line: 475, column: 29, scope: !12219)
!12323 = !DILocation(line: 478, column: 70, scope: !12221)
!12324 = !DILocation(line: 478, column: 25, scope: !12223)
!12325 = !DILocation(line: 475, column: 47, scope: !12225)
!12326 = !DILocation(line: 475, column: 29, scope: !12227)
!12327 = !DILocation(line: 478, column: 70, scope: !12229)
!12328 = !DILocation(line: 478, column: 25, scope: !12231)
!12329 = !DILocation(line: 475, column: 47, scope: !12233)
!12330 = !DILocation(line: 475, column: 29, scope: !12235)
!12331 = !DILocation(line: 478, column: 70, scope: !12237)
!12332 = !DILocation(line: 478, column: 25, scope: !12239)
!12333 = !DILocation(line: 475, column: 47, scope: !12241)
!12334 = !DILocation(line: 475, column: 29, scope: !12243)
!12335 = !DILocation(line: 478, column: 70, scope: !12245)
!12336 = !DILocation(line: 478, column: 25, scope: !12247)
!12337 = !DILocation(line: 475, column: 47, scope: !12249)
!12338 = !DILocation(line: 475, column: 29, scope: !12251)
!12339 = !DILocation(line: 478, column: 70, scope: !12253)
!12340 = !DILocation(line: 478, column: 25, scope: !12255)
!12341 = !DILocation(line: 475, column: 47, scope: !12257)
!12342 = !DILocation(line: 475, column: 29, scope: !12259)
!12343 = !DILocation(line: 478, column: 70, scope: !12261)
!12344 = !DILocation(line: 478, column: 25, scope: !12263)
!12345 = !DILocation(line: 481, column: 21, scope: !12265)
!12346 = !DILocation(line: 484, column: 43, scope: !12267)
!12347 = !DILocation(line: 484, column: 25, scope: !12269)
!12348 = !DILocation(line: 487, column: 38, scope: !12271)
!12349 = !DILocation(line: 487, column: 21, scope: !12273)
!12350 = !DILocation(line: 488, column: 70, scope: !12275)
!12351 = !DILocation(line: 488, column: 21, scope: !12277)
!12352 = !DILocation(line: 491, column: 43, scope: !12279)
!12353 = !DILocation(line: 491, column: 21, scope: !12281)
!12354 = !DILocation(line: 471, column: 33, scope: !12131)
!12355 = !DILocation(line: 473, column: 46, scope: !12143)
!12356 = !DILocation(line: 474, column: 29, scope: !12143)
!12357 = !DILocation(line: 474, column: 28, scope: !12143)
!12358 = !DILocation(line: 477, column: 25, scope: !12143)
!12359 = !DILocation(line: 478, column: 25, scope: !12143)
!12360 = !DILocation(line: 475, column: 29, scope: !12143)
!12361 = !DILocation(line: 475, column: 29, scope: !12145)
!12362 = !DILocation(line: 494, column: 14, scope: !12131)
!12363 = !DILocation(line: 478, column: 25, scope: !12149)
!12364 = !DILocation(line: 475, column: 29, scope: !12153)
!12365 = !DILocation(line: 478, column: 25, scope: !12157)
!12366 = !DILocation(line: 475, column: 29, scope: !12161)
!12367 = !DILocation(line: 478, column: 25, scope: !12165)
!12368 = !DILocation(line: 475, column: 29, scope: !12169)
!12369 = !DILocation(line: 478, column: 25, scope: !12173)
!12370 = !DILocation(line: 475, column: 29, scope: !12177)
!12371 = !DILocation(line: 478, column: 25, scope: !12181)
!12372 = !DILocation(line: 475, column: 29, scope: !12185)
!12373 = !DILocation(line: 478, column: 25, scope: !12189)
!12374 = !DILocation(line: 475, column: 29, scope: !12193)
!12375 = !DILocation(line: 478, column: 25, scope: !12197)
!12376 = !DILocation(line: 475, column: 29, scope: !12201)
!12377 = !DILocation(line: 478, column: 25, scope: !12205)
!12378 = !DILocation(line: 475, column: 29, scope: !12209)
!12379 = !DILocation(line: 478, column: 25, scope: !12213)
!12380 = !DILocation(line: 475, column: 29, scope: !12217)
!12381 = !DILocation(line: 478, column: 25, scope: !12221)
!12382 = !DILocation(line: 475, column: 29, scope: !12225)
!12383 = !DILocation(line: 478, column: 25, scope: !12229)
!12384 = !DILocation(line: 475, column: 29, scope: !12233)
!12385 = !DILocation(line: 478, column: 25, scope: !12237)
!12386 = !DILocation(line: 475, column: 29, scope: !12241)
!12387 = !DILocation(line: 478, column: 25, scope: !12245)
!12388 = !DILocation(line: 475, column: 29, scope: !12249)
!12389 = !DILocation(line: 478, column: 25, scope: !12253)
!12390 = !DILocation(line: 481, column: 34, scope: !12143)
!12391 = !DILocation(line: 481, column: 47, scope: !12143)
!12392 = !DILocation(line: 481, column: 46, scope: !12143)
!12393 = !DILocation(line: 482, column: 20, scope: !12265)
!12394 = !DILocation(line: 475, column: 29, scope: !12257)
!12395 = !DILocation(line: 478, column: 25, scope: !12261)
!12396 = !DILocation(line: 490, column: 20, scope: !12265)
!12397 = !DILocation(line: 483, column: 25, scope: !12265)
!12398 = !DILocation(line: 483, column: 24, scope: !12265)
!12399 = !DILocation(line: 486, column: 21, scope: !12265)
!12400 = !DILocation(line: 487, column: 21, scope: !12265)
!12401 = !DILocation(line: 484, column: 25, scope: !12265)
!12402 = !DILocation(line: 484, column: 25, scope: !12267)
!12403 = !DILocation(line: 488, column: 21, scope: !12265)
!12404 = !DILocation(line: 487, column: 21, scope: !12271)
!12405 = !DILocation(line: 488, column: 21, scope: !12275)
!12406 = !DILocation(line: 493, column: 17, scope: !12265)
!12407 = !DILocation(line: 491, column: 21, scope: !12265)
!12408 = !DILocation(line: 491, column: 21, scope: !12279)
!12409 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc23ced2b3c4a6a6cE", scope: !12410, file: !8118, line: 497, type: !12133, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12411)
!12410 = !DINamespace(name: "{impl#17}", scope: !5462)
!12411 = !{!12412, !12413}
!12412 = !DILocalVariable(name: "self", arg: 1, scope: !12409, file: !8118, line: 497, type: !12135)
!12413 = !DILocalVariable(name: "f", arg: 2, scope: !12409, file: !8118, line: 497, type: !210)
!12414 = !DILocation(line: 497, column: 20, scope: !12409)
!12415 = !DILocation(line: 497, column: 27, scope: !12409)
!12416 = !DILocation(line: 498, column: 17, scope: !12409)
!12417 = !DILocation(line: 499, column: 14, scope: !12409)
!12418 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h0eed4e7802e3f716E", scope: !12419, file: !8118, line: 502, type: !12133, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12420)
!12419 = !DINamespace(name: "{impl#18}", scope: !5462)
!12420 = !{!12421, !12422}
!12421 = !DILocalVariable(name: "self", arg: 1, scope: !12418, file: !8118, line: 502, type: !12135)
!12422 = !DILocalVariable(name: "f", arg: 2, scope: !12418, file: !8118, line: 502, type: !210)
!12423 = !DILocation(line: 502, column: 20, scope: !12418)
!12424 = !DILocation(line: 502, column: 27, scope: !12418)
!12425 = !DILocation(line: 503, column: 17, scope: !12418)
!12426 = !DILocation(line: 504, column: 14, scope: !12418)
!12427 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9e314f4a07a176e3E", scope: !12428, file: !8118, line: 507, type: !12133, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12429)
!12428 = !DINamespace(name: "{impl#19}", scope: !5462)
!12429 = !{!12430, !12431}
!12430 = !DILocalVariable(name: "self", arg: 1, scope: !12427, file: !8118, line: 507, type: !12135)
!12431 = !DILocalVariable(name: "f", arg: 2, scope: !12427, file: !8118, line: 507, type: !210)
!12432 = !DILocation(line: 507, column: 20, scope: !12427)
!12433 = !DILocation(line: 507, column: 27, scope: !12427)
!12434 = !DILocation(line: 508, column: 17, scope: !12427)
!12435 = !DILocation(line: 509, column: 14, scope: !12427)
!12436 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h43ee694f5f14fe29E", scope: !12437, file: !8118, line: 512, type: !12133, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12438)
!12437 = !DINamespace(name: "{impl#20}", scope: !5462)
!12438 = !{!12439, !12440}
!12439 = !DILocalVariable(name: "self", arg: 1, scope: !12436, file: !8118, line: 512, type: !12135)
!12440 = !DILocalVariable(name: "f", arg: 2, scope: !12436, file: !8118, line: 512, type: !210)
!12441 = !DILocation(line: 512, column: 20, scope: !12436)
!12442 = !DILocation(line: 512, column: 27, scope: !12436)
!12443 = !DILocation(line: 513, column: 17, scope: !12436)
!12444 = !DILocation(line: 514, column: 14, scope: !12436)
!12445 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17hc8487c7d0c06ed12E", scope: !12136, file: !8118, line: 532, type: !12446, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!12446 = !DISubroutineType(types: !12447)
!12447 = !{!12136}
!12448 = !DILocation(line: 541, column: 14, scope: !12445)
!12449 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h8fb57a20116c3000E", scope: !12136, file: !8118, line: 545, type: !12450, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12452)
!12450 = !DISubroutineType(types: !12451)
!12451 = !{!20, !12135}
!12452 = !{!12453}
!12453 = !DILocalVariable(name: "self", arg: 1, scope: !12449, file: !8118, line: 545, type: !12135)
!12454 = !DILocation(line: 545, column: 31, scope: !12449)
!12455 = !DILocation(line: 546, column: 17, scope: !12449)
!12456 = !DILocation(line: 547, column: 14, scope: !12449)
!12457 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h0d3fbafe6f301a28E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12462)
!12458 = !DINamespace(name: "{impl#0}", scope: !12459)
!12459 = !DINamespace(name: "fmt", scope: !12132)
!12460 = !DISubroutineType(types: !12461)
!12461 = !{!310, !12135}
!12462 = !{!12463}
!12463 = !DILocalVariable(name: "self", arg: 1, scope: !12464, file: !5460, line: 201, type: !12135)
!12464 = !DILexicalBlockFile(scope: !12457, file: !5460, discriminator: 0)
!12465 = !DILocation(line: 201, column: 1, scope: !12464)
!12466 = !DILocation(line: 875, column: 11, scope: !12457)
!12467 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hf6d48b386c7a5906E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12468)
!12468 = !{!12469}
!12469 = !DILocalVariable(name: "self", arg: 1, scope: !12470, file: !5460, line: 201, type: !12135)
!12470 = !DILexicalBlockFile(scope: !12467, file: !5460, discriminator: 0)
!12471 = !DILocation(line: 201, column: 1, scope: !12470)
!12472 = !DILocation(line: 875, column: 11, scope: !12467)
!12473 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h2be2cd5d442700c2E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12474)
!12474 = !{!12475}
!12475 = !DILocalVariable(name: "self", arg: 1, scope: !12476, file: !5460, line: 201, type: !12135)
!12476 = !DILexicalBlockFile(scope: !12473, file: !5460, discriminator: 0)
!12477 = !DILocation(line: 201, column: 1, scope: !12476)
!12478 = !DILocation(line: 875, column: 11, scope: !12473)
!12479 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h77d9423307620c7eE", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12480)
!12480 = !{!12481}
!12481 = !DILocalVariable(name: "self", arg: 1, scope: !12482, file: !5460, line: 201, type: !12135)
!12482 = !DILexicalBlockFile(scope: !12479, file: !5460, discriminator: 0)
!12483 = !DILocation(line: 201, column: 1, scope: !12482)
!12484 = !DILocation(line: 875, column: 11, scope: !12479)
!12485 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h3dbcfb00c056a070E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12486)
!12486 = !{!12487}
!12487 = !DILocalVariable(name: "self", arg: 1, scope: !12488, file: !5460, line: 201, type: !12135)
!12488 = !DILexicalBlockFile(scope: !12485, file: !5460, discriminator: 0)
!12489 = !DILocation(line: 201, column: 1, scope: !12488)
!12490 = !DILocation(line: 875, column: 11, scope: !12485)
!12491 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h389507263221a164E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12492)
!12492 = !{!12493}
!12493 = !DILocalVariable(name: "self", arg: 1, scope: !12494, file: !5460, line: 201, type: !12135)
!12494 = !DILexicalBlockFile(scope: !12491, file: !5460, discriminator: 0)
!12495 = !DILocation(line: 201, column: 1, scope: !12494)
!12496 = !DILocation(line: 875, column: 11, scope: !12491)
!12497 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h9bd2101d29ba4670E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12498)
!12498 = !{!12499}
!12499 = !DILocalVariable(name: "self", arg: 1, scope: !12500, file: !5460, line: 201, type: !12135)
!12500 = !DILexicalBlockFile(scope: !12497, file: !5460, discriminator: 0)
!12501 = !DILocation(line: 201, column: 1, scope: !12500)
!12502 = !DILocation(line: 875, column: 11, scope: !12497)
!12503 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17h5f15c80b7f176affE", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12504)
!12504 = !{!12505}
!12505 = !DILocalVariable(name: "self", arg: 1, scope: !12506, file: !5460, line: 201, type: !12135)
!12506 = !DILexicalBlockFile(scope: !12503, file: !5460, discriminator: 0)
!12507 = !DILocation(line: 201, column: 1, scope: !12506)
!12508 = !DILocation(line: 875, column: 11, scope: !12503)
!12509 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h5fe475565fc7bb88E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12510)
!12510 = !{!12511}
!12511 = !DILocalVariable(name: "self", arg: 1, scope: !12512, file: !5460, line: 201, type: !12135)
!12512 = !DILexicalBlockFile(scope: !12509, file: !5460, discriminator: 0)
!12513 = !DILocation(line: 201, column: 1, scope: !12512)
!12514 = !DILocation(line: 875, column: 11, scope: !12509)
!12515 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h6f6aee774e485e1aE", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12516)
!12516 = !{!12517}
!12517 = !DILocalVariable(name: "self", arg: 1, scope: !12518, file: !5460, line: 201, type: !12135)
!12518 = !DILexicalBlockFile(scope: !12515, file: !5460, discriminator: 0)
!12519 = !DILocation(line: 201, column: 1, scope: !12518)
!12520 = !DILocation(line: 875, column: 11, scope: !12515)
!12521 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h8172101cd769d026E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12522)
!12522 = !{!12523}
!12523 = !DILocalVariable(name: "self", arg: 1, scope: !12524, file: !5460, line: 201, type: !12135)
!12524 = !DILexicalBlockFile(scope: !12521, file: !5460, discriminator: 0)
!12525 = !DILocation(line: 201, column: 1, scope: !12524)
!12526 = !DILocation(line: 875, column: 11, scope: !12521)
!12527 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h5016f1ff280106f8E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12528)
!12528 = !{!12529}
!12529 = !DILocalVariable(name: "self", arg: 1, scope: !12530, file: !5460, line: 201, type: !12135)
!12530 = !DILexicalBlockFile(scope: !12527, file: !5460, discriminator: 0)
!12531 = !DILocation(line: 201, column: 1, scope: !12530)
!12532 = !DILocation(line: 875, column: 11, scope: !12527)
!12533 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hbce01c7414bced03E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12534)
!12534 = !{!12535}
!12535 = !DILocalVariable(name: "self", arg: 1, scope: !12536, file: !5460, line: 201, type: !12135)
!12536 = !DILexicalBlockFile(scope: !12533, file: !5460, discriminator: 0)
!12537 = !DILocation(line: 201, column: 1, scope: !12536)
!12538 = !DILocation(line: 875, column: 11, scope: !12533)
!12539 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317h72b3bb5c4be96796E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12540)
!12540 = !{!12541}
!12541 = !DILocalVariable(name: "self", arg: 1, scope: !12542, file: !5460, line: 201, type: !12135)
!12542 = !DILexicalBlockFile(scope: !12539, file: !5460, discriminator: 0)
!12543 = !DILocation(line: 201, column: 1, scope: !12542)
!12544 = !DILocation(line: 875, column: 11, scope: !12539)
!12545 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h7b35d0fc9e024db8E", scope: !12458, file: !8118, line: 460, type: !12460, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12546)
!12546 = !{!12547}
!12547 = !DILocalVariable(name: "self", arg: 1, scope: !12548, file: !5460, line: 201, type: !12135)
!12548 = !DILexicalBlockFile(scope: !12545, file: !5460, discriminator: 0)
!12549 = !DILocation(line: 201, column: 1, scope: !12548)
!12550 = !DILocation(line: 875, column: 11, scope: !12545)
!12551 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4f4148e29bf8ea61E", scope: !12552, file: !5485, line: 47, type: !12553, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12555)
!12552 = !DINamespace(name: "{impl#15}", scope: !45)
!12553 = !DISubroutineType(types: !12554)
!12554 = !{!192, !5516, !210}
!12555 = !{!12556, !12557, !12558, !12564}
!12556 = !DILocalVariable(name: "self", arg: 1, scope: !12551, file: !5485, line: 47, type: !5516)
!12557 = !DILocalVariable(name: "f", arg: 2, scope: !12551, file: !5485, line: 47, type: !210)
!12558 = !DILocalVariable(name: "names", scope: !12559, file: !5485, line: 47, type: !12560, align: 8)
!12559 = distinct !DILexicalBlock(scope: !12551, file: !5485, line: 47, column: 17)
!12560 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 26]", baseType: !12561, size: 64, align: 64, dwarfAddressSpace: 0)
!12561 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 3328, align: 64, elements: !12562)
!12562 = !{!12563}
!12563 = !DISubrange(count: 26, lowerBound: 0)
!12564 = !DILocalVariable(name: "values", scope: !12565, file: !5485, line: 47, type: !12566, align: 8)
!12565 = distinct !DILexicalBlock(scope: !12559, file: !5485, line: 47, column: 17)
!12566 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&dyn core::fmt::Debug]", file: !2, size: 128, align: 64, elements: !12567, templateParams: !21, identifier: "1d063110c5310512259f2ef12c230706")
!12567 = !{!12568, !12576}
!12568 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !12566, file: !2, baseType: !12569, size: 64, align: 64)
!12569 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12570, size: 64, align: 64, dwarfAddressSpace: 0)
!12570 = !DICompositeType(tag: DW_TAG_structure_type, name: "&dyn core::fmt::Debug", file: !2, size: 128, align: 64, elements: !12571, templateParams: !21, identifier: "4c0fb728d352405da4de4ff44934a591")
!12571 = !{!12572, !12575}
!12572 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !12570, file: !2, baseType: !12573, size: 64, align: 64)
!12573 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12574, size: 64, align: 64, dwarfAddressSpace: 0)
!12574 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Debug", file: !2, align: 8, elements: !21, identifier: "30f705bea0d8d1e0c70fb0893b762ff2")
!12575 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !12570, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!12576 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !12566, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!12577 = !DILocation(line: 47, column: 17, scope: !12551)
!12578 = !DILocation(line: 47, column: 17, scope: !12559)
!12579 = !DILocation(line: 90, column: 5, scope: !12559)
!12580 = !DILocation(line: 100, column: 5, scope: !12559)
!12581 = !DILocation(line: 108, column: 5, scope: !12559)
!12582 = !DILocation(line: 117, column: 5, scope: !12559)
!12583 = !DILocation(line: 127, column: 5, scope: !12559)
!12584 = !DILocation(line: 161, column: 5, scope: !12559)
!12585 = !DILocation(line: 178, column: 5, scope: !12559)
!12586 = !DILocation(line: 212, column: 5, scope: !12559)
!12587 = !DILocation(line: 219, column: 5, scope: !12559)
!12588 = !DILocation(line: 229, column: 5, scope: !12559)
!12589 = !DILocation(line: 239, column: 5, scope: !12559)
!12590 = !DILocation(line: 256, column: 5, scope: !12559)
!12591 = !DILocation(line: 272, column: 5, scope: !12559)
!12592 = !DILocation(line: 293, column: 5, scope: !12559)
!12593 = !DILocation(line: 296, column: 5, scope: !12559)
!12594 = !DILocation(line: 304, column: 5, scope: !12559)
!12595 = !DILocation(line: 313, column: 5, scope: !12559)
!12596 = !DILocation(line: 322, column: 5, scope: !12559)
!12597 = !DILocation(line: 338, column: 5, scope: !12559)
!12598 = !DILocation(line: 341, column: 5, scope: !12559)
!12599 = !DILocation(line: 344, column: 5, scope: !12559)
!12600 = !DILocation(line: 373, column: 5, scope: !12559)
!12601 = !DILocation(line: 384, column: 5, scope: !12559)
!12602 = !DILocation(line: 387, column: 5, scope: !12559)
!12603 = !DILocation(line: 409, column: 5, scope: !12559)
!12604 = !DILocation(line: 47, column: 17, scope: !12565)
!12605 = !DILocation(line: 47, column: 22, scope: !12551)
!12606 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hfff245ee446e224dE", scope: !12607, file: !8118, line: 434, type: !12608, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12611)
!12607 = !DINamespace(name: "{impl#38}", scope: !45)
!12608 = !DISubroutineType(types: !12609)
!12609 = !{!192, !12610, !210}
!12610 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !512, size: 64, align: 64, dwarfAddressSpace: 0)
!12611 = !{!12612, !12613, !12614, !12616, !12618, !12620, !12622, !12624, !12626, !12628, !12630, !12632, !12634, !12636, !12638, !12640, !12642, !12644, !12646, !12648, !12650, !12652, !12654, !12656, !12658, !12660, !12662, !12664, !12666, !12668, !12670, !12672, !12674, !12676, !12678, !12680, !12682, !12684, !12686, !12688, !12690, !12692, !12694, !12696, !12698, !12700, !12702, !12704}
!12612 = !DILocalVariable(name: "self", arg: 1, scope: !12606, file: !8118, line: 434, type: !12610)
!12613 = !DILocalVariable(name: "f", arg: 2, scope: !12606, file: !8118, line: 434, type: !210)
!12614 = !DILocalVariable(name: "first", scope: !12615, file: !8118, line: 471, type: !310, align: 1)
!12615 = distinct !DILexicalBlock(scope: !12606, file: !8118, line: 471, column: 17)
!12616 = !DILocalVariable(name: "residual", scope: !12617, file: !8118, line: 475, type: !8133, align: 1)
!12617 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12618 = !DILocalVariable(name: "val", scope: !12619, file: !8118, line: 475, type: !7, align: 1)
!12619 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12620 = !DILocalVariable(name: "residual", scope: !12621, file: !8118, line: 478, type: !8133, align: 1)
!12621 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12622 = !DILocalVariable(name: "val", scope: !12623, file: !8118, line: 478, type: !7, align: 1)
!12623 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12624 = !DILocalVariable(name: "residual", scope: !12625, file: !8118, line: 475, type: !8133, align: 1)
!12625 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12626 = !DILocalVariable(name: "val", scope: !12627, file: !8118, line: 475, type: !7, align: 1)
!12627 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12628 = !DILocalVariable(name: "residual", scope: !12629, file: !8118, line: 478, type: !8133, align: 1)
!12629 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12630 = !DILocalVariable(name: "val", scope: !12631, file: !8118, line: 478, type: !7, align: 1)
!12631 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12632 = !DILocalVariable(name: "residual", scope: !12633, file: !8118, line: 475, type: !8133, align: 1)
!12633 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12634 = !DILocalVariable(name: "val", scope: !12635, file: !8118, line: 475, type: !7, align: 1)
!12635 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12636 = !DILocalVariable(name: "residual", scope: !12637, file: !8118, line: 478, type: !8133, align: 1)
!12637 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12638 = !DILocalVariable(name: "val", scope: !12639, file: !8118, line: 478, type: !7, align: 1)
!12639 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12640 = !DILocalVariable(name: "residual", scope: !12641, file: !8118, line: 475, type: !8133, align: 1)
!12641 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12642 = !DILocalVariable(name: "val", scope: !12643, file: !8118, line: 475, type: !7, align: 1)
!12643 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12644 = !DILocalVariable(name: "residual", scope: !12645, file: !8118, line: 478, type: !8133, align: 1)
!12645 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12646 = !DILocalVariable(name: "val", scope: !12647, file: !8118, line: 478, type: !7, align: 1)
!12647 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12648 = !DILocalVariable(name: "residual", scope: !12649, file: !8118, line: 475, type: !8133, align: 1)
!12649 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12650 = !DILocalVariable(name: "val", scope: !12651, file: !8118, line: 475, type: !7, align: 1)
!12651 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12652 = !DILocalVariable(name: "residual", scope: !12653, file: !8118, line: 478, type: !8133, align: 1)
!12653 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12654 = !DILocalVariable(name: "val", scope: !12655, file: !8118, line: 478, type: !7, align: 1)
!12655 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12656 = !DILocalVariable(name: "residual", scope: !12657, file: !8118, line: 475, type: !8133, align: 1)
!12657 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12658 = !DILocalVariable(name: "val", scope: !12659, file: !8118, line: 475, type: !7, align: 1)
!12659 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12660 = !DILocalVariable(name: "residual", scope: !12661, file: !8118, line: 478, type: !8133, align: 1)
!12661 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12662 = !DILocalVariable(name: "val", scope: !12663, file: !8118, line: 478, type: !7, align: 1)
!12663 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12664 = !DILocalVariable(name: "residual", scope: !12665, file: !8118, line: 475, type: !8133, align: 1)
!12665 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12666 = !DILocalVariable(name: "val", scope: !12667, file: !8118, line: 475, type: !7, align: 1)
!12667 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12668 = !DILocalVariable(name: "residual", scope: !12669, file: !8118, line: 478, type: !8133, align: 1)
!12669 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12670 = !DILocalVariable(name: "val", scope: !12671, file: !8118, line: 478, type: !7, align: 1)
!12671 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12672 = !DILocalVariable(name: "residual", scope: !12673, file: !8118, line: 475, type: !8133, align: 1)
!12673 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12674 = !DILocalVariable(name: "val", scope: !12675, file: !8118, line: 475, type: !7, align: 1)
!12675 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12676 = !DILocalVariable(name: "residual", scope: !12677, file: !8118, line: 478, type: !8133, align: 1)
!12677 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12678 = !DILocalVariable(name: "val", scope: !12679, file: !8118, line: 478, type: !7, align: 1)
!12679 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12680 = !DILocalVariable(name: "residual", scope: !12681, file: !8118, line: 475, type: !8133, align: 1)
!12681 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 47)
!12682 = !DILocalVariable(name: "val", scope: !12683, file: !8118, line: 475, type: !7, align: 1)
!12683 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 475, column: 29)
!12684 = !DILocalVariable(name: "residual", scope: !12685, file: !8118, line: 478, type: !8133, align: 1)
!12685 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 70)
!12686 = !DILocalVariable(name: "val", scope: !12687, file: !8118, line: 478, type: !7, align: 1)
!12687 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 478, column: 25)
!12688 = !DILocalVariable(name: "extra_bits", scope: !12689, file: !8118, line: 481, type: !20, align: 8)
!12689 = distinct !DILexicalBlock(scope: !12615, file: !8118, line: 481, column: 17)
!12690 = !DILocalVariable(name: "residual", scope: !12691, file: !8118, line: 484, type: !8133, align: 1)
!12691 = distinct !DILexicalBlock(scope: !12689, file: !8118, line: 484, column: 43)
!12692 = !DILocalVariable(name: "val", scope: !12693, file: !8118, line: 484, type: !7, align: 1)
!12693 = distinct !DILexicalBlock(scope: !12689, file: !8118, line: 484, column: 25)
!12694 = !DILocalVariable(name: "residual", scope: !12695, file: !8118, line: 487, type: !8133, align: 1)
!12695 = distinct !DILexicalBlock(scope: !12689, file: !8118, line: 487, column: 38)
!12696 = !DILocalVariable(name: "val", scope: !12697, file: !8118, line: 487, type: !7, align: 1)
!12697 = distinct !DILexicalBlock(scope: !12689, file: !8118, line: 487, column: 21)
!12698 = !DILocalVariable(name: "residual", scope: !12699, file: !8118, line: 488, type: !8133, align: 1)
!12699 = distinct !DILexicalBlock(scope: !12689, file: !8118, line: 488, column: 70)
!12700 = !DILocalVariable(name: "val", scope: !12701, file: !8118, line: 488, type: !7, align: 1)
!12701 = distinct !DILexicalBlock(scope: !12689, file: !8118, line: 488, column: 21)
!12702 = !DILocalVariable(name: "residual", scope: !12703, file: !8118, line: 491, type: !8133, align: 1)
!12703 = distinct !DILexicalBlock(scope: !12689, file: !8118, line: 491, column: 43)
!12704 = !DILocalVariable(name: "val", scope: !12705, file: !8118, line: 491, type: !7, align: 1)
!12705 = distinct !DILexicalBlock(scope: !12689, file: !8118, line: 491, column: 21)
!12706 = !DILocation(line: 434, column: 20, scope: !12606)
!12707 = !DILocation(line: 434, column: 27, scope: !12606)
!12708 = !DILocation(line: 471, column: 21, scope: !12615)
!12709 = !DILocation(line: 475, column: 47, scope: !12617)
!12710 = !DILocation(line: 475, column: 29, scope: !12619)
!12711 = !DILocation(line: 478, column: 70, scope: !12621)
!12712 = !DILocation(line: 478, column: 25, scope: !12623)
!12713 = !DILocation(line: 475, column: 47, scope: !12625)
!12714 = !DILocation(line: 475, column: 29, scope: !12627)
!12715 = !DILocation(line: 478, column: 70, scope: !12629)
!12716 = !DILocation(line: 478, column: 25, scope: !12631)
!12717 = !DILocation(line: 475, column: 47, scope: !12633)
!12718 = !DILocation(line: 475, column: 29, scope: !12635)
!12719 = !DILocation(line: 478, column: 70, scope: !12637)
!12720 = !DILocation(line: 478, column: 25, scope: !12639)
!12721 = !DILocation(line: 475, column: 47, scope: !12641)
!12722 = !DILocation(line: 475, column: 29, scope: !12643)
!12723 = !DILocation(line: 478, column: 70, scope: !12645)
!12724 = !DILocation(line: 478, column: 25, scope: !12647)
!12725 = !DILocation(line: 475, column: 47, scope: !12649)
!12726 = !DILocation(line: 475, column: 29, scope: !12651)
!12727 = !DILocation(line: 478, column: 70, scope: !12653)
!12728 = !DILocation(line: 478, column: 25, scope: !12655)
!12729 = !DILocation(line: 475, column: 47, scope: !12657)
!12730 = !DILocation(line: 475, column: 29, scope: !12659)
!12731 = !DILocation(line: 478, column: 70, scope: !12661)
!12732 = !DILocation(line: 478, column: 25, scope: !12663)
!12733 = !DILocation(line: 475, column: 47, scope: !12665)
!12734 = !DILocation(line: 475, column: 29, scope: !12667)
!12735 = !DILocation(line: 478, column: 70, scope: !12669)
!12736 = !DILocation(line: 478, column: 25, scope: !12671)
!12737 = !DILocation(line: 475, column: 47, scope: !12673)
!12738 = !DILocation(line: 475, column: 29, scope: !12675)
!12739 = !DILocation(line: 478, column: 70, scope: !12677)
!12740 = !DILocation(line: 478, column: 25, scope: !12679)
!12741 = !DILocation(line: 475, column: 47, scope: !12681)
!12742 = !DILocation(line: 475, column: 29, scope: !12683)
!12743 = !DILocation(line: 478, column: 70, scope: !12685)
!12744 = !DILocation(line: 478, column: 25, scope: !12687)
!12745 = !DILocation(line: 481, column: 21, scope: !12689)
!12746 = !DILocation(line: 484, column: 43, scope: !12691)
!12747 = !DILocation(line: 484, column: 25, scope: !12693)
!12748 = !DILocation(line: 487, column: 38, scope: !12695)
!12749 = !DILocation(line: 487, column: 21, scope: !12697)
!12750 = !DILocation(line: 488, column: 70, scope: !12699)
!12751 = !DILocation(line: 488, column: 21, scope: !12701)
!12752 = !DILocation(line: 491, column: 43, scope: !12703)
!12753 = !DILocation(line: 491, column: 21, scope: !12705)
!12754 = !DILocation(line: 471, column: 33, scope: !12606)
!12755 = !DILocation(line: 473, column: 46, scope: !12615)
!12756 = !DILocation(line: 474, column: 29, scope: !12615)
!12757 = !DILocation(line: 474, column: 28, scope: !12615)
!12758 = !DILocation(line: 477, column: 25, scope: !12615)
!12759 = !DILocation(line: 478, column: 25, scope: !12615)
!12760 = !DILocation(line: 475, column: 29, scope: !12615)
!12761 = !DILocation(line: 475, column: 29, scope: !12617)
!12762 = !DILocation(line: 494, column: 14, scope: !12606)
!12763 = !DILocation(line: 478, column: 25, scope: !12621)
!12764 = !DILocation(line: 475, column: 29, scope: !12625)
!12765 = !DILocation(line: 478, column: 25, scope: !12629)
!12766 = !DILocation(line: 475, column: 29, scope: !12633)
!12767 = !DILocation(line: 478, column: 25, scope: !12637)
!12768 = !DILocation(line: 475, column: 29, scope: !12641)
!12769 = !DILocation(line: 478, column: 25, scope: !12645)
!12770 = !DILocation(line: 475, column: 29, scope: !12649)
!12771 = !DILocation(line: 478, column: 25, scope: !12653)
!12772 = !DILocation(line: 475, column: 29, scope: !12657)
!12773 = !DILocation(line: 478, column: 25, scope: !12661)
!12774 = !DILocation(line: 475, column: 29, scope: !12665)
!12775 = !DILocation(line: 478, column: 25, scope: !12669)
!12776 = !DILocation(line: 475, column: 29, scope: !12673)
!12777 = !DILocation(line: 478, column: 25, scope: !12677)
!12778 = !DILocation(line: 481, column: 34, scope: !12615)
!12779 = !DILocation(line: 481, column: 47, scope: !12615)
!12780 = !DILocation(line: 481, column: 46, scope: !12615)
!12781 = !DILocation(line: 482, column: 20, scope: !12689)
!12782 = !DILocation(line: 475, column: 29, scope: !12681)
!12783 = !DILocation(line: 478, column: 25, scope: !12685)
!12784 = !DILocation(line: 490, column: 20, scope: !12689)
!12785 = !DILocation(line: 483, column: 25, scope: !12689)
!12786 = !DILocation(line: 483, column: 24, scope: !12689)
!12787 = !DILocation(line: 486, column: 21, scope: !12689)
!12788 = !DILocation(line: 487, column: 21, scope: !12689)
!12789 = !DILocation(line: 484, column: 25, scope: !12689)
!12790 = !DILocation(line: 484, column: 25, scope: !12691)
!12791 = !DILocation(line: 488, column: 21, scope: !12689)
!12792 = !DILocation(line: 487, column: 21, scope: !12695)
!12793 = !DILocation(line: 488, column: 21, scope: !12699)
!12794 = !DILocation(line: 493, column: 17, scope: !12689)
!12795 = !DILocation(line: 491, column: 21, scope: !12689)
!12796 = !DILocation(line: 491, column: 21, scope: !12703)
!12797 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h8f1f10d7ab277452E", scope: !12798, file: !8118, line: 497, type: !12608, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12799)
!12798 = !DINamespace(name: "{impl#39}", scope: !45)
!12799 = !{!12800, !12801}
!12800 = !DILocalVariable(name: "self", arg: 1, scope: !12797, file: !8118, line: 497, type: !12610)
!12801 = !DILocalVariable(name: "f", arg: 2, scope: !12797, file: !8118, line: 497, type: !210)
!12802 = !DILocation(line: 497, column: 20, scope: !12797)
!12803 = !DILocation(line: 497, column: 27, scope: !12797)
!12804 = !DILocation(line: 498, column: 17, scope: !12797)
!12805 = !DILocation(line: 499, column: 14, scope: !12797)
!12806 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h5a007789afd7a34eE", scope: !12807, file: !8118, line: 502, type: !12608, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12808)
!12807 = !DINamespace(name: "{impl#40}", scope: !45)
!12808 = !{!12809, !12810}
!12809 = !DILocalVariable(name: "self", arg: 1, scope: !12806, file: !8118, line: 502, type: !12610)
!12810 = !DILocalVariable(name: "f", arg: 2, scope: !12806, file: !8118, line: 502, type: !210)
!12811 = !DILocation(line: 502, column: 20, scope: !12806)
!12812 = !DILocation(line: 502, column: 27, scope: !12806)
!12813 = !DILocation(line: 503, column: 17, scope: !12806)
!12814 = !DILocation(line: 504, column: 14, scope: !12806)
!12815 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hafd6a09b710b25e5E", scope: !12816, file: !8118, line: 507, type: !12608, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12817)
!12816 = !DINamespace(name: "{impl#41}", scope: !45)
!12817 = !{!12818, !12819}
!12818 = !DILocalVariable(name: "self", arg: 1, scope: !12815, file: !8118, line: 507, type: !12610)
!12819 = !DILocalVariable(name: "f", arg: 2, scope: !12815, file: !8118, line: 507, type: !210)
!12820 = !DILocation(line: 507, column: 20, scope: !12815)
!12821 = !DILocation(line: 507, column: 27, scope: !12815)
!12822 = !DILocation(line: 508, column: 17, scope: !12815)
!12823 = !DILocation(line: 509, column: 14, scope: !12815)
!12824 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hb8c6bae38ec29c19E", scope: !12825, file: !8118, line: 512, type: !12608, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12826)
!12825 = !DINamespace(name: "{impl#42}", scope: !45)
!12826 = !{!12827, !12828}
!12827 = !DILocalVariable(name: "self", arg: 1, scope: !12824, file: !8118, line: 512, type: !12610)
!12828 = !DILocalVariable(name: "f", arg: 2, scope: !12824, file: !8118, line: 512, type: !210)
!12829 = !DILocation(line: 512, column: 20, scope: !12824)
!12830 = !DILocation(line: 512, column: 27, scope: !12824)
!12831 = !DILocation(line: 513, column: 17, scope: !12824)
!12832 = !DILocation(line: 514, column: 14, scope: !12824)
!12833 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h79a23145b9021059E", scope: !512, file: !8118, line: 532, type: !12834, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!12834 = !DISubroutineType(types: !12835)
!12835 = !{!512}
!12836 = !DILocation(line: 541, column: 14, scope: !12833)
!12837 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hacd87c6d0453b0aaE", scope: !512, file: !8118, line: 545, type: !12838, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12840)
!12838 = !DISubroutineType(types: !12839)
!12839 = !{!20, !12610}
!12840 = !{!12841}
!12841 = !DILocalVariable(name: "self", arg: 1, scope: !12837, file: !8118, line: 545, type: !12610)
!12842 = !DILocation(line: 545, column: 31, scope: !12837)
!12843 = !DILocation(line: 546, column: 17, scope: !12837)
!12844 = !DILocation(line: 547, column: 14, scope: !12837)
!12845 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h534da22ded173fb6E", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12850)
!12846 = !DINamespace(name: "{impl#0}", scope: !12847)
!12847 = !DINamespace(name: "fmt", scope: !12607)
!12848 = !DISubroutineType(types: !12849)
!12849 = !{!310, !12610}
!12850 = !{!12851}
!12851 = !DILocalVariable(name: "self", arg: 1, scope: !12852, file: !5485, line: 930, type: !12610)
!12852 = !DILexicalBlockFile(scope: !12845, file: !5485, discriminator: 0)
!12853 = !DILocation(line: 930, column: 1, scope: !12852)
!12854 = !DILocation(line: 875, column: 11, scope: !12845)
!12855 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hc2a135dff5659a07E", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12856)
!12856 = !{!12857}
!12857 = !DILocalVariable(name: "self", arg: 1, scope: !12858, file: !5485, line: 930, type: !12610)
!12858 = !DILexicalBlockFile(scope: !12855, file: !5485, discriminator: 0)
!12859 = !DILocation(line: 930, column: 1, scope: !12858)
!12860 = !DILocation(line: 875, column: 11, scope: !12855)
!12861 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hf840d1f7c0b9457cE", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12862)
!12862 = !{!12863}
!12863 = !DILocalVariable(name: "self", arg: 1, scope: !12864, file: !5485, line: 930, type: !12610)
!12864 = !DILexicalBlockFile(scope: !12861, file: !5485, discriminator: 0)
!12865 = !DILocation(line: 930, column: 1, scope: !12864)
!12866 = !DILocation(line: 875, column: 11, scope: !12861)
!12867 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hf05b734ea4b1c72fE", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12868)
!12868 = !{!12869}
!12869 = !DILocalVariable(name: "self", arg: 1, scope: !12870, file: !5485, line: 930, type: !12610)
!12870 = !DILexicalBlockFile(scope: !12867, file: !5485, discriminator: 0)
!12871 = !DILocation(line: 930, column: 1, scope: !12870)
!12872 = !DILocation(line: 875, column: 11, scope: !12867)
!12873 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hd2ded6f79af23b4eE", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12874)
!12874 = !{!12875}
!12875 = !DILocalVariable(name: "self", arg: 1, scope: !12876, file: !5485, line: 930, type: !12610)
!12876 = !DILexicalBlockFile(scope: !12873, file: !5485, discriminator: 0)
!12877 = !DILocation(line: 930, column: 1, scope: !12876)
!12878 = !DILocation(line: 875, column: 11, scope: !12873)
!12879 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5e8ed969d6c3350fE", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12880)
!12880 = !{!12881}
!12881 = !DILocalVariable(name: "self", arg: 1, scope: !12882, file: !5485, line: 930, type: !12610)
!12882 = !DILexicalBlockFile(scope: !12879, file: !5485, discriminator: 0)
!12883 = !DILocation(line: 930, column: 1, scope: !12882)
!12884 = !DILocation(line: 875, column: 11, scope: !12879)
!12885 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h13f7c50b238fd3f9E", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12886)
!12886 = !{!12887}
!12887 = !DILocalVariable(name: "self", arg: 1, scope: !12888, file: !5485, line: 930, type: !12610)
!12888 = !DILexicalBlockFile(scope: !12885, file: !5485, discriminator: 0)
!12889 = !DILocation(line: 930, column: 1, scope: !12888)
!12890 = !DILocation(line: 875, column: 11, scope: !12885)
!12891 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h5e63cb59dd1834eeE", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12892)
!12892 = !{!12893}
!12893 = !DILocalVariable(name: "self", arg: 1, scope: !12894, file: !5485, line: 930, type: !12610)
!12894 = !DILexicalBlockFile(scope: !12891, file: !5485, discriminator: 0)
!12895 = !DILocation(line: 930, column: 1, scope: !12894)
!12896 = !DILocation(line: 875, column: 11, scope: !12891)
!12897 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h6cbe8511c8915476E", scope: !12846, file: !8118, line: 460, type: !12848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12898)
!12898 = !{!12899}
!12899 = !DILocalVariable(name: "self", arg: 1, scope: !12900, file: !5485, line: 930, type: !12610)
!12900 = !DILexicalBlockFile(scope: !12897, file: !5485, discriminator: 0)
!12901 = !DILocation(line: 930, column: 1, scope: !12900)
!12902 = !DILocation(line: 875, column: 11, scope: !12897)
!12903 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17heba41f5f730eb036E", scope: !12904, file: !5485, line: 1042, type: !12905, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12908)
!12904 = !DINamespace(name: "{impl#62}", scope: !45)
!12905 = !DISubroutineType(types: !12906)
!12906 = !{!192, !12907, !210}
!12907 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!12908 = !{!12909, !12910}
!12909 = !DILocalVariable(name: "self", arg: 1, scope: !12903, file: !5485, line: 1042, type: !12907)
!12910 = !DILocalVariable(name: "f", arg: 2, scope: !12903, file: !5485, line: 1042, type: !210)
!12911 = !DILocation(line: 1042, column: 10, scope: !12903)
!12912 = !DILocation(line: 1042, column: 14, scope: !12903)
!12913 = !DILocation(line: 1042, column: 15, scope: !12903)
!12914 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17h412c7e452cf687fdE", scope: !12915, file: !5485, line: 1059, type: !12916, scopeLine: 1059, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12919)
!12915 = !DINamespace(name: "{impl#72}", scope: !45)
!12916 = !DISubroutineType(types: !12917)
!12917 = !{!192, !12918, !210}
!12918 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::ExceptionVector", baseType: !820, size: 64, align: 64, dwarfAddressSpace: 0)
!12919 = !{!12920, !12921}
!12920 = !DILocalVariable(name: "self", arg: 1, scope: !12914, file: !5485, line: 1059, type: !12918)
!12921 = !DILocalVariable(name: "f", arg: 2, scope: !12914, file: !5485, line: 1059, type: !210)
!12922 = !DILocation(line: 1059, column: 23, scope: !12914)
!12923 = !{i8 0, i8 31}
!12924 = !DILocation(line: 1059, column: 27, scope: !12914)
!12925 = !DILocation(line: 1059, column: 28, scope: !12914)
!12926 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h93f15429c730fde4E", scope: !664, file: !5892, line: 40, type: !5938, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12927)
!12927 = !{!12928}
!12928 = !DILocalVariable(name: "start_address", arg: 1, scope: !12926, file: !5892, line: 40, type: !355)
!12929 = !DILocation(line: 40, column: 48, scope: !12926)
!12930 = !DILocation(line: 41, column: 9, scope: !12926)
!12931 = !DILocation(line: 45, column: 6, scope: !12926)
!12932 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hab01def0d27fd564E", scope: !698, file: !5892, line: 40, type: !5947, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12933)
!12933 = !{!12934}
!12934 = !DILocalVariable(name: "start_address", arg: 1, scope: !12932, file: !5892, line: 40, type: !355)
!12935 = !DILocation(line: 40, column: 48, scope: !12932)
!12936 = !DILocation(line: 41, column: 9, scope: !12932)
!12937 = !DILocation(line: 45, column: 6, scope: !12932)
!12938 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbec86affcb120af1E", scope: !682, file: !5892, line: 40, type: !5929, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12939)
!12939 = !{!12940}
!12940 = !DILocalVariable(name: "start_address", arg: 1, scope: !12938, file: !5892, line: 40, type: !355)
!12941 = !DILocation(line: 40, column: 48, scope: !12938)
!12942 = !DILocation(line: 41, column: 9, scope: !12938)
!12943 = !DILocation(line: 45, column: 6, scope: !12938)
!12944 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h7c07390a72236aabE", scope: !682, file: !5892, line: 59, type: !12945, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12947)
!12945 = !DISubroutineType(types: !12946)
!12946 = !{!355, !682}
!12947 = !{!12948}
!12948 = !DILocalVariable(name: "self", arg: 1, scope: !12944, file: !5892, line: 59, type: !682)
!12949 = !DILocation(line: 59, column: 26, scope: !12944)
!12950 = !DILocation(line: 60, column: 9, scope: !12944)
!12951 = !DILocation(line: 61, column: 6, scope: !12944)
!12952 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hac60dc8854437992E", scope: !664, file: !5892, line: 59, type: !12953, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12955)
!12953 = !DISubroutineType(types: !12954)
!12954 = !{!355, !664}
!12955 = !{!12956}
!12956 = !DILocalVariable(name: "self", arg: 1, scope: !12952, file: !5892, line: 59, type: !664)
!12957 = !DILocation(line: 59, column: 26, scope: !12952)
!12958 = !DILocation(line: 60, column: 9, scope: !12952)
!12959 = !DILocation(line: 61, column: 6, scope: !12952)
!12960 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hb2851e84c83a6943E", scope: !698, file: !5892, line: 59, type: !12961, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12963)
!12961 = !DISubroutineType(types: !12962)
!12962 = !{!355, !698}
!12963 = !{!12964}
!12964 = !DILocalVariable(name: "self", arg: 1, scope: !12960, file: !5892, line: 59, type: !698)
!12965 = !DILocation(line: 59, column: 26, scope: !12960)
!12966 = !DILocation(line: 60, column: 9, scope: !12960)
!12967 = !DILocation(line: 61, column: 6, scope: !12960)
!12968 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h32cc268c8621ab3aE", scope: !12969, file: !6047, line: 16, type: !12970, scopeLine: 16, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12972)
!12969 = !DINamespace(name: "{impl#14}", scope: !572)
!12970 = !DISubroutineType(types: !12971)
!12971 = !{!192, !614, !210}
!12972 = !{!12973, !12974}
!12973 = !DILocalVariable(name: "self", arg: 1, scope: !12968, file: !6047, line: 16, type: !614)
!12974 = !DILocalVariable(name: "f", arg: 2, scope: !12968, file: !6047, line: 16, type: !210)
!12975 = !DILocation(line: 16, column: 10, scope: !12968)
!12976 = !DILocation(line: 19, column: 5, scope: !12968)
!12977 = !DILocation(line: 16, column: 15, scope: !12968)
!12978 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha5c41f52a1fa17beE", scope: !12979, file: !6047, line: 682, type: !12980, scopeLine: 682, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12983)
!12979 = !DINamespace(name: "{impl#15}", scope: !572)
!12980 = !DISubroutineType(types: !12981)
!12981 = !{!192, !12982, !210}
!12982 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!12983 = !{!12984, !12985}
!12984 = !DILocalVariable(name: "self", arg: 1, scope: !12978, file: !6047, line: 682, type: !12982)
!12985 = !DILocalVariable(name: "f", arg: 2, scope: !12978, file: !6047, line: 682, type: !210)
!12986 = !DILocation(line: 682, column: 10, scope: !12978)
!12987 = !DILocation(line: 684, column: 5, scope: !12978)
!12988 = !DILocation(line: 682, column: 15, scope: !12978)
!12989 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f574c3ea552e08eE", scope: !12990, file: !6047, line: 780, type: !12991, scopeLine: 780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !12994)
!12990 = !DINamespace(name: "{impl#16}", scope: !572)
!12991 = !DISubroutineType(types: !12992)
!12992 = !{!192, !12993, !210}
!12993 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError", baseType: !845, size: 64, align: 64, dwarfAddressSpace: 0)
!12994 = !{!12995, !12996}
!12995 = !DILocalVariable(name: "self", arg: 1, scope: !12989, file: !6047, line: 780, type: !12993)
!12996 = !DILocalVariable(name: "f", arg: 2, scope: !12989, file: !6047, line: 780, type: !210)
!12997 = !DILocation(line: 780, column: 10, scope: !12989)
!12998 = !DILocation(line: 780, column: 14, scope: !12989)
!12999 = !DILocation(line: 780, column: 15, scope: !12989)
!13000 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17hdaf21d477f9cf549E", scope: !13001, file: !6047, line: 786, type: !13002, scopeLine: 786, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13005)
!13001 = !DINamespace(name: "{impl#17}", scope: !572)
!13002 = !DISubroutineType(types: !13003)
!13003 = !{!192, !13004, !210}
!13004 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError", baseType: !849, size: 64, align: 64, dwarfAddressSpace: 0)
!13005 = !{!13006, !13007}
!13006 = !DILocalVariable(name: "self", arg: 1, scope: !13000, file: !6047, line: 786, type: !13004)
!13007 = !DILocalVariable(name: "f", arg: 2, scope: !13000, file: !6047, line: 786, type: !210)
!13008 = !DILocation(line: 786, column: 10, scope: !13000)
!13009 = !DILocation(line: 786, column: 14, scope: !13000)
!13010 = !DILocation(line: 786, column: 15, scope: !13000)
!13011 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h7de984151cc0d67cE", scope: !13012, file: !6064, line: 10, type: !13013, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13015)
!13012 = !DINamespace(name: "{impl#7}", scope: !576)
!13013 = !DISubroutineType(types: !13014)
!13014 = !{!192, !6079, !210}
!13015 = !{!13016, !13017}
!13016 = !DILocalVariable(name: "self", arg: 1, scope: !13011, file: !6064, line: 10, type: !6079)
!13017 = !DILocalVariable(name: "f", arg: 2, scope: !13011, file: !6064, line: 10, type: !210)
!13018 = !DILocation(line: 10, column: 10, scope: !13011)
!13019 = !DILocation(line: 12, column: 5, scope: !13011)
!13020 = !DILocation(line: 10, column: 15, scope: !13011)
!13021 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h9dadbf0bd44cc1a1E", scope: !13022, file: !6064, line: 52, type: !13023, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13025)
!13022 = !DINamespace(name: "{impl#8}", scope: !576)
!13023 = !DISubroutineType(types: !13024)
!13024 = !{!192, !605, !210}
!13025 = !{!13026, !13027}
!13026 = !DILocalVariable(name: "self", arg: 1, scope: !13021, file: !6064, line: 52, type: !605)
!13027 = !DILocalVariable(name: "f", arg: 2, scope: !13021, file: !6064, line: 52, type: !210)
!13028 = !DILocation(line: 52, column: 10, scope: !13021)
!13029 = !DILocation(line: 54, column: 5, scope: !13021)
!13030 = !DILocation(line: 52, column: 15, scope: !13021)
!13031 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h548137a51539975aE", scope: !13032, file: !6102, line: 32, type: !13033, scopeLine: 32, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13035)
!13032 = !DINamespace(name: "{impl#7}", scope: !810)
!13033 = !DISubroutineType(types: !13034)
!13034 = !{!192, !6332, !210}
!13035 = !{!13036, !13037}
!13036 = !DILocalVariable(name: "self", arg: 1, scope: !13031, file: !6102, line: 32, type: !6332)
!13037 = !DILocalVariable(name: "f", arg: 2, scope: !13031, file: !6102, line: 32, type: !210)
!13038 = !DILocation(line: 32, column: 10, scope: !13031)
!13039 = !DILocation(line: 35, column: 5, scope: !13031)
!13040 = !DILocation(line: 32, column: 15, scope: !13031)
!13041 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f8ee55f12bf11d1E", scope: !13042, file: !6102, line: 920, type: !7312, scopeLine: 920, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13043)
!13042 = !DINamespace(name: "{impl#8}", scope: !810)
!13043 = !{!13044, !13045}
!13044 = !DILocalVariable(name: "self", arg: 1, scope: !13041, file: !6102, line: 920, type: !7314)
!13045 = !DILocalVariable(name: "f", arg: 2, scope: !13041, file: !6102, line: 920, type: !210)
!13046 = !DILocation(line: 920, column: 10, scope: !13041)
!13047 = !DILocation(line: 920, column: 14, scope: !13041)
!13048 = !DILocation(line: 920, column: 15, scope: !13041)
!13049 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17h6164e36ae6e6a679E", scope: !13050, file: !327, line: 57, type: !13051, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13054)
!13050 = !DINamespace(name: "{impl#4}", scope: !326)
!13051 = !DISubroutineType(types: !13052)
!13052 = !{!192, !13053, !210}
!13053 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateResult", baseType: !7143, size: 64, align: 64, dwarfAddressSpace: 0)
!13054 = !{!13055, !13056, !13057, !13059, !13060, !13061}
!13055 = !DILocalVariable(name: "self", arg: 1, scope: !13049, file: !327, line: 57, type: !13053)
!13056 = !DILocalVariable(name: "f", arg: 2, scope: !13049, file: !327, line: 57, type: !210)
!13057 = !DILocalVariable(name: "__self_0", scope: !13058, file: !327, line: 62, type: !7452, align: 8)
!13058 = distinct !DILexicalBlock(scope: !13049, file: !327, line: 57, column: 10)
!13059 = !DILocalVariable(name: "__self_1", scope: !13058, file: !327, line: 64, type: !87, align: 8)
!13060 = !DILocalVariable(name: "__self_2", scope: !13058, file: !327, line: 70, type: !719, align: 8)
!13061 = !DILocalVariable(name: "__self_0", scope: !13062, file: !327, line: 75, type: !647, align: 8)
!13062 = distinct !DILexicalBlock(scope: !13049, file: !327, line: 57, column: 10)
!13063 = !DILocation(line: 57, column: 10, scope: !13049)
!13064 = !DILocation(line: 70, column: 9, scope: !13058)
!13065 = !DILocation(line: 75, column: 25, scope: !13062)
!13066 = !{i64 0, i64 5}
!13067 = !DILocation(line: 62, column: 9, scope: !13049)
!13068 = !DILocation(line: 62, column: 9, scope: !13058)
!13069 = !DILocation(line: 64, column: 9, scope: !13049)
!13070 = !DILocation(line: 64, column: 9, scope: !13058)
!13071 = !DILocation(line: 70, column: 9, scope: !13049)
!13072 = !DILocation(line: 57, column: 10, scope: !13058)
!13073 = !DILocation(line: 75, column: 25, scope: !13049)
!13074 = !DILocation(line: 57, column: 10, scope: !13062)
!13075 = !DILocation(line: 57, column: 15, scope: !13049)
!13076 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f72873dfb47ebe5E", scope: !13077, file: !327, line: 79, type: !13078, scopeLine: 79, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13080)
!13077 = !DINamespace(name: "{impl#5}", scope: !326)
!13078 = !DISubroutineType(types: !13079)
!13079 = !{!192, !7452, !210}
!13080 = !{!13081, !13082, !13083, !13085, !13087}
!13081 = !DILocalVariable(name: "self", arg: 1, scope: !13076, file: !327, line: 79, type: !7452)
!13082 = !DILocalVariable(name: "f", arg: 2, scope: !13076, file: !327, line: 79, type: !210)
!13083 = !DILocalVariable(name: "__self_0", scope: !13084, file: !327, line: 82, type: !746, align: 8)
!13084 = distinct !DILexicalBlock(scope: !13076, file: !327, line: 79, column: 10)
!13085 = !DILocalVariable(name: "__self_0", scope: !13086, file: !327, line: 84, type: !737, align: 8)
!13086 = distinct !DILexicalBlock(scope: !13076, file: !327, line: 79, column: 10)
!13087 = !DILocalVariable(name: "__self_0", scope: !13088, file: !327, line: 86, type: !728, align: 8)
!13088 = distinct !DILexicalBlock(scope: !13076, file: !327, line: 79, column: 10)
!13089 = !DILocation(line: 79, column: 10, scope: !13076)
!13090 = !DILocation(line: 82, column: 14, scope: !13084)
!13091 = !DILocation(line: 84, column: 14, scope: !13086)
!13092 = !DILocation(line: 86, column: 14, scope: !13088)
!13093 = !DILocation(line: 82, column: 14, scope: !13076)
!13094 = !DILocation(line: 79, column: 10, scope: !13084)
!13095 = !DILocation(line: 84, column: 14, scope: !13076)
!13096 = !DILocation(line: 79, column: 10, scope: !13086)
!13097 = !DILocation(line: 86, column: 14, scope: !13076)
!13098 = !DILocation(line: 79, column: 10, scope: !13088)
!13099 = !DILocation(line: 79, column: 15, scope: !13076)
!13100 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h012ae5292079027eE", scope: !13101, file: !327, line: 413, type: !13102, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13105)
!13101 = !DINamespace(name: "{impl#7}", scope: !326)
!13102 = !DISubroutineType(types: !13103)
!13103 = !{!192, !13104, !210}
!13104 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MapperFlushAll", baseType: !6278, size: 64, align: 64, dwarfAddressSpace: 0)
!13105 = !{!13106, !13107}
!13106 = !DILocalVariable(name: "self", arg: 1, scope: !13100, file: !327, line: 413, type: !13104)
!13107 = !DILocalVariable(name: "f", arg: 2, scope: !13100, file: !327, line: 413, type: !210)
!13108 = !DILocation(line: 413, column: 10, scope: !13100)
!13109 = !DILocation(line: 415, column: 27, scope: !13100)
!13110 = !DILocation(line: 413, column: 15, scope: !13100)
!13111 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17hdf23e035f02d5be6E", scope: !13112, file: !327, line: 453, type: !13113, scopeLine: 453, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13116)
!13112 = !DINamespace(name: "{impl#10}", scope: !326)
!13113 = !DISubroutineType(types: !13114)
!13114 = !{!192, !13115, !210}
!13115 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::UnmapError", baseType: !881, size: 64, align: 64, dwarfAddressSpace: 0)
!13116 = !{!13117, !13118, !13119}
!13117 = !DILocalVariable(name: "self", arg: 1, scope: !13111, file: !327, line: 453, type: !13115)
!13118 = !DILocalVariable(name: "f", arg: 2, scope: !13111, file: !327, line: 453, type: !210)
!13119 = !DILocalVariable(name: "__self_0", scope: !13120, file: !327, line: 461, type: !647, align: 8)
!13120 = distinct !DILexicalBlock(scope: !13111, file: !327, line: 453, column: 10)
!13121 = !DILocation(line: 453, column: 10, scope: !13111)
!13122 = !DILocation(line: 461, column: 25, scope: !13120)
!13123 = !DILocation(line: 461, column: 25, scope: !13111)
!13124 = !DILocation(line: 453, column: 10, scope: !13120)
!13125 = !DILocation(line: 453, column: 15, scope: !13111)
!13126 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h189f6f736d66e7f5E", scope: !13127, file: !327, line: 465, type: !13128, scopeLine: 465, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13131)
!13127 = !DINamespace(name: "{impl#11}", scope: !326)
!13128 = !DISubroutineType(types: !13129)
!13129 = !{!192, !13130, !210}
!13130 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::FlagUpdateError", baseType: !805, size: 64, align: 64, dwarfAddressSpace: 0)
!13131 = !{!13132, !13133}
!13132 = !DILocalVariable(name: "self", arg: 1, scope: !13126, file: !327, line: 465, type: !13130)
!13133 = !DILocalVariable(name: "f", arg: 2, scope: !13126, file: !327, line: 465, type: !210)
!13134 = !DILocation(line: 465, column: 10, scope: !13126)
!13135 = !DILocation(line: 465, column: 14, scope: !13126)
!13136 = !DILocation(line: 465, column: 15, scope: !13126)
!13137 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h236279afabd39597E", scope: !13138, file: !327, line: 475, type: !13139, scopeLine: 475, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13142)
!13138 = !DINamespace(name: "{impl#12}", scope: !326)
!13139 = !DISubroutineType(types: !13140)
!13140 = !{!192, !13141, !210}
!13141 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateError", baseType: !3481, size: 64, align: 64, dwarfAddressSpace: 0)
!13142 = !{!13143, !13144, !13145}
!13143 = !DILocalVariable(name: "self", arg: 1, scope: !13137, file: !327, line: 475, type: !13141)
!13144 = !DILocalVariable(name: "f", arg: 2, scope: !13137, file: !327, line: 475, type: !210)
!13145 = !DILocalVariable(name: "__self_0", scope: !13146, file: !327, line: 483, type: !647, align: 8)
!13146 = distinct !DILexicalBlock(scope: !13137, file: !327, line: 475, column: 10)
!13147 = !DILocation(line: 475, column: 10, scope: !13137)
!13148 = !DILocation(line: 483, column: 25, scope: !13146)
!13149 = !DILocation(line: 483, column: 25, scope: !13137)
!13150 = !DILocation(line: 475, column: 10, scope: !13146)
!13151 = !DILocation(line: 475, column: 15, scope: !13137)
!13152 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17ha5cbadddfb18128bE", scope: !13153, file: !7519, line: 25, type: !13154, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13157)
!13153 = !DINamespace(name: "{impl#25}", scope: !673)
!13154 = !DISubroutineType(types: !13155)
!13155 = !{!192, !13156, !210}
!13156 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size4KiB", baseType: !672, size: 64, align: 64, dwarfAddressSpace: 0)
!13157 = !{!13158, !13159}
!13158 = !DILocalVariable(name: "self", arg: 1, scope: !13152, file: !7519, line: 25, type: !13156)
!13159 = !DILocalVariable(name: "f", arg: 2, scope: !13152, file: !7519, line: 25, type: !210)
!13160 = !DILocation(line: 25, column: 10, scope: !13152)
!13161 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h4e07809ec1ffb86cE", scope: !13162, file: !7519, line: 29, type: !13163, scopeLine: 29, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13166)
!13162 = !DINamespace(name: "{impl#34}", scope: !673)
!13163 = !DISubroutineType(types: !13164)
!13164 = !{!192, !13165, !210}
!13165 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size2MiB", baseType: !689, size: 64, align: 64, dwarfAddressSpace: 0)
!13166 = !{!13167, !13168}
!13167 = !DILocalVariable(name: "self", arg: 1, scope: !13161, file: !7519, line: 29, type: !13165)
!13168 = !DILocalVariable(name: "f", arg: 2, scope: !13161, file: !7519, line: 29, type: !210)
!13169 = !DILocation(line: 29, column: 10, scope: !13161)
!13170 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17he86149c146616a27E", scope: !13171, file: !7519, line: 35, type: !13172, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13175)
!13171 = !DINamespace(name: "{impl#43}", scope: !673)
!13172 = !DISubroutineType(types: !13173)
!13173 = !{!192, !13174, !210}
!13174 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size1GiB", baseType: !705, size: 64, align: 64, dwarfAddressSpace: 0)
!13175 = !{!13176, !13177}
!13176 = !DILocalVariable(name: "self", arg: 1, scope: !13170, file: !7519, line: 35, type: !13174)
!13177 = !DILocalVariable(name: "f", arg: 2, scope: !13170, file: !7519, line: 35, type: !210)
!13178 = !DILocation(line: 35, column: 10, scope: !13170)
!13179 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h10cdc7dbc7a07748E", scope: !968, file: !7519, line: 106, type: !13180, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13182)
!13180 = !DISubroutineType(types: !13181)
!13181 = !{!31, !968}
!13182 = !{!13183}
!13183 = !DILocalVariable(name: "self", arg: 1, scope: !13179, file: !7519, line: 106, type: !968)
!13184 = !DILocation(line: 106, column: 26, scope: !13179)
!13185 = !DILocation(line: 107, column: 9, scope: !13179)
!13186 = !DILocation(line: 108, column: 6, scope: !13179)
!13187 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h619686341e218ab8E", scope: !1011, file: !7519, line: 106, type: !13188, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13190)
!13188 = !DISubroutineType(types: !13189)
!13189 = !{!31, !1011}
!13190 = !{!13191}
!13191 = !DILocalVariable(name: "self", arg: 1, scope: !13187, file: !7519, line: 106, type: !1011)
!13192 = !DILocation(line: 106, column: 26, scope: !13187)
!13193 = !DILocation(line: 107, column: 9, scope: !13187)
!13194 = !DILocation(line: 108, column: 6, scope: !13187)
!13195 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf7d36a0f45654a85E", scope: !874, file: !7519, line: 106, type: !13196, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13198)
!13196 = !DISubroutineType(types: !13197)
!13197 = !{!31, !874}
!13198 = !{!13199}
!13199 = !DILocalVariable(name: "self", arg: 1, scope: !13195, file: !7519, line: 106, type: !874)
!13200 = !DILocation(line: 106, column: 26, scope: !13195)
!13201 = !DILocation(line: 107, column: 9, scope: !13195)
!13202 = !DILocation(line: 108, column: 6, scope: !13195)
!13203 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1184ab1c098b334E", scope: !1011, file: !7519, line: 120, type: !13204, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13206)
!13204 = !DISubroutineType(types: !13205)
!13205 = !{!636, !1011}
!13206 = !{!13207}
!13207 = !DILocalVariable(name: "self", arg: 1, scope: !13203, file: !7519, line: 120, type: !1011)
!13208 = !DILocation(line: 120, column: 21, scope: !13203)
!13209 = !DILocation(line: 121, column: 9, scope: !13203)
!13210 = !DILocation(line: 122, column: 6, scope: !13203)
!13211 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17habf12ae3126ee2b5E", scope: !874, file: !7519, line: 120, type: !7561, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13212)
!13212 = !{!13213}
!13213 = !DILocalVariable(name: "self", arg: 1, scope: !13211, file: !7519, line: 120, type: !874)
!13214 = !DILocation(line: 120, column: 21, scope: !13211)
!13215 = !DILocation(line: 121, column: 9, scope: !13211)
!13216 = !DILocation(line: 122, column: 6, scope: !13211)
!13217 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hf89ae0fbbca3cc54E", scope: !968, file: !7519, line: 120, type: !13218, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13220)
!13218 = !DISubroutineType(types: !13219)
!13219 = !{!636, !968}
!13220 = !{!13221}
!13221 = !DILocalVariable(name: "self", arg: 1, scope: !13217, file: !7519, line: 120, type: !968)
!13222 = !DILocation(line: 120, column: 21, scope: !13217)
!13223 = !DILocation(line: 121, column: 9, scope: !13217)
!13224 = !DILocation(line: 122, column: 6, scope: !13217)
!13225 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h3eb3c59cc53ac7d8E", scope: !968, file: !7519, line: 127, type: !13218, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13226)
!13226 = !{!13227}
!13227 = !DILocalVariable(name: "self", arg: 1, scope: !13225, file: !7519, line: 127, type: !968)
!13228 = !DILocation(line: 127, column: 21, scope: !13225)
!13229 = !DILocation(line: 128, column: 9, scope: !13225)
!13230 = !DILocation(line: 129, column: 6, scope: !13225)
!13231 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17he30485ee4bde96d2E", scope: !1011, file: !7519, line: 127, type: !13204, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13232)
!13232 = !{!13233}
!13233 = !DILocalVariable(name: "self", arg: 1, scope: !13231, file: !7519, line: 127, type: !1011)
!13234 = !DILocation(line: 127, column: 21, scope: !13231)
!13235 = !DILocation(line: 128, column: 9, scope: !13231)
!13236 = !DILocation(line: 129, column: 6, scope: !13231)
!13237 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hfbd0207b8f3d1893E", scope: !874, file: !7519, line: 127, type: !7561, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13238)
!13238 = !{!13239}
!13239 = !DILocalVariable(name: "self", arg: 1, scope: !13237, file: !7519, line: 127, type: !874)
!13240 = !DILocation(line: 127, column: 21, scope: !13237)
!13241 = !DILocation(line: 128, column: 9, scope: !13237)
!13242 = !DILocation(line: 129, column: 6, scope: !13237)
!13243 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h13472b781a410b3eE", scope: !1011, file: !7519, line: 157, type: !13204, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13244)
!13244 = !{!13245}
!13245 = !DILocalVariable(name: "self", arg: 1, scope: !13243, file: !7519, line: 157, type: !1011)
!13246 = !DILocation(line: 157, column: 21, scope: !13243)
!13247 = !DILocation(line: 158, column: 9, scope: !13243)
!13248 = !DILocation(line: 159, column: 6, scope: !13243)
!13249 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9a45c77e2ea5f235E", scope: !874, file: !7519, line: 157, type: !7561, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13250)
!13250 = !{!13251}
!13251 = !DILocalVariable(name: "self", arg: 1, scope: !13249, file: !7519, line: 157, type: !874)
!13252 = !DILocation(line: 157, column: 21, scope: !13249)
!13253 = !DILocation(line: 158, column: 9, scope: !13249)
!13254 = !DILocation(line: 159, column: 6, scope: !13249)
!13255 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb530c8dcbbe4632E", scope: !13256, file: !7519, line: 401, type: !7570, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13257)
!13256 = !DINamespace(name: "{impl#75}", scope: !673)
!13257 = !{!13258, !13259}
!13258 = !DILocalVariable(name: "self", arg: 1, scope: !13255, file: !7519, line: 401, type: !7572)
!13259 = !DILocalVariable(name: "f", arg: 2, scope: !13255, file: !7519, line: 401, type: !210)
!13260 = !DILocation(line: 401, column: 10, scope: !13255)
!13261 = !DILocation(line: 401, column: 15, scope: !13255)
!13262 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17hf190ed3a4c6a9721E", scope: !13263, file: !7581, line: 12, type: !13264, scopeLine: 12, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13267)
!13263 = !DINamespace(name: "{impl#20}", scope: !14)
!13264 = !DISubroutineType(types: !13265)
!13265 = !{!192, !13266, !210}
!13266 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::FrameError", baseType: !795, size: 64, align: 64, dwarfAddressSpace: 0)
!13267 = !{!13268, !13269}
!13268 = !DILocalVariable(name: "self", arg: 1, scope: !13262, file: !7581, line: 12, type: !13266)
!13269 = !DILocalVariable(name: "f", arg: 2, scope: !13262, file: !7581, line: 12, type: !210)
!13270 = !DILocation(line: 12, column: 10, scope: !13262)
!13271 = !DILocation(line: 12, column: 14, scope: !13262)
!13272 = !DILocation(line: 12, column: 15, scope: !13262)
!13273 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1859bdbcc8b5ab0bE", scope: !13274, file: !8118, line: 434, type: !13275, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13277)
!13274 = !DINamespace(name: "{impl#35}", scope: !14)
!13275 = !DISubroutineType(types: !13276)
!13276 = !{!192, !719, !210}
!13277 = !{!13278, !13279, !13280, !13282, !13284, !13286, !13288, !13290, !13292, !13294, !13296, !13298, !13300, !13302, !13304, !13306, !13308, !13310, !13312, !13314, !13316, !13318, !13320, !13322, !13324, !13326, !13328, !13330, !13332, !13334, !13336, !13338, !13340, !13342, !13344, !13346, !13348, !13350, !13352, !13354, !13356, !13358, !13360, !13362, !13364, !13366, !13368, !13370, !13372, !13374, !13376, !13378, !13380, !13382, !13384, !13386, !13388, !13390, !13392, !13394, !13396, !13398, !13400, !13402, !13404, !13406, !13408, !13410, !13412, !13414, !13416, !13418, !13420, !13422, !13424, !13426, !13428, !13430, !13432, !13434, !13436, !13438, !13440, !13442, !13444, !13446, !13448, !13450, !13452, !13454, !13456, !13458, !13460, !13462, !13464, !13466, !13468, !13470, !13472, !13474, !13476, !13478, !13480, !13482, !13484, !13486, !13488, !13490}
!13278 = !DILocalVariable(name: "self", arg: 1, scope: !13273, file: !8118, line: 434, type: !719)
!13279 = !DILocalVariable(name: "f", arg: 2, scope: !13273, file: !8118, line: 434, type: !210)
!13280 = !DILocalVariable(name: "first", scope: !13281, file: !8118, line: 471, type: !310, align: 1)
!13281 = distinct !DILexicalBlock(scope: !13273, file: !8118, line: 471, column: 17)
!13282 = !DILocalVariable(name: "residual", scope: !13283, file: !8118, line: 475, type: !8133, align: 1)
!13283 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13284 = !DILocalVariable(name: "val", scope: !13285, file: !8118, line: 475, type: !7, align: 1)
!13285 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13286 = !DILocalVariable(name: "residual", scope: !13287, file: !8118, line: 478, type: !8133, align: 1)
!13287 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13288 = !DILocalVariable(name: "val", scope: !13289, file: !8118, line: 478, type: !7, align: 1)
!13289 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13290 = !DILocalVariable(name: "residual", scope: !13291, file: !8118, line: 475, type: !8133, align: 1)
!13291 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13292 = !DILocalVariable(name: "val", scope: !13293, file: !8118, line: 475, type: !7, align: 1)
!13293 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13294 = !DILocalVariable(name: "residual", scope: !13295, file: !8118, line: 478, type: !8133, align: 1)
!13295 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13296 = !DILocalVariable(name: "val", scope: !13297, file: !8118, line: 478, type: !7, align: 1)
!13297 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13298 = !DILocalVariable(name: "residual", scope: !13299, file: !8118, line: 475, type: !8133, align: 1)
!13299 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13300 = !DILocalVariable(name: "val", scope: !13301, file: !8118, line: 475, type: !7, align: 1)
!13301 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13302 = !DILocalVariable(name: "residual", scope: !13303, file: !8118, line: 478, type: !8133, align: 1)
!13303 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13304 = !DILocalVariable(name: "val", scope: !13305, file: !8118, line: 478, type: !7, align: 1)
!13305 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13306 = !DILocalVariable(name: "residual", scope: !13307, file: !8118, line: 475, type: !8133, align: 1)
!13307 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13308 = !DILocalVariable(name: "val", scope: !13309, file: !8118, line: 475, type: !7, align: 1)
!13309 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13310 = !DILocalVariable(name: "residual", scope: !13311, file: !8118, line: 478, type: !8133, align: 1)
!13311 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13312 = !DILocalVariable(name: "val", scope: !13313, file: !8118, line: 478, type: !7, align: 1)
!13313 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13314 = !DILocalVariable(name: "residual", scope: !13315, file: !8118, line: 475, type: !8133, align: 1)
!13315 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13316 = !DILocalVariable(name: "val", scope: !13317, file: !8118, line: 475, type: !7, align: 1)
!13317 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13318 = !DILocalVariable(name: "residual", scope: !13319, file: !8118, line: 478, type: !8133, align: 1)
!13319 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13320 = !DILocalVariable(name: "val", scope: !13321, file: !8118, line: 478, type: !7, align: 1)
!13321 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13322 = !DILocalVariable(name: "residual", scope: !13323, file: !8118, line: 475, type: !8133, align: 1)
!13323 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13324 = !DILocalVariable(name: "val", scope: !13325, file: !8118, line: 475, type: !7, align: 1)
!13325 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13326 = !DILocalVariable(name: "residual", scope: !13327, file: !8118, line: 478, type: !8133, align: 1)
!13327 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13328 = !DILocalVariable(name: "val", scope: !13329, file: !8118, line: 478, type: !7, align: 1)
!13329 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13330 = !DILocalVariable(name: "residual", scope: !13331, file: !8118, line: 475, type: !8133, align: 1)
!13331 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13332 = !DILocalVariable(name: "val", scope: !13333, file: !8118, line: 475, type: !7, align: 1)
!13333 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13334 = !DILocalVariable(name: "residual", scope: !13335, file: !8118, line: 478, type: !8133, align: 1)
!13335 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13336 = !DILocalVariable(name: "val", scope: !13337, file: !8118, line: 478, type: !7, align: 1)
!13337 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13338 = !DILocalVariable(name: "residual", scope: !13339, file: !8118, line: 475, type: !8133, align: 1)
!13339 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13340 = !DILocalVariable(name: "val", scope: !13341, file: !8118, line: 475, type: !7, align: 1)
!13341 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13342 = !DILocalVariable(name: "residual", scope: !13343, file: !8118, line: 478, type: !8133, align: 1)
!13343 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13344 = !DILocalVariable(name: "val", scope: !13345, file: !8118, line: 478, type: !7, align: 1)
!13345 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13346 = !DILocalVariable(name: "residual", scope: !13347, file: !8118, line: 475, type: !8133, align: 1)
!13347 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13348 = !DILocalVariable(name: "val", scope: !13349, file: !8118, line: 475, type: !7, align: 1)
!13349 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13350 = !DILocalVariable(name: "residual", scope: !13351, file: !8118, line: 478, type: !8133, align: 1)
!13351 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13352 = !DILocalVariable(name: "val", scope: !13353, file: !8118, line: 478, type: !7, align: 1)
!13353 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13354 = !DILocalVariable(name: "residual", scope: !13355, file: !8118, line: 475, type: !8133, align: 1)
!13355 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13356 = !DILocalVariable(name: "val", scope: !13357, file: !8118, line: 475, type: !7, align: 1)
!13357 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13358 = !DILocalVariable(name: "residual", scope: !13359, file: !8118, line: 478, type: !8133, align: 1)
!13359 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13360 = !DILocalVariable(name: "val", scope: !13361, file: !8118, line: 478, type: !7, align: 1)
!13361 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13362 = !DILocalVariable(name: "residual", scope: !13363, file: !8118, line: 475, type: !8133, align: 1)
!13363 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13364 = !DILocalVariable(name: "val", scope: !13365, file: !8118, line: 475, type: !7, align: 1)
!13365 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13366 = !DILocalVariable(name: "residual", scope: !13367, file: !8118, line: 478, type: !8133, align: 1)
!13367 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13368 = !DILocalVariable(name: "val", scope: !13369, file: !8118, line: 478, type: !7, align: 1)
!13369 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13370 = !DILocalVariable(name: "residual", scope: !13371, file: !8118, line: 475, type: !8133, align: 1)
!13371 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13372 = !DILocalVariable(name: "val", scope: !13373, file: !8118, line: 475, type: !7, align: 1)
!13373 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13374 = !DILocalVariable(name: "residual", scope: !13375, file: !8118, line: 478, type: !8133, align: 1)
!13375 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13376 = !DILocalVariable(name: "val", scope: !13377, file: !8118, line: 478, type: !7, align: 1)
!13377 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13378 = !DILocalVariable(name: "residual", scope: !13379, file: !8118, line: 475, type: !8133, align: 1)
!13379 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13380 = !DILocalVariable(name: "val", scope: !13381, file: !8118, line: 475, type: !7, align: 1)
!13381 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13382 = !DILocalVariable(name: "residual", scope: !13383, file: !8118, line: 478, type: !8133, align: 1)
!13383 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13384 = !DILocalVariable(name: "val", scope: !13385, file: !8118, line: 478, type: !7, align: 1)
!13385 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13386 = !DILocalVariable(name: "residual", scope: !13387, file: !8118, line: 475, type: !8133, align: 1)
!13387 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13388 = !DILocalVariable(name: "val", scope: !13389, file: !8118, line: 475, type: !7, align: 1)
!13389 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13390 = !DILocalVariable(name: "residual", scope: !13391, file: !8118, line: 478, type: !8133, align: 1)
!13391 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13392 = !DILocalVariable(name: "val", scope: !13393, file: !8118, line: 478, type: !7, align: 1)
!13393 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13394 = !DILocalVariable(name: "residual", scope: !13395, file: !8118, line: 475, type: !8133, align: 1)
!13395 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13396 = !DILocalVariable(name: "val", scope: !13397, file: !8118, line: 475, type: !7, align: 1)
!13397 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13398 = !DILocalVariable(name: "residual", scope: !13399, file: !8118, line: 478, type: !8133, align: 1)
!13399 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13400 = !DILocalVariable(name: "val", scope: !13401, file: !8118, line: 478, type: !7, align: 1)
!13401 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13402 = !DILocalVariable(name: "residual", scope: !13403, file: !8118, line: 475, type: !8133, align: 1)
!13403 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13404 = !DILocalVariable(name: "val", scope: !13405, file: !8118, line: 475, type: !7, align: 1)
!13405 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13406 = !DILocalVariable(name: "residual", scope: !13407, file: !8118, line: 478, type: !8133, align: 1)
!13407 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13408 = !DILocalVariable(name: "val", scope: !13409, file: !8118, line: 478, type: !7, align: 1)
!13409 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13410 = !DILocalVariable(name: "residual", scope: !13411, file: !8118, line: 475, type: !8133, align: 1)
!13411 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13412 = !DILocalVariable(name: "val", scope: !13413, file: !8118, line: 475, type: !7, align: 1)
!13413 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13414 = !DILocalVariable(name: "residual", scope: !13415, file: !8118, line: 478, type: !8133, align: 1)
!13415 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13416 = !DILocalVariable(name: "val", scope: !13417, file: !8118, line: 478, type: !7, align: 1)
!13417 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13418 = !DILocalVariable(name: "residual", scope: !13419, file: !8118, line: 475, type: !8133, align: 1)
!13419 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13420 = !DILocalVariable(name: "val", scope: !13421, file: !8118, line: 475, type: !7, align: 1)
!13421 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13422 = !DILocalVariable(name: "residual", scope: !13423, file: !8118, line: 478, type: !8133, align: 1)
!13423 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13424 = !DILocalVariable(name: "val", scope: !13425, file: !8118, line: 478, type: !7, align: 1)
!13425 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13426 = !DILocalVariable(name: "residual", scope: !13427, file: !8118, line: 475, type: !8133, align: 1)
!13427 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13428 = !DILocalVariable(name: "val", scope: !13429, file: !8118, line: 475, type: !7, align: 1)
!13429 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13430 = !DILocalVariable(name: "residual", scope: !13431, file: !8118, line: 478, type: !8133, align: 1)
!13431 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13432 = !DILocalVariable(name: "val", scope: !13433, file: !8118, line: 478, type: !7, align: 1)
!13433 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13434 = !DILocalVariable(name: "residual", scope: !13435, file: !8118, line: 475, type: !8133, align: 1)
!13435 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13436 = !DILocalVariable(name: "val", scope: !13437, file: !8118, line: 475, type: !7, align: 1)
!13437 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13438 = !DILocalVariable(name: "residual", scope: !13439, file: !8118, line: 478, type: !8133, align: 1)
!13439 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13440 = !DILocalVariable(name: "val", scope: !13441, file: !8118, line: 478, type: !7, align: 1)
!13441 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13442 = !DILocalVariable(name: "residual", scope: !13443, file: !8118, line: 475, type: !8133, align: 1)
!13443 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13444 = !DILocalVariable(name: "val", scope: !13445, file: !8118, line: 475, type: !7, align: 1)
!13445 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13446 = !DILocalVariable(name: "residual", scope: !13447, file: !8118, line: 478, type: !8133, align: 1)
!13447 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13448 = !DILocalVariable(name: "val", scope: !13449, file: !8118, line: 478, type: !7, align: 1)
!13449 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13450 = !DILocalVariable(name: "residual", scope: !13451, file: !8118, line: 475, type: !8133, align: 1)
!13451 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13452 = !DILocalVariable(name: "val", scope: !13453, file: !8118, line: 475, type: !7, align: 1)
!13453 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13454 = !DILocalVariable(name: "residual", scope: !13455, file: !8118, line: 478, type: !8133, align: 1)
!13455 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13456 = !DILocalVariable(name: "val", scope: !13457, file: !8118, line: 478, type: !7, align: 1)
!13457 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13458 = !DILocalVariable(name: "residual", scope: !13459, file: !8118, line: 475, type: !8133, align: 1)
!13459 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13460 = !DILocalVariable(name: "val", scope: !13461, file: !8118, line: 475, type: !7, align: 1)
!13461 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13462 = !DILocalVariable(name: "residual", scope: !13463, file: !8118, line: 478, type: !8133, align: 1)
!13463 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13464 = !DILocalVariable(name: "val", scope: !13465, file: !8118, line: 478, type: !7, align: 1)
!13465 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13466 = !DILocalVariable(name: "residual", scope: !13467, file: !8118, line: 475, type: !8133, align: 1)
!13467 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 47)
!13468 = !DILocalVariable(name: "val", scope: !13469, file: !8118, line: 475, type: !7, align: 1)
!13469 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 475, column: 29)
!13470 = !DILocalVariable(name: "residual", scope: !13471, file: !8118, line: 478, type: !8133, align: 1)
!13471 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 70)
!13472 = !DILocalVariable(name: "val", scope: !13473, file: !8118, line: 478, type: !7, align: 1)
!13473 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 478, column: 25)
!13474 = !DILocalVariable(name: "extra_bits", scope: !13475, file: !8118, line: 481, type: !20, align: 8)
!13475 = distinct !DILexicalBlock(scope: !13281, file: !8118, line: 481, column: 17)
!13476 = !DILocalVariable(name: "residual", scope: !13477, file: !8118, line: 484, type: !8133, align: 1)
!13477 = distinct !DILexicalBlock(scope: !13475, file: !8118, line: 484, column: 43)
!13478 = !DILocalVariable(name: "val", scope: !13479, file: !8118, line: 484, type: !7, align: 1)
!13479 = distinct !DILexicalBlock(scope: !13475, file: !8118, line: 484, column: 25)
!13480 = !DILocalVariable(name: "residual", scope: !13481, file: !8118, line: 487, type: !8133, align: 1)
!13481 = distinct !DILexicalBlock(scope: !13475, file: !8118, line: 487, column: 38)
!13482 = !DILocalVariable(name: "val", scope: !13483, file: !8118, line: 487, type: !7, align: 1)
!13483 = distinct !DILexicalBlock(scope: !13475, file: !8118, line: 487, column: 21)
!13484 = !DILocalVariable(name: "residual", scope: !13485, file: !8118, line: 488, type: !8133, align: 1)
!13485 = distinct !DILexicalBlock(scope: !13475, file: !8118, line: 488, column: 70)
!13486 = !DILocalVariable(name: "val", scope: !13487, file: !8118, line: 488, type: !7, align: 1)
!13487 = distinct !DILexicalBlock(scope: !13475, file: !8118, line: 488, column: 21)
!13488 = !DILocalVariable(name: "residual", scope: !13489, file: !8118, line: 491, type: !8133, align: 1)
!13489 = distinct !DILexicalBlock(scope: !13475, file: !8118, line: 491, column: 43)
!13490 = !DILocalVariable(name: "val", scope: !13491, file: !8118, line: 491, type: !7, align: 1)
!13491 = distinct !DILexicalBlock(scope: !13475, file: !8118, line: 491, column: 21)
!13492 = !DILocation(line: 434, column: 20, scope: !13273)
!13493 = !DILocation(line: 434, column: 27, scope: !13273)
!13494 = !DILocation(line: 471, column: 21, scope: !13281)
!13495 = !DILocation(line: 475, column: 47, scope: !13283)
!13496 = !DILocation(line: 475, column: 29, scope: !13285)
!13497 = !DILocation(line: 478, column: 70, scope: !13287)
!13498 = !DILocation(line: 478, column: 25, scope: !13289)
!13499 = !DILocation(line: 475, column: 47, scope: !13291)
!13500 = !DILocation(line: 475, column: 29, scope: !13293)
!13501 = !DILocation(line: 478, column: 70, scope: !13295)
!13502 = !DILocation(line: 478, column: 25, scope: !13297)
!13503 = !DILocation(line: 475, column: 47, scope: !13299)
!13504 = !DILocation(line: 475, column: 29, scope: !13301)
!13505 = !DILocation(line: 478, column: 70, scope: !13303)
!13506 = !DILocation(line: 478, column: 25, scope: !13305)
!13507 = !DILocation(line: 475, column: 47, scope: !13307)
!13508 = !DILocation(line: 475, column: 29, scope: !13309)
!13509 = !DILocation(line: 478, column: 70, scope: !13311)
!13510 = !DILocation(line: 478, column: 25, scope: !13313)
!13511 = !DILocation(line: 475, column: 47, scope: !13315)
!13512 = !DILocation(line: 475, column: 29, scope: !13317)
!13513 = !DILocation(line: 478, column: 70, scope: !13319)
!13514 = !DILocation(line: 478, column: 25, scope: !13321)
!13515 = !DILocation(line: 475, column: 47, scope: !13323)
!13516 = !DILocation(line: 475, column: 29, scope: !13325)
!13517 = !DILocation(line: 478, column: 70, scope: !13327)
!13518 = !DILocation(line: 478, column: 25, scope: !13329)
!13519 = !DILocation(line: 475, column: 47, scope: !13331)
!13520 = !DILocation(line: 475, column: 29, scope: !13333)
!13521 = !DILocation(line: 478, column: 70, scope: !13335)
!13522 = !DILocation(line: 478, column: 25, scope: !13337)
!13523 = !DILocation(line: 475, column: 47, scope: !13339)
!13524 = !DILocation(line: 475, column: 29, scope: !13341)
!13525 = !DILocation(line: 478, column: 70, scope: !13343)
!13526 = !DILocation(line: 478, column: 25, scope: !13345)
!13527 = !DILocation(line: 475, column: 47, scope: !13347)
!13528 = !DILocation(line: 475, column: 29, scope: !13349)
!13529 = !DILocation(line: 478, column: 70, scope: !13351)
!13530 = !DILocation(line: 478, column: 25, scope: !13353)
!13531 = !DILocation(line: 475, column: 47, scope: !13355)
!13532 = !DILocation(line: 475, column: 29, scope: !13357)
!13533 = !DILocation(line: 478, column: 70, scope: !13359)
!13534 = !DILocation(line: 478, column: 25, scope: !13361)
!13535 = !DILocation(line: 475, column: 47, scope: !13363)
!13536 = !DILocation(line: 475, column: 29, scope: !13365)
!13537 = !DILocation(line: 478, column: 70, scope: !13367)
!13538 = !DILocation(line: 478, column: 25, scope: !13369)
!13539 = !DILocation(line: 475, column: 47, scope: !13371)
!13540 = !DILocation(line: 475, column: 29, scope: !13373)
!13541 = !DILocation(line: 478, column: 70, scope: !13375)
!13542 = !DILocation(line: 478, column: 25, scope: !13377)
!13543 = !DILocation(line: 475, column: 47, scope: !13379)
!13544 = !DILocation(line: 475, column: 29, scope: !13381)
!13545 = !DILocation(line: 478, column: 70, scope: !13383)
!13546 = !DILocation(line: 478, column: 25, scope: !13385)
!13547 = !DILocation(line: 475, column: 47, scope: !13387)
!13548 = !DILocation(line: 475, column: 29, scope: !13389)
!13549 = !DILocation(line: 478, column: 70, scope: !13391)
!13550 = !DILocation(line: 478, column: 25, scope: !13393)
!13551 = !DILocation(line: 475, column: 47, scope: !13395)
!13552 = !DILocation(line: 475, column: 29, scope: !13397)
!13553 = !DILocation(line: 478, column: 70, scope: !13399)
!13554 = !DILocation(line: 478, column: 25, scope: !13401)
!13555 = !DILocation(line: 475, column: 47, scope: !13403)
!13556 = !DILocation(line: 475, column: 29, scope: !13405)
!13557 = !DILocation(line: 478, column: 70, scope: !13407)
!13558 = !DILocation(line: 478, column: 25, scope: !13409)
!13559 = !DILocation(line: 475, column: 47, scope: !13411)
!13560 = !DILocation(line: 475, column: 29, scope: !13413)
!13561 = !DILocation(line: 478, column: 70, scope: !13415)
!13562 = !DILocation(line: 478, column: 25, scope: !13417)
!13563 = !DILocation(line: 475, column: 47, scope: !13419)
!13564 = !DILocation(line: 475, column: 29, scope: !13421)
!13565 = !DILocation(line: 478, column: 70, scope: !13423)
!13566 = !DILocation(line: 478, column: 25, scope: !13425)
!13567 = !DILocation(line: 475, column: 47, scope: !13427)
!13568 = !DILocation(line: 475, column: 29, scope: !13429)
!13569 = !DILocation(line: 478, column: 70, scope: !13431)
!13570 = !DILocation(line: 478, column: 25, scope: !13433)
!13571 = !DILocation(line: 475, column: 47, scope: !13435)
!13572 = !DILocation(line: 475, column: 29, scope: !13437)
!13573 = !DILocation(line: 478, column: 70, scope: !13439)
!13574 = !DILocation(line: 478, column: 25, scope: !13441)
!13575 = !DILocation(line: 475, column: 47, scope: !13443)
!13576 = !DILocation(line: 475, column: 29, scope: !13445)
!13577 = !DILocation(line: 478, column: 70, scope: !13447)
!13578 = !DILocation(line: 478, column: 25, scope: !13449)
!13579 = !DILocation(line: 475, column: 47, scope: !13451)
!13580 = !DILocation(line: 475, column: 29, scope: !13453)
!13581 = !DILocation(line: 478, column: 70, scope: !13455)
!13582 = !DILocation(line: 478, column: 25, scope: !13457)
!13583 = !DILocation(line: 475, column: 47, scope: !13459)
!13584 = !DILocation(line: 475, column: 29, scope: !13461)
!13585 = !DILocation(line: 478, column: 70, scope: !13463)
!13586 = !DILocation(line: 478, column: 25, scope: !13465)
!13587 = !DILocation(line: 475, column: 47, scope: !13467)
!13588 = !DILocation(line: 475, column: 29, scope: !13469)
!13589 = !DILocation(line: 478, column: 70, scope: !13471)
!13590 = !DILocation(line: 478, column: 25, scope: !13473)
!13591 = !DILocation(line: 481, column: 21, scope: !13475)
!13592 = !DILocation(line: 484, column: 43, scope: !13477)
!13593 = !DILocation(line: 484, column: 25, scope: !13479)
!13594 = !DILocation(line: 487, column: 38, scope: !13481)
!13595 = !DILocation(line: 487, column: 21, scope: !13483)
!13596 = !DILocation(line: 488, column: 70, scope: !13485)
!13597 = !DILocation(line: 488, column: 21, scope: !13487)
!13598 = !DILocation(line: 491, column: 43, scope: !13489)
!13599 = !DILocation(line: 491, column: 21, scope: !13491)
!13600 = !DILocation(line: 471, column: 33, scope: !13273)
!13601 = !DILocation(line: 473, column: 46, scope: !13281)
!13602 = !DILocation(line: 474, column: 29, scope: !13281)
!13603 = !DILocation(line: 474, column: 28, scope: !13281)
!13604 = !DILocation(line: 477, column: 25, scope: !13281)
!13605 = !DILocation(line: 478, column: 25, scope: !13281)
!13606 = !DILocation(line: 475, column: 29, scope: !13281)
!13607 = !DILocation(line: 475, column: 29, scope: !13283)
!13608 = !DILocation(line: 494, column: 14, scope: !13273)
!13609 = !DILocation(line: 478, column: 25, scope: !13287)
!13610 = !DILocation(line: 475, column: 29, scope: !13291)
!13611 = !DILocation(line: 478, column: 25, scope: !13295)
!13612 = !DILocation(line: 475, column: 29, scope: !13299)
!13613 = !DILocation(line: 478, column: 25, scope: !13303)
!13614 = !DILocation(line: 475, column: 29, scope: !13307)
!13615 = !DILocation(line: 478, column: 25, scope: !13311)
!13616 = !DILocation(line: 475, column: 29, scope: !13315)
!13617 = !DILocation(line: 478, column: 25, scope: !13319)
!13618 = !DILocation(line: 475, column: 29, scope: !13323)
!13619 = !DILocation(line: 478, column: 25, scope: !13327)
!13620 = !DILocation(line: 475, column: 29, scope: !13331)
!13621 = !DILocation(line: 478, column: 25, scope: !13335)
!13622 = !DILocation(line: 475, column: 29, scope: !13339)
!13623 = !DILocation(line: 478, column: 25, scope: !13343)
!13624 = !DILocation(line: 475, column: 29, scope: !13347)
!13625 = !DILocation(line: 478, column: 25, scope: !13351)
!13626 = !DILocation(line: 475, column: 29, scope: !13355)
!13627 = !DILocation(line: 478, column: 25, scope: !13359)
!13628 = !DILocation(line: 475, column: 29, scope: !13363)
!13629 = !DILocation(line: 478, column: 25, scope: !13367)
!13630 = !DILocation(line: 475, column: 29, scope: !13371)
!13631 = !DILocation(line: 478, column: 25, scope: !13375)
!13632 = !DILocation(line: 475, column: 29, scope: !13379)
!13633 = !DILocation(line: 478, column: 25, scope: !13383)
!13634 = !DILocation(line: 475, column: 29, scope: !13387)
!13635 = !DILocation(line: 478, column: 25, scope: !13391)
!13636 = !DILocation(line: 475, column: 29, scope: !13395)
!13637 = !DILocation(line: 478, column: 25, scope: !13399)
!13638 = !DILocation(line: 475, column: 29, scope: !13403)
!13639 = !DILocation(line: 478, column: 25, scope: !13407)
!13640 = !DILocation(line: 475, column: 29, scope: !13411)
!13641 = !DILocation(line: 478, column: 25, scope: !13415)
!13642 = !DILocation(line: 475, column: 29, scope: !13419)
!13643 = !DILocation(line: 478, column: 25, scope: !13423)
!13644 = !DILocation(line: 475, column: 29, scope: !13427)
!13645 = !DILocation(line: 478, column: 25, scope: !13431)
!13646 = !DILocation(line: 475, column: 29, scope: !13435)
!13647 = !DILocation(line: 478, column: 25, scope: !13439)
!13648 = !DILocation(line: 475, column: 29, scope: !13443)
!13649 = !DILocation(line: 478, column: 25, scope: !13447)
!13650 = !DILocation(line: 475, column: 29, scope: !13451)
!13651 = !DILocation(line: 478, column: 25, scope: !13455)
!13652 = !DILocation(line: 475, column: 29, scope: !13459)
!13653 = !DILocation(line: 478, column: 25, scope: !13463)
!13654 = !DILocation(line: 481, column: 34, scope: !13281)
!13655 = !DILocation(line: 481, column: 47, scope: !13281)
!13656 = !DILocation(line: 481, column: 46, scope: !13281)
!13657 = !DILocation(line: 482, column: 20, scope: !13475)
!13658 = !DILocation(line: 475, column: 29, scope: !13467)
!13659 = !DILocation(line: 478, column: 25, scope: !13471)
!13660 = !DILocation(line: 490, column: 20, scope: !13475)
!13661 = !DILocation(line: 483, column: 25, scope: !13475)
!13662 = !DILocation(line: 483, column: 24, scope: !13475)
!13663 = !DILocation(line: 486, column: 21, scope: !13475)
!13664 = !DILocation(line: 487, column: 21, scope: !13475)
!13665 = !DILocation(line: 484, column: 25, scope: !13475)
!13666 = !DILocation(line: 484, column: 25, scope: !13477)
!13667 = !DILocation(line: 488, column: 21, scope: !13475)
!13668 = !DILocation(line: 487, column: 21, scope: !13481)
!13669 = !DILocation(line: 488, column: 21, scope: !13485)
!13670 = !DILocation(line: 493, column: 17, scope: !13475)
!13671 = !DILocation(line: 491, column: 21, scope: !13475)
!13672 = !DILocation(line: 491, column: 21, scope: !13489)
!13673 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h7f88d5cf8c29c70dE", scope: !13674, file: !8118, line: 497, type: !13275, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13675)
!13674 = !DINamespace(name: "{impl#36}", scope: !14)
!13675 = !{!13676, !13677}
!13676 = !DILocalVariable(name: "self", arg: 1, scope: !13673, file: !8118, line: 497, type: !719)
!13677 = !DILocalVariable(name: "f", arg: 2, scope: !13673, file: !8118, line: 497, type: !210)
!13678 = !DILocation(line: 497, column: 20, scope: !13673)
!13679 = !DILocation(line: 497, column: 27, scope: !13673)
!13680 = !DILocation(line: 498, column: 17, scope: !13673)
!13681 = !DILocation(line: 499, column: 14, scope: !13673)
!13682 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h96f1ffab5b6e9f1dE", scope: !13683, file: !8118, line: 502, type: !13275, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13684)
!13683 = !DINamespace(name: "{impl#37}", scope: !14)
!13684 = !{!13685, !13686}
!13685 = !DILocalVariable(name: "self", arg: 1, scope: !13682, file: !8118, line: 502, type: !719)
!13686 = !DILocalVariable(name: "f", arg: 2, scope: !13682, file: !8118, line: 502, type: !210)
!13687 = !DILocation(line: 502, column: 20, scope: !13682)
!13688 = !DILocation(line: 502, column: 27, scope: !13682)
!13689 = !DILocation(line: 503, column: 17, scope: !13682)
!13690 = !DILocation(line: 504, column: 14, scope: !13682)
!13691 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h9b05b55f92990268E", scope: !13692, file: !8118, line: 507, type: !13275, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13693)
!13692 = !DINamespace(name: "{impl#38}", scope: !14)
!13693 = !{!13694, !13695}
!13694 = !DILocalVariable(name: "self", arg: 1, scope: !13691, file: !8118, line: 507, type: !719)
!13695 = !DILocalVariable(name: "f", arg: 2, scope: !13691, file: !8118, line: 507, type: !210)
!13696 = !DILocation(line: 507, column: 20, scope: !13691)
!13697 = !DILocation(line: 507, column: 27, scope: !13691)
!13698 = !DILocation(line: 508, column: 17, scope: !13691)
!13699 = !DILocation(line: 509, column: 14, scope: !13691)
!13700 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h56f96ee05eb0da1dE", scope: !13701, file: !8118, line: 512, type: !13275, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13702)
!13701 = !DINamespace(name: "{impl#39}", scope: !14)
!13702 = !{!13703, !13704}
!13703 = !DILocalVariable(name: "self", arg: 1, scope: !13700, file: !8118, line: 512, type: !719)
!13704 = !DILocalVariable(name: "f", arg: 2, scope: !13700, file: !8118, line: 512, type: !210)
!13705 = !DILocation(line: 512, column: 20, scope: !13700)
!13706 = !DILocation(line: 512, column: 27, scope: !13700)
!13707 = !DILocation(line: 513, column: 17, scope: !13700)
!13708 = !DILocation(line: 514, column: 14, scope: !13700)
!13709 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17hdd90360c78d9e1edE", scope: !366, file: !8118, line: 532, type: !13710, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !21)
!13710 = !DISubroutineType(types: !13711)
!13711 = !{!366}
!13712 = !DILocation(line: 541, column: 14, scope: !13709)
!13713 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h2e27027cf7252f68E", scope: !366, file: !8118, line: 545, type: !13714, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13716)
!13714 = !DISubroutineType(types: !13715)
!13715 = !{!20, !719}
!13716 = !{!13717}
!13717 = !DILocalVariable(name: "self", arg: 1, scope: !13713, file: !8118, line: 545, type: !719)
!13718 = !DILocation(line: 545, column: 31, scope: !13713)
!13719 = !DILocation(line: 546, column: 17, scope: !13713)
!13720 = !DILocation(line: 547, column: 14, scope: !13713)
!13721 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h708344bae033f27bE", scope: !366, file: !8118, line: 563, type: !13722, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13724)
!13722 = !DISubroutineType(types: !13723)
!13723 = !{!366, !20}
!13724 = !{!13725}
!13725 = !DILocalVariable(name: "bits", arg: 1, scope: !13721, file: !8118, line: 563, type: !20)
!13726 = !DILocation(line: 563, column: 45, scope: !13721)
!13727 = !DILocation(line: 564, column: 37, scope: !13721)
!13728 = !DILocation(line: 564, column: 30, scope: !13721)
!13729 = !DILocation(line: 564, column: 17, scope: !13721)
!13730 = !DILocation(line: 565, column: 14, scope: !13721)
!13731 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h187ba51b862b5a33E", scope: !366, file: !8118, line: 603, type: !13732, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13734)
!13732 = !DISubroutineType(types: !13733)
!13733 = !{!310, !719, !366}
!13734 = !{!13735, !13736}
!13735 = !DILocalVariable(name: "self", arg: 1, scope: !13731, file: !8118, line: 603, type: !719)
!13736 = !DILocalVariable(name: "other", arg: 2, scope: !13731, file: !8118, line: 603, type: !366)
!13737 = !DILocation(line: 603, column: 35, scope: !13731)
!13738 = !DILocation(line: 603, column: 42, scope: !13731)
!13739 = !DILocation(line: 604, column: 18, scope: !13731)
!13740 = !DILocation(line: 604, column: 17, scope: !13731)
!13741 = !DILocation(line: 605, column: 14, scope: !13731)
!13742 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h75048883bc6adfc0E", scope: !13743, file: !8118, line: 731, type: !13744, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13746)
!13743 = !DINamespace(name: "{impl#41}", scope: !14)
!13744 = !DISubroutineType(types: !13745)
!13745 = !{!366, !366, !366}
!13746 = !{!13747, !13748}
!13747 = !DILocalVariable(name: "self", arg: 1, scope: !13742, file: !8118, line: 731, type: !366)
!13748 = !DILocalVariable(name: "other", arg: 2, scope: !13742, file: !8118, line: 731, type: !366)
!13749 = !DILocation(line: 731, column: 22, scope: !13742)
!13750 = !DILocation(line: 731, column: 28, scope: !13742)
!13751 = !DILocation(line: 732, column: 30, scope: !13742)
!13752 = !DILocation(line: 732, column: 17, scope: !13742)
!13753 = !DILocation(line: 733, column: 14, scope: !13742)
!13754 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hcbb1b3165bc2b2e0E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13759)
!13755 = !DINamespace(name: "{impl#0}", scope: !13756)
!13756 = !DINamespace(name: "fmt", scope: !13274)
!13757 = !DISubroutineType(types: !13758)
!13758 = !{!310, !719}
!13759 = !{!13760}
!13760 = !DILocalVariable(name: "self", arg: 1, scope: !13761, file: !7581, line: 107, type: !719)
!13761 = !DILexicalBlockFile(scope: !13754, file: !7581, discriminator: 0)
!13762 = !DILocation(line: 107, column: 1, scope: !13761)
!13763 = !DILocation(line: 875, column: 11, scope: !13754)
!13764 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h3b1259024aa3ade6E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13765)
!13765 = !{!13766}
!13766 = !DILocalVariable(name: "self", arg: 1, scope: !13767, file: !7581, line: 107, type: !719)
!13767 = !DILexicalBlockFile(scope: !13764, file: !7581, discriminator: 0)
!13768 = !DILocation(line: 107, column: 1, scope: !13767)
!13769 = !DILocation(line: 875, column: 11, scope: !13764)
!13770 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17hcac9f414e4345804E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13771)
!13771 = !{!13772}
!13772 = !DILocalVariable(name: "self", arg: 1, scope: !13773, file: !7581, line: 107, type: !719)
!13773 = !DILexicalBlockFile(scope: !13770, file: !7581, discriminator: 0)
!13774 = !DILocation(line: 107, column: 1, scope: !13773)
!13775 = !DILocation(line: 875, column: 11, scope: !13770)
!13776 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h3f98f5517ecf5766E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13777)
!13777 = !{!13778}
!13778 = !DILocalVariable(name: "self", arg: 1, scope: !13779, file: !7581, line: 107, type: !719)
!13779 = !DILexicalBlockFile(scope: !13776, file: !7581, discriminator: 0)
!13780 = !DILocation(line: 107, column: 1, scope: !13779)
!13781 = !DILocation(line: 875, column: 11, scope: !13776)
!13782 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h8bd32be15fa2c638E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13783)
!13783 = !{!13784}
!13784 = !DILocalVariable(name: "self", arg: 1, scope: !13785, file: !7581, line: 107, type: !719)
!13785 = !DILexicalBlockFile(scope: !13782, file: !7581, discriminator: 0)
!13786 = !DILocation(line: 107, column: 1, scope: !13785)
!13787 = !DILocation(line: 875, column: 11, scope: !13782)
!13788 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hd64c6fdfb1e03381E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13789)
!13789 = !{!13790}
!13790 = !DILocalVariable(name: "self", arg: 1, scope: !13791, file: !7581, line: 107, type: !719)
!13791 = !DILexicalBlockFile(scope: !13788, file: !7581, discriminator: 0)
!13792 = !DILocation(line: 107, column: 1, scope: !13791)
!13793 = !DILocation(line: 875, column: 11, scope: !13788)
!13794 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h7dc76031cf7655acE", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13795)
!13795 = !{!13796}
!13796 = !DILocalVariable(name: "self", arg: 1, scope: !13797, file: !7581, line: 107, type: !719)
!13797 = !DILexicalBlockFile(scope: !13794, file: !7581, discriminator: 0)
!13798 = !DILocation(line: 107, column: 1, scope: !13797)
!13799 = !DILocation(line: 875, column: 11, scope: !13794)
!13800 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h5bd5770b2ab30538E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13801)
!13801 = !{!13802}
!13802 = !DILocalVariable(name: "self", arg: 1, scope: !13803, file: !7581, line: 107, type: !719)
!13803 = !DILexicalBlockFile(scope: !13800, file: !7581, discriminator: 0)
!13804 = !DILocation(line: 107, column: 1, scope: !13803)
!13805 = !DILocation(line: 875, column: 11, scope: !13800)
!13806 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h698af305a64129deE", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13807)
!13807 = !{!13808}
!13808 = !DILocalVariable(name: "self", arg: 1, scope: !13809, file: !7581, line: 107, type: !719)
!13809 = !DILexicalBlockFile(scope: !13806, file: !7581, discriminator: 0)
!13810 = !DILocation(line: 107, column: 1, scope: !13809)
!13811 = !DILocation(line: 875, column: 11, scope: !13806)
!13812 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917ha173b61a0b238392E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13813)
!13813 = !{!13814}
!13814 = !DILocalVariable(name: "self", arg: 1, scope: !13815, file: !7581, line: 107, type: !719)
!13815 = !DILexicalBlockFile(scope: !13812, file: !7581, discriminator: 0)
!13816 = !DILocation(line: 107, column: 1, scope: !13815)
!13817 = !DILocation(line: 875, column: 11, scope: !13812)
!13818 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h11b863b96993cbf1E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13819)
!13819 = !{!13820}
!13820 = !DILocalVariable(name: "self", arg: 1, scope: !13821, file: !7581, line: 107, type: !719)
!13821 = !DILexicalBlockFile(scope: !13818, file: !7581, discriminator: 0)
!13822 = !DILocation(line: 107, column: 1, scope: !13821)
!13823 = !DILocation(line: 875, column: 11, scope: !13818)
!13824 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h6adf2e69639b245eE", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13825)
!13825 = !{!13826}
!13826 = !DILocalVariable(name: "self", arg: 1, scope: !13827, file: !7581, line: 107, type: !719)
!13827 = !DILexicalBlockFile(scope: !13824, file: !7581, discriminator: 0)
!13828 = !DILocation(line: 107, column: 1, scope: !13827)
!13829 = !DILocation(line: 875, column: 11, scope: !13824)
!13830 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h0ec553b9a73e02efE", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13831)
!13831 = !{!13832}
!13832 = !DILocalVariable(name: "self", arg: 1, scope: !13833, file: !7581, line: 107, type: !719)
!13833 = !DILexicalBlockFile(scope: !13830, file: !7581, discriminator: 0)
!13834 = !DILocation(line: 107, column: 1, scope: !13833)
!13835 = !DILocation(line: 875, column: 11, scope: !13830)
!13836 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317h0dffc91fab995e86E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13837)
!13837 = !{!13838}
!13838 = !DILocalVariable(name: "self", arg: 1, scope: !13839, file: !7581, line: 107, type: !719)
!13839 = !DILexicalBlockFile(scope: !13836, file: !7581, discriminator: 0)
!13840 = !DILocation(line: 107, column: 1, scope: !13839)
!13841 = !DILocation(line: 875, column: 11, scope: !13836)
!13842 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h4ac366b29119e607E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13843)
!13843 = !{!13844}
!13844 = !DILocalVariable(name: "self", arg: 1, scope: !13845, file: !7581, line: 107, type: !719)
!13845 = !DILexicalBlockFile(scope: !13842, file: !7581, discriminator: 0)
!13846 = !DILocation(line: 107, column: 1, scope: !13845)
!13847 = !DILocation(line: 875, column: 11, scope: !13842)
!13848 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h33d3dfb6ebc07de4E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13849)
!13849 = !{!13850}
!13850 = !DILocalVariable(name: "self", arg: 1, scope: !13851, file: !7581, line: 107, type: !719)
!13851 = !DILexicalBlockFile(scope: !13848, file: !7581, discriminator: 0)
!13852 = !DILocation(line: 107, column: 1, scope: !13851)
!13853 = !DILocation(line: 875, column: 11, scope: !13848)
!13854 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h5f56053126328d6bE", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13855)
!13855 = !{!13856}
!13856 = !DILocalVariable(name: "self", arg: 1, scope: !13857, file: !7581, line: 107, type: !719)
!13857 = !DILexicalBlockFile(scope: !13854, file: !7581, discriminator: 0)
!13858 = !DILocation(line: 107, column: 1, scope: !13857)
!13859 = !DILocation(line: 875, column: 11, scope: !13854)
!13860 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h0ee55a52bf71ba5aE", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13861)
!13861 = !{!13862}
!13862 = !DILocalVariable(name: "self", arg: 1, scope: !13863, file: !7581, line: 107, type: !719)
!13863 = !DILexicalBlockFile(scope: !13860, file: !7581, discriminator: 0)
!13864 = !DILocation(line: 107, column: 1, scope: !13863)
!13865 = !DILocation(line: 875, column: 11, scope: !13860)
!13866 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817hd90b8fcc63a53106E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13867)
!13867 = !{!13868}
!13868 = !DILocalVariable(name: "self", arg: 1, scope: !13869, file: !7581, line: 107, type: !719)
!13869 = !DILexicalBlockFile(scope: !13866, file: !7581, discriminator: 0)
!13870 = !DILocation(line: 107, column: 1, scope: !13869)
!13871 = !DILocation(line: 875, column: 11, scope: !13866)
!13872 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h360879bffd05fc73E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13873)
!13873 = !{!13874}
!13874 = !DILocalVariable(name: "self", arg: 1, scope: !13875, file: !7581, line: 107, type: !719)
!13875 = !DILexicalBlockFile(scope: !13872, file: !7581, discriminator: 0)
!13876 = !DILocation(line: 107, column: 1, scope: !13875)
!13877 = !DILocation(line: 875, column: 11, scope: !13872)
!13878 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017hbefb6eea977a2e46E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13879)
!13879 = !{!13880}
!13880 = !DILocalVariable(name: "self", arg: 1, scope: !13881, file: !7581, line: 107, type: !719)
!13881 = !DILexicalBlockFile(scope: !13878, file: !7581, discriminator: 0)
!13882 = !DILocation(line: 107, column: 1, scope: !13881)
!13883 = !DILocation(line: 875, column: 11, scope: !13878)
!13884 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hf9e12d4a9bb0b779E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13885)
!13885 = !{!13886}
!13886 = !DILocalVariable(name: "self", arg: 1, scope: !13887, file: !7581, line: 107, type: !719)
!13887 = !DILexicalBlockFile(scope: !13884, file: !7581, discriminator: 0)
!13888 = !DILocation(line: 107, column: 1, scope: !13887)
!13889 = !DILocation(line: 875, column: 11, scope: !13884)
!13890 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h9886638d980494a0E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13891)
!13891 = !{!13892}
!13892 = !DILocalVariable(name: "self", arg: 1, scope: !13893, file: !7581, line: 107, type: !719)
!13893 = !DILexicalBlockFile(scope: !13890, file: !7581, discriminator: 0)
!13894 = !DILocation(line: 107, column: 1, scope: !13893)
!13895 = !DILocation(line: 875, column: 11, scope: !13890)
!13896 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h5ce8b876f2e42192E", scope: !13755, file: !8118, line: 460, type: !13757, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13897)
!13897 = !{!13898}
!13898 = !DILocalVariable(name: "self", arg: 1, scope: !13899, file: !7581, line: 107, type: !719)
!13899 = !DILexicalBlockFile(scope: !13896, file: !7581, discriminator: 0)
!13900 = !DILocation(line: 107, column: 1, scope: !13899)
!13901 = !DILocation(line: 875, column: 11, scope: !13896)
!13902 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b4a9715387e2190E", scope: !13903, file: !7581, line: 271, type: !13904, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13906)
!13903 = !DINamespace(name: "{impl#53}", scope: !14)
!13904 = !DISubroutineType(types: !13905)
!13905 = !{!192, !635, !210}
!13906 = !{!13907, !13908}
!13907 = !DILocalVariable(name: "self", arg: 1, scope: !13902, file: !7581, line: 271, type: !635)
!13908 = !DILocalVariable(name: "f", arg: 2, scope: !13902, file: !7581, line: 271, type: !210)
!13909 = !DILocation(line: 271, column: 10, scope: !13902)
!13910 = !DILocation(line: 272, column: 27, scope: !13902)
!13911 = !DILocation(line: 271, column: 15, scope: !13902)
!13912 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hf00466594a7be769E", scope: !13913, file: !7581, line: 322, type: !13914, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13917)
!13913 = !DINamespace(name: "{impl#63}", scope: !14)
!13914 = !DISubroutineType(types: !13915)
!13915 = !{!192, !13916, !210}
!13916 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageOffset", baseType: !4731, size: 64, align: 64, dwarfAddressSpace: 0)
!13917 = !{!13918, !13919}
!13918 = !DILocalVariable(name: "self", arg: 1, scope: !13912, file: !7581, line: 322, type: !13916)
!13919 = !DILocalVariable(name: "f", arg: 2, scope: !13912, file: !7581, line: 322, type: !210)
!13920 = !DILocation(line: 322, column: 10, scope: !13912)
!13921 = !DILocation(line: 323, column: 23, scope: !13912)
!13922 = !DILocation(line: 322, column: 15, scope: !13912)
!13923 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hab406e449ecd36b6E", scope: !13924, file: !7581, line: 368, type: !13925, scopeLine: 368, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13928)
!13924 = !DINamespace(name: "{impl#73}", scope: !14)
!13925 = !DISubroutineType(types: !13926)
!13926 = !{!192, !13927, !210}
!13927 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableLevel", baseType: !814, size: 64, align: 64, dwarfAddressSpace: 0)
!13928 = !{!13929, !13930}
!13929 = !DILocalVariable(name: "self", arg: 1, scope: !13923, file: !7581, line: 368, type: !13927)
!13930 = !DILocalVariable(name: "f", arg: 2, scope: !13923, file: !7581, line: 368, type: !210)
!13931 = !DILocation(line: 368, column: 10, scope: !13923)
!13932 = !DILocation(line: 368, column: 14, scope: !13923)
!13933 = !DILocation(line: 368, column: 15, scope: !13923)
!13934 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8af83dd9ca12560E", scope: !13936, file: !13935, line: 10, type: !13938, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13950)
!13935 = !DIFile(filename: "src/structures/tss.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dc1056e37b27112b6ecd78d6b4c81351")
!13936 = !DINamespace(name: "{impl#1}", scope: !13937)
!13937 = !DINamespace(name: "tss", scope: !16)
!13938 = !DISubroutineType(types: !13939)
!13939 = !{!192, !13940, !210}
!13940 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::tss::TaskStateSegment", baseType: !13941, size: 64, align: 64, dwarfAddressSpace: 0)
!13941 = !DICompositeType(tag: DW_TAG_structure_type, name: "TaskStateSegment", scope: !13937, file: !2, size: 832, align: 32, elements: !13942, templateParams: !21, identifier: "7c35f2f7e4def36a841520014c0b514a")
!13942 = !{!13943, !13944, !13945, !13946, !13947, !13948, !13949}
!13943 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !13941, file: !2, baseType: !56, size: 32, align: 32)
!13944 = !DIDerivedType(tag: DW_TAG_member, name: "privilege_stack_table", scope: !13941, file: !2, baseType: !763, size: 192, align: 64, offset: 32)
!13945 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !13941, file: !2, baseType: !20, size: 64, align: 64, offset: 224)
!13946 = !DIDerivedType(tag: DW_TAG_member, name: "interrupt_stack_table", scope: !13941, file: !2, baseType: !772, size: 448, align: 64, offset: 288)
!13947 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !13941, file: !2, baseType: !20, size: 64, align: 64, offset: 736)
!13948 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_4", scope: !13941, file: !2, baseType: !48, size: 16, align: 16, offset: 800)
!13949 = !DIDerivedType(tag: DW_TAG_member, name: "iomap_base", scope: !13941, file: !2, baseType: !48, size: 16, align: 16, offset: 816)
!13950 = !{!13951, !13952, !13953, !13957}
!13951 = !DILocalVariable(name: "self", arg: 1, scope: !13934, file: !13935, line: 10, type: !13940)
!13952 = !DILocalVariable(name: "f", arg: 2, scope: !13934, file: !13935, line: 10, type: !210)
!13953 = !DILocalVariable(name: "names", scope: !13954, file: !13935, line: 10, type: !13955, align: 8)
!13954 = distinct !DILexicalBlock(scope: !13934, file: !13935, line: 10, column: 10)
!13955 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 7]", baseType: !13956, size: 64, align: 64, dwarfAddressSpace: 0)
!13956 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 896, align: 64, elements: !773)
!13957 = !DILocalVariable(name: "values", scope: !13958, file: !13935, line: 10, type: !12566, align: 8)
!13958 = distinct !DILexicalBlock(scope: !13954, file: !13935, line: 10, column: 10)
!13959 = !DILocation(line: 10, column: 10, scope: !13934)
!13960 = !DILocation(line: 10, column: 10, scope: !13954)
!13961 = !DILocation(line: 13, column: 5, scope: !13954)
!13962 = !DILocation(line: 15, column: 5, scope: !13954)
!13963 = !DILocation(line: 16, column: 5, scope: !13954)
!13964 = !DILocation(line: 18, column: 5, scope: !13954)
!13965 = !DILocation(line: 19, column: 5, scope: !13954)
!13966 = !DILocation(line: 20, column: 5, scope: !13954)
!13967 = !DILocation(line: 22, column: 5, scope: !13954)
!13968 = !DILocation(line: 10, column: 10, scope: !13958)
!13969 = !DILocation(line: 10, column: 15, scope: !13934)
!13970 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17h71bbeb4f44ef5311E", scope: !13972, file: !13971, line: 15, type: !13973, scopeLine: 15, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13976)
!13971 = !DIFile(filename: "src/structures/mod.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "45da092b3c3b85016e7f8c614ac9cbc0")
!13972 = !DINamespace(name: "{impl#0}", scope: !16)
!13973 = !DISubroutineType(types: !13974)
!13974 = !{!192, !13975, !210}
!13975 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::DescriptorTablePointer", baseType: !5468, size: 64, align: 64, dwarfAddressSpace: 0)
!13976 = !{!13977, !13978}
!13977 = !DILocalVariable(name: "self", arg: 1, scope: !13970, file: !13971, line: 15, type: !13975)
!13978 = !DILocalVariable(name: "f", arg: 2, scope: !13970, file: !13971, line: 15, type: !210)
!13979 = !DILocation(line: 15, column: 10, scope: !13970)
!13980 = !DILocation(line: 19, column: 5, scope: !13970)
!13981 = !DILocation(line: 21, column: 5, scope: !13970)
!13982 = !DILocation(line: 15, column: 15, scope: !13970)
!13983 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h936efb11bdb33eabE", scope: !13984, file: !4874, line: 21, type: !13985, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !21, retainedNodes: !13988)
!13984 = !DINamespace(name: "{impl#1}", scope: !17)
!13985 = !DISubroutineType(types: !13986)
!13986 = !{!192, !13987, !210}
!13987 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!13988 = !{!13989, !13990}
!13989 = !DILocalVariable(name: "self", arg: 1, scope: !13983, file: !4874, line: 21, type: !13987)
!13990 = !DILocalVariable(name: "f", arg: 2, scope: !13983, file: !4874, line: 21, type: !210)
!13991 = !DILocation(line: 21, column: 10, scope: !13983)
!13992 = !DILocation(line: 21, column: 14, scope: !13983)
!13993 = !DILocation(line: 21, column: 15, scope: !13983)
