{
  "module_name": "dcn20_dsc.h",
  "hash_id": "2ab60fcd0eaeee8a3260fec6849627285fffbdca238a96d920288d262affb677",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dsc.h",
  "human_readable_source": " \n#ifndef __DCN20_DSC_H__\n#define __DCN20_DSC_H__\n\n#include \"dsc.h\"\n#include \"dsc/dscc_types.h\"\n#include <drm/display/drm_dsc.h>\n\n#define TO_DCN20_DSC(dsc)\\\n\tcontainer_of(dsc, struct dcn20_dsc, base)\n\n#define DSC_REG_LIST_DCN20(id) \\\n\tSRI(DSC_TOP_CONTROL, DSC_TOP, id),\\\n\tSRI(DSC_DEBUG_CONTROL, DSC_TOP, id),\\\n\tSRI(DSCC_CONFIG0, DSCC, id),\\\n\tSRI(DSCC_CONFIG1, DSCC, id),\\\n\tSRI(DSCC_STATUS, DSCC, id),\\\n\tSRI(DSCC_INTERRUPT_CONTROL_STATUS, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG0, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG1, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG2, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG3, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG4, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG5, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG6, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG7, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG8, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG9, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG10, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG11, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG12, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG13, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG14, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG15, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG16, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG17, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG18, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG19, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG20, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG21, DSCC, id),\\\n\tSRI(DSCC_PPS_CONFIG22, DSCC, id),\\\n\tSRI(DSCC_MEM_POWER_CONTROL, DSCC, id),\\\n\tSRI(DSCC_R_Y_SQUARED_ERROR_LOWER, DSCC, id),\\\n\tSRI(DSCC_R_Y_SQUARED_ERROR_UPPER, DSCC, id),\\\n\tSRI(DSCC_G_CB_SQUARED_ERROR_LOWER, DSCC, id),\\\n\tSRI(DSCC_G_CB_SQUARED_ERROR_UPPER, DSCC, id),\\\n\tSRI(DSCC_B_CR_SQUARED_ERROR_LOWER, DSCC, id),\\\n\tSRI(DSCC_B_CR_SQUARED_ERROR_UPPER, DSCC, id),\\\n\tSRI(DSCC_MAX_ABS_ERROR0, DSCC, id),\\\n\tSRI(DSCC_MAX_ABS_ERROR1, DSCC, id),\\\n\tSRI(DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL, DSCC, id),\\\n\tSRI(DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL, DSCC, id),\\\n\tSRI(DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL, DSCC, id),\\\n\tSRI(DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL, DSCC, id),\\\n\tSRI(DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL, DSCC, id),\\\n\tSRI(DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL, DSCC, id),\\\n\tSRI(DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL, DSCC, id),\\\n\tSRI(DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL, DSCC, id),\\\n\tSRI(DSCCIF_CONFIG0, DSCCIF, id),\\\n\tSRI(DSCCIF_CONFIG1, DSCCIF, id),\\\n\tSRI(DSCRM_DSC_FORWARD_CONFIG, DSCRM, id)\n\n\n#define DSC_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n\n#define DSC2_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## _ ## field_name ## post_fix\n\n#define DSC_REG_LIST_SH_MASK_DCN20(mask_sh)\\\n\tDSC_SF(DSC_TOP0_DSC_TOP_CONTROL, DSC_CLOCK_EN, mask_sh), \\\n\tDSC_SF(DSC_TOP0_DSC_TOP_CONTROL, DSC_DISPCLK_R_GATE_DIS, mask_sh), \\\n\tDSC_SF(DSC_TOP0_DSC_TOP_CONTROL, DSC_DSCCLK_R_GATE_DIS, mask_sh), \\\n\tDSC_SF(DSC_TOP0_DSC_DEBUG_CONTROL, DSC_DBG_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_CONFIG0, ICH_RESET_AT_END_OF_LINE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_CONFIG0, NUMBER_OF_SLICES_PER_LINE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_CONFIG0, ALTERNATE_ICH_ENCODING_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_CONFIG0, NUMBER_OF_SLICES_IN_VERTICAL_DIRECTION, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_CONFIG1, DSCC_RATE_CONTROL_BUFFER_MODEL_SIZE, mask_sh), \\\n\t  \\\n\tDSC_SF(DSCC0_DSCC_STATUS, DSCC_DOUBLE_BUFFER_REG_UPDATE_PENDING, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER0_OVERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER1_OVERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER2_OVERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER3_OVERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER0_UNDERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER1_UNDERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER2_UNDERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER3_UNDERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_CONTROL_BUFFER_MODEL0_OVERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_CONTROL_BUFFER_MODEL1_OVERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_CONTROL_BUFFER_MODEL2_OVERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_CONTROL_BUFFER_MODEL3_OVERFLOW_OCCURRED, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER0_OVERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER1_OVERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER2_OVERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER3_OVERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER0_UNDERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER1_UNDERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER2_UNDERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_BUFFER3_UNDERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_CONTROL_BUFFER_MODEL0_OVERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_CONTROL_BUFFER_MODEL1_OVERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_CONTROL_BUFFER_MODEL2_OVERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_INTERRUPT_CONTROL_STATUS, DSCC_RATE_CONTROL_BUFFER_MODEL3_OVERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG0, DSC_VERSION_MINOR, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG0, DSC_VERSION_MAJOR, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG0, PPS_IDENTIFIER, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG0, LINEBUF_DEPTH, mask_sh), \\\n\tDSC2_SF(DSCC0, DSCC_PPS_CONFIG0__BITS_PER_COMPONENT, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG1, BITS_PER_PIXEL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG1, VBR_ENABLE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG1, SIMPLE_422, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG1, CONVERT_RGB, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG1, BLOCK_PRED_ENABLE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG1, NATIVE_422, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG1, NATIVE_420, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG1, CHUNK_SIZE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG2, PIC_WIDTH, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG2, PIC_HEIGHT, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG3, SLICE_WIDTH, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG3, SLICE_HEIGHT, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG4, INITIAL_XMIT_DELAY, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG4, INITIAL_DEC_DELAY, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG5, INITIAL_SCALE_VALUE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG5, SCALE_INCREMENT_INTERVAL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG6, SCALE_DECREMENT_INTERVAL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG6, FIRST_LINE_BPG_OFFSET, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG6, SECOND_LINE_BPG_OFFSET, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG7, NFL_BPG_OFFSET, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG7, SLICE_BPG_OFFSET, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG8, NSL_BPG_OFFSET, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG8, SECOND_LINE_OFFSET_ADJ, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG9, INITIAL_OFFSET, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG9, FINAL_OFFSET, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG10, FLATNESS_MIN_QP, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG10, FLATNESS_MAX_QP, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG10, RC_MODEL_SIZE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG11, RC_EDGE_FACTOR, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG11, RC_QUANT_INCR_LIMIT0, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG11, RC_QUANT_INCR_LIMIT1, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG11, RC_TGT_OFFSET_LO, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG11, RC_TGT_OFFSET_HI, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG12, RC_BUF_THRESH0, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG12, RC_BUF_THRESH1, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG12, RC_BUF_THRESH2, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG12, RC_BUF_THRESH3, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG13, RC_BUF_THRESH4, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG13, RC_BUF_THRESH5, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG13, RC_BUF_THRESH6, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG13, RC_BUF_THRESH7, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG14, RC_BUF_THRESH8, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG14, RC_BUF_THRESH9, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG14, RC_BUF_THRESH10, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG14, RC_BUF_THRESH11, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG15, RC_BUF_THRESH12, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG15, RC_BUF_THRESH13, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG15, RANGE_MIN_QP0, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG15, RANGE_MAX_QP0, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG15, RANGE_BPG_OFFSET0, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG16, RANGE_MIN_QP1, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG16, RANGE_MAX_QP1, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG16, RANGE_BPG_OFFSET1, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG16, RANGE_MIN_QP2, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG16, RANGE_MAX_QP2, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG16, RANGE_BPG_OFFSET2, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG17, RANGE_MIN_QP3, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG17, RANGE_MAX_QP3, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG17, RANGE_BPG_OFFSET3, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG17, RANGE_MIN_QP4, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG17, RANGE_MAX_QP4, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG17, RANGE_BPG_OFFSET4, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG18, RANGE_MIN_QP5, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG18, RANGE_MAX_QP5, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG18, RANGE_BPG_OFFSET5, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG18, RANGE_MIN_QP6, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG18, RANGE_MAX_QP6, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG18, RANGE_BPG_OFFSET6, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG19, RANGE_MIN_QP7, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG19, RANGE_MAX_QP7, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG19, RANGE_BPG_OFFSET7, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG19, RANGE_MIN_QP8, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG19, RANGE_MAX_QP8, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG19, RANGE_BPG_OFFSET8, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG20, RANGE_MIN_QP9, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG20, RANGE_MAX_QP9, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG20, RANGE_BPG_OFFSET9, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG20, RANGE_MIN_QP10, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG20, RANGE_MAX_QP10, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG20, RANGE_BPG_OFFSET10, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG21, RANGE_MIN_QP11, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG21, RANGE_MAX_QP11, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG21, RANGE_BPG_OFFSET11, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG21, RANGE_MIN_QP12, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG21, RANGE_MAX_QP12, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG21, RANGE_BPG_OFFSET12, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG22, RANGE_MIN_QP13, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG22, RANGE_MAX_QP13, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG22, RANGE_BPG_OFFSET13, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG22, RANGE_MIN_QP14, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG22, RANGE_MAX_QP14, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_PPS_CONFIG22, RANGE_BPG_OFFSET14, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MEM_POWER_CONTROL, DSCC_DEFAULT_MEM_LOW_POWER_STATE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MEM_POWER_CONTROL, DSCC_MEM_PWR_FORCE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MEM_POWER_CONTROL, DSCC_MEM_PWR_DIS, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MEM_POWER_CONTROL, DSCC_MEM_PWR_STATE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MEM_POWER_CONTROL, DSCC_NATIVE_422_MEM_PWR_FORCE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MEM_POWER_CONTROL, DSCC_NATIVE_422_MEM_PWR_DIS, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MEM_POWER_CONTROL, DSCC_NATIVE_422_MEM_PWR_STATE, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_R_Y_SQUARED_ERROR_LOWER, DSCC_R_Y_SQUARED_ERROR_LOWER, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_R_Y_SQUARED_ERROR_UPPER, DSCC_R_Y_SQUARED_ERROR_UPPER, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_G_CB_SQUARED_ERROR_LOWER, DSCC_G_CB_SQUARED_ERROR_LOWER, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_G_CB_SQUARED_ERROR_UPPER, DSCC_G_CB_SQUARED_ERROR_UPPER, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_B_CR_SQUARED_ERROR_LOWER, DSCC_B_CR_SQUARED_ERROR_LOWER, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_B_CR_SQUARED_ERROR_UPPER, DSCC_B_CR_SQUARED_ERROR_UPPER, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MAX_ABS_ERROR0, DSCC_R_Y_MAX_ABS_ERROR, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MAX_ABS_ERROR0, DSCC_G_CB_MAX_ABS_ERROR, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_MAX_ABS_ERROR1, DSCC_B_CR_MAX_ABS_ERROR, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL, DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL, DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL, DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL, DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL, DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL, DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL, DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL, mask_sh), \\\n\tDSC_SF(DSCC0_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL, DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL, mask_sh), \\\n\tDSC_SF(DSCCIF0_DSCCIF_CONFIG0, INPUT_INTERFACE_UNDERFLOW_RECOVERY_EN, mask_sh), \\\n\tDSC_SF(DSCCIF0_DSCCIF_CONFIG0, INPUT_INTERFACE_UNDERFLOW_OCCURRED_INT_EN, mask_sh), \\\n\tDSC_SF(DSCCIF0_DSCCIF_CONFIG0, INPUT_INTERFACE_UNDERFLOW_OCCURRED_STATUS, mask_sh), \\\n\tDSC_SF(DSCCIF0_DSCCIF_CONFIG0, INPUT_PIXEL_FORMAT, mask_sh), \\\n\tDSC2_SF(DSCCIF0, DSCCIF_CONFIG0__BITS_PER_COMPONENT, mask_sh), \\\n\tDSC_SF(DSCCIF0_DSCCIF_CONFIG0, DOUBLE_BUFFER_REG_UPDATE_PENDING, mask_sh), \\\n\tDSC_SF(DSCCIF0_DSCCIF_CONFIG1, PIC_WIDTH, mask_sh), \\\n\tDSC_SF(DSCCIF0_DSCCIF_CONFIG1, PIC_HEIGHT, mask_sh), \\\n\tDSC_SF(DSCRM0_DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_FORWARD_EN, mask_sh), \\\n\tDSC_SF(DSCRM0_DSCRM_DSC_FORWARD_CONFIG, DSCRM_DSC_OPP_PIPE_SOURCE, mask_sh)\n\n\n\n#define DSC_FIELD_LIST_DCN20(type)\\\n\ttype DSC_CLOCK_EN; \\\n\ttype DSC_DISPCLK_R_GATE_DIS; \\\n\ttype DSC_DSCCLK_R_GATE_DIS; \\\n\ttype DSC_DBG_EN; \\\n\ttype DSC_TEST_CLOCK_MUX_SEL; \\\n\ttype ICH_RESET_AT_END_OF_LINE; \\\n\ttype NUMBER_OF_SLICES_PER_LINE; \\\n\ttype ALTERNATE_ICH_ENCODING_EN; \\\n\ttype NUMBER_OF_SLICES_IN_VERTICAL_DIRECTION; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL_SIZE; \\\n\t  \\\n\ttype DSCC_DOUBLE_BUFFER_REG_UPDATE_PENDING; \\\n\ttype DSCC_RATE_BUFFER0_OVERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_BUFFER1_OVERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_BUFFER2_OVERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_BUFFER3_OVERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_BUFFER0_UNDERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_BUFFER1_UNDERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_BUFFER2_UNDERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_BUFFER3_UNDERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL0_OVERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL1_OVERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL2_OVERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL3_OVERFLOW_OCCURRED; \\\n\ttype DSCC_RATE_BUFFER0_OVERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_BUFFER1_OVERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_BUFFER2_OVERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_BUFFER3_OVERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_BUFFER0_UNDERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_BUFFER1_UNDERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_BUFFER2_UNDERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_BUFFER3_UNDERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL0_OVERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL1_OVERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL2_OVERFLOW_OCCURRED_INT_EN; \\\n\ttype DSCC_RATE_CONTROL_BUFFER_MODEL3_OVERFLOW_OCCURRED_INT_EN; \\\n\ttype DSC_VERSION_MINOR; \\\n\ttype DSC_VERSION_MAJOR; \\\n\ttype PPS_IDENTIFIER; \\\n\ttype LINEBUF_DEPTH; \\\n\ttype DSCC_PPS_CONFIG0__BITS_PER_COMPONENT; \\\n\ttype BITS_PER_PIXEL; \\\n\ttype VBR_ENABLE; \\\n\ttype SIMPLE_422; \\\n\ttype CONVERT_RGB; \\\n\ttype BLOCK_PRED_ENABLE; \\\n\ttype NATIVE_422; \\\n\ttype NATIVE_420; \\\n\ttype CHUNK_SIZE; \\\n\ttype PIC_WIDTH; \\\n\ttype PIC_HEIGHT; \\\n\ttype SLICE_WIDTH; \\\n\ttype SLICE_HEIGHT; \\\n\ttype INITIAL_XMIT_DELAY; \\\n\ttype INITIAL_DEC_DELAY; \\\n\ttype INITIAL_SCALE_VALUE; \\\n\ttype SCALE_INCREMENT_INTERVAL; \\\n\ttype SCALE_DECREMENT_INTERVAL; \\\n\ttype FIRST_LINE_BPG_OFFSET; \\\n\ttype SECOND_LINE_BPG_OFFSET; \\\n\ttype NFL_BPG_OFFSET; \\\n\ttype SLICE_BPG_OFFSET; \\\n\ttype NSL_BPG_OFFSET; \\\n\ttype SECOND_LINE_OFFSET_ADJ; \\\n\ttype INITIAL_OFFSET; \\\n\ttype FINAL_OFFSET; \\\n\ttype FLATNESS_MIN_QP; \\\n\ttype FLATNESS_MAX_QP; \\\n\ttype RC_MODEL_SIZE; \\\n\ttype RC_EDGE_FACTOR; \\\n\ttype RC_QUANT_INCR_LIMIT0; \\\n\ttype RC_QUANT_INCR_LIMIT1; \\\n\ttype RC_TGT_OFFSET_LO; \\\n\ttype RC_TGT_OFFSET_HI; \\\n\ttype RC_BUF_THRESH0; \\\n\ttype RC_BUF_THRESH1; \\\n\ttype RC_BUF_THRESH2; \\\n\ttype RC_BUF_THRESH3; \\\n\ttype RC_BUF_THRESH4; \\\n\ttype RC_BUF_THRESH5; \\\n\ttype RC_BUF_THRESH6; \\\n\ttype RC_BUF_THRESH7; \\\n\ttype RC_BUF_THRESH8; \\\n\ttype RC_BUF_THRESH9; \\\n\ttype RC_BUF_THRESH10; \\\n\ttype RC_BUF_THRESH11; \\\n\ttype RC_BUF_THRESH12; \\\n\ttype RC_BUF_THRESH13; \\\n\ttype RANGE_MIN_QP0; \\\n\ttype RANGE_MAX_QP0; \\\n\ttype RANGE_BPG_OFFSET0; \\\n\ttype RANGE_MIN_QP1; \\\n\ttype RANGE_MAX_QP1; \\\n\ttype RANGE_BPG_OFFSET1; \\\n\ttype RANGE_MIN_QP2; \\\n\ttype RANGE_MAX_QP2; \\\n\ttype RANGE_BPG_OFFSET2; \\\n\ttype RANGE_MIN_QP3; \\\n\ttype RANGE_MAX_QP3; \\\n\ttype RANGE_BPG_OFFSET3; \\\n\ttype RANGE_MIN_QP4; \\\n\ttype RANGE_MAX_QP4; \\\n\ttype RANGE_BPG_OFFSET4; \\\n\ttype RANGE_MIN_QP5; \\\n\ttype RANGE_MAX_QP5; \\\n\ttype RANGE_BPG_OFFSET5; \\\n\ttype RANGE_MIN_QP6; \\\n\ttype RANGE_MAX_QP6; \\\n\ttype RANGE_BPG_OFFSET6; \\\n\ttype RANGE_MIN_QP7; \\\n\ttype RANGE_MAX_QP7; \\\n\ttype RANGE_BPG_OFFSET7; \\\n\ttype RANGE_MIN_QP8; \\\n\ttype RANGE_MAX_QP8; \\\n\ttype RANGE_BPG_OFFSET8; \\\n\ttype RANGE_MIN_QP9; \\\n\ttype RANGE_MAX_QP9; \\\n\ttype RANGE_BPG_OFFSET9; \\\n\ttype RANGE_MIN_QP10; \\\n\ttype RANGE_MAX_QP10; \\\n\ttype RANGE_BPG_OFFSET10; \\\n\ttype RANGE_MIN_QP11; \\\n\ttype RANGE_MAX_QP11; \\\n\ttype RANGE_BPG_OFFSET11; \\\n\ttype RANGE_MIN_QP12; \\\n\ttype RANGE_MAX_QP12; \\\n\ttype RANGE_BPG_OFFSET12; \\\n\ttype RANGE_MIN_QP13; \\\n\ttype RANGE_MAX_QP13; \\\n\ttype RANGE_BPG_OFFSET13; \\\n\ttype RANGE_MIN_QP14; \\\n\ttype RANGE_MAX_QP14; \\\n\ttype RANGE_BPG_OFFSET14; \\\n\ttype DSCC_DEFAULT_MEM_LOW_POWER_STATE; \\\n\ttype DSCC_MEM_PWR_FORCE; \\\n\ttype DSCC_MEM_PWR_DIS; \\\n\ttype DSCC_MEM_PWR_STATE; \\\n\ttype DSCC_NATIVE_422_MEM_PWR_FORCE; \\\n\ttype DSCC_NATIVE_422_MEM_PWR_DIS; \\\n\ttype DSCC_NATIVE_422_MEM_PWR_STATE; \\\n\ttype DSCC_R_Y_SQUARED_ERROR_LOWER; \\\n\ttype DSCC_R_Y_SQUARED_ERROR_UPPER; \\\n\ttype DSCC_G_CB_SQUARED_ERROR_LOWER; \\\n\ttype DSCC_G_CB_SQUARED_ERROR_UPPER; \\\n\ttype DSCC_B_CR_SQUARED_ERROR_LOWER; \\\n\ttype DSCC_B_CR_SQUARED_ERROR_UPPER; \\\n\ttype DSCC_R_Y_MAX_ABS_ERROR; \\\n\ttype DSCC_G_CB_MAX_ABS_ERROR; \\\n\ttype DSCC_B_CR_MAX_ABS_ERROR; \\\n\ttype DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL; \\\n\ttype DSCC_UPDATE_PENDING_STATUS; \\\n\ttype DSCC_UPDATE_TAKEN_STATUS; \\\n\ttype DSCC_UPDATE_TAKEN_ACK; \\\n\ttype DSCC_RATE_BUFFER0_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_BUFFER1_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_BUFFER2_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_BUFFER3_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_CONTROL_BUFFER0_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_CONTROL_BUFFER1_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_CONTROL_BUFFER2_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_CONTROL_BUFFER3_FULLNESS_LEVEL; \\\n\ttype DSCC_RATE_BUFFER0_INITIAL_XMIT_DELAY_REACHED; \\\n\ttype DSCC_RATE_BUFFER1_INITIAL_XMIT_DELAY_REACHED; \\\n\ttype DSCC_RATE_BUFFER2_INITIAL_XMIT_DELAY_REACHED; \\\n\ttype DSCC_RATE_BUFFER3_INITIAL_XMIT_DELAY_REACHED; \\\n\ttype INPUT_INTERFACE_UNDERFLOW_RECOVERY_EN; \\\n\ttype INPUT_INTERFACE_UNDERFLOW_OCCURRED_INT_EN; \\\n\ttype INPUT_INTERFACE_UNDERFLOW_OCCURRED_STATUS; \\\n\ttype INPUT_PIXEL_FORMAT; \\\n\ttype DSCCIF_CONFIG0__BITS_PER_COMPONENT; \\\n\ttype DOUBLE_BUFFER_REG_UPDATE_PENDING; \\\n\ttype DSCCIF_UPDATE_PENDING_STATUS; \\\n\ttype DSCCIF_UPDATE_TAKEN_STATUS; \\\n\ttype DSCCIF_UPDATE_TAKEN_ACK; \\\n\ttype DSCRM_DSC_FORWARD_EN; \\\n\ttype DSCRM_DSC_OPP_PIPE_SOURCE\n\nstruct dcn20_dsc_registers {\n\tuint32_t DSC_TOP_CONTROL;\n\tuint32_t DSC_DEBUG_CONTROL;\n\tuint32_t DSCC_CONFIG0;\n\tuint32_t DSCC_CONFIG1;\n\tuint32_t DSCC_STATUS;\n\tuint32_t DSCC_INTERRUPT_CONTROL_STATUS;\n\tuint32_t DSCC_PPS_CONFIG0;\n\tuint32_t DSCC_PPS_CONFIG1;\n\tuint32_t DSCC_PPS_CONFIG2;\n\tuint32_t DSCC_PPS_CONFIG3;\n\tuint32_t DSCC_PPS_CONFIG4;\n\tuint32_t DSCC_PPS_CONFIG5;\n\tuint32_t DSCC_PPS_CONFIG6;\n\tuint32_t DSCC_PPS_CONFIG7;\n\tuint32_t DSCC_PPS_CONFIG8;\n\tuint32_t DSCC_PPS_CONFIG9;\n\tuint32_t DSCC_PPS_CONFIG10;\n\tuint32_t DSCC_PPS_CONFIG11;\n\tuint32_t DSCC_PPS_CONFIG12;\n\tuint32_t DSCC_PPS_CONFIG13;\n\tuint32_t DSCC_PPS_CONFIG14;\n\tuint32_t DSCC_PPS_CONFIG15;\n\tuint32_t DSCC_PPS_CONFIG16;\n\tuint32_t DSCC_PPS_CONFIG17;\n\tuint32_t DSCC_PPS_CONFIG18;\n\tuint32_t DSCC_PPS_CONFIG19;\n\tuint32_t DSCC_PPS_CONFIG20;\n\tuint32_t DSCC_PPS_CONFIG21;\n\tuint32_t DSCC_PPS_CONFIG22;\n\tuint32_t DSCC_MEM_POWER_CONTROL;\n\tuint32_t DSCC_R_Y_SQUARED_ERROR_LOWER;\n\tuint32_t DSCC_R_Y_SQUARED_ERROR_UPPER;\n\tuint32_t DSCC_G_CB_SQUARED_ERROR_LOWER;\n\tuint32_t DSCC_G_CB_SQUARED_ERROR_UPPER;\n\tuint32_t DSCC_B_CR_SQUARED_ERROR_LOWER;\n\tuint32_t DSCC_B_CR_SQUARED_ERROR_UPPER;\n\tuint32_t DSCC_MAX_ABS_ERROR0;\n\tuint32_t DSCC_MAX_ABS_ERROR1;\n\tuint32_t DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL;\n\tuint32_t DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL;\n\tuint32_t DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL;\n\tuint32_t DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL;\n\tuint32_t DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL;\n\tuint32_t DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL;\n\tuint32_t DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL;\n\tuint32_t DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL;\n\tuint32_t DSCCIF_CONFIG0;\n\tuint32_t DSCCIF_CONFIG1;\n\tuint32_t DSCRM_DSC_FORWARD_CONFIG;\n};\n\n\nstruct dcn20_dsc_shift {\n\tDSC_FIELD_LIST_DCN20(uint8_t);\n};\n\nstruct dcn20_dsc_mask {\n\tDSC_FIELD_LIST_DCN20(uint32_t);\n};\n\n \nenum dsc_pixel_format {\n\tDSC_PIXFMT_RGB,\n\tDSC_PIXFMT_YCBCR444,\n\tDSC_PIXFMT_SIMPLE_YCBCR422,\n\tDSC_PIXFMT_NATIVE_YCBCR422,\n\tDSC_PIXFMT_NATIVE_YCBCR420,\n\tDSC_PIXFMT_UNKNOWN\n};\n\nstruct dsc_reg_values {\n\t \n\tstruct drm_dsc_config pps;\n\n\t \n\tuint32_t dsc_clock_enable;\n\tuint32_t dsc_clock_gating_disable;\n\tuint32_t underflow_recovery_en;\n\tuint32_t underflow_occurred_int_en;\n\tuint32_t underflow_occurred_status;\n\tenum dsc_pixel_format pixel_format;\n\tuint32_t ich_reset_at_eol;\n\tuint32_t alternate_ich_encoding_en;\n\tuint32_t num_slices_h;\n\tuint32_t num_slices_v;\n\tuint32_t rc_buffer_model_size;\n\tuint32_t disable_ich;\n\tuint32_t bpp_x32;\n\tuint32_t dsc_dbg_en;\n\tuint32_t rc_buffer_model_overflow_int_en[4];\n};\n\nstruct dcn20_dsc {\n\tstruct display_stream_compressor base;\n\tconst struct dcn20_dsc_registers *dsc_regs;\n\tconst struct dcn20_dsc_shift *dsc_shift;\n\tconst struct dcn20_dsc_mask *dsc_mask;\n\n\tstruct dsc_reg_values reg_vals;\n\n\tint max_image_width;\n};\n\nvoid dsc_config_log(struct display_stream_compressor *dsc,\n\t\tconst struct dsc_config *config);\n\nvoid dsc_log_pps(struct display_stream_compressor *dsc,\n\t\tstruct drm_dsc_config *pps);\n\nvoid dsc_override_rc_params(struct rc_params *rc,\n\t\tconst struct dc_dsc_rc_params_override *override);\n\nbool dsc_prepare_config(const struct dsc_config *dsc_cfg,\n\t\tstruct dsc_reg_values *dsc_reg_vals,\n\t\tstruct dsc_optc_config *dsc_optc_cfg);\n\nenum dsc_pixel_format dsc_dc_pixel_encoding_to_dsc_pixel_format(enum dc_pixel_encoding dc_pix_enc,\n\t\tbool is_ycbcr422_simple);\n\nenum dsc_bits_per_comp dsc_dc_color_depth_to_dsc_bits_per_comp(enum dc_color_depth dc_color_depth);\n\nvoid dsc_init_reg_values(struct dsc_reg_values *reg_vals);\n\nvoid dsc_update_from_dsc_parameters(struct dsc_reg_values *reg_vals, const struct dsc_parameters *dsc_params);\n\nvoid dsc2_construct(struct dcn20_dsc *dsc,\n\t\tstruct dc_context *ctx,\n\t\tint inst,\n\t\tconst struct dcn20_dsc_registers *dsc_regs,\n\t\tconst struct dcn20_dsc_shift *dsc_shift,\n\t\tconst struct dcn20_dsc_mask *dsc_mask);\n\nvoid dsc2_get_enc_caps(struct dsc_enc_caps *dsc_enc_caps,\n\t\tint pixel_clock_100Hz);\n\nbool dsc2_get_packed_pps(struct display_stream_compressor *dsc,\n\t\tconst struct dsc_config *dsc_cfg,\n\t\tuint8_t *dsc_packed_pps);\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}