{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 10:54:42 2014 " "Info: Processing started: Fri May 09 10:54:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fir_dac -c fir_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fir_dac EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"fir_dac\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:tlc5615_top\|sclk " "Info: Destination node TLC5615:tlc5615_top\|sclk" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 18 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:tlc5615_top|sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir:fir_top\|clk_div " "Info: Destination node fir:fir_top\|clk_div" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|clk_div } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fir:fir_top\|clk_div  " "Info: Automatically promoted node fir:fir_top\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir:fir_top\|clk_div~0 " "Info: Destination node fir:fir_top\|clk_div~0" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|clk_div~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|clk_div } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLC5615:tlc5615_top\|sclk  " "Info: Automatically promoted node TLC5615:tlc5615_top\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:tlc5615_top\|sclk~0 " "Info: Destination node TLC5615:tlc5615_top\|sclk~0" {  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 18 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:tlc5615_top|sclk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk " "Info: Destination node sclk" {  } { { "g:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin/pin_planner.ppl" { sclk } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 15 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "TLC615.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/TLC615.v" 18 -1 0 } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:tlc5615_top|sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register fir:fir_top\|t\[7\]\[0\] register fir:fir_top\|fir_data_20\[0\] -92.258 ns " "Info: Slack time is -92.258 ns between source register \"fir:fir_top\|t\[7\]\[0\]\" and destination register \"fir:fir_top\|fir_data_20\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.351 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.970 ns) 3.130 ns fir:fir_top\|clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.853 ns fir:fir_top\|clk_div~clkctrl 3 COMB Unassigned 220 " "Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.351 ns fir:fir_top\|fir_data_20\[0\] 4 REG Unassigned 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.21 % ) " "Info: Total cell delay = 2.490 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.861 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.351 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.970 ns) 3.130 ns fir:fir_top\|clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.853 ns fir:fir_top\|clk_div~clkctrl 3 COMB Unassigned 220 " "Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.351 ns fir:fir_top\|fir_data_20\[0\] 4 REG Unassigned 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.21 % ) " "Info: Total cell delay = 2.490 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.861 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.351 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.970 ns) 3.130 ns fir:fir_top\|clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.853 ns fir:fir_top\|clk_div~clkctrl 3 COMB Unassigned 220 " "Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.351 ns fir:fir_top\|t\[7\]\[0\] 4 REG Unassigned 5 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.21 % ) " "Info: Total cell delay = 2.490 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.861 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.351 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.970 ns) 3.130 ns fir:fir_top\|clk_div 2 REG Unassigned 2 " "Info: 2: + IC(1.306 ns) + CELL(0.970 ns) = 3.130 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fir:fir_top\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { clk fir:fir_top|clk_div } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.000 ns) 4.853 ns fir:fir_top\|clk_div~clkctrl 3 COMB Unassigned 220 " "Info: 3: + IC(1.723 ns) + CELL(0.000 ns) = 4.853 ns; Loc. = Unassigned; Fanout = 220; COMB Node = 'fir:fir_top\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { fir:fir_top|clk_div fir:fir_top|clk_div~clkctrl } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.351 ns fir:fir_top\|t\[7\]\[0\] 4 REG Unassigned 5 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.351 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fir:fir_top|clk_div~clkctrl fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 39.21 % ) " "Info: Total cell delay = 2.490 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.861 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.861 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fir_dac.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.v" 12 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "92.994 ns - Longest register register " "Info: - Longest register to register delay is 92.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fir:fir_top\|t\[7\]\[0\] 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.621 ns) 2.347 ns fir:fir_top\|Add18~1 2 COMB Unassigned 2 " "Info: 2: + IC(1.726 ns) + CELL(0.621 ns) = 2.347 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.433 ns fir:fir_top\|Add18~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.433 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add18~1 fir:fir_top|Add18~3 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.939 ns fir:fir_top\|Add18~4 4 COMB Unassigned 7 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.939 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'fir:fir_top\|Add18~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add18~3 fir:fir_top|Add18~4 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 4.465 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[6\]~536 5 COMB Unassigned 2 " "Info: 5: + IC(1.320 ns) + CELL(0.206 ns) = 4.465 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[6\]~536'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 } "NODE_NAME" } } { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 5.973 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~35 6 COMB Unassigned 2 " "Info: 6: + IC(0.912 ns) + CELL(0.596 ns) = 5.973 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.059 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.565 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~38 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.565 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 8.437 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~28 9 COMB Unassigned 2 " "Info: 9: + IC(1.251 ns) + CELL(0.621 ns) = 8.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.943 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~29 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 8.943 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.621 ns) 10.448 ns fir:fir_top\|Add23~9 11 COMB Unassigned 2 " "Info: 11: + IC(0.884 ns) + CELL(0.621 ns) = 10.448 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.954 ns fir:fir_top\|Add23~10 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 10.954 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add23~9 fir:fir_top|Add23~10 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.624 ns) 12.899 ns fir:fir_top\|Add26~20 13 COMB Unassigned 2 " "Info: 13: + IC(1.321 ns) + CELL(0.624 ns) = 12.899 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { fir:fir_top|Add23~10 fir:fir_top|Add26~20 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 14.814 ns fir:fir_top\|Add27~19 14 COMB Unassigned 2 " "Info: 14: + IC(1.294 ns) + CELL(0.621 ns) = 14.814 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|Add26~20 fir:fir_top|Add27~19 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.506 ns) 15.427 ns fir:fir_top\|Add27~20 15 COMB Unassigned 2 " "Info: 15: + IC(0.107 ns) + CELL(0.506 ns) = 15.427 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { fir:fir_top|Add27~19 fir:fir_top|Add27~20 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 17.342 ns fir:fir_top\|Add28~21 16 COMB Unassigned 2 " "Info: 16: + IC(1.294 ns) + CELL(0.621 ns) = 17.342 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|Add27~20 fir:fir_top|Add28~21 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 17.535 ns fir:fir_top\|Add28~23 17 COMB Unassigned 2 " "Info: 17: + IC(0.107 ns) + CELL(0.086 ns) = 17.535 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~23'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { fir:fir_top|Add28~21 fir:fir_top|Add28~23 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.621 ns fir:fir_top\|Add28~25 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 17.621 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~25'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~23 fir:fir_top|Add28~25 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.707 ns fir:fir_top\|Add28~27 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 17.707 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~27'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~25 fir:fir_top|Add28~27 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.793 ns fir:fir_top\|Add28~29 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 17.793 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~27 fir:fir_top|Add28~29 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.879 ns fir:fir_top\|Add28~31 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 17.879 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~31'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~29 fir:fir_top|Add28~31 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.965 ns fir:fir_top\|Add28~33 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 17.965 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~31 fir:fir_top|Add28~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.051 ns fir:fir_top\|Add28~35 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.051 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~33 fir:fir_top|Add28~35 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.137 ns fir:fir_top\|Add28~37 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.137 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~35 fir:fir_top|Add28~37 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.223 ns fir:fir_top\|Add28~39 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.223 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~37 fir:fir_top|Add28~39 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.309 ns fir:fir_top\|Add28~41 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.309 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|Add28~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~39 fir:fir_top|Add28~41 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.815 ns fir:fir_top\|Add28~42 27 COMB Unassigned 11 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.815 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'fir:fir_top\|Add28~42'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add28~41 fir:fir_top|Add28~42 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 20.687 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15 28 COMB Unassigned 1 " "Info: 28: + IC(1.251 ns) + CELL(0.621 ns) = 20.687 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.193 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16 29 COMB Unassigned 23 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 21.193 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 22.729 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360 30 COMB Unassigned 2 " "Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 22.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 24.235 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1 31 COMB Unassigned 2 " "Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 24.235 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.321 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3 32 COMB Unassigned 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 24.321 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.407 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5 33 COMB Unassigned 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 24.407 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.493 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7 34 COMB Unassigned 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.493 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.579 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9 35 COMB Unassigned 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.665 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11 36 COMB Unassigned 2 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.665 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.751 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13 37 COMB Unassigned 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.837 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15 38 COMB Unassigned 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 24.837 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.343 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16 39 COMB Unassigned 26 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.343 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 26.879 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[183\]~1269 40 COMB Unassigned 3 " "Info: 40: + IC(1.330 ns) + CELL(0.206 ns) = 26.879 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[183\]~1269'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.621 ns) 28.803 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11 41 COMB Unassigned 2 " "Info: 41: + IC(1.303 ns) + CELL(0.621 ns) = 28.803 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.889 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13 42 COMB Unassigned 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.889 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.975 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15 43 COMB Unassigned 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 28.975 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.481 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16 44 COMB Unassigned 26 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.481 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.206 ns) 30.964 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~1289 45 COMB Unassigned 3 " "Info: 45: + IC(1.277 ns) + CELL(0.206 ns) = 30.964 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~1289'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.621 ns) 32.878 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5 46 COMB Unassigned 2 " "Info: 46: + IC(1.293 ns) + CELL(0.621 ns) = 32.878 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.964 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7 47 COMB Unassigned 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 32.964 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.050 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9 48 COMB Unassigned 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 33.050 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.136 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11 49 COMB Unassigned 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 33.136 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.222 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13 50 COMB Unassigned 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.222 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.308 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15 51 COMB Unassigned 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.308 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.814 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16 52 COMB Unassigned 26 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 33.814 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.202 ns) 35.355 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304 53 COMB Unassigned 2 " "Info: 53: + IC(1.339 ns) + CELL(0.202 ns) = 35.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.596 ns) 37.271 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3 54 COMB Unassigned 2 " "Info: 54: + IC(1.320 ns) + CELL(0.596 ns) = 37.271 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.357 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5 55 COMB Unassigned 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 37.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.443 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7 56 COMB Unassigned 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 37.443 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.529 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9 57 COMB Unassigned 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 37.529 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.615 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11 58 COMB Unassigned 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 37.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.701 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13 59 COMB Unassigned 1 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 37.701 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.787 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15 60 COMB Unassigned 1 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 37.787 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.293 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16 61 COMB Unassigned 26 " "Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 38.293 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.202 ns) 40.181 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282 62 COMB Unassigned 2 " "Info: 62: + IC(1.686 ns) + CELL(0.202 ns) = 40.181 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 42.093 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3 63 COMB Unassigned 2 " "Info: 63: + IC(1.316 ns) + CELL(0.596 ns) = 42.093 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.179 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5 64 COMB Unassigned 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 42.179 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.265 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7 65 COMB Unassigned 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 42.265 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.351 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9 66 COMB Unassigned 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 42.351 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.437 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11 67 COMB Unassigned 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 42.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.523 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13 68 COMB Unassigned 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 42.523 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.609 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15 69 COMB Unassigned 1 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 42.609 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 43.115 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16 70 COMB Unassigned 26 " "Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 43.115 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.366 ns) 44.647 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203 71 COMB Unassigned 3 " "Info: 71: + IC(1.166 ns) + CELL(0.366 ns) = 44.647 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.621 ns) 46.936 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11 72 COMB Unassigned 2 " "Info: 72: + IC(1.668 ns) + CELL(0.621 ns) = 46.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.022 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13 73 COMB Unassigned 1 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 47.022 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.108 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15 74 COMB Unassigned 1 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 47.108 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 47.614 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16 75 COMB Unassigned 26 " "Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 47.614 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.366 ns) 49.503 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[240\]~1207 76 COMB Unassigned 1 " "Info: 76: + IC(1.523 ns) + CELL(0.366 ns) = 49.503 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[240\]~1207'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.621 ns) 52.151 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15 77 COMB Unassigned 1 " "Info: 77: + IC(2.027 ns) + CELL(0.621 ns) = 52.151 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 52.657 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16 78 COMB Unassigned 27 " "Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 52.657 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 54.561 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[251\]~1213 79 COMB Unassigned 1 " "Info: 79: + IC(1.538 ns) + CELL(0.366 ns) = 54.561 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[251\]~1213'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.621 ns) 56.866 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15 80 COMB Unassigned 1 " "Info: 80: + IC(1.684 ns) + CELL(0.621 ns) = 56.866 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 57.372 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16 81 COMB Unassigned 27 " "Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 57.372 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 59.276 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219 82 COMB Unassigned 1 " "Info: 82: + IC(1.538 ns) + CELL(0.366 ns) = 59.276 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.621 ns) 61.562 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15 83 COMB Unassigned 1 " "Info: 83: + IC(1.665 ns) + CELL(0.621 ns) = 61.562 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 62.068 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16 84 COMB Unassigned 27 " "Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 62.068 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.202 ns) 63.591 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169 85 COMB Unassigned 2 " "Info: 85: + IC(1.321 ns) + CELL(0.202 ns) = 63.591 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.596 ns) 65.508 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9 86 COMB Unassigned 2 " "Info: 86: + IC(1.321 ns) + CELL(0.596 ns) = 65.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.594 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11 87 COMB Unassigned 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 65.594 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.680 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13 88 COMB Unassigned 1 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 65.680 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.766 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15 89 COMB Unassigned 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 65.766 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 66.272 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16 90 COMB Unassigned 27 " "Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 66.272 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 67.808 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[277\]~1283 91 COMB Unassigned 3 " "Info: 91: + IC(1.330 ns) + CELL(0.206 ns) = 67.808 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[277\]~1283'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 69.723 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[3\]~1 92 COMB Unassigned 2 " "Info: 92: + IC(1.294 ns) + CELL(0.621 ns) = 69.723 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.809 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[4\]~3 93 COMB Unassigned 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 69.809 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.895 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[5\]~5 94 COMB Unassigned 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 69.895 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.981 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[6\]~7 95 COMB Unassigned 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 69.981 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.067 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9 96 COMB Unassigned 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 70.067 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.153 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11 97 COMB Unassigned 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 70.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.239 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13 98 COMB Unassigned 1 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 70.239 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.325 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15 99 COMB Unassigned 1 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 70.325 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 70.831 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16 100 COMB Unassigned 27 " "Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 70.831 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.202 ns) 72.353 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[291\]~126 101 COMB Unassigned 2 " "Info: 101: + IC(1.320 ns) + CELL(0.202 ns) = 72.353 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[291\]~126'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.596 ns) 74.279 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7 102 COMB Unassigned 2 " "Info: 102: + IC(1.330 ns) + CELL(0.596 ns) = 74.279 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.365 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9 103 COMB Unassigned 2 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 74.365 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.451 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11 104 COMB Unassigned 2 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 74.451 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.537 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13 105 COMB Unassigned 1 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 74.537 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.623 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15 106 COMB Unassigned 1 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 74.623 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 75.129 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16 107 COMB Unassigned 27 " "Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 75.129 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 76.655 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285 108 COMB Unassigned 3 " "Info: 108: + IC(1.320 ns) + CELL(0.206 ns) = 76.655 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.621 ns) 78.936 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1 109 COMB Unassigned 2 " "Info: 109: + IC(1.660 ns) + CELL(0.621 ns) = 78.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.022 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3 110 COMB Unassigned 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 79.022 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.108 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5 111 COMB Unassigned 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 79.108 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.194 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7 112 COMB Unassigned 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 79.194 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.280 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9 113 COMB Unassigned 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 79.280 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.366 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11 114 COMB Unassigned 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 79.366 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.452 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13 115 COMB Unassigned 1 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 79.452 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.538 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15 116 COMB Unassigned 1 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 79.538 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 80.044 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16 117 COMB Unassigned 27 " "Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 80.044 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.202 ns) 81.561 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~83 118 COMB Unassigned 2 " "Info: 118: + IC(1.315 ns) + CELL(0.202 ns) = 81.561 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.596 ns) 83.435 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5 119 COMB Unassigned 2 " "Info: 119: + IC(1.278 ns) + CELL(0.596 ns) = 83.435 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.521 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7 120 COMB Unassigned 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 83.521 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.607 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9 121 COMB Unassigned 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 83.607 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.693 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11 122 COMB Unassigned 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 83.693 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.779 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13 123 COMB Unassigned 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 83.779 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.865 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15 124 COMB Unassigned 1 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 83.865 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 84.371 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16 125 COMB Unassigned 25 " "Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 84.371 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 85.489 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[321\]~1287 126 COMB Unassigned 3 " "Info: 126: + IC(0.912 ns) + CELL(0.206 ns) = 85.489 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[321\]~1287'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 87.404 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[3\]~1 127 COMB Unassigned 2 " "Info: 127: + IC(1.294 ns) + CELL(0.621 ns) = 87.404 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.490 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[4\]~3 128 COMB Unassigned 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 87.490 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.576 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5 129 COMB Unassigned 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 87.576 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.662 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7 130 COMB Unassigned 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 87.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.748 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9 131 COMB Unassigned 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 87.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.834 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11 132 COMB Unassigned 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 87.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.920 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13 133 COMB Unassigned 1 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 87.920 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.006 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15 134 COMB Unassigned 1 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 88.006 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 88.512 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16 135 COMB Unassigned 17 " "Info: 135: + IC(0.000 ns) + CELL(0.506 ns) = 88.512 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.366 ns) 90.035 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266 136 COMB Unassigned 1 " "Info: 136: + IC(1.157 ns) + CELL(0.366 ns) = 90.035 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 91.950 ns fir:fir_top\|fir_data_20\[0\]~22 137 COMB Unassigned 1 " "Info: 137: + IC(1.294 ns) + CELL(0.621 ns) = 91.950 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.036 ns fir:fir_top\|fir_data_20\[0\]~24 138 COMB Unassigned 1 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 92.036 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.122 ns fir:fir_top\|fir_data_20\[0\]~26 139 COMB Unassigned 1 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 92.122 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~26'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.208 ns fir:fir_top\|fir_data_20\[0\]~28 140 COMB Unassigned 1 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 92.208 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.294 ns fir:fir_top\|fir_data_20\[0\]~30 141 COMB Unassigned 1 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 92.294 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~30'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.380 ns fir:fir_top\|fir_data_20\[0\]~32 142 COMB Unassigned 1 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 92.380 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 92.886 ns fir:fir_top\|fir_data_20\[0\]~33 143 COMB Unassigned 1 " "Info: 143: + IC(0.000 ns) + CELL(0.506 ns) = 92.886 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 92.994 ns fir:fir_top\|fir_data_20\[0\] 144 REG Unassigned 1 " "Info: 144: + IC(0.000 ns) + CELL(0.108 ns) = 92.994 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.911 ns ( 40.77 % ) " "Info: Total cell delay = 37.911 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "55.083 ns ( 59.23 % ) " "Info: Total interconnect delay = 55.083 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "92.994 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~3 fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 fir:fir_top|Add23~10 fir:fir_top|Add26~20 fir:fir_top|Add27~19 fir:fir_top|Add27~20 fir:fir_top|Add28~21 fir:fir_top|Add28~23 fir:fir_top|Add28~25 fir:fir_top|Add28~27 fir:fir_top|Add28~29 fir:fir_top|Add28~31 fir:fir_top|Add28~33 fir:fir_top|Add28~35 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "92.994 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~3 fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 fir:fir_top|Add23~10 fir:fir_top|Add26~20 fir:fir_top|Add27~19 fir:fir_top|Add27~20 fir:fir_top|Add28~21 fir:fir_top|Add28~23 fir:fir_top|Add28~25 fir:fir_top|Add28~27 fir:fir_top|Add28~29 fir:fir_top|Add28~31 fir:fir_top|Add28~33 fir:fir_top|Add28~35 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "92.994 ns register register " "Info: Estimated most critical path is register to register delay of 92.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fir:fir_top\|t\[7\]\[0\] 1 REG LAB_X17_Y5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y5; Fanout = 5; REG Node = 'fir:fir_top\|t\[7\]\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { fir:fir_top|t[7][0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.621 ns) 2.347 ns fir:fir_top\|Add18~1 2 COMB LAB_X24_Y5 2 " "Info: 2: + IC(1.726 ns) + CELL(0.621 ns) = 2.347 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.433 ns fir:fir_top\|Add18~3 3 COMB LAB_X24_Y5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.433 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|Add18~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add18~1 fir:fir_top|Add18~3 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.939 ns fir:fir_top\|Add18~4 4 COMB LAB_X24_Y5 7 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.939 ns; Loc. = LAB_X24_Y5; Fanout = 7; COMB Node = 'fir:fir_top\|Add18~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add18~3 fir:fir_top|Add18~4 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 4.465 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[6\]~536 5 COMB LAB_X25_Y6 2 " "Info: 5: + IC(1.320 ns) + CELL(0.206 ns) = 4.465 ns; Loc. = LAB_X25_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|romout\[0\]\[6\]~536'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 } "NODE_NAME" } } { "multcore.tdf" "" { Text "g:/quartusii/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 5.973 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~35 6 COMB LAB_X24_Y6 2 " "Info: 6: + IC(0.912 ns) + CELL(0.596 ns) = 5.973 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.059 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37 7 COMB LAB_X24_Y6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.059 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.565 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~38 8 COMB LAB_X24_Y6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.565 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2ch:auto_generated\|op_1~38'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 8.437 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~28 9 COMB LAB_X27_Y6 2 " "Info: 9: + IC(1.251 ns) + CELL(0.621 ns) = 8.437 ns; Loc. = LAB_X27_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.943 ns fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~29 10 COMB LAB_X27_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 8.943 ns; Loc. = LAB_X27_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6ch:auto_generated\|op_1~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.621 ns) 10.448 ns fir:fir_top\|Add23~9 11 COMB LAB_X26_Y6 2 " "Info: 11: + IC(0.884 ns) + CELL(0.621 ns) = 10.448 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.954 ns fir:fir_top\|Add23~10 12 COMB LAB_X26_Y6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 10.954 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|Add23~10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add23~9 fir:fir_top|Add23~10 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.624 ns) 12.899 ns fir:fir_top\|Add26~20 13 COMB LAB_X25_Y5 2 " "Info: 13: + IC(1.321 ns) + CELL(0.624 ns) = 12.899 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|Add26~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { fir:fir_top|Add23~10 fir:fir_top|Add26~20 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 14.814 ns fir:fir_top\|Add27~19 14 COMB LAB_X25_Y4 2 " "Info: 14: + IC(1.294 ns) + CELL(0.621 ns) = 14.814 ns; Loc. = LAB_X25_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~19'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|Add26~20 fir:fir_top|Add27~19 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.506 ns) 15.427 ns fir:fir_top\|Add27~20 15 COMB LAB_X25_Y3 2 " "Info: 15: + IC(0.107 ns) + CELL(0.506 ns) = 15.427 ns; Loc. = LAB_X25_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add27~20'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { fir:fir_top|Add27~19 fir:fir_top|Add27~20 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 17.342 ns fir:fir_top\|Add28~21 16 COMB LAB_X24_Y4 2 " "Info: 16: + IC(1.294 ns) + CELL(0.621 ns) = 17.342 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|Add27~20 fir:fir_top|Add28~21 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 17.535 ns fir:fir_top\|Add28~23 17 COMB LAB_X24_Y3 2 " "Info: 17: + IC(0.107 ns) + CELL(0.086 ns) = 17.535 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~23'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { fir:fir_top|Add28~21 fir:fir_top|Add28~23 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.621 ns fir:fir_top\|Add28~25 18 COMB LAB_X24_Y3 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 17.621 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~25'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~23 fir:fir_top|Add28~25 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.707 ns fir:fir_top\|Add28~27 19 COMB LAB_X24_Y3 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 17.707 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~27'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~25 fir:fir_top|Add28~27 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.793 ns fir:fir_top\|Add28~29 20 COMB LAB_X24_Y3 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 17.793 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~29'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~27 fir:fir_top|Add28~29 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.879 ns fir:fir_top\|Add28~31 21 COMB LAB_X24_Y3 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 17.879 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~31'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~29 fir:fir_top|Add28~31 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.965 ns fir:fir_top\|Add28~33 22 COMB LAB_X24_Y3 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 17.965 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~31 fir:fir_top|Add28~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.051 ns fir:fir_top\|Add28~35 23 COMB LAB_X24_Y3 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 18.051 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~35'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~33 fir:fir_top|Add28~35 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.137 ns fir:fir_top\|Add28~37 24 COMB LAB_X24_Y3 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 18.137 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~37'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~35 fir:fir_top|Add28~37 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.223 ns fir:fir_top\|Add28~39 25 COMB LAB_X24_Y3 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 18.223 ns; Loc. = LAB_X24_Y3; Fanout = 2; COMB Node = 'fir:fir_top\|Add28~39'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~37 fir:fir_top|Add28~39 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.309 ns fir:fir_top\|Add28~41 26 COMB LAB_X24_Y3 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 18.309 ns; Loc. = LAB_X24_Y3; Fanout = 1; COMB Node = 'fir:fir_top\|Add28~41'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|Add28~39 fir:fir_top|Add28~41 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.815 ns fir:fir_top\|Add28~42 27 COMB LAB_X24_Y3 11 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 18.815 ns; Loc. = LAB_X24_Y3; Fanout = 11; COMB Node = 'fir:fir_top\|Add28~42'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|Add28~41 fir:fir_top|Add28~42 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 20.687 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15 28 COMB LAB_X21_Y3 1 " "Info: 28: + IC(1.251 ns) + CELL(0.621 ns) = 20.687 ns; Loc. = LAB_X21_Y3; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.193 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16 29 COMB LAB_X21_Y3 23 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 21.193 ns; Loc. = LAB_X21_Y3; Fanout = 23; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_15_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 22.729 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360 30 COMB LAB_X22_Y5 2 " "Info: 30: + IC(0.912 ns) + CELL(0.624 ns) = 22.729 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[167\]~360'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 24.235 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1 31 COMB LAB_X21_Y5 2 " "Info: 31: + IC(0.885 ns) + CELL(0.621 ns) = 24.235 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.321 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3 32 COMB LAB_X21_Y5 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 24.321 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.407 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5 33 COMB LAB_X21_Y5 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 24.407 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.493 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7 34 COMB LAB_X21_Y5 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 24.493 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.579 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9 35 COMB LAB_X21_Y5 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 24.579 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.665 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11 36 COMB LAB_X21_Y5 2 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 24.665 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.751 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13 37 COMB LAB_X21_Y5 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 24.751 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.837 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15 38 COMB LAB_X21_Y5 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 24.837 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.343 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16 39 COMB LAB_X21_Y5 26 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 25.343 ns; Loc. = LAB_X21_Y5; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_16_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 26.879 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[183\]~1269 40 COMB LAB_X21_Y3 3 " "Info: 40: + IC(1.330 ns) + CELL(0.206 ns) = 26.879 ns; Loc. = LAB_X21_Y3; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[183\]~1269'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.621 ns) 28.803 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11 41 COMB LAB_X20_Y5 2 " "Info: 41: + IC(1.303 ns) + CELL(0.621 ns) = 28.803 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.889 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13 42 COMB LAB_X20_Y5 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 28.889 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.975 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15 43 COMB LAB_X20_Y5 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 28.975 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.481 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16 44 COMB LAB_X20_Y5 26 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.481 ns; Loc. = LAB_X20_Y5; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_17_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.206 ns) 30.964 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~1289 45 COMB LAB_X22_Y5 3 " "Info: 45: + IC(1.277 ns) + CELL(0.206 ns) = 30.964 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[191\]~1289'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.621 ns) 32.878 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5 46 COMB LAB_X21_Y4 2 " "Info: 46: + IC(1.293 ns) + CELL(0.621 ns) = 32.878 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.964 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7 47 COMB LAB_X21_Y4 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 32.964 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.050 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9 48 COMB LAB_X21_Y4 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 33.050 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.136 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11 49 COMB LAB_X21_Y4 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 33.136 ns; Loc. = LAB_X21_Y4; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.222 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13 50 COMB LAB_X21_Y4 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.222 ns; Loc. = LAB_X21_Y4; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.308 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15 51 COMB LAB_X21_Y4 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.308 ns; Loc. = LAB_X21_Y4; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.814 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16 52 COMB LAB_X21_Y4 26 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 33.814 ns; Loc. = LAB_X21_Y4; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_18_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.202 ns) 35.355 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304 53 COMB LAB_X22_Y7 2 " "Info: 53: + IC(1.339 ns) + CELL(0.202 ns) = 35.355 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[201\]~304'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.596 ns) 37.271 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3 54 COMB LAB_X22_Y6 2 " "Info: 54: + IC(1.320 ns) + CELL(0.596 ns) = 37.271 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.357 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5 55 COMB LAB_X22_Y6 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 37.357 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.443 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7 56 COMB LAB_X22_Y6 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 37.443 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.529 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9 57 COMB LAB_X22_Y6 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 37.529 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.615 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11 58 COMB LAB_X22_Y6 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 37.615 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.701 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13 59 COMB LAB_X22_Y6 1 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 37.701 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.787 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15 60 COMB LAB_X22_Y6 1 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 37.787 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.293 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16 61 COMB LAB_X22_Y6 26 " "Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 38.293 ns; Loc. = LAB_X22_Y6; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_19_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.202 ns) 40.181 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282 62 COMB LAB_X25_Y7 2 " "Info: 62: + IC(1.686 ns) + CELL(0.202 ns) = 40.181 ns; Loc. = LAB_X25_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[212\]~282'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 42.093 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3 63 COMB LAB_X21_Y7 2 " "Info: 63: + IC(1.316 ns) + CELL(0.596 ns) = 42.093 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.179 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5 64 COMB LAB_X21_Y7 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 42.179 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.265 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7 65 COMB LAB_X21_Y7 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 42.265 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.351 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9 66 COMB LAB_X21_Y7 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 42.351 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.437 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11 67 COMB LAB_X21_Y7 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 42.437 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.523 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13 68 COMB LAB_X21_Y7 1 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 42.523 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.609 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15 69 COMB LAB_X21_Y7 1 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 42.609 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 43.115 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16 70 COMB LAB_X21_Y7 26 " "Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 43.115 ns; Loc. = LAB_X21_Y7; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_20_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.366 ns) 44.647 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203 71 COMB LAB_X22_Y5 3 " "Info: 71: + IC(1.166 ns) + CELL(0.366 ns) = 44.647 ns; Loc. = LAB_X22_Y5; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[227\]~1203'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.621 ns) 46.936 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11 72 COMB LAB_X24_Y7 2 " "Info: 72: + IC(1.668 ns) + CELL(0.621 ns) = 46.936 ns; Loc. = LAB_X24_Y7; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.022 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13 73 COMB LAB_X24_Y7 1 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 47.022 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.108 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15 74 COMB LAB_X24_Y7 1 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 47.108 ns; Loc. = LAB_X24_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 47.614 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16 75 COMB LAB_X24_Y7 26 " "Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 47.614 ns; Loc. = LAB_X24_Y7; Fanout = 26; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_21_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.366 ns) 49.503 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[240\]~1207 76 COMB LAB_X21_Y6 1 " "Info: 76: + IC(1.523 ns) + CELL(0.366 ns) = 49.503 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[240\]~1207'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.621 ns) 52.151 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15 77 COMB LAB_X26_Y7 1 " "Info: 77: + IC(2.027 ns) + CELL(0.621 ns) = 52.151 ns; Loc. = LAB_X26_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 52.657 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16 78 COMB LAB_X26_Y7 27 " "Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 52.657 ns; Loc. = LAB_X26_Y7; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_22_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 54.561 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[251\]~1213 79 COMB LAB_X22_Y5 1 " "Info: 79: + IC(1.538 ns) + CELL(0.366 ns) = 54.561 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[251\]~1213'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.621 ns) 56.866 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15 80 COMB LAB_X26_Y9 1 " "Info: 80: + IC(1.684 ns) + CELL(0.621 ns) = 56.866 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 57.372 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16 81 COMB LAB_X26_Y9 27 " "Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 57.372 ns; Loc. = LAB_X26_Y9; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_23_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.366 ns) 59.276 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219 82 COMB LAB_X22_Y7 1 " "Info: 82: + IC(1.538 ns) + CELL(0.366 ns) = 59.276 ns; Loc. = LAB_X22_Y7; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[262\]~1219'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.621 ns) 61.562 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15 83 COMB LAB_X26_Y8 1 " "Info: 83: + IC(1.665 ns) + CELL(0.621 ns) = 61.562 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 62.068 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16 84 COMB LAB_X26_Y8 27 " "Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 62.068 ns; Loc. = LAB_X26_Y8; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_24_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.202 ns) 63.591 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169 85 COMB LAB_X25_Y9 2 " "Info: 85: + IC(1.321 ns) + CELL(0.202 ns) = 63.591 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[270\]~169'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.596 ns) 65.508 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9 86 COMB LAB_X24_Y8 2 " "Info: 86: + IC(1.321 ns) + CELL(0.596 ns) = 65.508 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.594 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11 87 COMB LAB_X24_Y8 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 65.594 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.680 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13 88 COMB LAB_X24_Y8 1 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 65.680 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 65.766 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15 89 COMB LAB_X24_Y8 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 65.766 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 66.272 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16 90 COMB LAB_X24_Y8 27 " "Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 66.272 ns; Loc. = LAB_X24_Y8; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_25_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 67.808 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[277\]~1283 91 COMB LAB_X25_Y10 3 " "Info: 91: + IC(1.330 ns) + CELL(0.206 ns) = 67.808 ns; Loc. = LAB_X25_Y10; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[277\]~1283'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 69.723 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[3\]~1 92 COMB LAB_X24_Y11 2 " "Info: 92: + IC(1.294 ns) + CELL(0.621 ns) = 69.723 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.809 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[4\]~3 93 COMB LAB_X24_Y11 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 69.809 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.895 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[5\]~5 94 COMB LAB_X24_Y11 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 69.895 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.981 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[6\]~7 95 COMB LAB_X24_Y11 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 69.981 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.067 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9 96 COMB LAB_X24_Y11 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 70.067 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.153 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11 97 COMB LAB_X24_Y11 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 70.153 ns; Loc. = LAB_X24_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.239 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13 98 COMB LAB_X24_Y11 1 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 70.239 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 70.325 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15 99 COMB LAB_X24_Y11 1 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 70.325 ns; Loc. = LAB_X24_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 70.831 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16 100 COMB LAB_X24_Y11 27 " "Info: 100: + IC(0.000 ns) + CELL(0.506 ns) = 70.831 ns; Loc. = LAB_X24_Y11; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_26_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.202 ns) 72.353 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[291\]~126 101 COMB LAB_X24_Y12 2 " "Info: 101: + IC(1.320 ns) + CELL(0.202 ns) = 72.353 ns; Loc. = LAB_X24_Y12; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[291\]~126'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.596 ns) 74.279 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7 102 COMB LAB_X24_Y10 2 " "Info: 102: + IC(1.330 ns) + CELL(0.596 ns) = 74.279 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.365 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9 103 COMB LAB_X24_Y10 2 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 74.365 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.451 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11 104 COMB LAB_X24_Y10 2 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 74.451 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.537 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13 105 COMB LAB_X24_Y10 1 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 74.537 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.623 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15 106 COMB LAB_X24_Y10 1 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 74.623 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 75.129 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16 107 COMB LAB_X24_Y10 27 " "Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 75.129 ns; Loc. = LAB_X24_Y10; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_27_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 76.655 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285 108 COMB LAB_X25_Y11 3 " "Info: 108: + IC(1.320 ns) + CELL(0.206 ns) = 76.655 ns; Loc. = LAB_X25_Y11; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[299\]~1285'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.621 ns) 78.936 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1 109 COMB LAB_X22_Y10 2 " "Info: 109: + IC(1.660 ns) + CELL(0.621 ns) = 78.936 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.022 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3 110 COMB LAB_X22_Y10 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 79.022 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.108 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5 111 COMB LAB_X22_Y10 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 79.108 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.194 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7 112 COMB LAB_X22_Y10 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 79.194 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.280 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9 113 COMB LAB_X22_Y10 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 79.280 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.366 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11 114 COMB LAB_X22_Y10 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 79.366 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.452 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13 115 COMB LAB_X22_Y10 1 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 79.452 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.538 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15 116 COMB LAB_X22_Y10 1 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 79.538 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 80.044 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16 117 COMB LAB_X22_Y10 27 " "Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 80.044 ns; Loc. = LAB_X22_Y10; Fanout = 27; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_28_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.202 ns) 81.561 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~83 118 COMB LAB_X18_Y10 2 " "Info: 118: + IC(1.315 ns) + CELL(0.202 ns) = 81.561 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[312\]~83'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.596 ns) 83.435 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5 119 COMB LAB_X21_Y10 2 " "Info: 119: + IC(1.278 ns) + CELL(0.596 ns) = 83.435 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.521 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7 120 COMB LAB_X21_Y10 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 83.521 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.607 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9 121 COMB LAB_X21_Y10 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 83.607 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.693 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11 122 COMB LAB_X21_Y10 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 83.693 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.779 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13 123 COMB LAB_X21_Y10 1 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 83.779 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 83.865 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15 124 COMB LAB_X21_Y10 1 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 83.865 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 84.371 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16 125 COMB LAB_X21_Y10 25 " "Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 84.371 ns; Loc. = LAB_X21_Y10; Fanout = 25; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_29_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 85.489 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[321\]~1287 126 COMB LAB_X20_Y10 3 " "Info: 126: + IC(0.912 ns) + CELL(0.206 ns) = 85.489 ns; Loc. = LAB_X20_Y10; Fanout = 3; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[321\]~1287'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 87.404 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[3\]~1 127 COMB LAB_X21_Y11 2 " "Info: 127: + IC(1.294 ns) + CELL(0.621 ns) = 87.404 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[3\]~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.490 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[4\]~3 128 COMB LAB_X21_Y11 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 87.490 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[4\]~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.576 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5 129 COMB LAB_X21_Y11 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 87.576 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[5\]~5'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.662 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7 130 COMB LAB_X21_Y11 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 87.662 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[6\]~7'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.748 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9 131 COMB LAB_X21_Y11 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 87.748 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[7\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.834 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11 132 COMB LAB_X21_Y11 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 87.834 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[8\]~11'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 87.920 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13 133 COMB LAB_X21_Y11 1 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 87.920 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[9\]~13'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.006 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15 134 COMB LAB_X21_Y11 1 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 88.006 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[10\]~15'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 88.512 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16 135 COMB LAB_X21_Y11 17 " "Info: 135: + IC(0.000 ns) + CELL(0.506 ns) = 88.512 ns; Loc. = LAB_X21_Y11; Fanout = 17; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|add_sub_30_result_int\[11\]~16'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.366 ns) 90.035 ns fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266 136 COMB LAB_X21_Y10 1 " "Info: 136: + IC(1.157 ns) + CELL(0.366 ns) = 90.035 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'fir:fir_top\|lpm_divide:Div1\|lpm_divide_1gm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_d5f:divider\|StageOut\[334\]~1266'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 } "NODE_NAME" } } { "db/alt_u_div_d5f.tdf" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/db/alt_u_div_d5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 91.950 ns fir:fir_top\|fir_data_20\[0\]~22 137 COMB LAB_X20_Y11 1 " "Info: 137: + IC(1.294 ns) + CELL(0.621 ns) = 91.950 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~22'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.036 ns fir:fir_top\|fir_data_20\[0\]~24 138 COMB LAB_X20_Y11 1 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 92.036 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~24'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.122 ns fir:fir_top\|fir_data_20\[0\]~26 139 COMB LAB_X20_Y11 1 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 92.122 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~26'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.208 ns fir:fir_top\|fir_data_20\[0\]~28 140 COMB LAB_X20_Y11 1 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 92.208 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~28'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.294 ns fir:fir_top\|fir_data_20\[0\]~30 141 COMB LAB_X20_Y11 1 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 92.294 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~30'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 92.380 ns fir:fir_top\|fir_data_20\[0\]~32 142 COMB LAB_X20_Y11 1 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 92.380 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~32'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 92.886 ns fir:fir_top\|fir_data_20\[0\]~33 143 COMB LAB_X20_Y11 1 " "Info: 143: + IC(0.000 ns) + CELL(0.506 ns) = 92.886 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'fir:fir_top\|fir_data_20\[0\]~33'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 92.994 ns fir:fir_top\|fir_data_20\[0\] 144 REG LAB_X20_Y11 1 " "Info: 144: + IC(0.000 ns) + CELL(0.108 ns) = 92.994 ns; Loc. = LAB_X20_Y11; Fanout = 1; REG Node = 'fir:fir_top\|fir_data_20\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } } { "fir.v" "" { Text "G:/project/基于FPGA的数字滤波器/fir_dac/fir.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.911 ns ( 40.77 % ) " "Info: Total cell delay = 37.911 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "55.083 ns ( 59.23 % ) " "Info: Total interconnect delay = 55.083 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "92.994 ns" { fir:fir_top|t[7][0] fir:fir_top|Add18~1 fir:fir_top|Add18~3 fir:fir_top|Add18~4 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~536 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~35 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~37 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2ch:auto_generated|op_1~38 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~28 fir:fir_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated|op_1~29 fir:fir_top|Add23~9 fir:fir_top|Add23~10 fir:fir_top|Add26~20 fir:fir_top|Add27~19 fir:fir_top|Add27~20 fir:fir_top|Add28~21 fir:fir_top|Add28~23 fir:fir_top|Add28~25 fir:fir_top|Add28~27 fir:fir_top|Add28~29 fir:fir_top|Add28~31 fir:fir_top|Add28~33 fir:fir_top|Add28~35 fir:fir_top|Add28~37 fir:fir_top|Add28~39 fir:fir_top|Add28~41 fir:fir_top|Add28~42 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_15_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[167]~360 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_16_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[183]~1269 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_17_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[191]~1289 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_18_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[201]~304 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_19_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[212]~282 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_20_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[227]~1203 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_21_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[240]~1207 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_22_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[251]~1213 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_23_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[262]~1219 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_24_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[270]~169 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_25_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[277]~1283 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_26_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[291]~126 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_27_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[299]~1285 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_28_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[312]~83 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_29_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[321]~1287 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[3]~1 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[4]~3 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[5]~5 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[6]~7 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[7]~9 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[8]~11 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[9]~13 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[10]~15 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|add_sub_30_result_int[11]~16 fir:fir_top|lpm_divide:Div1|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_d5f:divider|StageOut[334]~1266 fir:fir_top|fir_data_20[0]~22 fir:fir_top|fir_data_20[0]~24 fir:fir_top|fir_data_20[0]~26 fir:fir_top|fir_data_20[0]~28 fir:fir_top|fir_data_20[0]~30 fir:fir_top|fir_data_20[0]~32 fir:fir_top|fir_data_20[0]~33 fir:fir_top|fir_data_20[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk 0 " "Info: Pin \"sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din 0 " "Info: Pin \"din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Info: Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.fit.smsg " "Info: Generated suppressed messages file G:/project/基于FPGA的数字滤波器/fir_dac/fir_dac.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 10:55:02 2014 " "Info: Processing ended: Fri May 09 10:55:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
