wb_dma_ch_pri_enc/wire_pri27_out 1.720118 0.203191 0.542141 -0.799122 0.344639 0.964548 -0.123744 2.230551 -2.160945 -1.163016 0.336163 1.676231 -1.968613 -0.418124 2.361398 -1.654487 -1.074633 -0.116934 1.007446 -0.867998
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.816697 3.234292 -1.441789 -0.396394 -1.773039 1.251795 -2.008167 1.032683 -2.659503 1.662135 1.117474 1.699541 0.565729 -2.603824 3.781502 -0.282034 2.707261 1.117433 0.499649 -0.541694
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.509732 0.417903 1.458549 -0.306777 1.165356 -0.422946 -0.438040 1.534177 0.163077 -0.140491 0.126197 1.698625 -2.017185 2.311616 -0.313587 0.817163 -2.228142 -0.638422 1.005849 0.097715
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.896960 3.954468 -0.883355 1.191783 0.186110 -2.190071 -3.687165 1.311322 2.321456 -1.653207 -1.698641 3.917277 -0.420529 -0.932808 2.080083 1.542688 2.196034 -2.204408 0.849272 -1.022305
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.517964 0.402495 1.377026 -0.324961 1.139903 -0.376115 -0.448207 1.495741 0.093784 -0.155104 0.166673 1.677739 -1.994527 2.248201 -0.243764 0.759213 -2.178484 -0.618500 1.009577 0.075354
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.812112 -0.003919 0.868183 -2.176575 1.074760 1.755599 2.769431 0.869573 -2.964230 0.659792 1.328025 0.707930 -5.589036 0.449438 -0.864062 -0.550689 -0.302506 0.305324 2.839575 -0.375869
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.961807 -1.370681 -0.804662 -1.279334 -0.759644 1.004551 0.607424 0.866597 -2.737445 0.280535 0.122936 -0.892590 -2.420923 -1.604238 0.426239 -1.344312 2.314380 0.657487 0.339039 -1.430123
wb_dma_ch_rf/assign_1_ch_adr0 1.032189 -4.136481 3.380666 -2.476070 -4.122897 -3.404532 -0.497511 0.606699 2.398194 -0.491162 -2.407000 -2.536270 -1.073856 -0.157570 -4.060730 0.746984 2.733244 -0.100147 -1.653260 1.122200
wb_dma_ch_rf/reg_ch_busy 3.710672 2.515932 -1.460160 -0.815711 0.109946 -4.818578 -0.220599 -2.472454 -0.476408 0.666120 -0.582805 0.844143 -2.118595 0.896845 -4.688388 1.863337 -2.329350 -1.129628 -1.898319 1.408314
wb_dma_wb_slv/always_5 -6.505853 1.891330 0.889908 1.767436 0.574234 -3.262902 0.774910 1.428295 1.354408 0.046521 -0.155371 -2.538063 1.969875 -2.058914 1.204087 -3.518174 -0.582844 -2.301008 -2.255777 -1.232430
wb_dma_wb_slv/always_4 -3.861079 2.850919 7.041926 0.672058 -5.249784 -2.654740 -3.839307 1.695815 -0.796353 5.982488 -1.004519 -2.850921 1.764968 -2.157798 -3.190103 1.505992 -0.340187 -2.934922 0.545561 0.556472
wb_dma_wb_slv/always_3 0.739541 1.308432 2.854536 -2.899023 -3.700393 -2.439369 3.303799 0.643113 -1.597232 4.219593 0.138037 -0.610626 -1.661366 2.070830 -2.182367 3.446099 1.686146 3.580332 -2.583335 1.180115
wb_dma_wb_slv/always_1 -0.598072 2.975979 5.645937 -2.443619 -4.466271 -5.071813 -2.445590 1.937190 1.021822 4.036077 -1.341286 2.231257 0.058612 1.972190 -4.363902 2.516021 -2.607637 -1.170088 -0.048922 2.211310
wb_dma_ch_sel/always_44/case_1/cond -0.141397 -2.737369 1.641605 -3.323831 -4.506618 -4.790299 0.178594 1.476988 0.343621 1.467730 -0.744211 -3.442353 -2.762517 -2.623258 -3.083710 -0.565755 4.242766 -0.281680 0.601271 -0.153775
wb_dma_rf/wire_ch0_csr 0.877322 1.053295 0.647000 -1.339566 -2.812408 -4.730500 -1.848189 0.206155 1.581921 1.316625 -1.009315 1.933555 2.318000 3.005838 -4.307819 1.612710 -1.535484 -0.469175 -2.739686 4.656207
wb_dma_de/wire_done 1.459888 3.378110 0.276254 1.402975 0.597718 2.550817 -2.202594 0.051922 -1.683567 -0.468502 -0.833902 3.289018 -0.077842 1.530376 0.887285 0.517360 -0.178129 -0.854711 -2.856966 0.420503
wb_dma_ch_pri_enc/wire_pri11_out 1.775437 0.182146 0.550995 -0.847425 0.242879 0.947620 -0.188484 2.167346 -2.175316 -1.079117 0.342308 1.663519 -1.907637 -0.402997 2.240654 -1.531433 -1.111794 -0.107304 1.063245 -0.876537
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.309973 4.022424 -0.473734 1.589724 3.108887 4.288228 1.016874 -2.768121 -1.061208 -0.236154 0.644667 3.228686 -1.460518 2.874172 -1.139718 0.968434 -0.866552 -0.414812 -1.548476 1.691372
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.223680 0.630672 -1.681680 -0.350246 1.749119 3.066389 3.450685 -2.296422 -1.662261 -0.492223 1.659631 0.108638 -1.480009 -1.014250 0.177448 -1.395207 0.304797 0.965031 1.387671 0.488624
wb_dma_de/always_13/stmt_1 3.602653 2.523918 -1.770646 -0.070250 -1.433247 -2.081817 -1.405673 0.621202 0.051973 -2.006967 -2.390946 3.289384 0.802713 -1.249296 1.845831 0.604910 1.568760 -0.083920 -1.791403 -0.488741
wb_dma_de/always_4/if_1 1.920688 2.516970 1.183843 1.047882 0.954041 1.195294 0.010371 -0.151074 -1.002489 -2.103946 -2.049738 2.586907 -1.236600 0.619003 -0.176519 -1.251977 -1.062549 -1.713843 -3.220347 -0.250995
wb_dma_ch_arb/input_req -1.081697 -0.224503 -1.076699 -2.661564 -0.276456 0.064211 1.788997 2.486708 -5.019690 -0.386170 3.186701 0.305906 -3.839478 2.536792 -2.728918 -0.400035 1.809257 -0.138272 -0.319738 4.453103
wb_dma_wb_mast/input_mast_din -1.219398 0.568008 0.438677 0.239132 -1.609447 3.207283 -3.088759 1.238199 -2.235107 2.027984 2.435343 0.923767 3.414730 1.185443 2.824072 1.447607 -0.541104 1.669058 -0.301786 1.366861
wb_dma_ch_pri_enc/wire_pri20_out 1.730808 0.209117 0.497352 -0.808355 0.398723 0.985450 -0.146517 2.109402 -2.131856 -1.076269 0.381805 1.654504 -1.960394 -0.306232 2.224330 -1.504724 -1.160276 -0.103004 1.081393 -0.872178
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.272914 -0.204448 0.287561 0.713353 -0.486468 -1.308174 0.681051 0.406851 0.948108 -2.334977 -1.253065 -1.395432 0.859113 -1.478128 -0.036949 -3.275443 2.301057 -1.240871 -3.514953 0.608890
wb_dma_ch_rf/always_26/if_1/if_1 1.481538 3.237313 -1.953774 -0.534012 -0.996975 -3.665329 0.606536 1.592806 -0.361702 0.333724 -2.291466 3.331221 -0.522006 0.561452 0.624724 3.710429 1.396367 0.467132 -0.706597 -1.893140
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 3.231413 -1.007752 -0.219751 -0.110556 -0.694758 1.853499 -2.273039 -0.857039 -1.882058 1.129704 -1.528708 0.778704 -1.003443 0.782823 -2.843672 3.636029 0.053541 -0.460146 2.326115 -0.048084
wb_dma_ch_sel/assign_145_req_p0/expr_1 -1.635737 1.743708 -0.584009 1.268995 -0.238853 -1.767528 1.004061 -0.234678 -0.371850 -1.034382 -2.026427 -1.471410 0.683850 -2.987484 0.130937 -1.933621 1.358171 -1.858638 -2.908779 -1.578300
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.614969 -0.118303 -1.877059 0.469568 1.095333 1.993792 0.934659 -0.855797 -1.144609 -1.269649 0.493204 0.185283 -0.114294 -1.000585 1.395359 -1.787150 0.795379 0.503549 -0.475933 -0.431646
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.409771 0.192008 0.356403 0.871104 0.409184 -0.763362 -2.622034 0.811220 0.195821 -0.216361 -0.275856 0.889789 -0.398987 0.402723 -0.975965 2.052871 -0.375724 -1.907358 1.962414 -0.054658
wb_dma_ch_sel/wire_ch_sel 2.834484 1.402900 0.567078 -3.084139 -2.379817 -4.515679 1.530671 -1.107988 1.315589 -0.373467 -0.971804 0.928217 -1.366143 0.680485 -4.113065 0.655112 -0.106062 0.014508 -1.735903 3.300348
wb_dma_rf/inst_u19 -0.359327 -0.146079 0.801078 -0.185664 -0.276161 -0.336606 0.563695 2.571261 -1.274902 -3.367786 -0.897343 0.291256 -1.130352 -1.806869 2.080582 -4.685091 1.315354 -1.281724 -2.346410 -0.177881
wb_dma_rf/inst_u18 -0.434836 -0.024510 0.791380 -0.102577 -0.173607 -0.337187 0.536423 2.565789 -1.287624 -3.421459 -0.855729 0.313101 -1.113817 -1.845863 2.190333 -4.833300 1.222013 -1.311053 -2.402321 -0.224580
wb_dma_rf/inst_u17 -0.412299 -0.085314 0.847395 -0.229015 -0.176693 -0.284703 0.524714 2.630521 -1.273000 -3.238045 -0.782505 0.384182 -1.229991 -1.645530 2.076172 -4.615609 1.069129 -1.252657 -2.202791 -0.156496
wb_dma_rf/inst_u16 -0.337962 0.034189 0.829112 -0.148614 -0.170347 -0.161812 0.594982 2.578471 -1.325944 -3.454280 -0.937512 0.445641 -1.211782 -1.721954 2.089134 -4.730625 1.282195 -1.316429 -2.469566 -0.071088
wb_dma_rf/inst_u15 -0.448744 -0.011206 0.799006 -0.147716 -0.278445 -0.345552 0.596983 2.612939 -1.264763 -3.418804 -0.963329 0.303978 -1.180943 -1.868108 2.118666 -4.788692 1.342190 -1.369298 -2.446275 -0.100433
wb_dma_rf/inst_u14 -0.480948 -0.027460 0.904855 -0.157822 -0.198073 -0.368642 0.550044 2.612185 -1.203445 -3.333851 -0.906731 0.336629 -1.182250 -1.665304 2.031747 -4.628085 1.167823 -1.342702 -2.353144 -0.121328
wb_dma_rf/inst_u13 -0.521378 -0.030400 0.782927 -0.136501 -0.315114 -0.438318 0.539326 2.557791 -1.243349 -3.357405 -0.940856 0.231533 -1.083493 -1.896106 2.123410 -4.730957 1.303541 -1.332621 -2.446027 -0.169234
wb_dma_rf/inst_u12 -0.569739 -0.045785 0.758422 -0.100182 -0.229122 -0.304550 0.592607 2.642703 -1.274856 -3.520829 -0.883759 0.213611 -1.051919 -2.041225 2.360498 -5.041960 1.373182 -1.349158 -2.520775 -0.248098
wb_dma_rf/inst_u11 -0.340089 -0.094617 0.780166 -0.160491 -0.215549 -0.318431 0.563529 2.460236 -1.260851 -3.283796 -0.861600 0.355547 -1.207924 -1.606543 1.868161 -4.476410 1.259296 -1.258457 -2.331367 -0.047021
wb_dma_rf/inst_u10 -0.388623 0.004317 0.961823 -0.216503 -0.225051 -0.367022 0.538313 2.573887 -1.211383 -3.219254 -0.902282 0.436395 -1.304543 -1.443270 1.814096 -4.357342 1.134590 -1.350350 -2.292492 0.025182
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -0.731640 2.162962 6.040720 1.091926 -0.190422 3.692451 3.517880 -2.044629 0.868984 -1.721501 -2.012306 1.192040 1.963530 1.371053 -1.894509 -1.608062 -3.668970 -1.319947 -4.446653 2.069051
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.441294 -3.145215 -2.242685 0.573189 -1.991587 0.254526 -1.516378 1.779559 -5.158685 -0.560953 -1.061065 -3.902451 0.555775 -5.131940 1.775257 -0.122299 2.448152 -0.421146 1.137059 -1.852348
wb_dma/input_wb1_ack_i 0.608048 0.801811 0.693606 -0.691198 0.462744 -1.633104 -0.831650 2.880273 -3.823284 0.657398 -0.453485 2.156435 -4.224374 2.716774 -2.526736 2.959407 -0.130407 -0.830076 -1.133575 1.772574
wb_dma/wire_slv0_we 1.281457 1.876724 2.751571 -2.494103 -3.751400 -2.531690 3.035887 -0.283795 -1.173434 4.366163 -0.405914 -0.958638 -1.139660 1.609269 -2.505630 3.839694 1.355962 3.108665 -3.021236 1.019708
wb_dma_ch_rf/reg_ch_sz_inf 1.736172 0.851206 -0.260317 1.087748 0.636297 -0.887171 -1.307116 -1.973750 1.358934 0.768719 -1.384713 0.586811 0.409195 0.834793 -1.642193 2.452124 -1.759561 -0.630420 -0.367032 -1.045274
wb_dma_ch_rf 1.606683 1.239406 1.652631 -1.469822 -2.669959 -1.781122 -1.001616 -0.246134 -1.122557 3.672941 -1.859975 -0.091158 -1.335574 2.186591 -5.687755 5.323724 0.982927 -0.287336 -0.348911 2.331264
wb_dma_ch_sel/wire_gnt_p1_d 0.540988 0.451043 1.419814 -0.284192 1.174911 -0.402691 -0.442464 1.574457 0.134733 -0.218360 0.176446 1.712121 -2.028307 2.245544 -0.176906 0.680574 -2.244823 -0.667861 0.986584 0.074019
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.514868 5.991992 -0.618619 0.714299 -0.265764 2.525670 0.632896 -2.770384 -1.786811 1.386433 0.011037 2.444108 -0.009913 -1.648377 0.290086 0.242689 1.801192 0.010503 -1.734801 0.793067
wb_dma_ch_sel/input_ch1_txsz 0.623440 1.065986 1.350842 -0.992058 -1.310300 0.471289 -3.270172 3.290158 -1.840032 1.749958 1.103030 2.091646 -0.556078 1.289253 2.150652 1.794189 -0.767376 0.355325 1.815058 0.240273
wb_dma/wire_ch3_txsz 1.278543 -0.288580 -0.999755 -0.503378 -0.819134 1.469815 0.303454 0.687466 -2.435318 -1.008844 0.238687 0.001111 0.008012 -2.757985 2.704860 -2.470784 1.109413 0.594395 0.095702 -1.002767
wb_dma_ch_sel/assign_7_pri2 0.644110 -0.121012 -1.934346 0.444665 1.135146 2.045477 0.987718 -0.853503 -1.214145 -1.285564 0.514991 0.162332 -0.090372 -1.000582 1.411609 -1.887400 0.838047 0.508193 -0.470184 -0.461803
wb_dma_ch_pri_enc/inst_u30 1.793356 0.196244 0.457692 -0.872474 0.262792 1.013889 -0.159338 2.197173 -2.222359 -1.084343 0.352701 1.674532 -1.985980 -0.397558 2.281112 -1.534160 -1.063965 -0.090210 1.087139 -0.844243
wb_dma/assign_3_dma_nd -0.874319 1.555269 -1.016754 1.401465 1.329547 3.317003 2.504770 -1.379124 -1.321860 -3.279433 -0.620957 0.674161 0.115244 -0.791888 0.637806 -4.110312 2.654143 -0.578669 -4.612301 1.194892
wb_dma_ch_rf/assign_6_pointer 6.116060 -2.035221 -1.512293 -1.229227 -1.228375 3.004005 -0.208559 -1.610502 -5.292771 0.276522 -0.889889 0.819010 -1.268224 -0.932639 -2.823083 2.601360 -1.074103 0.402372 3.330786 0.390736
wb_dma_ch_rf/wire_ch_adr0_dewe -0.702562 -1.903643 -0.600842 -0.252488 -0.765514 -2.545113 -0.764060 0.894418 0.965472 -0.338434 -0.100517 -1.809914 0.555411 -1.656024 0.644297 -0.953410 0.657158 -0.167319 0.617899 -0.901129
wb_dma_ch_pri_enc/always_2/if_1/cond 1.722325 0.222243 0.571392 -0.814150 0.214560 0.906060 -0.134917 2.225420 -2.141402 -1.116446 0.325552 1.643243 -1.950734 -0.405616 2.214360 -1.584360 -1.060071 -0.154580 0.992389 -0.801848
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.339200 -2.046485 -1.490389 -1.147246 -1.952850 0.593705 0.095607 0.766098 -4.547183 -1.220344 -0.261217 0.035054 0.558995 -2.291890 1.099160 -1.258924 -0.464712 0.975033 -0.264201 -0.315008
wb_dma_ch_sel/input_ch0_txsz 1.230313 5.498398 -0.862974 1.469985 -0.969155 1.403161 -1.934669 -1.343975 -1.463404 0.604284 -1.290060 2.798070 1.175473 -1.447461 1.309239 0.112555 2.523257 -0.472775 -3.678385 -0.028197
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.853694 1.518889 0.767547 -3.218870 -2.427739 -4.645792 1.628024 -1.051162 1.447428 -0.321870 -1.016945 1.000111 -1.481362 0.877710 -4.256653 0.909653 -0.195303 0.044462 -1.649734 3.440881
wb_dma_ch_sel/always_3 -0.265039 2.927408 -0.604807 -0.032549 -0.454054 4.925253 1.957827 -1.015348 -3.513764 -0.329945 1.513521 1.000250 0.205348 -1.499742 1.515576 -2.223412 3.093188 0.825260 -1.743217 2.323231
wb_dma_rf/input_de_txsz_we -1.582976 3.445904 -1.817586 3.601205 2.005965 2.306675 -2.196364 -2.554967 0.226761 0.059690 0.096873 1.077886 3.467124 -0.149260 2.073610 -1.512047 -0.913648 -0.702726 -3.816257 -0.884704
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.911907 -1.469637 -0.925196 -1.263009 -0.649655 1.149800 0.692635 0.841344 -2.772352 0.247812 0.203805 -0.927345 -2.455410 -1.683314 0.527963 -1.480333 2.342504 0.698160 0.409007 -1.512924
wb_dma_ch_sel/assign_145_req_p0 -1.597082 1.959002 -0.547619 1.255845 -0.200785 -1.465578 1.175034 -0.361577 -0.478521 -0.971232 -2.057723 -1.303737 0.608078 -2.792991 -0.074158 -1.676317 1.427213 -1.813727 -3.003047 -1.473799
wb_dma_de/always_3/if_1/if_1/cond -2.631281 1.719768 0.319461 0.228254 0.587906 -0.835803 1.389546 0.543513 -0.201053 1.269973 0.199064 -0.673673 -0.381108 0.155277 -0.634947 0.908819 -0.238111 -0.746046 0.421109 -0.308593
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.050208 -1.423969 -0.887501 -1.319869 -0.724705 1.129840 0.686332 0.888844 -2.836074 0.224192 0.210745 -0.846508 -2.435790 -1.729594 0.575988 -1.452858 2.260711 0.717336 0.453525 -1.436766
wb_dma_rf/always_1/case_1 3.513598 2.330225 5.180931 -0.360486 -2.709733 -5.756936 -2.320175 -1.408607 0.944518 5.079318 -1.846846 3.806765 -3.934229 3.453714 -8.353951 5.112088 -1.089690 -1.184682 0.057300 0.254201
wb_dma_rf/always_2/if_1/if_1/stmt_1 1.007232 1.109910 1.227688 0.645283 -0.482371 -3.673858 -1.539154 0.866392 -0.983249 1.147421 -0.775490 0.879772 -1.422802 -0.065907 -1.721012 1.149030 -1.519818 -1.527257 0.389259 -1.741925
wb_dma_ch_sel/assign_99_valid/expr_1 -0.858932 2.009289 2.467961 -0.335597 -2.391362 -0.132984 2.317292 -1.369790 2.443408 0.249837 -2.978850 -2.684675 -1.057838 -3.039611 -2.357236 1.360791 5.904704 -1.302922 -0.702733 0.889939
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.160471 -0.242003 0.333701 0.682420 -0.576130 -1.319321 0.673982 0.450046 0.877080 -2.295992 -1.295016 -1.347687 0.840256 -1.442081 -0.139719 -3.204787 2.368894 -1.238701 -3.536033 0.704938
wb_dma_wb_slv/reg_slv_adr -0.754976 2.975850 5.480928 -2.320477 -4.233897 -5.144236 -2.336297 1.944518 1.053679 3.965543 -1.267098 2.276875 -0.081990 1.946540 -4.318777 2.315381 -2.549868 -1.246464 0.024319 2.037987
wb_dma_ch_sel/assign_8_pri2 0.684741 -0.130603 -2.010955 0.445791 1.171756 2.137212 1.038766 -0.894477 -1.269608 -1.353528 0.557805 0.209772 -0.118961 -1.054255 1.530589 -1.955745 0.899868 0.535635 -0.467641 -0.479568
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.809173 0.861283 -0.258772 1.063021 0.641027 -0.973031 -1.392519 -1.990321 1.312556 0.843259 -1.386256 0.624878 0.359177 0.888598 -1.727913 2.578193 -1.850056 -0.604949 -0.325037 -1.059473
wb_dma_wb_mast/wire_wb_cyc_o 0.498913 0.461420 1.477659 -0.334180 1.108641 -0.421035 -0.445427 1.542678 0.128470 -0.154988 0.142539 1.688797 -1.961716 2.277879 -0.248596 0.795468 -2.153344 -0.679631 1.005679 0.115322
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.389374 -0.407652 0.461581 -0.810931 -0.899347 0.121251 0.449652 0.174935 -1.241245 2.164672 -0.574302 -0.818977 -0.907865 1.279135 -1.558692 2.742146 0.961582 1.190783 -0.114456 0.156216
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.699004 0.176739 0.610523 -0.843569 0.339683 0.894655 -0.124725 2.225594 -2.143274 -1.116680 0.339352 1.650947 -1.988586 -0.340901 2.253159 -1.625097 -1.169439 -0.148833 1.084455 -0.865663
wb_dma/wire_paused 0.352014 0.252098 0.390683 0.861042 0.368156 -0.776334 -2.593357 0.906755 0.172045 -0.299864 -0.260448 0.887171 -0.403891 0.324552 -0.888918 1.905549 -0.325230 -1.888449 1.865280 -0.026254
wb_dma_ch_rf/always_8/stmt_1/expr_1 3.570204 2.407324 -1.495340 -0.794104 0.158675 -4.604752 -0.232615 -2.438420 -0.416513 0.714461 -0.563984 0.800266 -1.999849 0.957430 -4.509895 1.902444 -2.335881 -1.046602 -1.719756 1.251315
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.482476 0.457251 1.474000 -0.317635 1.093205 -0.403597 -0.405779 1.546081 0.148454 -0.215470 0.113530 1.706546 -1.985059 2.271421 -0.304391 0.725271 -2.149562 -0.640057 0.974822 0.114806
wb_dma_de/assign_67_dma_done_all 1.010314 2.839268 -1.094692 1.730519 -0.406665 2.909839 -1.730286 -1.595068 -1.673654 -0.224040 -1.000303 1.614588 1.811100 -0.447177 0.848309 -0.007446 1.795420 -0.183148 -3.762999 0.328315
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.247982 0.666391 0.986277 -0.728549 -1.347255 -0.209333 -2.105705 0.342776 0.268072 -1.467491 -0.243154 -0.673269 -0.304035 -0.108376 -2.800707 3.821901 1.487000 -2.527949 1.336750 4.685831
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.480285 -0.653750 -0.621370 -2.022818 -0.249099 2.014420 3.014310 -0.451516 -3.196678 0.937838 1.183042 -1.030808 -3.764125 -1.769427 -0.687605 -1.071618 1.969313 1.046872 1.997120 -0.574224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.056103 1.655183 0.623136 0.223195 -0.410431 -1.223683 1.539372 1.286521 1.351597 -0.843346 0.170865 -1.400493 1.710204 0.395943 -0.786989 -2.798838 2.320120 -1.494410 -3.302717 3.056614
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -4.366983 0.729383 -0.071199 -1.775059 -0.500829 0.972228 4.434864 0.722759 -1.924816 0.218796 1.532539 -2.366912 -2.004412 -1.305650 -1.277326 -3.774392 3.828440 -0.251329 -0.892376 2.324145
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.028242 -1.417615 -0.925946 -1.308766 -0.722178 1.109598 0.704399 0.896769 -2.890287 0.162691 0.155280 -0.878449 -2.462725 -1.808761 0.644192 -1.575004 2.400540 0.696327 0.353051 -1.514140
wb_dma_ch_sel/always_39/case_1/stmt_4 0.635224 -0.157663 -1.890163 0.406795 1.093933 2.008833 0.984231 -0.848490 -1.193418 -1.268847 0.536886 0.207701 -0.147736 -1.011759 1.400397 -1.843435 0.858440 0.525666 -0.436777 -0.455246
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.778660 0.218953 0.617687 -0.851833 0.341397 0.873943 -0.159574 2.208122 -2.143158 -1.063386 0.343449 1.775500 -2.063733 -0.235337 2.135719 -1.483641 -1.189312 -0.154109 1.094691 -0.777858
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.901785 1.650253 0.621409 0.217506 -0.411290 -1.080210 1.514632 1.249470 1.241470 -0.847428 0.128761 -1.309542 1.675878 0.432842 -0.782993 -2.738228 2.322994 -1.447632 -3.360144 3.072371
wb_dma_ch_pri_enc/wire_pri14_out 1.781185 0.196920 0.500913 -0.852575 0.263651 0.976083 -0.159752 2.252669 -2.230800 -1.183219 0.313384 1.655758 -1.932503 -0.485999 2.389525 -1.651171 -1.002018 -0.111967 1.034899 -0.867009
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.814169 1.535441 -0.990428 1.357112 1.309412 3.271793 2.551147 -1.363518 -1.325530 -3.228776 -0.656505 0.694548 0.081467 -0.717824 0.520184 -3.999485 2.641420 -0.576568 -4.554150 1.229589
wb_dma_rf/wire_ch6_csr 0.453709 -0.037126 0.765292 -0.892127 -2.537032 0.804808 -0.380147 0.381577 -0.515258 1.527472 -2.662246 -0.666611 0.128223 1.130312 -2.951261 4.865501 2.901928 0.036244 -0.466301 1.520916
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -3.567697 2.075304 1.234304 1.986580 0.900117 0.049129 0.249800 0.066892 0.836643 -1.207724 -0.212604 -0.220109 2.070342 -0.851715 1.525087 -4.118541 -1.088741 -1.527953 -3.479361 -0.155025
wb_dma_wb_if/input_wb_we_i -6.623641 0.306060 4.989330 1.654555 0.395375 -0.479603 -1.271840 4.227283 0.453548 -1.482133 0.891611 -1.614683 3.795596 1.041780 3.075781 -3.294219 -5.759710 -2.308053 -2.907890 0.435002
wb_dma_ch_sel/assign_141_req_p0 -1.489782 1.753663 -0.606719 1.257376 -0.191500 -1.536470 1.030371 -0.368224 -0.389291 -0.890441 -2.040898 -1.389111 0.639163 -2.866134 -0.049658 -1.668599 1.296423 -1.818188 -2.825511 -1.592953
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.910956 -0.015496 0.330907 0.119651 -0.874279 -0.356357 0.318768 0.766813 1.767929 -2.330784 -0.011802 -0.931365 2.312246 0.063448 0.053551 -4.203116 2.637356 -0.845881 -3.890993 3.421634
wb_dma_ch_sel_checker 0.638159 -0.193480 0.960807 -0.980455 -1.970595 -0.615566 -0.720941 1.611238 -1.180461 0.296872 -0.276065 -0.211779 0.113405 -1.789233 1.272251 -0.567006 0.199753 0.073195 0.583314 -0.606001
wb_dma_ch_rf/reg_ch_dis 1.235705 4.131492 -1.393084 0.050028 -0.929824 -2.835500 -0.119240 1.178061 -0.149851 -0.680463 -2.126545 2.764366 0.399482 -0.945880 1.224152 1.717947 1.271000 -0.708541 -1.189377 -0.692818
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 3.794207 -1.170458 -1.228929 -1.830533 -1.316877 1.691746 2.599229 -0.619815 -4.944968 -0.552761 0.874889 -0.025845 -0.639649 -2.361345 -0.028509 -0.985773 -1.003479 1.369155 1.429774 0.672170
wb_dma_rf/wire_ch0_am1 1.422110 0.644093 -1.543568 -1.103481 -0.334203 -1.652687 2.156366 0.318342 2.097666 -0.643817 -1.474062 2.232412 -0.892763 0.829849 0.620429 2.384462 2.652896 1.543625 0.538139 -1.472415
wb_dma_ch_rf/wire_pointer_we 0.353433 -0.503604 0.523774 -0.855888 -0.859357 0.096852 0.500440 0.171150 -1.150155 2.184572 -0.560029 -0.901434 -0.963032 1.309614 -1.612118 2.705736 0.917605 1.238193 -0.070403 0.073703
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.293901 -1.900243 1.795733 0.465586 -0.422212 1.513631 -0.947745 0.365761 0.569303 -1.731499 -0.482951 -1.229003 2.222882 0.573729 0.404386 -0.104011 -1.728619 -0.249094 -1.332716 0.994849
wb_dma_wb_slv/always_3/stmt_1 0.624605 1.340908 3.071319 -2.834517 -3.706270 -2.391863 3.050978 0.761981 -1.679967 4.200265 0.159272 -0.768473 -1.809584 2.105906 -2.443752 3.433016 1.757972 3.233056 -2.648656 1.516783
wb_dma_ch_rf/always_2/if_1/if_1 3.882342 -1.205423 -1.263838 -1.836953 -1.374090 1.594624 2.417056 -0.600910 -4.931867 -0.458924 0.799693 -0.037244 -0.637083 -2.288865 -0.063579 -0.780289 -0.980759 1.337221 1.512195 0.586442
wb_dma_pri_enc_sub/assign_1_pri_out 1.783070 0.202285 0.553644 -0.822234 0.304598 0.964443 -0.140509 2.265600 -2.209318 -1.126530 0.391547 1.696048 -1.977103 -0.439876 2.387291 -1.641713 -1.157558 -0.102676 1.107477 -0.889366
wb_dma_ch_sel/input_ch0_adr0 -1.919313 -1.384505 2.404182 -1.916217 -5.036518 -3.729669 -0.095673 1.435517 1.826251 1.731461 -1.783021 -3.585959 1.765714 -4.710614 0.418163 -2.253633 2.691407 -0.052599 0.421872 -1.087637
wb_dma_ch_sel/input_ch0_adr1 -2.564982 1.738098 0.313173 0.198936 0.516576 -0.875136 1.352995 0.537381 -0.264213 1.434691 0.195214 -0.627250 -0.483239 0.246541 -0.735778 1.177895 -0.231466 -0.729550 0.474747 -0.279356
wb_dma_wb_slv/assign_4 -0.949875 0.127584 -0.424706 0.103891 1.068135 -2.714125 -1.834562 -0.618424 -0.461809 2.589630 2.327220 0.435834 -2.221440 4.205094 -5.526644 2.958090 -0.254259 -0.558550 -1.121089 5.469100
wb_dma_wb_mast/input_wb_data_i 0.675858 -1.147942 0.265421 -0.693853 -3.107638 -1.907573 -1.904512 1.110469 -3.448449 1.830429 -0.327333 0.063814 0.650984 1.568890 -3.302134 6.510232 0.674802 0.035457 -1.514204 1.097307
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.463748 -0.529241 -0.564966 -1.984236 -0.201528 2.121870 3.037368 -0.495001 -3.270639 0.935702 1.263312 -0.916058 -3.664780 -1.773519 -0.604658 -1.106614 1.738928 1.013489 2.055000 -0.477499
wb_dma_de/wire_adr1_cnt_next1 -0.043089 1.489210 -0.772008 -1.654423 0.329941 1.652112 3.520791 -1.394841 2.722810 -1.028693 1.338318 1.446708 0.318590 0.650879 0.440489 -0.663941 1.616055 1.344141 1.787525 3.072918
wb_dma_ch_sel/inst_u2 0.529472 0.427789 1.471725 -0.292680 1.108819 -0.397114 -0.434178 1.517697 0.164688 -0.174488 0.149992 1.692210 -1.983027 2.268371 -0.258383 0.710769 -2.199207 -0.674144 0.990290 0.080106
wb_dma_ch_sel/inst_u1 -1.637110 0.254642 -2.363041 -3.868331 -3.267413 0.502356 4.378724 1.073485 -2.632241 -1.048742 1.983789 -1.020942 -0.219509 -1.383416 -1.061480 -1.332971 5.967082 1.172272 -0.008024 5.042365
wb_dma_ch_sel/inst_u0 1.697382 0.190524 0.602664 -0.842310 0.276136 0.930985 -0.153079 2.274705 -2.114661 -1.140714 0.337893 1.630706 -1.983628 -0.394170 2.298428 -1.646122 -1.119925 -0.122007 1.075846 -0.881504
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.761635 0.197514 0.557120 -0.851944 0.324390 0.957875 -0.149107 2.264508 -2.213457 -1.100245 0.336603 1.706750 -2.009178 -0.358205 2.301165 -1.601023 -1.165384 -0.136302 1.122056 -0.862702
wb_dma/wire_adr0 -0.080935 -2.828714 1.779335 -3.395767 -4.597045 -4.772684 0.194655 1.489426 0.410433 1.325808 -0.767942 -3.334847 -2.751073 -2.476032 -3.254724 -0.546080 4.229706 -0.322352 0.512411 0.035513
wb_dma/wire_adr1 -1.853199 2.454388 0.442755 -0.606918 1.154521 0.371120 3.931419 -0.938210 -0.864409 1.998106 1.408024 -0.701836 -1.796088 0.041542 -1.736787 1.279205 -0.745711 -0.237460 2.286797 0.683842
wb_dma_ch_sel/assign_131_req_p0/expr_1 -2.721893 1.358106 -0.289918 -0.711023 -0.012151 0.099056 3.118373 -1.038521 -0.561838 0.819100 0.180268 -1.940823 -1.310490 -0.804168 -2.497374 -1.630404 2.053767 -0.810177 -1.213286 1.199255
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.956179 -1.547338 -0.948450 -1.324871 -0.723381 1.165052 0.762806 0.867786 -2.842876 0.187062 0.209671 -0.990565 -2.569607 -1.779338 0.589832 -1.591553 2.449712 0.731567 0.390708 -1.501915
wb_dma_ch_rf/assign_18_pointer_we 0.386757 -0.368026 0.481064 -0.739464 -0.870297 0.112092 0.356720 0.158791 -1.200621 2.188891 -0.596627 -0.770283 -0.910608 1.404258 -1.689582 2.838739 0.894872 1.141776 -0.155102 0.136359
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.338013 -1.826328 1.732886 0.429534 -0.469955 1.504554 -0.919824 0.435432 0.493686 -1.699367 -0.519192 -1.274786 2.176546 0.498506 0.375301 -0.113005 -1.644153 -0.264074 -1.371787 1.015650
wb_dma_ch_sel/wire_req_p0 -1.513358 -0.674188 -2.338334 -2.424948 -1.307368 0.088693 2.031190 0.985101 -5.115777 0.220231 3.260724 -1.264271 -2.094431 0.787499 -3.021447 -0.443534 3.453943 0.531629 -0.922773 4.464799
wb_dma_ch_sel/wire_req_p1 0.452040 0.422967 1.445563 -0.319680 1.084199 -0.413780 -0.394505 1.512885 0.138911 -0.190943 0.095532 1.655428 -1.919404 2.190448 -0.252059 0.659520 -2.083174 -0.661162 0.891715 0.109633
wb_dma/wire_ndnr -0.103459 2.758953 -0.670562 -0.125102 -0.525424 4.953972 2.089619 -1.076815 -3.631460 -0.320251 1.517739 0.888456 0.120912 -1.550797 1.450079 -2.164003 3.134766 0.869538 -1.598787 2.328541
wb_dma_de/reg_mast0_drdy_r 0.119742 -1.370803 -2.359977 -0.527450 -2.028230 0.283810 -2.622254 1.715812 -2.051065 0.430603 1.334918 -1.129258 1.664362 -3.182178 3.987553 -1.259607 2.672703 1.350389 1.052385 -1.063968
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.759729 0.175853 0.471983 -0.809277 0.316850 1.009289 -0.118410 2.130840 -2.177513 -1.139245 0.361503 1.627560 -1.972603 -0.462889 2.312527 -1.676861 -1.087534 -0.119103 1.024142 -0.875973
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 1.204875 -4.092572 3.240302 -2.382697 -3.986023 -3.188505 -0.613043 0.683941 2.040402 -0.636560 -2.284566 -2.496337 -1.164966 -0.296828 -3.736243 0.619305 2.701748 -0.073809 -1.614811 1.005387
wb_dma_ch_sel/assign_137_req_p0 -1.611392 1.998073 -0.522324 1.229444 -0.249908 -1.552114 1.072199 -0.229153 -0.516866 -0.851512 -2.025893 -1.288077 0.621658 -2.757141 -0.018684 -1.640502 1.311002 -1.848212 -2.942914 -1.416799
wb_dma_de/always_23/block_1/case_1/block_11 0.067421 -1.390245 -2.335232 -0.556307 -2.078254 0.233520 -2.666047 1.761977 -2.001727 0.452688 1.335315 -1.181930 1.774375 -3.307313 4.083766 -1.344884 2.714496 1.317811 1.080342 -1.055073
wb_dma_rf/wire_pointer2 0.628026 -0.130819 0.974706 -0.947006 -1.932814 -0.595964 -0.690303 1.535322 -1.165698 0.322527 -0.305048 -0.163793 0.160769 -1.668171 1.180817 -0.509145 0.225115 0.044825 0.552778 -0.530584
wb_dma_rf/wire_pointer3 3.373844 -2.052544 -1.357358 -1.199824 -2.057868 0.376371 -0.007602 0.816152 -4.414357 -1.139164 -0.338260 0.027408 0.548046 -2.209661 0.899098 -1.017805 -0.454207 0.922121 -0.179664 -0.267109
wb_dma_rf/wire_pointer0 4.636339 -0.784394 -1.164443 -0.788393 -0.342308 3.992244 -0.225572 -1.643126 -3.815634 0.474771 -0.390127 0.741829 -1.931521 -1.440995 -1.472625 1.708575 0.367128 0.106405 3.915829 -0.197691
wb_dma_rf/wire_pointer1 1.265936 -0.264475 -0.992920 -0.523219 -0.772756 1.448313 0.293227 0.690302 -2.360363 -1.008214 0.215648 -0.014027 0.041102 -2.740640 2.622581 -2.436775 1.068266 0.563581 0.061657 -0.980490
wb_dma_rf/wire_sw_pointer0 0.599493 0.099744 -0.673293 -0.752152 -0.414905 -1.534240 0.750631 0.617631 -0.286022 0.973329 -0.702526 1.302456 -1.290644 1.536270 -0.919578 2.478562 0.869424 0.989103 -0.139137 -1.112702
wb_dma_de/always_21/stmt_1 0.072067 -1.355312 -2.422759 -0.494854 -2.005150 0.360926 -2.606497 1.770353 -2.105928 0.360284 1.372311 -1.161475 1.763245 -3.387278 4.260163 -1.516016 2.703910 1.344709 1.024566 -1.122642
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.359558 5.352994 -0.231062 -0.237666 -0.899464 3.262975 1.836848 -0.801778 -2.984492 0.606310 1.242337 1.890940 -0.389835 -2.299864 1.767755 -2.123534 3.590883 0.487253 -1.570003 1.960238
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -1.050543 2.615634 1.918189 1.933840 -0.470642 -1.544301 -1.774624 -0.312826 0.965870 0.091724 -1.848355 0.225591 2.466155 -1.577653 0.867828 -1.840731 -2.654291 -1.958943 -3.003422 -1.736492
wb_dma_ch_arb/input_advance -0.899323 1.609942 -0.904394 1.392400 1.212043 3.203510 2.466846 -1.276597 -1.300319 -3.286289 -0.703819 0.628683 0.179825 -0.838794 0.635649 -4.118811 2.667579 -0.602177 -4.644797 1.220098
wb_dma_de/always_7/stmt_1 0.299092 3.124515 -2.090064 2.717942 1.385758 3.570452 -1.171643 -2.966884 -0.761263 -0.558671 -0.631498 1.872939 1.834145 0.965189 0.017257 0.308673 1.744686 -0.225908 -4.427133 0.844542
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.541420 -0.035171 0.760557 -0.099489 -0.209189 -0.372772 0.573810 2.473147 -1.181398 -3.392508 -0.887677 0.266125 -1.100974 -1.798664 2.019059 -4.737878 1.341564 -1.339729 -2.481283 -0.104874
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.904442 -1.426199 -0.848592 -1.290094 -0.744796 0.994743 0.635873 0.896534 -2.770272 0.275848 0.156165 -0.945478 -2.435281 -1.713523 0.482944 -1.443896 2.295427 0.657498 0.370166 -1.480607
wb_dma_de/always_3/if_1/cond -2.623897 1.742138 0.312554 0.210009 0.508721 -0.876048 1.377685 0.517451 -0.273268 1.442972 0.242664 -0.663568 -0.468815 0.288658 -0.768062 1.139864 -0.217765 -0.725864 0.502972 -0.233404
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -4.037245 -0.022851 0.300278 0.163650 -0.801458 -0.301615 0.395020 0.710999 1.839078 -2.254761 0.018938 -1.007979 2.320524 0.100574 -0.014522 -4.187794 2.632303 -0.823760 -3.862435 3.396269
wb_dma_ch_sel/assign_101_valid -0.951943 2.065334 2.516430 -0.553762 -2.482142 -0.288335 2.379289 -1.449684 2.857725 0.303713 -2.780601 -2.502412 -0.890527 -2.854572 -2.418573 1.233736 5.831987 -1.211993 -0.654748 1.217075
wb_dma_ch_sel/assign_98_valid -0.586299 2.098720 2.642943 -0.434482 -2.384602 0.172074 2.441956 -1.550126 2.664569 0.062053 -2.952360 -2.272072 -0.945940 -2.656740 -2.385978 1.363789 5.710302 -1.192517 -0.928774 1.207904
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.188786 -0.161810 0.303747 0.699294 -0.504003 -1.172680 0.809672 0.409124 0.846845 -2.393252 -1.290529 -1.317355 0.788303 -1.447638 -0.145707 -3.232738 2.428657 -1.223170 -3.561377 0.726886
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.825201 1.583525 0.563111 0.131079 -0.464672 -1.203887 1.647392 1.201198 1.257892 -0.845807 0.110914 -1.390908 1.477791 0.375184 -0.941424 -2.568972 2.516814 -1.441153 -3.247014 3.110277
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.769327 0.182196 0.451024 -0.846109 0.219675 0.991367 -0.140797 2.165169 -2.208892 -1.115723 0.358462 1.622293 -1.931037 -0.488100 2.321214 -1.608733 -1.004602 -0.090039 1.000853 -0.858472
wb_dma_rf/wire_ch7_csr 0.454532 0.224920 0.744208 -0.850664 -2.506629 0.564948 -0.491216 0.439338 -0.586809 1.663160 -2.704885 -0.425399 -0.056174 1.347584 -3.229200 5.236869 2.914557 -0.067448 -0.567654 1.621104
wb_dma_ch_sel/reg_csr 0.899879 -2.903785 0.781234 -0.563080 -2.937853 -0.099451 -3.336422 0.725030 -0.415785 0.471509 -2.574855 0.863658 3.838831 3.114550 -2.547090 1.625165 -1.989564 0.527966 -3.274759 1.964928
wb_dma_de/reg_next_state 2.255005 1.760730 1.343297 -0.065396 -1.498367 -1.594857 -0.968156 -0.112648 -0.859539 -2.189509 0.182840 0.507831 0.816353 -0.495878 -2.221953 2.124757 -0.768601 -2.283916 -0.190618 4.509628
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.849340 -1.728766 5.362900 -0.774632 -4.544091 3.905986 2.644415 -0.835116 -2.664536 -2.901544 -1.868871 0.084140 4.503949 -2.128070 -0.210631 -4.309584 -1.969528 0.679847 -5.095047 3.061352
wb_dma_de/always_11/stmt_1/expr_1 -2.571228 1.629459 0.326873 0.230914 0.557626 -0.861718 1.348134 0.507283 -0.197618 1.322390 0.213212 -0.685080 -0.410045 0.186276 -0.681565 1.002195 -0.201744 -0.748236 0.415888 -0.278515
wb_dma_ch_rf/input_ptr_set 1.239286 -0.267366 -0.976199 -0.520866 -0.781773 1.484908 0.292935 0.724214 -2.399567 -1.026970 0.221107 0.022317 0.021077 -2.721625 2.714847 -2.474438 1.050491 0.573407 0.094516 -1.032441
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.014576 2.469802 0.524332 -0.491371 1.141827 0.222776 3.832860 -0.902368 -0.711651 2.055053 1.322530 -0.734001 -1.680927 0.097029 -1.759788 1.340909 -0.779853 -0.275022 2.222443 0.624691
wb_dma_ch_sel/assign_12_pri3 1.243426 -0.287875 -0.895702 -0.523919 -0.881192 1.363297 0.255986 0.749380 -2.335033 -0.949843 0.194117 -0.050707 0.027740 -2.736019 2.629566 -2.417393 1.034372 0.557689 0.099007 -1.008019
wb_dma_de/assign_65_done/expr_1/expr_1 1.972143 2.633171 1.161343 1.154737 1.092532 1.246540 0.002732 -0.203772 -0.933165 -2.284479 -2.115311 2.733561 -1.228365 0.582198 -0.007469 -1.395901 -1.165067 -1.743555 -3.291012 -0.373301
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.231997 -0.266234 -0.930693 -0.505008 -0.781997 1.402399 0.307525 0.663764 -2.307197 -0.979137 0.243785 0.006175 0.036276 -2.689664 2.623053 -2.400697 1.021243 0.566001 0.058110 -0.997970
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.517864 0.413613 1.423615 -0.318542 1.106205 -0.397020 -0.396792 1.478412 0.156723 -0.149889 0.108581 1.660155 -1.942908 2.226249 -0.285295 0.776861 -2.167518 -0.651189 0.947609 0.115694
wb_dma_ch_pri_enc/wire_pri8_out 1.745213 0.172040 0.529187 -0.811201 0.359936 1.006097 -0.131424 2.302749 -2.170261 -1.202823 0.348274 1.714499 -2.029533 -0.433843 2.399998 -1.740492 -1.148179 -0.147065 1.107975 -0.909364
assert_wb_dma_ch_sel/input_valid 0.636244 -0.136107 -1.948481 0.436913 1.141512 2.092054 1.006468 -0.894683 -1.218010 -1.316500 0.570914 0.185879 -0.112066 -1.050242 1.477069 -1.915293 0.833186 0.539891 -0.464566 -0.464280
wb_dma/input_wb0_stb_i -6.674122 1.813829 0.936578 1.816429 0.619576 -3.284296 0.774709 1.456525 1.497358 -0.111008 -0.148415 -2.652526 2.102053 -2.213954 1.330306 -3.829757 -0.608143 -2.315557 -2.340660 -1.268060
wb_dma/wire_ch1_csr -0.621972 0.690292 0.985137 -0.139139 -3.256684 0.122851 -1.600595 1.077256 0.857547 2.098496 -4.066490 -0.039680 3.070094 0.974476 -1.312750 5.071372 2.068732 0.243429 -1.052662 0.858620
wb_dma_rf/assign_5_pause_req 4.438478 0.227537 -1.021927 -0.669504 -0.302856 -5.246231 -2.027860 0.645160 -2.790711 -2.041126 -1.229915 1.368856 -2.461883 0.483191 -4.167082 0.734432 -2.873670 -2.811903 -1.410046 1.565439
wb_dma_de/always_12/stmt_1 1.939305 2.535828 1.214077 1.104262 1.050380 1.117839 -0.023720 -0.222903 -0.860042 -2.058644 -2.054058 2.660241 -1.290203 0.812630 -0.292249 -1.113145 -1.204645 -1.717374 -3.143823 -0.252042
wb_dma_wb_if/wire_wb_ack_o 0.017148 0.501968 -1.620064 0.206177 0.581202 -1.545612 -1.168582 0.842202 -3.180824 1.583504 0.219480 0.635730 -2.015485 1.176043 -1.866957 3.152719 0.409565 -0.026852 -0.699308 0.898913
wb_dma_ch_rf/always_5/if_1/block_1 0.485425 -0.633557 0.410968 -0.709052 -0.712409 0.187499 0.257662 0.082136 -1.141696 2.230057 -0.547193 -0.831369 -0.952220 1.414355 -1.642741 2.941173 0.706316 1.154221 0.130263 -0.038332
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.317801 -0.041504 0.846511 -0.205509 -0.216629 -0.356196 0.605699 2.579171 -1.252144 -3.367140 -0.928455 0.369727 -1.282021 -1.646249 1.939891 -4.540915 1.228519 -1.281994 -2.348253 -0.083429
wb_dma_ch_arb/assign_1_gnt -1.372161 0.601776 -1.027796 -4.111735 -2.316731 0.160355 4.009223 2.554325 -2.386250 -1.264152 1.928166 0.285425 -1.945241 0.371650 -1.024927 -0.862865 4.308125 0.500629 0.890253 4.979735
wb_dma_rf/input_dma_err -0.361689 -0.070875 0.836816 -0.164198 -0.169430 -0.234387 0.698435 2.600517 -1.279409 -3.502663 -0.915848 0.358187 -1.295257 -1.720947 2.058246 -4.737006 1.343305 -1.317515 -2.441952 -0.069902
wb_dma/wire_wb0_addr_o -2.571046 1.702091 0.348600 0.175298 0.496638 -0.907169 1.354388 0.529345 -0.213749 1.409336 0.194197 -0.649262 -0.447042 0.238080 -0.716556 1.088870 -0.226190 -0.724787 0.485862 -0.243281
wb_dma_de/assign_73_dma_busy/expr_1 4.109604 2.236673 -3.227242 -0.262995 1.378085 -3.008269 0.647437 -3.423484 -1.194216 -0.352672 -0.025870 0.834698 -2.110851 0.107833 -3.386864 0.235157 -1.873248 -0.674554 -2.075660 0.714025
wb_dma/input_dma_nd_i -0.997223 1.593027 -0.971609 1.409814 1.330189 3.240891 2.505913 -1.311799 -1.265403 -3.310213 -0.628220 0.650161 0.224481 -0.882196 0.765021 -4.255323 2.522432 -0.594900 -4.641835 1.146683
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.161273 -1.042012 -0.910550 0.843322 -0.006062 -3.398616 -2.126135 -1.074531 2.275981 0.420490 -1.478377 -1.099571 0.901553 -0.772035 -0.972351 1.510318 -1.274694 -0.767014 0.286105 -2.071982
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.092510 -1.173118 -0.918755 0.750525 -0.147992 -3.521906 -2.135413 -0.961267 2.252687 0.410190 -1.467174 -1.285579 0.907059 -0.893748 -0.951790 1.480117 -1.122918 -0.713087 0.375532 -2.073262
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.481357 0.471396 1.456295 -0.279335 1.121917 -0.382106 -0.407202 1.524985 0.147940 -0.179091 0.136290 1.676281 -1.960346 2.258603 -0.250571 0.702266 -2.155251 -0.672017 0.976377 0.067251
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.403973 -0.103179 0.798858 -0.130370 -0.145401 -0.269964 0.593027 2.514164 -1.229764 -3.334102 -0.854208 0.336255 -1.181574 -1.684931 2.056129 -4.643597 1.201942 -1.258875 -2.318738 -0.156413
wb_dma_ch_sel/assign_3_pri0 -0.999739 1.557781 -0.934811 1.465885 1.378529 3.226958 2.473673 -1.340181 -1.207096 -3.250799 -0.600988 0.582552 0.211901 -0.807609 0.673243 -4.207803 2.473974 -0.639868 -4.599105 1.123566
wb_dma_de/always_23/block_1/stmt_8 -2.630944 1.694557 0.310347 0.196032 0.527372 -0.899630 1.407064 0.522428 -0.234911 1.388997 0.226914 -0.711900 -0.456166 0.211761 -0.733041 1.049591 -0.203427 -0.738234 0.502956 -0.231323
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.569801 0.530445 -1.175685 -4.106807 -2.303612 0.063681 4.012708 2.552382 -2.294879 -1.253640 1.933539 0.219630 -1.868292 0.498612 -1.240182 -0.842537 4.551972 0.533845 0.678827 5.151237
wb_dma_de/always_23/block_1/stmt_1 2.064013 1.913955 1.424910 0.134313 -1.529746 -1.611204 -0.937500 -0.141734 -1.038546 -1.730612 0.101574 0.272252 0.892338 -0.705941 -2.233481 2.433059 -0.864600 -2.369707 -0.008287 4.114260
wb_dma_de/always_23/block_1/stmt_2 0.812458 2.964391 -1.146123 1.843672 -0.382729 3.023436 -1.793383 -1.481120 -1.783020 -0.336233 -0.904279 1.699585 2.008358 -0.628001 1.198803 -0.365979 1.807894 -0.216854 -3.931406 0.284855
wb_dma_de/always_23/block_1/stmt_4 2.317101 1.921278 -2.178962 0.684949 -2.582551 -1.406853 -2.546774 -0.463500 -2.603888 -0.212262 -1.726309 0.897326 2.434804 -2.983919 0.976409 -0.290249 1.783183 -0.078429 -3.400458 -0.414477
wb_dma_de/always_23/block_1/stmt_5 -0.980547 1.020373 1.235259 0.386758 -1.417771 4.317936 0.887339 1.052052 -3.622040 -2.427971 0.372640 0.747679 2.301876 -1.809412 3.380384 -4.637439 0.952210 0.285316 -4.337343 1.210992
wb_dma_de/always_23/block_1/stmt_6 -3.558204 2.019257 1.222256 1.906539 0.894701 -0.006427 0.275497 0.080335 0.815426 -1.188490 -0.240166 -0.241402 1.995929 -0.869305 1.457796 -4.048049 -0.988850 -1.520319 -3.474812 -0.125932
wb_dma_ch_rf/wire_ch_am1_we 1.332708 0.606386 -1.419753 -1.046940 -0.390708 -1.700285 1.951258 0.390488 2.011472 -0.653783 -1.438769 2.193985 -0.790342 0.911548 0.494669 2.355416 2.522797 1.403778 0.400005 -1.294926
wb_dma_wb_mast/input_mast_go 0.509441 0.451156 1.410279 -0.299011 1.152542 -0.388479 -0.408059 1.552231 0.111627 -0.207068 0.163263 1.710839 -1.989203 2.255538 -0.195319 0.653731 -2.206236 -0.662738 1.009650 0.041206
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.191131 1.764312 0.232199 2.082088 1.294201 -1.160316 -1.149489 -1.954040 1.821512 0.236282 -1.421294 0.612955 1.318960 0.673156 -1.075776 0.306251 -2.499941 -1.368294 -2.139935 -1.175427
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.370758 5.447746 -0.730368 1.266520 0.691613 -2.613425 -2.197446 1.727854 1.965048 -0.542406 -1.450637 3.350182 -0.785692 -0.676156 1.445837 2.653595 2.223000 -2.750096 1.333012 -1.074203
wb_dma_de/always_23/block_1/case_1/block_2/if_1 2.458789 2.025322 -0.799056 -0.830785 0.033563 -4.507418 -1.368223 -0.055257 -1.172485 -0.174200 0.235912 1.300309 -2.697644 0.762074 -3.933133 1.748567 -1.051449 -2.221715 0.078266 2.130999
wb_dma_ch_sel/assign_151_req_p0 -1.257981 1.862180 -0.630229 1.303705 -0.093660 -1.525701 0.901911 -0.476641 -0.413552 -0.885382 -2.079412 -1.167095 0.574160 -2.618733 -0.175924 -1.410777 1.175213 -1.789015 -2.828445 -1.495509
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -0.747261 0.530916 -0.121346 0.000204 -0.718206 0.996695 -1.511204 2.783772 -2.078273 -1.665969 0.352690 0.919253 -0.117764 -0.850271 2.943255 -2.765105 2.208161 -0.324584 -1.883520 0.543497
wb_dma_wb_mast/reg_mast_dout 0.686157 -1.366722 0.114566 -0.750304 -3.011954 -1.931214 -1.850521 1.014618 -3.369761 1.718947 -0.158953 -0.041796 0.758150 1.545226 -3.296355 6.284692 0.577938 0.137572 -1.568359 1.182381
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.981899 -1.483593 -0.908022 -1.260182 -0.736033 1.109731 0.645052 0.859813 -2.852150 0.263766 0.140268 -0.927002 -2.443928 -1.732683 0.568651 -1.431343 2.333982 0.727754 0.415600 -1.540904
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.547536 0.444025 1.422389 -0.300115 1.184742 -0.427505 -0.446517 1.485575 0.115739 -0.106538 0.195613 1.683659 -2.010887 2.312787 -0.288918 0.792669 -2.217055 -0.647192 1.036448 0.077521
wb_dma_ch_sel/assign_100_valid -0.871230 2.210085 2.525841 -0.415321 -2.434091 -0.008719 2.464499 -1.446752 2.499724 0.053259 -2.846359 -2.541045 -1.093345 -2.850560 -2.461610 1.381146 6.088350 -1.358876 -0.908866 1.320115
wb_dma_ch_sel/assign_131_req_p0 -2.701153 1.351112 -0.243661 -0.793209 -0.029387 0.047413 3.246602 -1.037077 -0.642336 0.884193 0.212760 -1.969619 -1.513806 -0.809618 -2.584188 -1.635808 2.039848 -0.826179 -1.128154 1.138388
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.569796 1.792380 -0.606621 1.308316 -0.161598 -1.762883 0.952322 -0.389036 -0.294126 -0.917216 -2.085450 -1.375765 0.656329 -2.775177 -0.100717 -1.595486 1.263407 -1.888409 -2.880263 -1.604376
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.375820 -0.184867 0.325963 0.745982 -0.484395 -1.289000 0.697526 0.412613 0.964575 -2.358932 -1.237211 -1.407180 0.938970 -1.499534 0.006344 -3.397103 2.343453 -1.286145 -3.611458 0.671877
wb_dma_ch_rf/input_dma_done_all 1.006413 2.870684 -1.092847 1.663853 -0.465577 2.927293 -1.675581 -1.449803 -1.804894 -0.342613 -0.977166 1.662352 1.823234 -0.621494 1.060924 -0.218547 1.858252 -0.166764 -3.784038 0.304657
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 0.490005 0.012346 0.002568 0.078329 -3.204404 4.494958 -1.579307 1.424785 -6.367093 -0.786107 1.072420 1.227541 4.163754 -0.570393 2.716843 -1.548814 0.335412 1.510613 -4.236534 2.517976
wb_dma_pri_enc_sub/wire_pri_out 1.714899 0.199219 0.525687 -0.803013 0.375214 0.963086 -0.140093 2.151377 -2.122155 -1.103771 0.338581 1.683643 -1.997851 -0.286842 2.193662 -1.555250 -1.131420 -0.118267 1.038373 -0.819610
wb_dma_ch_rf/input_wb_rf_din -4.056968 2.967991 6.220728 0.632306 -5.335960 -0.459427 -3.855025 0.369740 0.183255 6.388161 -1.574141 -3.685933 3.495440 -2.360837 -2.310826 2.418415 -0.078718 -2.126894 0.041958 0.775889
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.526228 3.326181 0.163326 1.437309 0.566795 2.646975 -2.142666 -0.093806 -1.694818 -0.481675 -0.877297 3.258630 -0.003772 1.480689 0.875182 0.506875 -0.098356 -0.803909 -2.876129 0.367212
wb_dma_ch_sel/assign_157_req_p0/expr_1 -1.510490 1.969501 -0.617906 1.273362 -0.187875 -1.712915 1.023890 -0.362358 -0.379806 -0.896121 -2.132764 -1.341795 0.578072 -2.789337 -0.144932 -1.551078 1.283993 -1.929621 -2.926042 -1.572375
wb_dma_ch_sel/assign_139_req_p0 -1.765854 1.857367 -0.415980 1.214201 -0.365090 -1.839789 0.957369 -0.057433 -0.424600 -0.876620 -2.057659 -1.470522 0.698660 -3.027090 0.159128 -1.858169 1.279349 -1.929100 -2.914720 -1.616162
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.510427 0.446378 1.475144 -0.300658 1.141045 -0.424066 -0.396577 1.547544 0.124857 -0.208667 0.116476 1.685644 -2.001827 2.279536 -0.255770 0.704777 -2.173279 -0.647510 0.980361 0.108710
wb_dma_ch_sel/always_38/case_1 -0.164966 5.546902 -0.529359 1.309813 0.610810 -2.793555 -2.319215 1.689669 2.074594 -0.553592 -1.568447 3.458480 -0.778704 -0.648201 1.380884 2.597373 2.035422 -2.817543 1.150085 -1.124900
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.645622 0.722904 0.535620 -0.971466 -0.628693 -0.565574 -1.182247 0.976138 0.758461 -2.185267 -0.397582 -0.456933 -1.764648 -0.295714 -2.814927 2.608564 3.125738 -2.780106 2.073524 4.927287
wb_dma/constraint_wb0_cyc_o 0.503292 0.475166 1.482057 -0.312743 1.133721 -0.418900 -0.412384 1.530620 0.139235 -0.164106 0.127471 1.728563 -2.015129 2.333160 -0.295866 0.791713 -2.184121 -0.663401 1.003706 0.144907
wb_dma/input_wb0_addr_i -0.914248 2.266079 3.843158 -1.990160 -3.371549 -4.981299 -2.007780 1.816271 -0.695598 4.231047 -1.170280 2.053111 -0.862809 2.305889 -4.876958 4.034566 -1.728902 -0.630642 -0.731386 2.732166
wb_dma_de/input_mast1_drdy 1.156783 0.881008 2.447420 -1.073975 -0.630854 0.050539 0.304284 2.408014 -1.334442 -1.321672 -1.103635 2.171572 -2.506511 1.329668 -0.521726 -0.340846 0.049833 -0.908312 -1.067176 1.110254
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.832977 0.808713 -0.216953 1.002856 0.597539 -0.970159 -1.326069 -1.979229 1.303116 0.874185 -1.390041 0.634203 0.339287 0.914422 -1.789989 2.654635 -1.772113 -0.565325 -0.274783 -1.009219
wb_dma_wb_if/input_wb_ack_i -0.522961 1.092041 0.026912 1.049352 -1.034404 -1.825088 -2.349563 2.346497 -6.497705 2.703406 -0.552565 0.040906 -2.007805 1.425273 -3.460708 7.792380 1.532708 -1.135257 -2.363555 1.719144
wb_dma_ch_sel/wire_pri_out 1.716622 0.186839 0.610351 -0.819904 0.347160 0.942242 -0.091377 2.300054 -2.141227 -1.214747 0.351109 1.683840 -2.007010 -0.424617 2.391203 -1.745886 -1.206519 -0.166004 1.085743 -0.900125
wb_dma_ch_rf/assign_3_ch_am0 -0.307026 -1.873093 1.695335 0.432870 -0.406772 1.452800 -0.860224 0.389360 0.574955 -1.661055 -0.488656 -1.242987 2.145559 0.509912 0.390149 -0.097374 -1.612236 -0.217883 -1.298214 0.952210
wb_dma_rf/input_ch_sel 5.564661 -1.107606 -4.552675 -1.414822 -1.810650 -4.956015 -2.734206 -1.299809 -3.594155 0.499676 0.629537 -0.281393 0.321812 -1.455829 -1.844830 1.067818 -1.961853 0.735058 -1.043481 0.636643
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 2.867659 -4.579955 2.534022 -1.293803 -2.039732 -4.015845 -1.909727 0.201730 2.062740 -0.935722 -2.192718 -1.462847 -2.790783 1.405309 -4.454720 1.967380 1.499019 -0.233903 -1.890296 -0.201673
wb_dma_de/always_23/block_1/case_1 2.050853 1.784978 1.398298 0.123980 -1.389534 -1.669075 -0.855774 -0.219404 -0.827604 -1.921574 0.112174 0.271342 0.786939 -0.709907 -2.246144 2.147545 -0.854120 -2.373332 -0.063103 4.133213
wb_dma/wire_pause_req 4.255148 0.321980 -0.963307 -0.586487 -0.271935 -4.893832 -2.052413 0.701987 -2.843954 -1.927275 -1.206682 1.370605 -2.307258 0.430023 -3.904081 0.716150 -2.820319 -2.716442 -1.378296 1.517828
wb_dma_wb_if/input_mast_go 0.502742 0.432772 1.419606 -0.290806 1.159968 -0.346223 -0.372278 1.536488 0.131831 -0.272274 0.123020 1.690969 -1.981692 2.205298 -0.138061 0.564209 -2.172390 -0.684012 0.924247 0.044498
wb_dma_ch_rf/input_de_csr 2.733787 -1.196879 -2.331136 -0.776673 -2.406911 1.985189 -2.092668 0.873939 -5.136359 0.595046 0.987645 0.639446 1.888342 -1.128940 1.781967 0.859122 0.553295 1.873778 0.009775 0.589580
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.761580 0.175975 0.476714 -0.820316 0.297166 0.991972 -0.138384 2.143128 -2.147950 -1.085903 0.360629 1.654258 -1.914908 -0.423837 2.295378 -1.600682 -1.109555 -0.085348 1.057301 -0.907808
wb_dma_de/input_mast0_din 1.481331 -3.169330 -1.602351 -1.107681 -3.863751 1.131499 -3.406740 2.488251 -5.216060 0.311839 1.895477 -0.749650 4.148892 -2.278523 3.946174 -0.564156 -0.480142 2.308327 -0.037891 0.216325
wb_dma_pri_enc_sub/always_3 1.687308 0.186176 0.565926 -0.814143 0.238397 0.951224 -0.135725 2.195958 -2.117355 -1.073723 0.308630 1.630044 -1.931078 -0.395038 2.274623 -1.563930 -1.055406 -0.099649 1.019808 -0.822357
wb_dma_pri_enc_sub/always_1 1.693799 0.222382 0.559336 -0.821502 0.334651 0.962856 -0.098370 2.255713 -2.181706 -1.198385 0.379190 1.686685 -1.988309 -0.404001 2.380152 -1.732695 -1.164189 -0.158585 1.022692 -0.854967
wb_dma_ch_sel/reg_adr0 0.016969 -2.694007 1.634716 -3.408848 -4.505984 -4.639062 0.340269 1.506057 0.187434 1.295262 -0.722111 -3.316656 -2.888775 -2.676921 -3.043949 -0.713804 4.357375 -0.295831 0.495956 -0.088155
wb_dma_ch_sel/reg_adr1 -1.877596 2.342361 0.502092 -0.529279 1.096976 0.293997 3.800814 -0.877896 -0.811902 1.949710 1.283477 -0.706812 -1.667429 0.018324 -1.685368 1.232856 -0.711640 -0.294591 2.172680 0.616333
wb_dma_ch_sel/assign_1_pri0 -0.889483 1.579667 -0.970553 1.390199 1.279477 3.275300 2.451245 -1.273670 -1.292336 -3.220310 -0.606604 0.681861 0.173372 -0.778234 0.656569 -4.083509 2.599171 -0.599988 -4.574733 1.170086
wb_dma_ch_pri_enc/wire_pri26_out 1.727895 0.171235 0.579920 -0.855837 0.256297 0.885370 -0.173772 2.207470 -2.138378 -1.069983 0.320284 1.657407 -1.927213 -0.402949 2.241428 -1.553710 -1.131458 -0.144902 1.075115 -0.865068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.292120 -0.219664 0.277538 0.702700 -0.474051 -1.258500 0.686682 0.430938 0.888562 -2.321741 -1.193464 -1.366907 0.849018 -1.457433 -0.017584 -3.309321 2.304033 -1.222085 -3.469180 0.637171
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.085174 2.549051 1.128910 1.211015 1.182046 1.198663 -0.128002 -0.255559 -0.888884 -2.079577 -2.044948 2.727984 -1.237990 0.705091 -0.097761 -1.153961 -1.324046 -1.722605 -3.089797 -0.468498
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -6.521991 1.053449 6.356401 0.422251 -5.379575 -1.798905 -2.179988 2.723295 1.275969 0.432419 -0.897867 -3.196237 7.946925 -3.081596 2.185159 -4.776772 -3.172257 -2.266505 -4.803465 1.414283
wb_dma/wire_ptr_set 1.267155 -0.253192 -0.962911 -0.548470 -0.825986 1.436031 0.313463 0.745835 -2.385617 -1.019036 0.219646 -0.007488 0.001698 -2.715208 2.646982 -2.382140 1.095712 0.546531 0.131883 -0.977297
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.749097 0.192428 0.637006 -0.845164 0.278669 0.944421 -0.130854 2.257289 -2.167667 -1.130430 0.343441 1.702919 -2.006801 -0.311311 2.250727 -1.583624 -1.119399 -0.140840 1.049611 -0.835931
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.442241 3.266035 0.302686 1.363678 0.497560 2.572855 -2.195379 -0.001134 -1.720125 -0.352347 -0.812879 3.207549 0.020367 1.565490 0.776354 0.651501 -0.135136 -0.750190 -2.794949 0.430708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.163791 -0.174673 0.315769 0.654099 -0.522812 -1.201917 0.795310 0.388744 0.853229 -2.411112 -1.276305 -1.296239 0.805579 -1.447384 -0.118012 -3.254321 2.452873 -1.207535 -3.586056 0.766205
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.538929 1.692259 0.857339 0.984330 0.257724 1.305067 1.514617 -0.509434 -0.108436 -2.004619 -1.134054 0.481110 0.299640 0.215915 -0.748921 -2.307693 1.770427 -1.076113 -4.166441 1.628261
wb_dma_de/reg_ptr_set 2.639200 2.488649 -3.217290 -0.231668 -1.824445 -2.275950 -2.340140 -0.355434 2.086176 0.347568 -1.033289 1.439522 1.764619 -3.926471 4.132865 1.058746 3.475864 1.048724 1.396069 -2.597158
wb_dma/wire_dma_nd -0.982201 1.570414 -1.003029 1.447688 1.374740 3.291457 2.537828 -1.327128 -1.263163 -3.342074 -0.607373 0.630992 0.218628 -0.846898 0.752472 -4.305090 2.535442 -0.608852 -4.660956 1.157013
wb_dma_rf/assign_3_csr 0.452323 0.280652 0.382136 0.871934 0.386689 -0.870008 -2.577901 0.835302 0.241266 -0.244836 -0.299962 0.889626 -0.431158 0.410052 -0.967081 1.978688 -0.433367 -1.934988 1.861128 -0.012124
wb_dma_rf/assign_4_dma_abort -0.558915 -0.134840 0.821341 -0.114555 -0.105951 -0.369534 0.602743 2.547598 -1.127907 -3.341840 -0.838720 0.228010 -1.127333 -1.755966 2.106645 -4.775561 1.130036 -1.296419 -2.337592 -0.211998
wb_dma_ch_sel/assign_123_valid 0.799258 0.294629 -0.839321 1.076206 -0.763075 -0.818320 -0.292553 -0.768773 -0.191581 -2.341890 -2.270889 -0.750892 1.163470 -3.168266 0.810261 -2.970551 1.556304 -1.206124 -3.505606 -1.304273
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -3.166462 1.928463 0.939683 0.412005 -0.092244 2.099928 1.184634 -0.129861 0.723098 -1.922176 0.074624 0.905845 1.630246 1.699853 -0.663855 -3.144309 1.968382 -0.739381 -4.428901 4.213737
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.850157 0.807798 -0.241722 1.080806 0.668626 -0.961913 -1.373538 -2.026416 1.387063 0.843518 -1.376197 0.630620 0.364579 0.954742 -1.735227 2.593839 -1.844207 -0.598318 -0.287925 -1.099106
wb_dma_rf/wire_ch4_csr 0.277912 0.187782 0.953196 -0.930083 -2.660831 0.682572 -0.327734 0.395493 -0.434674 1.725319 -2.823326 -0.613200 0.172854 1.270244 -3.278018 5.192301 2.951735 -0.030742 -0.605835 1.751779
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.063077 -1.170865 -0.869868 0.743435 -0.112399 -3.408333 -2.069491 -1.060907 2.327325 0.406937 -1.463070 -1.256942 0.903972 -0.819250 -0.950161 1.452611 -1.164294 -0.749648 0.317324 -1.997109
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 1.107800 -4.107071 3.351888 -2.443240 -4.146873 -3.338956 -0.591055 0.623468 2.343450 -0.542189 -2.464830 -2.513809 -1.022826 -0.134179 -4.011855 0.787751 2.723724 -0.118671 -1.711977 1.156118
wb_dma_ch_pri_enc/wire_pri0_out 1.679074 0.209544 0.542883 -0.788019 0.312125 0.958042 -0.115591 2.275273 -2.179723 -1.203947 0.361732 1.646489 -1.926089 -0.494774 2.468369 -1.761396 -1.083136 -0.111103 1.048805 -0.952218
wb_dma_ch_rf/assign_10_ch_enable 0.746350 0.671569 0.609185 -1.199000 -0.991329 -0.606335 -0.929269 1.033804 0.656760 -2.153915 -0.593392 -0.703004 -1.812200 -0.694681 -2.840694 2.666672 3.435202 -2.748969 2.103926 4.910070
wb_dma_wb_slv/reg_slv_we 0.927773 1.228615 3.029669 -2.911421 -3.521025 -2.390395 3.200032 0.690088 -1.465888 3.989697 0.241834 -0.459613 -1.807345 2.243093 -2.217047 3.185348 1.388491 3.444534 -2.595452 1.424293
wb_dma_wb_if/wire_mast_dout 0.495605 -1.104705 0.288161 -0.635118 -2.916914 -2.012701 -1.805597 1.127393 -3.209089 1.698112 -0.353550 0.013752 0.583847 1.533790 -3.284646 6.351451 0.632734 -0.088860 -1.545825 0.986344
wb_dma_ch_rf/wire_ch_enable 0.852749 0.519266 0.558213 -1.131375 -0.920629 -0.775582 -1.096007 0.878520 0.620438 -2.078484 -0.554104 -0.723730 -1.907800 -0.595596 -3.143635 2.693843 3.408340 -2.739287 2.104243 4.928906
wb_dma_rf/wire_csr_we 3.581582 -0.518189 0.692547 0.210433 -1.228050 -4.407260 0.011122 0.721379 -3.154381 -0.969762 -2.714939 0.656009 -1.086515 -0.836246 -1.458441 -1.783472 -3.373728 -0.794607 -3.720572 -2.596109
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.497707 0.434829 1.432424 -0.305550 1.125303 -0.409206 -0.423731 1.526825 0.167311 -0.153964 0.122264 1.700152 -1.999340 2.308819 -0.276488 0.734224 -2.173706 -0.654890 0.984008 0.087961
wb_dma_ch_sel_checker/input_dma_busy 0.571025 -0.147866 0.951251 -0.940806 -1.896696 -0.614877 -0.679725 1.528998 -1.137794 0.281566 -0.277822 -0.201716 0.167888 -1.678307 1.211932 -0.584988 0.191319 0.065916 0.550610 -0.531394
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.505289 0.467391 1.496947 -0.348927 1.078113 -0.460048 -0.389531 1.557070 0.179747 -0.143768 0.131676 1.668214 -2.030924 2.298538 -0.365702 0.774745 -2.135793 -0.673085 0.938376 0.144807
wb_dma_ch_rf/assign_9_ch_txsz 1.752730 7.539752 0.994273 0.081483 0.864275 1.315474 0.706478 -1.318616 -2.022528 3.189252 0.302887 4.108646 -3.058646 0.372098 0.286056 3.070495 -0.715755 0.092654 0.397566 -1.510304
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.932531 -1.509385 -0.877395 -1.275401 -0.688165 1.077355 0.663252 0.874399 -2.742706 0.274684 0.157339 -0.953282 -2.468096 -1.720646 0.595397 -1.515169 2.309969 0.702226 0.405100 -1.574787
wb_dma_de/assign_65_done 1.511178 3.169631 0.184309 1.360304 0.625160 2.618604 -2.061532 0.007852 -1.740427 -0.494593 -0.787884 3.180892 -0.078330 1.459588 0.930067 0.412292 -0.134002 -0.745428 -2.729448 0.342186
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.316341 3.195491 -1.152043 -0.842215 -1.401791 -2.145850 1.084304 2.798312 -1.306646 -1.325344 -0.938669 2.189929 -0.004697 -1.532603 2.417525 -0.379049 2.649366 -0.166372 -0.937543 0.240149
wb_dma_de/always_2/if_1/if_1 1.570106 -2.217298 0.935394 -2.770497 -2.222590 -0.225205 1.859667 -0.202844 3.898376 -1.812244 -2.457303 -0.457199 -0.720413 1.378888 -2.331489 2.975482 4.140982 1.244934 -0.188681 2.115950
wb_dma_ch_sel/assign_154_req_p0/expr_1 -1.610284 1.708341 -0.594295 1.169353 -0.364355 -1.713984 1.013826 -0.143787 -0.380751 -1.053682 -2.102035 -1.496395 0.708184 -3.089130 0.179973 -1.936180 1.490918 -1.856324 -2.920070 -1.600583
wb_dma_ch_sel/assign_156_req_p0/expr_1 -1.770234 1.913674 -0.494079 1.262792 -0.234532 -1.706263 1.124542 -0.362091 -0.277840 -0.885783 -2.116934 -1.448626 0.705646 -2.796938 -0.155664 -1.620596 1.341545 -1.861362 -2.981915 -1.473291
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.786593 0.173812 0.556158 -0.804325 0.385963 0.997870 -0.115803 2.238711 -2.155035 -1.173368 0.351859 1.758070 -2.034408 -0.309507 2.292819 -1.661986 -1.232728 -0.149184 1.068437 -0.891397
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.407777 -0.063253 0.920965 -0.187845 -0.309321 -0.402357 0.524086 2.554230 -1.210577 -3.252519 -0.932679 0.333905 -1.187565 -1.634236 1.914029 -4.469027 1.234304 -1.305745 -2.304876 -0.061558
wb_dma_ch_sel/assign_112_valid 0.811202 0.246251 -0.727552 1.124882 -0.823335 -1.114078 -0.439589 -0.797334 -0.018317 -2.204700 -2.336647 -0.741521 1.144434 -2.993138 0.542406 -2.658814 1.465042 -1.234246 -3.473129 -1.307961
wb_dma_de/always_23/block_1/case_1/block_8 0.075032 1.244071 -2.016995 -0.668511 -2.476058 -1.201284 -2.702509 1.818183 -1.593660 1.222059 0.966161 -0.142966 1.172275 -4.072436 4.279177 -1.238499 3.320355 0.988901 0.978455 -1.323535
wb_dma_de/always_23/block_1/case_1/block_9 0.079517 1.396805 -1.969318 -0.631573 -2.327162 -1.275793 -2.595774 1.786182 -1.483497 1.226697 0.929163 -0.095273 1.071265 -4.107559 4.291056 -1.325610 3.215540 0.892423 0.957098 -1.401567
wb_dma_ch_rf/assign_28_this_ptr_set 3.518953 -2.188111 -1.531225 -1.171198 -2.094602 0.568909 -0.012089 0.903981 -4.750868 -1.283755 -0.303049 0.006035 0.631193 -2.423109 1.172971 -1.279118 -0.493138 1.031435 -0.222809 -0.371800
wb_dma_ch_rf/always_22 -0.231867 -1.768889 1.769216 0.453924 -0.442622 1.525852 -0.968032 0.421433 0.423618 -1.678441 -0.524347 -1.173149 2.207632 0.562088 0.385291 -0.091626 -1.713853 -0.259267 -1.402720 1.026652
wb_dma_de/always_23/block_1/case_1/block_1 0.872075 1.419544 2.671193 0.929832 -1.981149 1.064243 -1.736718 0.924264 -0.355404 -2.166840 -0.620211 0.665097 1.891065 -0.979992 -0.500363 2.679778 0.965740 -2.537115 0.743976 3.327323
wb_dma_de/always_23/block_1/case_1/block_2 2.499482 1.840934 -0.799990 -0.848852 0.051565 -4.539425 -1.321489 -0.017521 -1.159347 -0.366111 0.219404 1.251440 -2.778007 0.784516 -4.095011 1.701833 -1.043371 -2.254423 0.070941 2.228667
wb_dma_de/always_23/block_1/case_1/block_3 0.010777 2.413356 4.136736 -0.931464 -1.883917 2.660700 1.504517 -0.391497 1.844918 -2.275587 0.293999 2.978401 2.259689 2.467896 -0.395953 -0.205387 -0.412402 -0.135698 -2.981968 4.831257
wb_dma_de/always_23/block_1/case_1/block_4 2.065796 0.900433 3.562997 -1.153151 -2.075888 3.401580 0.389731 -0.813322 2.036794 -3.184856 0.390874 3.472682 2.434386 2.306546 0.364707 -1.078751 -0.155733 0.646972 -2.871137 4.856196
wb_dma_ch_rf/always_27 1.284199 4.060338 -1.515722 0.130670 -0.889470 -2.623472 -0.100047 1.017938 -0.209334 -0.704136 -2.118763 2.656874 0.477860 -1.057334 1.265522 1.613569 1.294147 -0.696821 -1.283565 -0.781036
wb_dma_de/always_23/block_1/case_1/block_7 1.032347 0.207661 -2.715946 0.778112 -2.797143 0.380074 -3.363239 1.786532 -5.404363 1.789911 -0.372477 -2.428177 1.094209 -4.974292 2.516281 2.003157 4.217664 0.063771 1.367496 -1.095611
wb_dma/assign_4_dma_rest 2.278973 -1.929512 -0.709629 -0.641347 -1.174123 -0.682299 -0.230231 0.136079 -2.409917 -0.374079 -0.472531 -0.011022 0.636260 0.190099 -1.263026 0.921375 -1.475547 0.530905 -0.322532 0.541641
wb_dma_ch_rf/always_23/if_1 -1.898794 2.406791 0.520482 -0.560222 1.172978 0.335564 3.859338 -0.952883 -0.757234 2.020981 1.355554 -0.698791 -1.726288 0.113039 -1.764703 1.287919 -0.768276 -0.243157 2.240077 0.658567
wb_dma_ch_sel/reg_ndr_r -0.968756 1.584307 -0.980904 1.448846 1.334594 3.302258 2.495526 -1.303422 -1.308976 -3.283007 -0.614910 0.651261 0.241128 -0.860759 0.686017 -4.255065 2.601246 -0.615847 -4.712831 1.215779
wb_dma_de/assign_66_dma_done/expr_1 3.838329 2.620259 -1.892053 -0.040455 -1.473551 -1.960435 -1.555830 0.613720 -0.032292 -2.012813 -2.419080 3.498369 0.732894 -1.267103 1.908622 0.750882 1.738659 -0.047051 -1.777446 -0.504440
wb_dma_ch_sel/reg_req_r 2.234571 -0.472823 -2.586981 -1.203404 -3.457185 -1.859127 -2.828822 1.896725 -3.807039 0.762661 0.455344 -0.020344 1.690198 -3.749316 2.909839 -0.284372 1.748753 1.325521 0.602228 -0.697971
wb_dma_ch_rf/reg_pointer_r 2.990357 -1.039312 0.681236 -0.776720 -1.768580 1.568475 -1.819483 -0.532615 -2.668045 3.035073 -2.148542 -0.179227 -1.427531 1.663491 -4.096272 5.650038 1.014047 0.404152 1.682638 0.224074
wb_dma_ch_sel/assign_105_valid 0.801895 0.312438 -0.727313 1.065218 -0.866003 -0.976172 -0.364083 -0.799078 -0.095658 -2.258340 -2.372967 -0.750033 1.107890 -3.016796 0.503332 -2.724204 1.558639 -1.249054 -3.588869 -1.197931
wb_dma_ch_pri_enc/wire_pri5_out 1.760477 0.192647 0.520732 -0.807244 0.393841 1.028125 -0.096996 2.215466 -2.200283 -1.186916 0.377724 1.698510 -2.025340 -0.363234 2.332788 -1.654476 -1.100122 -0.124420 1.041484 -0.832121
wb_dma_ch_sel/always_39/case_1 -0.919055 1.579797 -0.990536 1.439982 1.275635 3.223444 2.458321 -1.328631 -1.330024 -3.257080 -0.642474 0.625084 0.195141 -0.814578 0.685965 -4.144312 2.584056 -0.603946 -4.611429 1.174653
wb_dma_ch_sel/always_6 0.081131 1.229816 -2.070446 -0.734315 -2.466167 -1.211446 -2.652185 1.898091 -1.580499 1.165190 1.011808 -0.147344 1.139528 -4.257744 4.501368 -1.445143 3.328609 1.013618 1.055042 -1.412827
wb_dma_ch_sel/always_7 0.791013 0.541688 -1.860976 -0.233649 -1.338614 2.847076 -1.940375 0.838517 -3.107320 0.810402 1.480276 0.673847 1.233653 -1.682826 3.512037 -0.351749 2.128267 1.509365 0.448769 -0.194411
wb_dma_ch_sel/always_4 -0.845370 5.865677 -0.781224 0.662781 0.040694 -2.279777 -0.169900 1.133967 1.987120 -0.222892 -1.708274 2.712889 -0.145113 -1.211009 2.525768 0.834300 2.680526 -1.212392 -0.990416 -1.290332
wb_dma_ch_sel/always_5 1.936272 3.916204 -0.808335 1.108449 0.010337 -1.952896 -3.835674 1.331323 2.285367 -1.502391 -1.699535 3.909452 -0.228725 -0.860967 2.050763 1.953020 2.365514 -2.131430 1.023619 -0.897118
wb_dma_ch_sel/always_2 -0.884825 1.599509 -0.979060 1.405404 1.325231 3.287585 2.554625 -1.327010 -1.321293 -3.357518 -0.622984 0.713492 0.115531 -0.831343 0.711965 -4.217086 2.623196 -0.602716 -4.644271 1.195813
wb_dma_ch_sel/assign_120_valid 0.797124 0.213846 -0.802447 1.117212 -0.788565 -0.930821 -0.343730 -0.733620 -0.108137 -2.350397 -2.301017 -0.776869 1.159892 -3.162430 0.763082 -2.974590 1.471719 -1.223785 -3.488969 -1.349331
wb_dma_ch_sel/always_1 2.171993 -0.174229 -2.537269 -1.182510 -3.368672 -1.948736 -2.819379 1.833407 -3.655053 0.897009 0.463666 0.099715 1.631849 -3.610002 2.821413 -0.176794 1.758518 1.339011 0.554042 -0.695518
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.230631 -0.264743 -0.858913 -0.541644 -0.854310 1.372569 0.276342 0.774765 -2.343009 -1.004611 0.200608 -0.042022 0.017841 -2.796363 2.701966 -2.458876 1.048490 0.527778 0.118345 -1.033630
wb_dma_ch_sel/always_8 3.328449 -2.002901 -1.493249 -1.100783 -1.978307 0.595900 0.079083 0.820170 -4.530188 -1.271800 -0.278192 0.006053 0.588424 -2.399320 1.169561 -1.360977 -0.415887 0.979796 -0.270169 -0.354556
wb_dma_ch_sel/always_9 1.229619 -0.268956 -0.934291 -0.507701 -0.782181 1.413330 0.267327 0.740357 -2.370874 -1.009869 0.268094 -0.016287 0.017459 -2.783650 2.718780 -2.496152 1.015363 0.562315 0.129073 -1.044345
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.720569 0.205050 0.544634 -0.838576 0.285865 0.939744 -0.158877 2.178203 -2.149846 -1.123811 0.351381 1.655308 -1.933064 -0.433417 2.314349 -1.637758 -1.104170 -0.117265 1.042603 -0.898435
wb_dma/wire_ch1_adr1 0.619094 0.730390 0.217876 -0.730310 0.568916 1.091794 2.407100 -1.410107 -0.502643 0.690886 1.105410 -0.028786 -1.307278 -0.109752 -1.099517 0.339782 -0.513450 0.457943 1.764277 0.895802
wb_dma_ch_rf/wire_ch_txsz 1.721012 7.391781 1.022912 0.073577 0.754195 1.246454 0.795273 -1.413831 -2.086649 3.264569 0.220618 3.926649 -3.024297 0.453062 -0.094333 3.151069 -0.527291 0.074421 0.236727 -1.292877
wb_dma_ch_sel/assign_99_valid -0.883766 2.269536 2.578589 -0.241762 -2.501822 -0.091094 2.226503 -1.357142 2.750406 0.000960 -3.055466 -2.491074 -0.774263 -3.026828 -2.204831 1.348368 6.035809 -1.423913 -0.949469 1.105967
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.787232 2.391071 0.526306 -0.525697 1.101501 0.277276 3.770601 -0.966500 -0.736609 1.966424 1.263776 -0.654612 -1.739276 0.051872 -1.762011 1.304032 -0.806894 -0.290970 2.165212 0.641802
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.507569 1.380471 2.267782 -2.073560 -3.444958 -0.695161 0.714465 -0.485931 0.944316 1.295999 0.460753 -1.411641 0.564737 0.450452 -2.387325 1.471715 2.495094 0.621382 -2.108157 5.532752
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -3.669060 2.806791 2.833405 1.508907 0.434068 -5.089984 -1.540349 2.583920 1.666093 0.752407 -1.572765 -0.628706 0.633105 -0.961002 0.814114 -1.232889 -4.147984 -3.383655 -0.993777 -2.815856
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.396633 -0.580799 -0.581406 -1.935887 -0.081596 2.081339 3.065968 -0.580045 -3.153001 0.991264 1.250986 -0.979857 -3.719132 -1.705342 -0.659554 -1.118272 1.729304 1.072502 2.117981 -0.517593
wb_dma/wire_ch2_txsz 0.776830 0.534099 -1.747750 -0.279289 -1.450096 2.793290 -1.952064 0.932176 -3.168047 0.848527 1.437607 0.649770 1.245565 -1.703631 3.520676 -0.331305 2.117236 1.514023 0.469743 -0.156858
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 2.202701 1.163694 3.641218 -1.037517 -2.154772 3.586251 0.337107 -0.867954 1.702042 -3.265159 0.242264 3.590424 2.428684 2.143145 0.278525 -1.302854 -0.131715 0.478208 -3.250425 4.918574
wb_dma_de/always_23/block_1 2.037558 1.843628 1.167641 0.196697 -1.278824 -1.743740 -0.891128 -0.225831 -0.966642 -1.870161 0.101786 0.279043 0.617952 -0.651785 -2.367038 2.206156 -0.697327 -2.435800 -0.162650 4.071105
wb_dma_ch_rf/always_22/if_1 -0.265911 -1.727940 1.692955 0.449674 -0.414912 1.431920 -0.914738 0.372738 0.428213 -1.631105 -0.514650 -1.171472 2.097704 0.549085 0.323799 -0.021784 -1.636408 -0.249124 -1.357899 0.943612
wb_dma_de/wire_mast1_dout -1.156283 0.564441 0.366099 0.207020 -1.608335 3.305889 -3.116766 1.221746 -2.281208 2.040510 2.503349 0.948594 3.439974 1.209975 2.886375 1.531124 -0.498480 1.718791 -0.228937 1.383016
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.412631 -0.543612 0.485044 -0.759772 -0.865292 0.179543 0.354363 0.144798 -1.198743 2.229247 -0.587225 -0.906599 -0.906119 1.374162 -1.687075 2.864281 0.936319 1.205551 -0.067749 0.123907
wb_dma_de/always_8/stmt_1 1.770200 2.583776 1.260852 1.213697 1.266665 1.155277 -0.025879 -0.056235 -0.841090 -2.177948 -1.984514 2.657171 -1.265902 0.620826 0.101773 -1.556652 -1.490597 -1.820041 -3.083913 -0.492214
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.436186 -0.602288 0.386112 -0.706465 -0.697468 0.241462 0.282180 0.104329 -1.235789 2.178747 -0.514785 -0.820311 -0.919226 1.427363 -1.590884 2.839088 0.744478 1.160021 0.054038 0.040910
wb_dma_ch_rf/wire_ch_done_we 0.976725 1.325331 -0.337769 1.057394 -0.002951 0.200848 -2.785864 0.889939 -0.750335 -0.955904 -0.911963 1.559497 0.310507 -0.047897 1.542027 -0.473917 0.321418 -0.915813 -2.074770 -0.565785
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.103130 -0.153321 0.315935 0.661030 -0.565357 -1.176926 0.786730 0.322738 0.857638 -2.332658 -1.278297 -1.267721 0.784767 -1.329182 -0.227347 -3.091019 2.453522 -1.172894 -3.569996 0.798459
wb_dma_wb_slv/wire_wb_ack_o -0.115778 0.521008 -1.489982 0.207735 0.502025 -1.587313 -1.189293 0.849274 -2.962775 1.529698 0.090658 0.606049 -1.880751 1.273742 -1.948380 3.236009 0.477577 -0.129507 -0.814660 0.956013
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.380842 -0.538725 -0.521236 -1.920071 -0.157345 1.968573 2.937965 -0.495813 -3.086909 0.999909 1.192883 -0.964891 -3.635724 -1.674073 -0.711333 -0.996873 1.726473 0.962478 1.998622 -0.527189
wb_dma_de/reg_ld_desc_sel 4.649592 -1.272752 1.541794 1.673628 1.302113 -0.723019 1.265532 -4.620115 2.053490 -4.891339 -2.113248 0.714127 -1.274302 0.663312 -4.526935 -1.543585 -0.946403 -1.638565 -5.201179 1.154391
wb_dma_wb_mast/assign_2_mast_pt_out -0.097567 0.520160 -1.509321 0.218818 0.609540 -1.674528 -1.158695 0.717777 -2.896703 1.586007 0.145676 0.586797 -1.982093 1.426280 -2.193413 3.338556 0.390775 -0.153486 -0.804749 1.077475
wb_dma_de/assign_83_wr_ack 1.453293 3.294518 0.347016 1.352681 0.529215 2.551665 -2.144142 -0.030048 -1.665476 -0.420917 -0.850620 3.250099 -0.032560 1.598123 0.681190 0.663154 -0.052454 -0.785089 -2.896417 0.488381
wb_dma/wire_dma_done_all 0.877748 2.895016 -1.015103 1.691580 -0.586512 2.904519 -1.792575 -1.387723 -1.814365 -0.220247 -0.915611 1.607192 1.929172 -0.723507 1.178451 -0.249245 1.870039 -0.178378 -3.749333 0.281714
assert_wb_dma_rf/input_ch0_am1 0.586579 0.140651 -0.671258 -0.745733 -0.324154 -1.597393 0.748883 0.599162 -0.185352 0.914546 -0.711258 1.298178 -1.260220 1.466927 -0.822267 2.353690 0.744724 0.961134 -0.086419 -1.216417
wb_dma_ch_arb/reg_state -1.573183 0.640916 -0.986808 -4.119193 -2.466309 0.371008 4.126461 2.563002 -2.516156 -1.144420 1.973987 0.155651 -1.711804 0.201726 -0.978835 -0.991974 4.357314 0.567868 0.781055 5.037535
wb_dma_ch_sel/input_ch0_csr 0.681695 0.317115 0.777953 -0.338454 -2.489224 -1.691802 -2.724574 1.534522 1.183584 -0.122966 -3.091611 2.954930 2.996722 2.150579 -1.953021 3.536083 -0.566533 -0.933281 -0.757587 1.380172
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.082142 1.359115 -1.893068 -0.720025 -2.476790 -1.362230 -2.661428 1.858343 -1.494093 1.335052 0.922583 -0.165179 1.073720 -4.139608 4.238164 -1.187063 3.269737 0.925100 1.101788 -1.397186
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.205032 2.408091 4.040641 -0.837269 -1.752177 2.977868 1.531298 -0.458198 1.627867 -2.286542 0.249435 3.074141 2.231001 2.404346 -0.199975 -0.246866 -0.515547 -0.042292 -2.878832 4.665247
wb_dma/wire_pt0_sel_i 0.979335 1.222046 0.595976 -0.979258 -1.168988 0.692007 -1.456213 1.489389 -1.141286 0.953497 -1.552384 2.220141 -3.012723 4.776191 -4.227520 4.005605 1.844584 -0.980239 0.569097 0.699316
wb_dma_wb_mast -2.164854 2.000207 -0.532982 0.803123 -0.642314 -1.707110 -1.087388 2.392881 -5.891615 2.494833 -0.378830 -0.154542 -1.152962 1.514702 -3.367024 7.346919 1.269814 -1.476215 -2.059764 2.480648
wb_dma_ch_sel/assign_124_valid 0.874194 0.202184 -0.896361 1.050643 -0.797326 -0.914289 -0.271719 -0.788289 -0.067336 -2.381504 -2.377991 -0.797720 1.084751 -3.165353 0.692265 -2.894937 1.629478 -1.215482 -3.538148 -1.273577
wb_dma_de/always_18/stmt_1 -3.735309 2.270699 -0.052591 2.191370 0.873024 1.422305 0.434968 0.807785 -2.201771 2.109262 -0.568522 -3.011401 -0.608317 -1.655585 -0.117471 2.734319 2.414744 -1.918387 1.131997 -1.002411
wb_dma_ch_rf/wire_ch_csr_dewe 0.639495 0.017234 -0.162345 0.017732 -3.096246 4.605438 -1.460399 1.352706 -6.404004 -0.929071 1.027978 1.311240 3.969833 -0.567388 2.671178 -1.596315 0.568129 1.536229 -4.301168 2.559098
wb_dma_ch_pri_enc/input_pri2 1.323354 -0.287451 -0.909954 -0.534450 -0.865701 1.429330 0.276273 0.753758 -2.403118 -0.981528 0.233810 -0.004722 0.002629 -2.736586 2.697126 -2.415781 1.067226 0.562880 0.116831 -0.977204
wb_dma_ch_pri_enc/input_pri3 1.229459 -0.264730 -0.937971 -0.499546 -0.788577 1.374115 0.286834 0.681400 -2.332404 -0.974651 0.231637 -0.034505 0.028453 -2.693216 2.592187 -2.416669 1.041843 0.558218 0.084933 -0.961468
wb_dma_ch_pri_enc/input_pri0 0.624885 -0.104588 -1.915151 0.454350 1.151190 2.006532 0.964660 -0.877802 -1.197082 -1.310799 0.543861 0.159825 -0.100713 -1.022896 1.405239 -1.869555 0.865372 0.501073 -0.488478 -0.448594
wb_dma_ch_pri_enc/input_pri1 1.746486 0.190908 0.549598 -0.866522 0.289234 0.939119 -0.142687 2.245459 -2.203299 -1.132155 0.318942 1.690270 -1.985396 -0.458240 2.350854 -1.691630 -1.108063 -0.108292 1.049383 -0.858882
wb_dma_wb_if/input_slv_pt_in -0.066550 0.490566 -1.566000 0.229301 0.682324 -1.507527 -1.132040 0.684445 -2.862503 1.519222 0.173485 0.630745 -1.886691 1.343388 -2.013805 3.162363 0.375088 -0.101278 -0.799354 1.038373
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.733856 -1.926559 -0.604887 -0.280148 -0.734978 -2.577561 -0.765914 0.916185 1.033710 -0.407889 -0.130563 -1.868527 0.548107 -1.662790 0.663481 -1.042314 0.617887 -0.152520 0.584272 -0.936897
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.503575 -0.097454 0.791964 -0.130344 -0.315176 -0.300704 0.507678 2.612692 -1.327810 -3.327068 -0.850094 0.258944 -1.049884 -1.887631 2.212739 -4.737366 1.267826 -1.274861 -2.392036 -0.177190
wb_dma/wire_de_adr1_we -2.679993 1.740958 0.299673 0.263503 0.598068 -0.882457 1.354337 0.522854 -0.176476 1.297537 0.205486 -0.714839 -0.402023 0.170624 -0.611212 0.941283 -0.210506 -0.764194 0.385697 -0.316067
wb_dma_ch_sel/assign_6_pri1 1.730092 0.235696 0.549490 -0.819569 0.280459 0.944246 -0.166011 2.177483 -2.136670 -1.081751 0.352893 1.665089 -1.969584 -0.356181 2.185712 -1.536642 -1.072653 -0.120990 1.018738 -0.810665
wb_dma_ch_rf/input_de_csr_we 0.572104 -0.071559 -0.168298 0.055644 -3.065511 4.580424 -1.440010 1.327931 -6.389052 -0.971050 1.071211 1.253616 4.061955 -0.567352 2.674762 -1.681494 0.412520 1.543639 -4.310672 2.529164
wb_dma_ch_sel/assign_129_req_p0/expr_1 -3.215689 3.978829 -0.936319 1.873149 2.058504 2.270322 2.239583 -2.301700 0.578820 -1.016424 -0.451305 0.970387 1.348102 1.768570 -1.648331 -1.377665 0.841785 -1.436179 -4.505879 2.452623
wb_dma_rf/wire_csr 0.436355 0.208912 0.362422 0.880653 0.441905 -0.787132 -2.508600 0.780122 0.256266 -0.284967 -0.287201 0.906940 -0.474720 0.366390 -0.900000 1.930648 -0.407526 -1.903538 1.892032 -0.067092
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.677437 -1.850745 -0.553365 -0.296189 -0.747250 -2.453715 -0.757080 0.848329 0.968444 -0.345989 -0.108501 -1.769480 0.511471 -1.589421 0.604027 -0.904075 0.606075 -0.158352 0.607035 -0.842128
wb_dma_ch_sel/assign_147_req_p0 -1.509366 1.921656 -0.598407 1.269159 -0.222591 -1.673457 0.978813 -0.332102 -0.391514 -0.871960 -2.092593 -1.287991 0.665495 -2.743194 -0.128242 -1.489334 1.283597 -1.893043 -2.932528 -1.500303
wb_dma_ch_sel/always_37/if_1 4.044661 0.165801 0.451274 -3.320506 -2.839537 -4.107695 0.269299 -1.319453 1.657882 -0.699014 -0.862025 0.994822 -1.146944 0.721498 -3.884528 0.213079 0.272487 0.563049 -1.742430 3.637886
wb_dma_de/always_6/if_1/cond -0.972345 5.907613 -0.649863 2.468973 -0.308935 0.180760 -3.098632 -0.873842 -0.475184 1.383727 -0.430407 1.968030 2.969448 -2.617498 3.522353 -1.750605 0.011606 -0.911445 -3.145085 -1.739214
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.093222 2.291181 3.983252 -0.948279 -1.778527 2.908329 1.652514 -0.426032 1.655645 -2.178437 0.476944 2.925288 2.185452 2.331571 -0.187145 -0.280120 -0.403650 0.031203 -2.588099 4.649497
wb_dma_ch_rf/always_8/stmt_1 3.785154 2.425822 -1.455671 -0.917086 0.099888 -5.031745 -0.167438 -2.429777 -0.376090 0.484127 -0.547213 0.841642 -2.206309 0.880907 -4.791130 1.700523 -2.353390 -1.201073 -1.917541 1.519678
wb_dma_ch_sel/assign_108_valid 0.790954 0.335333 -0.731795 1.169825 -0.737163 -0.952239 -0.341175 -0.861888 -0.059820 -2.243770 -2.380181 -0.740702 1.157098 -3.006348 0.546953 -2.756142 1.483427 -1.271894 -3.599688 -1.258658
wb_dma_ch_pri_enc/wire_pri9_out 1.726855 0.177802 0.396577 -0.793172 0.220821 1.013611 -0.086794 2.064165 -2.229370 -1.093123 0.354109 1.613381 -1.870387 -0.493440 2.256174 -1.604853 -0.932051 -0.041755 0.988422 -0.819288
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.001926 -1.444787 -0.821612 -1.344001 -0.804387 1.009399 0.694892 0.895480 -2.827868 0.322881 0.145257 -0.916425 -2.519537 -1.680405 0.431335 -1.372961 2.375282 0.688450 0.404491 -1.448624
wb_dma_ch_sel/wire_pri2 1.209691 -0.267353 -0.871262 -0.554991 -0.871855 1.343923 0.235196 0.771187 -2.327782 -0.966674 0.194230 -0.033130 0.021479 -2.733697 2.693393 -2.448559 0.997321 0.533793 0.139686 -1.016754
wb_dma_ch_sel/wire_pri3 1.228662 -0.266930 -0.939024 -0.498402 -0.844804 1.372114 0.288737 0.694886 -2.313054 -0.943574 0.210959 -0.038957 0.004749 -2.706745 2.600596 -2.389677 1.030167 0.562726 0.111865 -0.996931
wb_dma_ch_sel/wire_pri0 -0.782087 1.514796 -1.004264 1.328405 1.292497 3.299631 2.490016 -1.307627 -1.363608 -3.250725 -0.608003 0.711168 0.120635 -0.770317 0.653298 -4.007768 2.630310 -0.535237 -4.495638 1.204829
wb_dma_ch_sel/wire_pri1 1.775015 0.189367 0.551323 -0.870450 0.261620 0.987219 -0.203196 2.250663 -2.191758 -1.109568 0.379035 1.664284 -1.978484 -0.447042 2.344818 -1.575552 -1.161590 -0.096071 1.133374 -0.927153
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.634988 2.139318 -0.150209 1.407999 -0.115594 1.572242 0.359623 -1.724889 -1.102529 -1.995202 -2.309190 1.088903 0.633203 -1.513095 -0.015946 -1.836131 0.956365 -1.124433 -4.226226 -0.381284
wb_dma_rf/input_ptr_set 1.258494 -0.259450 -0.915827 -0.523445 -0.842491 1.407368 0.260835 0.714774 -2.382942 -0.997092 0.229812 0.009599 0.035887 -2.749664 2.663753 -2.413619 1.018114 0.564655 0.116654 -1.012557
wb_dma_rf/always_2/if_1/if_1 3.604189 -0.362178 1.005908 0.889460 -0.976550 -4.676155 -2.149913 1.503627 -3.052780 -1.040415 -2.653614 1.334989 -1.317071 -0.514903 -2.152813 -0.031265 -3.324897 -2.350020 -1.771117 -2.396271
wb_dma_de/assign_77_read_hold 0.456468 0.459753 1.439666 -0.273671 1.145977 -0.403212 -0.421129 1.520749 0.136880 -0.220933 0.157185 1.657368 -1.971443 2.201264 -0.193096 0.625384 -2.156628 -0.646712 0.931468 0.086770
wb_dma_wb_slv/always_5/stmt_1 -6.510543 1.796823 0.953018 1.765195 0.574080 -3.291970 0.767929 1.383290 1.497619 -0.061028 -0.168207 -2.566489 2.004663 -2.074004 1.249898 -3.652274 -0.650716 -2.273562 -2.300414 -1.225191
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.749466 0.216258 0.492970 -0.811640 0.345798 1.025777 -0.078484 2.243208 -2.208631 -1.271473 0.351750 1.679173 -1.995723 -0.471658 2.408749 -1.752293 -1.040233 -0.127405 0.990636 -0.879603
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -2.570820 1.737689 -0.914429 0.857176 1.004188 4.014891 2.068644 -0.958090 -0.315673 -3.224761 0.627935 1.047141 1.586352 0.663275 0.762153 -5.068410 2.697662 -0.238012 -4.907197 3.747440
wb_dma_ch_rf/always_27/stmt_1 1.159475 4.146344 -1.445221 0.087476 -0.988353 -2.780380 -0.172120 1.106400 -0.148203 -0.676169 -2.130023 2.706298 0.521355 -1.119174 1.376296 1.596254 1.421000 -0.698709 -1.311847 -0.712733
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -0.987868 1.197508 1.016528 -1.184342 -1.935596 -0.378261 -4.317140 1.153875 -1.818794 4.142488 1.846477 2.175974 -2.021460 8.368093 -7.445130 5.808219 1.392430 -0.352949 -1.400439 6.740222
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.194092 1.403468 -2.018680 -0.714476 -2.410899 -1.171788 -2.615202 1.787777 -1.686556 1.171092 0.925939 -0.039322 1.005999 -4.100746 4.282005 -1.266742 3.379837 0.921943 0.958954 -1.302453
wb_dma_ch_sel/wire_valid 0.815748 0.661078 0.727517 -1.200119 -0.941734 -0.619571 -1.065620 0.887913 0.679976 -2.094680 -0.539638 -0.656392 -1.971255 -0.256454 -3.406442 3.026100 3.483448 -2.819340 1.955310 5.307013
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.468570 0.446356 1.465438 -0.315798 1.113900 -0.413331 -0.397869 1.555428 0.143723 -0.178094 0.119444 1.717187 -2.020755 2.299011 -0.283720 0.730715 -2.162751 -0.646065 0.968744 0.119595
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.665150 -0.143502 -1.930838 0.451110 1.143300 2.094238 0.976523 -0.887803 -1.234006 -1.315399 0.547747 0.210479 -0.103835 -1.043225 1.466624 -1.921786 0.882479 0.520306 -0.455847 -0.481895
wb_dma_de/wire_chunk_cnt_is_0_d 1.905336 2.583201 1.286886 1.154702 1.165349 1.068912 -0.072052 -0.158266 -0.820561 -2.067123 -2.106202 2.708395 -1.319588 0.733343 -0.205571 -1.205787 -1.406738 -1.808994 -3.092936 -0.379525
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.916329 -1.407889 -0.839053 -1.271085 -0.742650 1.042246 0.621804 0.894771 -2.752817 0.252614 0.146998 -0.901926 -2.445288 -1.711168 0.539979 -1.499487 2.343612 0.690477 0.366049 -1.541508
wb_dma_ch_sel/assign_109_valid 0.890099 0.278983 -0.736674 1.093680 -0.798500 -0.968259 -0.310934 -0.826159 -0.030529 -2.238379 -2.381461 -0.719584 1.068892 -2.996780 0.493002 -2.670660 1.598556 -1.203036 -3.530264 -1.212209
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.677470 0.240139 0.541076 -0.784953 0.343308 1.001784 -0.103411 2.215377 -2.166810 -1.218463 0.355984 1.655018 -1.965217 -0.465995 2.362154 -1.745237 -1.071603 -0.162100 0.966681 -0.882743
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -5.781401 2.393743 1.472731 1.725517 0.009983 -5.873490 1.486866 1.379769 0.208404 1.531839 -0.598967 -2.498250 0.989748 -2.296205 0.424845 -3.934166 -1.987106 -1.867727 -3.231292 -3.228682
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.060428 1.585705 0.594220 0.335826 -0.274770 -1.063562 1.584629 1.160017 1.459806 -0.931188 0.185849 -1.411714 1.744056 0.365330 -0.683744 -2.931047 2.257394 -1.445037 -3.370775 3.057144
wb_dma_de/assign_75_mast1_dout -1.159699 0.582010 0.400382 0.241266 -1.537731 3.250540 -3.075752 1.188499 -2.128215 2.008530 2.455383 0.941377 3.398909 1.196968 2.875177 1.440034 -0.546454 1.671536 -0.266430 1.369289
wb_dma/constraint_csr 1.820866 0.834735 -0.238475 1.025318 0.616601 -0.956554 -1.328306 -2.004227 1.323496 0.836924 -1.362237 0.617544 0.378989 0.933559 -1.753149 2.612458 -1.805153 -0.576004 -0.301679 -1.062805
wb_dma_ch_rf/always_5/if_1 0.386181 -0.653853 0.470165 -0.845211 -0.837942 0.135806 0.431671 0.147127 -1.178040 2.249578 -0.533385 -0.897348 -0.929719 1.426501 -1.687917 2.895759 0.854665 1.280596 0.026714 0.097655
wb_dma_ch_pri_enc/wire_pri21_out 1.724718 0.184858 0.550476 -0.855861 0.302602 0.952045 -0.151170 2.251887 -2.189147 -1.136147 0.319654 1.658716 -1.955851 -0.436388 2.347294 -1.679741 -1.105587 -0.107058 1.046740 -0.901782
wb_dma_ch_sel/assign_157_req_p0 -1.473265 1.837924 -0.490828 1.148112 -0.345509 -1.683719 0.986350 -0.218378 -0.477553 -0.872244 -2.030913 -1.278489 0.514861 -2.734123 -0.126111 -1.545980 1.370767 -1.799551 -2.843915 -1.414356
wb_dma_wb_mast/assign_1/expr_1 -4.768583 2.685379 1.979352 -0.397028 -0.344676 2.759842 -2.299251 3.380461 -1.434213 2.936324 3.824767 2.074244 2.465444 4.665242 2.017978 1.963561 -2.229674 0.655030 0.490442 3.716171
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.179689 -0.212006 0.332803 0.697913 -0.549273 -1.190259 0.753771 0.389489 0.833671 -2.311395 -1.268687 -1.324364 0.819746 -1.449017 -0.165627 -3.166645 2.423973 -1.239297 -3.544730 0.718556
wb_dma_de/reg_mast1_adr 0.777925 -1.345495 -2.629634 -1.926129 -0.494320 -2.912801 0.217963 0.930842 2.799273 -3.300598 1.196553 0.626762 -0.437789 0.419571 0.391964 -0.816622 3.369268 0.355875 0.572194 2.584123
wb_dma/wire_dma_err -0.415263 -0.032826 0.809921 -0.146977 -0.182368 -0.277546 0.581114 2.599503 -1.268424 -3.409926 -0.879600 0.382128 -1.200875 -1.711736 2.075406 -4.686965 1.236839 -1.290426 -2.385850 -0.109727
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.541059 1.890240 -0.524034 1.283970 -0.232741 -1.649729 1.008438 -0.369566 -0.399782 -0.879283 -2.163860 -1.350582 0.672853 -2.781865 -0.161081 -1.521446 1.298171 -1.875914 -2.980553 -1.558081
wb_dma_ch_sel/input_ch2_csr -0.757030 0.621759 0.732619 0.010918 -3.091222 0.134428 -1.713346 1.185503 0.695452 2.112756 -4.064042 -0.185168 3.157557 0.765334 -0.993889 4.928004 1.955540 0.228986 -0.958957 0.539023
wb_dma_ch_rf/assign_13_ch_txsz_we 1.459499 5.879906 -0.554027 0.630480 -0.438308 2.371022 0.601866 -2.581913 -1.821895 1.325317 -0.063251 2.283288 -0.024561 -1.860295 0.439069 0.096539 1.947369 0.002897 -1.680472 0.741604
wb_dma_ch_sel/assign_130_req_p0 -3.145279 3.995297 -0.800126 1.896703 1.903529 2.236030 1.958219 -2.298661 0.658026 -0.920814 -0.543292 1.016906 1.521557 1.903001 -1.769461 -1.155874 0.824461 -1.417896 -4.635844 2.631727
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.656583 0.576934 -0.976019 -3.999426 -2.315986 0.029278 3.925894 2.548665 -2.399160 -1.144457 1.937240 0.148021 -1.672050 0.353787 -1.075695 -0.996164 4.082369 0.455757 0.715044 4.959880
wb_dma_ch_sel/assign_106_valid 0.810030 0.380456 -0.793086 1.181815 -0.794630 -0.987452 -0.401005 -0.796734 -0.096200 -2.284465 -2.404300 -0.747068 1.198449 -3.165256 0.690566 -2.910005 1.522659 -1.294866 -3.644190 -1.314739
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.234697 1.820661 0.222836 2.120145 1.309026 -1.153657 -1.138832 -1.878805 1.785228 0.202159 -1.406396 0.584278 1.325663 0.643184 -1.043566 0.237278 -2.440299 -1.363944 -2.223277 -1.153733
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.622565 -0.115525 -1.913768 0.467516 1.120926 2.031085 0.970510 -0.883285 -1.180566 -1.295668 0.528993 0.154105 -0.090358 -1.048008 1.485897 -1.883526 0.850235 0.483390 -0.477297 -0.458911
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.495516 -0.089159 0.801292 -0.120455 -0.156345 -0.335399 0.644828 2.528344 -1.181883 -3.421293 -0.893705 0.265708 -1.149082 -1.792333 2.096151 -4.842452 1.232101 -1.336332 -2.434593 -0.162916
wb_dma_ch_rf/always_11/if_1/if_1 -0.477445 2.013229 0.458250 1.128264 2.414233 2.745521 2.017118 0.175059 -1.162657 -3.320510 -0.447989 2.291829 -1.743771 1.419798 0.375141 -3.366932 0.391914 -1.261050 -3.595222 1.263188
wb_dma_wb_if/wire_slv_adr -0.763206 3.125776 5.554871 -2.292385 -4.339535 -5.267918 -2.269749 1.879366 1.058168 4.062834 -1.363700 2.269229 -0.054361 1.954731 -4.404792 2.401512 -2.432552 -1.242799 -0.181913 2.063389
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.301740 -1.806140 1.756023 0.461280 -0.406124 1.533283 -0.928113 0.391281 0.492527 -1.682831 -0.510790 -1.201072 2.196556 0.533503 0.410298 -0.107411 -1.654066 -0.240123 -1.365428 1.021924
wb_dma_ch_sel/input_ch1_csr -0.638822 0.501451 0.792291 -0.020234 -3.056870 0.155101 -1.730861 1.145841 0.793793 2.070850 -3.984998 -0.081173 3.082080 0.926279 -1.078304 4.937133 1.933310 0.304121 -0.896532 0.678892
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.504973 0.400714 1.411008 -0.321811 1.097217 -0.420515 -0.419444 1.503162 0.137775 -0.140673 0.143690 1.618947 -1.942358 2.206994 -0.226305 0.734711 -2.135347 -0.630169 0.951556 0.074647
wb_dma/wire_pt1_sel_i -2.817698 0.837962 0.392298 -0.320001 -1.791003 3.784858 -3.259154 1.411838 -1.186365 2.015321 3.457923 1.313287 4.541598 2.657537 2.605111 0.654411 -0.171038 1.912291 -0.682510 3.898731
wb_dma_ch_sel/always_47/case_1/stmt_1 1.034245 0.562200 -1.125249 -0.498678 0.059570 -0.261226 1.597517 -0.425789 2.603704 -1.791614 -0.873964 1.134771 0.284646 -0.589931 1.453734 0.058666 2.030527 0.667202 0.553837 -0.257764
wb_dma/wire_pt1_sel_o 1.037633 1.279016 0.711319 -0.998583 -1.239067 0.879834 -1.398149 1.457155 -1.144672 0.963357 -1.694527 2.208967 -3.058862 4.972092 -4.415272 4.275607 1.976681 -1.014948 0.559382 0.824774
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.818098 1.564049 -0.996376 1.344547 1.274400 3.263770 2.549238 -1.309161 -1.335339 -3.303260 -0.645238 0.646803 0.139724 -0.813491 0.608116 -4.150575 2.690233 -0.592963 -4.613757 1.203711
wb_dma_ch_pri_enc/inst_u16 1.728464 0.174633 0.572275 -0.866742 0.178019 0.953368 -0.127303 2.228017 -2.195710 -1.115013 0.319650 1.635905 -1.913183 -0.487318 2.252039 -1.590725 -1.004971 -0.098144 1.017581 -0.839202
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.850934 0.188709 0.474819 -0.823757 0.315539 1.058724 -0.135296 2.309836 -2.317282 -1.257298 0.381801 1.762965 -2.038368 -0.500327 2.479898 -1.782719 -1.114967 -0.079997 1.070953 -0.934452
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.963260 2.425574 0.475776 -0.557510 1.095884 0.284795 3.848570 -0.915165 -0.771300 2.016780 1.338999 -0.762576 -1.697196 0.082835 -1.803702 1.362817 -0.687097 -0.274856 2.185061 0.631705
wb_dma_ch_sel/assign_116_valid 0.876303 0.294342 -0.740707 1.160119 -0.760476 -0.934282 -0.378167 -0.807444 -0.050010 -2.312098 -2.383411 -0.710242 1.119862 -3.049681 0.618055 -2.784039 1.459266 -1.242087 -3.557996 -1.296049
wb_dma_ch_sel/input_ch7_csr 0.311865 0.192409 0.864314 -0.845881 -2.530219 0.801978 -0.421659 0.478232 -0.517394 1.540707 -2.695019 -0.365426 0.207998 1.385099 -3.001366 4.874104 2.788892 0.021795 -0.711346 1.658516
assert_wb_dma_rf/input_ch0_txsz -0.021129 2.212592 0.496618 -0.330805 -0.300680 -0.746492 0.508910 -0.099759 -0.864404 2.284476 -0.041012 0.795150 -1.291425 -0.005844 -0.165814 2.525342 -0.187555 0.530007 0.582974 -1.994390
assert_wb_dma_rf 0.725114 2.298956 -0.036381 -1.134352 -0.723247 -1.898386 1.236229 0.482973 -1.432354 2.782350 -0.607984 2.026148 -2.568547 1.426399 -1.221831 4.464939 0.632883 1.284171 0.208213 -2.467854
wb_dma_ch_rf/reg_ch_am0_r -0.241298 -1.861883 1.806968 0.459852 -0.467854 1.548774 -1.019339 0.378836 0.525918 -1.666893 -0.499767 -1.190508 2.251411 0.590297 0.367081 -0.043134 -1.772903 -0.262719 -1.356851 1.020165
wb_dma_ch_rf/always_4/if_1 3.095465 -1.045171 0.600031 -0.825682 -1.805409 1.539359 -1.852746 -0.640802 -2.692282 3.075044 -2.176883 -0.113882 -1.581662 1.719949 -4.339470 5.805037 1.147204 0.355037 1.789227 0.266143
wb_dma_de/always_4/if_1/if_1/stmt_1 1.418927 2.189185 -0.235908 1.465944 -0.011549 1.574480 0.459392 -1.706843 -1.076266 -2.055257 -2.266705 0.993584 0.670415 -1.638946 0.119949 -2.139265 0.954909 -1.149232 -4.283247 -0.412000
wb_dma_de/always_14/stmt_1/expr_1 -0.474862 -0.019032 0.828357 -0.145698 -0.229609 -0.445250 0.560547 2.619217 -1.216157 -3.398567 -0.917862 0.310046 -1.224998 -1.767078 2.054383 -4.674547 1.244228 -1.368279 -2.409295 -0.152068
wb_dma_de/wire_use_ed 1.581368 -2.637169 4.889520 -0.236629 -5.089890 3.152094 0.643980 0.324211 -2.224544 -3.799324 -2.875580 0.231707 5.547838 -2.025795 0.820280 -4.713402 -1.043191 0.560338 -6.715993 2.314398
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 2.573400 1.777504 -0.831772 -0.762624 0.125950 -4.630473 -1.405990 -0.068835 -1.204400 -0.179643 0.192671 1.266588 -2.793412 0.858108 -4.133736 1.789785 -1.294965 -2.188689 0.117077 1.963117
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.716163 0.193044 0.456545 -0.802158 0.312735 1.019703 -0.117566 2.176152 -2.202065 -1.147197 0.364268 1.644481 -1.943588 -0.487293 2.392371 -1.715016 -1.061557 -0.114665 1.022405 -0.889665
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.242436 -0.236721 0.250432 0.728582 -0.518256 -1.287912 0.668348 0.428627 0.888040 -2.299001 -1.226047 -1.352648 0.854021 -1.421994 -0.074910 -3.247085 2.366265 -1.212638 -3.488486 0.646035
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.824309 0.535161 -1.871893 -0.236525 -1.343830 2.849767 -1.927724 0.897584 -3.213754 0.800083 1.484832 0.648731 1.225852 -1.757169 3.591382 -0.437728 2.154713 1.518030 0.488228 -0.229441
wb_dma_ch_sel/input_nd_i -0.910527 1.477230 -1.015131 1.449972 1.400479 3.302653 2.492636 -1.377963 -1.254605 -3.289151 -0.552724 0.637258 0.210445 -0.813770 0.720690 -4.196474 2.535841 -0.568607 -4.538381 1.146050
assert_wb_dma_ch_sel/input_req_i 0.654303 -0.134179 -1.943138 0.446591 1.120082 2.044216 0.975097 -0.880215 -1.188737 -1.284496 0.515408 0.191064 -0.103769 -1.022629 1.469645 -1.859973 0.832030 0.510121 -0.470133 -0.484017
wb_dma_ch_rf/reg_ch_rl 1.087279 -1.172376 -0.852241 0.705553 -0.152893 -3.450347 -2.098420 -0.970753 2.223520 0.427977 -1.443799 -1.238138 0.874781 -0.842754 -0.973623 1.518040 -1.092907 -0.697657 0.362445 -1.969415
wb_dma_de/reg_paused 0.424499 0.161117 0.407734 0.804610 0.363095 -0.806224 -2.606887 0.852639 0.253129 -0.146235 -0.223429 0.870023 -0.516578 0.467980 -1.120115 2.193197 -0.422425 -1.944978 2.076181 0.040921
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.701291 3.193171 0.348846 1.230379 0.478955 2.351926 -2.213085 0.055709 -1.627436 -0.328765 -0.915651 3.273165 -0.221865 1.597986 0.636791 0.850070 -0.230854 -0.789276 -2.665060 0.382419
wb_dma_wb_if/wire_mast_drdy -2.143938 1.063435 -0.444355 2.023812 0.049197 3.014047 -2.408139 2.767092 -3.537772 -0.381008 -0.146865 -1.462871 -0.473722 -2.129434 3.061045 -0.650987 4.411130 -1.457008 -0.805173 -0.244972
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.030513 -2.038178 -2.475801 0.106520 0.329753 -0.586098 0.175671 0.089827 -0.230758 -1.599318 0.423106 -1.645503 0.380924 -2.633570 2.045881 -2.766994 1.507147 0.382598 0.164042 -1.364385
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.357126 2.614145 0.425814 0.498060 0.154626 3.547486 -0.894672 1.934434 -2.941571 -1.337365 0.561869 2.765425 -0.364077 0.694006 2.704447 -2.131468 1.569648 -0.246822 -2.630700 1.372865
wb_dma_ch_sel/assign_100_valid/expr_1 -0.791688 2.015587 2.559714 -0.475548 -2.527733 -0.214294 2.332024 -1.428516 2.796522 0.241003 -2.966722 -2.578213 -0.924446 -2.859145 -2.460881 1.466900 5.869667 -1.230454 -0.703293 1.103150
wb_dma_wb_if/inst_u1 0.368114 0.998671 1.620781 -1.074900 -2.232383 -0.608064 -1.214073 0.982075 -2.166636 2.836198 -0.697591 0.456582 -2.398122 3.361331 -5.049982 4.728049 1.836141 -0.227828 0.525207 1.991983
wb_dma_wb_if/inst_u0 -2.070386 1.828905 -0.375046 0.926980 -0.656941 -1.680110 -1.331272 2.537369 -5.934537 2.437274 -0.434964 -0.280289 -1.271942 1.334255 -3.206411 7.365181 1.518548 -1.551420 -2.056782 2.341959
wb_dma_ch_sel 1.473584 0.627204 0.107020 -1.024046 -1.741942 -1.941426 -1.214153 0.170241 -0.860760 0.490814 -1.774394 -0.381852 -0.889672 1.075765 -4.587685 4.215180 1.021400 -1.599332 -0.318144 2.959426
wb_dma_rf/input_de_csr_we 0.661124 -0.021040 -0.290398 0.085165 -2.957859 4.522081 -1.446797 1.287549 -6.320009 -0.982920 1.010636 1.315107 3.889052 -0.547200 2.584643 -1.621038 0.463589 1.516582 -4.226035 2.480361
wb_dma_rf/wire_ch0_adr0 -0.450347 -2.748340 4.056372 -0.997355 -4.532425 -2.292326 -0.753734 0.434338 3.793756 -0.426936 -3.482904 -2.505826 3.349559 -2.235857 -0.565836 -0.932429 1.207869 0.146127 -1.999341 0.177727
wb_dma_rf/wire_ch0_adr1 -1.909673 3.723285 0.648270 -0.257013 0.144303 -1.401009 1.731620 0.432968 -1.444878 3.235973 0.019700 0.379116 -1.927196 0.235167 -0.958128 3.605272 -0.246666 -0.187176 0.892190 -2.116174
wb_dma_de/always_9/stmt_1/expr_1 -0.269658 3.197005 -0.294629 2.280066 0.340463 1.754381 -2.066302 -2.126050 0.370059 0.526823 -1.123569 1.721778 1.949942 1.846479 -1.211090 1.947317 0.937244 -0.698497 -3.995002 1.231390
wb_dma_ch_sel/always_42/case_1/cond 4.293308 -1.262219 -1.820360 -0.169605 -1.210956 -0.534451 -3.109466 0.805348 -3.197862 -0.807793 -1.200009 1.728709 0.113763 0.747706 -0.388836 2.119692 -0.542635 0.247225 -1.173210 0.049923
wb_dma_wb_slv/input_wb_cyc_i -4.424382 1.886063 -0.161508 0.592117 -1.515286 -0.698593 -2.677271 0.834323 -1.140492 4.138923 1.132843 0.294141 0.508797 5.332651 -4.320121 2.735900 1.966742 -0.205139 -2.707693 2.501585
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.949532 -1.425948 -0.897151 -1.282979 -0.669514 1.052999 0.664992 0.912908 -2.773768 0.226257 0.169313 -0.908121 -2.504999 -1.708038 0.614677 -1.553702 2.272863 0.663856 0.441729 -1.576971
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 3.854210 -1.275902 -1.394477 -1.745296 -1.196541 1.736334 2.548191 -0.735278 -4.871429 -0.556319 0.889075 -0.062675 -0.682489 -2.359907 0.041715 -0.971550 -0.981752 1.407166 1.596057 0.519200
wb_dma_de/reg_tsz_cnt 1.927684 6.351841 0.726366 0.390090 0.720923 2.091042 0.202059 -1.211968 -1.682104 1.151603 0.071422 3.913227 -1.882680 0.347478 0.204528 0.802902 -0.053552 -0.619988 -0.783405 0.844714
wb_dma_ch_sel/reg_ndr -0.904250 1.515639 -1.003375 1.421590 1.357769 3.298730 2.497473 -1.326941 -1.296723 -3.265314 -0.613904 0.672507 0.174271 -0.816913 0.671210 -4.139531 2.559155 -0.589314 -4.580527 1.178967
wb_dma_de/assign_83_wr_ack/expr_1 1.440376 3.339438 0.289240 1.467570 0.694376 2.573556 -2.062329 -0.069870 -1.599617 -0.544397 -0.826684 3.328455 -0.110664 1.693434 0.691781 0.559579 -0.197955 -0.842739 -2.927567 0.510634
wb_dma_de/reg_de_txsz_we -1.496105 3.412182 -1.881540 3.668441 2.075145 2.293798 -2.331462 -2.570814 0.207625 0.230961 0.154471 1.174354 3.410607 0.000009 2.019973 -1.246609 -1.028801 -0.636298 -3.667800 -0.952262
wb_dma_ch_rf/reg_pointer_sr 0.417293 -0.569559 0.439685 -0.743329 -0.792739 0.114325 0.308876 0.105187 -1.132120 2.200185 -0.533822 -0.864880 -0.928981 1.394481 -1.659691 2.863926 0.796334 1.182752 -0.004981 0.086015
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.685383 -0.145269 -1.977185 0.462466 1.192138 2.135310 0.995663 -0.844025 -1.287214 -1.345563 0.534534 0.194010 -0.098196 -1.081797 1.511353 -1.959988 0.864627 0.524260 -0.457958 -0.505409
wb_dma_rf/input_de_adr1_we -2.687124 1.725994 0.263894 0.180721 0.521146 -0.875796 1.419586 0.530314 -0.251552 1.381102 0.229862 -0.690096 -0.454160 0.263200 -0.744430 1.074789 -0.174149 -0.707425 0.466824 -0.189716
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.990952 1.100524 3.600660 -1.118443 -2.180110 3.584374 0.335708 -0.727612 1.900199 -3.221703 0.280211 3.500896 2.644299 2.245578 0.417907 -1.151480 -0.106908 0.632150 -3.166604 5.012341
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.726277 0.200456 0.498748 -0.836053 0.343801 1.075073 -0.104823 2.305763 -2.272376 -1.280815 0.374802 1.666888 -1.946881 -0.602741 2.610062 -1.934565 -1.082083 -0.139272 1.070743 -0.977939
wb_dma_ch_sel/always_43/case_1/cond 1.972085 6.354573 0.662579 0.482028 0.771526 2.167243 0.232175 -1.170645 -1.757392 0.958080 0.043486 3.917546 -1.823407 0.235176 0.383279 0.521696 -0.103850 -0.628469 -0.961098 0.745897
wb_dma_ch_rf/reg_ch_adr0_r 0.949490 -4.241755 3.346544 -2.448785 -4.045544 -3.075832 -0.460809 0.651530 2.230065 -0.578799 -2.273590 -2.694677 -0.918955 -0.301347 -3.726467 0.552616 2.601295 -0.000304 -1.491353 1.030702
wb_dma_ch_pri_enc/input_valid 0.572353 0.401405 1.393054 -0.301797 1.252628 -0.361896 -0.448939 1.571021 0.063602 -0.185686 0.171560 1.774858 -2.030005 2.298787 -0.130637 0.663878 -2.304347 -0.649945 1.040824 0.032837
wb_dma_ch_pri_enc/reg_pri_out1 1.773803 0.210398 0.491601 -0.846335 0.259860 0.979119 -0.143404 2.169559 -2.219089 -1.087576 0.331872 1.668738 -1.936525 -0.440850 2.267344 -1.571982 -1.055979 -0.093763 1.035881 -0.852267
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.231276 0.560164 -0.349376 1.879872 0.405544 2.156564 -0.861541 0.270045 -1.939567 1.006818 -0.644362 -2.384320 -0.382763 -1.749303 0.385338 1.887967 2.630172 -1.167130 0.862200 -0.675655
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.707420 -1.949824 -0.560435 -0.323714 -0.742766 -2.557319 -0.712172 0.855738 1.051704 -0.344479 -0.133610 -1.857805 0.506428 -1.578907 0.532564 -0.943604 0.630198 -0.131926 0.630729 -0.909696
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.262586 -1.828000 -0.683753 -0.644509 -1.220005 -0.548682 -0.251123 0.167961 -2.415855 -0.340964 -0.444942 0.053977 0.608425 0.182750 -1.171935 0.995460 -1.371872 0.555993 -0.255927 0.563580
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.796812 -0.083523 0.756693 -2.142325 1.088831 1.813435 2.677119 0.881301 -3.048710 0.663023 1.364605 0.702082 -5.518075 0.410446 -0.798161 -0.553582 -0.290303 0.340650 2.822293 -0.417707
wb_dma_ch_sel/input_req_i 2.121893 -0.300485 -2.463599 -1.229341 -3.441667 -1.924461 -2.782901 1.818537 -3.635856 0.980064 0.478052 -0.007556 1.651126 -3.466365 2.591667 -0.019326 1.761443 1.321249 0.565367 -0.534441
wb_dma_rf/assign_4_dma_abort/expr_1 -0.413825 -0.039666 0.832969 -0.209610 -0.262710 -0.243000 0.599035 2.582321 -1.309367 -3.328158 -0.904996 0.375721 -1.162788 -1.654802 1.981919 -4.576763 1.322160 -1.296566 -2.418271 -0.056864
wb_dma_rf/always_1/case_1/stmt_8 2.513138 -0.403587 2.867893 0.836070 -0.808203 -1.829324 -0.494284 -1.522646 2.420404 -0.841804 -2.532005 1.788301 -0.261612 0.310075 -1.842012 -0.857218 -0.454439 -0.388414 -2.725298 -1.022696
wb_dma_ch_rf/wire_ptr_inv 1.151056 0.707367 -1.727999 -0.265656 1.779644 3.075442 3.382137 -2.290570 -1.626955 -0.560904 1.645868 0.131075 -1.424596 -1.043045 0.262529 -1.489564 0.329423 0.893839 1.253086 0.461073
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.517903 1.291987 3.174485 -0.433670 -0.599900 -0.772025 -0.987487 3.164083 -0.661083 -0.354225 -0.283416 1.296899 -0.799408 0.055718 1.758914 -1.610391 -2.347858 -1.350978 0.053137 -0.431122
wb_dma_ch_sel/assign_138_req_p0 -1.557024 1.954342 -0.601574 1.249715 -0.240189 -1.667256 0.998878 -0.309924 -0.432849 -0.913184 -2.100834 -1.371687 0.672806 -2.890392 -0.012590 -1.644529 1.329206 -1.873956 -2.921180 -1.542686
wb_dma_rf/always_1/case_1/stmt_1 0.508487 0.171708 0.381237 0.820233 0.444161 -0.812592 -2.594367 0.817070 0.228423 -0.178609 -0.262805 0.921323 -0.516280 0.428411 -1.001324 2.095684 -0.495523 -1.893997 2.023346 -0.062091
wb_dma_rf/always_1/case_1/stmt_6 -0.408616 0.457445 2.118704 -0.184438 0.014949 -4.454672 0.048297 -1.529558 1.947089 2.756136 1.665083 -0.035092 -1.444986 3.294129 -5.075056 -0.646649 -2.404163 -0.270106 -1.541258 2.950606
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.984456 1.711654 0.608168 0.183852 -0.468769 -1.307054 1.538020 1.252068 1.322081 -0.833459 0.117361 -1.370532 1.647833 0.424094 -0.852852 -2.741223 2.372400 -1.518113 -3.327896 3.067006
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.657730 -0.124924 -1.935666 0.422543 1.137754 2.062011 0.983748 -0.885611 -1.243466 -1.297713 0.520398 0.201272 -0.141250 -1.054237 1.458460 -1.882886 0.853455 0.493636 -0.486325 -0.445610
wb_dma_ch_sel/always_43/case_1 1.925648 6.358230 0.676533 0.482017 0.583318 2.039096 0.059172 -1.235343 -1.625845 1.176281 0.008728 3.861606 -1.695336 0.235544 0.268925 0.849360 0.040939 -0.637816 -0.875448 0.797947
wb_dma_ch_sel/assign_9_pri2 1.279951 -0.251416 -0.901264 -0.541342 -0.847526 1.445998 0.234635 0.761310 -2.397362 -1.011738 0.239095 0.029698 0.022175 -2.763226 2.720343 -2.451148 1.078725 0.541954 0.117507 -0.998729
wb_dma_pri_enc_sub/always_1/case_1 1.682715 0.164289 0.628154 -0.862050 0.233413 0.918864 -0.086207 2.283533 -2.174576 -1.129014 0.336954 1.635221 -1.966734 -0.454256 2.286576 -1.677335 -1.039464 -0.136458 1.024713 -0.843946
wb_dma_rf/always_2/if_1 3.570620 -0.091479 1.138097 0.877701 -0.921633 -4.602504 -2.204851 1.647403 -3.026623 -1.273619 -2.676804 1.557079 -1.334612 -0.470212 -1.994088 -0.135333 -3.458401 -2.498978 -1.850908 -2.179877
wb_dma/wire_dma_abort -0.398142 -0.127950 0.887810 -0.201064 -0.219347 -0.385588 0.588388 2.623222 -1.275681 -3.348271 -0.846815 0.309688 -1.229278 -1.714343 2.101264 -4.671719 1.140770 -1.325583 -2.276838 -0.173071
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.185830 1.438549 -2.081650 -0.673258 -2.380735 -1.132640 -2.687879 1.875249 -1.703581 1.285974 1.059528 -0.031063 1.039472 -4.164917 4.480801 -1.284985 3.320537 0.992197 1.118374 -1.436931
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.914212 -1.340273 -0.737935 -1.268166 -0.768147 0.925701 0.555683 0.889268 -2.734021 0.324467 0.080418 -0.896136 -2.479871 -1.621425 0.398880 -1.335900 2.302722 0.605441 0.341984 -1.496889
wb_dma_wb_if/input_wb_stb_i -6.609557 1.845451 0.924855 1.768563 0.631807 -3.290572 0.855431 1.464032 1.448772 -0.067514 -0.136114 -2.636930 2.017182 -2.173714 1.311485 -3.760771 -0.616557 -2.333696 -2.324092 -1.243290
wb_dma_rf/input_de_txsz 0.428841 3.050716 -2.186139 2.699073 1.452257 3.705742 -1.059608 -3.069921 -0.768565 -0.654718 -0.676654 1.882839 1.721405 0.960979 -0.017624 0.330478 1.762689 -0.176108 -4.310670 0.814263
wb_dma_ch_pri_enc/wire_pri3_out 1.722113 0.176401 0.511553 -0.817849 0.344619 1.010604 -0.127973 2.200227 -2.173202 -1.172747 0.388435 1.652603 -1.981491 -0.445237 2.376137 -1.692986 -1.146753 -0.117915 1.099328 -0.934246
wb_dma_ch_sel/wire_gnt_p1 0.508102 0.451155 1.383389 -0.291189 1.133171 -0.347752 -0.404321 1.557796 0.107031 -0.246802 0.137609 1.666199 -1.960937 2.168180 -0.124243 0.623355 -2.167291 -0.652102 0.992900 0.050764
wb_dma_ch_sel/wire_gnt_p0 -2.016000 0.289985 -2.244514 -3.763569 -3.261314 0.260803 4.147284 1.148689 -2.480486 -0.663727 1.997260 -1.153904 -0.149001 -1.253732 -1.174021 -1.076116 5.941050 1.129688 0.080279 5.026824
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.001092 1.790518 0.668754 0.303861 -0.358597 -1.100973 1.655113 1.132679 1.318594 -0.917138 0.082038 -1.346529 1.623649 0.404801 -0.813926 -2.792220 2.321799 -1.539802 -3.484579 3.040967
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.652317 -0.147801 -1.932416 0.451295 1.118803 2.000775 0.983433 -0.859977 -1.192137 -1.297982 0.527947 0.148253 -0.133455 -0.976959 1.400367 -1.824108 0.883962 0.528157 -0.471029 -0.426979
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.489164 0.212656 0.339209 0.822379 0.440806 -0.811283 -2.510710 0.846162 0.235482 -0.351576 -0.320689 0.882529 -0.441496 0.308479 -0.927623 1.882963 -0.425597 -1.927298 1.862671 -0.056020
wb_dma/input_wb0_err_i -0.428686 -0.163478 0.803562 -0.185047 -0.266782 -0.456623 0.503227 2.630797 -1.288673 -3.271693 -0.851900 0.222722 -1.158151 -1.796051 2.089607 -4.669081 1.207013 -1.285548 -2.259385 -0.214156
wb_dma_ch_sel/always_44/case_1/stmt_4 1.795040 -1.707678 -1.108071 -1.665812 0.476122 -1.382141 0.528160 0.252200 -1.710583 -0.205966 1.011446 -0.172530 -5.094453 2.002595 -3.785983 1.787355 2.135403 -0.121173 0.399516 0.840545
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.825882 -1.412821 2.440701 -1.981630 -5.058716 -3.768281 -0.053889 1.432333 1.788350 1.677956 -1.768121 -3.502049 1.762779 -4.824825 0.447139 -2.360094 2.709527 -0.072398 0.460337 -1.112879
wb_dma_wb_mast/wire_wb_data_o -1.188921 0.574145 0.429929 0.272436 -1.530326 3.295408 -3.080477 1.158095 -2.133880 1.942196 2.428072 0.937895 3.394577 1.270761 2.779747 1.501187 -0.490166 1.650961 -0.315087 1.445750
wb_dma_de/always_6/if_1/if_1/stmt_1 1.493777 4.111403 -0.585679 1.531196 3.086544 4.324363 1.024186 -2.905291 -1.123003 -0.146817 0.614879 3.302477 -1.540331 2.951023 -1.295579 1.263618 -0.744715 -0.388012 -1.513949 1.786336
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.539882 0.430940 1.449433 -0.335510 1.127725 -0.387016 -0.411378 1.511260 0.114668 -0.188790 0.150484 1.678670 -2.024847 2.246816 -0.248999 0.704918 -2.205369 -0.654361 1.003484 0.064939
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.665758 -0.105756 -1.877414 0.420687 1.121064 1.999570 0.966697 -0.809575 -1.222739 -1.301758 0.535624 0.210805 -0.115933 -1.018068 1.474468 -1.858365 0.818056 0.497474 -0.438061 -0.475912
wb_dma_ch_sel/always_38/case_1/cond -0.692846 6.005790 -0.757915 0.607390 0.007461 -2.351716 -0.058299 1.089252 2.005214 -0.266053 -1.733386 2.848297 -0.249335 -1.148803 2.419958 0.943734 2.699625 -1.157604 -1.015033 -1.200784
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.807092 3.310608 -1.496740 -0.443288 -1.786028 1.250948 -2.027809 0.999482 -2.629054 1.727687 1.135127 1.705620 0.617312 -2.609420 3.812534 -0.203432 2.746634 1.136302 0.549016 -0.538339
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.523820 3.037030 -2.143795 2.598380 1.427105 3.674468 -0.962060 -3.025437 -0.795647 -0.761024 -0.728374 1.871317 1.677403 0.964087 -0.052108 0.282054 1.849921 -0.227293 -4.428043 0.841453
wb_dma_de/assign_4_use_ed 1.696992 -2.504760 4.884202 -0.141190 -4.981503 2.909701 0.576635 0.225736 -2.220255 -3.768575 -2.959960 0.352322 5.380592 -1.980487 0.658028 -4.629886 -1.133898 0.424754 -6.845537 2.224551
assert_wb_dma_wb_if/assert_a_wb_stb 1.133855 0.446964 -0.680208 -0.558425 -1.532731 1.167119 -1.096822 0.040339 -1.147836 1.090385 -1.695548 1.011184 -1.824865 2.974356 -3.826983 3.466534 2.852044 -0.379381 0.593037 -0.416878
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.917514 2.319001 -1.156994 2.374566 1.921111 2.183399 1.103009 -3.309186 0.104276 -2.263821 -1.957331 1.248150 0.485625 0.257232 -1.233328 -1.343769 0.648173 -1.192169 -4.729513 0.182635
wb_dma_ch_sel/assign_132_req_p0 -2.855819 1.519830 -0.290442 -0.754039 -0.025414 0.102116 3.225730 -1.014237 -0.573859 0.856933 0.227484 -1.879199 -1.424260 -0.693505 -2.640293 -1.587438 2.253943 -0.835007 -1.335049 1.377034
wb_dma_ch_rf/always_25/if_1 1.293075 0.543361 -1.355973 -1.007729 -0.308822 -1.674412 1.957646 0.459138 1.887744 -0.572403 -1.338593 2.160069 -0.864305 0.852615 0.624001 2.170406 2.279397 1.410965 0.467302 -1.439640
wb_dma_de/wire_rd_ack 1.417073 3.228024 0.151932 1.433449 0.660568 2.526814 -1.978211 -0.096531 -1.611643 -0.564163 -0.844432 3.165311 -0.005764 1.417325 0.831100 0.321388 -0.094996 -0.816358 -2.921944 0.331123
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.319648 -0.202928 0.292032 0.732799 -0.482140 -1.287018 0.669537 0.448102 0.913480 -2.342465 -1.219794 -1.393091 0.923524 -1.519571 0.032225 -3.381827 2.258680 -1.261059 -3.540211 0.613795
wb_dma/wire_slv0_adr 0.000661 3.712140 5.375535 -2.199409 -4.600006 -5.419957 -2.569965 1.048169 1.305421 4.471729 -1.763413 2.171592 0.353594 1.634790 -4.774852 2.990877 -2.702665 -1.352488 -0.385992 1.928448
wb_dma_rf/input_dma_busy 3.697468 2.441255 -1.476789 -0.877901 0.122601 -4.704840 -0.179657 -2.456534 -0.476479 0.805884 -0.569402 0.829076 -2.140799 1.024392 -4.689779 2.077176 -2.364160 -0.996222 -1.737522 1.372315
wb_dma_ch_sel/assign_96_valid/expr_1 -0.741901 1.551922 2.960725 0.318582 -3.259585 -0.738002 0.591818 0.768122 2.701318 -0.680980 -5.045102 -1.175004 2.552094 -2.350130 -0.158331 1.312858 2.986911 -1.284294 -1.545232 0.644330
wb_dma_ch_sel/always_4/stmt_1 -0.616768 5.812455 -0.741937 0.532432 -0.063343 -2.248008 -0.071597 1.079194 1.794419 -0.212009 -1.709303 2.808230 -0.338961 -0.995458 2.205083 1.102183 2.754603 -1.122769 -0.964037 -1.061931
wb_dma_rf/wire_pointer2_s 0.350369 -0.550833 0.473676 -0.762108 -0.785537 0.160668 0.324571 0.145513 -1.148073 2.242933 -0.527572 -0.864341 -0.916360 1.381724 -1.614004 2.855331 0.822090 1.166541 0.047381 0.075887
wb_dma_de/reg_chunk_dec 1.938932 2.592787 1.142769 1.124556 1.025874 1.277407 0.003412 -0.251402 -0.951217 -2.110224 -2.074181 2.617832 -1.178993 0.621378 -0.151961 -1.243124 -1.115885 -1.723023 -3.244798 -0.279547
wb_dma_de/reg_chunk_cnt_is_0_r 1.461558 2.152786 -0.261667 1.446949 -0.001535 1.637598 0.451701 -1.678500 -1.025659 -2.034646 -2.213565 1.047493 0.639232 -1.581462 0.167383 -2.084981 0.925150 -1.119382 -4.167224 -0.461158
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.542199 0.412043 1.410775 -0.318016 1.108393 -0.378248 -0.417109 1.493576 0.120948 -0.143445 0.182420 1.644468 -1.983265 2.245759 -0.232589 0.717463 -2.150195 -0.599502 0.988475 0.090960
wb_dma/wire_wb0_cyc_o 0.488435 0.433305 1.456000 -0.294128 1.079013 -0.459087 -0.422158 1.499432 0.169230 -0.139662 0.100092 1.641689 -1.958820 2.263329 -0.325321 0.760039 -2.100426 -0.686371 0.898312 0.144618
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.000088 -1.468581 -0.952902 -1.297836 -0.693637 1.150225 0.725440 0.827172 -2.818210 0.226328 0.208400 -0.904292 -2.474446 -1.668358 0.495509 -1.444117 2.370643 0.730572 0.441638 -1.419569
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.229161 0.213931 1.136981 -2.083122 -2.043319 0.184859 0.111705 0.779908 -0.321323 -0.724784 0.641702 -1.055808 -0.436970 0.173592 -1.898385 2.180213 2.206408 -0.442273 0.416554 5.297692
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.968402 -1.012508 -0.992564 -3.041606 -2.214786 0.733415 0.671678 0.668380 -3.250418 -0.508338 1.708705 -0.093623 -1.207516 1.111294 -2.815130 -0.521589 1.683510 0.185819 -0.362320 4.852201
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.000075 2.455478 0.523461 -0.599989 1.162531 0.302029 3.986143 -0.923930 -0.765685 2.013225 1.401191 -0.748253 -1.799334 0.123701 -1.820631 1.289482 -0.739101 -0.280580 2.242980 0.723735
wb_dma_ch_rf/reg_ch_adr1_r -1.989717 2.383788 0.432811 -0.536071 1.203202 0.300694 3.952298 -0.896611 -0.794568 1.932194 1.365241 -0.759437 -1.757911 0.014087 -1.658820 1.219154 -0.716268 -0.250032 2.235376 0.619766
wb_dma/input_wb0_cyc_i -6.904796 2.029545 0.026953 1.279299 -0.226388 -1.421786 -2.638664 1.266121 -0.865774 4.185361 3.886824 -0.202271 3.124793 3.854410 -0.786270 0.289187 -0.362892 0.650262 -4.156803 4.779425
wb_dma_ch_sel/always_8/stmt_1 3.373088 -2.032897 -1.504044 -1.085127 -1.938305 0.520865 0.014277 0.765227 -4.485454 -1.219142 -0.294481 0.037841 0.637259 -2.261830 0.993252 -1.149984 -0.467792 0.980605 -0.273822 -0.287745
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.813202 -1.193899 -2.316837 -0.832486 -2.428337 1.874429 -2.163025 0.940514 -5.102513 0.608517 0.986272 0.636171 1.788805 -1.204984 1.863932 0.870310 0.644740 1.854225 0.123492 0.483554
wb_dma_wb_slv 0.335905 1.015429 1.531170 -1.009874 -2.052551 -0.470460 -1.217913 1.105971 -2.231219 2.781019 -0.573632 0.495151 -2.496157 3.440591 -4.734685 4.656589 1.885536 -0.109677 0.511818 1.973425
wb_dma_de/inst_u0 1.549997 -2.281592 0.976436 -2.727523 -2.117892 -0.229571 1.798099 -0.222367 3.929617 -1.879169 -2.284147 -0.469527 -0.743884 1.514250 -2.298599 2.916691 3.954735 1.255355 -0.164933 2.076270
wb_dma_de/inst_u1 -0.175861 1.583905 -0.852576 -1.698033 0.283081 1.776342 3.630984 -1.352293 2.871127 -1.181099 1.403656 1.500376 0.528885 0.620679 0.673287 -0.879034 1.751194 1.390657 1.729952 3.200363
wb_dma_pri_enc_sub/input_pri_in 1.746038 0.205705 0.541335 -0.800828 0.378651 0.966016 -0.138632 2.224799 -2.146642 -1.099534 0.349266 1.738518 -2.035894 -0.262652 2.253014 -1.554267 -1.181784 -0.127771 1.085730 -0.863697
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -1.455087 3.414462 -1.895946 3.547252 2.009466 2.585001 -2.364365 -2.418429 -0.083353 0.305900 0.338614 1.253444 3.438301 0.036162 2.211501 -1.222206 -0.973251 -0.534230 -3.516276 -0.896590
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.933296 -1.361332 -0.878772 -1.269372 -0.758002 1.015084 0.621789 0.871451 -2.864867 0.318925 0.131854 -0.911310 -2.465678 -1.694513 0.483738 -1.396572 2.340706 0.662937 0.306575 -1.487324
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.472605 1.876799 -0.526080 1.271721 -0.250088 -1.674963 0.972463 -0.321857 -0.387696 -0.971557 -2.115936 -1.296838 0.615915 -2.769049 -0.108247 -1.620403 1.341590 -1.879116 -2.945590 -1.491000
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 1.161313 -4.058062 3.308201 -2.425253 -4.001654 -3.270387 -0.505784 0.595769 2.339219 -0.542106 -2.337822 -2.402333 -1.060618 -0.073534 -3.959845 0.799056 2.684415 -0.051077 -1.597034 1.157358
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.622427 -0.121897 -1.924740 0.478355 1.122468 2.077381 0.973867 -0.861456 -1.246518 -1.323528 0.527125 0.200891 -0.096285 -1.037401 1.465209 -1.914974 0.860527 0.518311 -0.469782 -0.454763
wb_dma_de/reg_de_adr1_we -2.622485 1.665843 0.293726 0.200073 0.562046 -0.840082 1.412373 0.492134 -0.192588 1.277417 0.218246 -0.685205 -0.427529 0.165773 -0.628716 0.941249 -0.170380 -0.716950 0.428624 -0.275791
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.220126 3.408170 -1.187081 -0.862130 -1.557519 -2.122475 1.056533 2.845009 -1.439350 -1.402595 -0.999670 2.277380 0.008362 -1.740885 2.577885 -0.513294 2.868371 -0.230434 -1.090486 0.306848
wb_dma_ch_sel/always_46/case_1 -0.324134 -1.905872 1.778955 0.455904 -0.422608 1.487439 -0.940299 0.382422 0.593530 -1.741565 -0.531236 -1.296113 2.293201 0.581396 0.391547 -0.080876 -1.697006 -0.248915 -1.397925 1.038158
wb_dma_ch_rf/assign_11_ch_csr_we 0.689845 1.238306 2.317042 -2.106156 -3.609625 -0.510905 0.746707 -0.470328 0.607235 1.371266 0.303432 -1.450450 0.558627 0.417663 -2.436400 1.661356 2.582184 0.723085 -2.176884 5.404524
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.952280 1.419563 -3.222934 1.767849 1.220968 2.574997 -2.506492 -2.645022 -0.726712 1.220115 0.479432 1.415243 1.537260 0.666049 0.838236 2.481601 0.186050 0.935334 -0.391934 -0.749478
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.914688 -1.427494 -0.836481 -1.335505 -0.795080 1.044135 0.689681 0.909569 -2.833794 0.307561 0.123155 -0.939271 -2.575500 -1.697307 0.408913 -1.409527 2.412207 0.655476 0.345284 -1.489055
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -6.153558 1.730767 0.642282 0.267320 -0.426598 -1.121741 1.598832 1.213641 1.267452 -0.690477 0.168810 -1.465403 1.703021 0.395351 -0.908973 -2.606867 2.353535 -1.484323 -3.273025 3.072404
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.170720 -0.144351 0.319583 0.680604 -0.518489 -1.136539 0.778136 0.379696 0.801020 -2.354273 -1.268897 -1.274198 0.769633 -1.380065 -0.136901 -3.227506 2.409019 -1.215740 -3.613440 0.761695
wb_dma/wire_de_adr0_we -0.696194 -1.849598 -0.564047 -0.265707 -0.721334 -2.453775 -0.760506 0.870736 0.990956 -0.399014 -0.102884 -1.801589 0.525863 -1.617255 0.654236 -1.001145 0.602159 -0.165416 0.585084 -0.878505
wb_dma_wb_slv/wire_rf_sel -4.224396 1.124948 -1.399150 2.063603 2.255419 -6.104525 -0.535256 0.939450 -2.033323 2.006851 0.517256 -1.405122 -1.787121 0.732139 -3.011627 0.528570 -2.053602 -2.121262 -2.164007 -0.721133
assert_wb_dma_wb_if 0.973038 0.393265 -0.725458 -0.578261 -1.313488 1.048584 -1.087744 0.028494 -0.938919 1.058694 -1.472796 1.022216 -2.001583 3.215354 -3.972211 3.251417 2.785631 -0.443635 0.742234 -0.257417
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.617444 -0.125805 -1.971227 0.459631 1.190510 2.113232 1.041020 -0.901347 -1.239078 -1.354595 0.572108 0.146629 -0.107374 -1.056157 1.511065 -1.985083 0.874004 0.516757 -0.487421 -0.486028
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -5.848299 1.553238 0.557403 0.178183 -0.324614 -1.135028 1.696194 1.105356 1.268465 -0.745104 0.168224 -1.440032 1.485877 0.471297 -0.953121 -2.512669 2.329993 -1.386335 -3.099535 2.976039
wb_dma/wire_wb1s_data_o -1.209010 0.563484 0.493223 0.217383 -1.650762 3.292772 -3.109353 1.250413 -2.250337 2.085223 2.499094 0.948053 3.509619 1.233232 2.845418 1.602372 -0.563266 1.691043 -0.268688 1.417484
wb_dma_de/wire_adr0_cnt_next1 1.514695 -2.280178 1.170118 -2.769036 -2.368773 -0.232976 1.826773 -0.124067 3.761955 -1.890646 -2.411396 -0.554248 -0.660299 1.377471 -2.476707 2.759356 4.027268 1.165246 -0.401786 2.335367
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.639550 -0.121533 -1.921034 0.435992 1.098566 2.043167 0.949826 -0.848481 -1.233308 -1.283563 0.515642 0.196123 -0.106311 -1.016752 1.442487 -1.881839 0.835429 0.510144 -0.481631 -0.465844
wb_dma/wire_pt0_sel_o -2.779719 0.751751 0.377086 -0.311764 -1.785326 3.985413 -3.255198 1.431291 -1.275511 1.806713 3.549816 1.335467 4.657309 2.557750 2.898029 0.355012 -0.190123 1.938201 -0.776919 3.916254
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.623868 2.172568 -0.649126 1.390557 -0.202738 -1.649273 1.021974 -0.399282 -0.482276 -0.902279 -2.127917 -1.280816 0.742353 -2.855416 -0.064452 -1.661780 1.316782 -1.952223 -3.147546 -1.544800
wb_dma_ch_rf/always_11 -0.405188 1.936083 0.434094 1.164713 2.568162 2.864349 2.006498 0.182870 -1.162004 -3.385975 -0.382971 2.321258 -1.750054 1.413124 0.513060 -3.489022 0.290133 -1.235027 -3.543730 1.188114
wb_dma_ch_rf/always_10 -0.408865 0.091552 0.755862 -0.082734 -0.223754 -0.242002 0.527230 2.564719 -1.350888 -3.431428 -0.892465 0.438888 -1.164630 -1.798586 2.187721 -4.794416 1.301630 -1.335461 -2.487806 -0.121561
wb_dma_ch_rf/always_17 1.901456 6.317837 0.674369 0.432617 0.750194 2.268239 0.250330 -1.229648 -1.760322 1.074426 0.128329 3.921658 -1.807150 0.310129 0.328998 0.710151 -0.021617 -0.553374 -0.802397 0.900536
wb_dma_ch_rf/always_19 1.728539 0.834480 -0.219843 1.004996 0.592565 -0.912087 -1.278014 -1.890670 1.277092 0.793050 -1.302685 0.580218 0.352205 0.864451 -1.649062 2.431051 -1.797339 -0.616957 -0.293115 -1.013973
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.665095 -0.122242 -1.913709 0.434228 1.098397 2.024771 0.974449 -0.859836 -1.219151 -1.304602 0.526171 0.181582 -0.135835 -1.005739 1.408020 -1.873164 0.883653 0.498786 -0.469680 -0.458873
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.460278 1.722346 -0.694109 -0.928479 -1.314763 -1.518166 -3.078698 3.256903 -1.420196 1.035996 1.167787 1.463258 -0.697206 -1.921855 4.145251 -0.585427 1.266068 0.355551 1.974935 -1.233513
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.993380 1.679780 0.631708 0.211815 -0.437237 -1.060090 1.595083 1.181772 1.331822 -0.913538 0.120794 -1.349237 1.699485 0.408385 -0.834632 -2.788500 2.381341 -1.473129 -3.417843 3.154966
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -2.033833 1.033415 0.439668 1.139432 0.767331 -0.197813 0.148201 -0.062211 0.541685 -0.679330 -0.094448 -0.029575 0.996578 -0.248333 0.665464 -2.316121 -0.740490 -0.820067 -1.962468 -0.184293
wb_dma_wb_if/wire_slv_dout -3.735459 2.762294 7.004670 0.525642 -5.443904 -2.385900 -4.076186 1.840919 -0.917149 5.960792 -1.033822 -2.805288 1.959308 -2.082518 -3.169195 1.596487 -0.448028 -2.916920 0.718841 0.797540
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.108371 3.817963 0.075731 1.683561 0.087884 -1.790713 -5.165791 1.567612 -0.053784 -0.130432 -1.063520 3.078893 -0.613778 -0.390962 0.830981 1.547060 0.622249 -2.813988 0.058208 -0.737484
wb_dma/wire_pointer 3.782113 -1.199101 -1.202456 -1.783952 -1.354549 1.546132 2.360803 -0.590133 -4.824730 -0.513166 0.773961 -0.037154 -0.553469 -2.347528 -0.002937 -0.898117 -1.019181 1.319147 1.396318 0.592921
wb_dma_de/assign_75_mast1_dout/expr_1 -1.173452 0.602935 0.403016 0.236657 -1.605929 3.246308 -3.091541 1.196186 -2.235480 2.086733 2.504662 0.956877 3.436023 1.231787 2.846906 1.583942 -0.558141 1.715632 -0.215142 1.370187
wb_dma/wire_ch3_csr -0.649763 0.655734 0.796193 0.001939 -3.171099 0.457912 -1.686969 1.114172 0.633619 2.022859 -3.990341 -0.087095 3.278446 0.926737 -1.058537 5.150404 2.050715 0.309968 -1.045261 0.846217
wb_dma_ch_rf/assign_27_ptr_inv 1.178730 0.610320 -1.686318 -0.359976 1.731528 3.095328 3.436202 -2.243277 -1.689098 -0.543840 1.711895 0.113200 -1.456018 -1.056962 0.276463 -1.503388 0.310385 0.967122 1.433438 0.476568
wb_dma_de/reg_adr1_inc -2.609406 1.715996 0.298047 0.203760 0.586168 -0.870247 1.406176 0.507958 -0.233099 1.392091 0.247307 -0.674499 -0.441884 0.237741 -0.688235 1.105100 -0.249646 -0.752444 0.515511 -0.266435
wb_dma_ch_sel/input_ch6_csr 0.458805 0.046707 1.000358 -0.974180 -2.679468 0.695826 -0.398068 0.440933 -0.564269 1.525894 -2.625608 -0.570934 0.087377 1.209256 -3.158178 5.003362 2.856367 -0.048992 -0.506460 1.761359
wb_dma_de/input_mast0_err -0.364185 -0.013764 0.857294 -0.205069 -0.228297 -0.334067 0.552608 2.593825 -1.252824 -3.341868 -0.923770 0.369262 -1.228826 -1.759524 2.068018 -4.656721 1.207228 -1.323085 -2.365758 -0.111319
wb_dma_de/assign_68_de_txsz/expr_1 0.595172 5.658473 -1.778420 2.299325 0.774821 2.182806 -1.198290 -2.702189 -0.544188 0.270288 -0.993485 2.943155 1.026613 0.081721 0.243268 0.609040 2.595721 -0.450276 -4.159084 0.632824
wb_dma/wire_ch2_csr -0.615647 0.715733 0.885149 -0.021574 -3.362156 0.261587 -1.777254 1.085820 0.777187 2.134417 -4.089035 -0.059337 3.231387 0.835384 -1.154044 5.131702 2.326384 0.240082 -1.069632 0.874845
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.738786 0.172315 0.495175 -0.828110 0.217569 0.963578 -0.153555 2.163404 -2.187725 -1.048588 0.334109 1.591536 -1.928783 -0.496340 2.280576 -1.612269 -1.026442 -0.061161 1.063060 -0.850712
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.639508 -0.120617 -1.995207 0.455300 1.138957 2.118027 1.015950 -0.872697 -1.260634 -1.333945 0.540742 0.196653 -0.149157 -1.034173 1.508252 -1.939639 0.858823 0.542186 -0.488899 -0.472525
wb_dma_rf/input_ndnr -0.170502 2.813670 -0.650305 -0.146232 -0.487895 4.878903 2.065364 -1.038334 -3.505429 -0.266807 1.512908 0.932265 0.048352 -1.461131 1.379090 -2.078761 3.200411 0.841335 -1.590138 2.358423
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.636170 -0.135277 -1.919542 0.445363 1.175056 2.054850 0.991676 -0.861096 -1.216919 -1.296607 0.538156 0.169071 -0.146182 -1.012745 1.449650 -1.903941 0.875660 0.536775 -0.456198 -0.479375
wb_dma_de/always_19/stmt_1 0.685552 -1.287995 -2.531697 -1.911621 -0.471231 -2.823695 0.252578 0.864553 2.773752 -3.336509 1.274973 0.675028 -0.410801 0.471916 0.326486 -0.837606 3.311262 0.329939 0.500024 2.690394
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.823572 1.740684 1.465070 0.969071 -1.142033 -1.313339 -1.932891 -0.307217 0.479657 0.639253 -1.835921 0.219522 1.576877 -1.415882 0.375820 0.212677 -1.969490 -1.266247 -1.264630 -1.666372
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.792781 1.460492 6.928016 -1.134878 -4.125577 1.133130 0.729462 1.262436 1.436983 -1.276942 -1.698004 0.530127 3.681403 -2.405601 2.544230 -2.074154 -3.939560 -0.898610 -0.766846 0.474378
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.671890 2.035770 -0.538405 1.300683 -0.247821 -1.723338 0.940920 -0.280203 -0.412403 -0.858283 -2.099879 -1.341615 0.695901 -2.875596 -0.019307 -1.627161 1.264946 -1.908712 -2.955056 -1.545804
wb_dma_de/assign_78_mast0_go/expr_1 0.487111 0.479602 1.473148 -0.334754 1.146111 -0.413082 -0.411246 1.556154 0.173187 -0.237144 0.134390 1.733304 -2.004566 2.282392 -0.242324 0.662190 -2.146247 -0.680024 0.943716 0.145548
wb_dma/assign_6_pt1_sel_i -2.863952 0.805429 0.428735 -0.303969 -1.922001 4.063989 -3.458291 1.413461 -1.248829 2.058553 3.635726 1.293260 4.824265 2.672262 2.899392 0.611703 -0.169656 2.047441 -0.745600 4.007637
wb_dma/wire_mast1_adr 0.525322 -1.335381 -2.622319 -1.919485 -0.408445 -2.917404 0.302082 0.851912 2.782776 -3.136952 1.375350 0.485062 -0.500063 0.521736 0.156191 -0.762409 3.300907 0.337315 0.656252 2.717160
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.539989 0.421905 1.461223 -0.319934 1.185081 -0.405492 -0.396691 1.552899 0.101511 -0.196501 0.153320 1.710469 -2.027920 2.286417 -0.202649 0.698649 -2.222438 -0.652794 0.996154 0.104525
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.379065 -0.117088 0.818437 -0.224761 -0.223851 -0.314076 0.597662 2.546859 -1.259777 -3.295771 -0.864482 0.333306 -1.212672 -1.678342 1.975513 -4.577684 1.203821 -1.263375 -2.312475 -0.108560
wb_dma_wb_slv/input_wb_stb_i -6.517552 1.867347 0.913334 1.739023 0.562062 -3.212866 0.742067 1.497387 1.334578 0.015631 -0.125713 -2.575188 2.022492 -2.171420 1.351547 -3.643556 -0.645947 -2.288161 -2.254036 -1.270927
wb_dma_de/reg_adr1_cnt -2.418890 3.130808 -0.482988 -1.510383 0.707508 0.822561 4.814158 -0.819628 2.426842 0.075687 1.469904 0.854674 0.060003 0.744110 -0.078282 0.259936 1.526159 0.614757 2.056727 2.875561
wb_dma_ch_sel/always_42/case_1/stmt_4 2.790493 -1.241237 -2.356446 -0.894646 -2.416964 1.973218 -2.047637 1.003879 -5.219883 0.429263 0.958431 0.602718 1.758137 -1.417540 2.046992 0.592817 0.710816 1.861214 0.109661 0.438564
wb_dma_ch_sel/always_42/case_1/stmt_2 1.260116 0.974043 -0.442830 -0.539647 -0.272206 2.470806 -2.286792 2.381792 -2.996780 0.547128 1.560621 2.201189 -0.619725 0.341069 3.408639 0.148058 0.097070 0.875758 1.353933 -0.108934
wb_dma_ch_sel/always_42/case_1/stmt_3 0.796465 0.556326 -1.926376 -0.227392 -1.308796 2.927084 -1.877301 0.846945 -3.200849 0.713368 1.505289 0.651840 1.288687 -1.820719 3.622091 -0.512268 2.198974 1.506172 0.431908 -0.199727
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.287791 -1.950801 0.224431 0.193075 -2.641993 0.582162 -3.165272 -0.919595 1.035995 1.282828 -2.250922 0.076770 4.077092 1.979913 -2.182118 1.387398 0.419341 0.760500 -3.687685 1.177532
wb_dma_ch_rf/always_4/if_1/block_1/if_1 3.209789 -1.082370 0.588363 -0.825598 -1.644161 1.504747 -1.777212 -0.749929 -2.551455 2.944767 -2.295187 -0.058665 -1.758440 1.962222 -4.639014 5.846664 1.123510 0.294619 1.633270 0.364598
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -7.836284 2.968415 1.438915 0.833820 -1.439349 -2.485327 0.548451 0.415205 3.604386 1.027133 -0.608265 -2.782155 5.393872 -1.777502 0.413872 -3.408511 -0.555006 -2.258108 -2.525733 1.559156
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.537205 0.446307 1.359245 -0.281062 1.197760 -0.355161 -0.404151 1.512519 0.087384 -0.219555 0.178942 1.711566 -1.991463 2.200953 -0.158399 0.638762 -2.219394 -0.629607 1.002368 0.063128
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.595750 1.499123 6.785767 -1.773571 -4.270726 1.655753 0.482649 1.537829 2.225797 -1.169987 -0.575541 0.889853 4.539998 -1.009457 2.331173 -2.813635 -3.620075 -0.585449 -0.878374 2.769448
wb_dma_ch_sel/always_3/stmt_1/expr_1 -0.113519 2.674567 -0.649963 -0.128260 -0.611228 4.837375 1.866009 -0.920514 -3.618392 -0.239503 1.537734 0.916708 0.161357 -1.547160 1.538360 -2.157118 3.114784 0.891576 -1.595265 2.225071
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.869173 -1.478978 -0.842433 -1.263752 -0.696865 1.024496 0.663787 0.916121 -2.807584 0.267964 0.144135 -0.996758 -2.525969 -1.708187 0.499559 -1.508275 2.366327 0.673241 0.396990 -1.587518
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -3.319163 1.976866 1.009639 0.477962 -0.105999 2.002485 1.115521 -0.112811 0.850000 -1.963967 0.063158 0.855506 1.781770 1.644431 -0.643394 -3.308245 1.898936 -0.784398 -4.614376 4.178891
wb_dma/wire_txsz 2.006572 6.225047 0.703513 0.295347 0.709282 2.105035 0.301204 -1.217151 -1.686600 1.090101 0.120413 3.882307 -1.951353 0.385427 0.108327 0.840075 -0.026460 -0.531835 -0.695812 0.882975
wb_dma_de/always_14/stmt_1 -0.426053 0.000792 0.900249 -0.188219 -0.146067 -0.284066 0.582762 2.594146 -1.251838 -3.350944 -0.881805 0.440480 -1.312087 -1.525931 1.961174 -4.616809 1.135466 -1.328409 -2.401454 -0.032518
wb_dma_wb_slv/reg_rf_ack -6.486557 1.736474 0.936436 1.700121 0.545229 -3.294375 0.773506 1.436169 1.461966 -0.004969 -0.121241 -2.650808 2.002016 -2.113597 1.177881 -3.623261 -0.633980 -2.253220 -2.243215 -1.218053
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.659823 5.831371 -0.842681 0.550874 -0.080414 -2.376855 -0.136212 1.164023 1.855892 -0.229294 -1.781098 2.767009 -0.207685 -1.267091 2.456986 0.975834 2.817331 -1.180388 -0.918029 -1.259419
wb_dma/wire_de_csr_we 0.644154 -0.084377 -0.181180 -0.006999 -2.980776 4.444762 -1.381820 1.355308 -6.292797 -0.949273 1.028550 1.214187 3.906778 -0.612467 2.604813 -1.653274 0.373103 1.537828 -4.099111 2.457392
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.008379 1.676064 0.639587 0.234567 -0.366709 -1.072419 1.618534 1.231897 1.267827 -0.740934 0.198758 -1.362361 1.632545 0.502383 -0.928626 -2.571265 2.312102 -1.472129 -3.251852 3.149135
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -4.534550 1.370018 -1.244635 2.065413 2.105017 -5.975905 -0.491505 0.985352 -2.021235 2.291177 0.431964 -1.528036 -1.569391 0.608127 -2.867650 0.642746 -1.888835 -2.099357 -2.117063 -0.866466
wb_dma/wire_ch1_txsz 0.632750 1.106115 1.490203 -1.035238 -1.401007 0.476835 -3.253335 3.276321 -1.885114 1.836817 1.088382 2.109249 -0.603298 1.420740 1.931509 2.086128 -0.785341 0.334511 1.840178 0.395935
wb_dma_rf/inst_u9 -0.578626 0.100444 0.870038 -0.065882 -0.196617 -0.276543 0.640353 2.564821 -1.231832 -3.405229 -0.887832 0.365221 -1.092185 -1.740791 2.077924 -4.846230 1.247269 -1.390973 -2.576857 -0.062937
wb_dma_rf/inst_u8 -0.429102 -0.007394 0.811519 -0.149707 -0.124548 -0.305423 0.540023 2.604860 -1.266233 -3.381506 -0.813029 0.362229 -1.186568 -1.786828 2.159305 -4.781217 1.128145 -1.353940 -2.334435 -0.164135
wb_dma_rf/inst_u7 0.537589 0.266257 0.791138 -0.928912 -2.453878 0.801337 -0.447863 0.391000 -0.601670 1.562857 -2.607572 -0.250947 0.027767 1.445011 -3.093991 4.978712 2.680025 -0.008952 -0.576818 1.687925
wb_dma_rf/inst_u6 0.473958 0.150380 0.788795 -0.883261 -2.441227 0.585254 -0.240558 0.311017 -0.465788 1.599069 -2.702464 -0.564205 -0.059777 1.203615 -3.162064 5.083716 2.831464 -0.004009 -0.496361 1.483799
wb_dma_rf/inst_u5 0.427390 0.175728 0.980598 -0.864461 -2.562409 0.705417 -0.461750 0.350284 -0.408093 1.513612 -2.721388 -0.448019 0.227875 1.203567 -2.983219 4.923446 2.678926 -0.000048 -0.705504 1.554438
wb_dma_rf/inst_u4 0.512766 0.161415 0.851423 -1.085657 -2.580600 0.532750 -0.285430 0.514163 -0.512954 1.448315 -2.734352 -0.371445 0.000744 1.374519 -3.218057 4.973446 2.671275 -0.084742 -0.520004 1.729467
wb_dma_rf/inst_u3 0.286444 0.188652 1.082389 -0.811197 -2.609936 0.490355 -0.508719 0.429226 -0.514236 1.718315 -2.772362 -0.658559 0.029614 1.312775 -3.438631 5.222262 2.688032 -0.283906 -0.573313 1.631222
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.279522 -0.206844 0.310697 0.727047 -0.547124 -1.335716 0.700112 0.411742 0.948469 -2.283709 -1.250134 -1.366184 0.882082 -1.465409 -0.088924 -3.305375 2.278493 -1.249431 -3.506922 0.666841
wb_dma_rf/inst_u1 0.343769 0.264110 0.917494 -0.879363 -2.634458 0.665849 -0.543638 0.527100 -0.533719 1.600507 -2.709982 -0.452619 0.269697 1.261446 -2.984716 5.041905 2.737528 -0.050267 -0.635526 1.667459
wb_dma_rf/inst_u0 1.475289 1.336924 1.280649 -1.314885 -2.640432 -2.031213 -1.272015 -0.388490 -0.839716 3.085903 -1.580626 0.477556 -1.181060 1.870416 -5.797791 5.016742 0.858638 -0.854691 -0.015135 2.477673
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.310083 2.316671 3.971908 -0.887135 -1.659856 2.794408 1.437495 -0.452778 1.701981 -2.068097 0.297836 3.115020 2.072895 2.506725 -0.277712 0.031193 -0.549515 0.003405 -2.580320 4.543400
wb_dma_inc30r/assign_2_out 1.465900 1.480710 -0.043565 -1.014947 0.904185 1.534288 3.497286 -2.708252 5.031662 -1.856324 -0.132356 3.304119 0.597236 2.299695 -0.494160 0.141415 1.291916 1.685690 0.530863 3.209027
wb_dma/wire_mast1_din -1.145988 0.565040 0.419916 0.198572 -1.548308 3.197053 -3.017190 1.165110 -2.179417 2.003027 2.445880 0.919455 3.339877 1.201577 2.778026 1.479010 -0.585482 1.678229 -0.215857 1.351896
wb_dma_ch_sel/assign_2_pri0 -0.939606 1.580916 -0.920782 1.407161 1.305254 3.256603 2.482996 -1.267583 -1.323559 -3.219299 -0.584891 0.627311 0.237071 -0.824876 0.688848 -4.187793 2.531535 -0.593251 -4.587051 1.183065
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.085902 1.812365 0.642419 0.302729 -0.415198 -1.177668 1.612956 1.267587 1.266034 -0.899428 0.088215 -1.383172 1.714724 0.338939 -0.774423 -2.800945 2.384518 -1.542845 -3.485686 3.085687
wb_dma_rf/input_de_adr0_we -0.691374 -1.865357 -0.558820 -0.296477 -0.726049 -2.475511 -0.741357 0.889355 0.986793 -0.345767 -0.121759 -1.817825 0.530845 -1.650197 0.622465 -0.998672 0.609062 -0.125763 0.597399 -0.901908
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.862605 -1.287330 -0.834201 -1.196055 -0.657865 1.089377 0.626791 0.924967 -2.783141 0.166960 0.111835 -0.842371 -2.441230 -1.740370 0.626731 -1.576444 2.296963 0.601605 0.262079 -1.525488
wb_dma_wb_mast/always_1/if_1/stmt_1 0.869681 -1.301809 0.177938 -0.755396 -3.211561 -2.104410 -1.959310 1.121781 -3.382252 1.759192 -0.373597 0.028957 0.677141 1.515926 -3.397083 6.484443 0.678675 0.051718 -1.581783 1.126860
wb_dma_ch_sel/always_48/case_1/cond 1.752785 0.135947 0.566994 -0.881709 0.305794 0.965383 -0.106813 2.312683 -2.178457 -1.177419 0.361256 1.671954 -1.992830 -0.470652 2.444157 -1.759062 -1.154784 -0.113945 1.107168 -0.928984
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.190484 1.667204 0.657467 0.265669 -0.416290 -1.248694 1.537564 1.270842 1.321598 -0.743154 0.199508 -1.493985 1.747886 0.391417 -0.816329 -2.667121 2.282320 -1.506818 -3.266971 3.084172
wb_dma_rf/input_wb_rf_we 1.231678 1.883634 2.745386 -2.579418 -3.702654 -2.670977 2.921821 -0.180744 -1.030187 4.472766 -0.467164 -0.871513 -1.268591 1.791976 -2.561267 3.996928 1.287076 3.170853 -2.918226 0.905258
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.751439 0.149210 0.594976 -0.910964 0.258121 0.950472 -0.141250 2.297761 -2.223507 -1.173528 0.342775 1.670835 -2.005082 -0.482219 2.395328 -1.685404 -1.072069 -0.124369 1.079946 -0.868315
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.723877 0.125752 0.454842 -0.810162 0.328091 0.946188 -0.175410 2.151942 -2.164223 -1.092492 0.380740 1.608872 -1.906110 -0.443364 2.332232 -1.616522 -1.082556 -0.067166 1.087194 -0.925995
wb_dma/assign_7_pt0_sel_i 1.140348 1.175367 0.596662 -0.973570 -1.197207 0.676379 -1.353209 1.488585 -1.162034 0.931950 -1.738054 2.164009 -3.176502 4.689289 -4.308782 4.157512 1.968173 -1.030036 0.719659 0.500502
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.297171 0.633674 -1.726196 -0.361427 1.714718 3.137927 3.518208 -2.294468 -1.734293 -0.575025 1.715098 0.144060 -1.545862 -1.064050 0.280437 -1.497520 0.326331 0.965787 1.381538 0.525010
wb_dma_wb_mast/wire_mast_pt_out 0.037153 0.445172 -1.633048 0.274375 0.637556 -1.631461 -1.243489 0.778585 -3.116915 1.552771 0.228379 0.597540 -1.976030 1.302242 -2.028550 3.295748 0.296293 -0.110749 -0.796815 0.988406
assert_wb_dma_ch_arb/input_state -1.567053 1.674707 0.893802 0.982865 0.240362 1.263058 1.485915 -0.475738 -0.082793 -1.981424 -1.110833 0.460816 0.313578 0.176046 -0.700170 -2.341479 1.746423 -1.087609 -4.163972 1.622405
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.605300 -0.115479 -1.871237 0.474094 1.108238 2.014903 0.946082 -0.868698 -1.180978 -1.247000 0.517225 0.191420 -0.102480 -0.957843 1.375712 -1.790080 0.840303 0.497680 -0.494007 -0.423760
wb_dma/wire_ch0_csr 1.249736 1.259492 -0.409080 -1.529309 -3.009184 -2.279865 -1.905795 1.418156 0.501479 -0.621505 -3.142806 2.583011 3.017379 1.519392 -2.026823 3.471579 -0.238778 -0.744571 -1.736214 2.538138
wb_dma_de/assign_69_de_adr0/expr_1 1.117577 -4.153511 3.330066 -2.448025 -3.984549 -3.384145 -0.459413 0.599500 2.239959 -0.569329 -2.274287 -2.488687 -1.299423 -0.196401 -4.005658 0.580460 2.773990 -0.107818 -1.584967 1.004948
wb_dma_wb_slv/wire_pt_sel -0.904300 1.102955 0.736985 -1.139168 -1.778207 -0.287330 -4.287300 1.009383 -1.862709 4.091454 1.873427 2.205569 -2.031087 8.344606 -7.435544 5.876759 1.459055 -0.316709 -1.345329 6.704524
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 3.508762 -1.120859 0.179401 1.055684 -0.242748 -2.208883 -3.348997 1.523073 -1.950186 -2.700359 -2.500846 1.533329 -0.438976 -0.219903 -1.524543 0.835382 -2.343936 -2.958463 -0.499959 -0.709492
wb_dma_ch_sel/wire_de_start -0.155296 5.428953 -0.688800 1.290756 0.569981 -2.704352 -2.333862 1.538922 2.118750 -0.439516 -1.608113 3.300240 -0.671634 -0.627198 1.323585 2.865312 2.152642 -2.680504 1.260781 -1.151198
wb_dma_wb_mast/assign_3_mast_drdy -1.876538 1.085088 -0.424033 1.931730 -0.063930 3.129791 -2.232720 2.661559 -3.655380 -0.470539 -0.287029 -1.384441 -0.563209 -2.182404 2.927021 -0.546481 4.498919 -1.422325 -0.883423 -0.173116
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.959949 2.875056 -1.226912 1.763106 -0.380945 2.990045 -1.652782 -1.512224 -1.790241 -0.447425 -0.949569 1.658372 1.867626 -0.757931 1.231482 -0.420028 1.891102 -0.194031 -3.815981 0.206856
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.236311 -0.269864 0.335731 0.654292 -0.516777 -1.278811 0.757247 0.352479 0.953778 -2.253291 -1.228010 -1.368239 0.804833 -1.303056 -0.249296 -3.147424 2.315046 -1.186793 -3.481447 0.726052
wb_dma_de/always_5/stmt_1 1.376574 2.138613 -0.193505 1.402018 -0.101342 1.607151 0.520407 -1.598668 -1.112941 -2.091406 -2.201086 1.002383 0.669044 -1.673219 0.179365 -2.145060 1.055154 -1.119159 -4.251319 -0.352841
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.501394 0.427619 1.403589 -0.281722 1.098427 -0.417722 -0.360935 1.490446 0.117083 -0.201881 0.138747 1.654929 -1.923988 2.177236 -0.243277 0.655966 -2.107996 -0.633610 0.928415 0.121232
wb_dma_de/input_mast1_err -0.399065 -0.081976 0.807112 -0.164699 -0.150222 -0.400725 0.449827 2.670048 -1.274990 -3.308788 -0.850967 0.401851 -1.243349 -1.684052 2.126949 -4.625904 1.038630 -1.294080 -2.283513 -0.197379
wb_dma_de/reg_mast0_adr -3.577441 2.194724 -0.091309 2.082941 0.943199 1.380036 0.516775 0.668691 -2.145050 2.172248 -0.513825 -2.934604 -0.857919 -1.414871 -0.432608 2.944953 2.385762 -1.866106 1.193560 -0.874147
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.094675 -1.376573 -2.491597 -0.513139 -1.995515 0.436165 -2.626808 1.785419 -2.178487 0.331187 1.410644 -1.153876 1.799267 -3.475270 4.356543 -1.601123 2.731391 1.356448 1.054024 -1.150068
wb_dma_ch_rf/assign_15_ch_am0_we -0.295232 -1.787187 1.686352 0.394719 -0.444847 1.464260 -0.849746 0.405951 0.483265 -1.677002 -0.519593 -1.274622 2.150029 0.504562 0.374806 -0.073498 -1.602269 -0.254199 -1.339954 0.984025
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.267119 -0.274086 -0.890056 -0.543923 -0.847587 1.371915 0.245452 0.723755 -2.322765 -0.936986 0.200473 -0.029117 0.039565 -2.690795 2.606345 -2.394542 1.041327 0.531338 0.102449 -0.988664
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.685396 -0.127437 -1.949703 0.446019 1.137563 2.080117 1.042041 -0.862751 -1.261325 -1.345832 0.523432 0.182961 -0.122501 -1.054699 1.498752 -1.936427 0.861411 0.538600 -0.438019 -0.449242
wb_dma_rf/inst_u2 0.561949 -0.421961 1.423419 -1.246136 -2.891686 1.100130 0.008579 0.659651 -1.119571 2.522379 -3.190533 -1.256048 -0.134563 1.879008 -3.337237 5.879356 3.047240 0.809094 -0.880808 1.335385
wb_dma_ch_rf/wire_ch_adr1_dewe -2.533206 1.635823 0.328137 0.198034 0.492109 -0.861742 1.319650 0.500102 -0.204062 1.241645 0.160509 -0.641645 -0.394306 0.176858 -0.661637 0.966311 -0.210592 -0.739157 0.358021 -0.301526
wb_dma_ch_rf/always_17/if_1 2.040180 6.409242 0.599547 0.479014 0.809253 2.337613 0.279678 -1.225526 -1.876723 1.004308 0.127123 4.002323 -1.897816 0.248075 0.435575 0.617136 -0.009222 -0.554830 -0.790675 0.794753
wb_dma_de/assign_71_de_csr 2.905253 -1.236816 -2.307068 -0.850789 -2.452443 1.957594 -2.051376 0.942833 -5.225414 0.470170 0.910814 0.669720 1.796749 -1.270589 1.896569 0.727835 0.549548 1.892595 0.069324 0.499118
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.458051 0.461149 1.402304 -0.300902 1.115805 -0.346276 -0.384354 1.500148 0.091556 -0.244443 0.100895 1.643948 -1.922686 2.177617 -0.163871 0.574917 -2.090505 -0.639899 0.908236 0.078320
wb_dma_ch_sel/always_42/case_1 1.306785 -2.993377 0.984731 -0.686011 -3.347290 -0.154315 -3.509019 0.672827 -0.559250 0.635019 -2.737940 1.053081 3.824000 3.270520 -2.931137 2.135724 -1.912649 0.626033 -3.393870 2.182393
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.062058 -0.268302 -2.535717 -1.202439 -3.414057 -1.917854 -2.796458 1.798007 -3.610411 0.991094 0.546017 -0.051558 1.612771 -3.544136 2.678110 -0.068978 1.881541 1.344776 0.663668 -0.598311
wb_dma_ch_sel/always_6/stmt_1 0.157921 1.322520 -1.992765 -0.700141 -2.453200 -1.351195 -2.663417 1.863822 -1.511671 1.253165 0.939029 -0.166889 1.078279 -4.250546 4.384233 -1.293912 3.295568 0.968997 1.125016 -1.489269
wb_dma_ch_rf/reg_ch_chk_sz_r 2.091747 2.532514 1.074078 1.193270 1.204304 1.311615 -0.005701 -0.275003 -0.916072 -2.251798 -2.064688 2.725341 -1.301984 0.681119 -0.076977 -1.288429 -1.274213 -1.746627 -3.171324 -0.428954
wb_dma_ch_sel/always_3/stmt_1 -0.216557 2.902680 -0.700386 -0.050855 -0.425187 4.960595 2.036536 -1.090632 -3.507789 -0.230755 1.559576 0.984659 0.167742 -1.447329 1.412583 -2.100493 3.103329 0.862152 -1.642892 2.348333
wb_dma/wire_pointer2_s 0.395016 -0.523982 0.471739 -0.732296 -0.833785 0.117228 0.306601 0.096050 -1.104135 2.173856 -0.602373 -0.833928 -0.913005 1.351821 -1.697066 2.888520 0.878801 1.140979 -0.029201 0.126732
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.710474 0.202253 0.565337 -0.813951 0.344666 0.951410 -0.150235 2.202939 -2.135130 -1.126387 0.348887 1.688723 -2.007174 -0.277450 2.234385 -1.556196 -1.161532 -0.158928 1.031851 -0.825116
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.022814 -0.502442 -1.816294 0.330261 1.939902 -2.079462 -2.195459 0.069935 -1.677392 1.202271 1.374822 0.598616 -2.576639 2.833370 -3.925286 3.831419 -0.864535 -0.968778 0.703903 2.972531
wb_dma_ch_rf/input_de_txsz 0.373287 3.022108 -2.051010 2.594727 1.343777 3.523777 -1.036002 -2.914469 -0.729798 -0.627611 -0.643629 1.814820 1.701173 0.944452 -0.067154 0.288503 1.745891 -0.229115 -4.298155 0.893869
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.893550 -1.392281 -0.905421 -1.220261 -0.626958 1.089224 0.710838 0.815137 -2.727321 0.171877 0.195647 -0.889620 -2.422156 -1.748987 0.620270 -1.592866 2.293746 0.649732 0.360325 -1.527952
wb_dma_wb_if/input_pt_sel_i 0.122889 1.248287 0.806678 -1.343244 -2.731596 2.145371 -3.218801 1.790071 -1.502343 2.076806 -0.224712 2.514518 -0.479663 5.603235 -3.077457 4.241001 1.981961 0.179079 -0.063326 2.072382
wb_dma/wire_ch0_txsz 1.129598 5.521925 -0.837829 1.507898 -0.893081 1.413136 -1.863050 -1.409493 -1.334634 0.619200 -1.290525 2.699687 1.178720 -1.502304 1.297236 0.079574 2.478345 -0.459025 -3.598878 -0.058342
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.229794 -0.216407 -0.947806 -0.473366 -0.772141 1.436329 0.305918 0.667514 -2.317196 -0.991654 0.236083 0.008274 0.041801 -2.710424 2.669365 -2.417436 1.022435 0.556075 0.075784 -1.008773
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.408141 1.072013 -2.113951 1.649412 -0.758770 4.846541 -2.662515 1.002905 -4.826970 1.729870 0.772494 -1.674052 0.672643 -3.311062 3.684017 1.456118 4.593487 0.272437 1.324317 -0.958488
wb_dma/wire_mast0_go 0.597376 0.414936 1.502772 -0.332537 1.202351 -0.399911 -0.430323 1.559798 0.092126 -0.164129 0.185187 1.803409 -2.110464 2.417916 -0.258757 0.766491 -2.329274 -0.647555 1.073355 0.094260
wb_dma_ch_rf/always_1/stmt_1 1.079215 -1.101637 -0.871881 0.701465 -0.171770 -3.424463 -2.030537 -1.019275 2.253234 0.427325 -1.459133 -1.224590 0.878039 -0.812700 -0.983208 1.460496 -1.058648 -0.702772 0.310747 -1.970535
wb_dma_ch_rf/always_10/if_1 -0.503260 -0.070265 0.741647 -0.106356 -0.186085 -0.266457 0.605619 2.557075 -1.244273 -3.419298 -0.863395 0.278801 -1.055469 -1.891291 2.245126 -4.872824 1.254608 -1.279215 -2.395002 -0.217342
wb_dma_ch_sel/assign_165_req_p1 0.446614 0.510078 1.461743 -0.306483 1.086401 -0.441565 -0.396260 1.532967 0.120793 -0.215023 0.120962 1.695112 -1.967901 2.220768 -0.276933 0.640920 -2.142169 -0.707280 0.870338 0.110285
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.997260 2.512260 1.161556 1.124548 1.129329 1.216679 -0.025465 -0.213242 -0.897231 -2.104179 -2.050578 2.671972 -1.336935 0.737658 -0.208904 -1.160136 -1.228392 -1.692438 -3.064582 -0.302652
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.254905 0.667595 -2.879917 0.745478 0.645530 3.582565 -1.190475 -0.671038 -2.100983 0.405551 1.784086 0.868159 1.091267 -0.084307 2.441085 0.005076 1.920877 1.453261 -0.138723 0.313753
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.112539 1.288062 -2.101413 -0.660356 -2.324368 -1.026923 -2.639631 1.765385 -1.655223 1.210622 1.080699 -0.107306 1.103446 -4.109230 4.392262 -1.314503 3.325062 1.025295 1.056268 -1.384065
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.731503 0.569822 -1.858014 -0.232134 -1.342758 2.869012 -1.949983 0.860465 -3.124985 0.853132 1.507025 0.618560 1.286600 -1.746352 3.578356 -0.377559 2.128331 1.514551 0.448332 -0.169852
wb_dma_ch_rf/assign_23_ch_csr_dewe 0.607251 0.062171 -0.187750 0.000902 -3.052551 4.475214 -1.511521 1.403994 -6.368869 -0.786312 1.035540 1.306647 3.834501 -0.508274 2.569935 -1.463629 0.566617 1.529326 -4.136320 2.471308
wb_dma_ch_sel/assign_115_valid 0.744968 0.433094 -0.751452 1.241399 -0.732672 -0.887747 -0.395651 -0.878426 0.003240 -2.339140 -2.417364 -0.690196 1.253476 -3.180958 0.746953 -2.978338 1.432545 -1.347576 -3.725372 -1.390742
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 7.127755 -0.933036 2.542162 -0.052523 -1.081789 1.669442 -0.641725 -1.390708 -0.895748 -4.186224 -1.015596 4.438611 0.499320 2.727012 -1.208165 1.543753 -2.862630 0.541540 -3.451263 2.278058
wb_dma/wire_de_txsz 0.371762 5.675551 -1.834518 2.444886 0.867728 2.121814 -1.153726 -2.698739 -0.455497 0.119809 -0.942244 2.787286 1.180784 -0.167059 0.532492 0.162148 2.479590 -0.533563 -4.273792 0.451956
wb_dma_wb_slv/input_slv_pt_in 0.112488 0.435160 -1.689843 0.238193 0.652607 -1.402541 -1.239439 0.694941 -3.083420 1.549470 0.221686 0.693493 -1.977860 1.350731 -1.976849 3.357128 0.432524 0.002339 -0.748016 0.978626
assert_wb_dma_ch_sel/input_ch0_csr 0.642843 -0.109854 -1.933092 0.473914 1.129700 2.059301 0.976450 -0.874257 -1.208661 -1.346921 0.528964 0.180479 -0.133099 -1.052650 1.492041 -1.906689 0.868482 0.504237 -0.499370 -0.457686
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.373843 3.714518 -1.827289 1.490885 -1.140442 3.377876 -2.708418 1.056857 -4.420996 2.664902 0.446611 -0.653783 0.075399 -4.034555 3.821425 1.676972 5.114579 -0.034728 1.384512 -1.242774
wb_dma_ch_sel/assign_149_req_p0 -1.580145 1.927519 -0.543190 1.184804 -0.319348 -1.646291 0.983919 -0.237750 -0.553501 -0.831788 -2.039753 -1.331142 0.610046 -2.809357 -0.088359 -1.511669 1.337819 -1.867262 -2.871229 -1.505508
wb_dma_de/wire_adr0_cnt_next 1.444083 -2.335797 1.254164 -2.738396 -2.362624 -0.015953 1.732585 -0.096088 3.680696 -1.830847 -2.322520 -0.575380 -0.545116 1.424973 -2.310954 2.749866 3.915768 1.216338 -0.369583 2.257532
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.095697 1.595124 2.832190 0.917559 -2.029010 0.996457 -1.723746 0.802569 -0.185591 -2.227122 -0.912908 0.924854 1.916374 -0.774034 -0.664793 2.910832 0.915238 -2.541419 0.624952 3.371413
wb_dma_ch_rf/always_23/if_1/block_1 -1.916016 2.381915 0.434811 -0.491554 1.163639 0.275957 3.827655 -0.915982 -0.733761 1.891305 1.288126 -0.732172 -1.688717 -0.025994 -1.631975 1.108928 -0.693864 -0.291578 2.100660 0.576364
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.889173 -1.497663 -0.906319 -1.246779 -0.692297 1.054763 0.707121 0.859507 -2.728308 0.212843 0.186018 -0.953162 -2.446902 -1.680408 0.524552 -1.524211 2.371706 0.694348 0.361508 -1.546910
wb_dma_rf/wire_ch0_txsz 0.941706 6.088775 -0.310800 0.902848 -0.625639 0.571321 -1.210479 -1.556163 -1.592434 3.002765 -0.693557 2.685385 -0.388952 -0.903154 0.751070 2.658647 1.334181 0.344824 -1.737462 -2.133191
wb_dma_ch_sel/assign_134_req_p0/expr_1 -2.811557 1.433568 -0.200791 -0.777771 -0.017964 0.009170 3.134619 -1.099386 -0.509850 1.035157 0.191562 -1.940985 -1.412433 -0.587900 -2.802727 -1.379500 2.040048 -0.830465 -1.147053 1.264306
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.600471 -1.024057 -1.655547 -1.481657 -2.966594 -3.316271 -0.752706 1.720579 -2.932148 -0.693073 -0.667120 -0.634659 0.412977 -4.672102 2.007480 -2.015696 0.810808 0.473942 0.411196 -1.510137
wb_dma_de/always_6/if_1/if_1 1.998325 6.316636 0.536471 0.474004 0.799464 2.391933 0.306482 -1.322597 -1.817357 1.053379 0.160023 3.915887 -1.837702 0.276398 0.334965 0.669615 -0.011987 -0.508179 -0.769348 0.830068
wb_dma_ch_sel/assign_128_req_p0 -3.216751 4.132487 -0.892771 2.002064 2.098968 2.202466 2.073610 -2.407992 0.662895 -0.940758 -0.544436 1.011693 1.486293 1.814850 -1.699315 -1.244305 0.701229 -1.490009 -4.584188 2.416209
wb_dma_de/assign_77_read_hold/expr_1 0.530206 0.445892 1.419939 -0.327575 1.100854 -0.396791 -0.404305 1.524843 0.095808 -0.172349 0.143998 1.682155 -1.999927 2.214934 -0.252409 0.741064 -2.122531 -0.621285 0.961948 0.062433
wb_dma_de/wire_de_adr0 1.090945 -4.330923 3.279945 -2.496156 -4.018517 -3.386425 -0.448254 0.639501 2.341569 -0.676725 -2.304960 -2.706937 -1.179747 -0.198543 -4.004612 0.607388 2.787377 -0.068158 -1.634400 1.127864
wb_dma_de/wire_de_adr1 0.645389 0.818638 0.232408 -0.779053 0.593558 1.159484 2.487549 -1.453040 -0.546308 0.752202 1.160834 -0.056150 -1.345422 -0.067770 -1.147799 0.371293 -0.516338 0.456446 1.826285 0.986784
wb_dma_wb_mast/always_4 0.483899 0.427265 1.415131 -0.290833 1.176918 -0.396445 -0.367384 1.541205 0.124616 -0.207763 0.151934 1.696780 -1.987226 2.228848 -0.178618 0.649114 -2.177250 -0.652544 0.979234 0.055320
wb_dma_wb_mast/always_1 0.336273 -1.121755 0.273328 -0.508934 -2.700914 -1.889077 -1.597140 1.106049 -3.205997 1.597263 -0.285373 -0.076124 0.508417 1.467926 -3.127362 6.128992 0.580209 -0.115435 -1.572932 0.850733
wb_dma_rf/wire_ch3_csr -0.541991 0.681653 0.710088 -0.007221 -3.197518 0.389054 -1.702654 1.071270 0.559052 2.157712 -4.148492 -0.067715 3.007235 0.950771 -1.301755 5.265351 2.325709 0.234629 -1.052111 0.817528
wb_dma_ch_rf/reg_ptr_valid 3.713762 -1.106809 -1.236174 -1.778790 -1.199786 1.638254 2.511164 -0.672470 -4.789733 -0.481003 0.857100 -0.047632 -0.665157 -2.278913 -0.064912 -0.891406 -0.988700 1.317121 1.491263 0.617931
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.747641 0.209780 0.489129 -0.800557 0.318115 1.069469 -0.108459 2.247015 -2.247734 -1.191174 0.389221 1.681729 -1.966801 -0.461699 2.399227 -1.745078 -1.106890 -0.115504 1.078205 -0.889792
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.919514 1.704527 0.550697 0.249057 -0.345092 -1.145916 1.642255 1.204025 1.178427 -0.735352 0.128488 -1.375739 1.537887 0.406927 -0.848974 -2.583870 2.350040 -1.492841 -3.220438 2.963992
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -5.841287 1.521353 0.594397 0.186756 -0.444166 -1.293354 1.551790 1.213478 1.331989 -0.835844 0.081924 -1.419008 1.594113 0.341572 -0.825319 -2.690657 2.369144 -1.458813 -3.238140 3.014380
wb_dma_ch_sel/always_9/stmt_1 1.269223 -0.259682 -0.937896 -0.544056 -0.817303 1.454799 0.277942 0.707088 -2.407870 -0.998678 0.218127 -0.007075 0.047254 -2.752135 2.717817 -2.485528 1.114463 0.577393 0.070872 -0.994176
wb_dma_rf/assign_6_csr_we/expr_1 3.407069 -0.483468 0.721768 0.221252 -1.318341 -4.472766 -0.100922 0.839354 -3.245493 -1.018017 -2.758093 0.587428 -0.885203 -0.981635 -1.402820 -1.917620 -3.351409 -0.917251 -3.857022 -2.522038
wb_dma_wb_slv/always_5/stmt_1/expr_1 -6.700677 1.837679 0.953547 1.814185 0.613058 -3.373766 0.759263 1.494550 1.503982 0.015497 -0.124875 -2.651384 2.099278 -2.164219 1.289554 -3.738625 -0.725008 -2.358385 -2.331751 -1.326851
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -1.430442 3.429390 -1.876630 3.612926 2.028932 2.428585 -2.297924 -2.511860 0.091849 0.195972 0.181071 1.231041 3.443102 -0.044508 2.035071 -1.261302 -0.920364 -0.611488 -3.726667 -0.888260
wb_dma/wire_ch5_csr 0.322009 0.284734 1.056437 -0.943536 -2.810213 0.435750 -0.454748 0.434311 -0.425419 1.811130 -2.967716 -0.493240 0.067143 1.423812 -3.494635 5.409338 2.992105 -0.148815 -0.710512 1.729961
wb_dma_ch_pri_enc/wire_pri10_out 1.709941 0.193032 0.480032 -0.779215 0.460323 1.021607 -0.144377 2.205066 -2.156564 -1.229275 0.383893 1.718552 -1.988481 -0.362304 2.394239 -1.700070 -1.185591 -0.126323 1.068611 -0.921450
wb_dma_ch_rf/assign_20_ch_done_we 0.804768 1.501725 -0.278164 1.105637 -0.255518 0.131368 -2.936260 0.774194 -0.655485 -0.705467 -0.992818 1.455045 0.605530 -0.042532 1.349389 -0.275431 0.443358 -0.942910 -2.273694 -0.420103
wb_dma_wb_mast/input_wb_ack_i -0.659580 1.254704 0.019767 1.140271 -0.882307 -1.851473 -2.336012 2.424961 -6.509848 2.760096 -0.542072 -0.015966 -2.217609 1.401682 -3.458513 7.909532 1.512320 -1.231545 -2.172544 1.652048
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.081177 6.475431 0.675880 0.424269 0.677419 2.059404 0.193100 -1.354693 -1.659028 1.138990 -0.050528 3.944233 -1.817709 0.372301 0.035213 0.971188 0.043171 -0.641380 -0.886089 0.867055
wb_dma_rf/input_dma_rest 2.121964 -1.788698 -0.600774 -0.610186 -1.095811 -0.774337 -0.182423 0.109179 -2.187420 -0.304935 -0.502007 0.015573 0.565542 0.336989 -1.447379 1.065185 -1.435421 0.454617 -0.326429 0.602351
wb_dma_ch_sel/always_5/stmt_1 1.973165 3.879398 -0.823288 1.053606 0.178565 -2.063405 -3.509495 1.148577 2.288923 -1.516685 -1.627246 3.834251 -0.517365 -0.676359 1.716732 1.878573 2.261739 -2.094934 0.913995 -0.843962
wb_dma_ch_sel/always_40/case_1 3.781985 -1.182382 -1.263794 -1.818278 -1.224808 1.630394 2.519720 -0.682700 -4.794511 -0.439142 0.896652 -0.091004 -0.825367 -2.296734 -0.069322 -0.840206 -0.917655 1.386892 1.637526 0.569645
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.644227 0.682205 0.196345 -0.744835 0.581467 1.060370 2.407819 -1.401877 -0.512983 0.690348 1.106874 -0.082816 -1.341727 -0.113571 -1.135891 0.358781 -0.488426 0.432434 1.793550 0.892288
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.098231 -0.259229 0.293205 0.631875 -0.599511 -1.317819 0.710315 0.390284 0.877264 -2.234120 -1.310333 -1.333477 0.781565 -1.346091 -0.280400 -3.029942 2.431130 -1.170935 -3.473433 0.777760
wb_dma/wire_de_csr 2.767682 -1.079092 -2.297846 -0.783953 -2.367333 1.964332 -2.073943 0.918144 -5.130320 0.588570 0.914165 0.731274 1.738143 -1.269399 1.950556 0.785087 0.637274 1.811676 0.075433 0.444062
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.921474 1.410448 2.805544 0.794086 -2.090036 1.037010 -1.543616 0.811026 -0.116138 -2.117103 -0.671422 0.785415 1.923842 -0.832068 -0.621336 2.817377 1.028517 -2.353816 0.813334 3.455857
wb_dma_ch_sel/always_37/if_1/if_1 4.510453 0.566331 0.269292 -3.226026 -2.503660 -4.099848 0.405543 -1.447710 1.624067 -1.067532 -0.966413 1.539808 -1.333897 0.869768 -3.838887 0.134151 -0.048701 0.427120 -1.883624 3.702943
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.501785 0.425669 1.443029 -0.300031 1.107592 -0.399484 -0.375091 1.531451 0.161468 -0.225986 0.132409 1.687746 -1.998752 2.214022 -0.247001 0.669579 -2.141150 -0.679675 0.930659 0.101977
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.722139 -1.940753 -0.573677 -0.268204 -0.697215 -2.444493 -0.681640 0.864992 1.018656 -0.440773 -0.116070 -1.846766 0.543308 -1.688337 0.748423 -1.160635 0.591582 -0.131924 0.571040 -0.934745
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.145295 1.346542 -2.020329 -0.716344 -2.420475 -1.092859 -2.575631 1.758872 -1.589805 1.225647 1.018871 -0.100106 1.114252 -4.177596 4.398357 -1.361789 3.326598 1.010435 1.085743 -1.406295
wb_dma_ch_rf/always_10/if_1/if_1 -0.410973 -0.100704 0.855332 -0.217832 -0.318529 -0.348015 0.508146 2.700396 -1.329290 -3.335325 -0.899225 0.307396 -1.118028 -1.892333 2.222662 -4.750060 1.257790 -1.268438 -2.317379 -0.177146
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.729302 0.200899 0.589597 -0.832468 0.268042 0.907762 -0.145693 2.263201 -2.151180 -1.123496 0.319559 1.661867 -1.965279 -0.422204 2.292226 -1.586027 -1.107785 -0.135133 1.079739 -0.842269
wb_dma_ch_sel/input_ch3_adr0 1.826645 -1.634211 -1.069795 -1.625755 0.442860 -1.255000 0.560493 0.213192 -1.769963 -0.371409 0.959670 -0.095064 -4.954188 1.932109 -3.644556 1.604616 2.091770 -0.138180 0.182916 0.891289
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.132074 -0.267414 -2.605301 -1.174910 -3.347457 -1.850100 -2.796264 1.803854 -3.658804 0.981299 0.533317 0.018174 1.609367 -3.658967 2.831179 -0.160350 1.782409 1.381014 0.689978 -0.719699
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.263328 -0.228684 -0.926985 -0.545664 -0.871372 1.414310 0.249266 0.771313 -2.386025 -0.999681 0.189137 -0.011870 0.040618 -2.759618 2.695889 -2.435406 1.073558 0.523753 0.073096 -0.979961
wb_dma_de/wire_de_txsz 0.540559 5.778496 -1.933951 2.472616 1.032758 2.227796 -1.119737 -2.887462 -0.437513 0.127372 -0.972181 2.978232 1.090679 -0.042435 0.441978 0.306253 2.429703 -0.498310 -4.352445 0.434012
wb_dma_rf/input_de_adr1 0.642028 0.701160 0.225745 -0.794789 0.615272 1.103725 2.466574 -1.453934 -0.485615 0.743745 1.183131 -0.080750 -1.345216 -0.035935 -1.146545 0.428345 -0.562889 0.452795 1.864185 0.961436
wb_dma_rf/input_de_adr0 2.926322 -4.733768 2.695000 -1.229847 -2.087751 -3.903108 -1.863247 0.163143 2.234899 -1.218293 -2.253088 -1.454843 -2.565291 1.373229 -4.330298 1.697299 1.359205 -0.226637 -2.100663 -0.115869
wb_dma_de/always_2/if_1 2.218903 -3.266079 2.394757 -2.653242 -3.989683 -3.526190 0.587800 0.409501 4.032752 -1.966993 -3.222189 -1.289920 -0.868738 -0.797700 -2.525898 0.921430 4.276687 0.389634 -1.297157 0.598647
wb_dma_ch_sel/assign_102_valid 0.844706 0.214218 -0.793435 1.034532 -0.798306 -0.916613 -0.318600 -0.757832 -0.123469 -2.316310 -2.319647 -0.747559 1.044665 -3.079950 0.652041 -2.833534 1.534793 -1.220897 -3.405976 -1.245591
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.128111 0.755429 2.483494 -2.560859 -3.505820 -0.246809 1.388139 0.576224 0.093727 1.112766 1.096987 -1.301984 -0.145267 0.731121 -2.010062 0.849919 3.227956 1.080496 -1.654605 5.923526
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.894916 -1.354069 -0.856520 -1.221071 -0.662402 1.065883 0.691851 0.812544 -2.707638 0.233327 0.140954 -0.888798 -2.412454 -1.658458 0.446304 -1.481520 2.350647 0.650433 0.308721 -1.462237
wb_dma_wb_mast/assign_4_mast_err -0.426115 -0.027753 0.807642 -0.153946 -0.342864 -0.452998 0.537580 2.479431 -1.212471 -3.189115 -0.913180 0.254671 -1.098064 -1.718328 1.844039 -4.431817 1.313686 -1.277974 -2.359953 -0.065618
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.055774 -1.409520 -2.405187 -0.516092 -2.121939 0.208323 -2.695416 1.765989 -2.035981 0.437860 1.366661 -1.260409 1.817518 -3.419739 4.149444 -1.406701 2.757830 1.333853 1.034112 -1.125075
wb_dma_ch_rf/always_2/if_1 3.769620 -1.131217 -1.207923 -1.767089 -1.323114 1.562013 2.417289 -0.582875 -4.831750 -0.474897 0.830438 -0.057275 -0.665508 -2.379538 -0.031037 -0.877401 -1.002280 1.307483 1.485450 0.571349
wb_dma/input_wb1_err_i -0.421236 0.040635 0.924304 -0.160976 -0.262618 -0.362692 0.498091 2.625466 -1.287039 -3.350330 -0.884711 0.381825 -1.173897 -1.637200 2.016714 -4.605572 1.223419 -1.369279 -2.448466 -0.024867
wb_dma_ch_sel/assign_133_req_p0/expr_1 -2.786539 1.437120 -0.201020 -0.828912 -0.026284 0.128863 3.236983 -1.018226 -0.556810 0.902730 0.239457 -1.860471 -1.412568 -0.641841 -2.649321 -1.648306 2.096286 -0.816865 -1.219814 1.328146
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.445385 1.722769 -0.602897 1.179461 -0.276483 -1.704122 1.031181 -0.374777 -0.353280 -0.888654 -2.089083 -1.328569 0.521944 -2.696620 -0.244371 -1.428565 1.378205 -1.766427 -2.831867 -1.446463
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.208344 -0.200212 0.344809 0.701979 -0.562256 -1.213922 0.776535 0.430696 0.840625 -2.315878 -1.262025 -1.363694 0.815473 -1.428980 -0.102687 -3.260888 2.364900 -1.245082 -3.557973 0.719883
wb_dma_ch_sel/input_dma_busy 0.637624 -0.104953 -1.896272 0.452708 1.105365 2.048605 0.985329 -0.811553 -1.240473 -1.324540 0.530487 0.164330 -0.129053 -1.036277 1.516964 -1.910071 0.851606 0.517380 -0.455408 -0.478697
wb_dma_ch_sel/assign_4_pri1 1.131074 0.322680 -0.494714 0.173303 2.289905 1.658106 0.581639 0.708136 -1.103699 -1.541042 0.677658 1.885141 -2.093547 1.217406 1.251586 -1.233150 -1.266166 -0.148153 0.457884 -0.348955
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.174080 -0.205214 0.304895 0.673925 -0.545663 -1.216221 0.743594 0.414670 0.856830 -2.357986 -1.291599 -1.317007 0.776855 -1.381721 -0.215743 -3.133909 2.507972 -1.197702 -3.556077 0.799847
wb_dma_ch_rf/reg_ch_csr_r 0.578425 0.160090 1.219540 -1.195728 -1.321875 -0.031319 -1.294586 1.291283 -0.226713 -1.887014 0.321094 -0.544689 -0.850285 -0.164472 -2.320443 2.840246 2.135350 -2.196675 1.719138 5.002089
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.795385 0.178706 0.587209 -0.885868 0.245916 0.959230 -0.102861 2.320371 -2.212882 -1.160175 0.310538 1.711948 -2.025948 -0.426630 2.381031 -1.654417 -1.064111 -0.140968 1.076483 -0.867602
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.941043 1.600715 0.603553 0.260630 -0.322840 -1.144598 1.558968 1.219941 1.368300 -0.879959 0.167730 -1.349972 1.651932 0.373435 -0.707896 -2.842202 2.206290 -1.442550 -3.253691 2.939399
wb_dma_wb_if/wire_slv_we 0.625767 1.381038 3.211231 -2.620968 -3.567415 -2.363735 3.119814 0.693143 -1.350708 4.184833 0.014521 -0.532673 -1.639396 2.315906 -2.216581 3.396717 1.590990 3.326803 -2.747508 1.270496
wb_dma_de/assign_70_de_adr1 0.644277 0.766821 0.197470 -0.768202 0.587192 1.202098 2.477926 -1.440802 -0.542934 0.737731 1.143976 -0.036195 -1.283093 -0.097093 -1.069009 0.325989 -0.494962 0.490954 1.808496 0.921526
wb_dma_ch_sel/always_38/case_1/stmt_4 0.753721 0.596553 -1.803695 -0.244231 -1.354714 2.911948 -1.954854 0.980274 -3.185614 0.789640 1.487503 0.664361 1.313606 -1.839173 3.739263 -0.499916 2.157161 1.517893 0.448616 -0.226383
wb_dma_ch_sel/reg_ch_sel_r 4.265197 0.505223 0.418580 -3.392133 -2.863177 -4.320289 0.573148 -1.409969 1.602820 -0.578365 -1.022702 1.213190 -1.251032 0.578567 -3.839683 0.180027 0.193479 0.631295 -1.733444 3.502821
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.526912 5.113371 -1.822433 1.520490 -0.352600 -2.720096 -1.988993 0.247439 1.969199 -0.137182 -1.632455 1.937110 0.882180 -2.517436 1.316897 2.340403 3.714364 -2.182459 0.623463 -1.313315
wb_dma_ch_sel/always_38/case_1/stmt_3 0.848398 0.564420 -1.832466 -0.260319 -1.363457 2.876987 -1.932254 0.866988 -3.199466 0.830281 1.486256 0.676098 1.231709 -1.731942 3.555940 -0.384516 2.092188 1.499675 0.498842 -0.197712
wb_dma_ch_sel/always_38/case_1/stmt_2 1.311243 0.957340 -0.419917 -0.544030 -0.201007 2.342493 -2.368301 2.364239 -2.996217 0.678004 1.611209 2.306929 -0.709590 0.540804 3.221565 0.335253 -0.102707 0.855313 1.466228 -0.113328
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.472883 0.451242 1.490838 -0.341497 1.129201 -0.405693 -0.395603 1.586732 0.135365 -0.253946 0.141671 1.697268 -2.023098 2.259085 -0.209452 0.628087 -2.178808 -0.655681 0.948644 0.085290
wb_dma_ch_pri_enc/wire_pri30_out 1.795726 0.172015 0.559672 -0.871654 0.284140 0.928944 -0.142832 2.200519 -2.215245 -1.106891 0.346567 1.656032 -1.980987 -0.436286 2.316139 -1.571669 -1.143174 -0.076489 1.105166 -0.888281
wb_dma_ch_sel/reg_ch_sel_d -1.504127 0.638449 -1.109970 -4.062827 -2.214231 0.133915 3.897760 2.497164 -2.291758 -1.119068 1.997201 0.358856 -1.936617 0.653699 -1.275821 -0.652151 4.341523 0.526894 0.794664 5.148376
wb_dma_ch_rf/assign_14_ch_adr0_we 1.063479 -3.959440 3.308857 -2.352636 -3.974119 -3.334945 -0.495278 0.557851 2.362053 -0.570927 -2.408925 -2.416409 -1.054040 -0.158343 -3.883251 0.636921 2.727359 -0.106808 -1.740295 1.071934
wb_dma_rf/wire_ch1_csr -0.491558 0.595744 0.966511 -0.021863 -3.279301 0.442550 -1.828983 1.020796 0.690039 2.072989 -3.958991 0.027674 3.329906 0.930882 -0.957906 5.164113 2.000282 0.437573 -1.109377 0.768946
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.833525 1.593692 -0.023412 -2.970877 -2.485371 0.635042 4.712986 -0.867665 2.957013 1.124109 -0.570350 -1.191171 0.955793 -2.950291 0.949704 0.464822 3.704153 1.727740 3.588527 1.177058
wb_dma_rf/wire_pause_req 4.214197 0.285657 -0.756305 -0.483638 -0.373281 -5.178030 -2.017848 0.694622 -2.845079 -2.005907 -1.282720 1.282861 -2.284692 0.395382 -4.156156 0.580740 -2.924881 -2.846288 -1.696183 1.469401
wb_dma_ch_sel/assign_95_valid -2.600125 3.355761 2.873237 0.833354 -2.914456 0.839982 -1.056033 0.740184 4.112520 0.756520 -3.757397 -0.764901 3.004159 -1.838906 1.581915 1.900981 5.142741 -0.865248 -1.283224 0.834474
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.245667 0.625079 -1.696296 -0.282537 1.774481 3.087496 3.419169 -2.288684 -1.659011 -0.549303 1.658468 0.101661 -1.443257 -1.060422 0.253386 -1.477152 0.295470 0.933860 1.355342 0.444883
wb_dma_ch_rf/reg_ch_stop -0.449534 0.013967 0.806522 -0.110244 -0.192705 -0.235220 0.608984 2.607183 -1.248616 -3.433307 -0.873718 0.371818 -1.157362 -1.797126 2.194012 -4.819388 1.267012 -1.344270 -2.437297 -0.132441
wb_dma_ch_sel/assign_146_req_p0 -1.590700 1.905548 -0.592515 1.206945 -0.239215 -1.405391 1.094710 -0.303409 -0.565212 -0.977109 -1.971335 -1.276556 0.610139 -2.792480 0.042677 -1.772802 1.468797 -1.788943 -3.008884 -1.341351
wb_dma_ch_sel/always_45/case_1/stmt_1 -2.509045 1.709227 0.297167 0.160149 0.482355 -0.844381 1.352634 0.532896 -0.291997 1.329090 0.174725 -0.618469 -0.489875 0.225233 -0.697223 1.098797 -0.184683 -0.732173 0.462935 -0.224845
wb_dma_de/input_dma_abort -0.325222 -0.030967 0.837744 -0.203116 -0.247694 -0.287871 0.582262 2.540944 -1.290960 -3.236332 -0.890006 0.389165 -1.250808 -1.572119 1.937074 -4.422801 1.293193 -1.246116 -2.300316 -0.012340
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.722216 0.216567 0.456865 -0.769171 0.397781 1.088685 -0.101022 2.241585 -2.243773 -1.271156 0.381247 1.719196 -1.982376 -0.479081 2.501839 -1.795328 -1.106314 -0.085732 1.018831 -0.951139
wb_dma_de/input_adr1 -2.503382 1.630686 0.330712 0.203177 0.526948 -0.869182 1.325818 0.541772 -0.222617 1.292713 0.179208 -0.678722 -0.392908 0.205702 -0.671837 1.029091 -0.224458 -0.721375 0.449536 -0.283819
wb_dma_de/input_adr0 -0.087374 -2.744603 1.831075 -3.301582 -4.578329 -4.603738 0.112675 1.462415 0.354727 1.415748 -0.776260 -3.318784 -2.603562 -2.507022 -3.054531 -0.484188 4.114130 -0.310929 0.481555 -0.033446
wb_dma_ch_arb/reg_next_state -1.611026 0.537895 -1.028608 -4.090209 -2.312508 0.069562 4.051760 2.614465 -2.476592 -1.221253 1.968058 0.106212 -1.889302 0.394524 -1.231258 -0.841729 4.372138 0.444659 0.719272 5.104365
wb_dma_wb_mast/input_wb_err_i -0.378238 -0.153870 0.841713 -0.189498 -0.228882 -0.443501 0.485051 2.640821 -1.229146 -3.294564 -0.881396 0.280594 -1.212532 -1.732208 2.086756 -4.633681 1.102109 -1.292833 -2.218560 -0.198127
wb_dma_wb_if/wire_wbs_data_o -1.176604 0.545908 0.380286 0.228059 -1.569782 3.324594 -3.130315 1.246286 -2.262745 1.979067 2.488689 0.918401 3.457649 1.177038 2.907763 1.451315 -0.544935 1.715731 -0.293678 1.377380
wb_dma_de/assign_73_dma_busy 3.936382 2.160374 -3.262681 -0.258171 1.493443 -2.836047 0.612297 -3.406535 -1.164642 -0.293412 0.140509 0.813385 -2.080645 0.261743 -3.350078 0.310840 -1.859436 -0.608048 -1.877198 0.843707
wb_dma_de/always_22/if_1 2.124835 1.914385 1.232402 -0.002094 -1.428715 -1.675115 -0.810180 -0.303328 -0.860443 -1.913927 0.155676 0.257143 0.669033 -0.572118 -2.468915 2.336874 -0.622221 -2.336023 -0.132201 4.365576
wb_dma_rf/wire_ch2_csr -0.665737 0.501960 0.535794 0.013881 -3.119857 0.219451 -1.686453 1.147333 0.648006 2.006452 -4.065615 -0.169530 3.197685 0.628077 -0.860886 4.857561 2.323017 0.331260 -0.974257 0.559922
wb_dma_de/input_de_start -0.396369 5.471204 -0.505544 1.259701 0.664787 -2.767048 -2.282275 1.775756 1.809418 -0.381860 -1.412842 3.294200 -0.880905 -0.645267 1.420231 2.522703 1.935589 -2.761134 1.253980 -1.168184
wb_dma_pri_enc_sub/always_3/if_1 1.732112 0.225396 0.574863 -0.818871 0.261963 0.917220 -0.145708 2.197785 -2.118495 -1.072124 0.309060 1.700590 -1.956072 -0.321761 2.173970 -1.504615 -1.067619 -0.117476 1.040311 -0.802043
wb_dma_ch_pri_enc/wire_pri28_out 1.654798 0.202746 0.598798 -0.855213 0.125521 0.918400 -0.113480 2.218256 -2.184692 -1.100781 0.317307 1.576135 -1.878101 -0.576208 2.319759 -1.700995 -0.954332 -0.128750 0.993598 -0.851485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.947087 1.652380 0.600586 0.297682 -0.355231 -0.971480 1.606295 1.150262 1.288099 -0.955623 0.179258 -1.336224 1.738094 0.373281 -0.716028 -2.899132 2.326854 -1.460797 -3.442627 3.095912
wb_dma_ch_sel/assign_132_req_p0/expr_1 -2.740299 1.346586 -0.158698 -0.704730 0.088109 0.049608 3.177855 -1.160952 -0.396144 0.855586 0.128895 -1.885894 -1.429443 -0.563297 -2.806367 -1.496128 1.985079 -0.890965 -1.288063 1.264188
wb_dma_ch_rf/always_25/if_1/if_1 1.309599 0.553268 -1.366272 -1.049519 -0.352969 -1.650591 1.922259 0.424475 1.849356 -0.535105 -1.386305 2.104584 -0.896881 0.883045 0.473567 2.330571 2.396642 1.383182 0.421881 -1.368288
wb_dma_ch_sel/assign_98_valid/expr_1 -0.892708 1.851966 2.597208 -0.463735 -2.562672 -0.235306 2.409101 -1.533058 2.977729 0.025067 -2.960592 -2.665571 -0.831710 -2.978751 -2.431240 1.127136 6.066638 -1.236034 -0.967230 1.148213
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.276588 0.969088 0.939342 -0.837446 -1.531610 -0.134654 -1.835001 0.316670 0.289811 -1.644207 -0.368179 -0.540338 -0.180172 -0.353472 -2.674696 3.656389 1.795831 -2.493090 1.201887 4.798038
wb_dma_ch_sel/reg_pointer 3.885480 -1.251781 -1.235406 -1.800861 -1.362069 1.582371 2.352486 -0.626482 -4.918990 -0.462680 0.797945 -0.058848 -0.627928 -2.362779 0.020708 -0.842546 -1.064610 1.355278 1.523025 0.498687
wb_dma_wb_if/input_wb_err_i -0.385206 -0.056694 0.898810 -0.203384 -0.275438 -0.413490 0.583059 2.500542 -1.161058 -3.206372 -0.923846 0.349842 -1.223802 -1.549598 1.842425 -4.414303 1.185184 -1.289668 -2.316974 -0.019027
wb_dma_rf/input_de_csr 2.824980 -1.193941 -2.276530 -0.789254 -2.383709 1.926349 -2.115753 0.925828 -5.130014 0.466752 0.957821 0.661512 1.799400 -1.187321 1.855341 0.724633 0.545944 1.839583 0.003128 0.500104
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.517532 0.446440 1.456253 -0.309788 1.174832 -0.438899 -0.434452 1.581794 0.128234 -0.166814 0.142806 1.740011 -2.054714 2.359492 -0.278490 0.762764 -2.242158 -0.666038 0.991789 0.103802
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.416499 -0.520931 0.476072 -0.738852 -0.781713 0.126537 0.321947 0.109743 -1.174407 2.175537 -0.609189 -0.877206 -0.942422 1.458173 -1.704963 2.886097 0.838897 1.137798 -0.122945 0.123802
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.668169 0.161197 0.503091 -0.791417 0.273888 0.985743 -0.154844 2.197295 -2.185692 -1.143682 0.357354 1.609628 -1.853118 -0.554051 2.433926 -1.738822 -1.038201 -0.111102 1.016927 -0.947330
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.485134 0.411360 1.400020 -0.301573 1.136624 -0.333852 -0.420198 1.528712 0.086968 -0.209782 0.160077 1.682506 -1.979178 2.226589 -0.160900 0.653491 -2.118340 -0.639283 0.976846 0.067375
wb_dma_ch_rf/input_de_adr0_we -0.737179 -1.954657 -0.631774 -0.258530 -0.736841 -2.601748 -0.752472 0.931814 1.029465 -0.432152 -0.098596 -1.895831 0.568868 -1.768073 0.729528 -1.118871 0.639368 -0.161315 0.616463 -0.979906
wb_dma_ch_sel/assign_161_req_p1 0.493173 0.470784 1.505874 -0.333278 1.147751 -0.405505 -0.409584 1.578602 0.153633 -0.215040 0.137260 1.728911 -2.002349 2.335996 -0.303066 0.718176 -2.168504 -0.673386 0.947778 0.154376
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.645888 -0.071743 1.160382 -1.450175 -1.372221 0.008305 -1.106036 1.318146 -0.261457 -1.972901 0.541729 -0.662372 -0.843982 -0.106806 -2.274305 2.733562 2.041210 -2.046366 1.856007 5.191792
wb_dma_ch_sel/assign_129_req_p0 -3.223729 3.990262 -0.834301 1.965677 2.068185 2.223296 2.015754 -2.326973 0.676057 -0.985840 -0.479792 0.971347 1.519213 1.747789 -1.602715 -1.387759 0.659509 -1.468844 -4.553699 2.423755
wb_dma_de/wire_de_ack 2.023850 -0.327470 -2.397028 -1.234238 -3.501871 -1.992350 -2.892814 1.863694 -3.514809 1.021979 0.506380 -0.070240 1.695558 -3.533243 2.690300 -0.047349 1.742320 1.332914 0.662090 -0.636951
wb_dma_ch_arb -0.251161 1.235279 -1.506263 -3.053267 -1.840347 -0.328362 3.077052 0.859608 -1.383435 -0.941605 0.812038 0.504861 -1.153926 0.593023 -1.994978 0.514536 3.083443 -0.033282 0.221525 4.140942
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.139772 1.237540 -2.104161 -0.670992 -2.350679 -1.106719 -2.580709 1.795804 -1.667072 1.141302 1.052997 -0.112080 1.059984 -4.173306 4.417195 -1.421507 3.245848 1.021862 1.085877 -1.423908
wb_dma_pri_enc_sub/always_3/if_1/cond 0.501343 0.421976 1.405293 -0.326450 1.112624 -0.374301 -0.399067 1.526869 0.089699 -0.182791 0.147424 1.682086 -1.968143 2.253538 -0.231149 0.734535 -2.147934 -0.632805 0.977024 0.091957
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.194906 0.604249 -1.755633 -0.345143 1.741174 3.198347 3.548477 -2.325526 -1.681261 -0.612736 1.711951 0.115703 -1.443943 -1.063046 0.330939 -1.557979 0.356074 0.977322 1.363847 0.523871
wb_dma/wire_de_txsz_we -1.369435 3.390375 -1.860962 3.568748 2.066282 2.314902 -2.290401 -2.516647 0.097867 0.173888 0.148050 1.237123 3.356762 -0.035237 2.047220 -1.312097 -1.024204 -0.649437 -3.667660 -0.976747
wb_dma_ch_pri_enc/wire_pri16_out 1.697472 0.207524 0.502592 -0.822696 0.275497 0.973978 -0.128309 2.153884 -2.133677 -1.083525 0.328686 1.605794 -1.894665 -0.449047 2.266234 -1.617142 -1.043534 -0.136051 0.998852 -0.829763
wb_dma_ch_sel/always_2/stmt_1 -0.917026 1.626978 -1.003228 1.391966 1.301927 3.250854 2.474237 -1.292981 -1.310543 -3.320880 -0.659806 0.654615 0.174062 -0.852289 0.688040 -4.209496 2.682503 -0.622585 -4.670868 1.178453
wb_dma_ch_pri_enc 1.720144 0.194591 0.499640 -0.805517 0.391528 0.978712 -0.137299 2.136822 -2.088829 -1.139690 0.382276 1.663447 -1.978606 -0.330007 2.212611 -1.585074 -1.145428 -0.122519 1.073330 -0.882347
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.656410 -0.150897 -1.914849 0.434550 1.089489 2.053375 1.010177 -0.830673 -1.255713 -1.300479 0.528480 0.162047 -0.110628 -1.040035 1.462971 -1.842219 0.847767 0.517492 -0.426292 -0.467943
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.357297 2.000186 0.448344 1.103804 2.424013 2.849176 2.062276 0.155142 -1.169559 -3.354403 -0.495007 2.283105 -1.752125 1.441018 0.337533 -3.332741 0.432997 -1.203798 -3.580077 1.264772
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.060053 1.605071 0.585190 0.257670 -0.422110 -1.133101 1.661914 1.198645 1.324480 -0.875129 0.144169 -1.481017 1.678422 0.317058 -0.822002 -2.835611 2.436593 -1.481909 -3.311440 3.125397
wb_dma_ch_pri_enc/wire_pri7_out 1.713892 0.236533 0.612820 -0.832145 0.307757 0.947339 -0.164661 2.295092 -2.132332 -1.174352 0.316155 1.698523 -1.986485 -0.407757 2.349933 -1.732241 -1.119874 -0.195697 0.991625 -0.845864
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.080052 1.514866 -2.052622 -0.568134 -2.282357 -1.084581 -2.570057 1.779893 -1.579663 1.079098 0.939744 -0.000691 1.033576 -4.171852 4.469950 -1.452493 3.319400 0.897218 0.874747 -1.400464
wb_dma_wb_if/wire_mast_err -0.439832 -0.163388 0.875189 -0.237498 -0.368349 -0.428356 0.590093 2.615974 -1.216072 -3.341574 -0.924249 0.220116 -1.194414 -1.737269 1.984556 -4.629891 1.335447 -1.287803 -2.353015 -0.075577
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.597277 6.050277 -0.676626 0.709810 -0.440561 2.483379 0.557045 -2.756117 -1.848324 1.320017 -0.114905 2.390994 0.099146 -1.762106 0.338886 0.221258 2.091149 0.015484 -1.846813 0.810310
wb_dma_wb_if/input_wb_cyc_i -4.437907 1.784085 -0.181183 0.513612 -1.614991 -0.911158 -2.691334 0.796655 -1.165377 4.268149 1.067558 0.185876 0.478214 5.296830 -4.564241 2.831666 1.948507 -0.236628 -2.689249 2.530954
wb_dma_ch_sel/assign_97_valid -2.552966 2.762209 2.707497 1.100549 -3.346878 -0.127012 0.687906 -0.765119 4.554916 0.036691 -4.892838 -2.290057 3.511293 -3.942611 0.541603 0.494447 5.566409 -1.222550 -2.369789 0.097632
wb_dma/wire_mast0_drdy 1.382692 0.875483 -0.925137 1.905445 -0.316226 2.375842 -3.647389 1.113599 -2.844422 0.535125 -1.547048 -0.915915 -0.831444 -1.522155 1.202896 3.233003 3.493851 -1.365881 0.364053 -1.034559
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.796269 0.032011 0.352857 0.131257 -0.802175 -0.248289 0.406716 0.727755 1.714060 -2.325391 -0.003548 -0.887228 2.190599 0.098758 -0.026128 -4.070936 2.642618 -0.817755 -3.841412 3.342951
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.719952 0.197427 0.608776 -0.837811 0.241132 0.873711 -0.195616 2.247800 -2.160037 -1.065706 0.314609 1.655157 -1.959679 -0.414488 2.223033 -1.561192 -1.096529 -0.129031 1.049789 -0.826526
wb_dma_wb_if/wire_pt_sel_o 0.020103 1.208836 0.725620 -1.325598 -2.675685 2.047682 -3.121762 1.816764 -1.520062 2.083397 -0.305095 2.387524 -0.568185 5.564741 -3.170163 4.281404 2.099506 0.104459 -0.093267 1.988318
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.500101 0.463496 1.411339 -0.313674 1.091080 -0.395202 -0.439323 1.487900 0.141811 -0.123973 0.119186 1.680028 -1.963516 2.266009 -0.252277 0.771256 -2.148300 -0.661957 0.973089 0.103509
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.923027 -1.395672 -0.837334 -1.237038 -0.681770 1.085870 0.677204 0.892114 -2.810115 0.247019 0.170431 -0.886229 -2.504503 -1.727542 0.565055 -1.524283 2.302164 0.676978 0.355190 -1.545938
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.768528 0.185366 0.592248 -0.863988 0.269479 0.911787 -0.159305 2.276134 -2.200381 -1.105696 0.345800 1.666586 -2.018190 -0.415092 2.310706 -1.652199 -1.136991 -0.138995 1.089806 -0.915154
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.884995 2.474630 0.481820 -0.561100 1.068339 0.341825 3.873388 -0.913522 -0.833860 1.984174 1.312112 -0.748250 -1.717412 -0.044192 -1.682246 1.208157 -0.633945 -0.281332 2.142062 0.660483
wb_dma_ch_pri_enc/wire_pri22_out 1.731849 0.203626 0.601780 -0.891202 0.274030 0.962130 -0.100847 2.276139 -2.151999 -1.168646 0.315986 1.672238 -2.053506 -0.315770 2.213863 -1.612418 -1.082707 -0.128397 1.015089 -0.796716
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.958109 -1.413866 -0.872339 -1.311647 -0.735464 1.054678 0.688620 0.922612 -2.831788 0.229032 0.186484 -0.908445 -2.432838 -1.773838 0.609031 -1.552051 2.265658 0.698096 0.445345 -1.494125
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.299853 -0.213211 0.328795 0.691287 -0.561190 -1.271363 0.762566 0.420438 0.931968 -2.402198 -1.305676 -1.377638 0.861178 -1.519471 -0.084153 -3.364686 2.456680 -1.255798 -3.636468 0.701040
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.330826 1.868707 -0.524351 1.213367 -0.352978 -1.662200 0.870587 -0.278336 -0.490061 -0.892498 -2.143433 -1.219825 0.602933 -2.793277 -0.045231 -1.482472 1.286916 -1.859555 -2.929504 -1.533268
wb_dma_ch_sel/assign_135_req_p0 -1.526913 1.919457 -0.595419 1.254972 -0.231440 -1.578150 1.052005 -0.339984 -0.441177 -0.983124 -2.095539 -1.299170 0.637956 -2.774712 -0.115363 -1.625154 1.441835 -1.872685 -3.054688 -1.424241
wb_dma_ch_sel/wire_gnt_p0_d -2.022660 0.456030 -2.186190 -3.744080 -3.215868 0.219379 4.261383 1.139588 -2.429739 -0.793858 1.900013 -1.135857 -0.296581 -1.240517 -1.315878 -1.060311 6.067451 0.954642 -0.093575 5.035092
wb_dma_de/assign_20_adr0_cnt_next -0.231649 -1.867216 1.736282 0.433670 -0.471855 1.388134 -0.901784 0.355172 0.530539 -1.628113 -0.514242 -1.215060 2.132905 0.514610 0.344460 -0.096104 -1.663036 -0.233857 -1.293301 0.967638
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.895278 0.457564 -0.575562 -0.586461 -1.431376 1.237995 -1.250003 0.017583 -0.889931 1.200254 -1.354780 1.126084 -1.662030 3.396558 -3.924340 3.504058 2.682558 -0.325287 0.643293 0.086562
wb_dma_ch_sel/assign_153_req_p0 -1.697389 1.946416 -0.515987 1.322264 -0.193592 -1.547588 0.987399 -0.265359 -0.366424 -1.010312 -2.038043 -1.319592 0.759439 -2.835192 0.116322 -1.884011 1.283316 -1.853973 -3.072150 -1.494677
wb_dma_de/assign_82_rd_ack/expr_1 1.464255 3.427919 0.248624 1.444395 0.475386 2.588012 -2.238473 0.002854 -1.775450 -0.432331 -0.850738 3.331717 0.041297 1.506172 0.873642 0.604470 -0.048848 -0.838913 -2.955929 0.421402
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.773803 1.406119 -0.385113 1.134668 -0.076145 0.119432 -2.880994 0.840812 -0.660240 -0.812173 -0.864711 1.462006 0.474465 -0.001709 1.467681 -0.416982 0.406281 -0.930354 -2.213249 -0.464868
wb_dma_de/reg_de_csr_we 0.587288 -0.069563 -0.273004 0.036712 -3.069698 4.717392 -1.533519 1.464233 -6.555737 -0.893139 1.190068 1.309658 4.074806 -0.598723 2.851646 -1.593736 0.467904 1.674827 -4.117467 2.517824
wb_dma/wire_wb0_ack_o 0.043730 0.463786 -1.631325 0.271404 0.646775 -1.495360 -1.205946 0.740172 -3.046539 1.415982 0.164620 0.654896 -1.888265 1.228659 -1.886926 3.172579 0.343834 -0.095823 -0.825555 0.909347
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.261489 -0.270869 -0.934678 -0.518969 -0.812435 1.464394 0.304477 0.702084 -2.347112 -1.012995 0.223724 -0.006753 0.062623 -2.760397 2.753881 -2.529041 1.027904 0.555909 0.103470 -1.036705
wb_dma_ch_pri_enc/wire_pri23_out 1.702815 0.199662 0.552404 -0.808012 0.377538 0.995588 -0.128149 2.225184 -2.154733 -1.158412 0.348023 1.714321 -1.974300 -0.353899 2.314772 -1.634321 -1.148737 -0.139501 1.033475 -0.835540
wb_dma_ch_sel/assign_103_valid 0.922682 0.240931 -0.925794 1.161727 -0.687190 -0.826404 -0.302657 -0.806067 -0.164314 -2.396931 -2.336360 -0.732981 1.147489 -3.222170 0.847357 -3.002540 1.557689 -1.208360 -3.552088 -1.397362
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.068876 -1.128166 -0.808509 0.681517 -0.184498 -3.414629 -2.048811 -1.043132 2.262156 0.519022 -1.399116 -1.229497 0.811815 -0.663597 -1.094302 1.647773 -1.094250 -0.656621 0.375958 -1.892304
wb_dma_rf/wire_ch1_txsz 0.593819 1.082101 1.481985 -1.002308 -1.416781 0.376563 -3.335883 3.212981 -1.747088 1.925919 1.052695 2.055117 -0.518577 1.451913 1.860336 2.144441 -0.795171 0.343752 1.866512 0.382373
wb_dma_de/always_23/block_1/stmt_13 2.230574 2.642539 -1.430486 -0.621822 -2.926469 -4.123879 -3.291659 0.380132 3.157323 1.518243 -1.690369 1.361106 1.837178 -2.915348 2.720487 2.906739 2.666923 0.544762 1.708757 -2.164319
wb_dma_de/always_23/block_1/stmt_14 4.937853 0.005193 1.995777 1.878470 1.954093 1.379267 1.976063 -5.311791 1.382197 -4.618464 -2.078658 2.015997 -1.615468 1.888569 -4.941711 -1.007124 -1.354484 -1.479851 -5.598342 1.754926
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.914985 3.868423 0.339690 0.692561 1.180060 3.657146 0.408894 -1.572299 -2.050894 0.269104 0.328363 2.871388 -1.195377 1.184717 -0.187242 0.649540 -0.558986 -0.282779 -1.027559 1.213966
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.730792 -1.942992 -0.565894 -0.295556 -0.744230 -2.564477 -0.740281 0.903820 0.983212 -0.363881 -0.120865 -1.897554 0.536133 -1.670182 0.654706 -1.057379 0.671595 -0.133869 0.602407 -0.913980
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -2.642747 1.658365 0.302524 0.190828 0.562959 -0.866022 1.393070 0.536097 -0.192729 1.316380 0.204640 -0.722385 -0.432158 0.227769 -0.687112 0.940670 -0.244200 -0.738555 0.450483 -0.276754
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.486903 2.184020 -0.265329 1.505925 0.062116 1.651343 0.427640 -1.732237 -1.090706 -2.070603 -2.218197 1.087381 0.677357 -1.639101 0.222270 -2.145680 0.846768 -1.112550 -4.220150 -0.545373
wb_dma_ch_rf/input_ch_sel 5.179655 -0.955237 -4.277761 -1.356593 -1.990460 -4.917624 -2.773492 -1.118425 -3.598433 0.779039 0.572920 -0.349017 0.377006 -1.390082 -1.783650 1.222483 -1.815001 0.723971 -1.069443 0.560500
wb_dma_ch_sel/always_45/case_1/stmt_2 0.622382 0.821207 0.190369 -0.750169 0.583264 1.094136 2.411634 -1.415124 -0.537387 0.714350 1.120511 -0.032761 -1.298291 -0.107113 -1.093256 0.356514 -0.499776 0.438080 1.771440 0.909860
wb_dma_wb_if/wire_wb_addr_o -4.209280 1.854690 0.426394 -0.385772 0.152496 0.000183 1.005412 0.866931 0.658694 1.223926 1.356646 -0.233771 1.056401 1.668916 -0.583407 -0.030098 0.076420 -0.398598 -0.140892 2.424268
wb_dma_ch_rf/wire_ch_txsz_we 1.481285 6.056894 -0.576973 0.670365 -0.341734 2.490080 0.761574 -2.702096 -1.833416 1.311474 -0.026852 2.381370 -0.107351 -1.743980 0.329352 0.139908 1.985284 -0.014861 -1.749672 0.822472
wb_dma_de/assign_70_de_adr1/expr_1 0.599796 0.771663 0.204281 -0.762542 0.600525 1.171170 2.493076 -1.435676 -0.523802 0.690856 1.137296 -0.047688 -1.347273 -0.067497 -1.084792 0.296057 -0.493964 0.451329 1.764286 0.962489
wb_dma_ch_sel/always_48/case_1 -1.758722 0.666938 -0.961875 -3.874156 -2.306596 0.264806 3.860029 2.509089 -2.220267 -1.235857 1.907755 0.200119 -1.567774 0.362603 -0.933775 -1.008596 4.374248 0.475603 0.567055 5.035059
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.552924 0.579392 -1.214884 -0.928844 -1.954036 -2.520847 -0.544043 1.706488 -0.930038 -0.489807 -0.186720 -0.752878 -0.089695 -5.290739 3.707731 -3.327570 2.345214 0.114251 0.796530 -2.301198
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.303924 -1.934995 1.861135 0.458302 -0.458582 1.527049 -0.929923 0.375139 0.636180 -1.702877 -0.527911 -1.277269 2.313219 0.564555 0.395407 -0.118908 -1.772608 -0.226501 -1.318178 1.021026
wb_dma_wb_mast/wire_wb_addr_o -4.353064 1.952712 0.370885 -0.275666 0.250261 -0.007694 1.081758 0.877959 0.690365 1.248541 1.347274 -0.286901 1.052581 1.627106 -0.577486 -0.055016 0.049011 -0.413239 -0.162850 2.354954
wb_dma_ch_rf/reg_ch_csr_r2 -0.407565 2.004244 0.508392 1.128013 2.526089 2.773916 2.044113 0.200076 -1.138079 -3.377226 -0.418833 2.376168 -1.864993 1.551471 0.377406 -3.343023 0.265706 -1.272143 -3.541217 1.250579
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 1.216252 0.684691 -1.287264 -1.048535 -0.457337 -1.845977 1.880684 0.443657 1.952880 -0.489928 -1.492419 2.129336 -0.875415 0.889060 0.406528 2.356560 2.452171 1.324179 0.278908 -1.419716
wb_dma_ch_sel/assign_101_valid/expr_1 -0.936182 2.012006 2.519244 -0.542263 -2.601642 -0.330537 2.356683 -1.397713 2.801297 0.142004 -2.849069 -2.591782 -0.926397 -2.836984 -2.479091 1.312486 6.001026 -1.248912 -0.900507 1.265762
wb_dma_ch_sel/assign_11_pri3 0.680051 -0.110024 -1.955012 0.438671 1.156461 2.074769 1.002833 -0.888386 -1.202864 -1.274390 0.510906 0.186174 -0.143545 -0.997800 1.393804 -1.845218 0.863390 0.532833 -0.463798 -0.424687
wb_dma_de 1.698152 1.120250 1.400742 -0.743410 -1.835349 -1.724709 -1.052249 -0.027952 -0.457780 -0.406965 -0.332410 -0.615228 -0.569199 -0.286698 -3.095097 3.088974 0.628325 -1.785130 0.239362 3.408490
wb_dma_wb_slv/wire_wb_data_o -0.953259 -0.574712 1.079647 -0.095594 1.115849 -1.786827 -0.674147 -1.798708 3.222579 1.412181 2.349048 -0.152696 -0.741910 3.830063 -4.524899 0.142058 -1.433507 -0.550653 0.077402 4.681263
wb_dma_inc30r/always_1/stmt_1 -0.838764 1.683003 0.685741 -2.760287 -2.013411 1.312819 4.255349 -1.869120 5.571109 0.420607 -0.780179 1.043758 2.189289 0.187121 -0.089136 0.291533 3.390083 2.346437 1.804108 3.695846
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.485283 0.434913 1.364427 -0.308858 1.108886 -0.370831 -0.369599 1.505158 0.101066 -0.225181 0.125277 1.638075 -1.927792 2.142550 -0.197401 0.667834 -2.103635 -0.646957 0.959750 0.057604
wb_dma_ch_sel/assign_127_req_p0 -0.965401 1.585679 -0.918751 1.391482 1.299587 3.195581 2.484311 -1.318322 -1.252699 -3.240152 -0.659739 0.600909 0.181256 -0.781537 0.612699 -4.095966 2.569125 -0.599953 -4.575868 1.184932
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.772177 0.179248 0.476479 -0.846429 0.272464 1.030955 -0.102476 2.229976 -2.261443 -1.206236 0.351579 1.678461 -1.936158 -0.540352 2.475398 -1.734985 -1.043706 -0.058596 1.045480 -0.919959
wb_dma_ch_sel/assign_94_valid -0.403476 5.619206 -0.548570 1.237321 0.686718 -2.776727 -2.062330 1.845771 2.016517 -0.686901 -1.485453 3.468990 -0.962893 -0.704023 1.530066 2.373916 2.206544 -2.841492 1.200760 -1.120196
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.004411 6.364397 0.538779 0.523891 0.859802 2.135929 0.215642 -1.251878 -1.738502 1.021771 0.136204 3.992509 -1.878683 0.300233 0.377846 0.593221 -0.127602 -0.616182 -0.841045 0.707433
wb_dma_ch_pri_enc/wire_pri12_out 1.693582 0.181490 0.478576 -0.792785 0.244835 0.985779 -0.069314 2.147548 -2.133207 -1.158307 0.307606 1.593172 -1.914959 -0.473902 2.258758 -1.706579 -0.968619 -0.125178 0.940885 -0.849593
wb_dma_ch_rf/always_20/if_1/block_1 1.225968 -4.142909 3.427423 -2.416005 -4.117392 -3.398896 -0.707684 0.705406 2.262218 -0.572526 -2.429380 -2.463250 -1.050727 -0.260623 -3.872197 0.750791 2.591692 -0.159237 -1.629549 0.962436
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.006129 -1.404288 -0.921663 -1.271534 -0.730362 1.119769 0.699271 0.870270 -2.892905 0.216521 0.195554 -0.887893 -2.518341 -1.732997 0.589061 -1.473844 2.344307 0.696862 0.415964 -1.492109
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.047851 1.908932 1.506701 0.244452 0.606165 2.143371 1.291757 1.737254 -2.201235 -3.092999 -0.771513 2.117266 -1.563936 -0.193520 1.632884 -4.003237 0.436934 -1.272568 -3.090333 0.693575
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.709841 0.879449 -0.248186 1.055851 0.614985 -0.881018 -1.292995 -1.937230 1.335300 0.729940 -1.379666 0.596070 0.410366 0.809032 -1.595274 2.370851 -1.775525 -0.618263 -0.367139 -1.076264
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 3.438483 -2.091000 -1.555887 -1.168347 -1.976814 0.583035 0.036041 0.853526 -4.633502 -1.288103 -0.259341 0.002448 0.597877 -2.449172 1.202590 -1.313798 -0.445847 0.992540 -0.200335 -0.435017
wb_dma_wb_if/input_slv_din -1.086576 -0.484723 1.182820 -0.188631 0.917852 -1.755685 -0.625007 -1.722040 3.255178 1.334088 2.415621 -0.157775 -0.631147 3.802389 -4.433343 -0.038949 -1.260219 -0.515243 -0.100814 4.872084
wb_dma_ch_sel/assign_94_valid/expr_1 -0.322891 5.482114 -0.490641 1.332710 0.582319 -2.753348 -2.359829 1.658407 2.044963 -0.447764 -1.576174 3.310225 -0.758219 -0.608512 1.180243 2.835578 2.108160 -2.842686 1.249532 -1.074016
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.211402 2.640566 1.903200 1.959673 -0.420500 -1.506232 -1.719118 -0.250958 0.905712 -0.017918 -1.790338 0.206260 2.475824 -1.634055 1.003642 -2.103134 -2.627506 -2.023435 -3.117543 -1.731559
wb_dma_de/always_21 0.066646 -1.471082 -2.435602 -0.573489 -2.106116 0.272012 -2.709041 1.759446 -2.085243 0.456588 1.389257 -1.290910 1.801820 -3.373188 4.100346 -1.299536 2.779270 1.409467 1.092883 -1.118900
wb_dma_de/always_22 2.101609 1.733487 1.393668 0.076708 -1.586834 -1.760316 -1.016197 -0.165520 -0.787226 -1.859892 0.163064 0.281239 0.918671 -0.739506 -2.135704 2.267060 -0.738372 -2.287241 -0.058916 4.172869
wb_dma_de/always_23 2.125920 1.707347 1.300772 0.088019 -1.412771 -1.683941 -0.826420 -0.160426 -0.987122 -1.851672 0.242811 0.307434 0.800869 -0.655262 -2.130934 2.189267 -1.007239 -2.224129 -0.012474 4.082515
wb_dma_ch_pri_enc/wire_pri1_out 1.712231 0.161043 0.480745 -0.799696 0.355612 1.048750 -0.121732 2.245669 -2.197906 -1.227113 0.386242 1.662341 -1.977465 -0.479518 2.421569 -1.777158 -1.097899 -0.129882 1.055180 -0.926613
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.559712 0.442167 1.399127 -0.310459 1.235320 -0.396916 -0.447574 1.547894 0.084978 -0.171943 0.178543 1.719364 -2.049241 2.296582 -0.174246 0.726382 -2.274124 -0.664138 1.042576 0.021540
wb_dma_de/assign_78_mast0_go 0.502983 0.430268 1.414689 -0.327770 1.127136 -0.391647 -0.377542 1.515245 0.103967 -0.197958 0.127495 1.678404 -1.980530 2.230954 -0.218723 0.667374 -2.120820 -0.653770 0.964019 0.127630
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -2.526463 1.658273 0.300534 0.223771 0.536347 -0.875444 1.362330 0.516707 -0.252921 1.343434 0.168598 -0.667400 -0.463586 0.175684 -0.680173 1.064545 -0.219691 -0.736745 0.449905 -0.286185
wb_dma_de/wire_dma_done 3.785851 2.451109 -1.761058 -0.098752 -1.487141 -2.005626 -1.570831 0.757160 -0.070041 -2.009010 -2.352258 3.459206 0.806969 -1.219823 2.006346 0.681035 1.431364 -0.047447 -1.665225 -0.539229
wb_dma_ch_sel/assign_150_req_p0/expr_1 -1.620141 1.955622 -0.621525 1.228765 -0.263969 -1.571948 1.122828 -0.311866 -0.463674 -0.843856 -2.031428 -1.389277 0.636431 -2.826435 -0.082902 -1.596402 1.442491 -1.809341 -2.922586 -1.436487
wb_dma_rf/input_wb_rf_adr -0.141499 3.766104 5.357395 -2.155466 -4.455216 -5.696270 -2.598854 1.080942 1.433770 4.325158 -1.674670 2.133149 0.254015 1.678347 -4.827118 2.893469 -2.864567 -1.544891 -0.406383 2.024605
wb_dma_wb_if 0.264471 0.398764 1.748009 -0.901122 -2.603534 -0.748099 -1.003225 0.868185 -2.762470 2.481255 -0.413298 0.616035 -1.821451 3.259794 -5.419570 6.104871 1.635535 -0.462733 -0.100881 1.897760
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 0.544143 0.000520 -0.209285 0.040485 -3.001266 4.474293 -1.413416 1.375009 -6.274425 -0.898710 1.046014 1.255163 3.876024 -0.528146 2.598100 -1.579804 0.516141 1.483055 -4.160357 2.488390
wb_dma_ch_pri_enc/wire_pri25_out 1.768606 0.201887 0.581183 -0.849196 0.317021 0.960500 -0.123555 2.284696 -2.176442 -1.113439 0.356599 1.692803 -2.033262 -0.374268 2.328349 -1.630229 -1.137958 -0.104537 1.116805 -0.862962
wb_dma_wb_mast/reg_mast_cyc 0.506261 0.410328 1.372484 -0.288523 1.113711 -0.369065 -0.431284 1.487006 0.085205 -0.181949 0.167576 1.659442 -1.944372 2.178900 -0.203353 0.653031 -2.123415 -0.631159 1.004517 0.063645
wb_dma_ch_rf/input_wb_rf_we 1.096217 1.815671 2.346143 -2.757046 -3.376343 -1.181689 2.594150 -0.129986 -0.293074 3.508041 -0.330000 -0.558020 -1.138378 2.003212 -2.145410 4.657593 2.465231 2.983629 -2.484648 2.026811
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 1.251177 -4.005211 3.316235 -2.303900 -3.965753 -3.415287 -0.652961 0.561477 2.317955 -0.590728 -2.419483 -2.376320 -1.131533 -0.175512 -3.942470 0.814328 2.580571 -0.166823 -1.693830 0.956403
wb_dma_ch_rf/always_20 1.094899 -4.264843 3.237092 -2.555877 -4.133044 -3.385521 -0.467859 0.714100 2.162357 -0.619257 -2.353885 -2.695541 -1.148971 -0.377856 -3.919137 0.569512 2.855702 -0.114588 -1.621886 1.126644
wb_dma_de/always_6/if_1 1.763270 6.416998 0.572414 0.485050 0.733028 2.246478 0.206192 -1.226895 -1.708013 1.070745 0.169652 3.844980 -1.698887 0.192174 0.451572 0.656433 0.124748 -0.579299 -0.845088 0.832948
wb_dma_wb_slv/always_4/stmt_1 -3.581709 2.529611 6.879875 0.577637 -5.261187 -2.241349 -3.979705 1.704495 -1.082537 6.154692 -0.894532 -2.778953 1.752563 -1.994010 -3.108504 1.682924 -0.360444 -2.669336 0.850949 0.495237
wb_dma_de/assign_3_ptr_valid 3.808649 -1.214211 -1.261000 -1.849711 -1.297922 1.692267 2.442635 -0.546046 -4.829726 -0.520608 0.903419 -0.031526 -0.720081 -2.388180 0.130336 -0.959569 -0.949801 1.413483 1.625669 0.492370
wb_dma_wb_mast/input_pt_sel -2.428258 1.227064 1.847434 -0.603859 -0.707364 3.620918 -3.654274 3.038191 -1.125726 1.632236 3.678903 2.901272 2.800518 4.726343 2.717306 0.935317 -2.335631 1.286575 0.124986 3.997706
wb_dma_ch_pri_enc/wire_pri15_out 1.740644 0.177036 0.533617 -0.838227 0.319679 0.960230 -0.147805 2.234203 -2.184580 -1.166505 0.350093 1.662334 -1.975083 -0.471573 2.379239 -1.678220 -1.125136 -0.143160 1.055760 -0.914829
wb_dma_wb_slv/input_wb_we_i -6.485481 0.267206 4.897708 1.647053 0.301960 -0.463113 -1.354912 4.116835 0.374295 -1.423039 0.821863 -1.609694 3.849261 1.007188 2.945023 -3.114964 -5.679553 -2.292001 -2.970750 0.452217
wb_dma_de/reg_tsz_cnt_is_0_r 0.315953 3.055900 -2.064422 2.645872 1.388671 3.605582 -0.997288 -2.935585 -0.774926 -0.662911 -0.604133 1.803633 1.785361 0.975409 0.011895 0.201782 1.746449 -0.228662 -4.367111 0.844305
wb_dma_de/reg_dma_abort_r -0.467921 -0.099403 0.911420 -0.180131 -0.252558 -0.452281 0.525284 2.649030 -1.219218 -3.350678 -0.897769 0.280871 -1.199495 -1.688650 1.961341 -4.648449 1.155110 -1.341979 -2.374234 -0.098705
wb_dma_ch_sel/assign_97_valid/expr_1 -2.492181 2.739743 2.751249 1.113200 -3.367859 0.090881 0.825642 -0.758939 4.401555 -0.045747 -4.936376 -2.363192 3.389068 -4.024261 0.574437 0.551519 5.826703 -1.190332 -2.373676 0.152890
wb_dma/wire_mast1_drdy 1.202984 0.894815 2.452575 -1.134348 -0.679076 0.073222 0.354692 2.398696 -1.392907 -1.365072 -1.160532 2.127150 -2.549805 1.314176 -0.600861 -0.334130 0.184172 -0.917586 -1.047899 1.133701
wb_dma_ch_rf/wire_ch_csr_we 0.490439 1.633879 2.297789 -2.114540 -3.616157 -0.707474 0.874421 -0.688020 0.745620 1.493236 0.346788 -1.541064 0.449592 0.609947 -2.879200 1.942539 2.780648 0.635762 -2.417860 5.798607
wb_dma_ch_pri_enc/inst_u9 1.722140 0.217407 0.615908 -0.849743 0.318496 0.911893 -0.160186 2.298176 -2.171501 -1.174474 0.364821 1.733783 -2.040547 -0.364541 2.298543 -1.638181 -1.183962 -0.164221 1.052434 -0.884288
wb_dma_ch_rf/assign_8_ch_csr 1.154634 0.728845 0.785254 -1.000384 -2.069778 -2.521363 -1.275167 -0.432880 0.428412 1.649698 -0.725918 -0.604298 -0.465526 1.907243 -5.230013 3.062745 1.150717 -1.075306 -1.295396 4.709161
wb_dma_ch_rf/wire_this_ptr_set 3.360708 -1.970223 -1.513448 -1.103028 -1.860563 0.608430 0.105060 0.773487 -4.487584 -1.249041 -0.251368 0.071115 0.552771 -2.299508 1.132514 -1.270807 -0.473254 0.967817 -0.206007 -0.378547
wb_dma_ch_pri_enc/inst_u5 1.740061 0.174700 0.573508 -0.888819 0.185219 0.885176 -0.189193 2.220095 -2.124122 -1.000243 0.336734 1.613294 -1.960827 -0.356927 2.172361 -1.449050 -1.086393 -0.077849 1.112856 -0.815686
wb_dma_ch_pri_enc/inst_u4 1.769657 0.159365 0.441729 -0.802660 0.218761 0.990904 -0.124874 2.136672 -2.202347 -1.062768 0.369993 1.610721 -1.859619 -0.530347 2.307995 -1.590302 -1.038155 -0.068627 1.080882 -0.891716
wb_dma_ch_pri_enc/inst_u7 1.713728 0.171300 0.367423 -0.789210 0.356167 1.126893 -0.041805 2.122510 -2.211091 -1.225837 0.372320 1.640855 -1.888126 -0.523613 2.440761 -1.760598 -1.028070 -0.070367 1.007547 -0.903462
wb_dma_ch_pri_enc/inst_u6 1.738839 0.179830 0.486656 -0.783611 0.340771 1.017246 -0.118130 2.189939 -2.189641 -1.122931 0.369983 1.661950 -1.968090 -0.430076 2.321365 -1.619155 -1.071943 -0.094237 1.067528 -0.877168
wb_dma_ch_pri_enc/inst_u1 1.792054 0.164048 0.471264 -0.783592 0.450787 1.033380 -0.139614 2.184541 -2.211263 -1.168906 0.427535 1.730989 -2.031291 -0.335251 2.360063 -1.662917 -1.240728 -0.124659 1.112830 -0.920980
wb_dma_ch_pri_enc/inst_u0 1.733986 0.221636 0.476628 -0.768281 0.330654 1.003462 -0.179225 2.194913 -2.214804 -1.115485 0.329683 1.668479 -1.884582 -0.475912 2.370198 -1.631159 -1.066944 -0.123242 1.043704 -0.924605
wb_dma_ch_pri_enc/inst_u3 1.710170 0.184998 0.493759 -0.808942 0.304775 1.004827 -0.109169 2.189655 -2.148193 -1.147138 0.331688 1.657974 -1.946615 -0.441708 2.317839 -1.657055 -1.042912 -0.105701 1.006518 -0.899458
wb_dma_ch_pri_enc/inst_u2 1.763434 0.179118 0.551603 -0.854611 0.318932 0.963332 -0.140344 2.246099 -2.200293 -1.122311 0.379992 1.680537 -2.005739 -0.414639 2.350556 -1.635391 -1.120749 -0.105402 1.078750 -0.889083
wb_dma/wire_de_start -0.315346 5.490384 -0.585429 1.281508 0.646017 -2.820154 -2.224354 1.732760 2.137616 -0.618683 -1.651075 3.343887 -0.763052 -0.785826 1.477323 2.588331 2.209307 -2.807199 1.280411 -1.225728
wb_dma_ch_sel/assign_130_req_p0/expr_1 -3.205050 4.105172 -0.759004 1.928710 1.878005 2.165784 1.911400 -2.241799 0.621905 -1.026114 -0.580732 1.011117 1.605181 1.738433 -1.579571 -1.428460 0.723591 -1.534457 -4.734551 2.510896
wb_dma_rf/wire_ch_stop -0.343318 -0.085153 0.756313 -0.159649 -0.184151 -0.294277 0.559910 2.586252 -1.300491 -3.356565 -0.880608 0.385255 -1.240094 -1.672648 2.092532 -4.607010 1.210048 -1.308100 -2.292902 -0.136091
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.685750 -0.170848 -1.940725 0.414159 1.095019 2.094876 0.993537 -0.862053 -1.277984 -1.308524 0.542062 0.209342 -0.120926 -1.052562 1.515448 -1.930079 0.875763 0.535960 -0.450650 -0.473455
wb_dma_ch_rf/input_de_adr0 2.862354 -4.731380 2.683843 -1.318681 -2.169103 -3.924879 -1.709116 0.093329 2.351353 -1.300370 -2.280405 -1.478340 -2.504361 1.205121 -4.261314 1.458744 1.553347 -0.197806 -2.093706 -0.110691
wb_dma_ch_rf/input_de_adr1 0.603964 0.751583 0.152781 -0.740697 0.600438 1.209856 2.505952 -1.408004 -0.543444 0.670700 1.159558 -0.031522 -1.301566 -0.135991 -1.084262 0.284310 -0.509804 0.484280 1.804443 0.910573
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.528577 0.451388 1.435856 -0.286309 1.163930 -0.400706 -0.418023 1.547473 0.098349 -0.163692 0.159023 1.711084 -2.012271 2.297068 -0.254650 0.767883 -2.186298 -0.649481 1.006325 0.094698
wb_dma_wb_if/input_wbs_data_i 0.551137 -1.224722 0.236060 -0.659360 -2.899405 -2.066325 -1.699525 1.054677 -3.221698 1.719010 -0.372473 -0.029362 0.545062 1.600024 -3.412644 6.411255 0.596295 -0.023094 -1.593629 0.969562
wb_dma_de/reg_tsz_dec -0.288406 3.186741 -0.248631 2.242018 0.302879 1.685162 -2.054410 -2.099810 0.371725 0.607666 -1.145618 1.626534 2.008668 1.832376 -1.229315 1.988375 0.886619 -0.712933 -3.922930 1.238116
wb_dma_ch_sel/input_ch0_am0 -0.273769 -1.821512 1.711312 0.412716 -0.460487 1.425471 -0.876479 0.360967 0.485908 -1.620110 -0.476161 -1.186767 2.125875 0.528874 0.313499 -0.077771 -1.618340 -0.233781 -1.310920 1.011574
wb_dma_ch_sel/input_ch0_am1 1.011181 0.586020 -1.084306 -0.406855 0.053044 -0.279415 1.534380 -0.361732 2.466931 -1.760692 -0.913607 1.131203 0.308730 -0.679682 1.458844 0.022733 2.009014 0.585720 0.456557 -0.292240
wb_dma_ch_sel/assign_162_req_p1 0.450516 0.501403 1.478772 -0.314886 1.074001 -0.448192 -0.405470 1.477622 0.206137 -0.150433 0.110958 1.683960 -1.970351 2.283054 -0.365085 0.787697 -2.123456 -0.691419 0.907794 0.163349
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.191328 0.688286 -2.900475 0.741022 0.629827 3.586288 -1.229713 -0.695889 -2.073494 0.473201 1.814211 0.883271 1.129209 -0.072145 2.469107 0.125141 1.942160 1.480305 -0.071266 0.303574
wb_dma_rf/wire_ch5_csr 0.282512 0.168689 0.656464 -0.819454 -2.349930 0.879184 -0.240435 0.290064 -0.505567 1.607753 -2.567496 -0.484300 0.205828 1.207900 -2.962200 4.911037 2.788499 0.051561 -0.390603 1.546575
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.520596 0.466704 1.518934 -0.363764 1.123178 -0.422769 -0.395940 1.594203 0.132019 -0.154530 0.139502 1.749853 -2.066290 2.350522 -0.303726 0.751705 -2.242309 -0.701681 0.989503 0.146109
wb_dma_ch_rf/always_2/if_1/if_1/block_1 3.754208 -1.206500 -1.215192 -1.809471 -1.269284 1.561633 2.492638 -0.719107 -4.778412 -0.391395 0.878078 -0.091013 -0.651674 -2.162745 -0.200808 -0.779795 -1.114628 1.382525 1.524059 0.673035
wb_dma_inc30r/wire_out 0.407856 -1.193882 1.410514 -3.505816 -1.912693 1.400177 3.199283 -0.907181 3.865770 -1.253624 -0.425678 -0.184338 -0.352755 2.296227 -2.777535 1.836591 3.362165 1.622521 0.672008 4.839092
wb_dma_de/input_pause_req 4.325320 0.180098 -0.949027 -0.518374 -0.366326 -5.303081 -2.103395 0.790081 -2.898779 -2.019570 -1.340572 1.309646 -2.185286 0.271900 -3.854328 0.560590 -3.096420 -2.787991 -1.542839 1.250339
wb_dma/input_wb0_we_i -6.664181 0.235192 4.924103 1.669320 0.327983 -0.628814 -1.276000 4.162642 0.531934 -1.470083 0.826944 -1.731050 3.869476 0.923106 2.986375 -3.223729 -5.621239 -2.309282 -2.960024 0.442286
wb_dma_de/always_2/if_1/if_1/stmt_1 1.360635 -2.226286 1.090452 -2.760376 -2.258121 -0.253818 1.794363 -0.181478 3.968977 -1.664351 -2.375669 -0.515202 -0.662781 1.572334 -2.463377 3.031267 4.047293 1.220478 -0.188664 2.220135
wb_dma_ch_rf/wire_ch_txsz_dewe -1.608092 3.369314 -1.811322 3.522679 2.005378 2.418184 -2.226706 -2.427219 0.068545 0.213800 0.244989 1.131720 3.370399 -0.001686 2.056023 -1.364595 -0.895214 -0.633261 -3.669310 -0.818674
wb_dma_de/always_22/if_1/stmt_2 2.126108 1.739893 1.289003 0.148028 -1.310909 -1.696536 -0.949358 -0.343872 -0.946480 -1.916212 0.366740 0.318851 0.939146 -0.688350 -2.163268 1.914415 -1.206852 -2.301493 -0.122561 4.081681
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.670092 -0.136889 -1.966362 0.440547 1.147610 2.113186 0.996917 -0.853050 -1.268394 -1.372167 0.565166 0.201576 -0.131705 -1.048930 1.527147 -1.936668 0.894011 0.513433 -0.498249 -0.492466
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.779741 0.182320 0.445937 -0.849165 0.275120 1.009335 -0.129141 2.251733 -2.269855 -1.164687 0.350643 1.646684 -1.943396 -0.540232 2.448226 -1.768346 -1.055054 -0.078239 1.064622 -0.945748
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 1.240343 0.644826 -1.316374 -1.067133 -0.404373 -1.764766 1.981823 0.410365 2.008646 -0.587264 -1.462384 2.121601 -0.829341 0.843862 0.508992 2.230949 2.433574 1.365143 0.333932 -1.387104
wb_dma_ch_sel/assign_149_req_p0/expr_1 -1.675466 1.876475 -0.638450 1.319601 -0.121941 -1.654220 1.053690 -0.331849 -0.385503 -0.963619 -2.025559 -1.378960 0.659735 -2.852096 0.044936 -1.783913 1.327735 -1.893583 -2.982050 -1.581026
wb_dma/wire_de_ack 2.259198 -0.245512 -2.558037 -1.280703 -3.462736 -1.849804 -2.818246 1.805368 -3.784283 0.971029 0.523556 0.092674 1.607563 -3.515346 2.716741 -0.016879 1.750495 1.369615 0.648368 -0.574129
wb_dma_wb_mast/always_1/if_1 0.402677 -1.073711 0.419263 -0.616006 -2.930830 -1.979788 -1.676212 1.080780 -3.147223 1.813547 -0.396267 -0.060129 0.491515 1.663125 -3.493836 6.565218 0.658122 -0.111229 -1.555416 1.080976
wb_dma_wb_if/wire_wb_cyc_o 0.465898 0.416042 1.425559 -0.309214 1.119847 -0.368659 -0.415566 1.497068 0.097596 -0.203659 0.114311 1.661741 -1.916797 2.217368 -0.189771 0.657760 -2.113626 -0.653563 0.939098 0.092665
wb_dma_ch_sel/assign_143_req_p0 -1.620166 1.873712 -0.524050 1.242684 -0.274973 -1.609856 1.075072 -0.241434 -0.435001 -1.001150 -2.050241 -1.372518 0.659807 -2.885613 0.045881 -1.827121 1.325155 -1.883214 -2.957636 -1.484696
wb_dma_wb_mast/wire_mast_err -0.385485 -0.019853 0.783254 -0.166405 -0.165748 -0.197540 0.679498 2.553781 -1.304338 -3.416283 -0.913125 0.379119 -1.224796 -1.723197 2.041050 -4.694956 1.290176 -1.306450 -2.379801 -0.087909
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.682200 -0.122507 -1.906405 0.432651 1.101300 1.994303 0.961318 -0.812933 -1.215600 -1.305248 0.517538 0.181817 -0.140983 -1.041981 1.454178 -1.847121 0.859616 0.520576 -0.450860 -0.445455
wb_dma/wire_slv0_dout -3.144230 3.753407 7.024233 0.726089 -5.610906 -3.069420 -4.111196 0.713429 -0.264559 6.477601 -1.723902 -2.861002 2.305812 -2.277046 -3.828627 2.309496 -0.871206 -3.147973 0.145508 0.469417
wb_dma_ch_sel/reg_am1 1.006674 0.550860 -1.078353 -0.418627 0.045437 -0.275805 1.499935 -0.362534 2.535777 -1.748881 -0.911864 1.185808 0.334262 -0.606713 1.433485 0.086993 1.970621 0.597782 0.537744 -0.305208
wb_dma_ch_sel/input_next_ch 3.674517 2.635653 -1.672483 -0.033952 -1.439267 -2.127678 -1.576239 0.623204 0.138678 -1.891025 -2.398428 3.402060 0.851228 -1.183758 1.860387 0.725128 1.414098 -0.114883 -1.711398 -0.598921
wb_dma_de/always_9 -0.215421 3.134104 -0.319081 2.187876 0.337438 1.740787 -2.008601 -2.106355 0.350040 0.584227 -1.082080 1.690007 1.849804 1.940863 -1.284635 2.047406 0.931063 -0.667641 -3.868960 1.295350
wb_dma_de/always_8 2.040490 2.632141 1.190253 1.192487 1.139257 1.140520 -0.062353 -0.214749 -0.898900 -2.197590 -2.126496 2.737468 -1.277599 0.667917 -0.104996 -1.267169 -1.313793 -1.773125 -3.246636 -0.397900
wb_dma_wb_mast/always_1/if_1/cond 0.464808 -0.932161 0.582285 -0.597070 -3.122028 -1.918637 -1.926275 1.214360 -3.374945 1.996546 -0.459282 0.017209 0.406661 1.790293 -3.616034 7.065400 0.837123 -0.146695 -1.569553 1.117440
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.004844 1.579601 0.626891 0.205979 -0.475372 -1.310183 1.593039 1.256006 1.318480 -0.820192 0.106100 -1.476980 1.639697 0.311558 -0.888226 -2.733612 2.433124 -1.478595 -3.318505 3.038914
wb_dma_rf/always_1/case_1/stmt_12 3.228347 -1.052095 -0.274975 -0.067528 -0.724481 1.898462 -2.304499 -0.853718 -1.962544 1.055866 -1.556825 0.753067 -0.993618 0.646051 -2.758464 3.525588 0.156567 -0.485907 2.351313 -0.158235
wb_dma_rf/always_1/case_1/stmt_13 0.597038 0.073183 -0.579440 -0.769260 -0.397404 -1.446676 0.761237 0.692072 -0.356223 0.987723 -0.621452 1.230915 -1.255748 1.409098 -0.836346 2.329676 0.793907 0.985594 -0.048043 -1.112949
wb_dma_de/always_3 -2.457741 3.130647 -0.506731 -1.495012 0.778054 0.992791 4.833046 -0.833100 2.325729 0.068668 1.558091 0.892938 0.053440 0.808178 -0.067709 0.231352 1.500718 0.666341 2.046948 2.915306
wb_dma_de/always_2 2.117838 -3.242809 2.344209 -2.549871 -3.935305 -3.595388 0.432011 0.396203 4.135724 -1.944226 -3.283050 -1.276068 -0.853228 -0.823202 -2.462271 0.872288 4.326272 0.298121 -1.317855 0.516579
wb_dma_de/always_5 1.577371 2.122164 -0.212102 1.367659 -0.068639 1.703123 0.486144 -1.643429 -1.137670 -2.109292 -2.269899 1.075827 0.590574 -1.539178 0.107657 -1.990663 1.073182 -1.084290 -4.184009 -0.401793
wb_dma_de/always_4 1.962331 2.507578 1.180307 1.115339 1.081445 1.208243 0.029868 -0.213100 -0.975348 -2.156511 -2.070824 2.672558 -1.330898 0.701107 -0.193344 -1.302342 -1.193816 -1.696998 -3.155180 -0.345341
wb_dma_de/always_7 0.497171 3.057891 -2.200696 2.706155 1.485925 3.748735 -1.048862 -3.034725 -0.826395 -0.707575 -0.670754 1.881848 1.714177 0.885577 0.084634 0.213033 1.755075 -0.197186 -4.350869 0.759197
wb_dma_de/always_6 1.772007 6.401301 0.773541 0.408272 0.633308 2.093647 0.160968 -1.011218 -1.768344 1.019156 0.116331 3.871770 -1.776049 0.143209 0.488878 0.451459 0.074854 -0.671823 -0.907722 0.863083
wb_dma_ch_sel/input_ch3_txsz 1.227305 -0.275458 -0.965973 -0.511690 -0.785579 1.423579 0.304898 0.688841 -2.374171 -1.022941 0.225372 -0.042510 0.033939 -2.736992 2.666209 -2.485705 1.028757 0.550927 0.099059 -1.021985
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.738950 0.851194 -0.232458 1.049587 0.601906 -0.924448 -1.278467 -1.958340 1.296100 0.777251 -1.371158 0.599568 0.366441 0.850205 -1.652496 2.447551 -1.759817 -0.615087 -0.317082 -1.033995
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.494449 0.458850 1.465789 -0.341216 1.120447 -0.416234 -0.441349 1.522941 0.169873 -0.155942 0.104805 1.706017 -2.021394 2.327492 -0.350048 0.779592 -2.192641 -0.663350 0.953336 0.115861
wb_dma_ch_rf/always_11/if_1 -0.348084 1.910802 0.439990 1.084805 2.555058 2.873705 2.058462 0.206232 -1.171552 -3.404667 -0.458955 2.386428 -1.904339 1.512991 0.386507 -3.367958 0.382304 -1.198094 -3.539996 1.241388
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.441140 1.858827 -0.583930 1.290689 -0.262120 -1.622813 0.868606 -0.389427 -0.428177 -0.894956 -2.109276 -1.293530 0.668227 -2.761269 -0.057192 -1.504339 1.289362 -1.818100 -2.926869 -1.493680
wb_dma_ch_sel/always_45/case_1/cond -2.066166 2.425955 0.514077 -0.524606 1.138789 0.191719 3.794233 -0.805454 -0.725782 1.965412 1.270565 -0.744468 -1.678077 0.052689 -1.702948 1.283114 -0.712489 -0.321519 2.140570 0.564654
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -2.691397 1.751916 0.283665 0.240128 0.575805 -0.867599 1.437836 0.520043 -0.197930 1.352512 0.198234 -0.710960 -0.402939 0.146811 -0.632962 0.949694 -0.195566 -0.754005 0.445815 -0.269261
wb_dma_de/assign_68_de_txsz 0.401164 5.627265 -1.752544 2.357306 0.861946 2.177243 -1.158624 -2.772936 -0.443462 0.351962 -0.916774 2.815688 1.136639 0.118528 0.250217 0.532850 2.435676 -0.467223 -4.178368 0.602920
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.089056 1.532742 -2.097635 -0.613026 -2.326483 -1.015472 -2.715338 1.709483 -1.589899 1.314822 1.078174 0.017204 1.156151 -3.970781 4.343487 -1.183489 3.345982 0.999943 0.996558 -1.290008
wb_dma_ch_rf/always_20/if_1 1.207011 -4.167386 3.378855 -2.413401 -4.027624 -3.296798 -0.507117 0.620275 2.279241 -0.741454 -2.373723 -2.438498 -1.079795 -0.262585 -3.756861 0.474103 2.665591 -0.119834 -1.732480 1.019232
wb_dma/input_wb0s_data_i 0.669362 -1.242893 0.305753 -0.645904 -3.025620 -1.912828 -1.815608 1.085010 -3.337256 1.732704 -0.395132 -0.004349 0.605642 1.590613 -3.362233 6.503750 0.635879 -0.018627 -1.587618 1.053542
wb_dma_de/reg_dma_done_d 2.654352 2.047516 -0.737882 0.389425 -1.525772 -2.009547 -3.059411 1.067063 -2.323081 -0.377254 -1.578281 2.227752 0.529091 -0.784411 0.581593 0.446741 -0.256075 -0.745438 -2.324690 -0.332031
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.719336 -1.829979 -0.595136 -0.273681 -0.715345 -2.432978 -0.702788 0.893216 0.983950 -0.388343 -0.127099 -1.795708 0.496611 -1.620312 0.660764 -1.006588 0.613348 -0.151606 0.566088 -0.896358
wb_dma_wb_slv/assign_1_rf_sel -4.203196 1.120674 -1.488540 2.121929 2.396742 -5.912296 -0.420843 0.776593 -1.936695 1.976045 0.527507 -1.346190 -1.735032 0.659809 -2.836849 0.300586 -2.047400 -2.041521 -2.183552 -0.899068
wb_dma_de/always_4/if_1/if_1/cond 1.975562 2.491200 1.176291 1.159511 1.139524 1.222178 -0.025731 -0.216259 -0.873751 -2.112744 -2.088593 2.684853 -1.308852 0.719527 -0.206371 -1.166368 -1.277715 -1.698924 -3.139816 -0.394660
wb_dma_ch_sel/assign_376_gnt_p1 0.523108 0.411084 1.366931 -0.292277 1.170708 -0.370580 -0.439318 1.540764 0.116619 -0.190589 0.143162 1.682895 -1.996388 2.229854 -0.184211 0.717275 -2.135226 -0.614440 1.023377 0.066183
wb_dma_de/wire_wr_ack 1.517132 3.256623 0.199879 1.404273 0.609318 2.572789 -2.181726 0.045580 -1.751072 -0.502131 -0.765452 3.279217 -0.067536 1.512789 0.965342 0.484530 -0.186831 -0.781082 -2.732177 0.336768
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.165142 0.681907 -2.880723 0.719264 0.574160 3.430799 -1.258611 -0.673509 -1.994837 0.526856 1.795771 0.805685 1.137638 -0.045974 2.379563 0.144951 1.991540 1.461845 -0.080576 0.321447
wb_dma_ch_arb/always_1 -1.769101 0.513574 -1.131835 -3.937576 -2.162000 0.369156 4.234271 2.368164 -2.245106 -1.291227 2.016180 0.045117 -1.678512 0.215200 -0.866673 -1.254135 4.396175 0.574344 0.693638 4.911237
wb_dma_ch_arb/always_2 -1.796603 0.628927 -0.929042 -3.959313 -2.271681 0.260414 4.042741 2.565286 -2.329852 -1.193112 1.953683 0.178463 -1.677379 0.436180 -1.043479 -1.015875 4.212570 0.466507 0.634930 5.073251
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.200741 -0.197350 0.292109 0.716774 -0.540896 -1.278318 0.676747 0.458794 0.839137 -2.292788 -1.268209 -1.309291 0.853081 -1.459719 -0.064366 -3.255127 2.360445 -1.250319 -3.551640 0.713521
wb_dma_de/always_19 0.652588 -1.405352 -2.567181 -1.914980 -0.440382 -2.986209 0.246741 0.909468 2.793886 -3.352521 1.417273 0.567518 -0.545241 0.504003 0.279387 -0.900203 3.266946 0.314840 0.566024 2.734726
wb_dma_de/always_18 -3.610780 2.201717 -0.145902 2.102701 0.828333 1.443706 0.407681 0.843782 -2.365093 2.194599 -0.543429 -2.993522 -0.762013 -1.566102 -0.255392 2.923679 2.509465 -1.893171 1.197536 -0.877579
wb_dma_de/always_15 1.011066 2.977414 -1.174706 1.766545 -0.498265 3.020509 -1.773290 -1.515245 -1.821015 -0.259132 -0.977051 1.710589 1.911419 -0.612915 1.064826 -0.076501 1.895454 -0.187299 -3.809601 0.293013
wb_dma_de/always_14 -0.462436 -0.021406 0.883865 -0.151996 -0.154664 -0.284552 0.555497 2.614275 -1.220394 -3.286111 -0.808207 0.360323 -1.106431 -1.701504 2.165285 -4.746681 1.047212 -1.314990 -2.283980 -0.215968
wb_dma_de/always_11 -2.595812 1.708318 0.290803 0.231901 0.515726 -0.888385 1.385017 0.522070 -0.233630 1.319268 0.196054 -0.649734 -0.401027 0.197926 -0.705936 1.045936 -0.213292 -0.765764 0.426544 -0.274815
wb_dma_de/always_13 3.718232 2.570562 -1.662543 -0.095041 -1.459669 -2.085856 -1.411178 0.685167 -0.010960 -1.924174 -2.421664 3.432792 0.746514 -1.164718 1.813314 0.711203 1.427868 -0.106242 -1.714262 -0.463907
wb_dma_de/always_12 2.038930 2.587405 1.195116 1.136689 1.150521 1.155643 -0.038836 -0.210155 -0.875305 -2.108091 -2.118638 2.723382 -1.326660 0.729275 -0.219438 -1.182307 -1.376768 -1.771491 -3.143397 -0.391978
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.717927 1.906008 3.466755 1.073900 -0.940919 -6.981087 -1.906112 2.207125 0.676265 0.998787 -2.132440 0.017149 0.009627 -1.469470 0.641182 -2.911114 -5.072201 -2.327077 -2.666046 -4.174393
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.585401 1.919375 -0.662672 1.344009 -0.230209 -1.821540 0.900073 -0.381680 -0.337130 -0.872674 -2.145419 -1.433379 0.755869 -2.954298 -0.057601 -1.627190 1.310586 -1.904256 -2.979891 -1.663757
wb_dma_ch_pri_enc/wire_pri13_out 1.804312 0.209695 0.534973 -0.882637 0.311168 0.988589 -0.158544 2.271633 -2.283600 -1.148987 0.379827 1.744801 -2.000160 -0.426838 2.375717 -1.709405 -1.152931 -0.086586 1.115770 -0.930776
wb_dma_de/reg_read_r 0.920775 2.903279 -1.164320 1.734092 -0.530407 3.059682 -1.684972 -1.409414 -1.959377 -0.397933 -0.922507 1.582163 1.957726 -0.868262 1.388721 -0.475515 1.967549 -0.177637 -3.838179 0.223969
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.740400 0.540407 -1.858375 -0.270364 -1.331022 2.880816 -1.879152 0.878804 -3.158642 0.792745 1.528358 0.646748 1.243156 -1.716319 3.529581 -0.425683 2.176391 1.525215 0.464227 -0.180827
wb_dma/assign_9_slv0_pt_in -0.141517 0.393237 -1.668661 0.288273 0.646086 -1.681232 -1.198813 0.718387 -2.912955 1.559964 0.131147 0.500583 -1.938333 1.333010 -2.093201 3.332959 0.422838 -0.116151 -0.828530 0.980702
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.151979 1.453202 -2.021768 -0.682033 -2.452352 -1.121022 -2.706023 1.832179 -1.652785 1.290909 1.016380 -0.001761 1.077606 -4.045776 4.310414 -1.139476 3.330652 1.012820 1.051035 -1.290046
wb_dma_ch_rf/always_17/if_1/block_1 1.859087 6.442685 0.750163 0.442153 0.768548 2.133087 0.280501 -1.262904 -1.677121 1.124895 0.134388 3.959038 -1.842307 0.393997 0.167770 0.755285 -0.098141 -0.597144 -0.848486 0.898203
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.879906 0.559137 0.479115 -1.195751 -0.830250 -0.644220 -1.020697 0.841628 0.613334 -2.140073 -0.463870 -0.537780 -1.872739 -0.278154 -3.181595 2.787184 3.296875 -2.632660 1.880701 5.082415
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.422648 2.162215 -0.117766 1.364409 -0.161367 1.518248 0.357409 -1.561208 -1.099340 -1.958357 -2.204047 1.055722 0.686226 -1.579244 0.140896 -1.978927 0.902665 -1.138834 -4.156074 -0.369322
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.300447 -1.822008 1.768791 0.479705 -0.419934 1.539526 -0.947551 0.407225 0.463113 -1.700697 -0.484130 -1.198691 2.210509 0.583341 0.421589 -0.067842 -1.749341 -0.243301 -1.386184 1.030800
wb_dma_ch_pri_enc/wire_pri2_out 1.742840 0.183422 0.486745 -0.821418 0.323862 0.969742 -0.161818 2.202536 -2.164602 -1.069332 0.387977 1.666351 -1.977049 -0.373092 2.300941 -1.567937 -1.168543 -0.073020 1.122199 -0.892244
wb_dma_de/always_11/stmt_1 -2.573148 1.699926 0.330057 0.180501 0.541708 -0.851786 1.366808 0.489186 -0.194284 1.377510 0.235860 -0.672068 -0.429484 0.275649 -0.689630 1.127587 -0.211327 -0.725206 0.499465 -0.214128
wb_dma_ch_rf/wire_ch_adr1_we -1.817157 2.345262 0.492168 -0.564169 1.088183 0.372752 3.780146 -0.912161 -0.765249 1.917598 1.310308 -0.697433 -1.695870 0.066433 -1.681622 1.289116 -0.750169 -0.232669 2.195382 0.637672
wb_dma_ch_sel_checker/input_ch_sel 0.617485 -0.166244 0.969710 -0.964691 -1.971207 -0.612763 -0.704020 1.609491 -1.163675 0.295244 -0.311401 -0.182845 0.118741 -1.717772 1.227012 -0.568651 0.219696 0.067486 0.573152 -0.548029
wb_dma_ch_sel/input_ch1_adr1 0.593000 0.706040 0.202586 -0.747860 0.576963 1.116561 2.425707 -1.390435 -0.442101 0.690692 1.101349 -0.082583 -1.294894 -0.074089 -1.123305 0.348003 -0.526941 0.442068 1.776265 0.912627
wb_dma/wire_slv0_pt_in 0.014848 0.556094 -1.485882 0.223294 0.459664 -1.493101 -1.254540 0.778369 -2.978365 1.554464 0.160878 0.678002 -1.844375 1.341368 -2.001029 3.316417 0.443702 -0.102636 -0.830783 1.077301
wb_dma_rf/always_2/if_1/if_1/cond 3.656448 -0.633079 0.699469 0.171686 -1.220195 -4.684509 -0.064746 0.816606 -3.196221 -1.263685 -2.766219 0.643447 -1.113802 -0.911414 -1.569967 -2.005976 -3.465743 -0.975466 -3.847420 -2.465198
wb_dma_pri_enc_sub/reg_pri_out_d 1.667809 0.210830 0.567617 -0.865510 0.224301 0.872671 -0.101607 2.185347 -2.082986 -1.122033 0.312561 1.583571 -1.932485 -0.410540 2.213706 -1.608423 -1.046930 -0.116585 1.028985 -0.800084
wb_dma_ch_pri_enc/always_4/case_1 1.730935 0.165264 0.491689 -0.816268 0.308152 1.016151 -0.106363 2.155717 -2.190004 -1.160693 0.365297 1.645427 -1.910666 -0.487261 2.368599 -1.705513 -1.064136 -0.078326 1.008656 -0.900832
wb_dma_ch_pri_enc/wire_pri29_out 1.757665 0.217990 0.535088 -0.822856 0.330193 0.970867 -0.157866 2.215014 -2.167028 -1.108917 0.369235 1.694560 -1.985503 -0.357689 2.273154 -1.574197 -1.122639 -0.138594 1.066225 -0.836905
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.818798 0.522197 -1.800045 -0.255497 -1.334171 2.832593 -1.901386 0.862308 -3.171398 0.847400 1.465167 0.669938 1.195649 -1.673896 3.451747 -0.316493 2.074635 1.506340 0.496284 -0.158131
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.950839 6.386987 0.707635 0.571933 0.647386 2.136925 0.117479 -1.286714 -1.615860 0.995542 -0.076724 3.891377 -1.729021 0.232457 0.245411 0.714516 0.117052 -0.689398 -1.025076 0.793913
wb_dma_de/wire_read_hold 0.491499 0.441281 1.492187 -0.336056 1.118709 -0.428274 -0.399883 1.562158 0.152198 -0.210236 0.149410 1.694141 -1.992830 2.296719 -0.259627 0.667840 -2.186494 -0.690488 0.964240 0.110239
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.908931 2.419673 0.495351 -0.513656 1.108616 0.276822 3.812931 -0.948514 -0.768174 2.032619 1.341362 -0.748400 -1.712645 0.078733 -1.760113 1.370167 -0.752313 -0.291018 2.225727 0.569846
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.641275 -0.131621 -1.939102 0.431506 1.133729 2.041330 0.970698 -0.882644 -1.206524 -1.301590 0.548586 0.188237 -0.147544 -1.020684 1.484525 -1.885918 0.860711 0.535075 -0.456338 -0.475126
wb_dma_ch_rf/wire_sw_pointer 1.561134 3.307158 -2.060987 -0.582007 -1.046957 -3.837094 0.697882 1.621850 -0.208596 0.204567 -2.412987 3.424450 -0.537602 0.405957 0.688425 3.584646 1.664074 0.448909 -0.879923 -1.985175
wb_dma/wire_slv0_din 3.769942 -0.182497 5.091905 0.591356 -1.959538 -3.939900 -3.872222 -2.134186 1.487587 3.109384 -1.455955 2.333993 -2.574049 3.163342 -8.699015 2.341633 -1.575915 -2.342931 0.111944 2.655463
wb_dma_ch_rf/input_dma_err -0.620859 -0.114377 0.858082 -0.152580 -0.290788 -0.514718 0.492010 2.695195 -1.140795 -3.407192 -0.908323 0.195631 -1.034493 -1.957088 2.203486 -4.900146 1.219748 -1.354630 -2.407295 -0.198132
wb_dma_ch_sel/assign_158_req_p1 0.483247 0.456358 1.382929 -0.303433 1.131071 -0.434255 -0.419324 1.474588 0.133239 -0.147580 0.142728 1.656896 -1.941186 2.231234 -0.249802 0.740352 -2.152961 -0.657147 0.974027 0.101163
wb_dma_ch_rf/assign_17_ch_am1_we 1.404842 0.546243 -1.541664 -1.130674 -0.384833 -1.695897 2.087915 0.373991 1.931353 -0.537616 -1.457238 2.178727 -0.931215 0.880605 0.512351 2.456772 2.617526 1.538548 0.516940 -1.447516
wb_dma_ch_rf/assign_7_pointer_s 0.360883 -0.602674 0.493020 -0.779607 -0.803448 0.158768 0.409132 0.108694 -1.144207 2.239895 -0.582576 -0.934098 -0.914757 1.346874 -1.670839 2.864092 0.879954 1.210256 0.040519 0.069795
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.696630 0.173962 0.561347 -0.824324 0.231582 0.972937 -0.154134 2.239881 -2.191719 -1.140611 0.320271 1.660507 -1.918713 -0.438294 2.293373 -1.642832 -1.075249 -0.096209 1.018932 -0.873944
wb_dma_pri_enc_sub/input_valid 0.502567 0.485952 1.459293 -0.320535 1.198019 -0.367356 -0.438940 1.587731 0.084617 -0.223100 0.132195 1.746453 -2.022159 2.303449 -0.170859 0.623102 -2.220200 -0.686869 1.004740 0.072244
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.543442 0.431197 1.449654 -0.321628 1.191715 -0.392609 -0.441522 1.559782 0.094464 -0.182119 0.178085 1.762731 -2.064340 2.295767 -0.218372 0.726394 -2.260911 -0.641046 1.038054 0.070509
wb_dma_ch_rf/input_dma_rest 2.161659 -1.764752 -0.592122 -0.625215 -1.186512 -0.769878 -0.198470 0.128752 -2.263376 -0.303456 -0.526487 0.050815 0.599209 0.308252 -1.422446 1.087870 -1.465218 0.425701 -0.381866 0.606946
wb_dma_ch_sel/input_de_ack 2.129282 -0.349563 -2.614578 -1.193074 -3.301975 -1.793478 -2.705091 1.715925 -3.629560 0.921118 0.575299 0.001454 1.657842 -3.533947 2.743570 -0.201480 1.742562 1.392066 0.622558 -0.610239
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.164997 1.650355 0.616115 0.303588 -0.363748 -1.185084 1.564501 1.238430 1.389027 -0.835331 0.161288 -1.427757 1.765521 0.350716 -0.723278 -2.857222 2.307051 -1.517919 -3.336582 3.084192
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.825513 1.571512 -1.025238 1.418354 1.352249 3.355294 2.538011 -1.366237 -1.370723 -3.337188 -0.629814 0.723881 0.122064 -0.820918 0.645664 -4.173501 2.699981 -0.586142 -4.644014 1.209495
wb_dma_ch_sel/reg_valid_sel -0.205216 5.580636 -0.513256 1.326069 0.629861 -2.949802 -2.326162 1.582775 2.182339 -0.374499 -1.632830 3.409987 -0.812562 -0.626369 1.238331 2.809017 1.935862 -2.836977 1.321429 -1.203264
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.945617 2.576042 1.219318 1.035027 0.961794 1.331366 0.071421 -0.116038 -1.061388 -2.166766 -2.097416 2.654629 -1.298093 0.677348 -0.134261 -1.270985 -1.018533 -1.713954 -3.254639 -0.194487
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.156978 3.668912 0.259318 0.650746 1.221001 3.462779 0.333116 -1.514459 -1.985378 0.196980 0.273797 2.971746 -1.302943 1.210307 -0.213898 0.776649 -0.667407 -0.252198 -0.882412 1.009490
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.325098 -0.536437 0.488401 -0.742815 -0.811887 0.134327 0.338086 0.128466 -1.110371 2.173725 -0.592170 -0.924037 -0.870486 1.413428 -1.715489 2.877317 0.865490 1.161496 -0.077248 0.111758
wb_dma_wb_mast/always_4/stmt_1 0.510412 0.439485 1.403525 -0.281528 1.182657 -0.353873 -0.392065 1.566499 0.083933 -0.264151 0.154537 1.682711 -1.972032 2.210263 -0.113446 0.551302 -2.167156 -0.625196 0.969328 0.072186
wb_dma_ch_sel/assign_375_gnt_p0 -1.651793 0.090347 -2.394109 -3.950394 -3.384901 0.343835 4.308602 1.103913 -2.655300 -0.845537 1.943455 -1.175970 -0.377533 -1.288418 -1.375772 -0.938205 6.301447 1.204046 0.032426 5.084281
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.541534 0.443875 1.506282 -0.322239 1.204401 -0.431991 -0.415016 1.581824 0.115692 -0.203339 0.151479 1.760550 -2.081815 2.349442 -0.230599 0.760619 -2.291441 -0.673867 1.027508 0.096594
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.107368 1.565784 0.615104 0.241524 -0.411350 -1.164972 1.651438 1.182991 1.410848 -0.857550 0.122242 -1.517685 1.695049 0.375517 -0.864662 -2.794073 2.366407 -1.447070 -3.323971 3.072121
wb_dma/inst_u2 1.775026 1.265320 1.314241 -0.846463 -1.939408 -1.854949 -1.098427 -0.028262 -0.505764 -0.196429 -0.354996 -0.445957 -0.684700 -0.234514 -3.153862 3.146902 0.885308 -1.693548 0.329164 3.404654
wb_dma/inst_u1 1.439445 0.709670 -0.174122 -0.890256 -1.533270 -1.934582 -1.260097 0.087075 -0.796605 0.415483 -1.625775 -0.285750 -0.677709 1.121861 -4.507533 4.325727 0.870961 -1.605212 -0.251895 3.015637
wb_dma/inst_u0 1.575851 1.209548 1.505580 -1.574174 -2.675759 -1.605365 -0.800647 -0.329336 -1.138312 3.586769 -1.881794 -0.083816 -1.434557 2.271508 -5.783859 5.295347 1.151439 -0.252451 -0.350099 2.485265
wb_dma/inst_u4 -2.359602 0.940495 -0.796969 -0.398502 -1.001619 0.555883 -2.013480 2.765920 -3.467094 1.733620 -0.192871 1.435982 -1.745106 4.480933 -2.892435 3.162083 2.258929 -0.474021 -1.173444 0.912633
wb_dma_ch_rf/assign_2_ch_adr1 -1.272601 4.574777 0.614939 -0.964959 0.607158 -0.230342 4.052460 -0.798270 -2.133143 3.602505 0.975646 0.444362 -3.018608 0.031972 -1.798342 3.657183 -0.382882 0.268515 2.068488 -1.073053
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.937658 -1.443551 -0.858438 -1.290516 -0.756727 1.069786 0.685024 0.925734 -2.884446 0.241339 0.153435 -0.946726 -2.559988 -1.718666 0.526976 -1.472804 2.372764 0.684628 0.393980 -1.515966
wb_dma_de/wire_de_csr 2.988748 -1.252307 -2.385274 -0.916341 -2.492701 2.010741 -2.056915 0.988075 -5.320861 0.464728 0.929911 0.632776 1.750871 -1.415146 1.991735 0.632358 0.666681 1.880315 0.093759 0.435350
wb_dma_ch_sel/always_40/case_1/stmt_1 1.834657 0.508294 -0.676311 -1.292602 -0.210927 2.424132 2.683406 -0.711934 -2.775698 -0.180275 1.353293 -0.066011 -1.324994 -2.708827 1.416299 -1.937780 0.501951 0.999113 1.938241 -0.024909
wb_dma_ch_sel/always_40/case_1/stmt_2 1.278445 -0.284181 -0.971497 -0.536650 -0.821738 1.437798 0.268365 0.747382 -2.408222 -1.015583 0.233561 0.008656 0.015937 -2.814823 2.736557 -2.511620 1.037955 0.581073 0.104087 -1.043740
wb_dma_ch_sel/always_40/case_1/stmt_3 0.660565 -0.118115 0.993581 -0.969800 -1.930584 -0.594576 -0.695095 1.560596 -1.163598 0.325880 -0.316008 -0.164622 0.147975 -1.692016 1.212746 -0.515872 0.215745 0.069749 0.587074 -0.549010
wb_dma_ch_sel/always_40/case_1/stmt_4 3.453281 -2.092979 -1.561165 -1.137570 -1.909286 0.593754 0.101604 0.819530 -4.593387 -1.320084 -0.259209 0.038603 0.548770 -2.363107 1.126924 -1.354369 -0.438735 0.996129 -0.232701 -0.341923
wb_dma_pri_enc_sub 1.770254 0.158299 0.496912 -0.851495 0.176149 0.956268 -0.132086 2.103700 -2.187369 -1.068903 0.314588 1.554480 -1.888932 -0.456837 2.201038 -1.535898 -0.956460 -0.072712 1.026616 -0.804977
wb_dma_ch_rf/reg_ch_am1_r 1.334484 0.502602 -1.451554 -1.051564 -0.375038 -1.574747 1.952742 0.374807 1.898873 -0.631646 -1.413746 2.106286 -0.886498 0.863931 0.434490 2.347157 2.483519 1.440027 0.406993 -1.281809
wb_dma_de/assign_72_dma_err -0.280351 -0.051460 0.831501 -0.222497 -0.167910 -0.330804 0.607272 2.542422 -1.249701 -3.293961 -0.885849 0.440554 -1.302530 -1.532709 1.888609 -4.444834 1.183306 -1.253729 -2.300840 -0.058956
wb_dma_de/reg_ptr_adr_low -1.315884 0.570809 -0.331421 1.942045 0.357501 2.185196 -0.983265 0.289769 -1.927744 1.079339 -0.666263 -2.460706 -0.303788 -1.751606 0.389456 1.968111 2.673955 -1.154634 0.852640 -0.715444
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.978236 -1.289496 -0.850406 -1.206126 -0.736220 1.037128 0.566140 0.848311 -2.765618 0.253070 0.136043 -0.792438 -2.348512 -1.638076 0.483952 -1.409749 2.219652 0.613550 0.267439 -1.443249
wb_dma_de/reg_state 2.108380 1.908592 1.303831 0.123244 -1.310646 -1.677215 -0.892757 -0.256817 -0.789117 -2.047550 0.325169 0.392542 0.673303 -0.608551 -2.218589 1.988157 -0.802706 -2.396376 -0.134593 4.302247
wb_dma_ch_rf/always_26/if_1 1.355214 3.270116 -1.924783 -0.613409 -0.970780 -3.773491 0.742295 1.756060 -0.294788 0.092963 -2.238726 3.281955 -0.519453 0.234492 0.935653 3.207227 1.535788 0.385456 -0.749705 -1.973317
wb_dma_de/always_23/block_1/case_1/block_5/if_1 6.960567 -0.797675 2.718816 0.096128 -1.103246 1.970480 -0.696524 -1.497299 -0.758163 -4.166206 -1.016332 4.480666 0.972198 2.733315 -0.994392 1.420864 -3.053290 0.584842 -3.602038 2.280981
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.167045 1.298740 -2.057130 -0.704185 -2.395369 -1.151040 -2.722628 1.837075 -1.631098 1.247200 1.039697 -0.080912 1.067681 -4.194081 4.451051 -1.327232 3.299353 1.013765 1.126249 -1.470499
wb_dma_ch_sel/assign_113_valid 0.924068 0.248013 -0.811341 1.059835 -0.857081 -0.835652 -0.355680 -0.736380 -0.188061 -2.288473 -2.339851 -0.701780 1.063634 -3.108272 0.664225 -2.762135 1.655909 -1.201004 -3.473043 -1.239889
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.714184 -1.894968 -0.577799 -0.287479 -0.723683 -2.515218 -0.750020 0.883397 1.029009 -0.362165 -0.127995 -1.819678 0.521208 -1.617754 0.646657 -0.981332 0.633347 -0.166217 0.606856 -0.900158
wb_dma_inc30r/always_1 -0.929910 1.751518 0.791717 -2.718034 -2.104727 1.385022 4.215720 -1.850357 5.632479 0.491112 -0.922406 1.050210 2.352216 0.222363 -0.120476 0.454717 3.384226 2.320726 1.726821 3.703328
wb_dma_de/always_23/block_1/case_1/cond 2.260048 1.929299 1.439405 0.094386 -1.513498 -1.939683 -0.869814 -0.271533 -0.837085 -1.932369 -0.055492 0.383934 0.794732 -0.593511 -2.463988 2.353674 -0.980863 -2.403905 -0.311960 4.137294
wb_dma_ch_sel/assign_128_req_p0/expr_1 -3.417907 4.199454 -0.858022 1.990807 1.992166 2.214665 2.098101 -2.275501 0.599856 -0.921369 -0.512821 0.936465 1.549851 1.725049 -1.589182 -1.343471 0.778749 -1.517577 -4.661935 2.517203
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.494047 2.222209 -0.183022 1.405422 -0.089186 1.539747 0.365287 -1.643973 -1.101507 -2.007463 -2.253245 1.090710 0.662755 -1.489127 0.065748 -1.927026 0.883503 -1.166609 -4.233999 -0.373769
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.247566 -0.232293 -0.891765 -0.497777 -0.836420 1.365177 0.282470 0.727593 -2.358409 -1.003894 0.215217 -0.014837 0.002157 -2.695476 2.626280 -2.380405 1.030805 0.549841 0.080659 -1.011548
wb_dma_de/always_9/stmt_1/expr_1/expr_1 3.315604 1.205363 -1.532949 0.340152 -0.523333 1.796295 -2.322266 -2.256146 -0.433105 1.729113 -0.885252 1.968760 -0.103667 2.742088 -2.694087 6.051786 1.982008 0.828021 -0.511807 1.371274
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -4.305098 0.670958 -0.043350 -1.789041 -0.491917 0.963012 4.482229 0.723085 -1.887359 0.279158 1.553862 -2.356421 -2.000681 -1.312685 -1.252093 -3.666947 3.730804 -0.193324 -0.764882 2.288195
wb_dma_ch_sel/assign_148_req_p0 -1.602156 1.795976 -0.622286 1.282364 -0.236290 -1.597568 1.065550 -0.242036 -0.445435 -1.056914 -2.055990 -1.386935 0.669917 -2.927483 0.114331 -1.841289 1.436525 -1.844736 -2.981895 -1.550511
wb_dma_ch_sel/assign_155_req_p0 -1.429647 1.738292 -0.518032 1.098123 -0.345633 -1.568658 1.096736 -0.277204 -0.492984 -0.898586 -2.030508 -1.340120 0.553126 -2.744171 -0.136918 -1.541224 1.403679 -1.782391 -2.826937 -1.401688
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.249293 -0.236802 -0.874842 -0.513763 -0.841185 1.338382 0.245762 0.733864 -2.327463 -0.977642 0.206661 -0.034188 -0.001944 -2.717762 2.595461 -2.346577 1.082243 0.529233 0.108436 -0.969137
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.683840 0.169627 0.438388 -0.778632 0.313318 1.074525 -0.114398 2.222265 -2.219398 -1.252018 0.357036 1.633745 -1.878415 -0.589245 2.490125 -1.834908 -1.010077 -0.079224 0.993390 -0.934662
wb_dma_ch_sel/always_8/stmt_1/expr_1 3.231898 -1.872493 -1.463490 -1.093592 -1.941393 0.624563 0.052037 0.816093 -4.436553 -1.234509 -0.282874 0.077252 0.547186 -2.299054 1.097711 -1.227187 -0.260700 0.925774 -0.321577 -0.309763
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.491280 -0.528944 -0.569797 -1.938977 -0.162033 1.991637 2.848129 -0.516369 -3.202093 1.089096 1.169843 -0.902622 -3.717785 -1.596525 -0.808223 -0.870090 1.800305 0.981620 1.940735 -0.497829
wb_dma_rf/input_dma_done_all 0.944073 2.889318 -1.097612 1.788876 -0.451402 2.899466 -1.740661 -1.471894 -1.748655 -0.338781 -1.006659 1.618060 1.934632 -0.718257 1.157558 -0.294157 1.866550 -0.217891 -3.832753 0.213901
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.353321 -0.508190 0.499351 -0.770039 -0.820678 0.070336 0.394978 0.133163 -1.123648 2.207510 -0.561436 -0.910721 -0.891154 1.385948 -1.678478 2.844249 0.885741 1.158713 -0.068383 0.134318
wb_dma_de/assign_66_dma_done 3.673270 2.603136 -1.484432 -0.075913 -1.518885 -2.447222 -1.535982 0.587219 0.499110 -1.866031 -2.591167 3.402092 0.789815 -0.967435 1.482143 0.991755 1.442839 -0.204467 -1.783314 -0.417443
wb_dma/wire_ch4_csr 0.538872 0.092672 0.835119 -0.982993 -2.656432 0.597698 -0.332964 0.349897 -0.674789 1.566982 -2.687765 -0.519595 0.030804 1.272155 -3.385220 5.140837 2.841163 -0.067439 -0.555286 1.785327
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.518621 0.449671 1.422280 -0.279049 1.143835 -0.351188 -0.399062 1.522080 0.100979 -0.191991 0.147829 1.712139 -2.001503 2.241070 -0.167021 0.680816 -2.209413 -0.631886 1.001551 0.041434
wb_dma_ch_sel/input_ch3_csr -0.584811 0.837716 0.571566 -0.152149 -3.289968 0.305844 -1.578057 1.157177 0.581854 2.115657 -4.103553 -0.045712 3.023917 0.662919 -1.026809 5.055299 2.524122 0.298822 -0.887870 0.708014
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.951593 -1.454408 -0.804480 -1.273513 -0.753592 1.044149 0.618923 0.912003 -2.774232 0.202117 0.160246 -0.917410 -2.387004 -1.718434 0.574505 -1.504223 2.282384 0.660546 0.393745 -1.476529
wb_dma_de/wire_adr1_cnt_next -0.061708 1.705193 -0.806539 -1.629022 0.285519 1.720977 3.489395 -1.339520 2.822691 -1.205806 1.278307 1.614897 0.516739 0.667984 0.638309 -0.675222 1.774859 1.335540 1.618353 3.146179
wb_dma_ch_arb/always_2/block_1/case_1 -1.640050 0.655622 -1.063114 -3.955335 -2.294389 0.275356 4.102101 2.423983 -2.372850 -1.244826 1.840542 0.178299 -1.729837 0.370019 -1.154874 -0.935520 4.356354 0.508475 0.552192 5.025377
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.800037 0.172713 0.525356 -0.858398 0.326617 1.038820 -0.119991 2.259851 -2.237613 -1.187962 0.355136 1.712166 -2.000175 -0.439959 2.418744 -1.717775 -1.085046 -0.094465 1.078046 -0.908692
wb_dma_de/reg_adr0_cnt 2.100338 -3.270777 2.291583 -2.566978 -3.830945 -3.618344 0.557822 0.342311 4.260259 -1.928422 -3.199310 -1.281530 -0.917820 -0.718074 -2.535696 0.935100 4.274288 0.367562 -1.222823 0.535389
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.752586 0.197431 0.561799 -0.839313 0.284551 0.964652 -0.155233 2.277088 -2.226957 -1.122714 0.366657 1.646260 -1.945505 -0.471686 2.372618 -1.641761 -1.083730 -0.107764 1.076575 -0.875138
wb_dma/wire_am0 -0.224445 -1.790807 1.728370 0.482700 -0.413505 1.551954 -0.978335 0.394162 0.427680 -1.719375 -0.529433 -1.172465 2.218426 0.603978 0.387540 -0.061370 -1.743621 -0.278127 -1.378738 1.011052
wb_dma/wire_am1 0.973536 0.598744 -1.099598 -0.407970 0.027386 -0.288330 1.527098 -0.380032 2.488632 -1.711995 -0.905863 1.154814 0.300252 -0.638100 1.468249 0.052809 2.057397 0.592789 0.524371 -0.298808
wb_dma_ch_sel/assign_137_req_p0/expr_1 -1.615562 1.940314 -0.574769 1.281118 -0.248112 -1.560765 1.017545 -0.293437 -0.413848 -0.972141 -2.061960 -1.371495 0.745633 -2.886731 0.070348 -1.761089 1.340098 -1.840419 -3.004798 -1.562031
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.568316 1.978226 -0.554998 1.274036 -0.204701 -1.607576 1.010513 -0.354071 -0.457048 -0.887749 -2.079268 -1.281747 0.613787 -2.701468 -0.166620 -1.457916 1.325223 -1.903768 -2.949426 -1.416484
wb_dma_ch_rf/always_22/if_1/if_1 -0.233118 -1.758796 1.756351 0.439356 -0.427813 1.493501 -0.969317 0.403167 0.338475 -1.637379 -0.505789 -1.141638 2.134316 0.555193 0.334515 -0.064572 -1.704058 -0.286373 -1.392401 0.982480
wb_dma_de/assign_69_de_adr0 1.121842 -4.029460 3.194645 -2.492595 -4.025689 -3.376107 -0.414394 0.627504 2.230144 -0.448757 -2.435478 -2.555762 -1.290350 -0.237372 -3.977477 0.764925 2.921295 -0.048307 -1.591742 1.014366
wb_dma_de/always_2/if_1/cond 0.348354 -1.124920 -1.728027 -0.688588 -0.620000 -2.658554 0.821794 0.467297 3.538420 -2.199225 -1.017446 -0.575185 0.835843 -2.284171 2.254879 -0.992656 2.661788 0.470676 1.097418 -1.216835
wb_dma_de/wire_mast0_go 0.492809 0.424566 1.411010 -0.308058 1.115514 -0.382674 -0.396068 1.517463 0.091226 -0.202985 0.135112 1.651065 -1.943050 2.153818 -0.196092 0.644329 -2.080659 -0.616956 0.925625 0.102509
wb_dma_wb_slv/input_slv_din -0.982909 -0.491695 1.120775 -0.101635 1.013055 -1.763328 -0.657546 -1.732564 3.183515 1.389861 2.360678 -0.151772 -0.723097 3.692114 -4.377256 -0.059108 -1.285975 -0.560248 -0.073450 4.710949
wb_dma_de/always_3/if_1/if_1 -2.507934 3.157007 -0.405250 -1.414588 0.711896 0.914100 4.616553 -0.768402 2.349064 0.184035 1.496003 0.901325 0.124263 0.903626 -0.071510 0.328213 1.415919 0.610122 1.971952 2.902629
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.950422 -1.240824 -0.850440 -1.229360 -0.734454 1.078927 0.639370 0.841625 -2.783938 0.208604 0.144112 -0.830053 -2.346120 -1.727728 0.606229 -1.484699 2.297364 0.655036 0.283030 -1.431367
wb_dma_ch_sel/always_47/case_1 1.030160 0.600498 -1.098658 -0.410230 0.078339 -0.237879 1.557461 -0.361853 2.525339 -1.822527 -0.925307 1.160393 0.282701 -0.651517 1.541273 -0.039513 2.012805 0.600357 0.515518 -0.320470
wb_dma_ch_sel/assign_152_req_p0 -1.617205 1.748393 -0.493512 1.225008 -0.225310 -1.663845 1.064275 -0.257578 -0.375840 -0.942007 -2.017383 -1.421636 0.649914 -2.838194 -0.042669 -1.717489 1.333636 -1.821701 -2.865363 -1.492929
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.884746 -1.336794 -0.958861 -1.199562 -0.634507 1.143590 0.724954 0.771474 -2.737199 0.199801 0.190276 -0.857808 -2.434245 -1.676350 0.518988 -1.506107 2.331916 0.662726 0.260266 -1.458131
wb_dma_de/reg_de_adr0_we -0.718287 -2.005395 -0.599305 -0.329978 -0.796366 -2.700709 -0.836283 0.920447 1.039273 -0.272598 -0.137455 -1.950479 0.552223 -1.669403 0.559700 -0.896812 0.607289 -0.132439 0.716369 -0.952786
wb_dma_ch_sel/assign_114_valid 0.930059 0.246116 -0.808451 1.000230 -0.904602 -0.898190 -0.352614 -0.690354 -0.276028 -2.265862 -2.313751 -0.676148 1.042357 -3.075926 0.640500 -2.737564 1.710244 -1.190325 -3.406596 -1.199030
wb_dma_ch_rf/assign_4_ch_am1 1.348850 0.538518 -1.502423 -1.055830 -0.343329 -1.551634 1.985875 0.346567 1.912290 -0.603137 -1.401225 2.106366 -0.884782 0.899271 0.507236 2.389381 2.560800 1.459459 0.456167 -1.361951
wb_dma_de/wire_dma_done_all 0.972072 2.837842 -1.173393 1.660863 -0.503106 3.066828 -1.711213 -1.399148 -1.906020 -0.322590 -0.861353 1.645874 1.808246 -0.653756 1.183388 -0.217365 1.993164 -0.123930 -3.681884 0.347511
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.166827 1.729723 0.620505 0.287250 -0.422676 -1.133427 1.681209 1.205839 1.408428 -0.949327 0.142058 -1.467533 1.753477 0.350476 -0.797649 -2.903502 2.498404 -1.527532 -3.483370 3.192746
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.118729 5.580888 -0.691408 1.329405 0.725490 -2.743488 -2.392982 1.733470 1.881433 -0.602688 -1.520794 3.510881 -0.929676 -0.702501 1.383359 2.665802 2.046581 -2.890154 1.336077 -1.144739
wb_dma_wb_slv/input_wb_data_i -3.792945 2.762021 6.916271 0.571197 -5.030965 -2.446187 -3.503985 1.508382 -0.600424 5.643546 -1.062142 -2.701696 1.725637 -2.086280 -3.145509 1.053290 -0.445129 -2.898118 0.500885 0.569440
wb_dma_de/input_nd -0.866019 1.591622 -0.918966 1.315782 1.224508 3.282638 2.552533 -1.304285 -1.375656 -3.320680 -0.712056 0.723645 0.093315 -0.737716 0.545936 -4.093536 2.704290 -0.610116 -4.678507 1.302163
wb_dma_ch_sel/assign_126_ch_sel 2.604836 1.477706 0.616288 -3.051569 -2.286170 -4.512105 1.551296 -0.836707 1.202015 -0.228095 -0.949432 0.885533 -1.483593 0.661412 -3.879362 0.639227 -0.184545 0.021023 -1.556268 3.034501
wb_dma/wire_mast1_err -0.293992 -0.107365 0.881984 -0.248421 -0.235589 -0.306414 0.563505 2.682214 -1.341271 -3.366860 -0.895808 0.414189 -1.319300 -1.661064 2.019600 -4.590271 1.178249 -1.284109 -2.211745 -0.129199
wb_dma_de/wire_ptr_valid 3.814692 -1.211831 -1.221458 -1.782068 -1.383983 1.614446 2.422339 -0.601501 -4.834702 -0.551375 0.801402 -0.029580 -0.592628 -2.372047 -0.017814 -0.908200 -0.933217 1.363655 1.404753 0.644860
wb_dma/wire_ch_sel 5.306492 -1.053973 -4.269769 -1.452258 -2.033148 -5.030257 -2.810624 -1.141811 -3.655473 0.729779 0.651685 -0.432290 0.448583 -1.544040 -1.776988 1.067255 -1.985325 0.729227 -0.964391 0.623973
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.459532 -0.585215 -0.647416 -1.981325 -0.166923 2.080390 2.965893 -0.487154 -3.216434 0.956104 1.230887 -0.939635 -3.717519 -1.745677 -0.607108 -1.069625 1.828856 1.053646 1.999820 -0.535444
wb_dma_de/always_12/stmt_1/expr_1 1.927735 2.550694 1.070382 1.167783 1.251622 1.271921 0.000424 -0.145604 -0.994957 -2.166986 -1.943557 2.718120 -1.319946 0.743492 -0.058197 -1.325323 -1.307414 -1.701311 -3.120495 -0.333955
wb_dma/wire_dma_req 2.135270 -0.353391 -2.422314 -1.245974 -3.406268 -1.903476 -2.745655 1.860451 -3.664229 0.838261 0.487993 -0.011137 1.619726 -3.613512 2.776156 -0.255828 1.710935 1.314373 0.616400 -0.689033
wb_dma_ch_sel/assign_136_req_p0 -1.432012 1.840243 -0.714697 1.265178 -0.166073 -1.479619 1.037910 -0.342395 -0.480718 -1.032230 -2.046014 -1.314590 0.595617 -2.840585 0.053455 -1.725773 1.391948 -1.809607 -2.914480 -1.509651
wb_dma_ch_rf/assign_5_sw_pointer 1.161197 3.193796 -1.858646 -0.469519 -0.977034 -3.784359 0.680812 1.682074 -0.341354 0.312881 -2.267351 3.139106 -0.472337 0.375133 0.665833 3.303445 1.387103 0.366574 -0.904931 -1.967917
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.754028 0.522453 -1.846072 -0.248262 -1.384595 2.825057 -1.995360 0.882756 -3.108891 0.832753 1.494177 0.624160 1.277046 -1.783797 3.602885 -0.417563 2.110103 1.535894 0.495355 -0.204739
wb_dma_ch_rf/always_25/if_1/if_1/cond 1.390237 0.602714 -1.491242 -1.187151 -0.434640 -1.605203 2.121051 0.379687 2.049750 -0.611020 -1.467466 2.227143 -0.867029 0.926342 0.525024 2.519842 2.723564 1.521348 0.476391 -1.306999
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.724750 0.184657 0.438922 -0.803079 0.330211 1.029237 -0.131917 2.213482 -2.251259 -1.216904 0.387683 1.670954 -1.936331 -0.522271 2.521852 -1.802083 -1.081070 -0.094296 1.029790 -0.975186
wb_dma_de/always_9/stmt_1 -0.141768 3.169191 -0.288662 2.204860 0.309103 1.730334 -1.977493 -2.192802 0.327441 0.541404 -1.209830 1.688031 1.862186 1.896884 -1.420761 2.096817 0.967956 -0.717153 -3.964006 1.290241
wb_dma_ch_pri_enc/reg_pri_out 1.710033 0.174318 0.533919 -0.852000 0.221021 0.948300 -0.138278 2.220366 -2.168706 -1.147526 0.344004 1.601988 -1.882197 -0.533480 2.315507 -1.676505 -1.026778 -0.114990 1.007282 -0.871405
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.206559 1.296362 -2.127761 -0.701043 -2.349869 -1.100895 -2.655948 1.814636 -1.713050 1.155428 1.006622 -0.058977 1.028049 -4.174946 4.420383 -1.387134 3.267030 0.991599 1.091609 -1.465835
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.887295 -1.214260 -2.370270 -0.840956 -2.386274 1.988260 -2.030219 0.928726 -5.199327 0.409313 0.944098 0.687892 1.689996 -1.289140 1.970053 0.649120 0.666340 1.874327 0.046115 0.491122
wb_dma_de/wire_dma_busy 4.132360 2.173565 -3.229003 -0.304868 1.489435 -2.891960 0.733466 -3.434181 -1.200974 -0.332332 0.082593 0.896842 -2.231032 0.210976 -3.327731 0.251210 -1.885151 -0.554638 -1.966707 0.777443
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.813899 0.470993 -1.760291 -0.257496 -1.347392 2.718872 -1.837287 0.872648 -3.071974 0.751376 1.442812 0.565138 1.209807 -1.789007 3.450136 -0.457503 2.085973 1.438465 0.441035 -0.233506
wb_dma_ch_pri_enc/always_2/if_1 1.772330 0.190140 0.533891 -0.839494 0.303789 0.959086 -0.114271 2.247913 -2.174597 -1.165766 0.352828 1.684501 -2.009945 -0.403174 2.323463 -1.626606 -1.062327 -0.112817 1.057501 -0.856981
wb_dma_de/always_6/if_1/stmt_1 1.058051 6.215733 -1.659179 1.661102 1.492480 3.166156 1.205843 -4.205952 -0.812457 0.974708 0.177718 2.662689 -0.156532 -0.114826 -0.768008 0.778838 1.810094 -0.002150 -2.305740 1.295139
wb_dma_ch_rf/input_de_txsz_we -1.640826 3.421007 -1.776814 3.578532 2.018225 2.395715 -2.180279 -2.425210 0.084824 0.124571 0.226234 1.155544 3.387645 -0.067661 2.152467 -1.538318 -0.916226 -0.675508 -3.742375 -0.828193
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.470814 0.440135 1.376967 -0.286412 1.162875 -0.307153 -0.356459 1.527025 0.066847 -0.264028 0.144490 1.655244 -1.930427 2.133457 -0.092380 0.522356 -2.118426 -0.647322 0.935640 0.019688
wb_dma_wb_if/input_wb_addr_i -0.883532 2.179251 3.753768 -1.774375 -2.952985 -4.752809 -2.235057 1.765040 -0.425533 3.957309 -0.971790 1.950864 -0.737983 2.074388 -4.346099 3.728698 -2.192955 -0.755636 -0.419264 2.388524
wb_dma_ch_sel/always_7/stmt_1 0.723112 0.555509 -1.820107 -0.240120 -1.370202 2.850218 -2.010383 0.861646 -3.111706 0.896544 1.516959 0.641691 1.307393 -1.647501 3.511586 -0.251198 2.120194 1.549030 0.487354 -0.165646
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.816195 0.504582 0.656601 -1.181282 -0.984817 -0.663501 -1.106928 1.004459 0.486055 -2.055686 -0.459803 -0.716424 -1.924456 -0.444250 -3.129468 2.724456 3.398329 -2.778402 1.966526 5.080492
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 0.986642 0.467649 1.178726 -0.217244 -1.955602 4.175682 -1.790563 2.834720 -6.165697 -1.173297 1.143029 2.841959 2.085994 1.476429 2.493879 -1.055401 -1.434432 0.853649 -3.352181 2.570809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.043964 1.749145 0.565678 0.273444 -0.319976 -1.051381 1.700623 1.170387 1.320847 -0.890799 0.194001 -1.350554 1.651556 0.393711 -0.786144 -2.840826 2.314939 -1.490445 -3.342331 3.098563
wb_dma_ch_rf/always_4/if_1/block_1 3.175186 -1.072745 0.533121 -0.886330 -1.776810 1.589367 -1.653961 -0.711079 -2.699396 3.068900 -2.187331 -0.228688 -1.704818 1.756162 -4.450419 5.871147 1.251307 0.385662 1.725335 0.329903
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 4.194901 1.135832 4.576148 1.010413 -0.949896 3.705289 -0.309475 -1.763626 2.065904 -3.059943 -2.031817 4.223920 2.278027 1.702007 1.134564 -0.193738 -2.004084 0.533479 -3.951093 1.074546
wb_dma_ch_sel/input_ch2_txsz 0.760626 0.538068 -1.745824 -0.276140 -1.438055 2.731324 -1.910445 0.869531 -3.103079 0.856119 1.416556 0.608423 1.246263 -1.669354 3.382847 -0.316554 2.125001 1.488557 0.442423 -0.130384
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.535550 0.435133 1.394754 -0.300242 1.160012 -0.360741 -0.401479 1.501819 0.113378 -0.202120 0.179287 1.692211 -1.973249 2.205152 -0.173586 0.646874 -2.169610 -0.615721 0.985051 0.020480
wb_dma_ch_sel/input_ch5_csr 0.490872 0.044370 0.815076 -0.840558 -2.541589 0.780093 -0.409771 0.397205 -0.607928 1.444526 -2.586061 -0.560145 0.280918 1.017380 -2.818301 4.721232 2.700757 0.008228 -0.576700 1.483093
wb_dma_ch_sel/assign_150_req_p0 -1.592690 1.943015 -0.504082 1.265764 -0.265378 -1.758220 0.963953 -0.364433 -0.303748 -0.832641 -2.118330 -1.344796 0.680009 -2.740083 -0.184872 -1.512146 1.274003 -1.900605 -2.949603 -1.513213
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.495532 0.465470 1.494710 -0.348088 1.100000 -0.415560 -0.396000 1.567261 0.153535 -0.196614 0.117390 1.687040 -2.024661 2.311730 -0.304448 0.685540 -2.141866 -0.698154 0.908645 0.151936
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.665989 -1.995288 -0.557574 -0.301505 -0.765017 -2.589303 -0.776662 0.916062 1.053203 -0.386783 -0.135133 -1.881691 0.529362 -1.691741 0.638508 -0.968365 0.632380 -0.117532 0.622231 -0.921700
wb_dma/wire_ndr -0.791571 1.558691 -1.002139 1.359266 1.284796 3.322166 2.522498 -1.338534 -1.358583 -3.300988 -0.620267 0.674930 0.096421 -0.772957 0.637469 -4.067141 2.683671 -0.576169 -4.581180 1.218056
wb_dma_ch_sel/always_43/case_1/stmt_4 1.277582 -0.275312 -0.956561 -0.509536 -0.803849 1.450460 0.302747 0.698972 -2.355863 -1.005918 0.253008 0.001084 0.021100 -2.707226 2.673676 -2.420781 1.023015 0.553887 0.117127 -1.003551
wb_dma_ch_sel/always_43/case_1/stmt_3 0.818947 0.505336 -1.827017 -0.297676 -1.435314 2.804010 -1.956785 0.900666 -3.148945 0.895961 1.474765 0.656882 1.251163 -1.726974 3.522897 -0.326113 2.143266 1.550466 0.486263 -0.173843
wb_dma_ch_sel/always_43/case_1/stmt_2 0.685670 1.126729 1.442307 -1.003507 -1.286199 0.441961 -3.324992 3.351960 -1.832796 1.840511 1.115101 2.167589 -0.606971 1.406436 2.095608 1.972312 -0.861204 0.331633 1.915162 0.232809
wb_dma_ch_sel/always_43/case_1/stmt_1 0.975243 5.398597 -0.726518 1.378413 -1.099477 1.351532 -1.714796 -1.236133 -1.457449 0.553202 -1.273125 2.590488 1.217365 -1.557091 1.272806 -0.039464 2.641705 -0.474177 -3.657006 0.085124
wb_dma_de/always_19/stmt_1/expr_1 0.650206 -1.292099 -2.698736 -1.945169 -0.423874 -2.969322 0.237306 0.920095 2.834625 -3.221605 1.333846 0.656248 -0.513464 0.513510 0.312351 -0.702812 3.346817 0.380724 0.682440 2.612866
wb_dma_ch_rf/wire_ch_err_we -0.417307 -0.042988 0.712248 -0.103634 -0.174383 -0.250290 0.609287 2.483411 -1.280178 -3.433020 -0.873196 0.375587 -1.130566 -1.805252 2.097952 -4.779365 1.303576 -1.279564 -2.483380 -0.113358
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 2.163727 1.338296 -1.274515 -1.358526 0.173383 -4.097764 0.695540 -0.962862 -1.194575 0.190132 0.577573 0.391289 -2.520182 0.650539 -3.415677 0.136791 -1.512986 -0.584736 -1.097701 1.756088
wb_dma_rf/wire_ch1_adr1 0.597900 0.807124 0.224995 -0.761704 0.589389 1.177551 2.510405 -1.486173 -0.495959 0.721976 1.164595 -0.066721 -1.364705 -0.033403 -1.196728 0.395358 -0.540405 0.445769 1.808840 1.008290
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 0.201728 -0.839096 5.162871 1.478199 -2.372363 2.457259 1.182153 0.172863 -2.464112 -1.056804 -3.142862 -2.469846 2.583231 -2.462950 -0.907593 0.200216 -2.274862 -1.832801 -2.163662 0.346939
assert_wb_dma_wb_if/input_pt_sel_i 1.045900 0.445355 -0.601534 -0.583827 -1.456159 1.205958 -1.239533 0.089813 -0.986339 1.171621 -1.534474 1.134555 -1.935547 3.335070 -4.027321 3.565920 2.782939 -0.449893 0.797282 -0.147343
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -3.767078 0.042677 0.262840 0.111545 -0.780287 -0.298658 0.382911 0.631415 1.733846 -2.243526 0.024302 -0.830658 2.137957 0.234974 -0.154111 -3.922630 2.576431 -0.785011 -3.806108 3.409124
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.537533 0.443844 1.457127 -0.308654 1.240510 -0.363526 -0.384549 1.624070 0.117506 -0.246991 0.192123 1.776743 -2.096467 2.304199 -0.150793 0.660697 -2.300636 -0.678126 1.045995 0.028748
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.235825 -0.258220 -0.860595 -0.576042 -0.899352 1.358562 0.257573 0.788772 -2.353495 -0.964263 0.226003 -0.037554 0.036821 -2.783341 2.664993 -2.435168 1.028857 0.547168 0.135424 -1.002113
wb_dma_rf/input_paused 0.464746 0.244051 0.360458 0.905597 0.494150 -0.881765 -2.707177 0.880045 0.248796 -0.279162 -0.273948 0.958125 -0.480052 0.387483 -0.939992 2.062281 -0.505143 -2.024424 1.973633 -0.070432
wb_dma/wire_mast0_adr -3.831766 2.254939 -0.022104 2.195772 0.810867 1.413312 0.378955 0.873886 -2.225598 2.174334 -0.604903 -3.132633 -0.651126 -1.763126 -0.144676 2.750622 2.553650 -1.964767 1.138025 -0.965357
wb_dma_ch_pri_enc/inst_u8 1.683597 0.147234 0.563986 -0.857135 0.211001 0.931411 -0.143718 2.256210 -2.155763 -1.157272 0.346282 1.591286 -1.922469 -0.475057 2.330001 -1.664254 -1.053417 -0.124358 1.037854 -0.877795
wb_dma_ch_sel/assign_148_req_p0/expr_1 -1.652211 1.833795 -0.565680 1.365368 -0.087882 -1.628576 1.038127 -0.437480 -0.222301 -0.937221 -2.047150 -1.390108 0.718155 -2.706842 -0.047183 -1.736059 1.162379 -1.883921 -2.980423 -1.573382
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.229582 1.813787 0.202963 2.131387 1.303904 -1.164778 -1.191792 -1.940350 1.840932 0.168901 -1.405972 0.593938 1.309676 0.597845 -1.029838 0.241785 -2.463850 -1.370998 -2.217388 -1.163848
wb_dma_ch_arb/always_2/block_1 -1.492334 0.404743 -1.063938 -4.091482 -2.218720 0.268823 3.890590 2.606760 -2.386098 -1.385035 2.102519 0.266242 -1.926118 0.578667 -1.141670 -0.987755 4.393551 0.528656 0.741582 5.227745
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.968758 2.966833 -1.166275 1.774645 -0.388720 2.924071 -1.747535 -1.511739 -1.737714 -0.298169 -0.964567 1.659922 1.935873 -0.690290 1.117733 -0.243614 1.783854 -0.215323 -3.856618 0.242410
wb_dma_ch_sel/always_40/case_1/cond 3.967144 -1.359462 -1.379222 -1.833489 -1.344136 1.696508 2.442888 -0.604682 -5.061078 -0.607404 0.839607 -0.057565 -0.624781 -2.412866 0.056216 -0.964618 -0.992072 1.441268 1.505644 0.580708
wb_dma_ch_rf/assign_22_ch_err_we -0.363759 0.043595 0.912254 -0.212471 -0.204893 -0.195636 0.631603 2.652375 -1.332701 -3.438793 -0.900234 0.475363 -1.274897 -1.704496 2.138008 -4.747360 1.252684 -1.305796 -2.404177 -0.081425
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.047084 1.660656 0.570483 0.216419 -0.379053 -1.159139 1.661889 1.212538 1.321106 -0.771298 0.189767 -1.434760 1.587975 0.435994 -0.909735 -2.631784 2.374217 -1.482054 -3.221177 3.077324
wb_dma_ch_rf/wire_pointer 6.272052 -2.170928 -1.534333 -1.210475 -1.400197 2.970389 -0.366232 -1.616687 -5.515245 0.256432 -0.985554 0.816017 -1.115721 -0.928316 -3.003156 2.739995 -1.092847 0.430191 3.147639 0.547794
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.717602 0.223004 0.539963 -0.825570 0.265901 0.971945 -0.104780 2.190544 -2.182592 -1.127698 0.330337 1.630887 -1.932797 -0.425003 2.314026 -1.632020 -1.048912 -0.111629 0.999513 -0.847295
wb_dma_ch_pri_enc/wire_pri19_out 1.678471 0.217871 0.485714 -0.810064 0.343423 0.957160 -0.106633 2.140027 -2.089558 -1.106893 0.345669 1.622028 -1.952735 -0.372515 2.271773 -1.611308 -1.094427 -0.105320 1.005073 -0.857034
wb_dma_ch_sel/assign_5_pri1 1.119225 0.352432 -0.559406 0.192596 2.293906 1.706773 0.612467 0.584105 -1.093751 -1.557616 0.653125 1.835167 -2.112807 1.189273 1.214882 -1.253740 -1.217210 -0.169629 0.414493 -0.351986
wb_dma_rf/inst_u26 -0.412730 -0.023666 0.895964 -0.163857 -0.216603 -0.374681 0.523196 2.632675 -1.223370 -3.365837 -0.877631 0.361024 -1.183519 -1.767893 2.101115 -4.725432 1.128949 -1.367362 -2.354206 -0.180254
wb_dma_rf/inst_u27 -0.439707 -0.117014 0.770602 -0.151835 -0.172031 -0.314493 0.605813 2.533390 -1.180173 -3.384870 -0.858415 0.263712 -1.137210 -1.765168 2.108974 -4.729611 1.188713 -1.280647 -2.309195 -0.166507
wb_dma_de/always_23/block_1/case_1/block_10 0.111190 1.374665 -2.030528 -0.677661 -2.407828 -1.114045 -2.691745 1.856051 -1.642335 1.165897 1.028582 -0.068771 1.101459 -4.197399 4.485951 -1.422977 3.286057 0.965379 0.990962 -1.386538
wb_dma_rf/inst_u25 -0.403984 -0.115204 0.802316 -0.155391 -0.202662 -0.351955 0.514381 2.566490 -1.201772 -3.308032 -0.828683 0.323858 -1.187320 -1.711290 2.091359 -4.601115 1.129519 -1.269091 -2.261704 -0.188469
wb_dma_rf/inst_u22 -0.420192 -0.134060 0.820120 -0.132814 -0.118586 -0.371045 0.563608 2.500084 -1.145430 -3.289572 -0.850754 0.342749 -1.216655 -1.551696 1.869688 -4.541717 1.147036 -1.310029 -2.316614 -0.081343
wb_dma_rf/inst_u23 -0.351794 -0.078396 0.834773 -0.172826 -0.205945 -0.306842 0.539568 2.512748 -1.258244 -3.227453 -0.858294 0.349866 -1.228085 -1.625214 1.897604 -4.452311 1.189970 -1.256228 -2.299889 -0.089796
wb_dma_rf/inst_u20 -0.642567 -0.028714 0.850727 -0.051651 -0.183689 -0.421295 0.542598 2.559379 -1.115246 -3.363842 -0.880499 0.238444 -1.012696 -1.823493 2.145528 -4.890069 1.100948 -1.394874 -2.465246 -0.199614
wb_dma_de/assign_86_de_ack 2.231886 -0.336040 -2.482960 -1.276079 -3.516909 -1.836726 -2.822683 1.840807 -3.800953 1.063887 0.489381 0.053942 1.611183 -3.455164 2.583918 0.081356 1.795378 1.391240 0.641225 -0.536430
wb_dma_rf/inst_u28 -0.432369 -0.010755 0.885222 -0.174322 -0.339794 -0.390824 0.469557 2.632927 -1.315021 -3.298832 -0.934308 0.339856 -1.111154 -1.787627 2.049269 -4.606014 1.245654 -1.314847 -2.435640 -0.104694
wb_dma_rf/inst_u29 -0.418956 -0.015242 0.885922 -0.186949 -0.265706 -0.382644 0.581145 2.635742 -1.283164 -3.401493 -0.908255 0.347728 -1.178500 -1.774252 2.025955 -4.666863 1.285971 -1.332972 -2.410176 -0.050243
wb_dma_ch_sel/always_1/stmt_1 2.201795 -0.455249 -2.631758 -1.262101 -3.514310 -1.887239 -2.877691 1.909876 -3.845441 0.863170 0.535708 -0.061905 1.768116 -3.749509 2.933466 -0.247162 1.763464 1.408783 0.645349 -0.699827
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.330193 1.565814 -1.255237 1.297800 0.066481 0.607917 -3.530119 -1.645125 0.358159 2.435800 -0.001612 1.242759 1.623026 1.565954 -0.427879 4.216922 -0.643709 0.377571 0.095964 -0.344202
wb_dma_ch_sel/assign_142_req_p0/expr_1 -1.472036 1.794187 -0.595594 1.292301 -0.185586 -1.660753 0.918186 -0.342890 -0.380579 -0.928282 -2.089850 -1.313787 0.626173 -2.810595 -0.040783 -1.636016 1.179015 -1.843137 -2.907073 -1.632177
wb_dma_rf/inst_check_wb_dma_rf 0.699655 2.158664 -0.040238 -1.246441 -0.836279 -1.995972 1.229210 0.556493 -1.410603 2.888816 -0.564681 1.973898 -2.543862 1.576635 -1.342106 4.581543 0.642136 1.371427 0.164866 -2.377738
wb_dma_rf/reg_wb_rf_dout 3.232553 2.286189 5.082452 -0.224549 -2.576476 -5.474820 -2.545194 -1.339962 1.078734 4.893583 -1.788607 3.825110 -3.613129 3.449963 -8.009456 4.933333 -0.973940 -1.288176 -0.022725 0.374705
wb_dma/input_dma_req_i 2.146233 -0.520696 -2.481163 -1.265143 -3.464625 -2.075848 -2.717062 1.850273 -3.632836 0.850321 0.415752 -0.125010 1.700220 -3.697275 2.679116 -0.278478 1.676150 1.329792 0.568319 -0.665339
wb_dma_de/input_am1 1.014494 0.558524 -1.095231 -0.476915 0.063478 -0.271860 1.604524 -0.374056 2.552525 -1.791979 -0.913594 1.113298 0.301588 -0.652937 1.490936 -0.038553 2.076321 0.619969 0.479013 -0.318036
wb_dma_de/input_am0 -0.265176 -1.809913 1.805558 0.479442 -0.447685 1.516376 -0.962641 0.405184 0.444048 -1.651459 -0.510857 -1.139413 2.214982 0.614382 0.399475 -0.048492 -1.771542 -0.237574 -1.371445 1.014420
wb_dma_ch_sel/reg_next_start 2.115360 3.918868 -0.912029 1.041927 0.212048 -1.787958 -3.466856 1.133957 2.272060 -1.573625 -1.684014 4.029227 -0.578286 -0.664714 1.863302 2.016589 2.435496 -1.988717 1.015554 -0.887732
wb_dma_ch_sel/input_ch4_csr 0.563081 0.290091 0.761121 -0.880383 -2.588068 0.772664 -0.465942 0.440875 -0.773680 1.727778 -2.866726 -0.370935 -0.070496 1.427814 -3.339862 5.387563 2.876601 -0.056327 -0.667000 1.582320
wb_dma/wire_mast0_dout 0.584356 -1.225856 0.291629 -0.612669 -2.924536 -1.928056 -1.774668 1.171950 -3.526189 1.676104 -0.304360 -0.020822 0.467993 1.543878 -3.315431 6.463324 0.641167 -0.072915 -1.636675 0.956890
wb_dma_ch_sel/assign_107_valid 0.978066 0.290438 -0.850012 1.228480 -0.670809 -0.903011 -0.402260 -0.976009 0.034538 -2.277665 -2.416433 -0.689946 1.155774 -2.921083 0.498767 -2.654090 1.475389 -1.267603 -3.579744 -1.304105
wb_dma/wire_next_ch 3.667443 2.386371 -1.862572 -0.176663 -1.450332 -2.130387 -1.389513 0.732591 0.074592 -1.983369 -2.254677 3.350807 0.735400 -1.226949 2.005800 0.579465 1.625098 0.024483 -1.542692 -0.519898
wb_dma_rf/wire_ch2_txsz 0.855515 0.490966 -1.909683 -0.246920 -1.358135 2.885243 -1.898066 0.838674 -3.202523 0.778048 1.502298 0.616834 1.273397 -1.750427 3.579050 -0.393637 2.161623 1.559863 0.498116 -0.168290
wb_dma_ch_rf/wire_ch_am0 -0.290111 -1.748574 1.673612 0.417878 -0.420967 1.428442 -0.935082 0.422804 0.428089 -1.627568 -0.501207 -1.229983 2.138657 0.481527 0.401952 -0.072974 -1.614766 -0.253790 -1.356493 0.942924
wb_dma_ch_rf/wire_ch_am1 1.271718 0.507564 -1.429958 -1.028408 -0.295820 -1.617831 1.919432 0.356320 1.841771 -0.544022 -1.346431 2.066031 -0.910482 0.947293 0.409027 2.302136 2.399541 1.393356 0.403959 -1.322631
wb_dma/wire_ch6_csr 0.619564 0.122425 0.691539 -0.856789 -2.554106 0.919850 -0.417117 0.304932 -0.594515 1.491107 -2.742212 -0.376013 0.255759 1.130068 -2.881557 4.939051 2.825207 0.114177 -0.630328 1.525082
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.782302 0.167754 0.387444 -0.765358 0.367030 1.101217 -0.061542 2.109352 -2.230626 -1.179636 0.355104 1.643000 -1.952748 -0.441714 2.369271 -1.700669 -1.036720 -0.054613 0.999261 -0.896168
wb_dma_de/input_csr -0.574355 -2.945990 4.548172 -1.187947 -5.251293 2.380947 -2.509419 2.933747 -1.083827 -2.689982 -0.532000 0.884862 6.106613 0.636119 1.975813 -3.958327 -0.955278 0.905379 -5.055252 4.621470
wb_dma_de/reg_read 1.473168 3.244106 0.096557 1.353328 0.544639 2.776040 -2.021036 -0.055060 -1.819489 -0.535739 -0.773619 3.182577 -0.018820 1.426051 0.938144 0.449063 0.053004 -0.681494 -2.879629 0.454767
wb_dma/input_wb1_cyc_i 0.920806 0.454478 -0.663087 -0.589279 -1.578981 1.050813 -1.410507 0.142362 -0.982968 1.279603 -1.496951 1.061164 -1.701960 3.306603 -3.907040 3.593503 2.789174 -0.357021 0.695183 -0.134123
wb_dma_ch_rf/wire_ch_adr0_we 1.119298 -3.989406 3.365355 -2.417315 -4.100154 -3.194616 -0.540625 0.689979 2.156194 -0.637280 -2.444437 -2.432350 -1.036906 -0.304440 -3.816483 0.575963 2.781480 -0.115822 -1.756387 1.102174
wb_dma_ch_sel/assign_140_req_p0 -1.680991 1.878255 -0.590786 1.357273 -0.146857 -1.804251 0.998093 -0.351137 -0.250951 -0.927026 -2.066710 -1.415241 0.731299 -2.929554 0.018429 -1.772355 1.262011 -1.929980 -2.922377 -1.617272
wb_dma_rf/wire_ch3_txsz 1.222570 -0.241432 -0.975885 -0.501021 -0.710185 1.435199 0.305095 0.641759 -2.305540 -1.024844 0.259945 -0.017132 0.022138 -2.653952 2.634983 -2.410027 1.026443 0.527710 0.074558 -0.978761
wb_dma_rf/input_wb_rf_din -3.153399 3.577014 6.791471 0.794591 -5.550946 -2.930459 -4.108171 0.720101 -0.530440 6.559490 -1.684937 -2.810317 2.211797 -2.322979 -3.769649 2.262619 -0.781006 -3.039618 0.133115 0.200244
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 1.180376 -4.134682 3.376101 -2.367319 -4.011948 -3.133502 -0.476218 0.565256 2.330676 -0.747808 -2.467478 -2.467046 -1.013266 -0.175821 -3.874791 0.591152 2.729286 -0.063084 -1.878371 1.060878
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -2.515723 1.674959 0.294408 0.159404 0.504704 -0.840601 1.347717 0.544755 -0.237009 1.347668 0.219208 -0.645324 -0.442988 0.264248 -0.696377 1.060370 -0.219897 -0.721092 0.505930 -0.282753
wb_dma_pri_enc_sub/reg_pri_out_d1 1.746406 0.152061 0.530765 -0.865501 0.256101 0.960862 -0.128778 2.248240 -2.208316 -1.151382 0.329008 1.657820 -1.977869 -0.464414 2.371825 -1.672004 -1.109854 -0.096294 1.073771 -0.871239
wb_dma_ch_rf/always_19/if_1/block_1 1.813844 0.794300 -0.224875 0.975193 0.577572 -0.953139 -1.347929 -1.906321 1.267799 0.880947 -1.310118 0.633757 0.338036 0.908119 -1.766231 2.635234 -1.811356 -0.564429 -0.247032 -1.008257
wb_dma_ch_rf/always_2 3.698606 -1.116485 -1.167920 -1.818406 -1.244259 1.647047 2.555510 -0.643038 -4.800037 -0.452752 0.924737 -0.074868 -0.701780 -2.346070 0.023740 -0.944297 -0.974485 1.361334 1.621394 0.604741
wb_dma_ch_rf/always_1 1.236720 -1.069620 -0.877175 0.806246 -0.050113 -3.460083 -2.140789 -1.216394 2.375978 0.517344 -1.542580 -1.100196 0.892272 -0.626155 -1.133148 1.732170 -1.261580 -0.766838 0.292961 -2.027906
wb_dma_de/input_mast0_drdy 1.221112 0.959138 -1.106280 1.983647 -0.362795 2.631383 -3.716626 1.077739 -2.998693 0.647285 -1.458046 -1.020753 -0.589086 -1.619468 1.398427 3.236382 3.649249 -1.270675 0.310407 -1.037968
wb_dma_ch_rf/always_6 0.531714 -0.049361 1.302478 -1.313174 -1.430570 -0.097858 -1.455352 1.326289 -0.156823 -1.815661 0.442484 -0.633351 -0.865116 0.018632 -2.501676 2.993607 2.034548 -2.206074 1.856118 5.227626
wb_dma_ch_rf/always_5 0.474781 -0.617051 0.440188 -0.741389 -0.794308 0.151637 0.319570 0.090238 -1.183076 2.306150 -0.580095 -0.878741 -0.980253 1.481140 -1.709381 2.989476 0.767748 1.185180 0.054423 0.051904
wb_dma_ch_rf/always_4 3.078365 -1.041549 0.604694 -0.849279 -1.750997 1.474529 -1.752325 -0.656299 -2.585877 2.953103 -2.201006 -0.112552 -1.631994 1.808575 -4.393004 5.852447 1.174467 0.367040 1.667335 0.391995
wb_dma_ch_rf/always_9 -0.385751 -0.057854 0.798573 -0.161999 -0.200595 -0.324081 0.569693 2.589237 -1.265828 -3.362413 -0.932467 0.373739 -1.227942 -1.708160 2.053171 -4.590484 1.292648 -1.344592 -2.335710 -0.145101
wb_dma_ch_rf/always_8 3.667447 2.402702 -1.321753 -0.876287 -0.009550 -4.793202 -0.233988 -2.386177 -0.422901 0.756077 -0.678157 0.815890 -2.110746 1.034101 -4.821761 2.157591 -2.257689 -1.067162 -1.854729 1.390281
assert_wb_dma_rf/input_wb_rf_dout 0.887052 2.290999 -0.144663 -1.134966 -0.656225 -2.040840 1.328907 0.413205 -1.249197 2.656098 -0.713708 2.126820 -2.622210 1.513335 -1.264052 4.452320 0.639502 1.310680 0.081302 -2.531158
wb_dma/wire_wb1_addr_o -1.708112 0.258789 0.066763 -0.479090 -0.320268 0.907255 -0.312007 0.328441 0.906425 -0.099239 1.157488 0.409744 1.501962 1.423630 0.199727 -1.120721 0.242449 0.294831 -0.552127 2.614157
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.711569 0.188832 0.536974 -0.821643 0.356049 1.004364 -0.109392 2.247772 -2.169191 -1.193793 0.336448 1.660893 -2.024593 -0.385384 2.304180 -1.721203 -1.137733 -0.164314 1.039107 -0.846106
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.450071 1.471167 2.952143 -2.631601 -3.483151 -2.313560 3.190669 0.841222 -1.625352 4.004630 0.241853 -0.659432 -1.448805 1.872227 -1.704875 2.844483 1.390880 3.345066 -2.830246 1.127583
wb_dma_ch_sel/assign_154_req_p0 -1.463928 2.011259 -0.536000 1.240785 -0.320766 -1.640286 1.051235 -0.333695 -0.472630 -0.923197 -2.202175 -1.321619 0.626989 -2.854047 -0.120696 -1.573179 1.410573 -1.919785 -3.008421 -1.487133
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.513435 1.361871 3.103390 -2.745133 -3.689038 -2.260039 3.167228 0.788598 -1.548213 4.136540 0.133521 -0.661461 -1.554156 2.195240 -2.150038 3.385165 1.700625 3.398812 -2.830524 1.389497
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -5.999280 2.230665 2.337659 1.425267 1.726204 -3.710533 0.311559 3.065827 1.479010 -0.205984 0.022164 -0.887430 -0.023137 0.122384 1.091488 -2.939718 -2.833184 -2.935448 -1.187048 -1.139696
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.679372 -0.124931 -1.960075 0.460106 1.151349 2.076678 1.031474 -0.896602 -1.264207 -1.300977 0.567243 0.160398 -0.105514 -1.012550 1.500218 -1.900362 0.839855 0.509570 -0.429765 -0.477968
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.513236 0.436625 1.446525 -0.307087 1.078209 -0.442689 -0.455525 1.474235 0.153679 -0.143742 0.121415 1.634650 -1.954159 2.256432 -0.303215 0.808141 -2.121790 -0.633178 0.953688 0.128590
assert_wb_dma_ch_arb/input_advance -1.515124 1.693630 0.906047 0.949807 0.188059 1.264706 1.593562 -0.495997 -0.071626 -2.040847 -1.212349 0.478373 0.252059 0.249662 -0.870727 -2.275212 1.892013 -1.077473 -4.253361 1.707598
wb_dma_wb_slv/reg_slv_dout -4.090599 2.906220 7.251636 0.583414 -5.362422 -2.496581 -3.860735 1.829935 -0.810057 6.165537 -0.951132 -2.923226 1.935794 -2.087950 -3.042218 1.350404 -0.554060 -2.817875 0.533223 0.591496
wb_dma_ch_pri_enc/always_2 1.701635 0.120495 0.472595 -0.806784 0.319023 0.995709 -0.090789 2.185751 -2.147192 -1.200176 0.367068 1.591774 -1.942799 -0.516828 2.397079 -1.750768 -1.065268 -0.087918 1.098737 -0.961039
wb_dma_ch_pri_enc/always_4 1.726246 0.207520 0.558890 -0.881810 0.205521 0.957607 -0.125336 2.258600 -2.259931 -1.177645 0.309123 1.663468 -1.950260 -0.524809 2.402753 -1.718269 -1.018889 -0.091169 1.036876 -0.908752
wb_dma/inst_u3 0.563466 -0.013068 1.593403 -0.903023 -2.596138 -0.746601 -1.238075 0.628334 -2.873497 2.557405 -0.325004 0.448412 -1.891448 3.313391 -5.659066 6.397789 1.630042 -0.349351 -0.006513 2.123297
wb_dma_wb_slv/always_1/stmt_1 -0.831811 2.789313 5.467360 -2.395595 -4.260371 -5.078583 -2.198900 1.933519 0.909872 4.004710 -1.158218 2.118334 -0.119940 1.945458 -4.342743 2.264817 -2.518046 -1.165440 -0.055322 2.135393
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.186821 1.571533 0.587804 0.220574 -0.391848 -1.110570 1.713433 1.189042 1.363583 -0.834971 0.225018 -1.491727 1.680743 0.439556 -0.838864 -2.775809 2.422667 -1.437861 -3.334576 3.193665
wb_dma_rf/wire_ch0_am0 -0.242958 -1.851079 1.709911 0.416274 -0.446014 1.452304 -0.928582 0.399656 0.493650 -1.644227 -0.511813 -1.236489 2.112227 0.525600 0.302928 -0.076668 -1.653242 -0.272082 -1.353275 1.003316
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -6.068300 1.698019 0.651112 0.241578 -0.424124 -1.160350 1.614483 1.205053 1.378569 -0.859713 0.138542 -1.390575 1.659310 0.429881 -0.889620 -2.780704 2.417328 -1.517412 -3.407217 3.140870
wb_dma_wb_mast/wire_mast_drdy -2.043273 0.985469 -0.374257 1.953638 -0.054078 2.925745 -2.505763 2.941536 -3.624137 -0.311686 -0.174860 -1.453564 -0.555414 -2.206141 3.124546 -0.521108 4.340911 -1.412978 -0.619725 -0.348832
wb_dma_wb_if/wire_mast_pt_out -0.169632 0.591931 -1.523517 0.183749 0.614175 -1.763492 -1.252712 0.839848 -3.024088 1.759688 0.206228 0.614980 -1.988194 1.363108 -2.123948 3.385729 0.295496 -0.142069 -0.741464 1.023105
wb_dma_ch_sel/assign_95_valid/expr_1 -2.658233 3.460009 2.971197 0.986297 -2.902421 0.886160 -1.310408 0.816105 4.108306 0.718876 -3.714011 -0.701396 3.111928 -1.893437 1.795061 1.828758 5.131857 -0.956388 -1.337179 0.808373
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.758868 0.203772 0.569783 -0.869032 0.199032 0.895206 -0.132720 2.247899 -2.205471 -1.131836 0.336397 1.643245 -1.946141 -0.517884 2.331239 -1.645316 -1.066445 -0.126142 1.044910 -0.882822
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.777520 0.172142 0.501455 -0.835992 0.313017 0.979793 -0.118570 2.190989 -2.195455 -1.121505 0.355925 1.678496 -1.963431 -0.404762 2.369288 -1.633802 -1.061809 -0.104206 1.077631 -0.880999
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -4.567848 0.875619 0.062080 -1.672209 -0.440298 0.782631 4.348848 0.709975 -1.645504 0.246716 1.441615 -2.371255 -1.818414 -1.217128 -1.336647 -3.717541 3.638380 -0.371778 -1.034499 2.354464
wb_dma/constraint_slv0_din 1.032427 1.079808 1.272892 0.513376 -0.600316 -3.730531 -1.354029 0.834988 -1.021333 1.209532 -0.745770 0.862927 -1.485729 -0.024968 -1.870128 1.132926 -1.498734 -1.489922 0.302520 -1.639231
wb_dma_de/always_4/if_1/if_1 2.000067 2.565027 1.150818 1.142487 1.162931 1.206897 0.049060 -0.290042 -0.889429 -2.132884 -2.092716 2.697532 -1.329161 0.775433 -0.293237 -1.169556 -1.165074 -1.735296 -3.189063 -0.331429
wb_dma_rf/always_2 3.613321 -0.219327 1.207547 0.773876 -1.122839 -4.586378 -2.148690 1.589791 -3.055681 -1.132770 -2.768694 1.403572 -1.292012 -0.458271 -2.208219 0.098023 -3.303570 -2.435845 -1.863350 -2.155401
wb_dma_rf/inst_u24 -0.396071 -0.021275 0.924560 -0.210884 -0.281319 -0.481124 0.511579 2.607291 -1.253367 -3.231503 -0.954926 0.394948 -1.272977 -1.607061 1.921551 -4.459410 1.161016 -1.329924 -2.303504 -0.099361
wb_dma_rf/always_1 3.622538 2.064171 4.865796 -0.231105 -2.378841 -5.475224 -2.434530 -1.691606 1.155796 4.894758 -1.811810 3.808484 -3.925904 3.598794 -8.485274 5.083065 -0.957959 -1.246810 0.151867 0.460190
wb_dma_ch_sel/always_38 -0.427049 5.469441 -0.506627 1.216271 0.509405 -2.771470 -2.320460 1.700514 2.142750 -0.375669 -1.520658 3.210357 -0.773735 -0.726530 1.275492 2.785031 2.248151 -2.803936 1.384529 -1.074678
wb_dma_ch_sel/always_39 -0.898471 1.573846 -1.025944 1.424970 1.354898 3.322235 2.525503 -1.317091 -1.317090 -3.333565 -0.592574 0.699692 0.151453 -0.870886 0.733190 -4.273744 2.591685 -0.586231 -4.599796 1.135971
wb_dma_ch_sel/always_37 4.160457 0.564170 0.340037 -3.257950 -2.699032 -4.545211 0.332990 -1.341559 1.576447 -0.526399 -0.924935 1.220084 -1.353489 0.817627 -4.070399 0.294490 -0.012296 0.428273 -1.778649 3.559391
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.056440 -0.279832 0.262687 0.644270 -0.532783 -1.246102 0.771446 0.402301 0.858604 -2.324074 -1.279598 -1.312479 0.726657 -1.450488 -0.127859 -3.155961 2.443733 -1.201333 -3.435930 0.698356
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 2.203255 1.042713 3.613411 -1.084573 -2.207264 3.361235 0.154612 -0.816259 1.817464 -3.029860 0.268463 3.536752 2.469162 2.293102 0.232070 -0.879888 -0.187179 0.575147 -3.018158 4.873629
wb_dma/wire_ch0_adr0 -1.990516 -2.663482 3.857197 -1.462088 -5.314956 -2.199949 -1.120317 1.858930 1.699529 0.392253 -2.092308 -4.324141 3.536253 -3.937634 0.620071 -1.863858 1.051552 -0.355882 -0.789867 -0.050466
wb_dma_rf/inst_u21 -0.303862 -0.096547 0.854379 -0.254330 -0.236292 -0.445159 0.517828 2.622434 -1.253055 -3.269781 -0.855904 0.389131 -1.296077 -1.611210 1.964426 -4.497976 1.127599 -1.289643 -2.186366 -0.117981
wb_dma_rf/wire_ch3_adr0 1.813996 -1.635178 -0.945895 -1.574443 0.458713 -1.285319 0.405855 0.201281 -1.697233 -0.187114 0.902763 -0.117353 -4.949774 2.033939 -3.701447 1.742074 1.978980 -0.196492 0.182384 0.797444
wb_dma_ch_rf/input_dma_busy 3.784655 2.503711 -1.405932 -0.841525 0.106151 -5.042079 -0.164868 -2.456547 -0.360344 0.538008 -0.660306 0.823209 -2.218649 0.838044 -4.765543 1.720210 -2.380539 -1.249856 -1.909787 1.394469
wb_dma_ch_sel/assign_134_req_p0 -2.768251 1.453130 -0.390469 -0.805676 0.138819 0.224200 3.378921 -1.106432 -0.735928 0.816958 0.312075 -1.919918 -1.573073 -0.741898 -2.549614 -1.729871 2.118627 -0.810440 -1.183564 1.221318
wb_dma/wire_wb0m_data_o -1.122589 -0.519031 1.224913 -0.112116 1.027873 -1.867843 -0.608398 -1.737224 3.336294 1.479009 2.406425 -0.207702 -0.687715 3.975363 -4.598056 0.165343 -1.437458 -0.514605 -0.076532 4.822641
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.188791 -0.268398 0.312553 0.662157 -0.514253 -1.298298 0.723302 0.392675 0.894794 -2.272766 -1.237069 -1.377676 0.821491 -1.391576 -0.182880 -3.126746 2.358696 -1.194916 -3.453046 0.707073
wb_dma_ch_rf/always_6/if_1 0.531072 0.126181 0.933125 -1.292494 -1.315334 0.147945 -1.258386 1.229658 -0.173642 -1.980762 0.516362 -0.606066 -0.875383 -0.195607 -2.188396 2.728776 2.530056 -2.092480 1.809309 5.201229
wb_dma 0.243891 0.317715 0.782919 -1.129413 -2.854612 -1.170247 -1.602894 0.602883 -2.694380 3.462031 -1.388460 0.350457 -1.311766 3.572069 -6.233606 6.546444 1.421108 -0.426198 -0.667712 1.838110
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.933204 3.940783 0.367260 0.737375 1.259148 3.684471 0.242301 -1.486031 -2.105512 0.304472 0.392994 2.997154 -1.148436 1.240475 -0.063545 0.681124 -0.771715 -0.319659 -0.957882 1.106054
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.770916 0.762058 -0.222564 0.979299 0.554887 -0.960145 -1.333778 -1.840765 1.253473 0.851612 -1.281384 0.617064 0.311838 0.862798 -1.633106 2.506525 -1.762366 -0.566680 -0.208764 -1.007401
assert_wb_dma_rf/input_wb_rf_adr 0.831750 2.487647 -0.172934 -1.130184 -0.784035 -2.118797 1.264444 0.529858 -1.243190 2.722205 -0.762106 2.113372 -2.442841 1.267271 -1.016821 4.435839 0.816105 1.300487 0.101092 -2.607332
wb_dma_ch_rf/always_6/if_1/if_1 0.614102 0.298096 1.156658 -1.329939 -1.389288 -0.045761 -1.484304 1.391492 -0.122146 -1.946416 0.404651 -0.361927 -0.833331 0.006619 -2.271887 2.940632 2.204972 -2.209607 1.770894 5.281910
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.763296 0.180921 0.643570 -0.896624 0.165879 0.858159 -0.228095 2.253631 -2.182909 -0.986273 0.317387 1.642120 -1.956576 -0.364518 2.152838 -1.454585 -1.097464 -0.104350 1.095253 -0.808962
wb_dma_ch_arb/wire_gnt -1.578425 0.728912 -0.999895 -3.944141 -2.189566 0.232731 4.039604 2.521498 -2.252298 -1.400533 1.897494 0.285602 -1.720556 0.322230 -0.869938 -1.140312 4.278871 0.472055 0.638242 4.948241
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.282198 -0.074317 0.774082 -0.219106 -0.280422 -0.316588 0.541706 2.660743 -1.373914 -3.419126 -0.910960 0.365198 -1.217426 -1.767481 2.162331 -4.667649 1.289577 -1.272380 -2.332943 -0.145845
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.514148 0.216437 0.336179 0.864576 0.454732 -0.803823 -2.565661 0.791010 0.260457 -0.358266 -0.313786 0.944497 -0.525512 0.371042 -0.990700 1.987092 -0.377753 -1.922500 1.966415 -0.051933
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.934908 1.559377 -0.930438 1.356285 1.271250 3.180519 2.458783 -1.270091 -1.257946 -3.248723 -0.638804 0.629711 0.171517 -0.809703 0.637416 -4.063350 2.601788 -0.586151 -4.558241 1.174653
wb_dma_rf/always_1/case_1/cond 3.735343 2.148470 4.911469 -0.304419 -2.542846 -5.744882 -2.318664 -1.518415 1.046738 4.718301 -2.003186 3.935689 -3.923941 3.503592 -8.307720 5.047389 -1.014031 -1.212284 -0.001711 0.281613
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.702682 0.203529 0.564969 -0.823152 0.296893 0.924778 -0.133911 2.256574 -2.126963 -1.153403 0.309419 1.670438 -1.998417 -0.344185 2.251840 -1.602224 -1.103763 -0.138965 1.054721 -0.846464
wb_dma_wb_slv/assign_4/expr_1 -0.844631 0.004776 -0.356269 0.078593 0.967911 -2.767846 -1.919317 -0.705743 -0.429736 2.625891 2.341007 0.357230 -2.110091 4.226447 -5.558495 2.913338 -0.363832 -0.513971 -1.176075 5.509174
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.844540 0.538468 -1.841914 -0.288812 -1.406980 2.803671 -1.963763 0.896717 -3.190673 0.848737 1.471546 0.656860 1.219710 -1.726255 3.516199 -0.302563 2.145381 1.526055 0.516619 -0.178314
wb_dma_de/always_3/if_1/stmt_1 -2.614594 1.714581 0.303545 0.214566 0.546731 -0.896649 1.400159 0.536019 -0.206218 1.370528 0.221440 -0.701862 -0.421252 0.241863 -0.705725 1.044090 -0.246734 -0.717170 0.485891 -0.247345
wb_dma_ch_sel/assign_104_valid 0.910936 0.245401 -0.879748 1.117853 -0.722317 -0.912603 -0.363294 -0.768506 -0.124661 -2.356834 -2.321671 -0.741851 1.084278 -3.184714 0.771994 -2.912929 1.485079 -1.222542 -3.467312 -1.381596
wb_dma_ch_rf/always_9/stmt_1 -0.336541 -0.122868 0.779964 -0.169081 -0.194603 -0.394998 0.563907 2.572772 -1.290774 -3.290268 -0.877169 0.325678 -1.234519 -1.681964 1.959706 -4.517496 1.223770 -1.262057 -2.299772 -0.107493
wb_dma_wb_if/input_mast_adr -4.509034 2.004424 0.341910 -0.255207 0.270595 0.155995 1.053436 0.873304 0.681937 1.260952 1.421059 -0.266153 1.142330 1.676275 -0.477391 -0.128255 0.081062 -0.439299 -0.128608 2.480284
assert_wb_dma_ch_arb/input_req -1.576245 1.676361 0.920696 1.020622 0.246442 1.293424 1.531659 -0.512535 -0.078972 -1.992772 -1.134322 0.462929 0.305017 0.195420 -0.755782 -2.290935 1.721131 -1.119361 -4.169219 1.637862
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.903605 -1.380449 -0.806352 -1.222323 -0.681266 1.012636 0.636518 0.890644 -2.777299 0.293283 0.121391 -0.930194 -2.469574 -1.666541 0.467075 -1.469645 2.260214 0.654545 0.376951 -1.527372
wb_dma_wb_if/input_wbm_data_i -3.959724 2.774146 7.004108 0.594670 -5.305454 -2.169447 -3.825683 1.735465 -1.029640 6.081429 -0.872246 -2.891922 2.007853 -2.198529 -2.919440 1.369734 -0.362274 -2.737193 0.767845 0.653593
wb_dma_de/wire_tsz_cnt_is_0_d 1.855493 3.825583 0.563982 0.673893 1.220271 3.486969 0.215817 -1.291545 -1.960838 0.307921 0.339183 2.980467 -1.273841 1.441757 -0.210091 0.828708 -0.810223 -0.355181 -0.892092 1.215305
wb_dma_ch_pri_enc/wire_pri17_out 1.753250 0.178107 0.662558 -0.863122 0.261718 0.877744 -0.160548 2.254376 -2.131073 -1.029228 0.341357 1.698367 -2.025500 -0.313334 2.201320 -1.481931 -1.180192 -0.112288 1.143938 -0.830141
wb_dma_ch_sel_checker/input_ch_sel_r 0.589216 -0.149717 0.959803 -0.956738 -1.936392 -0.627039 -0.701771 1.556572 -1.144629 0.327968 -0.293802 -0.186633 0.128284 -1.687451 1.172861 -0.529546 0.197651 0.073775 0.543976 -0.513192
wb_dma_ch_sel/assign_119_valid 0.833796 0.270191 -0.713563 1.047587 -0.828613 -0.814261 -0.272555 -0.780649 -0.094771 -2.286917 -2.298021 -0.709942 1.086812 -3.041768 0.616949 -2.806034 1.543154 -1.185953 -3.472308 -1.187113
wb_dma_inc30r/input_in 1.013703 0.617573 -0.620731 -4.214277 -2.157168 -0.333319 4.703511 -0.580285 0.989417 0.785974 0.180284 -0.835143 -3.485597 -0.938406 -2.389642 2.093202 5.254161 1.343604 3.222906 2.047892
wb_dma_ch_pri_enc/inst_u15 1.739457 0.189431 0.562955 -0.839897 0.286885 0.985421 -0.157784 2.233741 -2.178625 -1.114127 0.352905 1.654468 -1.982528 -0.463206 2.364481 -1.634422 -1.148388 -0.092932 1.121740 -0.912431
wb_dma_ch_pri_enc/inst_u14 1.761710 0.151913 0.480521 -0.816756 0.316939 0.978110 -0.139063 2.207963 -2.199962 -1.103681 0.401036 1.664457 -1.978956 -0.426497 2.364299 -1.651215 -1.106757 -0.087724 1.091683 -0.901695
wb_dma_ch_pri_enc/inst_u17 1.748463 0.240516 0.583746 -0.846978 0.186565 0.890218 -0.196309 2.263732 -2.171535 -1.054241 0.279445 1.678646 -1.917318 -0.435485 2.249733 -1.529904 -1.088012 -0.110446 1.051459 -0.819132
wb_dma_de/wire_dma_err -0.264380 -0.081187 0.779232 -0.206633 -0.148663 -0.267840 0.557870 2.642409 -1.355654 -3.389396 -0.850697 0.427763 -1.289929 -1.699299 2.142110 -4.677949 1.215244 -1.284289 -2.261607 -0.183301
wb_dma_ch_pri_enc/inst_u11 1.704181 0.162634 0.436852 -0.743917 0.336641 1.041658 -0.129466 2.089043 -2.122759 -1.124322 0.324015 1.610878 -1.860506 -0.430097 2.347547 -1.623975 -1.037045 -0.098310 1.006785 -0.879219
wb_dma_ch_pri_enc/inst_u10 1.739475 0.222676 0.594689 -0.861341 0.301584 0.983308 -0.071131 2.345813 -2.206915 -1.297559 0.311177 1.715464 -2.046282 -0.498315 2.422284 -1.858550 -1.072072 -0.175073 1.004081 -0.875382
wb_dma_ch_pri_enc/inst_u13 1.699458 0.180773 0.559962 -0.798959 0.297467 0.912988 -0.154530 2.179189 -2.108399 -1.072374 0.354445 1.641154 -1.947839 -0.380149 2.189988 -1.523766 -1.129024 -0.112713 1.082614 -0.874738
wb_dma_ch_pri_enc/inst_u12 1.706500 0.194376 0.460444 -0.760267 0.338571 1.031695 -0.081149 2.103312 -2.167911 -1.174417 0.354287 1.609491 -1.894420 -0.456223 2.281135 -1.682213 -1.003683 -0.085843 0.977314 -0.850266
wb_dma_ch_pri_enc/inst_u19 1.717280 0.227097 0.513169 -0.832410 0.322325 0.977280 -0.121372 2.237772 -2.204803 -1.161688 0.362672 1.679475 -1.976175 -0.459645 2.404003 -1.700760 -1.097859 -0.152622 1.026350 -0.902450
wb_dma_ch_pri_enc/inst_u18 1.779383 0.163079 0.441202 -0.858520 0.268762 1.024141 -0.129911 2.178286 -2.213130 -1.137207 0.334870 1.654748 -1.951666 -0.487406 2.320804 -1.630625 -0.994577 -0.064477 1.078808 -0.896837
wb_dma_ch_sel/assign_110_valid 0.965707 0.209706 -0.825186 1.070605 -0.715161 -0.775013 -0.283322 -0.924902 -0.067670 -2.252649 -2.317689 -0.699773 1.062296 -2.931420 0.532118 -2.677523 1.509358 -1.177688 -3.436198 -1.219604
wb_dma_rf/inst_u30 -0.401812 -0.043431 0.832355 -0.181263 -0.346852 -0.438645 0.460915 2.556923 -1.239071 -3.188251 -0.903051 0.313165 -1.157830 -1.708883 1.934033 -4.466828 1.258859 -1.275119 -2.283881 -0.086602
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.620389 0.550517 -1.172004 -1.056623 -2.026710 -2.751751 -0.540469 1.653127 -0.825185 -0.326515 -0.204296 -0.780674 -0.174452 -5.154559 3.405535 -3.047789 2.339695 0.103470 0.863546 -2.223644
wb_dma_ch_pri_enc/wire_pri6_out 1.714708 0.150137 0.426282 -0.797919 0.321246 1.077148 -0.065054 2.166240 -2.253934 -1.192063 0.383555 1.623292 -1.920850 -0.506324 2.413582 -1.766341 -1.045313 -0.065054 1.012094 -0.892156
wb_dma_rf/assign_6_csr_we 3.709672 -0.589868 0.570292 0.182386 -1.401199 -4.590370 -0.120120 0.742476 -3.270640 -1.070329 -2.735703 0.575541 -0.910541 -1.100425 -1.451064 -1.850447 -3.302821 -0.841613 -3.781249 -2.541155
wb_dma_de/assign_82_rd_ack 1.326797 3.403079 0.212310 1.523405 0.701592 2.675649 -2.149218 -0.047631 -1.661048 -0.552511 -0.799670 3.310928 0.065166 1.509864 0.989387 0.345858 -0.131100 -0.850125 -2.957294 0.363744
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 3.453519 -2.092592 -1.509410 -1.147449 -1.923170 0.547024 0.083062 0.784058 -4.554300 -1.269727 -0.279348 0.010058 0.544651 -2.296436 1.079506 -1.251208 -0.507195 0.946624 -0.229273 -0.361172
wb_dma_ch_sel/assign_96_valid -0.809695 1.496718 3.034534 0.370252 -3.257473 -0.666266 0.722983 0.710296 2.771398 -0.911962 -5.119931 -1.258719 2.867967 -2.513268 -0.081578 1.020585 2.826572 -1.383997 -1.735089 0.704873
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.688486 0.192975 0.498140 -0.800980 0.273687 1.000730 -0.098730 2.204529 -2.137447 -1.168811 0.350370 1.591625 -1.891717 -0.475970 2.360879 -1.676379 -0.997373 -0.092743 0.970471 -0.839789
wb_dma_de/reg_next_ch 3.600174 2.463898 -1.664056 -0.195294 -1.621722 -2.176109 -1.498408 0.670325 0.170050 -1.792670 -2.380647 3.289880 0.812283 -1.081119 1.684738 0.966737 1.680001 -0.010056 -1.644300 -0.354802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.552326 0.457449 1.440283 -0.337141 1.183156 -0.371986 -0.408989 1.573811 0.091110 -0.193378 0.151781 1.731364 -2.021708 2.282303 -0.181850 0.672298 -2.223600 -0.658192 1.019503 0.080662
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.520074 0.455359 1.481962 -0.339594 1.189040 -0.403728 -0.433658 1.564995 0.137978 -0.172278 0.167982 1.724706 -2.033600 2.324934 -0.245070 0.795701 -2.255320 -0.677264 1.035705 0.087957
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.293520 -1.961699 -1.381958 -1.075550 -1.964248 0.477751 0.030405 0.800090 -4.440273 -1.215882 -0.309113 0.043719 0.627311 -2.243761 1.040526 -1.169186 -0.511290 0.924997 -0.306651 -0.326559
wb_dma_ch_rf/assign_24_ch_txsz_dewe -1.361051 3.442270 -1.890125 3.555720 2.034845 2.467252 -2.333433 -2.515341 0.052295 0.199111 0.192871 1.261410 3.392349 -0.001096 2.074960 -1.227984 -0.976439 -0.598412 -3.674275 -0.899852
assert_wb_dma_ch_arb -1.626662 1.730095 0.880963 1.021203 0.271204 1.283853 1.540587 -0.452736 -0.093814 -2.036061 -1.156280 0.497461 0.332902 0.177418 -0.655367 -2.401918 1.765943 -1.132797 -4.226832 1.634110
wb_dma/wire_csr 0.947682 -2.788414 0.922497 -0.564759 -2.893245 -0.061080 -3.408134 0.760267 -0.426201 0.535590 -2.577010 1.050803 3.704234 3.296034 -2.613102 1.688626 -2.002942 0.473376 -3.336650 1.981144
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.514531 0.438874 1.464609 -0.339628 1.168455 -0.400803 -0.399453 1.554250 0.109609 -0.188205 0.128601 1.741487 -2.039027 2.298180 -0.298305 0.696457 -2.203478 -0.688624 0.996575 0.077055
wb_dma_wb_if/input_mast_din -1.193035 0.565664 0.405923 0.236082 -1.574440 3.122993 -3.108043 1.127243 -2.122480 2.183894 2.440173 0.903142 3.390609 1.357853 2.642684 1.766846 -0.497691 1.667671 -0.190312 1.414866
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.660005 -1.915033 -0.625418 -0.304321 -0.802998 -2.611134 -0.791619 0.918678 0.973253 -0.325500 -0.120846 -1.865346 0.503861 -1.657483 0.631679 -0.931726 0.680831 -0.183028 0.641265 -0.922125
wb_dma_ch_rf/reg_sw_pointer_r 1.464638 3.213787 -2.058524 -0.548413 -0.876781 -3.550695 0.815921 1.640170 -0.439727 0.069348 -2.242615 3.369647 -0.564736 0.308970 0.864374 3.252824 1.432057 0.440079 -0.854170 -1.951790
wb_dma_ch_sel/assign_142_req_p0 -1.508198 1.969601 -0.745642 1.413021 -0.051015 -1.510040 1.124884 -0.523055 -0.394737 -1.113400 -2.165598 -1.316587 0.698868 -2.863683 0.007420 -1.830790 1.401798 -1.912038 -3.126924 -1.579071
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.942741 1.658441 0.624745 0.218121 -0.476633 -1.185611 1.482881 1.262146 1.235663 -0.794031 0.136946 -1.345823 1.634155 0.399213 -0.842026 -2.706043 2.336984 -1.484187 -3.327739 3.093074
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.661395 -0.140060 -1.913103 0.413984 1.143930 2.045458 0.998711 -0.872381 -1.199453 -1.288997 0.526838 0.185157 -0.136323 -1.021973 1.455298 -1.888748 0.874272 0.529170 -0.463450 -0.437818
wb_dma_rf 1.619858 1.309475 1.467006 -1.695254 -2.755508 -1.832478 -0.793950 -0.242143 -1.120803 3.650295 -1.985160 -0.108305 -1.491610 2.271287 -5.821809 5.483597 1.232890 -0.252332 -0.303702 2.472554
wb_dma_de/assign_6_adr0_cnt_next/expr_1 1.662357 -0.275132 0.630098 0.505621 0.681915 -0.065920 0.233267 -1.525963 2.561399 -0.850342 -1.481014 1.820945 0.145871 1.729119 -1.107884 0.860674 -0.206720 0.519727 -1.139238 0.197237
wb_dma_de/reg_chunk_cnt 2.020902 2.619057 1.155728 1.147907 1.014133 1.215327 -0.013462 -0.248744 -0.961288 -2.121213 -2.124075 2.656680 -1.266405 0.654880 -0.251809 -1.171191 -1.129597 -1.737637 -3.261065 -0.272748
wb_dma_de/always_23/block_1/case_1/block_4/if_1 2.047136 1.121286 3.540718 -1.055559 -2.081163 3.201312 0.297934 -0.851346 2.107839 -3.237912 0.217167 3.587225 2.441370 2.296294 0.175813 -1.222058 -0.170882 0.466451 -3.182366 4.935649
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.326993 2.302106 4.075930 -0.895474 -1.709219 2.888971 1.420112 -0.309548 1.464198 -2.165759 0.441826 3.077303 2.036934 2.540395 -0.245771 -0.044438 -0.714765 -0.017208 -2.649220 4.630124
wb_dma/input_wb0m_data_i -3.963307 2.890363 7.079273 0.556431 -5.361193 -2.649218 -3.913156 1.765742 -0.940413 6.302488 -0.894848 -2.781251 1.891501 -2.023523 -3.211875 1.487367 -0.560131 -2.850352 0.705392 0.635865
wb_dma_de/always_15/stmt_1 1.059611 2.795717 -1.125770 1.609022 -0.587848 2.914097 -1.754611 -1.424534 -1.871481 -0.180270 -0.915790 1.658823 1.825523 -0.593302 0.988750 -0.012448 1.929835 -0.119937 -3.677458 0.369344
wb_dma/wire_ch7_csr 0.472843 0.252056 0.865702 -0.831719 -2.696980 0.909923 -0.616840 0.369312 -0.540539 1.600621 -2.836630 -0.375491 0.427344 1.145719 -2.983029 5.007186 2.920868 -0.020218 -0.623316 1.688152
wb_dma/input_wb0_ack_i 1.012469 1.106516 0.794465 0.293382 -2.262806 -0.437600 -2.032630 1.989853 -5.121535 1.959097 -0.890413 0.138733 -1.542323 0.967422 -2.901837 7.532892 2.390979 -1.057762 -0.916137 1.414114
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.944654 1.738338 0.609027 0.280900 -0.345266 -1.186121 1.552912 1.217113 1.257244 -0.839331 0.144953 -1.329262 1.612912 0.381606 -0.772462 -2.738382 2.297844 -1.475384 -3.341241 2.999927
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -5.807463 1.475817 0.581174 0.205319 -0.419147 -1.194919 1.500199 1.258049 1.286481 -0.813216 0.140751 -1.416863 1.642213 0.325636 -0.763179 -2.657848 2.311611 -1.413378 -3.144365 2.975995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -5.956203 1.513001 0.557686 0.158367 -0.454104 -1.146777 1.568499 1.196122 1.264301 -0.748942 0.173319 -1.456961 1.612671 0.464312 -0.919042 -2.593127 2.367013 -1.402943 -3.190819 3.089141
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -3.475873 2.055148 1.178981 1.926633 0.844532 0.001309 0.253263 0.072240 0.789006 -1.175731 -0.259173 -0.188504 2.026380 -0.825179 1.405046 -3.962172 -1.003821 -1.524045 -3.464000 -0.103831
wb_dma_ch_sel/assign_125_de_start -0.173060 5.687259 -0.444596 1.327808 0.524783 -2.807101 -2.407027 1.741387 2.030239 -0.518283 -1.661026 3.461427 -0.777731 -0.723879 1.435811 2.688588 2.030521 -2.874364 1.165936 -1.203851
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 3.407465 -2.078934 -1.560800 -1.122151 -1.910390 0.647213 0.174975 0.740052 -4.554550 -1.295915 -0.250327 0.005942 0.551121 -2.352648 1.135429 -1.331461 -0.409837 0.999304 -0.206035 -0.372949
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 2.186761 1.431547 -1.413074 -1.390036 0.175631 -4.021444 0.657479 -0.978425 -1.238668 0.174536 0.617942 0.343033 -2.470765 0.626072 -3.372262 0.165296 -1.401712 -0.576456 -1.186019 1.837005
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.499534 0.423153 1.483918 -0.343993 1.155105 -0.389464 -0.401543 1.601517 0.122099 -0.223818 0.148332 1.725118 -1.999444 2.283507 -0.167894 0.631293 -2.188938 -0.657002 1.010779 0.064457
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.104062 1.399359 -2.061718 -0.696685 -2.450882 -1.242161 -2.690972 1.839022 -1.522749 1.297770 1.038357 -0.020504 1.061803 -4.079867 4.313791 -1.193633 3.344663 0.972089 1.064079 -1.323627
wb_dma_ch_sel/assign_121_valid 0.979838 0.296918 -0.932753 1.088919 -0.790795 -0.769592 -0.275785 -0.780059 -0.284129 -2.469379 -2.358394 -0.624259 1.078039 -3.226235 0.806747 -2.994264 1.735357 -1.185347 -3.635020 -1.299991
wb_dma_inc30r 0.307247 -0.946555 1.415638 -3.465595 -1.985016 1.450497 3.125002 -0.820624 3.857977 -1.212782 -0.449594 -0.087052 -0.250779 2.424515 -2.817311 1.940070 3.432535 1.563092 0.449969 5.009131
wb_dma_ch_sel/always_45/case_1 -1.940537 2.339890 0.487856 -0.568716 1.140467 0.310764 3.839500 -0.925930 -0.727546 2.044969 1.370567 -0.736954 -1.743569 0.094625 -1.778379 1.319623 -0.745634 -0.246145 2.266732 0.618830
wb_dma_ch_sel/assign_117_valid 0.796823 0.352199 -0.770402 1.067388 -0.826824 -0.862816 -0.252266 -0.800311 -0.085544 -2.335388 -2.349596 -0.782781 1.144135 -3.138332 0.629687 -2.876420 1.655897 -1.265367 -3.580702 -1.217849
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.162031 1.423928 -2.016881 -0.697299 -2.419618 -1.133744 -2.612247 1.772300 -1.649745 1.212443 0.934700 -0.028835 1.015658 -4.108124 4.254294 -1.227286 3.364915 0.926722 0.963632 -1.325645
wb_dma/wire_ch3_adr0 1.774121 -1.647721 -0.939806 -1.605311 0.395966 -1.444445 0.383004 0.237152 -1.641184 -0.187828 0.861483 -0.148652 -4.928365 2.030512 -3.791680 1.810062 2.067789 -0.194646 0.186990 0.875135
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -2.515622 1.750236 0.334789 0.161619 0.484372 -0.856945 1.359750 0.501098 -0.265747 1.398401 0.199447 -0.627825 -0.467878 0.283733 -0.743748 1.165559 -0.205913 -0.716495 0.478902 -0.239055
wb_dma_de/always_6/if_1/if_1/cond -0.282799 3.216531 -0.279182 2.220666 0.260530 1.742525 -2.024582 -2.153178 0.344007 0.631234 -1.120580 1.666952 1.934064 1.943527 -1.355026 2.117839 1.016916 -0.701404 -3.926064 1.317285
wb_dma/wire_mast1_pt_out -0.028749 0.526059 -1.548572 0.233123 0.658994 -1.605782 -1.154290 0.778160 -2.877638 1.521693 0.183958 0.681075 -1.971286 1.418691 -2.037573 3.210440 0.359000 -0.096660 -0.831782 1.093970
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.254541 -0.247341 0.334040 0.677483 -0.554171 -1.241446 0.785564 0.393927 0.926925 -2.304420 -1.277094 -1.399317 0.833332 -1.412495 -0.192519 -3.174951 2.440841 -1.248189 -3.518974 0.727348
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.259272 -0.240854 -0.926714 -0.541927 -0.847215 1.373389 0.282461 0.748631 -2.393346 -0.980223 0.223321 -0.012633 -0.002863 -2.741757 2.620775 -2.390617 1.087359 0.553636 0.127312 -0.991635
wb_dma_ch_sel/always_48 -1.516105 0.536603 -1.136153 -4.126704 -2.394141 0.382514 4.118462 2.438395 -2.349021 -1.192992 1.974847 0.199728 -1.776103 0.447815 -1.163382 -0.815367 4.595716 0.630494 0.750596 5.199378
wb_dma_ch_sel/always_43 1.994184 6.415416 0.668344 0.402326 0.754596 2.189639 0.258913 -1.091513 -1.890444 0.932993 0.116341 3.996084 -1.885331 0.189092 0.423928 0.491925 -0.059821 -0.631933 -0.850267 0.799754
wb_dma_ch_sel/always_42 1.289415 -2.837891 0.763828 -0.605457 -2.938472 0.048755 -3.504840 0.749378 -0.661686 0.704850 -2.650691 1.220736 3.548928 3.401038 -2.699005 2.179885 -1.903402 0.663489 -3.131124 1.927030
wb_dma_ch_sel/always_40 3.819268 -1.122861 -1.226990 -1.772001 -1.350742 1.635346 2.407493 -0.628372 -4.899157 -0.549604 0.799995 -0.011187 -0.594870 -2.400197 0.000107 -0.911360 -0.964570 1.311390 1.375584 0.543750
wb_dma_ch_sel/always_47 1.006795 0.571277 -1.114110 -0.423442 0.047670 -0.200231 1.567282 -0.376681 2.463097 -1.777029 -0.895595 1.113014 0.300526 -0.695443 1.470279 -0.037025 1.997763 0.595557 0.475571 -0.329128
wb_dma_ch_sel/always_46 -0.305557 -1.825093 1.829797 0.490331 -0.463648 1.508169 -0.951205 0.379130 0.545020 -1.684733 -0.526470 -1.224089 2.274927 0.564989 0.360350 -0.099218 -1.728286 -0.255353 -1.427849 1.022249
wb_dma_ch_sel/always_45 -1.840120 2.190819 0.476565 -0.542548 1.044821 0.208585 3.686342 -0.891684 -0.696230 1.968252 1.282879 -0.735663 -1.679543 0.123462 -1.715356 1.308038 -0.734393 -0.226611 2.215150 0.601769
wb_dma_ch_sel/always_44 -0.260701 -2.685681 1.683143 -3.288049 -4.496380 -4.766560 0.095916 1.533442 0.379103 1.487799 -0.778563 -3.359471 -2.675389 -2.495107 -3.082609 -0.415119 4.285984 -0.339088 0.535579 -0.061864
wb_dma_ch_sel/assign_152_req_p0/expr_1 -1.500127 1.909445 -0.521841 1.166756 -0.326241 -1.808601 0.937193 -0.261540 -0.426865 -0.781459 -2.092977 -1.330727 0.598496 -2.730510 -0.220616 -1.446701 1.276014 -1.887292 -2.901711 -1.438468
wb_dma_ch_rf/input_ndnr -0.208797 2.841896 -0.578761 -0.076239 -0.563545 4.774634 1.871545 -0.970843 -3.477574 -0.289617 1.373215 0.979567 0.181789 -1.370730 1.302697 -2.039161 3.175659 0.797193 -1.776610 2.365212
wb_dma_de/always_4/if_1/stmt_1 1.466282 2.123092 -0.133700 1.383935 -0.112824 1.540724 0.365024 -1.596959 -1.103087 -1.936331 -2.246615 1.059494 0.595353 -1.526939 0.052498 -1.944273 0.904019 -1.126202 -4.122022 -0.392361
wb_dma_ch_pri_enc/wire_pri4_out 1.718206 0.162490 0.643945 -0.930956 0.198955 0.880236 -0.166117 2.373911 -2.151174 -1.113172 0.289764 1.650852 -2.037207 -0.418284 2.282334 -1.600219 -1.076206 -0.166581 1.082790 -0.857702
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -2.585938 1.683618 0.309629 0.170881 0.517018 -0.863017 1.407986 0.522711 -0.245461 1.337838 0.199489 -0.688101 -0.433942 0.200587 -0.680221 1.058214 -0.221182 -0.723158 0.454849 -0.251340
wb_dma_ch_sel/assign_111_valid 0.866447 0.356539 -0.867008 1.196732 -0.674885 -0.804434 -0.332527 -0.880445 -0.113078 -2.365627 -2.356660 -0.675611 1.176564 -3.067823 0.648766 -2.815668 1.539615 -1.273580 -3.645960 -1.271758
wb_dma_wb_slv/assign_2_pt_sel -1.051284 1.235476 0.854399 -1.165707 -1.794962 -0.340749 -4.300081 1.098806 -1.524346 3.954737 1.860368 2.336477 -1.953833 8.410495 -7.289757 5.476761 1.388444 -0.368042 -1.388989 6.737960
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.358938 5.464746 -2.053624 0.880237 -1.069626 -2.083820 0.322091 -0.268970 1.877775 -0.055939 -1.865384 1.160425 1.658656 -3.364363 2.687750 0.084149 4.618099 -0.622860 -1.912414 -1.440354
wb_dma_ch_sel/assign_144_req_p0 -1.479815 1.807219 -0.510148 1.280892 -0.317944 -1.747767 0.865974 -0.342801 -0.363764 -0.805147 -2.093086 -1.352780 0.718487 -2.815971 -0.087155 -1.536437 1.158446 -1.818107 -2.881467 -1.588492
wb_dma_de/input_pointer 3.762917 -1.118208 -1.185659 -1.799108 -1.340934 1.556012 2.467503 -0.652886 -4.782671 -0.406141 0.798547 -0.076617 -0.727582 -2.351371 -0.132380 -0.791584 -0.907411 1.308609 1.517803 0.566352
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.082099 -1.363049 -2.375613 -0.516066 -2.009676 0.212885 -2.639788 1.756682 -2.087808 0.364001 1.325064 -1.189995 1.709023 -3.310979 4.087746 -1.408298 2.723528 1.291931 1.018667 -1.071533
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.676320 -1.097991 -1.759994 -1.496679 -3.058791 -3.107564 -0.709581 1.753214 -3.203256 -0.784863 -0.668664 -0.644235 0.573499 -4.859992 2.190864 -2.200090 0.859640 0.543370 0.301319 -1.524613
wb_dma_ch_rf/input_wb_rf_adr -4.298840 5.448879 3.684068 -3.012272 -4.380735 -3.101252 -0.239830 3.299896 0.410119 2.741724 -0.336914 -0.879602 3.546567 -1.561545 2.212670 0.873685 -2.798209 -0.315308 -1.359511 1.165262
wb_dma_ch_sel/input_pointer0 1.815838 0.562927 -0.699173 -1.289998 -0.087882 2.520637 2.874372 -0.803849 -2.783254 -0.187872 1.457482 -0.082124 -1.419173 -2.681126 1.351127 -2.027304 0.467777 0.983176 1.975246 -0.006021
wb_dma_ch_sel/input_pointer1 1.310604 -0.262549 -0.924982 -0.575399 -0.850280 1.398470 0.255466 0.723544 -2.369465 -0.960834 0.240361 0.008741 -0.002559 -2.735173 2.641830 -2.364284 1.060879 0.582013 0.155533 -1.019253
wb_dma_ch_sel/input_pointer2 0.646662 -0.177340 0.995534 -0.999132 -1.991869 -0.670471 -0.707632 1.587192 -1.144431 0.350014 -0.304675 -0.199539 0.137141 -1.667682 1.176722 -0.447109 0.212498 0.039772 0.637130 -0.527011
wb_dma_ch_sel/input_pointer3 3.360537 -2.065706 -1.463337 -1.157553 -1.953258 0.575817 0.071334 0.817294 -4.516305 -1.288709 -0.260880 -0.003229 0.608020 -2.328094 1.070274 -1.302481 -0.510678 0.986972 -0.257185 -0.343407
wb_dma_de/reg_chunk_0 1.965806 2.575270 1.040092 1.197789 1.159557 1.374914 0.095345 -0.380161 -0.935670 -2.244573 -2.089208 2.664546 -1.240361 0.657648 -0.167271 -1.339267 -1.070129 -1.702638 -3.338294 -0.305401
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -3.597854 2.082571 1.238825 1.954196 0.896273 -0.004547 0.283494 0.077298 0.805650 -1.210767 -0.241048 -0.203231 2.029337 -0.880959 1.484607 -4.156387 -1.083608 -1.563558 -3.529670 -0.134615
wb_dma_ch_sel/assign_151_req_p0/expr_1 -1.591444 1.853242 -0.555651 1.312486 -0.150561 -1.685251 0.967883 -0.359427 -0.339832 -0.877409 -2.052755 -1.349739 0.668562 -2.790433 -0.051403 -1.578468 1.178915 -1.860326 -2.862411 -1.550172
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.620384 1.890414 -0.524930 1.228028 -0.250134 -1.683109 1.100797 -0.433025 -0.281434 -0.822955 -2.112092 -1.369307 0.624928 -2.667764 -0.258379 -1.446331 1.309271 -1.845830 -2.888014 -1.444946
wb_dma_ch_sel/reg_am0 -0.304750 -1.862247 1.811215 0.439141 -0.449467 1.530654 -0.969845 0.419891 0.492645 -1.750969 -0.525630 -1.254319 2.273567 0.539323 0.436814 -0.146583 -1.700658 -0.258974 -1.412669 1.019211
wb_dma/assign_2_dma_req 2.301867 -0.397276 -2.658623 -1.249611 -3.466501 -1.820662 -2.794706 1.841855 -3.832849 0.796178 0.510492 -0.022734 1.672330 -3.820358 2.960624 -0.348286 1.828950 1.386271 0.636315 -0.748383
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.767468 -0.135687 0.803900 -2.202394 1.028345 1.705075 2.746915 0.918012 -2.912795 0.630243 1.297937 0.591260 -5.526052 0.365913 -0.806471 -0.666778 -0.237717 0.324826 2.832139 -0.435210
wb_dma_ch_rf/wire_ch_csr 1.031569 0.805513 0.817580 -0.911318 -2.112520 -2.548111 -1.464171 -0.309763 0.139927 1.921114 -0.599183 -0.720038 -0.513389 1.864163 -5.272809 3.160896 1.031880 -1.135046 -1.289868 4.663737
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.449741 0.182338 0.769401 -2.080404 -3.078182 0.049978 1.208956 0.733221 1.110098 2.267099 -0.603666 -2.270619 1.834906 -2.130422 0.560302 0.234681 2.353644 0.948205 1.741039 0.745139
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.489366 0.476717 1.466264 -0.325735 1.138466 -0.406962 -0.380977 1.574605 0.112923 -0.207789 0.114663 1.720261 -2.018671 2.304329 -0.227607 0.661206 -2.202685 -0.677226 0.942069 0.118684
wb_dma_ch_sel/assign_118_valid 0.852835 0.314252 -0.801232 1.072016 -0.739450 -0.825138 -0.297338 -0.845149 -0.075692 -2.245475 -2.327788 -0.665450 1.120640 -2.993044 0.526838 -2.736600 1.556609 -1.208030 -3.532369 -1.205798
wb_dma_ch_rf/input_de_adr1_we -2.546012 1.718665 0.338019 0.216636 0.544617 -0.851914 1.336461 0.539541 -0.247931 1.417058 0.212823 -0.652676 -0.410503 0.248527 -0.702487 1.102841 -0.261704 -0.734041 0.450514 -0.285220
wb_dma_de/always_8/stmt_1/expr_1 2.020024 2.618211 1.148531 1.079099 1.134911 1.329777 0.087869 -0.101528 -1.045946 -2.324736 -2.076939 2.800538 -1.436504 0.697259 -0.093311 -1.366450 -1.104848 -1.725435 -3.245002 -0.251532
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.413097 1.087554 2.348725 -2.632381 -4.280059 -2.276340 3.385497 -0.442973 -1.646697 4.789753 0.226732 -1.593176 -0.431140 1.167127 -2.550121 3.453326 2.243101 3.917977 -3.156694 1.213587
wb_dma_de/always_2/if_1/stmt_1 -0.060683 -2.789923 1.745974 -3.415208 -4.580690 -4.723941 0.240240 1.488935 0.306848 1.409056 -0.746882 -3.420582 -2.810701 -2.703994 -3.070050 -0.701274 4.246511 -0.302524 0.578324 -0.161016
wb_dma_de/assign_65_done/expr_1 1.510251 3.345402 0.134627 1.450146 0.620948 2.674356 -2.142343 -0.060767 -1.759053 -0.539495 -0.787639 3.286246 -0.040265 1.410164 0.990493 0.426977 -0.071437 -0.762367 -2.895341 0.361635
wb_dma_ch_sel/reg_de_start_r -0.627259 5.881626 -0.896069 0.638763 -0.050900 -2.237131 -0.176552 1.080920 1.719265 -0.276766 -1.794538 2.709730 -0.158922 -1.323893 2.480389 0.892290 2.830981 -1.187009 -1.083425 -1.276077
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.484026 0.423537 1.402088 -0.323874 1.085022 -0.415396 -0.421577 1.489127 0.110529 -0.191288 0.117520 1.630772 -1.956815 2.199106 -0.230249 0.670668 -2.110353 -0.611908 0.954272 0.093564
wb_dma_wb_mast/assign_1 -4.896417 2.794297 2.001665 -0.339476 -0.180336 2.642803 -2.181429 3.412668 -1.283970 2.827883 3.742985 2.051137 2.398969 4.599198 2.047836 1.814236 -2.362118 0.531412 0.496144 3.534893
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 3.818184 -1.256853 -1.178365 -1.837361 -1.449850 1.546901 2.393277 -0.578272 -4.875268 -0.423591 0.794793 -0.128879 -0.585068 -2.358293 -0.078583 -0.761322 -0.948926 1.370733 1.534941 0.587276
wb_dma_de/input_txsz 1.884634 6.477959 0.798337 0.511545 0.760658 1.966863 0.102923 -1.121984 -1.570155 1.050220 -0.004285 4.012057 -1.914976 0.423209 0.235273 0.738149 -0.079991 -0.732092 -0.924393 0.819660
wb_dma_ch_rf/wire_pointer_s 0.422423 -0.489512 0.559956 -0.857335 -1.006242 0.081878 0.339078 0.118222 -1.186145 2.390433 -0.597496 -0.863350 -0.962187 1.444652 -1.866369 3.109454 0.927016 1.217722 0.012240 0.194496
wb_dma_ch_sel/reg_ndnr -0.182813 2.683388 -0.612778 -0.072786 -0.618510 4.766749 1.824487 -0.953615 -3.485804 -0.248431 1.434940 0.860919 0.227859 -1.524972 1.463055 -2.054724 3.178777 0.842148 -1.650079 2.233155
wb_dma_ch_rf/assign_26_ch_adr1_dewe -2.698084 1.742548 0.324470 0.235551 0.575890 -0.883058 1.446287 0.491126 -0.175547 1.319029 0.204817 -0.714904 -0.372981 0.164196 -0.631033 0.988152 -0.213804 -0.762542 0.400246 -0.278667
wb_dma_ch_sel/reg_txsz 1.972697 6.383110 0.728845 0.472192 0.774847 1.970461 0.188984 -1.271029 -1.605698 1.048183 -0.021129 3.901767 -1.861291 0.291918 0.216564 0.684989 -0.158232 -0.682303 -0.867947 0.738367
wb_dma_rf/always_1/case_1/stmt_10 0.258996 2.344967 0.434685 -0.387620 -0.253878 -0.672478 0.561200 -0.099664 -1.124085 2.292334 -0.012374 0.996304 -1.507827 0.076731 -0.197001 2.668425 -0.233394 0.600175 0.588768 -1.992963
wb_dma_ch_pri_enc/inst_u28 1.768769 0.174703 0.555239 -0.849116 0.326574 0.992083 -0.107195 2.302255 -2.223084 -1.220201 0.367116 1.707743 -2.051688 -0.372282 2.371009 -1.735328 -1.169044 -0.117372 1.071771 -0.878741
wb_dma_ch_pri_enc/inst_u29 1.663242 0.200223 0.618271 -0.845384 0.328426 0.893407 -0.130762 2.209814 -2.063465 -1.093486 0.358858 1.667575 -1.994013 -0.330693 2.205873 -1.568307 -1.159203 -0.152003 1.059911 -0.834925
wb_dma/wire_de_adr1 0.657314 0.788902 0.147948 -0.767560 0.629005 1.230166 2.477764 -1.429432 -0.575197 0.641852 1.180587 -0.034312 -1.301050 -0.136857 -1.029532 0.265809 -0.487554 0.462026 1.758443 0.908830
wb_dma/wire_de_adr0 1.168820 -4.119931 3.121818 -2.570673 -3.969375 -3.171322 -0.378993 0.643081 2.202720 -0.641478 -2.253458 -2.478099 -1.166754 -0.181294 -3.829756 0.686333 2.829649 -0.012616 -1.542393 1.192949
wb_dma_de/always_18/stmt_1/expr_1 -3.742049 2.281403 -0.080297 2.160274 0.869369 1.425931 0.309248 0.858061 -2.302830 2.268119 -0.538608 -2.985010 -0.699448 -1.590893 -0.167999 2.868843 2.452708 -1.902636 1.135306 -0.945993
wb_dma_ch_arb/always_1/if_1 -1.632466 0.521299 -0.981262 -4.131444 -2.293440 0.138645 4.125685 2.509128 -2.249032 -1.135036 1.913863 0.148139 -1.883182 0.465031 -1.244897 -0.868372 4.343049 0.524333 0.781064 5.020942
wb_dma_ch_pri_enc/inst_u20 1.722268 0.172306 0.432087 -0.777024 0.392277 1.068673 -0.059186 2.130123 -2.231391 -1.233396 0.369891 1.674625 -1.914122 -0.497588 2.451066 -1.782158 -1.114664 -0.105811 1.012436 -0.925652
wb_dma_ch_pri_enc/inst_u21 1.763195 0.155417 0.535274 -0.855127 0.226034 0.907127 -0.123881 2.169428 -2.192648 -1.044199 0.306472 1.606416 -1.933365 -0.428518 2.225078 -1.537417 -1.043014 -0.097739 1.033970 -0.826652
wb_dma_ch_pri_enc/inst_u22 1.742286 0.206459 0.543521 -0.782683 0.412849 0.994276 -0.108014 2.198771 -2.159987 -1.183184 0.366792 1.709983 -2.030794 -0.344351 2.340245 -1.655354 -1.166099 -0.166872 1.063140 -0.856585
wb_dma_ch_pri_enc/inst_u23 1.728837 0.188900 0.506941 -0.830115 0.309381 0.961323 -0.126956 2.212999 -2.152527 -1.136040 0.348749 1.686357 -1.972532 -0.418556 2.318701 -1.670612 -1.130883 -0.133549 1.061173 -0.905396
wb_dma_ch_pri_enc/inst_u24 1.675749 0.208472 0.557949 -0.798942 0.375067 0.972215 -0.110560 2.199120 -2.101278 -1.174918 0.326574 1.692522 -1.945735 -0.376797 2.285353 -1.680411 -1.149302 -0.125927 1.024261 -0.892037
wb_dma_ch_pri_enc/inst_u25 1.782006 0.167117 0.415735 -0.781479 0.395840 1.047267 -0.124038 2.209135 -2.249748 -1.198408 0.410213 1.728750 -2.010071 -0.416495 2.427298 -1.725441 -1.103375 -0.094886 1.049983 -0.889943
wb_dma_ch_pri_enc/inst_u26 1.660926 0.199431 0.514571 -0.780510 0.359184 0.957152 -0.093510 2.155351 -2.075067 -1.129242 0.319206 1.623418 -1.907298 -0.406755 2.251145 -1.646286 -1.088225 -0.138671 0.984345 -0.847045
wb_dma_ch_pri_enc/inst_u27 1.732998 0.201123 0.610758 -0.867022 0.326462 0.908528 -0.102523 2.270676 -2.100862 -1.170381 0.335124 1.714659 -2.068469 -0.319087 2.265011 -1.594422 -1.160799 -0.167124 1.085997 -0.851415
wb_dma/wire_dma_busy 4.131966 2.204818 -3.198648 -0.374695 1.403846 -3.014503 0.696034 -3.399695 -1.213268 -0.222889 0.039303 0.849934 -2.204437 0.199796 -3.476212 0.401849 -1.902084 -0.614842 -1.935215 0.775220
wb_dma_ch_sel/reg_ack_o 2.282043 -0.335775 -2.556625 -1.298047 -3.505615 -2.033778 -2.856357 1.863614 -3.737088 0.970456 0.499127 0.009118 1.588926 -3.635426 2.730565 -0.053526 1.772443 1.366324 0.721932 -0.674622
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.659155 -0.156510 -1.976834 0.447555 1.129438 2.078935 1.007830 -0.900774 -1.242653 -1.304659 0.562050 0.155914 -0.145783 -1.053726 1.453996 -1.914324 0.869899 0.524806 -0.474752 -0.471461
wb_dma_rf/reg_csr_r 3.660804 -0.246791 1.082804 0.888230 -0.936771 -4.868836 -2.194386 1.518116 -2.948966 -1.241817 -2.762526 1.413467 -1.356411 -0.498462 -2.331255 -0.051358 -3.460688 -2.535069 -1.925089 -2.240557
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.237044 -0.159703 0.331849 0.730551 -0.520653 -1.230738 0.709014 0.395971 0.876380 -2.221657 -1.238330 -1.328135 0.847602 -1.337112 -0.157289 -3.124499 2.271641 -1.238361 -3.516229 0.722126
assert_wb_dma_ch_sel 0.681466 -0.134442 -1.996466 0.453153 1.169904 2.135463 1.005896 -0.871230 -1.273217 -1.361448 0.547840 0.189855 -0.135192 -1.064607 1.542492 -1.937912 0.880546 0.549140 -0.478029 -0.457720
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.318461 3.885811 -1.522754 0.101777 -0.947636 -2.842245 -0.207323 1.180031 -0.123290 -0.765338 -2.128036 2.632887 0.505662 -1.207142 1.552684 1.498872 1.241664 -0.674310 -1.151941 -0.940540
wb_dma_ch_sel/inst_ch2 0.611803 -0.138565 0.979538 -0.946098 -1.944585 -0.571283 -0.683656 1.593088 -1.156325 0.269833 -0.298310 -0.200253 0.124794 -1.738215 1.300250 -0.602012 0.203690 0.066670 0.573557 -0.583469
assert_wb_dma_ch_arb/input_grant0 -1.593034 1.717044 0.904465 1.044251 0.216026 1.244632 1.471978 -0.459888 -0.090912 -1.991261 -1.137820 0.497008 0.341937 0.146889 -0.672137 -2.349098 1.734151 -1.107001 -4.182891 1.609032
wb_dma_ch_sel/assign_122_valid 0.740150 0.342572 -0.839917 1.205139 -0.680070 -0.814024 -0.261633 -0.856386 -0.067422 -2.391926 -2.368453 -0.739624 1.173981 -3.138841 0.760715 -3.011337 1.572621 -1.268058 -3.671818 -1.284131
wb_dma_rf/wire_dma_abort -0.405577 -0.129949 0.866873 -0.255476 -0.370710 -0.514527 0.439669 2.645974 -1.256077 -3.206775 -0.920696 0.256021 -1.164755 -1.724879 1.939551 -4.455066 1.247545 -1.264293 -2.227938 -0.125215
wb_dma_de/assign_67_dma_done_all/expr_1 0.956378 2.986477 -1.152630 1.731137 -0.428754 2.940434 -1.719433 -1.430741 -1.749039 -0.389732 -1.005378 1.637020 1.884480 -0.714299 1.161634 -0.305326 1.900380 -0.238434 -3.804183 0.246684
wb_dma_de/always_4/if_1/cond 2.110667 2.526722 1.053765 1.099035 1.087932 1.331781 0.016163 -0.165538 -1.078746 -2.217635 -2.069287 2.680808 -1.302523 0.550170 0.033424 -1.366024 -1.166417 -1.693942 -3.132193 -0.446030
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.130137 1.581837 -0.806368 -1.645069 0.276218 1.655455 3.455265 -1.357190 2.890076 -1.214511 1.279346 1.520764 0.582047 0.633062 0.676980 -0.771673 1.779920 1.314103 1.638754 3.153331
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.252188 -0.145092 0.326873 0.722768 -0.474304 -1.220967 0.729191 0.360088 0.907701 -2.236527 -1.234380 -1.320324 0.869487 -1.416658 -0.099716 -3.216709 2.220269 -1.223944 -3.500485 0.675407
wb_dma_ch_sel/assign_156_req_p0 -1.848089 2.083335 -0.560368 1.438983 -0.101968 -1.534013 1.085764 -0.356391 -0.324877 -1.023793 -2.049631 -1.364975 0.829033 -2.888369 0.113154 -1.971390 1.264256 -1.933763 -3.178248 -1.531090
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.985352 -1.381305 -0.950391 -1.237366 -0.646840 1.138437 0.685197 0.791113 -2.811094 0.201426 0.200762 -0.840083 -2.447222 -1.693581 0.545197 -1.516076 2.319174 0.690901 0.348973 -1.461043
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.721839 -1.884058 -0.574518 -0.240979 -0.702769 -2.447216 -0.739740 0.915682 0.942225 -0.433168 -0.124258 -1.783299 0.547178 -1.678453 0.688663 -1.094696 0.638020 -0.143540 0.557466 -0.926282
wb_dma_ch_rf/reg_ch_tot_sz_r 1.008024 6.130367 -1.699247 1.636529 1.386270 3.204354 1.223522 -4.064581 -0.933230 0.944649 0.243553 2.570240 -0.080804 -0.298609 -0.553494 0.643073 1.942097 0.022997 -2.252409 1.286109
wb_dma_ch_rf/wire_ch_adr0 1.074886 -4.076679 3.480634 -2.471561 -4.152240 -3.298100 -0.448602 0.641188 2.300603 -0.613223 -2.431951 -2.491081 -1.045762 -0.256465 -3.981427 0.575838 2.693784 -0.132638 -1.789262 1.143112
wb_dma_ch_rf/wire_ch_adr1 -1.580888 4.696363 0.804612 -0.852877 0.522746 -0.467203 3.937941 -0.637800 -1.970299 3.715786 0.874229 0.347736 -2.805760 0.004423 -1.731157 3.669859 -0.568011 0.124071 1.974930 -1.216319
wb_dma_ch_sel/assign_10_pri3 0.647068 -0.151878 -1.933079 0.432233 1.125796 2.037005 0.996922 -0.872811 -1.193574 -1.259856 0.520371 0.185002 -0.097770 -1.008874 1.441544 -1.822845 0.823124 0.528262 -0.461952 -0.439291
wb_dma/wire_ch0_adr1 -2.671617 1.691077 0.322260 0.303128 0.621026 -0.846852 1.392155 0.485283 -0.119440 1.222875 0.153485 -0.725563 -0.325250 0.147857 -0.571276 0.860296 -0.236422 -0.779126 0.330744 -0.357416
wb_dma_ch_pri_enc/wire_pri24_out 1.750932 0.203492 0.552698 -0.798836 0.331127 0.970595 -0.155750 2.222124 -2.208438 -1.143094 0.376525 1.691721 -1.998082 -0.416715 2.345643 -1.665199 -1.145193 -0.142120 1.042452 -0.870965
wb_dma/input_dma_rest_i 2.297562 -1.949200 -0.712424 -0.655799 -1.150628 -0.711911 -0.207499 0.116397 -2.394983 -0.332755 -0.453613 0.034119 0.628696 0.238429 -1.344179 1.046405 -1.510858 0.513514 -0.271007 0.599480
wb_dma_inc30r/assign_1_out -0.272774 -1.750691 1.748524 0.471539 -0.436786 1.480226 -0.958805 0.390525 0.476104 -1.671091 -0.484833 -1.160383 2.169141 0.562965 0.406935 -0.103714 -1.661333 -0.263647 -1.366793 1.016742
wb_dma_ch_sel/assign_133_req_p0 -3.034111 1.491886 -0.223352 -0.741571 0.095098 0.010353 3.252293 -1.019806 -0.486316 0.931319 0.266131 -1.948227 -1.427325 -0.616969 -2.687529 -1.651934 2.062018 -0.886127 -1.238118 1.246234
wb_dma_ch_rf/always_23 -1.781612 2.340872 0.498086 -0.595622 1.042288 0.241345 3.726810 -0.848873 -0.840672 2.090684 1.319969 -0.700390 -1.768233 0.133388 -1.839211 1.472699 -0.698823 -0.207602 2.257785 0.668595
wb_dma_inc30r/reg_out_r -0.841080 1.715127 0.571068 -2.793813 -2.011714 1.315974 4.242714 -1.808127 5.533160 0.525646 -0.795462 0.999835 2.149476 0.237503 -0.164743 0.544084 3.415462 2.391899 1.912830 3.627667
wb_dma/wire_pointer2 0.595450 -0.123232 0.935596 -0.954714 -1.922266 -0.620975 -0.691687 1.510076 -1.123952 0.334823 -0.270376 -0.192579 0.132182 -1.627530 1.181080 -0.505068 0.178494 0.049964 0.548243 -0.514678
wb_dma/wire_pointer3 3.355336 -2.023927 -1.563658 -1.119714 -1.898297 0.673138 0.124558 0.787779 -4.533375 -1.274485 -0.227088 0.015910 0.557079 -2.326526 1.153577 -1.275041 -0.375425 0.980656 -0.210350 -0.369849
wb_dma/wire_pointer0 1.796770 0.486246 -0.815138 -1.261201 -0.076785 2.659711 2.892122 -0.849434 -2.855211 -0.322079 1.473641 -0.108641 -1.301483 -2.833344 1.569718 -2.186310 0.531463 1.042163 1.951211 -0.030867
wb_dma/wire_pointer1 1.256765 -0.277859 -0.930010 -0.527056 -0.871160 1.396303 0.279171 0.704084 -2.336360 -0.949203 0.202394 -0.013077 0.031740 -2.691028 2.567765 -2.346211 1.081926 0.531695 0.097802 -0.975005
wb_dma/wire_mast0_err -0.493754 0.017518 0.931646 -0.163939 -0.236058 -0.429306 0.456748 2.733850 -1.278904 -3.359991 -0.873243 0.389924 -1.166962 -1.777565 2.170164 -4.801219 1.167619 -1.371352 -2.421841 -0.163525
wb_dma_ch_rf/always_26 1.321925 3.335154 -1.787899 -0.571612 -1.173153 -4.003322 0.606547 1.659120 -0.332196 0.384433 -2.389360 3.250484 -0.418249 0.474639 0.449570 3.589708 1.417195 0.326982 -0.949452 -1.849819
wb_dma_de/always_23/block_1/case_1/block_5 7.197685 -1.110549 2.663933 -0.073771 -1.245816 2.024094 -0.707275 -1.316031 -1.031308 -4.290181 -1.085231 4.466267 0.740728 2.755127 -0.993964 1.581058 -2.947379 0.682524 -3.510120 2.322613
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.814013 1.855028 -0.581836 1.285101 -0.112196 -1.491603 1.224963 -0.356370 -0.333359 -1.028535 -1.963271 -1.431410 0.737202 -2.881999 0.146711 -1.950578 1.321860 -1.857716 -2.971081 -1.504619
wb_dma_ch_rf/wire_ch_am0_we -0.218842 -1.794244 1.737149 0.420054 -0.425396 1.465639 -0.936459 0.370927 0.478463 -1.660877 -0.501123 -1.175851 2.156121 0.550135 0.356513 -0.090503 -1.640844 -0.248623 -1.348549 0.980152
wb_dma_ch_rf/always_25 1.299074 0.515736 -1.317730 -1.043930 -0.380679 -1.701689 1.946634 0.459644 1.882501 -0.577191 -1.410910 2.174176 -0.885898 0.917881 0.514663 2.289763 2.355243 1.358099 0.407342 -1.411487
wb_dma/wire_dma_rest 2.232775 -1.866904 -0.673797 -0.621619 -1.176001 -0.789069 -0.269185 0.133486 -2.308822 -0.326615 -0.501132 0.017981 0.622544 0.198485 -1.338353 1.013064 -1.431013 0.438617 -0.347364 0.568922
wb_dma_wb_mast/input_mast_adr -4.339874 1.967146 0.395661 -0.274395 0.230602 0.105403 1.062458 0.847085 0.634336 1.200817 1.381665 -0.230596 1.091994 1.699238 -0.519164 -0.063436 0.060260 -0.394486 -0.141074 2.413904
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.996659 -1.449028 -0.971055 -1.291048 -0.604594 1.152511 0.746870 0.836346 -2.883158 0.187846 0.234707 -0.914277 -2.524371 -1.707894 0.529498 -1.529256 2.379750 0.734288 0.398483 -1.528113
wb_dma_ch_sel/always_44/case_1 -0.102692 -2.804024 1.761299 -3.397868 -4.564494 -4.847451 0.164376 1.528892 0.342426 1.412206 -0.741861 -3.367919 -2.856876 -2.472598 -3.245803 -0.551171 4.254850 -0.367855 0.443289 -0.000723
wb_dma/wire_ch0_am0 -0.341102 -1.902001 1.796608 0.433490 -0.475676 1.471550 -0.940947 0.415055 0.585445 -1.719798 -0.493082 -1.286729 2.280716 0.498483 0.428012 -0.135046 -1.689908 -0.236553 -1.345665 1.001487
wb_dma/wire_ch0_am1 1.042575 0.623886 -1.139839 -0.457578 0.090997 -0.265883 1.574495 -0.386619 2.616092 -1.799769 -0.917699 1.175708 0.328263 -0.688145 1.532103 0.041199 2.070937 0.659758 0.539579 -0.312722
wb_dma_ch_rf/always_19/if_1 1.800939 0.826294 -0.267269 1.072478 0.654517 -0.957495 -1.333093 -1.955870 1.327346 0.759358 -1.384048 0.670459 0.353272 0.853349 -1.640944 2.481752 -1.803283 -0.624689 -0.341951 -1.063797
wb_dma_ch_rf/always_20/if_1/block_1/if_1 1.169800 -4.192505 3.282403 -2.596960 -4.207219 -3.273588 -0.482803 0.704741 2.146566 -0.641453 -2.328840 -2.567840 -1.170666 -0.298944 -3.914298 0.592884 2.941528 -0.086380 -1.614815 1.214684
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 0.256726 -0.776596 5.043706 1.364002 -2.573916 2.327819 1.198684 -0.013084 -2.533714 -0.820221 -3.165631 -2.493572 2.532313 -2.381117 -1.324999 0.612643 -1.902827 -1.764955 -2.210014 0.540370
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.189434 0.563545 -0.355748 1.927788 0.420748 2.168645 -0.918714 0.245218 -1.965967 0.982769 -0.632465 -2.381165 -0.411948 -1.714016 0.375407 1.929778 2.588913 -1.136278 0.844003 -0.689571
wb_dma_de/always_3/if_1 -2.277608 3.117038 -0.418735 -1.565682 0.603681 0.879396 4.631194 -0.781156 2.393155 0.241558 1.482048 0.987585 0.037956 1.024793 -0.216824 0.512172 1.430935 0.670893 2.113754 2.934635
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.516630 0.452277 1.411833 -0.330788 1.108426 -0.393644 -0.394898 1.506192 0.112049 -0.199234 0.128364 1.696679 -1.987798 2.227035 -0.267828 0.677933 -2.126139 -0.639362 0.973044 0.107553
wb_dma_ch_rf/assign_16_ch_adr1_we -2.041440 2.520765 0.480540 -0.524480 1.117304 0.276706 3.901580 -0.916052 -0.744542 2.091544 1.325874 -0.749061 -1.750487 0.057352 -1.798428 1.374184 -0.647298 -0.291576 2.182826 0.692820
wb_dma_wb_if/wire_wbm_data_o -0.974060 -0.511147 1.226079 -0.140948 0.976688 -1.753223 -0.594469 -1.779175 3.245081 1.435567 2.406081 -0.128788 -0.749642 3.792083 -4.465284 -0.009998 -1.317481 -0.467174 -0.072989 4.774933
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.744757 0.198723 0.562726 -0.879474 0.207657 0.880168 -0.135224 2.251391 -2.163225 -1.109655 0.336272 1.641708 -1.952954 -0.467766 2.307401 -1.660603 -1.068847 -0.118752 1.078503 -0.858756
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.825093 1.496672 -1.066735 1.362473 1.337330 3.301084 2.507164 -1.318600 -1.380232 -3.275636 -0.560373 0.682041 0.109189 -0.849583 0.737834 -4.155138 2.603447 -0.520746 -4.529585 1.149958
wb_dma_ch_sel/always_48/case_1/stmt_1 -1.732529 0.220424 -2.182393 -3.933236 -3.411703 0.344650 4.220225 1.163828 -2.575728 -0.851672 1.906490 -1.088886 -0.294395 -1.297031 -1.237562 -1.079541 6.126704 1.140128 -0.021066 5.106497
wb_dma_ch_sel/always_48/case_1/stmt_2 0.495517 0.416934 1.418043 -0.311129 1.140717 -0.375921 -0.447062 1.513583 0.123708 -0.190408 0.144591 1.676280 -1.929149 2.250012 -0.206023 0.704657 -2.150127 -0.664228 0.964652 0.080900
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.654117 -0.135944 -1.913473 0.448242 1.103501 1.973825 0.986133 -0.864357 -1.188793 -1.237823 0.502099 0.186199 -0.121497 -0.979293 1.365158 -1.768051 0.854815 0.498038 -0.459748 -0.415197
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.477923 0.473890 1.461951 -0.289562 1.167885 -0.366014 -0.421977 1.596497 0.130923 -0.241485 0.147149 1.737926 -2.018567 2.261910 -0.186248 0.660361 -2.178816 -0.693619 0.956708 0.095610
wb_dma_ch_pri_enc/wire_pri18_out 1.709288 0.167502 0.563804 -0.816377 0.251208 0.932714 -0.152646 2.223568 -2.124830 -1.142134 0.314363 1.635617 -1.950729 -0.442174 2.336669 -1.632344 -1.098696 -0.126944 1.057466 -0.887769
wb_dma_de/assign_6_adr0_cnt_next 1.688680 -0.320337 0.665127 0.525993 0.688918 -0.077834 0.195951 -1.537929 2.591328 -0.916120 -1.543091 1.825889 0.157048 1.711071 -1.147582 0.806162 -0.235918 0.516518 -1.150504 0.147308
wb_dma_ch_rf/reg_ch_err -0.426098 -0.061482 0.831245 -0.143255 -0.123149 -0.256705 0.564466 2.540206 -1.230386 -3.285933 -0.810763 0.357283 -1.184422 -1.596568 2.059733 -4.592485 1.084490 -1.261122 -2.284585 -0.093062
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.676064 -0.103463 -1.962381 0.469993 1.130290 2.047240 0.986129 -0.872139 -1.226449 -1.294285 0.521632 0.202537 -0.141051 -1.038687 1.446866 -1.835742 0.865227 0.533753 -0.444126 -0.473712
wb_dma_wb_slv/input_wb_addr_i -0.795414 2.207903 3.729992 -1.754603 -3.002806 -4.660654 -2.048095 1.726082 -0.656884 3.984110 -1.045063 2.096235 -0.864558 2.318721 -4.605442 3.994375 -1.999526 -0.623386 -0.611698 2.530283
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.515650 0.425984 1.386051 -0.324576 1.100553 -0.393623 -0.383382 1.504334 0.134972 -0.195442 0.122177 1.679547 -1.925390 2.233607 -0.234267 0.705915 -2.127953 -0.634271 0.973265 0.086227
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.488160 0.460996 1.508711 -0.349129 1.143803 -0.433214 -0.414932 1.602663 0.146617 -0.165110 0.125990 1.706291 -2.013141 2.306741 -0.230066 0.732446 -2.196619 -0.654393 0.977214 0.096906
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.490778 0.481169 1.424621 -0.308306 1.228243 -0.363009 -0.392894 1.549333 0.080328 -0.255233 0.186769 1.726766 -2.012361 2.251334 -0.138963 0.547913 -2.196098 -0.694290 0.946480 0.055316
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.878736 2.961779 -1.041148 1.758260 -0.538165 2.799893 -1.806987 -1.446295 -1.706860 -0.280869 -1.022628 1.595516 1.997848 -0.764629 1.133463 -0.255738 1.873076 -0.282362 -3.890055 0.244566
