// Seed: 1808972749
module module_0 (
    input wire id_0
);
  assign id_2 = id_2;
  id_3 :
  assert property (@(-1 or posedge -1 or posedge -1 or id_3) id_3) force id_2 = -1'h0;
  wire id_4, id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  module_0 modCall_1 (id_1);
  id_3(
      .id_0(1'b0 && 1), .id_1(""), .id_2(), .id_3((id_0)), .id_4(1), .id_5(1 - 1)
  );
  always id_0 = 1;
endmodule
