Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Fri May 27 18:51:43 2022
| Host         : mecha-7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tetris_shell_control_sets_placed.rpt
| Design       : tetris_shell
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      5 |            4 |
|      6 |            1 |
|      8 |            4 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           11 |
| Yes          | No                    | No                     |              44 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+
|       Clock Signal       |                 Enable Signal                 |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_ext_port_IBUF_BUFG  |                                               |                                            |                1 |              2 |
|  clocking/pixel_clk_port | game_controller/FSM_sequential_CS[3]_i_1_n_0  |                                            |                1 |              4 |
|  clocking/pixel_clk_port | game_controller/FSM_sequential_CS_reg[1]_4    | piece_generation/new_color_reg[2]_0        |                2 |              4 |
|  clocking/pixel_clk_port | vga_controller_block/h_block_tc               | vga_controller_block/col_count[4]_i_1_n_0  |                2 |              5 |
|  clocking/pixel_clk_port | vga_controller_block/v_block_enable0_out      |                                            |                2 |              5 |
|  clocking/pixel_clk_port | vga_controller_block/row_count0               | vga_controller_block/row_count[4]_i_1_n_0  |                1 |              5 |
|  clocking/pixel_clk_port | vga_controller_block/h_block_count[4]_i_1_n_0 |                                            |                1 |              5 |
|  clocking/pixel_clk_port | down_counter_block/down_count[5]_i_2_n_0      | game_controller/SR[0]                      |                2 |              6 |
|  clocking/pixel_clk_port |                                               | input_conditioning_down/next_state[0]      |                3 |              8 |
|  clocking/pixel_clk_port |                                               | input_conditioning_left/next_state[0]      |                3 |              8 |
|  clocking/pixel_clk_port |                                               | input_conditioning_right/next_state[0]     |                2 |              8 |
|  clocking/pixel_clk_port |                                               | input_conditioning_up/next_state[0]        |                3 |              8 |
|  clocking/pixel_clk_port | vga_controller_block/h_tc                     |                                            |                4 |             10 |
|  clocking/pixel_clk_port | game_controller/FSM_sequential_CS_reg[1]_4    | game_controller/FSM_sequential_CS_reg[3]_2 |                8 |             16 |
|  clocking/pixel_clk_port | game_controller/FSM_sequential_CS_reg[1]_4    |                                            |               11 |             20 |
|  clocking/pixel_clk_port |                                               |                                            |               36 |             83 |
+--------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+


