// Seed: 1171387625
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_16;
  uwire id_17 = -1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4
    , id_10,
    input wand id_5,
    output wire id_6,
    output wor id_7,
    output supply0 id_8
);
  supply1 id_11, id_12;
  assign id_10 = 1;
  assign id_11 = id_2 + id_4;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_10,
      id_12,
      id_11,
      id_10
  );
endmodule
