{
  "design": {
    "design_info": {
      "boundary_crc": "0x2FAD55C08C86074A",
      "device": "xc7z020clg484-1",
      "name": "VNAMI_BLOCK_DESIGN",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "TL_VNA_MAIN_0": "",
      "PL_registers_0": "",
      "rst_ps7_0_100M": "",
      "processing_system7_0": "",
      "rst_ps7_0_80M": "",
      "axi_clock_converter_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_pc": ""
        }
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "FMC_LA26_P": {
        "direction": "O"
      },
      "FMC_LA22_N": {
        "direction": "I"
      },
      "FMC_LA23_N": {
        "direction": "O"
      },
      "FMC_LA27_P": {
        "direction": "O"
      },
      "btn_d_i": {
        "direction": "I"
      },
      "btn_l_i": {
        "direction": "I"
      },
      "btn_r_i": {
        "direction": "I"
      },
      "btn_u_i": {
        "direction": "I"
      },
      "clk_i": {
        "direction": "I"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "reset_i": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sw_i": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "FMC_LA23_P": {
        "direction": "O"
      },
      "FMC_LA20_N": {
        "direction": "O"
      },
      "FMC_LA18_CC_P": {
        "direction": "I"
      },
      "FMC_LA01_CC_N": {
        "direction": "O"
      },
      "FMC_LA18_CC_N": {
        "direction": "O"
      },
      "ADC_TX_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "ADC_RX_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "FMC_LA33_P": {
        "direction": "I"
      },
      "FMC_LA26_N": {
        "direction": "I"
      },
      "FMC_LA27_N": {
        "direction": "I"
      },
      "FMC_LA00_CC_N": {
        "direction": "O"
      },
      "FMC_LA00_CC_P": {
        "direction": "I"
      },
      "FMC_LA02_P": {
        "direction": "O"
      },
      "FMC_LA19_N": {
        "direction": "O"
      },
      "IQ_rdy_PL_o": {
        "direction": "O"
      },
      "write_IQ_o": {
        "direction": "O"
      },
      "SWR_TX_SER": {
        "direction": "O"
      },
      "SWR_TX_SRCLK": {
        "direction": "O"
      },
      "SWR_TX_RCLK": {
        "direction": "O"
      },
      "SWR_TX_SRCLR": {
        "direction": "O"
      },
      "SWR_RX_SER": {
        "direction": "O"
      },
      "SWR_RX_SRCLK": {
        "direction": "O"
      },
      "SWR_RX_SRCLR": {
        "direction": "O"
      },
      "SWR_RX_RCLK": {
        "direction": "O"
      },
      "FMC_LA22_P": {
        "direction": "O"
      },
      "FMC_LA19_P": {
        "direction": "O"
      },
      "V_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "TL_VNA_MAIN_0": {
        "vlnv": "xilinx.com:module_ref:TL_VNA_MAIN:1.0",
        "ip_revision": "1",
        "xci_name": "VNAMI_BLOCK_DESIGN_TL_VNA_MAIN_0_0",
        "xci_path": "ip\\VNAMI_BLOCK_DESIGN_TL_VNA_MAIN_0_0_1\\VNAMI_BLOCK_DESIGN_TL_VNA_MAIN_0_0.xci",
        "inst_hier_path": "TL_VNA_MAIN_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TL_VNA_MAIN",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "reset_i": {
            "type": "rst",
            "direction": "I"
          },
          "clk_100_o": {
            "direction": "O"
          },
          "clk_80_o": {
            "direction": "O"
          },
          "clk_40_o": {
            "direction": "O"
          },
          "clk_10_o": {
            "direction": "O"
          },
          "start_PL_i": {
            "direction": "I"
          },
          "init_meas_i": {
            "direction": "I"
          },
          "freq_done_i": {
            "direction": "I"
          },
          "path_done_i": {
            "direction": "I"
          },
          "freq_val_i": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ifbw_val_i": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "path_tx_val_i": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "path_rx_val_i": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "IQ_rdy_PL_o": {
            "direction": "O"
          },
          "I_TX_PL_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Q_TX_PL_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "I_RX_PL_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Q_RX_PL_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "write_IQ_o": {
            "direction": "O"
          },
          "sw_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "led_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "btn_u_i": {
            "direction": "I"
          },
          "btn_d_i": {
            "direction": "I"
          },
          "btn_l_i": {
            "direction": "I"
          },
          "btn_r_i": {
            "direction": "I"
          },
          "ADC_TX_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "ADC_RX_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "RF_MUXout_i": {
            "direction": "I"
          },
          "RF_SCK_o": {
            "direction": "O"
          },
          "RF_CSB_o": {
            "direction": "O"
          },
          "RF_SDI_o": {
            "direction": "O"
          },
          "RF_CE_o": {
            "direction": "O"
          },
          "LO_MUXout_i": {
            "direction": "I"
          },
          "LO_SCK_o": {
            "direction": "O"
          },
          "LO_CSB_o": {
            "direction": "O"
          },
          "LO_SDI_o": {
            "direction": "O"
          },
          "LO_CE_o": {
            "direction": "O"
          },
          "output_tilt_o": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "input_tilt_1": {
            "direction": "I"
          },
          "input_tilt_2": {
            "direction": "I"
          },
          "input_tilt_3": {
            "direction": "I"
          },
          "SPM_data_o": {
            "direction": "O",
            "left": "27",
            "right": "0"
          },
          "SPM_MISO_i": {
            "direction": "I"
          },
          "SPM_SCLK_o": {
            "direction": "O"
          },
          "SPM_CSB_o": {
            "direction": "O"
          },
          "SWR_TX_SER_o": {
            "direction": "O"
          },
          "SWR_TX_SRCLK_o": {
            "direction": "O"
          },
          "SWR_TX_SRCLR_o": {
            "direction": "O"
          },
          "SWR_TX_RCLK_o": {
            "direction": "O"
          },
          "SWR_RX_SER_o": {
            "direction": "O"
          },
          "SWR_RX_SRCLK_o": {
            "direction": "O"
          },
          "SWR_RX_SRCLR_o": {
            "direction": "O"
          },
          "SWR_RX_RCLK_o": {
            "direction": "O"
          },
          "V_o": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "PL_registers_0": {
        "vlnv": "Julien:user:PL_registers:1.0",
        "ip_revision": "11",
        "xci_name": "VNAMI_BLOCK_DESIGN_PL_registers_0_2",
        "xci_path": "ip\\VNAMI_BLOCK_DESIGN_PL_registers_0_2_1\\VNAMI_BLOCK_DESIGN_PL_registers_0_2.xci",
        "inst_hier_path": "PL_registers_0"
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "VNAMI_BLOCK_DESIGN_proc_sys_reset_0_0",
        "xci_path": "ip\\VNAMI_BLOCK_DESIGN_proc_sys_reset_0_0\\VNAMI_BLOCK_DESIGN_proc_sys_reset_0_0.xci",
        "inst_hier_path": "rst_ps7_0_100M"
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "VNAMI_BLOCK_DESIGN_processing_system7_1_0",
        "xci_path": "ip\\VNAMI_BLOCK_DESIGN_processing_system7_1_0\\VNAMI_BLOCK_DESIGN_processing_system7_1_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "80"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_NAND_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_NOR_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M8 JP-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "rst_ps7_0_80M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "VNAMI_BLOCK_DESIGN_rst_ps7_0_100M_0",
        "xci_path": "ip\\VNAMI_BLOCK_DESIGN_rst_ps7_0_100M_0\\VNAMI_BLOCK_DESIGN_rst_ps7_0_100M_0.xci",
        "inst_hier_path": "rst_ps7_0_80M"
      },
      "axi_clock_converter_0": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "ip_revision": "28",
        "xci_name": "VNAMI_BLOCK_DESIGN_axi_clock_converter_0_0",
        "xci_path": "ip\\VNAMI_BLOCK_DESIGN_axi_clock_converter_0_0\\VNAMI_BLOCK_DESIGN_axi_clock_converter_0_0.xci",
        "inst_hier_path": "axi_clock_converter_0",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\VNAMI_BLOCK_DESIGN_axi_interconnect_1_0\\VNAMI_BLOCK_DESIGN_axi_interconnect_1_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "VNAMI_BLOCK_DESIGN_axi_interconnect_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "S00_HAS_REGSLICE": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "VNAMI_BLOCK_DESIGN_auto_pc_0",
                "xci_path": "ip\\VNAMI_BLOCK_DESIGN_auto_pc_0_1\\VNAMI_BLOCK_DESIGN_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "axi_clock_converter_0_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_0/M_AXI",
          "PL_registers_0/S00_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_clock_converter_0/S_AXI"
        ]
      },
      "processing_system7_1_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_1_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "ADC_RX_i_0_1": {
        "ports": [
          "ADC_RX_i",
          "TL_VNA_MAIN_0/ADC_RX_i"
        ]
      },
      "ADC_TX_i_0_1": {
        "ports": [
          "ADC_TX_i",
          "TL_VNA_MAIN_0/ADC_TX_i"
        ]
      },
      "FMC_LA00_CC_P_1": {
        "ports": [
          "FMC_LA00_CC_P",
          "TL_VNA_MAIN_0/SPM_MISO_i"
        ]
      },
      "FMC_LA04_P_0_1": {
        "ports": [
          "FMC_LA22_N",
          "TL_VNA_MAIN_0/RF_MUXout_i"
        ]
      },
      "FMC_LA26_N_1": {
        "ports": [
          "FMC_LA26_N",
          "TL_VNA_MAIN_0/input_tilt_2"
        ]
      },
      "FMC_LA27_N_1": {
        "ports": [
          "FMC_LA27_N",
          "TL_VNA_MAIN_0/input_tilt_3"
        ]
      },
      "FMC_LA33_P_1": {
        "ports": [
          "FMC_LA33_P",
          "TL_VNA_MAIN_0/input_tilt_1"
        ]
      },
      "LO_MUXout_i_0_1": {
        "ports": [
          "FMC_LA18_CC_P",
          "TL_VNA_MAIN_0/LO_MUXout_i"
        ]
      },
      "PL_registers_0_freq_done_o": {
        "ports": [
          "PL_registers_0/freq_done_o",
          "TL_VNA_MAIN_0/freq_done_i"
        ]
      },
      "PL_registers_0_freq_val_o": {
        "ports": [
          "PL_registers_0/freq_val_o",
          "TL_VNA_MAIN_0/freq_val_i"
        ]
      },
      "PL_registers_0_ifbw_val_o": {
        "ports": [
          "PL_registers_0/ifbw_val_o",
          "TL_VNA_MAIN_0/ifbw_val_i"
        ]
      },
      "PL_registers_0_init_meas_o": {
        "ports": [
          "PL_registers_0/init_meas_o",
          "TL_VNA_MAIN_0/init_meas_i"
        ]
      },
      "PL_registers_0_path_done_o": {
        "ports": [
          "PL_registers_0/path_done_o",
          "TL_VNA_MAIN_0/path_done_i"
        ]
      },
      "PL_registers_0_path_rx_val_o": {
        "ports": [
          "PL_registers_0/path_rx_val_o",
          "TL_VNA_MAIN_0/path_rx_val_i"
        ]
      },
      "PL_registers_0_path_tx_val_o": {
        "ports": [
          "PL_registers_0/path_tx_val_o",
          "TL_VNA_MAIN_0/path_tx_val_i"
        ]
      },
      "PL_registers_0_start_PL_o": {
        "ports": [
          "PL_registers_0/start_PL_o",
          "TL_VNA_MAIN_0/start_PL_i"
        ]
      },
      "S00_ARESETN_1": {
        "ports": [
          "rst_ps7_0_100M/interconnect_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_clock_converter_0/s_axi_aresetn"
        ]
      },
      "TL_VNA_MAIN_0_CSB_o": {
        "ports": [
          "TL_VNA_MAIN_0/SPM_CSB_o",
          "FMC_LA02_P"
        ]
      },
      "TL_VNA_MAIN_0_FMC_LA04_N": {
        "ports": [
          "TL_VNA_MAIN_0/RF_SCK_o",
          "FMC_LA26_P"
        ]
      },
      "TL_VNA_MAIN_0_FMC_LA07_N": {
        "ports": [
          "TL_VNA_MAIN_0/RF_CSB_o",
          "FMC_LA23_N"
        ]
      },
      "TL_VNA_MAIN_0_FMC_LA07_P": {
        "ports": [
          "TL_VNA_MAIN_0/RF_SDI_o",
          "FMC_LA27_P"
        ]
      },
      "TL_VNA_MAIN_0_IQ_rdy_PL_o": {
        "ports": [
          "TL_VNA_MAIN_0/IQ_rdy_PL_o",
          "IQ_rdy_PL_o",
          "PL_registers_0/IQ_rdy_PL_i"
        ]
      },
      "TL_VNA_MAIN_0_I_RX_PL_o": {
        "ports": [
          "TL_VNA_MAIN_0/I_RX_PL_o",
          "PL_registers_0/I_RX_PL_i"
        ]
      },
      "TL_VNA_MAIN_0_I_TX_PL_o": {
        "ports": [
          "TL_VNA_MAIN_0/I_TX_PL_o",
          "PL_registers_0/I_TX_PL_i"
        ]
      },
      "TL_VNA_MAIN_0_LO_CE_o": {
        "ports": [
          "TL_VNA_MAIN_0/LO_CE_o",
          "FMC_LA19_P"
        ]
      },
      "TL_VNA_MAIN_0_LO_CSB_o": {
        "ports": [
          "TL_VNA_MAIN_0/LO_CSB_o",
          "FMC_LA20_N"
        ]
      },
      "TL_VNA_MAIN_0_LO_SCK_o": {
        "ports": [
          "TL_VNA_MAIN_0/LO_SCK_o",
          "FMC_LA23_P"
        ]
      },
      "TL_VNA_MAIN_0_LO_SDI_o": {
        "ports": [
          "TL_VNA_MAIN_0/LO_SDI_o",
          "FMC_LA19_N"
        ]
      },
      "TL_VNA_MAIN_0_Q_RX_PL_o": {
        "ports": [
          "TL_VNA_MAIN_0/Q_RX_PL_o",
          "PL_registers_0/Q_RX_PL_i"
        ]
      },
      "TL_VNA_MAIN_0_Q_TX_PL_o": {
        "ports": [
          "TL_VNA_MAIN_0/Q_TX_PL_o",
          "PL_registers_0/Q_TX_PL_i"
        ]
      },
      "TL_VNA_MAIN_0_RF_CE_o": {
        "ports": [
          "TL_VNA_MAIN_0/RF_CE_o",
          "FMC_LA22_P"
        ]
      },
      "TL_VNA_MAIN_0_SCLK_o": {
        "ports": [
          "TL_VNA_MAIN_0/SPM_SCLK_o",
          "FMC_LA00_CC_N"
        ]
      },
      "TL_VNA_MAIN_0_SPM_data_o": {
        "ports": [
          "TL_VNA_MAIN_0/SPM_data_o",
          "PL_registers_0/SPM_data_i"
        ]
      },
      "TL_VNA_MAIN_0_SWR_RX_RCLK_o": {
        "ports": [
          "TL_VNA_MAIN_0/SWR_RX_RCLK_o",
          "SWR_RX_RCLK"
        ]
      },
      "TL_VNA_MAIN_0_SWR_RX_SER_o": {
        "ports": [
          "TL_VNA_MAIN_0/SWR_RX_SER_o",
          "SWR_RX_SER"
        ]
      },
      "TL_VNA_MAIN_0_SWR_RX_SRCLK_o": {
        "ports": [
          "TL_VNA_MAIN_0/SWR_RX_SRCLK_o",
          "SWR_RX_SRCLK"
        ]
      },
      "TL_VNA_MAIN_0_SWR_RX_SRCLR_o": {
        "ports": [
          "TL_VNA_MAIN_0/SWR_RX_SRCLR_o",
          "SWR_RX_SRCLR"
        ]
      },
      "TL_VNA_MAIN_0_SWR_TX_RCLK_o": {
        "ports": [
          "TL_VNA_MAIN_0/SWR_TX_RCLK_o",
          "SWR_TX_RCLK"
        ]
      },
      "TL_VNA_MAIN_0_SWR_TX_SER_o": {
        "ports": [
          "TL_VNA_MAIN_0/SWR_TX_SER_o",
          "SWR_TX_SER"
        ]
      },
      "TL_VNA_MAIN_0_SWR_TX_SRCLK_o": {
        "ports": [
          "TL_VNA_MAIN_0/SWR_TX_SRCLK_o",
          "SWR_TX_SRCLK"
        ]
      },
      "TL_VNA_MAIN_0_SWR_TX_SRCLR_o": {
        "ports": [
          "TL_VNA_MAIN_0/SWR_TX_SRCLR_o",
          "SWR_TX_SRCLR"
        ]
      },
      "TL_VNA_MAIN_0_V_o": {
        "ports": [
          "TL_VNA_MAIN_0/V_o",
          "V_o"
        ]
      },
      "TL_VNA_MAIN_0_clk_100_o": {
        "ports": [
          "TL_VNA_MAIN_0/clk_100_o",
          "FMC_LA18_CC_N"
        ]
      },
      "TL_VNA_MAIN_0_clk_80_o": {
        "ports": [
          "TL_VNA_MAIN_0/clk_80_o",
          "rst_ps7_0_80M/slowest_sync_clk",
          "PL_registers_0/s00_axi_aclk",
          "axi_clock_converter_0/m_axi_aclk"
        ]
      },
      "TL_VNA_MAIN_0_led_o": {
        "ports": [
          "TL_VNA_MAIN_0/led_o",
          "led_o"
        ]
      },
      "TL_VNA_MAIN_0_output_tilt_o": {
        "ports": [
          "TL_VNA_MAIN_0/output_tilt_o",
          "PL_registers_0/output_tilt_i"
        ]
      },
      "TL_VNA_MAIN_0_write_IQ_o": {
        "ports": [
          "TL_VNA_MAIN_0/write_IQ_o",
          "write_IQ_o"
        ]
      },
      "btn_d_i_0_1": {
        "ports": [
          "btn_d_i",
          "TL_VNA_MAIN_0/btn_d_i"
        ]
      },
      "btn_l_i_0_1": {
        "ports": [
          "btn_l_i",
          "TL_VNA_MAIN_0/btn_l_i"
        ]
      },
      "btn_r_i_0_1": {
        "ports": [
          "btn_r_i",
          "TL_VNA_MAIN_0/btn_r_i"
        ]
      },
      "btn_u_i_0_1": {
        "ports": [
          "btn_u_i",
          "TL_VNA_MAIN_0/btn_u_i"
        ]
      },
      "clk_i_1": {
        "ports": [
          "clk_i",
          "TL_VNA_MAIN_0/clk_i"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_clock_converter_0/s_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in",
          "rst_ps7_0_80M/ext_reset_in"
        ]
      },
      "reset_i_0_1": {
        "ports": [
          "reset_i",
          "TL_VNA_MAIN_0/reset_i"
        ]
      },
      "rst_ps7_0_100M1_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_80M/interconnect_aresetn",
          "PL_registers_0/s00_axi_aresetn",
          "axi_clock_converter_0/m_axi_aresetn"
        ]
      },
      "sw_i_0_1": {
        "ports": [
          "sw_i",
          "TL_VNA_MAIN_0/sw_i"
        ]
      }
    }
  }
}