#include "ggml-cuda.h"
#include "ggml-impl.h"
#include "ggml-backend-impl.h"

#include "ggml-cuda/allreduce.cuh"
#include "ggml-cuda/allreduce-oneshot.cuh"
#include "ggml-cuda/common.cuh"
#include "ggml-cuda/moe-cache.cuh"
#include "ggml-cuda/acc.cuh"
#include "ggml-cuda/add-id.cuh"
#include "ggml-cuda/arange.cuh"
#include "ggml-cuda/argmax.cuh"
#include "ggml-cuda/argsort.cuh"
#include "ggml-cuda/binbcast.cuh"
#include "ggml-cuda/clamp.cuh"
#include "ggml-cuda/col2im-1d.cuh"
#include "ggml-cuda/concat.cuh"
#include "ggml-cuda/conv-transpose-1d.cuh"
#include "ggml-cuda/cuda-graph-key.h"
#include "ggml-cuda/conv2d.cuh"
#include "ggml-cuda/conv2d-dw.cuh"
#include "ggml-cuda/conv2d-transpose.cuh"
#include "ggml-cuda/convert.cuh"
#include "ggml-cuda/count-equal.cuh"
#include "ggml-cuda/cpy.cuh"
#include "ggml-cuda/cross-entropy-loss.cuh"
#include "ggml-cuda/cumsum.cuh"
#include "ggml-cuda/diagmask.cuh"
#include "ggml-cuda/diag.cuh"
#include "ggml-cuda/fattn.cuh"
#include "ggml-cuda/fp8-channel.cuh"
#include "ggml-cuda/fwht.cuh"
#include "ggml-cuda/getrows.cuh"
#include "ggml-cuda/im2col.cuh"
#include "ggml-cuda/mmf.cuh"
#include "ggml-cuda/mmq.cuh"
#include "ggml-cuda/mmvf.cuh"
#include "ggml-cuda/mmvq.cuh"
#include "ggml-cuda/exl3.cuh"
#include "ggml-cuda/mmvq-post-silu-match.h"
#include "ggml-cuda/moe-weighted-reduction.cuh"
#include "ggml-cuda/norm.cuh"
#include "ggml-cuda/opt-step-adamw.cuh"
#include "ggml-cuda/opt-step-sgd.cuh"
#include "ggml-cuda/out-prod.cuh"
#include "ggml-cuda/pad.cuh"
#include "ggml-cuda/pool2d.cuh"
#include "ggml-cuda/pool1d.cuh"
#include "ggml-cuda/quantize.cuh"
#include "ggml-cuda/rope.cuh"
#include "ggml-cuda/roll.cuh"
#include "ggml-cuda/scale.cuh"
#include "ggml-cuda/snake.cuh"
#include "ggml-cuda/softcap.cuh"
#include "ggml-cuda/softmax.cuh"
#include "ggml-cuda/ssm-conv.cuh"
#include "ggml-cuda/ssm-scan.cuh"
#include "ggml-cuda/sum.cuh"
#include "ggml-cuda/sumrows.cuh"
#include "ggml-cuda/top-k.cuh"
#include "ggml-cuda/kv-page-select.cuh"
#include "ggml-cuda/kv-page-summary.cuh"
#include "ggml-cuda/mean.cuh"
#include "ggml-cuda/tsembd.cuh"
#include "ggml-cuda/topk-moe.cuh"
#include "ggml-cuda/unary.cuh"
#include "ggml-cuda/upscale.cuh"
#include "ggml-cuda/vbr-transcode.cuh"
#include "ggml-cuda/wkv.cuh"
#include "ggml-cuda/gla.cuh"
#include "ggml-cuda/gated_delta_net.cuh"
#include "ggml-cuda/gated_delta_net_fla_ptx.cuh"
#include "ggml-cuda/dsv4-hc.cuh"
#include "ggml-cuda/hc-combine-match.h"
#include "ggml-cuda/hc-stream-mean.cuh"
#include "ggml-cuda/hc-stream-mean-match.h"
#include "ggml-cuda/hc-grouped-rms-match.h"
#include "ggml-cuda/dflash2-conv.cuh"
#include "ggml-cuda/set.cuh"
#include "ggml-cuda/set-rows.cuh"
#include "ggml-cuda/pad_reflect_1d.cuh"
#include "ggml-cuda/solve_tri.cuh"
#include "ggml-cuda/tri.cuh"
#include "ggml-cuda/cumsum.cuh"
#include "ggml-cuda/fill.cuh"
#include "ggml-cuda/turbo-wht.cuh"
#include "ggml-cuda/lightning-indexer.cuh"
#include "ggml-cuda/humming-fp8.cuh"
#include "ggml-cuda/humming-fp8-block.cuh"
#include "ggml-cuda/int8-channel.cuh"
#include "ggml-cuda/fp8-channel-bf16.cuh"
#include "ggml-cuda/marlin-q4-a32.cuh"
#include "ggml-cuda/marlin-q8-g128.cuh"
#include "ggml.h"


#include <algorithm>
#include <array>
#include <atomic>
#include <charconv>
#include <cinttypes>
#include <condition_variable>
#include <cstddef>
#include <cstdint>
#include <cstring>
#include <cfloat>
#include <initializer_list>
#include <limits>
#include <map>
#include <set>
#include <memory>
#include <mutex>
#include <cstdarg>
#include <cstdio>
#include <cstdlib>
#include <string>
#include <unordered_set>
#include <vector>

static_assert(sizeof(half) == sizeof(ggml_fp16_t), "wrong fp16 size");

#define GGML_LOG_WARN_ONCE(str) \
    { static std::once_flag warn_flag; std::call_once(warn_flag, []() { GGML_LOG_WARN(str); }); }

[[noreturn]]
void ggml_cuda_error(const char * stmt, const char * func, const char * file, int line, const char * msg) {
    int id = -1; // in case cudaGetDevice fails
    (void)cudaGetDevice(&id);

    // A fatal callback/abort can interrupt buffered logging. Preserve one
    // complete origin record directly on stderr before entering the common
    // logger and stack-trace terminal.
    fprintf(stderr, "%s error: %s; device=%d; function=%s; source=%s:%d; statement=%s\n",
            GGML_CUDA_NAME, msg, id, func, file, line, stmt);
    fflush(stderr);

    GGML_LOG_ERROR(GGML_CUDA_NAME " error: %s\n", msg);
    GGML_LOG_ERROR("  current device: %d, in function %s at %s:%d\n", id, func, file, line);
    GGML_LOG_ERROR("  %s\n", stmt);
    // abort with GGML_ABORT to get a stack trace
    GGML_ABORT(GGML_CUDA_NAME " error");
}

// map a (possibly virtual) device id to the physical CUDA device that backs it
static int ggml_cuda_get_physical_device(int device) {
    const ggml_cuda_device_info & info = ggml_cuda_info();
    GGML_ASSERT(device >= 0 && device < info.device_count);
    return info.devices[device].physical_device;
}

// this is faster on Windows
// probably because the Windows CUDA libraries forget to make this check before invoking the drivers
void ggml_cuda_set_device(int device) {
    // translate the (possibly virtual) device id to the physical CUDA device that backs it
    const int physical_device = ggml_cuda_get_physical_device(device);

    int current_device;
    CUDA_CHECK(cudaGetDevice(&current_device));

    if (physical_device == current_device) {
        return;
    }

    CUDA_CHECK(cudaSetDevice(physical_device));
}

int ggml_cuda_get_device() {
    int id;
    CUDA_CHECK(cudaGetDevice(&id));
    return id;
}

static cudaError_t ggml_cuda_device_malloc(void ** ptr, size_t size, int device) {
    ggml_cuda_set_device(device);
    cudaError_t err;
    if (getenv("GGML_CUDA_ENABLE_UNIFIED_MEMORY") != nullptr) {
        err = cudaMallocManaged(ptr, size);
#if defined(GGML_USE_HIP)
        if (err == hipSuccess) {
            // hipMemAdviseSetCoarseGrain is an optional performance hint;
            // ignore errors (e.g. hipErrorInvalidValue on some APU/iGPU configs).
            (void)cudaMemAdvise(*ptr, size, hipMemAdviseSetCoarseGrain, device);
            (void)hipGetLastError(); // clear any error
        }

        // fall back to cudaMalloc if not supported (e.g. on Windows)
        if (err == hipErrorNotSupported) {
            static bool warned_unsupported = false;
            if (!warned_unsupported) {
                GGML_LOG_WARN("hipMallocManaged unsupported, falling back to hipMalloc.\n");
                warned_unsupported = true;
            }

            err = cudaMalloc(ptr, size);
        }
#endif // defined(GGML_USE_HIP)
    } else {
        err = cudaMalloc(ptr, size);
    }
    return err;
}

#if defined(GGML_USE_HIP)
static int ggml_cuda_parse_id(char devName[]) {
    // A list of possible Target IDs can be found under the rocclr/clr repo in device.cpp
    // these values are not stable so this is susceptible to breakage
    // https://github.com/ROCm/clr/blob/amd-staging/rocclr/device/device.cpp
    int archMajor = 0x0;
    int archMinor = 0x0;
    int archNum = GGML_CUDA_CC_OFFSET_AMD;
    int archLen = strlen(devName);
    char archName[archLen + 1];

    // strip leading 'gfx' while copying into our buffer
    if (archLen > 3) {
        strcpy(archName, &devName[3]);
        archLen -= 3;
    }

    // trim trailing :xnack- or :sramecc- statuses
    archLen = strcspn(archName, ":");
    archName[archLen] = '\0';

    // tease out the version information
    if (archLen > 8) {
        // versions labeled generic use '-' as delimiter
        // strip the trailing "-generic" then iterate through what remains
        if ((strstr(archName, "-generic"))) {
            archName[archLen - 8] = '\0';
            char * pch;
            if ((pch = strtok(archName, "-"))) {
                archMajor = (int)strtoul(pch, 0, 16);
                if ((pch = strtok(NULL, "-"))) {
                    archMinor = 0x10 * (int)strtoul(pch, 0, 16);
                }
            }
        }
    } else if (archLen >= 3) {
        // last two digits should be the minor * 0x10 + stepping
        archMinor = (int)strtoul(&archName[archLen - 2], 0, 16);
        archName[archLen - 2] = '\0';

        // only the major version remains
        archMajor = (int)strtoul(archName, 0, 16);
    }
    archNum += archMajor * 0x100;
    archNum += archMinor;
    return archNum;
}
#endif // defined(GGML_USE_HIP)

static ggml_cuda_device_info ggml_cuda_init() {
    ggml_cuda_device_info info = {};

    cudaError_t err = cudaGetDeviceCount(&info.physical_device_count);
    if (err != cudaSuccess) {
        GGML_LOG_ERROR("%s: failed to initialize " GGML_CUDA_NAME ": %s\n", __func__, cudaGetErrorString(err));
        return info;
    }

    GGML_ASSERT(info.physical_device_count <= GGML_CUDA_MAX_DEVICES);

    // by default expose exactly the physical devices; GGML_CUDA_DEVICES can request a different
    // number of (virtual) devices to emulate multi-GPU systems on a machine with fewer GPUs
    info.device_count = info.physical_device_count;

    const char * devices_env = getenv("GGML_CUDA_DEVICES");
    if (devices_env != nullptr && info.physical_device_count > 0) {
        const int requested = atoi(devices_env);
        if (requested > 0) {
            info.device_count = requested;
        } else {
            GGML_LOG_WARN("%s: ignoring invalid GGML_CUDA_DEVICES=\"%s\"\n", __func__, devices_env);
        }
    }

    if (info.device_count > GGML_CUDA_MAX_DEVICES) {
        GGML_LOG_WARN("%s: requested %d devices, clamping to GGML_CUDA_MAX_DEVICES=%d\n",
                      __func__, info.device_count, GGML_CUDA_MAX_DEVICES);
        info.device_count = GGML_CUDA_MAX_DEVICES;
    }

    // map each (virtual) device to a backing physical device (round-robin), assign each its index
    // among the (virtual) devices sharing that physical GPU, and store the per-physical share count
    int physical_share_count[GGML_CUDA_MAX_DEVICES] = {};
    GGML_ASSERT(info.device_count == 0 || info.physical_device_count > 0);
    for (int id = 0; id < info.device_count; ++id) {
        info.devices[id].physical_device = id % info.physical_device_count;
        info.devices[id].virtual_index  = physical_share_count[info.devices[id].physical_device]++;
    }

    int64_t total_vram = 0;
    for (int id = 0; id < info.physical_device_count; ++id) {
        cudaDeviceProp prop;
        CUDA_CHECK(cudaGetDeviceProperties(&prop, id));
        total_vram += prop.totalGlobalMem;
    }
    GGML_LOG_INFO("%s: found %d " GGML_CUDA_NAME " devices (Total VRAM: %zu MiB):\n",
                  __func__, info.physical_device_count, (size_t)(total_vram / (1024 * 1024)));
    if (info.device_count != info.physical_device_count) {
        GGML_LOG_INFO("%s: emulating %d virtual device(s) on %d physical device(s) (GGML_CUDA_DEVICES)\n",
                      __func__, info.device_count, info.physical_device_count);
    }
    total_vram = 0;

    std::vector<std::pair<int, std::string>> turing_devices_without_mma;
    for (int id = 0; id < info.device_count; ++id) {
        const int physical_id = info.devices[id].physical_device;

        int device_vmm = 0;

#if defined(GGML_USE_VMM)
        CUdevice device;
        CU_CHECK(cuDeviceGet(&device, physical_id));
        CU_CHECK(cuDeviceGetAttribute(&device_vmm, CU_DEVICE_ATTRIBUTE_VIRTUAL_MEMORY_MANAGEMENT_SUPPORTED, device));

        if (device_vmm) {
            CUmemAllocationProp alloc_prop = {};
            alloc_prop.type = CU_MEM_ALLOCATION_TYPE_PINNED;
            alloc_prop.location.type = CU_MEM_LOCATION_TYPE_DEVICE;
            alloc_prop.location.id = physical_id;
            CU_CHECK(cuMemGetAllocationGranularity(&info.devices[id].vmm_granularity, &alloc_prop, CU_MEM_ALLOC_GRANULARITY_RECOMMENDED));
        }
#endif // defined(GGML_USE_VMM)
        info.devices[id].vmm = !!device_vmm;

        cudaDeviceProp prop;
        CUDA_CHECK(cudaGetDeviceProperties(&prop, physical_id));

        // a virtual device owns only a share of its physical GPU's memory; report that share so the
        // logged per-device VRAM sums to the physical total above.
        GGML_ASSERT(physical_share_count[physical_id] > 0);
        info.devices[id].physical_share_count = physical_share_count[physical_id];
        const size_t device_vram = prop.totalGlobalMem / info.devices[id].physical_share_count;
        const size_t device_vram_mib = device_vram / (1024 * 1024);
        info.devices[id].total_vram = device_vram;

        info.default_tensor_split[id] = total_vram;
        total_vram += device_vram;
#if defined(GGML_USE_HIP)
        info.devices[id].integrated = prop.integrated;
#else
        info.devices[id].integrated = false; // Temporarily disabled due to issues with corrupted output (e.g. #15034)
#endif
        info.devices[id].nsm        = prop.multiProcessorCount;
        info.devices[id].smpb       = prop.sharedMemPerBlock;
        info.devices[id].warp_size  = prop.warpSize;

#ifndef GGML_USE_MUSA
        int supports_coop_launch = 0;
        CUDA_CHECK(cudaDeviceGetAttribute(&supports_coop_launch, cudaDevAttrCooperativeLaunch, physical_id));
        info.devices[id].supports_cooperative_launch = !!supports_coop_launch;
#else
        info.devices[id].supports_cooperative_launch = false;
#endif // !(GGML_USE_MUSA)

#if defined(GGML_USE_HIP)
        info.devices[id].smpbo = prop.sharedMemPerBlock;

        info.devices[id].cc = ggml_cuda_parse_id(prop.gcnArchName);
        if ((info.devices[id].cc & 0xff00) == 0x0) {
            GGML_LOG_WARN("invalid architecture ID received for device %d %s: %s  cc %d.%d\n",
                            id, prop.name, prop.gcnArchName, prop.major, prop.minor);

            // Fallback to prop.major and prop.minor
            if (prop.major > 0) {
                info.devices[id].cc = GGML_CUDA_CC_OFFSET_AMD + prop.major * 0x100;
                info.devices[id].cc += prop.minor * 0x10;
            }
        }
        GGML_LOG_INFO("  Device %d: %s, %s (0x%x), VMM: %s, Wave Size: %d, VRAM: %zu MiB\n",
                      id, prop.name, prop.gcnArchName, info.devices[id].cc & 0xffff,
                      device_vmm ? "yes" : "no", prop.warpSize,
                      device_vram_mib);
#elif defined(GGML_USE_MUSA)
        // FIXME: Ensure compatibility with varying warp sizes across different MUSA archs.
        info.devices[id].warp_size = 32;
        info.devices[id].smpbo = prop.sharedMemPerBlockOptin;
        info.devices[id].cc = GGML_CUDA_CC_OFFSET_MTHREADS + prop.major * 0x100;
        info.devices[id].cc += prop.minor * 0x10;
        GGML_LOG_INFO("  Device %d: %s, compute capability %d.%d, VMM: %s, VRAM: %zu MiB\n",
                      id, prop.name, prop.major, prop.minor, device_vmm ? "yes" : "no",
                      device_vram_mib);
#else
        info.devices[id].smpbo = prop.sharedMemPerBlockOptin;
        info.devices[id].cc = 100*prop.major + 10*prop.minor;
        GGML_LOG_INFO("  Device %d: %s, compute capability %d.%d, VMM: %s, VRAM: %zu MiB\n",
                      id, prop.name, prop.major, prop.minor, device_vmm ? "yes" : "no",
                      device_vram_mib);
        std::string device_name(prop.name);
        if (device_name == "NVIDIA GeForce MX450") {
            turing_devices_without_mma.push_back({ id, device_name });
        } else if (device_name == "NVIDIA GeForce MX550") {
            turing_devices_without_mma.push_back({ id, device_name });
        } else if (device_name.substr(0, 21) == "NVIDIA GeForce GTX 16") {
            turing_devices_without_mma.push_back({ id, device_name });
        }

        // Temporary performance fix:
        // Setting device scheduling strategy for iGPUs with cc121 to "spinning" to avoid delays in cuda synchronize calls.
        // TODO: Check for future drivers the default scheduling strategy and
        // remove this call again when cudaDeviceScheduleSpin is default.
        if (prop.major == 12 && prop.minor == 1) {
            CUDA_CHECK(cudaSetDevice(physical_id));
            CUDA_CHECK(cudaSetDeviceFlags(cudaDeviceScheduleSpin));
        }

#endif  // defined(GGML_USE_HIP)
    }

    if (ggml_cuda_highest_compiled_arch(GGML_CUDA_CC_TURING) >= GGML_CUDA_CC_TURING && !turing_devices_without_mma.empty()) {
        GGML_LOG_INFO("The following devices will have suboptimal performance due to a lack of tensor cores:\n");
        for (size_t device_pos = 0; device_pos < turing_devices_without_mma.size(); device_pos++) {
            GGML_LOG_INFO(
                "  Device %d: %s\n", turing_devices_without_mma[device_pos].first, turing_devices_without_mma[device_pos].second.c_str());
        }
        GGML_LOG_INFO(
            "Consider compiling with CMAKE_CUDA_ARCHITECTURES=61-virtual;80-virtual and DGGML_CUDA_FORCE_MMQ to force the use of the Pascal code for Turing.\n");
    }

    for (int id = 0; id < info.device_count; ++id) {
        info.default_tensor_split[id] /= total_vram;
    }

    // configure logging to stdout
    // CUBLAS_CHECK(cublasLoggerConfigure(1, 1, 0, nullptr));

    if (getenv("GGML_CUDA_P2P") != nullptr) {
        for (int id = 0; id < info.physical_device_count; ++id) {
            CUDA_CHECK(cudaSetDevice(id));
            for (int id_other = 0; id_other < info.physical_device_count; ++id_other) {
                if (id == id_other) {
                    continue;
                }
                int can_access_peer;
                CUDA_CHECK(cudaDeviceCanAccessPeer(&can_access_peer, id, id_other));
                if (can_access_peer) {
                    CUDA_CHECK(cudaDeviceEnablePeerAccess(id_other, 0));
                }
            }
        }
    }

    return info;
}

const ggml_cuda_device_info & ggml_cuda_info() {
    static ggml_cuda_device_info info = ggml_cuda_init();
    return info;
}

// #define DEBUG_CUDA_MALLOC

// buffer pool for cuda (legacy)
struct ggml_cuda_pool_leg : public ggml_cuda_pool {
    static const int MAX_BUFFERS = 256;

    int device;
    struct ggml_cuda_buffer {
        void * ptr = nullptr;
        size_t size = 0;
    };

    ggml_cuda_buffer buffer_pool[MAX_BUFFERS] = {};
    size_t pool_size = 0;

    explicit ggml_cuda_pool_leg(int device) :
        device(device) {
    }

    ~ggml_cuda_pool_leg() {
        clear_pool();
        GGML_ASSERT(pool_size == 0);
    }

    void clear_pool() {
        ggml_cuda_set_device(device);
        for (int i = 0; i < MAX_BUFFERS; ++i) {
            ggml_cuda_buffer & b = buffer_pool[i];
            if (b.ptr != nullptr) {
                CUDA_CHECK(cudaFree(b.ptr));
                pool_size -= b.size;
                b.ptr  = nullptr;
                b.size = 0;
            }
        }
    }

    void * alloc(size_t size, size_t * actual_size) override {
#ifdef DEBUG_CUDA_MALLOC
        int nnz = 0;
        size_t max_size = 0;
#endif
        size_t best_diff = 1ull << 36;
        int ibest = -1;
        for (int i = 0; i < MAX_BUFFERS; ++i) {
            ggml_cuda_buffer& b = buffer_pool[i];
            if (b.ptr != nullptr) {
#ifdef DEBUG_CUDA_MALLOC
                ++nnz;
                if (b.size > max_size) max_size = b.size;
#endif
                if (b.size >= size) {
                    size_t diff = b.size - size;
                    if (diff < best_diff) {
                        best_diff = diff;
                        ibest = i;
                        if (!best_diff) {
                            void * ptr = b.ptr;
                            *actual_size = b.size;
                            b.ptr = nullptr;
                            b.size = 0;
                            return ptr;
                        }
                    }
                }
            }
        }
        if (ibest >= 0) {
            ggml_cuda_buffer& b = buffer_pool[ibest];
            void * ptr = b.ptr;
            *actual_size = b.size;
            b.ptr = nullptr;
            b.size = 0;
            return ptr;
        }
        void * ptr;
        size_t look_ahead_size = (size_t) (1.05 * size);
        look_ahead_size = 256 * ((look_ahead_size + 255)/256);
        ggml_cuda_set_device(device);
        cudaError_t err = ggml_cuda_device_malloc(&ptr, look_ahead_size, device);
        if (err == cudaErrorMemoryAllocation) {
            (void)cudaGetLastError();
            const size_t cached_bytes = pool_size;
            GGML_LOG_DEBUG(GGML_CUDA_NAME " pool[%d]: alloc of %.2f MiB failed, flushing %.2f MiB of cached buffers and retrying\n",
                           device, look_ahead_size/1024.0/1024.0, cached_bytes/1024.0/1024.0);
            CUDA_CHECK(cudaDeviceSynchronize());
            clear_pool();
            err = ggml_cuda_device_malloc(&ptr, look_ahead_size, device);
            if (err == cudaErrorMemoryAllocation) {
                // Last resort: surrender cache storage before aborting on allocation failure.

                (void)cudaGetLastError();
                if (ggml_moe_cache_trim(device) > 0) {
                    err = ggml_cuda_device_malloc(&ptr, look_ahead_size, device);
                }
            }
            if (err == cudaSuccess) {
                GGML_LOG_DEBUG(GGML_CUDA_NAME " pool[%d]: retry succeeded\n", device);
            }
        }
        if (err != cudaSuccess) {
            // The caller converts a null pool allocation into GGML_STATUS_ALLOC_FAILED.
            // Clear the runtime's sticky allocation error before returning control.
            (void) cudaGetLastError();
            return nullptr;
        }
        *actual_size = look_ahead_size;
        pool_size += look_ahead_size;
#ifdef DEBUG_CUDA_MALLOC
        GGML_LOG_INFO("%s[%d]: %d buffers, max_size = %u MB, pool_size = %u MB, requested %u MB\n", __func__, device, nnz,
                           (uint32_t)(max_size / 1024 / 1024), (uint32_t)(pool_size / 1024 / 1024), (uint32_t)(size / 1024 / 1024));
#endif
        return ptr;
    }

    void free(void * ptr, size_t size) override {
        for (int i = 0; i < MAX_BUFFERS; ++i) {
            ggml_cuda_buffer& b = buffer_pool[i];
            if (b.ptr == nullptr) {
                b.ptr = ptr;
                b.size = size;
                return;
            }
        }
        GGML_LOG_DEBUG(GGML_CUDA_NAME " buffer pool full, increase MAX_CUDA_BUFFERS\n");
        ggml_cuda_set_device(device);
        CUDA_CHECK(cudaFree(ptr));
        pool_size -= size;
    }
};

// pool with virtual memory
#if defined(GGML_USE_VMM)
struct ggml_cuda_pool_vmm : public ggml_cuda_pool {
    static const size_t CUDA_POOL_VMM_MAX_SIZE = 1ull << 35; // 32 GB

    int device;
    int physical_device;
    CUdeviceptr pool_addr = 0;
    size_t pool_used = 0;
    size_t pool_size = 0;
    size_t granularity;
#if defined(GGML_USE_HIP)
    std::vector<std::pair<CUdeviceptr, size_t>> mappings;
#endif

    explicit ggml_cuda_pool_vmm(int device) :
        device(device),
        physical_device(ggml_cuda_get_physical_device(device)),
        granularity(ggml_cuda_info().devices[device].vmm_granularity) {
    }

    ~ggml_cuda_pool_vmm() {
        if (pool_addr != 0) {
#if defined(GGML_USE_HIP)
            // Workaround for https://github.com/ROCm/ROCR-Runtime/issues/285
            for (std::pair<CUdeviceptr, size_t> & mapping : mappings) {
                CU_CHECK(cuMemUnmap(mapping.first, mapping.second));
            }
#else
            CU_CHECK(cuMemUnmap(pool_addr, pool_size));
#endif
            CU_CHECK(cuMemAddressFree(pool_addr, CUDA_POOL_VMM_MAX_SIZE));
        }
    }

    void * alloc(size_t size, size_t * actual_size) override {
        // round up the allocation size to the alignment to ensure that all allocations are aligned for all data types
        const size_t alignment = 128;
        size = alignment * ((size + alignment - 1) / alignment);
#if defined(GGML_USE_HIP)
        // RDNA4 kernels can issue a vector access immediately past the logical compute workspace.
        // Unlike the legacy pool's 5% look-ahead allocation, the VMM pool otherwise maps exactly
        // to the requested high-water. Keep one physical granule as part of each live allocation
        // so the access cannot cross into an unmapped page or an adjacent workspace.
        if (GGML_CUDA_CC_IS_RDNA4(ggml_cuda_info().devices[device].cc)) {
            GGML_ASSERT(size <= SIZE_MAX - granularity);
            size += granularity;
        }
#endif

        size_t avail = pool_size - pool_used;

        if (size > avail) {
            // round up to the next multiple of the granularity
            size_t reserve_size = size - avail;
            reserve_size = granularity * ((reserve_size + granularity - 1) / granularity);

            GGML_ASSERT(pool_size + reserve_size <= CUDA_POOL_VMM_MAX_SIZE);

            // allocate more physical memory
            CUmemAllocationProp prop = {};
            prop.type = CU_MEM_ALLOCATION_TYPE_PINNED;
            prop.location.type = CU_MEM_LOCATION_TYPE_DEVICE;
            prop.location.id = physical_device;
            CUmemGenericAllocationHandle handle;
            // On OOM, surrender MoE cache storage and retry once. Each vendor
            // returns its own error enum from cuMemCreate (CUresult on CUDA,
            // hipError_t on HIP, MUresult on MUSA).
            auto create_result = cuMemCreate(&handle, reserve_size, &prop, 0);
            const bool out_of_memory =
#if defined(GGML_USE_HIP) || defined(GGML_USE_MUSA)
                create_result == cudaErrorMemoryAllocation;
#else
                create_result == CUDA_ERROR_OUT_OF_MEMORY;
#endif
            if (out_of_memory &&
                ggml_moe_cache_trim(device) > 0) {
                create_result = cuMemCreate(&handle, reserve_size, &prop, 0);
            }
            if (create_result != CUDA_SUCCESS) {
                return nullptr;
            }

            // reserve virtual address space (if not already reserved)
            if (pool_addr == 0) {
                CU_CHECK(cuMemAddressReserve(&pool_addr, CUDA_POOL_VMM_MAX_SIZE, 0, 0, 0));
            }

            // map at the end of the pool
            CUdeviceptr start_ptr = (CUdeviceptr)((char *)(pool_addr) + pool_size);
            CU_CHECK(cuMemMap(start_ptr, reserve_size, 0, handle, 0));
#if defined(GGML_USE_HIP)
            mappings.push_back({start_ptr, reserve_size});
#endif

            // the memory allocation handle is no longer needed after mapping
            CU_CHECK(cuMemRelease(handle));

            // set access
            // ROCm workaround (buun-llama-cpp#69): hipMemSetAccess only succeeds on a
            // range starting at the pool base — per-offset grants on later mappings return
            // hipErrorInvalidValue. Granting the whole contiguous [base, base+size+new) range
            // is safe because this pool only ever grows and has no unmapped holes. This behavior
            // has been observed on both gfx1100 and gfx1201.
            // NOTE for VBR-on-ROCm: vbr-vmm.cu grants per-chunk AND unmaps (holes) — this
            // whole-range trick cannot transfer there; needs its own design.
            // VMM Bug fix for P2P access if GGML_CUDA_P2P is set, or if NCCL build
            bool use_peer_access = getenv("GGML_CUDA_P2P") != nullptr;
#if defined(GGML_USE_NCCL)
            use_peer_access = true;
#endif // defined(GGML_USE_NCCL)

            if (use_peer_access) {
                // NCCL implicitly enables peer access (cudaDeviceEnablePeerAccess), and
                // GGML_CUDA_P2P enables it explicitly. Unlike cudaMalloc buffers, VMM
                // allocations do not become peer-accessible from that alone, so access
                // must be granted explicitly here. With virtual devices, grant access
                // on the backing *physical* devices (deduplicated, since several
                // virtual devices can map to the same physical GPU).
                std::vector<CUmemAccessDesc> access_descs;
                bool physical_seen[GGML_CUDA_MAX_DEVICES] = {};
                const int device_count = ggml_cuda_info().device_count;
                for (int id = 0; id < device_count; ++id) {
                    const int id_physical = ggml_cuda_get_physical_device(id);
                    if (id_physical != physical_device) {
                        int can_access_peer = 0;
                        CUDA_CHECK(cudaDeviceCanAccessPeer(&can_access_peer, id_physical, physical_device));
                        if (!can_access_peer) {
                            continue;
                        }
                    }
                    if (physical_seen[id_physical]) {
                        continue;
                    }
                    physical_seen[id_physical] = true;
                    CUmemAccessDesc access = {};
                    access.location.type = CU_MEM_LOCATION_TYPE_DEVICE;
                    access.location.id = id_physical;
                    access.flags = CU_MEM_ACCESS_FLAGS_PROT_READWRITE;
                    access_descs.push_back(access);
                }
                CU_CHECK(cuMemSetAccess(pool_addr, pool_size + reserve_size, access_descs.data(), access_descs.size()));
            } else {
                // set access for non P2P
                CUmemAccessDesc access = {};
                access.location.type = CU_MEM_LOCATION_TYPE_DEVICE;
                access.location.id = physical_device;
                access.flags = CU_MEM_ACCESS_FLAGS_PROT_READWRITE;
                CU_CHECK(cuMemSetAccess(pool_addr, pool_size + reserve_size, &access, 1));
            }

            // add to the pool
            pool_size += reserve_size;

            //printf("cuda pool[%d]: size increased to %llu MB (reserved %llu MB)\n",
            //       device, (unsigned long long) (pool_size/1024/1024),
            //       (unsigned long long) (reserve_size/1024/1024));
        }

        GGML_ASSERT(pool_addr != 0);

        void * ptr = (void *) ((CUdeviceptr)((char *)(pool_addr) + pool_used));
        *actual_size = size;
        pool_used += size;

#ifdef DEBUG_CUDA_MALLOC
        printf("cuda pool[%d]: allocated %llu bytes at %llx\n", device, (unsigned long long) size, ptr);
#endif

        return ptr;
    }

    void free(void * ptr, size_t size) override {
#ifdef DEBUG_CUDA_MALLOC
        printf("cuda pool[%d]: freed %llu bytes at %llx\n", device, (unsigned long long) size, ptr);
#endif

        pool_used -= size;

        // all deallocations must be in reverse order of the allocations
        GGML_ASSERT(ptr == (void *) ((char *)(pool_addr) + pool_used));
    }
};
#endif // defined(GGML_USE_VMM)

std::unique_ptr<ggml_cuda_pool> ggml_backend_cuda_context::new_pool_for_device(int                  device,
                                                                               [[maybe_unused]] int stream_no) {
#if defined(GGML_USE_VMM)
    if (ggml_cuda_info().devices[device].vmm) {
        return std::unique_ptr<ggml_cuda_pool>(new ggml_cuda_pool_vmm(device));
    }
#endif // defined(GGML_USE_VMM)
    return std::unique_ptr<ggml_cuda_pool>(new ggml_cuda_pool_leg(device));
}

// destroying a cuBLAS handle while a graph is being captured in a different thread can result in a CUDA error
// this lock is used to ensure that no cuBLAS handle is destroyed while a graph is being captured

static std::mutex ggml_cuda_lock;
static std::condition_variable ggml_cuda_lock_cv;
static std::atomic<int> ggml_cuda_lock_counter;

ggml_backend_cuda_context::~ggml_backend_cuda_context() {
    std::unique_lock<std::mutex> lock(ggml_cuda_lock);
    ggml_cuda_lock_cv.wait(lock, []{ return ggml_cuda_lock_counter.load(std::memory_order_relaxed) == 0; });

    // Persistent backend workspaces are context-owned and can be referenced by queued kernels
    // without appearing in a graph node's src[]. Drain every live stream before releasing them.
    for (int i = 0; i < GGML_CUDA_MAX_DEVICES; ++i) {
        for (int j = 0; j < GGML_CUDA_MAX_STREAMS; ++j) {
            if (streams[i][j] != nullptr) {
                ggml_cuda_set_device(i);
                CUDA_CHECK(cudaStreamSynchronize(streams[i][j]));
            }
        }
    }
    ggml_cuda_fattn_scratch_free(*this);
    ggml_cuda_vbr_transcode_workspace_free(*this);

    ggml_cuda_set_device(device);
    for (int * ptr : exl3_int8_counter_storage) {
        if (ptr != nullptr) {
            CUDA_CHECK(cudaFree(ptr));
        }
    }
#if !defined(GGML_USE_HIP)
    for (auto & item : humming_fp8_cache) {
        CUDA_CHECK(cudaFree(item.second.scale));
    }
    for (auto & item : humming_prepared_activations) {
        CUDA_CHECK(cudaFree(item.second.ptr));
        for (nv_bfloat16 * ptr : item.second.retired) {
            CUDA_CHECK(cudaFree(ptr));
        }
    }
    for (int i = 0; i < GGML_CUDA_MAX_STREAMS; ++i) {
        auto & storage = humming_fp8_locks[i];
        if (storage.ptr != nullptr) {
            CUDA_CHECK(cudaFree(storage.ptr));
        }
        for (int32_t * ptr : storage.retired) {
            CUDA_CHECK(cudaFree(ptr));
        }
        auto & input = humming_inputs[i];
        if (input.ptr != nullptr) {
            CUDA_CHECK(cudaFree(input.ptr));
        }
        for (nv_bfloat16 * ptr : input.retired) {
            CUDA_CHECK(cudaFree(ptr));
        }
        auto & output = humming_outputs[i];
        if (output.ptr != nullptr) {
            CUDA_CHECK(cudaFree(output.ptr));
        }
        for (nv_bfloat16 * ptr : output.retired) {
            CUDA_CHECK(cudaFree(ptr));
        }
        auto & q8 = mmq_q8_activations[i];
        if (q8.ptr != nullptr) {
            CUDA_CHECK(cudaFree(q8.ptr));
        }
        for (char * ptr : q8.retired) {
            CUDA_CHECK(cudaFree(ptr));
        }
    }
#endif

    if (copy_event != nullptr) {
        CUDA_CHECK(cudaEventDestroy(copy_event));
    }
    for (int i = 0; i < GGML_CUDA_MAX_DEVICES; ++i) {
        for (int j = 0; j < GGML_CUDA_MAX_STREAMS; ++j) {
            if (streams[i][j] != nullptr) {
                CUDA_CHECK(cudaStreamDestroy(streams[i][j]));
            }
            if (cublas_handles[i][j] != nullptr) {
                CUBLAS_CHECK(cublasDestroy(cublas_handles[i][j]));
            }
            if (cublas_workspaces[i][j] != nullptr) {
                CUDA_CHECK(cudaFree(cublas_workspaces[i][j]));
            }
        }
    }
}


// cuda buffer

struct ggml_backend_cuda_buffer_context {
    int device;
    void * dev_ptr = nullptr;
    bool owned = true; // false for buffers wrapping externally-managed memory (VBR VMM pool)
    std::string name;
#if !defined(GGML_USE_HIP)
    // Immutable weights stored in a backend-private layout, keyed by data pointer.
    std::unordered_set<const void *> humming_fp8_repacked;
    std::unordered_set<const void *> marlin_q4_a32_repacked;
    std::unordered_set<const void *> marlin_q8_g128_repacked;

    bool repacked(const void * data) const {
        return humming_fp8_repacked.count(data) != 0 || marlin_q4_a32_repacked.count(data) != 0 ||
            marlin_q8_g128_repacked.count(data) != 0;
    }
    void forget_repacked(const void * data) {
        humming_fp8_repacked.erase(data);
        marlin_q4_a32_repacked.erase(data);
        marlin_q8_g128_repacked.erase(data);
    }
#endif

    ggml_backend_cuda_buffer_context(int device, void * dev_ptr, bool owned = true) :
        device(device), dev_ptr(dev_ptr), owned(owned),
        name(GGML_CUDA_NAME + std::to_string(device)) {
    }

    ~ggml_backend_cuda_buffer_context() {
        if (owned) {
            CUDA_CHECK(cudaFree(dev_ptr));
        }
    }
};

static void ggml_backend_cuda_buffer_free_buffer(ggml_backend_buffer_t buffer) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *)buffer->context;
    delete ctx;
}

static bool ggml_backend_buffer_is_cuda(ggml_backend_buffer_t buffer) {
    return buffer->iface.free_buffer == ggml_backend_cuda_buffer_free_buffer;
}

#if !defined(GGML_USE_HIP)
bool ggml_cuda_humming_fp8_is_repacked(const ggml_tensor * tensor) {
    if (tensor == nullptr || tensor->buffer == nullptr || !ggml_backend_buffer_is_cuda(tensor->buffer)) {
        return false;
    }
    const auto * ctx = static_cast<const ggml_backend_cuda_buffer_context *>(tensor->buffer->context);
    return ctx->humming_fp8_repacked.find(tensor->data) != ctx->humming_fp8_repacked.end();
}

bool ggml_cuda_marlin_q4_a32_is_repacked(const ggml_tensor * tensor) {
    if (tensor == nullptr || tensor->buffer == nullptr || !ggml_backend_buffer_is_cuda(tensor->buffer)) {
        return false;
    }
    const auto * ctx = static_cast<const ggml_backend_cuda_buffer_context *>(tensor->buffer->context);
    return ctx->marlin_q4_a32_repacked.count(tensor->data) != 0;
}

bool ggml_cuda_marlin_q8_g128_is_repacked(const ggml_tensor * tensor) {
    if (tensor == nullptr || tensor->buffer == nullptr || !ggml_backend_buffer_is_cuda(tensor->buffer)) {
        return false;
    }
    const auto * ctx = static_cast<const ggml_backend_cuda_buffer_context *>(tensor->buffer->context);
    return ctx->marlin_q8_g128_repacked.count(tensor->data) != 0;
}

static ggml_tensor * ggml_cuda_tensor_owner(ggml_tensor * tensor) {
    while (tensor->view_src != nullptr) {
        tensor = tensor->view_src;
    }
    return tensor;
}

static const ggml_tensor * ggml_cuda_tensor_owner(const ggml_tensor * tensor) {
    while (tensor->view_src != nullptr) {
        tensor = tensor->view_src;
    }
    return tensor;
}

// Humming stores immutable model weights in a backend-private layout. Restore
// the canonical layout before a legal partial or view mutation.
static void ggml_cuda_canonicalize_repacked(
        ggml_backend_cuda_buffer_context * ctx, ggml_tensor * tensor) {
    ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    const size_t size = ggml_nbytes(owner);

    if (ctx->humming_fp8_repacked.erase(owner->data) != 0) {
        std::vector<uint8_t> repacked(size);
        std::vector<uint8_t> canonical(size);
        CUDA_CHECK(cudaMemcpyAsync(
            repacked.data(), owner->data, size, cudaMemcpyDeviceToHost, cudaStreamPerThread));
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
        ggml_cuda_humming_fp8_unrepack_host(
            repacked.data(), canonical.data(), owner->ne[1], owner->ne[0]);
        CUDA_CHECK(cudaMemcpyAsync(
            owner->data, canonical.data(), size, cudaMemcpyHostToDevice, cudaStreamPerThread));
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
    }

    if (ctx->marlin_q4_a32_repacked.erase(owner->data) != 0) {
        void * canonical = nullptr;
        CUDA_CHECK(cudaMalloc(&canonical, size));
        ggml_cuda_marlin_q4_a32_unrepack(
            owner->data, canonical, owner->ne[1], owner->ne[0], cudaStreamPerThread);
        CUDA_CHECK(cudaMemcpyAsync(
            owner->data, canonical, size, cudaMemcpyDeviceToDevice, cudaStreamPerThread));
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
        CUDA_CHECK(cudaFree(canonical));
    }

    if (ctx->marlin_q8_g128_repacked.erase(owner->data) != 0) {
        void * canonical = nullptr;
        CUDA_CHECK(cudaMalloc(&canonical, size));
        ggml_cuda_marlin_q8_g128_unrepack(
            owner->data, canonical, owner->ne[1], owner->ne[0], cudaStreamPerThread);
        CUDA_CHECK(cudaMemcpyAsync(
            owner->data, canonical, size, cudaMemcpyDeviceToDevice, cudaStreamPerThread));
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
        CUDA_CHECK(cudaFree(canonical));
    }

}

// Whether the storage behind a tensor (or the tensor it views) holds a private
// Marlin layout; returns the matching canonical type or GGML_TYPE_COUNT.
static ggml_type ggml_cuda_marlin_repacked_type(const ggml_tensor * tensor) {
    if (tensor == nullptr || tensor->buffer == nullptr || !ggml_backend_buffer_is_cuda(tensor->buffer)) {
        return GGML_TYPE_COUNT;
    }
    const auto * ctx = static_cast<const ggml_backend_cuda_buffer_context *>(tensor->buffer->context);
    const ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    if (ctx->marlin_q4_a32_repacked.count(owner->data) != 0) {
        return GGML_TYPE_Q4_A32;
    }
    if (ctx->marlin_q8_g128_repacked.count(owner->data) != 0) {
        return GGML_TYPE_Q8_0_G128;
    }
    return GGML_TYPE_COUNT;
}

static bool ggml_cuda_marlin_owner_is_repacked(const ggml_tensor * tensor) {
    return ggml_cuda_marlin_repacked_type(tensor) != GGML_TYPE_COUNT;
}

// A Marlin-repacked weight is only readable by the Marlin executors. Any other
// consumer in this graph (a MUL_MAT contract they decline, a view, a copy, ...)
// would interpret the private bytes as canonical blocks, so restore the
// canonical layout once, before graph capture, and say so.
static void ggml_cuda_canonicalize_unserved_marlin_weights(
        ggml_backend_cuda_context * cuda_ctx, const ggml_cgraph * cgraph) {
    const int cc = ggml_cuda_info().devices[cuda_ctx->device].cc;
    bool restored = false;
    for (int i = 0; i < cgraph->n_nodes; ++i) {
        const ggml_tensor * node = cgraph->nodes[i];
        for (int s = 0; s < GGML_MAX_SRC; ++s) {
            ggml_tensor * src = node->src[s];
            if (src == nullptr || (src->type != GGML_TYPE_Q4_A32 && src->type != GGML_TYPE_Q8_0_G128)) {
                continue;
            }
            const ggml_type repacked = ggml_cuda_marlin_repacked_type(src);
            if (repacked == GGML_TYPE_COUNT) {
                continue;
            }
            ggml_tensor * owner = ggml_cuda_tensor_owner(src);
            const bool served = node->op == GGML_OP_MUL_MAT && s == 0 && src == owner && (
                repacked == GGML_TYPE_Q4_A32 ?
                    ggml_cuda_marlin_q4_a32_accepts_mul_mat(src, node->src[1], node->src[2], node, cc) :
                    ggml_cuda_marlin_q8_g128_accepts_mul_mat(src, node->src[1], node->src[2], node, cc));
            if (served) {
                continue;
            }
            GGML_LOG_WARN("%s: restoring canonical %s layout of '%s' for %s '%s' (src%d)\n",
                __func__, ggml_type_name(repacked), owner->name, ggml_op_name(node->op), node->name, s);
            auto * buf_ctx = static_cast<ggml_backend_cuda_buffer_context *>(src->buffer->context);
            ggml_cuda_set_device(buf_ctx->device);
            ggml_cuda_canonicalize_repacked(buf_ctx, owner);
            restored = true;
        }
    }
    if (restored) {
        ggml_cuda_set_device(cuda_ctx->device);
    }
}
#else
bool ggml_cuda_marlin_q8_g128_is_repacked(const ggml_tensor *) {
    return false;
}
#endif

static void * ggml_backend_cuda_buffer_get_base(ggml_backend_buffer_t buffer) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *)buffer->context;
    return ctx->dev_ptr;
}

static enum ggml_status ggml_backend_cuda_buffer_init_tensor(ggml_backend_buffer_t buffer, ggml_tensor * tensor) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *)buffer->context;

    if (tensor->view_src != NULL) {
        assert(tensor->view_src->buffer->buft == buffer->buft);
#if !defined(GGML_USE_HIP)
        ggml_cuda_set_device(ctx->device);
        ggml_cuda_canonicalize_repacked(ctx, tensor);
#endif
        return GGML_STATUS_SUCCESS;
    }

    if (ggml_is_quantized(tensor->type) && tensor->view_src == nullptr && ggml_backend_buffer_get_usage(buffer) != GGML_BACKEND_BUFFER_USAGE_COMPUTE) {
        // initialize padding to 0 to avoid possible NaN values
        const size_t original_size = ggml_nbytes(tensor);
        const size_t padded_size = ggml_backend_buft_get_alloc_size(buffer->buft, tensor);

        if (padded_size > original_size) {
            ggml_cuda_set_device(ctx->device);
            CUDA_CHECK(cudaMemset((char *)tensor->data + original_size, 0, padded_size - original_size));
        }
    }
    return GGML_STATUS_SUCCESS;
}

static void ggml_backend_cuda_buffer_memset_tensor(ggml_backend_buffer_t buffer, ggml_tensor * tensor, uint8_t value, size_t offset, size_t size) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *) buffer->context;

    ggml_cuda_set_device(ctx->device);
#if !defined(GGML_USE_HIP)
    ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    if (tensor == owner && offset == 0 && size == ggml_nbytes(owner)) {
        ctx->forget_repacked(owner->data);
    } else {
        ggml_cuda_canonicalize_repacked(ctx, tensor);
    }
#endif
    CUDA_CHECK(cudaMemsetAsync((char *) tensor->data + offset, value, size, cudaStreamPerThread));
    CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
}

// Small host->device uploads (graph inputs: tokens, positions, masks, state
// copies) are staged through a per-thread pinned ring and issued without a
// synchronize; graph compute waits once on the thread's upload stream.  At
// decode this replaces ~13 synchronizing copies per token with one event.
namespace {
struct ggml_cuda_upload_ring {
    static constexpr size_t size       = size_t(8) << 20;
    static constexpr size_t max_upload = size_t(1) << 20;
    char *      host     = nullptr;
    size_t      offset   = 0;
    bool        disabled = false;
    cudaEvent_t event    = nullptr;
};
// One ring per (thread, device): cudaStreamPerThread and the event belong to the current device's
// context, and a shared host ring would let a wrap-around sync on one device race pending copies
// issued from another.
thread_local ggml_cuda_upload_ring ggml_cuda_uploads[GGML_CUDA_MAX_DEVICES];
}

static bool ggml_cuda_upload_async(void * dst, const void * data, size_t size) {
    auto & ring = ggml_cuda_uploads[ggml_cuda_get_device()];
    if (ring.disabled || size > ring.max_upload) {
        return false;
    }
    if (ring.host == nullptr) {
        if (cudaHostAlloc(&ring.host, ring.size, cudaHostAllocPortable) != cudaSuccess) {
            (void) cudaGetLastError();
            ring.host = nullptr;
            ring.disabled = true;
            return false;
        }
    }
    if (ring.offset + size > ring.size) {
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
        ring.offset = 0;
    }
    memcpy(ring.host + ring.offset, data, size);
    CUDA_CHECK(cudaMemcpyAsync(dst, ring.host + ring.offset, size, cudaMemcpyHostToDevice, cudaStreamPerThread));
    ring.offset += size;
    return true;
}

// Order a compute stream after every upload this thread has issued.
static void ggml_cuda_wait_uploads(cudaStream_t stream) {
    auto & ring = ggml_cuda_uploads[ggml_cuda_get_device()];
    if (ring.host == nullptr) {
        return;
    }
    if (ring.event == nullptr) {
        CUDA_CHECK(cudaEventCreateWithFlags(&ring.event, cudaEventDisableTiming));
    }
    CUDA_CHECK(cudaEventRecord(ring.event, cudaStreamPerThread));
    CUDA_CHECK(cudaStreamWaitEvent(stream, ring.event, 0));
}

static void ggml_backend_cuda_buffer_set_tensor(ggml_backend_buffer_t buffer, ggml_tensor * tensor, const void * data, size_t offset, size_t size) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *) buffer->context;

    ggml_cuda_set_device(ctx->device);
#if !defined(GGML_USE_HIP)
    ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    const bool full_owner = tensor == owner && offset == 0 && size == ggml_nbytes(owner);
    if (full_owner) {
        ctx->forget_repacked(owner->data);
    } else {
        ggml_cuda_canonicalize_repacked(ctx, tensor);
    }
    const int cc = ggml_cuda_info().devices[ctx->device].cc;
    const bool full_tensor = offset == 0 && size == ggml_nbytes(tensor);
    if (ggml_cuda_humming_fp8_enabled() && full_tensor && tensor->type == GGML_TYPE_F8_E4M3 &&
        (tensor->flags & GGML_TENSOR_FLAG_BLOCK_FP8) != 0 &&
        tensor->view_src == nullptr && ggml_is_contiguous(tensor) &&
        ggml_backend_buffer_get_usage(buffer) != GGML_BACKEND_BUFFER_USAGE_COMPUTE &&
        tensor->ne[2] == 1 && tensor->ne[3] == 1 &&
        ggml_cuda_humming_fp8_block_supports_shape(tensor->ne[1], tensor->ne[0], 1, cc)) {
        std::vector<uint8_t> repacked(size);
        ggml_cuda_humming_fp8_repack_host(data, repacked.data(), tensor->ne[1], tensor->ne[0]);
        CUDA_CHECK(cudaMemcpyAsync(tensor->data, repacked.data(), size, cudaMemcpyHostToDevice, cudaStreamPerThread));
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
        ctx->humming_fp8_repacked.insert(tensor->data);
        return;
    }
    if (ggml_cuda_marlin_q4_a32_enabled() && full_tensor && tensor->type == GGML_TYPE_Q4_A32 &&
        tensor->view_src == nullptr && ggml_is_contiguous(tensor) &&
        ggml_backend_buffer_get_usage(buffer) != GGML_BACKEND_BUFFER_USAGE_COMPUTE &&
        tensor->ne[2] == 1 && tensor->ne[3] == 1 &&
        ggml_cuda_marlin_q4_a32_supports_shape(tensor->ne[1], tensor->ne[0], 1, cc)) {
        ggml_cuda_marlin_q4_a32_repack_upload(
            data, tensor->data, tensor->ne[1], tensor->ne[0],
            int(ggml_cuda_info().devices[ctx->device].smpbo),
            ggml_cuda_info().devices[ctx->device].nsm, cudaStreamPerThread);
        ctx->marlin_q4_a32_repacked.insert(tensor->data);
        return;
    }
    if (ggml_cuda_marlin_q8_g128_enabled() && full_tensor && tensor->type == GGML_TYPE_Q8_0_G128 &&
        tensor->view_src == nullptr && ggml_is_contiguous(tensor) &&
        ggml_backend_buffer_get_usage(buffer) != GGML_BACKEND_BUFFER_USAGE_COMPUTE &&
        tensor->ne[2] == 1 && tensor->ne[3] == 1 &&
        ggml_cuda_marlin_q8_g128_supports_shape(tensor->ne[1], tensor->ne[0], 1, cc)) {
        ggml_cuda_marlin_q8_g128_repack_upload(
            data, tensor->data, tensor->ne[1], tensor->ne[0],
            int(ggml_cuda_info().devices[ctx->device].smpbo),
            ggml_cuda_info().devices[ctx->device].nsm, cudaStreamPerThread);
        ctx->marlin_q8_g128_repacked.insert(tensor->data);
        return;
    }
#endif
    if (ggml_cuda_upload_async((char *) tensor->data + offset, data, size)) {
        return;
    }
    CUDA_CHECK(cudaMemcpyAsync((char *) tensor->data + offset, data, size, cudaMemcpyHostToDevice, cudaStreamPerThread));
    CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
}

static void ggml_backend_cuda_buffer_get_tensor(ggml_backend_buffer_t buffer, const ggml_tensor * tensor, void * data, size_t offset, size_t size) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *) buffer->context;

    ggml_cuda_set_device(ctx->device);
#if !defined(GGML_USE_HIP)
    const ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    if (owner != tensor &&
        ctx->repacked(owner->data)) {
        ggml_cuda_canonicalize_repacked(ctx, const_cast<ggml_tensor *>(tensor));
    }
    if (ctx->humming_fp8_repacked.find(tensor->data) != ctx->humming_fp8_repacked.end()) {
        const size_t tensor_size = ggml_nbytes(tensor);
        std::vector<uint8_t> repacked(tensor_size);
        std::vector<uint8_t> canonical(tensor_size);
        CUDA_CHECK(cudaMemcpyAsync(repacked.data(), tensor->data, tensor_size, cudaMemcpyDeviceToHost, cudaStreamPerThread));
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
        ggml_cuda_humming_fp8_unrepack_host(repacked.data(), canonical.data(), tensor->ne[1], tensor->ne[0]);
        memcpy(data, canonical.data() + offset, size);
        return;
    }
    if (ctx->repacked(tensor->data)) {
        const size_t tensor_size = ggml_nbytes(tensor);
        void * canonical_device = nullptr;
        CUDA_CHECK(cudaMalloc(&canonical_device, tensor_size));
        (ctx->marlin_q4_a32_repacked.count(tensor->data) != 0 ?
            ggml_cuda_marlin_q4_a32_unrepack : ggml_cuda_marlin_q8_g128_unrepack)(
            tensor->data, canonical_device, tensor->ne[1], tensor->ne[0], cudaStreamPerThread);
        CUDA_CHECK(cudaMemcpyAsync(
            data, static_cast<const char *>(canonical_device) + offset, size,
            cudaMemcpyDeviceToHost, cudaStreamPerThread));
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
        CUDA_CHECK(cudaFree(canonical_device));
        return;
    }
#endif
    CUDA_CHECK(cudaMemcpyAsync(data, (const char *) tensor->data + offset, size, cudaMemcpyDeviceToHost, cudaStreamPerThread));
    CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
}

static void ggml_backend_cuda_buffer_set_tensor_2d(ggml_backend_buffer_t buffer, struct ggml_tensor * tensor, const void * data,
        size_t offset, size_t size, size_t n_copies, size_t stride_tensor, size_t stride_data) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *) buffer->context;

    ggml_cuda_set_device(ctx->device);
#if !defined(GGML_USE_HIP)
    ggml_cuda_canonicalize_repacked(ctx, tensor);
#endif
    CUDA_CHECK(cudaMemcpy2DAsync(
        (char *) tensor->data + offset, stride_tensor, data, stride_data, size, n_copies, cudaMemcpyHostToDevice, cudaStreamPerThread));
    CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
}

static void ggml_backend_cuda_buffer_get_tensor_2d(ggml_backend_buffer_t buffer, const struct ggml_tensor * tensor, void * data,
        size_t offset, size_t size, size_t n_copies, size_t stride_tensor, size_t stride_data) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *)buffer->context;

    ggml_cuda_set_device(ctx->device);
#if !defined(GGML_USE_HIP)
    const ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    if (owner != tensor &&
        ctx->repacked(owner->data)) {
        ggml_cuda_canonicalize_repacked(ctx, const_cast<ggml_tensor *>(tensor));
    }
    if (ctx->repacked(tensor->data)) {
        const size_t tensor_size = ggml_nbytes(tensor);
        std::vector<uint8_t> canonical(tensor_size);
        ggml_backend_cuda_buffer_get_tensor(buffer, tensor, canonical.data(), 0, tensor_size);
        for (size_t i = 0; i < n_copies; ++i) {
            memcpy(static_cast<char *>(data) + i * stride_data,
                   canonical.data() + offset + i * stride_tensor, size);
        }
        return;
    }
#endif
    CUDA_CHECK(cudaMemcpy2DAsync(
        data, stride_data, (const char *) tensor->data + offset, stride_tensor, size, n_copies, cudaMemcpyDeviceToHost, cudaStreamPerThread));
    CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
}

static bool ggml_backend_cuda_buffer_cpy_tensor(ggml_backend_buffer_t buffer, const ggml_tensor * src, ggml_tensor * dst) {
    if (ggml_backend_buffer_is_cuda(src->buffer)) {
        ggml_backend_cuda_buffer_context * src_ctx = (ggml_backend_cuda_buffer_context *)src->buffer->context;
        ggml_backend_cuda_buffer_context * dst_ctx = (ggml_backend_cuda_buffer_context *)dst->buffer->context;
#if !defined(GGML_USE_HIP)
        const ggml_tensor * src_owner = ggml_cuda_tensor_owner(src);
        ggml_tensor * dst_owner = ggml_cuda_tensor_owner(dst);
        if (src_owner != src &&
            src_ctx->repacked(src_owner->data)) {
            ggml_cuda_set_device(src_ctx->device);
            ggml_cuda_canonicalize_repacked(src_ctx, const_cast<ggml_tensor *>(src));
        }
        if (dst_owner != dst || !ggml_are_same_shape(src, dst)) {
            ggml_cuda_set_device(dst_ctx->device);
            ggml_cuda_canonicalize_repacked(dst_ctx, dst);
        }
        const bool src_repacked = src_ctx->humming_fp8_repacked.find(src->data) != src_ctx->humming_fp8_repacked.end();
        const bool src_marlin_q4_repacked = src_ctx->marlin_q4_a32_repacked.count(src->data) != 0;
        const bool src_marlin_q8_repacked = src_ctx->marlin_q8_g128_repacked.count(src->data) != 0;
        const int dst_cc = ggml_cuda_info().devices[dst_ctx->device].cc;
        if (src_marlin_q4_repacked &&
            !ggml_cuda_marlin_q4_a32_supports_shape(dst->ne[1], dst->ne[0], 1, dst_cc)) {
            return false;
        }
        if (src_marlin_q8_repacked &&
            !ggml_cuda_marlin_q8_g128_supports_shape(dst->ne[1], dst->ne[0], 1, dst_cc)) {
            return false;
        }
        if ((src_repacked || src_marlin_q4_repacked || src_marlin_q8_repacked) &&
            (dst_owner != dst || src->type != dst->type || !ggml_are_same_shape(src, dst))) {
            return false;
        }
        dst_ctx->forget_repacked(dst->data);
#endif
        // compare the backing physical devices: distinct virtual devices may share one physical GPU,
        // in which case a same-device copy (not a peer copy) is required
        const int src_physical = ggml_cuda_get_physical_device(src_ctx->device);
        const int dst_physical = ggml_cuda_get_physical_device(dst_ctx->device);
        if (src_physical == dst_physical) {
            CUDA_CHECK(cudaMemcpyAsync(dst->data, src->data, ggml_nbytes(src), cudaMemcpyDeviceToDevice, cudaStreamPerThread));
        } else {
#ifdef GGML_CUDA_NO_PEER_COPY
            return false;
#else
            CUDA_CHECK(cudaMemcpyPeerAsync(dst->data, dst_physical, src->data, src_physical, ggml_nbytes(src), cudaStreamPerThread));
#endif
        }
        CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
#if !defined(GGML_USE_HIP)
        if (src_repacked) {
            dst_ctx->humming_fp8_repacked.insert(dst->data);
        }
        if (src_marlin_q4_repacked) {
            dst_ctx->marlin_q4_a32_repacked.insert(dst->data);
        }
        if (src_marlin_q8_repacked) {
            dst_ctx->marlin_q8_g128_repacked.insert(dst->data);
        }
#endif
        return true;
    }
    return false;

    GGML_UNUSED(buffer);
}

static void ggml_backend_cuda_buffer_clear(ggml_backend_buffer_t buffer, uint8_t value) {
    ggml_backend_cuda_buffer_context * ctx = (ggml_backend_cuda_buffer_context *)buffer->context;

#if !defined(GGML_USE_HIP)
    ctx->humming_fp8_repacked.clear();
    ctx->marlin_q4_a32_repacked.clear();
    ctx->marlin_q8_g128_repacked.clear();
#endif
    ggml_cuda_set_device(ctx->device);
    CUDA_CHECK(cudaMemsetAsync(ctx->dev_ptr, value, buffer->size, cudaStreamPerThread));
    CUDA_CHECK(cudaStreamSynchronize(cudaStreamPerThread));
}

static const ggml_backend_buffer_i ggml_backend_cuda_buffer_interface = {
    /* .free_buffer     = */ ggml_backend_cuda_buffer_free_buffer,
    /* .get_base        = */ ggml_backend_cuda_buffer_get_base,
    /* .init_tensor     = */ ggml_backend_cuda_buffer_init_tensor,
    /* .memset_tensor   = */ ggml_backend_cuda_buffer_memset_tensor,
    /* .set_tensor      = */ ggml_backend_cuda_buffer_set_tensor,
    /* .get_tensor      = */ ggml_backend_cuda_buffer_get_tensor,
    /* .set_tensor_2d   = */ ggml_backend_cuda_buffer_set_tensor_2d,
    /* .get_tensor_2d   = */ ggml_backend_cuda_buffer_get_tensor_2d,
    /* .cpy_tensor      = */ ggml_backend_cuda_buffer_cpy_tensor,
    /* .clear           = */ ggml_backend_cuda_buffer_clear,
    /* .reset           = */ NULL,
};

// cuda buffer type
struct ggml_backend_cuda_buffer_type_context {
    int device;
    std::string name;
};

static const char * ggml_backend_cuda_buffer_type_get_name(ggml_backend_buffer_type_t buft) {
    ggml_backend_cuda_buffer_type_context * ctx = (ggml_backend_cuda_buffer_type_context *)buft->context;

    return ctx->name.c_str();
}

static bool ggml_backend_buft_is_cuda(ggml_backend_buffer_type_t buft) {
    return buft->iface.get_name == ggml_backend_cuda_buffer_type_get_name;
}

static ggml_backend_buffer_t ggml_backend_cuda_buffer_type_alloc_buffer(ggml_backend_buffer_type_t buft, size_t size) {
    ggml_backend_cuda_buffer_type_context * buft_ctx = (ggml_backend_cuda_buffer_type_context *)buft->context;

    ggml_cuda_set_device(buft_ctx->device);

    void * dev_ptr;
    cudaError_t err = ggml_cuda_device_malloc(&dev_ptr, size, buft_ctx->device);
    if (err != cudaSuccess) {
        // clear the error
        (void)cudaGetLastError();
        GGML_LOG_ERROR("%s: allocating %.2f MiB on device %d: cudaMalloc failed: %s\n", __func__, size / 1024.0 / 1024.0, buft_ctx->device, cudaGetErrorString(err));
        return nullptr;
    }

    ggml_backend_cuda_buffer_context * ctx = new ggml_backend_cuda_buffer_context(buft_ctx->device, dev_ptr);

    return ggml_backend_buffer_init(buft, ggml_backend_cuda_buffer_interface, ctx, size);
}

static size_t ggml_backend_cuda_buffer_type_get_alignment(ggml_backend_buffer_type_t buft) {
    return 128;

    GGML_UNUSED(buft);
}

static size_t ggml_backend_cuda_buffer_type_get_alloc_size(ggml_backend_buffer_type_t buft, const ggml_tensor * tensor) {
    ggml_backend_cuda_buffer_type_context * buft_ctx = (ggml_backend_cuda_buffer_type_context *) buft->context;

    size_t size = tensor->op == GGML_OP_FLASH_ATTN_EXT
        ? (ggml_flash_attn_ext_is_paged_turbo4(tensor)
            ? ggml_nbytes(tensor)
            : ggml_cuda_flash_attn_ext_get_alloc_size(buft_ctx->device, tensor))
        : ggml_nbytes(tensor);
    int64_t ne0 = tensor->ne[0];

    // [TAG_ALLOC_SIZE_EXPAND]
    if (ggml_is_quantized(tensor->type)) {
        if (ne0 % MATRIX_ROW_PADDING != 0) {
            GGML_ASSERT(tensor->nb[0] == ggml_element_size(tensor));
            size += ggml_row_size(tensor->type, MATRIX_ROW_PADDING - ne0 % MATRIX_ROW_PADDING);
        }
    }

    return size;
}

static const ggml_backend_buffer_type_i ggml_backend_cuda_buffer_type_interface = {
    /* .get_name         = */ ggml_backend_cuda_buffer_type_get_name,
    /* .alloc_buffer     = */ ggml_backend_cuda_buffer_type_alloc_buffer,
    /* .get_alignment    = */ ggml_backend_cuda_buffer_type_get_alignment,
    /* .get_max_size     = */ NULL, // defaults to SIZE_MAX
    /* .get_alloc_size   = */ ggml_backend_cuda_buffer_type_get_alloc_size,
    /* .is_host          = */ NULL,
};

ggml_backend_buffer_type_t ggml_backend_cuda_buffer_type(int device) {
    static std::mutex mutex;
    std::lock_guard<std::mutex> lock(mutex);

    if (device >= ggml_backend_cuda_get_device_count()) {
        return nullptr;
    }

    static ggml_backend_buffer_type ggml_backend_cuda_buffer_types[GGML_CUDA_MAX_DEVICES];

    static bool ggml_backend_cuda_buffer_type_initialized = false;

    if (!ggml_backend_cuda_buffer_type_initialized) {
        for (int i = 0; i < ggml_backend_cuda_get_device_count(); i++) {
            ggml_backend_cuda_buffer_types[i] = {
                /* .iface    = */ ggml_backend_cuda_buffer_type_interface,
                /* .device   = */ ggml_backend_reg_dev_get(ggml_backend_cuda_reg(), i),
                /* .context  = */ new ggml_backend_cuda_buffer_type_context{i, GGML_CUDA_NAME + std::to_string(i)},
            };
        }
        ggml_backend_cuda_buffer_type_initialized = true;
    }

    return &ggml_backend_cuda_buffer_types[device];
}

// Dynamic VBR (S2): wrap externally-managed device memory (a VMM VA range) as a first-class CUDA
// buffer. Uses the standard interface + buft so ggml_backend_buffer_is_cuda / buft_is_cuda checks
// hold; the non-owning context means freeing the buffer never cudaFree's the VA.
ggml_backend_buffer_t ggml_backend_cuda_buffer_from_ptr(int device, void * ptr, size_t size) {
    ggml_backend_buffer_type_t buft = ggml_backend_cuda_buffer_type(device);
    if (buft == nullptr || ptr == nullptr) {
        return nullptr;
    }
    ggml_backend_cuda_buffer_context * ctx = new ggml_backend_cuda_buffer_context(device, ptr, /*owned=*/false);
    return ggml_backend_buffer_init(buft, ggml_backend_cuda_buffer_interface, ctx, size);
}

// Communication context for multi-GPU AllReduce during tensor parallelism.
//
// Created once per meta backend instance.  Resources for the selected mode
// (NCCL communicators or the internal AllReduce pipeline) are initialised
// eagerly during comm_init so any init failure surfaces at startup rather
// than mid-run.
struct ggml_backend_cuda_comm_context {
    using try_allreduce_fn = bool(*)(ggml_backend_cuda_comm_context *, struct ggml_tensor **);

    std::vector<ggml_backend_t> backends;
    std::vector<int>            dev_ids;

    // Set by the init chain (comm_init_{nccl, internal, none}) to one of
    // try_allreduce_{nccl, internal, butterfly}.  nccl needs `comms`,
    // internal needs `ar_pipeline`, butterfly needs nothing.  Per-call
    // failures return false; the meta backend's generic implementation then
    // handles that call.
    try_allreduce_fn            try_allreduce = nullptr;

    ggml_cuda_ar_pipeline *     ar_pipeline = nullptr;
    // latency path for small F32 tensors (decode activations), any rank count, graph-capturable
    ggml_cuda_ar_oneshot *      oneshot = nullptr;

#ifdef GGML_USE_NCCL
    std::vector<ncclComm_t>     comms;
#endif // GGML_USE_NCCL

    ~ggml_backend_cuda_comm_context() {
#ifdef GGML_USE_NCCL
        for (ncclComm_t comm : comms) {
            NCCL_CHECK(ncclCommDestroy(comm));
        }
#endif // GGML_USE_NCCL
        ggml_cuda_ar_pipeline_free(ar_pipeline);
        ggml_cuda_ar_oneshot_free(oneshot);
    }
};

#ifdef GGML_USE_NCCL
// AllReduce via NCCL. Reduces as FP32 for small tensors and BF16 for large
// tensors (bandwidth-bound), then converts back to FP32.
static bool ggml_backend_cuda_comm_allreduce_nccl(
        ggml_backend_cuda_comm_context * comm_ctx, struct ggml_tensor ** tensors) {
    const int64_t ne = ggml_nelements(tensors[0]);
    // FIXME the input of llm_graph_context::build_in_out_ids can produce a tensor with 0 elements if n_outputs == 0
    // This then causes a crash in this function
    if (ne == 0) {
        return true;
    }

    const size_t n_backends = comm_ctx->backends.size();

    for (size_t i = 0; i < n_backends; ++i) {
        GGML_ASSERT(tensors[i] != nullptr);
        GGML_ASSERT(ggml_nelements(tensors[i]) == ne);
        GGML_ASSERT(ggml_is_contiguously_allocated(tensors[i]));
    }

    // For small tensors, simply reduce them as FP32.
    // The following heuristic for how "small" a tensor should be is based on RTX 4090s connected via 16x PCIe 4.0.
    if ((n_backends <= 2 && ne < 32768) || (n_backends == 3 && ne < 131072) || (n_backends >= 4 && ne < 262144)) {
        for (size_t i = 0; i < n_backends; ++i) {
            if ((tensors[i]->flags & GGML_TENSOR_FLAG_COMPUTE) == 0) {
                ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) comm_ctx->backends[i]->context;
                ggml_cuda_set_device(cuda_ctx->device);
                CUDA_CHECK(cudaMemsetAsync(tensors[i]->data, 0, ggml_nbytes(tensors[i]), cuda_ctx->stream()));
            }
        }
        NCCL_CHECK(ncclGroupStart());
        for (size_t i = 0; i < n_backends; ++i) {
            ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) comm_ctx->backends[i]->context;
            NCCL_CHECK(ncclAllReduce(tensors[i]->data, tensors[i]->data, ne, ncclFloat, ncclSum, comm_ctx->comms[i], cuda_ctx->stream()));
        }
        NCCL_CHECK(ncclGroupEnd());
        return true;
    }

    // For large tensors it's faster to compress them to BF16 for the reduction:
    to_bf16_cuda_t to_bf16 = ggml_get_to_bf16_cuda(GGML_TYPE_F32);
    to_fp32_cuda_t to_fp32 = ggml_get_to_fp32_cuda(GGML_TYPE_BF16);

    ggml_cuda_pool_alloc<nv_bfloat16> tmp[GGML_CUDA_MAX_DEVICES];
    for (size_t i = 0; i < n_backends; ++i) {
        ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) comm_ctx->backends[i]->context;
        tmp[i].pool = &cuda_ctx->pool();
        tmp[i].alloc(ne);

        ggml_cuda_set_device(cuda_ctx->device);
        if (tensors[i]->flags & GGML_TENSOR_FLAG_COMPUTE) {
            to_bf16(tensors[i]->data, tmp[i].get(), ne, cuda_ctx->stream());
        } else {
            CUDA_CHECK(cudaMemsetAsync(tmp[i].get(), 0, ne * sizeof(nv_bfloat16), cuda_ctx->stream()));
        }
        CUDA_CHECK(cudaGetLastError());
    }

    NCCL_CHECK(ncclGroupStart());
    for (size_t i = 0; i < n_backends; ++i) {
        ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) comm_ctx->backends[i]->context;
        NCCL_CHECK(ncclAllReduce(tmp[i].get(), tmp[i].get(), ne, ncclBfloat16, ncclSum, comm_ctx->comms[i], cuda_ctx->stream()));
    }
    NCCL_CHECK(ncclGroupEnd());

    for (size_t i = 0; i < n_backends; ++i) {
        ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) comm_ctx->backends[i]->context;

        ggml_cuda_set_device(cuda_ctx->device);
        to_fp32(tmp[i].get(), (float *) tensors[i]->data, ne, cuda_ctx->stream());
        CUDA_CHECK(cudaGetLastError());
    }

    return true;
}
#endif // GGML_USE_NCCL

// Run the internal AR pipeline.  Returns false on unsupported / failed input
// -- the caller decides whether to abort (env-forced) or fall back silently.
static bool ggml_backend_cuda_comm_allreduce_internal(
        ggml_backend_cuda_comm_context * comm_ctx, struct ggml_tensor ** tensors) {
    GGML_ASSERT(comm_ctx->ar_pipeline != nullptr);

    const size_t n_backends = comm_ctx->backends.size();
    GGML_ASSERT(n_backends == 2);
    GGML_ASSERT(tensors[0] != nullptr);

    const int64_t   ne   = ggml_nelements(tensors[0]);
    const ggml_type type = tensors[0]->type;

    if (type != GGML_TYPE_F32 && type != GGML_TYPE_F16 && type != GGML_TYPE_BF16) {
        GGML_LOG_DEBUG("%s: internal unsupported: type=%d\n", __func__, (int) type);
        return false;
    }

    if (ne == 0) {
        return true;
    }

    for (size_t i = 0; i < n_backends; ++i) {
        if (tensors[i] == nullptr) {
            GGML_LOG_ERROR("%s: internal failed: tensor[%zu] is null\n", __func__, i);
            return false;
        }
        if (ggml_nelements(tensors[i]) != ne || tensors[i]->type != type) {
            GGML_LOG_ERROR("%s: internal failed: tensor[%zu] ne=%" PRId64 " type=%d expected ne=%" PRId64 " type=%d\n",
                           __func__, i, ggml_nelements(tensors[i]), (int) tensors[i]->type, ne, (int) type);
            return false;
        }
        if (!ggml_is_contiguously_allocated(tensors[i])) {
            GGML_LOG_DEBUG("%s: internal unsupported: tensor[%zu] is not contiguously allocated: ne=%" PRId64 " nbytes=%zu packed=%zu type=%d\n",
                           __func__, i, ne, ggml_nbytes(tensors[i]),
                           (size_t) ne * ggml_type_size(type) / ggml_blck_size(type), (int) type);
            return false;
        }
        if (((uintptr_t) tensors[i]->data & 0xF) != 0) {
            GGML_LOG_DEBUG("%s: internal unsupported: tensor[%zu] data pointer is not 16-byte aligned: %p type=%d ne=%" PRId64 "\n",
                           __func__, i, tensors[i]->data, (int) type, ne);
            return false;
        }
        GGML_ASSERT((ggml_nbytes(tensors[i]) & 0xF) == 0);
    }

    return ggml_cuda_ar_allreduce(comm_ctx->ar_pipeline, comm_ctx->backends.data(), tensors);
}

// ---------------------------------------------------------------------------
// Per-call dispatch -- three variants, one per backend.  Each is set as
// comm_ctx->try_allreduce by the matching init step.  Per-call failure
// returns false; the meta backend's generic implementation handles that call.
// ---------------------------------------------------------------------------

#ifdef GGML_USE_NCCL
static bool ggml_backend_cuda_comm_try_allreduce_nccl(
        ggml_backend_cuda_comm_context * comm_ctx, struct ggml_tensor ** tensors) {
    return ggml_backend_cuda_comm_allreduce_nccl(comm_ctx, tensors);
}
#endif // GGML_USE_NCCL

static bool ggml_backend_cuda_comm_try_allreduce_internal(
        ggml_backend_cuda_comm_context * comm_ctx, struct ggml_tensor ** tensors) {
    // the host-bounce pipeline runs on its own streams/events and synchronizes on the host:
    // not recordable into a step graph, so decline while the caller is capturing
    for (ggml_backend_t backend : comm_ctx->backends) {
        auto * cuda_ctx = static_cast<ggml_backend_cuda_context *>(backend->context);
        cudaStreamCaptureStatus st = cudaStreamCaptureStatusNone;
        if (cudaStreamIsCapturing(cuda_ctx->stream(), &st) != cudaSuccess) {
            (void) cudaGetLastError();
            return false;
        }
        if (st != cudaStreamCaptureStatusNone) {
            return false;
        }
    }
    return ggml_backend_cuda_comm_allreduce_internal(comm_ctx, tensors);
}

static bool ggml_backend_cuda_comm_try_allreduce_butterfly(
        ggml_backend_cuda_comm_context *, struct ggml_tensor **) {
    return false;
}

static void ggml_backend_cuda_comm_free(void * comm_ctx_v) {
    if (comm_ctx_v == nullptr) {
        return;
    }
    delete static_cast<ggml_backend_cuda_comm_context *>(comm_ctx_v);
}

// ---------------------------------------------------------------------------
// Init -- chained nccl -> internal -> none.  Each step tries to bring up its
// resource; on failure it warns and recurses into the next step.
// ---------------------------------------------------------------------------
static void ggml_backend_cuda_comm_init_none(ggml_backend_cuda_comm_context * ret) {
    ret->try_allreduce = ggml_backend_cuda_comm_try_allreduce_butterfly;
}

static void ggml_backend_cuda_comm_init_internal(ggml_backend_cuda_comm_context * ret) {
    ret->ar_pipeline = ggml_cuda_ar_pipeline_init(ret->dev_ids.data(), ret->dev_ids.size());
    if (ret->ar_pipeline) {
        ret->try_allreduce = ggml_backend_cuda_comm_try_allreduce_internal;
        return;
    }

    // Clear sticky CUDA error from the failed init.
    (void) cudaGetLastError();
    GGML_LOG_WARN("internal AllReduce init failed (n_devices != 2?); "
                  "falling back to meta-backend butterfly\n");
    ggml_backend_cuda_comm_init_none(ret);
}

static void ggml_backend_cuda_comm_init_nccl(ggml_backend_cuda_comm_context * ret) {
#ifdef GGML_USE_NCCL
    // Disabling NCCL path when CUDA virtual devices are in use since NCCL requires one distinct physical GPU per rank.
    const ggml_cuda_device_info & info = ggml_cuda_info();
    if (info.device_count > info.physical_device_count) {
        GGML_LOG_WARN("NCCL disabled: virtual devices in use; "
                      "falling back to internal AllReduce\n");
        ggml_backend_cuda_comm_init_internal(ret);
        return;
    }

    const size_t n = ret->dev_ids.size();
    ret->comms.resize(n);
    ncclResult_t rc = ncclCommInitAll(ret->comms.data(), (int) n, ret->dev_ids.data());
    if (rc == ncclSuccess) {
        ret->try_allreduce = ggml_backend_cuda_comm_try_allreduce_nccl;
        return;
    }

    ret->comms.clear();
    GGML_LOG_WARN("NCCL init failed (%s); falling back to internal AllReduce\n",
                  ncclGetErrorString(rc));
#else // GGML_USE_NCCL
#ifndef GGML_USE_HIP
    GGML_LOG_WARN("NCCL not compiled in; falling back to internal AllReduce.  "
                  "Recompile with -DGGML_CUDA_NCCL=ON for best multi-GPU performance.\n");
#endif // !GGML_USE_HIP
#endif // GGML_USE_NCCL

    ggml_backend_cuda_comm_init_internal(ret);
}

// Top-level init.  Picks one of the three init paths based on
// GGML_CUDA_ALLREDUCE (or the platform default) and lets the chain handle
// any fallback.  Unrecognised env values warn and fall through to the
// platform default.
static void * ggml_backend_cuda_comm_init(ggml_backend_t * backends, size_t n_backends) {
    for (size_t i = 0; i < n_backends; i++) {
        if (!ggml_backend_is_cuda(backends[i])) {
            return nullptr;
        }
    }

    auto * ret = new ggml_backend_cuda_comm_context;
    ret->backends.assign(backends, backends + n_backends);
    ret->dev_ids.reserve(n_backends);
    for (size_t i = 0; i < n_backends; i++) {
        ret->dev_ids.push_back(static_cast<ggml_backend_cuda_context *>(backends[i]->context)->device);
    }

    const char * env = getenv("GGML_CUDA_ALLREDUCE");
    if (!env) {
        // Platform default: Linux uses NCCL, otherwise (generally Windows) internal
#if defined(__linux__)
        ggml_backend_cuda_comm_init_nccl(ret);
#else
        ggml_backend_cuda_comm_init_internal(ret);
#endif // defined(__linux__)
    } else {
        std::string env_str(env);
        if (env_str == "nccl") {
            ggml_backend_cuda_comm_init_nccl(ret);
        } else if (env_str == "internal") {
            ggml_backend_cuda_comm_init_internal(ret);
        } else if (env_str == "none") {
            ggml_backend_cuda_comm_init_none(ret);
        } else {
            GGML_LOG_WARN("unknown GGML_CUDA_ALLREDUCE value: %s\n", env);
            ggml_backend_cuda_comm_init_none(ret);
        }
    }
    // Reduce activations through pinned host memory in one shot: small decode messages are latency-bound
    // (single-block kernel), prompt-chunk messages up to the window go through a copy-engine publish and a
    // multi-block reduce-scatter, which beats a host-staged NCCL ring on boxes without PCIe P2P and sums in
    // F32 where NCCL rounds large tensors to BF16. GGML_CUDA_ALLREDUCE_ONESHOT=0 disables; the value sets
    // the byte limit, default 32 MiB (pinned memory: 5 slots x limit per rank), which keeps 2048-token
    // prompt ubatches of a 2560-wide model on this path (-ub 2048 is the fastest prefill setting).
    // An explicit backend selection takes precedence over the automatic fast path.
    if (env == nullptr) {
        const char * env_os = getenv("GGML_CUDA_ALLREDUCE_ONESHOT");
        const size_t limit = env_os == nullptr ? (size_t) 32 * 1024 * 1024 : (size_t) atoll(env_os);
        if (limit > 0 && n_backends >= 2) {
            ret->oneshot = ggml_cuda_ar_oneshot_init(ret->dev_ids.data(), n_backends, limit);
        }
    }

    return ret;
}

// Top-level dispatch -- calls the function pointer chosen by comm_init.
// ---------------------------------------------------------------------------
// Whole-step capture for the meta backend (tensor parallelism). The meta backend drives
// one stream capture per device around a complete graph compute — every subgraph launch and
// the all-reduces between them — and replays it with a single cudaGraphLaunch per device.
// ---------------------------------------------------------------------------
struct ggml_cuda_step_graph {
    cudaGraph_t     graph    = nullptr;
    cudaGraphExec_t instance = nullptr;
};

static bool ggml_cuda_graph_check_compability(ggml_cgraph * cgraph);

static bool ggml_backend_cuda_step_capturable(ggml_backend_t backend, ggml_cgraph * cgraph) {
#ifdef USE_CUDA_GRAPH
    static const bool disabled = getenv("GGML_CUDA_DISABLE_GRAPHS") != nullptr || getenv("GGML_CUDA_DISABLE_STEP_GRAPHS") != nullptr;
    if (disabled) {
        return false;
    }
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    if (ggml_cuda_info().devices[cuda_ctx->device].cc < GGML_CUDA_CC_AMPERE) {
        return false;
    }
    return ggml_cuda_graph_check_compability(cgraph);
#else
    GGML_UNUSED(backend); GGML_UNUSED(cgraph);
    return false;
#endif
}

static uint64_t ggml_backend_cuda_step_epoch(ggml_backend_t backend) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    // buffers a replay could reference that move without a graph change
    return (uint64_t) cuda_ctx->fattn_scratch.epoch;
}

static void ggml_backend_cuda_step_wait_uploads(ggml_backend_t backend) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    ggml_cuda_set_device(cuda_ctx->device);
    ggml_cuda_wait_uploads(cuda_ctx->stream());
}

static bool ggml_backend_cuda_step_capture_begin(ggml_backend_t backend) {
#ifdef USE_CUDA_GRAPH
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    GGML_ASSERT(!cuda_ctx->external_capture);
    ggml_cuda_set_device(cuda_ctx->device);
    {
        std::lock_guard<std::mutex> lock(ggml_cuda_lock);
        ggml_cuda_lock_counter.fetch_add(1, std::memory_order_relaxed);
    }
    const cudaError_t err = cudaStreamBeginCapture(cuda_ctx->stream(), cudaStreamCaptureModeRelaxed);
    if (err != cudaSuccess) {
        (void) cudaGetLastError();
        std::lock_guard<std::mutex> lock(ggml_cuda_lock);
        if (ggml_cuda_lock_counter.fetch_sub(1, std::memory_order_relaxed) == 1) {
            ggml_cuda_lock_cv.notify_all();
        }
        return false;
    }
    cuda_ctx->external_capture = true;
    return true;
#else
    GGML_UNUSED(backend);
    return false;
#endif
}

static void * ggml_backend_cuda_step_capture_end(ggml_backend_t backend) {
#ifdef USE_CUDA_GRAPH
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    GGML_ASSERT(cuda_ctx->external_capture);
    ggml_cuda_set_device(cuda_ctx->device);
    cuda_ctx->external_capture = false;
    cudaGraph_t graph = nullptr;
    const cudaError_t err = cudaStreamEndCapture(cuda_ctx->stream(), &graph);
    {
        std::lock_guard<std::mutex> lock(ggml_cuda_lock);
        if (ggml_cuda_lock_counter.fetch_sub(1, std::memory_order_relaxed) == 1) {
            ggml_cuda_lock_cv.notify_all();
        }
    }
    if (err != cudaSuccess || graph == nullptr) {
        (void) cudaGetLastError();
        if (graph != nullptr) {
            (void) cudaGraphDestroy(graph);
        }
        return nullptr;
    }
    cudaGraphExec_t instance = nullptr;
    if (cudaGraphInstantiate(&instance, graph, NULL, NULL, 0) != cudaSuccess || instance == nullptr) {
        (void) cudaGetLastError();
        (void) cudaGraphDestroy(graph);
        return nullptr;
    }
    // upload now so the first launch is as cheap as a replay: a lazy first-launch upload was observed to
    // block the host until the previously launched device's stream drained, which serializes the devices
    // and deadlocks in-graph collectives that need every rank in flight
    if (cudaGraphUpload(instance, cuda_ctx->stream()) != cudaSuccess) {
        (void) cudaGetLastError();
    }
    ggml_cuda_step_graph * step = new ggml_cuda_step_graph;
    step->graph    = graph;
    step->instance = instance;
    return step;
#else
    GGML_UNUSED(backend);
    return nullptr;
#endif
}

static bool ggml_backend_cuda_step_launch(ggml_backend_t backend, void * step_v) {
#ifdef USE_CUDA_GRAPH
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    ggml_cuda_step_graph * step = (ggml_cuda_step_graph *) step_v;
    ggml_cuda_set_device(cuda_ctx->device);
    const cudaError_t err = cudaGraphLaunch(step->instance, cuda_ctx->stream());
    if (err != cudaSuccess) {
        (void) cudaGetLastError();
        return false;
    }
    return true;
#else
    GGML_UNUSED(backend); GGML_UNUSED(step_v);
    return false;
#endif
}

static void ggml_backend_cuda_step_free(ggml_backend_t backend, void * step_v) {
#ifdef USE_CUDA_GRAPH
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    ggml_cuda_step_graph * step = (ggml_cuda_step_graph *) step_v;
    if (step == nullptr) {
        return;
    }
    ggml_cuda_set_device(cuda_ctx->device);
    if (step->instance != nullptr) {
        (void) cudaGraphExecDestroy(step->instance);
    }
    if (step->graph != nullptr) {
        (void) cudaGraphDestroy(step->graph);
    }
    delete step;
#else
    GGML_UNUSED(backend); GGML_UNUSED(step_v);
#endif
}

// Returns false to let the meta-backend's butterfly run.
static bool ggml_backend_cuda_comm_allreduce_tensor(void * comm_ctx_v, struct ggml_tensor ** tensors) {
    if (comm_ctx_v == nullptr) {
        return false;
    }
    auto * comm_ctx = static_cast<ggml_backend_cuda_comm_context *>(comm_ctx_v);
    if (comm_ctx->oneshot != nullptr && ggml_cuda_ar_oneshot_eligible(comm_ctx->oneshot, tensors)) {
        return ggml_cuda_ar_oneshot_allreduce(comm_ctx->oneshot, comm_ctx->backends.data(), tensors);
    }
    return comm_ctx->try_allreduce(comm_ctx, tensors);
}

// Per-rank enqueue of the one-shot all-reduce for concurrent issuer threads; false when this message needs a
// collective (NCCL fallback), which the caller then issues from one thread for all ranks.
static bool ggml_backend_cuda_comm_allreduce_tensor_rank(void * comm_ctx_v, struct ggml_tensor ** tensors, int rank) {
    if (comm_ctx_v == nullptr) {
        return false;
    }
    auto * comm_ctx = static_cast<ggml_backend_cuda_comm_context *>(comm_ctx_v);
    if (comm_ctx->oneshot == nullptr || !ggml_cuda_ar_oneshot_eligible(comm_ctx->oneshot, tensors)) {
        return false;
    }
    return ggml_cuda_ar_oneshot_allreduce_rank(comm_ctx->oneshot, comm_ctx->backends[rank], tensors, rank);
}

// host buffer type

static const char * ggml_backend_cuda_host_buffer_type_name(ggml_backend_buffer_type_t buft) {
    return GGML_CUDA_NAME "_Host";

    GGML_UNUSED(buft);
}

static bool ggml_backend_buft_is_cuda_host(ggml_backend_buffer_type_t buft) {
    return buft->iface.get_name == ggml_backend_cuda_host_buffer_type_name;
}

static void ggml_backend_cuda_host_buffer_free_buffer(ggml_backend_buffer_t buffer) {
    CUDA_CHECK(cudaFreeHost(buffer->context));
}

static void * ggml_cuda_host_malloc(size_t size) {
    if (getenv("GGML_CUDA_NO_PINNED") != nullptr) {
        return nullptr;
    }

    void * ptr = nullptr;
    cudaError_t err = cudaMallocHost((void **) &ptr, size);
    if (err != cudaSuccess) {
        // clear the error
        (void)cudaGetLastError();
        GGML_LOG_DEBUG("%s: failed to allocate %.2f MiB of pinned memory: %s\n", __func__,
                           size / 1024.0 / 1024.0, cudaGetErrorString(err));
        return nullptr;
    }

    return ptr;
}

static ggml_backend_buffer_t ggml_backend_cuda_host_buffer_type_alloc_buffer(ggml_backend_buffer_type_t buft, size_t size) {
    void * ptr = ggml_cuda_host_malloc(size);

    if (ptr == nullptr) {
        // fallback to cpu buffer
        return ggml_backend_buft_alloc_buffer(ggml_backend_cpu_buffer_type(), size);
    }

    ggml_backend_buffer_t buffer = ggml_backend_cpu_buffer_from_ptr(ptr, size);
    buffer->buft = buft;
    buffer->iface.free_buffer = ggml_backend_cuda_host_buffer_free_buffer;

    return buffer;
}

ggml_backend_buffer_type_t ggml_backend_cuda_host_buffer_type() {
    static struct ggml_backend_buffer_type ggml_backend_cuda_buffer_type_host = {
        /* .iface    = */ {
            /* .get_name         = */ ggml_backend_cuda_host_buffer_type_name,
            /* .alloc_buffer     = */ ggml_backend_cuda_host_buffer_type_alloc_buffer,
            /* .get_alignment    = */ ggml_backend_cpu_buffer_type()->iface.get_alignment,
            /* .get_max_size     = */ NULL, // defaults to SIZE_MAX
            /* .get_alloc_size   = */ ggml_backend_cpu_buffer_type()->iface.get_alloc_size,
            /* .is_host          = */ ggml_backend_cpu_buffer_type()->iface.is_host,
        },
        /* .device   = */ ggml_backend_reg_dev_get(ggml_backend_cuda_reg(), 0),
        /* .context  = */ nullptr,
    };

    return &ggml_backend_cuda_buffer_type_host;
}

//static bool ggml_backend_buffer_is_cuda_host(ggml_backend_buffer_t buffer) {
//    return buffer->buft->iface.get_name == ggml_backend_cuda_host_buffer_type_name;
//}

/// kernels

static __global__ void k_compute_batched_ptrs(
        const void * src0_as_f16, const void * src1_as_f16, char * dst,
        const void ** ptrs_src, void ** ptrs_dst,
        int64_t ne12, int64_t ne13,
        int64_t ne23,
        size_t  nb02, size_t  nb03,
        size_t  nb12, size_t  nb13,
        size_t  nbd2, size_t  nbd3,
        int64_t r2,   int64_t r3) {
    const int64_t i13 = blockIdx.x * blockDim.x + threadIdx.x;
    const int64_t i12 = blockIdx.y * blockDim.y + threadIdx.y;

    if (i13 >= ne13 || i12 >= ne12) {
        return;
    }

    const int64_t i03 = i13 / r3;
    const int64_t i02 = i12 / r2;

    ptrs_src[0*ne23 + i12 + i13*ne12] = (const char *) src0_as_f16 + i02*nb02 + i03*nb03;
    ptrs_src[1*ne23 + i12 + i13*ne12] = (const char *) src1_as_f16 + i12*nb12 + i13*nb13;
    ptrs_dst[0*ne23 + i12 + i13*ne12] = (      char *)         dst + i12*nbd2 + i13*nbd3;
}

// Type traits for mapping ggml types to CUDA/cuBLAS types
template<ggml_type T>
struct batched_mul_mat_traits;

template<>
struct batched_mul_mat_traits<GGML_TYPE_F32> {
    using cuda_type = float;
    static inline const cublasComputeType_t compute_type = CUBLAS_COMPUTE_32F;
    static inline const cudaDataType_t data_type = CUDA_R_32F;
    static inline const ggml_type ggml_type_val = GGML_TYPE_F32;
    static inline const float alpha = 1.0f;
    static inline const float beta = 0.0f;
    static inline const void* get_alpha() { static const float val = alpha; return &val; }
    static inline const void* get_beta() { static const float val = beta; return &val; }
    static inline auto convert(ggml_type src_type) { return ggml_get_to_fp32_cuda(src_type); }
    static inline auto convert_nc(ggml_type src_type) { return ggml_get_to_fp32_nc_cuda(src_type); }
};

template<>
struct batched_mul_mat_traits<GGML_TYPE_BF16> {
    using cuda_type = nv_bfloat16;
    static inline const cublasComputeType_t compute_type = CUBLAS_COMPUTE_32F;
    static inline const cudaDataType_t data_type = CUDA_R_16BF;
    static inline const ggml_type ggml_type_val = GGML_TYPE_BF16;
    static inline const float alpha = 1.0f;
    static inline const float beta = 0.0f;
    static inline const void* get_alpha() { static const float val = alpha; return &val; }
    static inline const void* get_beta() { static const float val = beta; return &val; }
    static inline auto convert(ggml_type src_type) { return ggml_get_to_bf16_cuda(src_type); }
    static inline auto convert_nc(ggml_type src_type) { return ggml_get_to_bf16_nc_cuda(src_type); }
};

template<>
struct batched_mul_mat_traits<GGML_TYPE_F16> {
    using cuda_type = half;
    static inline const cublasComputeType_t compute_type = CUBLAS_COMPUTE_16F;
    static inline const cudaDataType_t data_type = CUDA_R_16F;
    static inline const ggml_type ggml_type_val = GGML_TYPE_F16;
    static inline const half alpha = 1.0;
    static inline const half beta = 0.0;
    static inline const void* get_alpha() { static const half val = alpha; return &val; }
    static inline const void* get_beta() { static const half val = beta; return &val; }
    static inline auto convert(ggml_type src_type) { return ggml_get_to_fp16_cuda(src_type); }
    static inline auto convert_nc(ggml_type src_type) { return ggml_get_to_fp16_nc_cuda(src_type); }
};

template<ggml_type compute_type>
static void ggml_cuda_mul_mat_cublas_impl(
        ggml_backend_cuda_context & ctx,
        const ggml_tensor * src0,
        const ggml_tensor * src1,
        ggml_tensor * dst,
        bool retain_bf16_output = false,
        nv_bfloat16 * retained_bf16_dst = nullptr) {
    using traits = batched_mul_mat_traits<compute_type>;
    using cuda_t = typename traits::cuda_type;

    GGML_ASSERT(ggml_is_contiguous(dst));

    // Byte offsets and tensor dimensions are currently used in an inconsistent way for dst.
    // As long as dst is contiguous this does not matter though.

    GGML_TENSOR_BINARY_OP_LOCALS

    // Guard: cuBLAS requires m >= 1, n >= 1, k >= 1 for Sgemm/GemmEx.
    // During speculative decoding (DFlash/copyspec), draft verification can
    // produce non-consecutive token positions which result in zero-size
    // sub-matrices. cuBLAS treats these as invalid parameters and aborts
    // with CUBLAS_STATUS_INVALID_VALUE. Zero-size GEMMs are defined as
    // no-ops (no output written), matching OpenBLAS and MKL behavior.
    if (ne01 == 0 || ne11 == 0 || ne10 == 0 || ne00 == 0) {
        return;
    }

    const int64_t ne_dst = ggml_nelements(dst);
    cudaStream_t main_stream = ctx.stream();
    cublasHandle_t cublas_h = ctx.cublas_handle();

    const size_t src0_ts = ggml_type_size(src0->type);
    GGML_ASSERT(nb00 == src0_ts);
    int64_t s01 = nb01 / src0_ts;
    int64_t s02 = nb02 / src0_ts;
    int64_t s03 = nb03 / src0_ts;

    const size_t src1_ts = ggml_type_size(src1->type);
    GGML_ASSERT(nb10 == src1_ts);
    int64_t s11 = nb11 / src1_ts;
    int64_t s12 = nb12 / src1_ts;
    int64_t s13 = nb13 / src1_ts;

    float * dst_ddf = (float *) dst->data;

    const cuda_t * src0_ptr = nullptr;
    const cuda_t * src1_ptr = nullptr;

    ggml_cuda_pool_alloc<cuda_t> src0_alloc(ctx.pool());
    ggml_cuda_pool_alloc<cuda_t> src1_alloc(ctx.pool());

    bool is_src0_cont_2 = ggml_is_contiguous_2(src0);
    bool is_src1_cont_2 = ggml_is_contiguous_2(src1);

    if (src0->type == compute_type) {
        src0_ptr = (const cuda_t *) src0->data;
    } else {
        src0_alloc.alloc(ggml_nelements(src0));

        if (ggml_is_contiguously_allocated(src0)) {
            const auto convert_func = traits::convert(src0->type);
            GGML_ASSERT(convert_func != nullptr);
            convert_func(src0->data, src0_alloc.get(), ggml_nelements(src0), main_stream);
            const size_t src0_bs = ggml_blck_size(src0->type);
            s01 *= src0_bs;
            s02 *= src0_bs;
            s03 *= src0_bs;
        } else {
            const auto convert_func = traits::convert_nc(src0->type);
            GGML_ASSERT(convert_func != nullptr);
            convert_func(src0->data, src0_alloc.get(), ne00, ne01, ne02, ne03, s01, s02, s03, main_stream);
            s01 = ne00;
            s02 = ne01*s01;
            s03 = ne02*s02;
            is_src0_cont_2 = true;
        }
        src0_ptr = src0_alloc.get();
    }

    bool reused_bf16_src1 = false;
#if !defined(GGML_USE_HIP)
    if constexpr (compute_type == GGML_TYPE_BF16) {
        if (src0->type == GGML_TYPE_BF16 && src1->type == GGML_TYPE_F32 &&
                ctx.consume_bf16_activation(src1)) {
            src1_ptr = static_cast<const cuda_t *>(src1->data);
            reused_bf16_src1 = true;
        } else if (src0->type == GGML_TYPE_BF16 && src1->type == GGML_TYPE_F32 &&
                src0->ne[0] == 5120 && src0->ne[1] == 48 &&
                src1->ne[0] == 5120 && src1->ne[1] > 16 &&
                ggml_is_contiguously_allocated(src1)) {
            const size_t input_count = ggml_nelements(src1);
            src1_ptr = ggml_cuda_prepare_bf16_input(ctx, src1, input_count, main_stream);
            reused_bf16_src1 = true;
        }
    }
#endif

    if (reused_bf16_src1) {
        // The persistent per-stream buffer is already contiguous BF16.
        is_src1_cont_2 = true;
    } else if (src1->type == compute_type) {
        src1_ptr = (const cuda_t *) src1->data;
    } else {
        src1_alloc.alloc(ggml_nelements(src1));

        if (ggml_is_contiguously_allocated(src1)) {
            const auto convert_func = traits::convert(src1->type);
            GGML_ASSERT(convert_func != nullptr);
            convert_func(src1->data, src1_alloc.get(), ggml_nelements(src1), main_stream);
            const size_t src1_bs = ggml_blck_size(src1->type);
            s11 *= src1_bs;
            s12 *= src1_bs;
            s13 *= src1_bs;
        } else {
            const auto convert_func = traits::convert_nc(src1->type);
            GGML_ASSERT(convert_func != nullptr);
            convert_func(src1->data, src1_alloc.get(), ne10, ne11, ne12, ne13, s11, s12, s13, main_stream);
            s11 = ne10;
            s12 = ne11*s11;
            s13 = ne12*s12;
            is_src1_cont_2 = true;
        }
        src1_ptr = src1_alloc.get();
    }

    ggml_cuda_pool_alloc<cuda_t> dst_temp(ctx.pool());
    char * dst_ptr;
    size_t nbd2 = dst->nb[2];
    size_t nbd3 = dst->nb[3];

    cublasComputeType_t cu_compute_type = traits::compute_type;
    cudaDataType_t cu_data_type = traits::data_type;
    cudaDataType_t cu_data_type_a = traits::data_type;
    cudaDataType_t cu_data_type_b = traits::data_type;
    const void * alpha = traits::get_alpha();
    const void * beta = traits::get_beta();

    const int cc = ggml_cuda_info().devices[ctx.device].cc;
    bool prefer_f32_output = false;
    if (compute_type == GGML_TYPE_F16) {
        prefer_f32_output = cc == GGML_CUDA_CC_VOLTA || GGML_CUDA_CC_IS_RDNA4(cc) || GGML_CUDA_CC_IS_CDNA(cc);
    } else if (compute_type == GGML_TYPE_BF16) {
        prefer_f32_output = !GGML_CUDA_CC_IS_RDNA3(cc) && !GGML_CUDA_CC_IS_CDNA(cc);
    }

    if (retain_bf16_output) {
        GGML_ASSERT(compute_type == GGML_TYPE_BF16 && dst->type == GGML_TYPE_F32);
        dst_ptr = reinterpret_cast<char *>(retained_bf16_dst != nullptr ? retained_bf16_dst :
                                           reinterpret_cast<nv_bfloat16 *>(dst_ddf));
        prefer_f32_output = false;
        nbd2 /= sizeof(float) / sizeof(cuda_t);
        nbd3 /= sizeof(float) / sizeof(cuda_t);
    } else if (prefer_f32_output) {
        dst_ptr = (char *) dst_ddf;
        cu_compute_type = batched_mul_mat_traits<GGML_TYPE_F32>::compute_type;
        cu_data_type = batched_mul_mat_traits<GGML_TYPE_F32>::data_type;
        alpha = batched_mul_mat_traits<GGML_TYPE_F32>::get_alpha();
        beta = batched_mul_mat_traits<GGML_TYPE_F32>::get_beta();
    } else {
        if constexpr (compute_type == GGML_TYPE_F32) {
            dst_ptr = (char *) dst_ddf;  // Direct F32 output
        } else {
            dst_ptr = (char *) dst_temp.alloc(ne_dst);
            nbd2 /= sizeof(float) / sizeof(cuda_t);
            nbd3 /= sizeof(float) / sizeof(cuda_t);
        }
    }

    GGML_ASSERT(ne12 % ne02 == 0);
    GGML_ASSERT(ne13 % ne03 == 0);

    // broadcast factors
    const int64_t r2 = ne12/ne02;
    const int64_t r3 = ne13/ne03;

    // Theoretically cublasGemmStridedBatchedEx would always work, even for a single matrix.
    // However, for some old NVIDIA and AMD GPUs the strided/Ex GEMM is much slower,
    //     probably because the internal kernel selection logic is suboptimal.
    if (compute_type == GGML_TYPE_F32 && ne12 == 1 && ne13 == 1) {
        CUBLAS_CHECK(
            cublasSgemm(cublas_h, CUBLAS_OP_T, CUBLAS_OP_N,
                    ne01, ne11, ne10,
                    (const float *) alpha, (const float *) src0_ptr, s01,
                                           (const float *) src1_ptr, s11,
                    (const float *) beta,  (float       *)  dst_ptr, ne0));
    } else if (ne12 == 1 && ne13 == 1) {
        CUBLAS_CHECK(
            cublasGemmEx(cublas_h, CUBLAS_OP_T, CUBLAS_OP_N,
                    ne01, ne11, ne10,
                    alpha, src0_ptr, cu_data_type_a, s01,
                           src1_ptr, cu_data_type_b, s11,
                    beta,   dst_ptr, cu_data_type,   ne0,
                    cu_compute_type,
                    CUBLAS_GEMM_DEFAULT_TENSOR_OP));
    } else if (r2 == 1 && r3 == 1 && is_src0_cont_2 && is_src1_cont_2) {
        // with a [0, 2, 1, 3] perm. and ne02==1 the matrix strides need to be determined from dim 3:
        const int64_t sma = ne02 == 1 ? s03 : s02;
        const int64_t smb = ne12 == 1 ? s13 : s12;

        // there is no broadcast and src0, src1 are contiguous across dims 2, 3
        // use cublasGemmStridedBatchedEx
        CUBLAS_CHECK(
        cublasGemmStridedBatchedEx(cublas_h, CUBLAS_OP_T, CUBLAS_OP_N,
                ne01, ne11, ne10,
                alpha, src0_ptr, cu_data_type_a, s01, sma,     // strideA
                       src1_ptr, cu_data_type_b, s11, smb,     // strideB
                beta,   dst_ptr, cu_data_type,   ne0, ne1*ne0, // strideC
                ne12*ne13,
                cu_compute_type,
                CUBLAS_GEMM_DEFAULT_TENSOR_OP));
    } else {
        // use cublasGemmBatchedEx
        const int64_t ne23 = ne12*ne13;

        ggml_cuda_pool_alloc<const void *> ptrs_src(ctx.pool(), 2*ne23);
        ggml_cuda_pool_alloc<      void *> ptrs_dst(ctx.pool(), 1*ne23);

        const size_t src_type_size = sizeof(cuda_t);

        const int threads_x = 16;
        const int threads_y = 16;
        const dim3 block_dims(threads_x, threads_y);

        const dim3 grid_dims(
            (ne13 + threads_x - 1) / threads_x,
            (ne12 + threads_y - 1) / threads_y
        );
        k_compute_batched_ptrs<<<grid_dims, block_dims, 0, main_stream>>>(
                src0_ptr, src1_ptr, dst_ptr,
                ptrs_src.get(), ptrs_dst.get(),
                ne12, ne13,
                ne23,
                s02*src_type_size, s03*src_type_size,
                s12*src_type_size, s13*src_type_size,
                nbd2, nbd3,
                r2, r3);

        CUDA_CHECK(cudaGetLastError());

        CUBLAS_CHECK(
        cublasGemmBatchedEx(cublas_h, CUBLAS_OP_T, CUBLAS_OP_N,
                ne01, ne11, ne10,
                alpha, (const void **) (ptrs_src.get() + 0*ne23), cu_data_type_a, s01,
                       (const void **) (ptrs_src.get() + 1*ne23), cu_data_type_b, s11,
                beta,  (      void **) (ptrs_dst.get() + 0*ne23), cu_data_type,   ne0,
                ne23,
                cu_compute_type,
                CUBLAS_GEMM_DEFAULT_TENSOR_OP));
    }

    // Convert output back to F32 if needed
    if (cu_data_type != CUDA_R_32F && !retain_bf16_output) {
        const to_fp32_cuda_t to_fp32_cuda = ggml_get_to_fp32_cuda(traits::ggml_type_val);
        to_fp32_cuda(dst_temp.get(), dst_ddf, ne_dst, main_stream);
    }
}

#if !defined(GGML_USE_HIP)
static bool ggml_cuda_mul_mat_bf16_residual_rms(
        ggml_backend_cuda_context & ctx,
        ggml_tensor * mm,
        const ggml_tensor * residual,
        ggml_tensor * residual_out,
        const ggml_tensor * norm_weight,
        ggml_tensor * norm_out,
        bool materialize_norm_out,
        float eps) {
    const ggml_tensor * weight = mm->src[0];
    const ggml_tensor * input  = mm->src[1];
    if (mm->op != GGML_OP_MUL_MAT || weight->type != GGML_TYPE_BF16 ||
            input->type != GGML_TYPE_F32 || mm->type != GGML_TYPE_F32 ||
            residual->type != GGML_TYPE_F32 || residual_out->type != GGML_TYPE_F32 ||
            norm_weight->type != GGML_TYPE_F32 || norm_out->type != GGML_TYPE_F32 ||
            input->ne[1] <= 16 || weight->ne[2] != 1 || weight->ne[3] != 1 ||
            input->ne[2] != 1 || input->ne[3] != 1 ||
            !ggml_is_contiguous(weight) || !ggml_is_contiguous(input) ||
            !ggml_is_contiguous(mm) || !ggml_is_contiguous(residual) ||
            !ggml_is_contiguous(residual_out) || !ggml_is_contiguous(norm_weight) ||
            !ggml_is_contiguous(norm_out) ||
            input->ne[0] != weight->ne[0] || mm->ne[0] != weight->ne[1] ||
            mm->ne[1] != input->ne[1] || ggml_nelements(norm_weight) != weight->ne[1] ||
            ggml_nelements(residual) != ggml_nelements(mm) ||
            ggml_nelements(residual_out) != ggml_nelements(mm) ||
            ggml_nelements(norm_out) != ggml_nelements(mm)) {
        return false;
    }

    const size_t output_count = ggml_nelements(mm);
    auto & output = ctx.humming_outputs[ctx.curr_stream_no];
    if (output.count < output_count) {
        if (output.ptr != nullptr) {
            output.retired.push_back(output.ptr);
        }
        CUDA_CHECK(cudaMalloc(&output.ptr, output_count * sizeof(nv_bfloat16)));
        output.count = output_count;
    }
    ggml_cuda_mul_mat_cublas_impl<GGML_TYPE_BF16>(
        ctx, weight, input, mm, true, output.ptr);

    ggml_cuda_mm_fusion_args_host fusion{};
    fusion.residual               = residual;
    fusion.residual_out           = residual_out;
    fusion.rms_weight             = norm_weight;
    fusion.materialize_rms_output = materialize_norm_out;
    fusion.rms_eps                = eps;
    return ggml_cuda_humming_finish_residual_rms(
        ctx, &fusion, output.ptr, norm_out, weight->ne[1], input->ne[1], ctx.stream());
}

#endif

static void ggml_cuda_mul_mat_cublas(ggml_backend_cuda_context & ctx, const ggml_tensor * src0, const ggml_tensor * src1, ggml_tensor * dst) {
    ggml_type compute_type = src0->type;
    if (compute_type == GGML_TYPE_F8_E4M3) {
        // Channel-scaled E4M3 stores large unscaled values and applies its
        // per-output-channel scale after the matrix product. FP16 accumulation
        // can overflow before that scale is applied, so retain the FP32-range
        // exponent of BF16 where available.
        compute_type = bf16_mma_hardware_available(ggml_cuda_info().devices[ctx.device].cc)
            ? GGML_TYPE_BF16
            : GGML_TYPE_F32;
    } else if (ggml_is_quantized(compute_type)) {
        // BF16 inputs with F32 accumulation beat the F16 path on both speed
        // and fidelity where BF16 MMA exists (GPTQ Q4_1: 3340 vs 3134 PP2048,
        // KLD 0.0102 vs 0.0103).
        const int cc = ggml_cuda_info().devices[ctx.device].cc;
        compute_type = bf16_mma_hardware_available(cc) ? GGML_TYPE_BF16 :
                       fast_fp16_hardware_available(cc) ? GGML_TYPE_F16 : GGML_TYPE_F32;
    } else if (compute_type == GGML_TYPE_F16 && !fast_fp16_hardware_available(ggml_cuda_info().devices[ctx.device].cc)) {
        compute_type = GGML_TYPE_F32;
    }
    if (dst->op_params[0] == GGML_PREC_F32) {
        compute_type = GGML_TYPE_F32;
    }

    const char * env_c = getenv("GGML_CUDA_CUBLAS_COMPUTE_TYPE");
    if (env_c != nullptr) {
        std::string env_cpp = env_c;
        for (char & c : env_cpp) {
            c = std::tolower(c);
        }
        if (env_cpp == "f32" || env_cpp == "fp32") {
            compute_type = GGML_TYPE_F32;
        } else if (env_cpp == "f16" || env_cpp == "fp16") {
            if (src0->type == GGML_TYPE_F8_E4M3) {
                static std::once_flag warned_f8_fp16;
                std::call_once(warned_f8_fp16, [&]() {
                    GGML_LOG_WARN("%s: ignoring FP16 compute override for channel-scaled F8 weights; "
                                  "the unscaled accumulation can overflow\n", __func__);
                });
            } else {
                compute_type = GGML_TYPE_F16;
            }
        } else if (env_cpp == "bf16") {
            compute_type = GGML_TYPE_BF16;
        } else if (env_cpp != "auto") {
            GGML_LOG_WARN("%s: unknown value for GGML_CUDA_CUBLAS_COMPUTE_TYPE: %s", __func__, env_cpp.c_str());
        }
    }

    switch (compute_type) {
        case GGML_TYPE_F32:
            ggml_cuda_mul_mat_cublas_impl<GGML_TYPE_F32>(ctx, src0, src1, dst);
            break;
        case GGML_TYPE_BF16:
            ggml_cuda_mul_mat_cublas_impl<GGML_TYPE_BF16>(ctx, src0, src1, dst);
            break;
        case GGML_TYPE_F16:
            ggml_cuda_mul_mat_cublas_impl<GGML_TYPE_F16>(ctx, src0, src1, dst);
            break;
        default:
            GGML_ABORT("unsupported cuBLAS MUL_MAT type %s for '%s' (scale=%s)",
                ggml_type_name(compute_type), src0->name,
                dst->src[2] ? ggml_type_name(dst->src[2]->type) : "none");
    }
}

static bool ggml_cuda_should_fuse_mul_mat(const ggml_tensor * ffn_up,
                                          const ggml_tensor * ffn_gate,
                                          const ggml_tensor * glu,
                                          const ggml_tensor * ffn_up_bias = nullptr,
                                          const ggml_tensor * ffn_gate_bias = nullptr,
                                          const ggml_tensor * ffn_up_scale = nullptr,
                                          const ggml_tensor * ffn_gate_scale = nullptr) {
    const bool has_bias = ffn_up_bias != nullptr || ffn_gate_bias != nullptr;
    const bool has_scale = ffn_up_scale != nullptr || ffn_gate_scale != nullptr;

    if (has_bias && (!ffn_up_bias || !ffn_gate_bias)) {
        return false;
    }
    if (has_scale && (!ffn_up_scale || !ffn_gate_scale)) {
        return false;
    }

    const bool is_mul_mat     = ffn_up->op == GGML_OP_MUL_MAT     && ffn_gate->op == GGML_OP_MUL_MAT     && glu->op == GGML_OP_GLU;
    const bool is_mul_mat_id  = ffn_up->op == GGML_OP_MUL_MAT_ID  && ffn_gate->op == GGML_OP_MUL_MAT_ID  && glu->op == GGML_OP_GLU;
    if (is_mul_mat_id && (ggml_mmid_window_n_local(ffn_up) != 0 || ggml_mmid_window_n_local(ffn_gate) != 0)) {
        return false; // expert-parallel windows are applied by the per-node executor only
    }

    GGML_ASSERT(ffn_up && ffn_gate && glu);

    if (!is_mul_mat && !is_mul_mat_id) {
        return false;
    }
    if (is_mul_mat && (ffn_up->src[2] != nullptr || ffn_gate->src[2] != nullptr ||
            ffn_up->src[3] != nullptr || ffn_gate->src[3] != nullptr)) {
        return false;
    }

    const ggml_op expected_bias_op = is_mul_mat ? GGML_OP_ADD : GGML_OP_ADD_ID;
    const ggml_tensor * ffn_up_bias_src   = has_scale ? ffn_up_scale   : ffn_up;
    const ggml_tensor * ffn_gate_bias_src = has_scale ? ffn_gate_scale : ffn_gate;
    const ggml_tensor * ffn_up_out        = has_bias ? ffn_up_bias     : ffn_up_bias_src;
    const ggml_tensor * ffn_gate_out      = has_bias ? ffn_gate_bias   : ffn_gate_bias_src;

    if (glu->src[0] != ffn_gate_out || glu->src[1] != ffn_up_out) {
        return false;
    }

    if (has_scale) {
        if (ffn_up_scale->op != GGML_OP_MUL || ffn_gate_scale->op != GGML_OP_MUL) {
            return false;
        }
        const bool up_has_mm   = ffn_up_scale->src[0] == ffn_up || ffn_up_scale->src[1] == ffn_up;
        const bool gate_has_mm = ffn_gate_scale->src[0] == ffn_gate || ffn_gate_scale->src[1] == ffn_gate;
        if (!up_has_mm || !gate_has_mm) {
            return false;
        }
    }

    if (has_bias) {
        if (ffn_up_bias->op != expected_bias_op || ffn_gate_bias->op != expected_bias_op) {
            return false;
        }

        if (expected_bias_op == GGML_OP_ADD) {
            const bool up_has_mul   = ffn_up_bias->src[0] == ffn_up_bias_src || ffn_up_bias->src[1] == ffn_up_bias_src;
            const bool gate_has_mul = ffn_gate_bias->src[0] == ffn_gate_bias_src || ffn_gate_bias->src[1] == ffn_gate_bias_src;
            if (!up_has_mul || !gate_has_mul) {
                return false;
            }
        } else { // GGML_OP_ADD_ID
            if (ffn_up_bias->src[0] != ffn_up_bias_src || ffn_gate_bias->src[0] != ffn_gate_bias_src) {
                return false;
            }
            if (ffn_up_bias->src[2] != ffn_up->src[2] || ffn_gate_bias->src[2] != ffn_gate->src[2]) {
                return false;
            }
        }
    }

    if (ffn_up->src[0]->type != ffn_gate->src[0]->type || !ggml_are_same_shape(ffn_up->src[0], ffn_gate->src[0]) ||
        !ggml_are_same_stride(ffn_up->src[0], ffn_gate->src[0])) {
        return false;
    }

    if (ffn_up->src[1] != ffn_gate->src[1]) {
        return false;
    }

    if (is_mul_mat_id && ffn_up->src[2] != ffn_gate->src[2]) {
        return false;
    }

    static constexpr std::array<ggml_glu_op, 4> valid_glu_ops = { GGML_GLU_OP_SWIGLU, GGML_GLU_OP_GEGLU, GGML_GLU_OP_SWIGLU_OAI, GGML_GLU_OP_SWIGLU_CLAMP };

    if (std::find(valid_glu_ops.begin(), valid_glu_ops.end(), ggml_get_glu_op(glu)) == valid_glu_ops.end()) {
        return false;
    }

    if (const bool swapped = ggml_get_op_params_i32(glu, 1); swapped) {
        return false;
    }

    return true;
}

static bool ggml_cuda_f8_mmvq_layout_supported(const ggml_tensor * weight) {
    return weight->type != GGML_TYPE_F8_E4M3 ||
           (weight->ne[0] % QK8_1 == 0 && weight->nb[1] % QK8_1 == 0 &&
            weight->nb[2] % QK8_1 == 0 && weight->nb[3] % QK8_1 == 0);
}

static bool ggml_cuda_should_fuse_mul_mat_vec_f(const ggml_tensor * tensor) {
    ggml_tensor *       src0 = tensor->src[0];
    ggml_tensor *       src1 = tensor->src[1];
    const ggml_tensor * dst  = tensor;

    const bool is_mul_mat_id = tensor->op == GGML_OP_MUL_MAT_ID;
    if (is_mul_mat_id && ggml_mmid_window_n_local(tensor) != 0) {
        return false; // expert-parallel windows are applied by the per-node executor only
    }

    if (!is_mul_mat_id && tensor->src[3] != nullptr) {
        return false;
    }

    bool use_mul_mat_vec_f =
        (src0->type == GGML_TYPE_F32 || src0->type == GGML_TYPE_F16 || src0->type == GGML_TYPE_BF16) &&
        src1->type == GGML_TYPE_F32 && dst->type == GGML_TYPE_F32;

    const int cc      = ggml_cuda_info().devices[ggml_cuda_get_device()].cc;
    use_mul_mat_vec_f = use_mul_mat_vec_f && ggml_cuda_should_use_mmvf(src0->type, cc, src0->ne, src0->nb, is_mul_mat_id ? src1->ne[2] : src1->ne[1]);

    //we only support fusion for ncols_dst = 1
    if (tensor->op == GGML_OP_MUL_MAT && dst->ne[1] != 1) {
        return false;
    }

    if (tensor->op == GGML_OP_MUL_MAT_ID && dst->ne[2] != 1) {
        return false;
    }


    return use_mul_mat_vec_f;
}

static bool ggml_cuda_should_fuse_mul_mat_vec_q(const ggml_tensor * tensor);

static bool ggml_cuda_should_fuse_mmvq_post_silu(const ggml_tensor * mm) {
    if (!ggml_cuda_should_fuse_mul_mat_vec_q(mm) ||
            mm->src[0]->type != GGML_TYPE_Q8_0 || mm->src[1]->type != GGML_TYPE_F32 ||
            mm->type != GGML_TYPE_F32 || mm->src[1]->ne[1] != 1 ||
            ggml_get_op_params_i32(mm, 1) != GGML_HINT_NONE) {
        return false;
    }
    const int cc = ggml_cuda_info().devices[ggml_cuda_get_device()].cc;
    return ggml_cuda_should_use_mmvq(mm->src[0]->type, cc, 1) &&
        ggml_cuda_q8_0_mmv_post_silu_supported(cc, mm->src[0]->ne[0]);
}

static bool ggml_cuda_should_fuse_mul_mat_vec_q(const ggml_tensor * tensor) {
    ggml_tensor *       src0 = tensor->src[0];
    ggml_tensor *       src1 = tensor->src[1];
    const ggml_tensor * dst  = tensor;

    if (tensor->op == GGML_OP_MUL_MAT_ID && ggml_mmid_window_n_local(tensor) != 0) {
        return false; // expert-parallel windows are applied by the per-node executor only
    }

    const bool bad_padding_clear = ggml_backend_buffer_get_usage(src0->buffer) == GGML_BACKEND_BUFFER_USAGE_COMPUTE &&
                                   ggml_nbytes(src0) != ggml_backend_buffer_get_alloc_size(src0->buffer, src0) &&
                                   src0->view_src;

    if (tensor->op == GGML_OP_MUL_MAT &&
            (tensor->src[2] != nullptr || tensor->src[3] != nullptr)) {
        return false;
    }

    const int cc = ggml_cuda_info().devices[ggml_cuda_get_device()].cc;
    bool use_mul_mat_vec_q = (ggml_is_quantized(src0->type) || src0->type == GGML_TYPE_F8_E4M3) &&
                             ggml_cuda_f8_mmvq_layout_supported(src0) && !bad_padding_clear && src1->type == GGML_TYPE_F32 &&
#if !defined(GGML_USE_HIP)
                             !ggml_cuda_marlin_owner_is_repacked(src0) &&
#endif
                             dst->type == GGML_TYPE_F32 && src1->ne[1] <= MMVQ_MAX_BATCH_SIZE &&
                             ggml_cuda_should_use_mmvq(src0->type, cc, src1->ne[1]);

    // fusion is not universally faster on Pascal
    if (cc <= GGML_CUDA_CC_PASCAL) {
        return false;
    }
    //we only support fusion for ncols_dst = 1
    if (tensor->op == GGML_OP_MUL_MAT && dst->ne[1] != 1) {
        return false;
    }

    if (tensor->op == GGML_OP_MUL_MAT_ID && dst->ne[2] > get_mmvq_mmid_max_batch(src0->type, cc)) {
        return false;
    }

    return use_mul_mat_vec_q;
}

static bool ggml_cuda_can_prepare_dynamic_fp8_mmv(
        const ggml_backend_cuda_context & ctx, const ggml_tensor * mm) {
#if defined(GGML_USE_HIP)
    GGML_UNUSED(ctx);
    GGML_UNUSED(mm);
    return false;
#else
    const ggml_tensor * w = mm->src[0];
    const ggml_tensor * x = mm->src[1];
    const ggml_tensor * marker = mm->src[3];
    if (!w || !x || !marker || mm->op != GGML_OP_MUL_MAT ||
            w->type != GGML_TYPE_F8_E4M3 || x->type != GGML_TYPE_F32 ||
            marker->type != GGML_TYPE_I32 || ggml_nelements(marker) != 1 ||
            !ggml_is_contiguous(marker) || !ggml_is_contiguous(x) || x->ne[1] != 1 ||
            w->ne[2] != 1 || w->ne[3] != 1 || x->ne[2] != 1 || x->ne[3] != 1 ||
            ggml_cuda_info().devices[ctx.device].cc != GGML_CUDA_CC_BLACKWELL ||
            ggml_cuda_humming_fp8_is_repacked(w)) {
        return false;
    }
    ggml_tensor ordinary = *mm;
    ordinary.src[2] = nullptr;
    ordinary.src[3] = nullptr;
    return ggml_cuda_should_fuse_mul_mat_vec_q(&ordinary);
#endif
}

#if !defined(GGML_USE_HIP)
__global__ void dequantize_quanto_q4_1_bf16(
        const block_q4_1 * weight, nv_bfloat16 * output, int64_t count) {
    const int64_t index = int64_t(blockIdx.x) * blockDim.x + threadIdx.x;
    if (index >= count) {
        return;
    }
    const block_q4_1 & block = weight[index / QK4_1];
    const int local = index % QK4_1;
    const uint8_t packed = block.qs[local % (QK4_1 / 2)];
    const uint8_t code = local < QK4_1 / 2 ? packed & 0x0f : packed >> 4;
    const float2 affine = __half22float2(block.dm);
    // Quanto dequantizes its BF16 affine groups as two BF16 operations:
    // code*scale, then subtract shift. Preserve both rounding points rather
    // than collapsing the expression to the ordinary Q4_1 FMA.
    const nv_bfloat16 product = __float2bfloat16_rn(float(code) * affine.x);
    output[index] = __float2bfloat16_rn(__bfloat162float(product) + affine.y);
}

__global__ void dequantize_quanto_i8_bf16(
        const int8_t * weight, const ggml_w8a16_scale_header * header, nv_bfloat16 * output,
        int64_t cols, int64_t count) {
    const int64_t index = int64_t(blockIdx.x) * blockDim.x + threadIdx.x;
    if (index >= count) {
        return;
    }
    const nv_bfloat16 * scale = reinterpret_cast<const nv_bfloat16 *>(
        reinterpret_cast<const uint8_t *>(header) + header->values_offset);
    output[index] = __float2bfloat16_rn(float(weight[index]) * __bfloat162float(scale[index / cols]));
}

__global__ void dequantize_quanto_f8_bf16(
        const uint8_t * weight, const ggml_w8a16_scale_header * header, nv_bfloat16 * output,
        int64_t cols, int64_t count) {
    const int64_t index = int64_t(blockIdx.x) * blockDim.x + threadIdx.x;
    if (index >= count) {
        return;
    }
    const nv_bfloat16 * scale = reinterpret_cast<const nv_bfloat16 *>(
        reinterpret_cast<const uint8_t *>(header) + header->values_offset);
    output[index] = __float2bfloat16_rn(
        ggml_cuda_e4m3_to_fp32(weight[index]) * __bfloat162float(scale[index / cols]));
}

#endif

static void ggml_cuda_mul_mat(ggml_backend_cuda_context & ctx, const ggml_tensor * src0, const ggml_tensor * src1, ggml_tensor * dst) {
    GGML_TENSOR_BINARY_OP_LOCALS

    if (ggml_cuda_is_exl3(src0->type)) {
        ggml_cuda_mul_mat_exl3(ctx, src0, src1, dst);
        return;
    }

    if (src0->type == GGML_TYPE_BNB_NF4 || src0->type == GGML_TYPE_BNB_FP4) {
        GGML_ASSERT(ggml_cuda_mul_mat_bnb4(ctx, src0, src1, dst));
        return;
    }
    if (src0->type == GGML_TYPE_GPTQ_AO) {
        GGML_ASSERT(ggml_cuda_mul_mat_gptq_ao(ctx, src0, src1, dst));
        return;
    }

    if (dst->src[3] != nullptr) {
#if defined(GGML_USE_HIP)
        GGML_ABORT("static quantized activation scaling is not implemented for HIP");
#else
        if (ggml_cuda_mul_mat_fp8_channel_bf16(ctx, dst) ||
                ggml_cuda_mul_mat_fp8_channel_lt(ctx, dst)) {
            return;
        }
        if (ggml_cuda_mul_mat_mxfp8(ctx, src0, src1, dst)) {
            return;
        }
        const ggml_tensor * input_scale = dst->src[3];
        GGML_ASSERT(src1->type == GGML_TYPE_F32 && ggml_is_contiguous(src1));
        GGML_ASSERT((input_scale->type == GGML_TYPE_F32 || input_scale->type == GGML_TYPE_I32 ||
                     input_scale->type == GGML_TYPE_I16 || input_scale->type == GGML_TYPE_I64) &&
                    ggml_is_contiguous(input_scale));
        GGML_ASSERT(ggml_nelements(input_scale) == 1);

        if (src0->type == GGML_TYPE_I8 && dst->src[2] != nullptr &&
            ggml_cuda_mul_mat_int8_channel(ctx, src0, src1, dst)) {
            return;
        }

        ggml_tensor ordinary = *dst;
        ordinary.src[2] = nullptr;
        ordinary.src[3] = nullptr;
        const bool fused_fp8_prepare = ggml_cuda_can_prepare_dynamic_fp8_mmv(ctx, dst);
        ggml_cuda_pool_alloc<float> rounded_input(ctx.pool());
        if (!fused_fp8_prepare) {
            rounded_input.alloc(ggml_nelements(src1));
        }
        if (src0->type == GGML_TYPE_Q4_A32 && dst->src[2] == nullptr) {
            if (input_scale->type == GGML_TYPE_I16) {
                // I16 selects dynamic FP8; it carries no I32 upper-bound payload.
                ggml_cuda_fp8_dynamic_fake_quant(ctx, src1, nullptr, rounded_input.get());
            } else if (input_scale->type == GGML_TYPE_I32) {
                ggml_cuda_int8_dynamic_fake_quant(ctx, src1, rounded_input.get());
            } else {
                ggml_cuda_int8_static_fake_quant(ctx, src1, input_scale, rounded_input.get());
            }
        } else if (src0->type == GGML_TYPE_MXFP4 && dst->src[2] == nullptr) {
            GGML_ASSERT(input_scale->type == GGML_TYPE_I32);
            ggml_cuda_mxfp4_dynamic_fake_quant(ctx, src1, rounded_input.get());
        } else {
            const ggml_tensor * weight_scale = dst->src[2];
            const bool fp8_channel_scale = weight_scale != nullptr &&
                (weight_scale->type == GGML_TYPE_BF16 || weight_scale->type == GGML_TYPE_F32) &&
                weight_scale->ne[0] == src0->ne[1] &&
                weight_scale->ne[1] == 1 && weight_scale->ne[2] == 1 && weight_scale->ne[3] == 1 &&
                ggml_is_contiguous(weight_scale);
            GGML_ASSERT(src0->type == GGML_TYPE_F8_E4M3 &&
                (dst->src[2] == nullptr || fp8_channel_scale));
            if (!fused_fp8_prepare) {
                if (input_scale->type == GGML_TYPE_I32) {
                    ggml_cuda_fp8_dynamic_fake_quant(ctx, src1, input_scale, rounded_input.get());
                } else {
                    ggml_cuda_fp8_static_fake_quant(ctx, src1, input_scale, rounded_input.get());
                }
            }
        }

        ggml_tensor rounded = *src1;
        rounded.data = fused_fp8_prepare ? src1->data : rounded_input.get();
        ordinary.src[1] = &rounded;
        ordinary.src[2] = dst->src[2];
        const auto run_ordinary = [&] {
            if (fused_fp8_prepare) {
                ggml_cuda_mul_mat_vec_q(ctx, src0, &rounded, nullptr, &ordinary,
                    nullptr, 1.0f, false, input_scale);
            } else {
                ggml_cuda_mul_mat(ctx, src0, &rounded, &ordinary);
            }
        };
        if (src0->type == GGML_TYPE_F8_E4M3 && dst->src[2] != nullptr) {
            if (fused_fp8_prepare) {
                // Apply the existing row scale at the final F32 writer, preserving
                // the dot-product and scale-multiply rounding boundaries.
                ggml_cuda_mm_fusion_args_host fusion{};
                fusion.x_scale = dst->src[2];
                ggml_cuda_mul_mat_vec_q(ctx, src0, &rounded, nullptr, dst,
                    &fusion, 1.0f, false, input_scale);
                return;
            }
            ggml_cuda_pool_alloc<float> unscaled(ctx.pool(), ggml_nelements(dst));
            ordinary.data = unscaled.get();
            ordinary.src[2] = nullptr;
            run_ordinary();

            ggml_tensor unscaled_tensor = *dst;
            unscaled_tensor.data = unscaled.get();
            unscaled_tensor.src[2] = nullptr;
            unscaled_tensor.src[3] = nullptr;
            ggml_tensor scaled = *dst;
            scaled.src[0] = &unscaled_tensor;
            scaled.src[1] = dst->src[2];
            scaled.src[2] = nullptr;
            scaled.src[3] = nullptr;
            ggml_cuda_op_mul(ctx, &scaled);
        } else {
            run_ordinary();
        }
        return;
#endif
    }

    if (dst->src[2] != nullptr) {
        if ((src0->type == GGML_TYPE_I8 || src0->type == GGML_TYPE_F8_E4M3) &&
                dst->src[2]->type == GGML_TYPE_I8 &&
                dst->src[2]->ne[0] >= static_cast<int64_t>(sizeof(ggml_w8a16_scale_header))) {
#if defined(GGML_USE_HIP)
            GGML_ABORT("W8A16 execution is not implemented for HIP");
#else
            ggml_cuda_pool_alloc<nv_bfloat16> weight_bf16(ctx.pool(), ggml_nelements(src0));
            constexpr int threads = 256;
            const int64_t count = ggml_nelements(src0);
            if (src0->type == GGML_TYPE_I8) {
                dequantize_quanto_i8_bf16<<<(count + threads - 1) / threads, threads, 0, ctx.stream()>>>(
                    static_cast<const int8_t *>(src0->data),
                    static_cast<const ggml_w8a16_scale_header *>(dst->src[2]->data),
                    weight_bf16.get(), src0->ne[0], count);
            } else {
                dequantize_quanto_f8_bf16<<<(count + threads - 1) / threads, threads, 0, ctx.stream()>>>(
                    static_cast<const uint8_t *>(src0->data),
                    static_cast<const ggml_w8a16_scale_header *>(dst->src[2]->data),
                    weight_bf16.get(), src0->ne[0], count);
            }
            ggml_tensor ordinary_weight = *src0;
            ordinary_weight.type = GGML_TYPE_BF16;
            ordinary_weight.data = weight_bf16.get();
            ordinary_weight.nb[0] = sizeof(nv_bfloat16);
            for (int dim = 1; dim < GGML_MAX_DIMS; ++dim) {
                ordinary_weight.nb[dim] = ordinary_weight.nb[dim - 1] * ordinary_weight.ne[dim - 1];
            }
            ggml_tensor ordinary = *dst;
            ordinary.src[0] = &ordinary_weight;
            ordinary.src[2] = nullptr;
            ggml_cuda_mul_mat_cublas_impl<GGML_TYPE_BF16>(ctx, &ordinary_weight, src1, &ordinary);
#endif
            return;
        }
        if (src0->type == GGML_TYPE_Q4_1 && dst->src[2]->type == GGML_TYPE_I8 &&
                ggml_nelements(dst->src[2]) == 1) {
#if defined(GGML_USE_HIP)
            ggml_tensor ordinary = *dst;
            ordinary.src[2] = nullptr;
            ggml_cuda_mul_mat(ctx, src0, src1, &ordinary);
#else
            ggml_cuda_pool_alloc<nv_bfloat16> weight_bf16(ctx.pool(), ggml_nelements(src0));
            constexpr int threads = 256;
            const int64_t count = ggml_nelements(src0);
            dequantize_quanto_q4_1_bf16<<<(count + threads - 1) / threads, threads, 0, ctx.stream()>>>(
                static_cast<const block_q4_1 *>(src0->data), weight_bf16.get(), count);
            ggml_tensor ordinary_weight = *src0;
            ordinary_weight.type = GGML_TYPE_BF16;
            ordinary_weight.data = weight_bf16.get();
            ordinary_weight.nb[0] = sizeof(nv_bfloat16);
            for (int dim = 1; dim < GGML_MAX_DIMS; ++dim) {
                ordinary_weight.nb[dim] = ordinary_weight.nb[dim - 1] * ordinary_weight.ne[dim - 1];
            }
            ggml_tensor ordinary = *dst;
            ordinary.src[0] = &ordinary_weight;
            ordinary.src[2] = nullptr;
            ggml_cuda_mul_mat_cublas_impl<GGML_TYPE_BF16>(ctx, &ordinary_weight, src1, &ordinary);
#endif
            return;
        }
#if !defined(GGML_USE_HIP)
        if (ggml_cuda_mul_mat_int8_channel(ctx, src0, src1, dst)) {
            return;
        }
        if (ggml_cuda_mul_mat_humming_fp8_block(ctx, src0, src1, dst)) {
            return;
        }
        const ggml_tensor * scale = dst->src[2];
        const bool generic_fp8_channel = src0->type == GGML_TYPE_F8_E4M3 &&
            !ggml_cuda_humming_fp8_is_repacked(src0) && src1->type == GGML_TYPE_F32 &&
            dst->type == GGML_TYPE_F32 && (scale->type == GGML_TYPE_BF16 || scale->type == GGML_TYPE_F32) &&
            scale->ne[0] == src0->ne[1] && scale->ne[1] == 1 &&
            scale->ne[2] == 1 && scale->ne[3] == 1 &&
            src1->ne[0] == src0->ne[0] && dst->ne[0] == src0->ne[1] &&
            ggml_is_contiguous(src0) && ggml_is_contiguous(scale) && ggml_is_contiguous(dst);
        if (generic_fp8_channel) {
            ggml_cuda_pool_alloc<float> unscaled(ctx.pool(), ggml_nelements(dst));
            ggml_tensor ordinary = *dst;
            ordinary.data = unscaled.get();
            ordinary.src[2] = nullptr;
            ggml_cuda_mul_mat(ctx, src0, src1, &ordinary);

            ggml_tensor unscaled_tensor = *dst;
            unscaled_tensor.data = unscaled.get();
            unscaled_tensor.src[2] = nullptr;
            ggml_tensor scaled = *dst;
            scaled.src[0] = &unscaled_tensor;
            scaled.src[1] = dst->src[2];
            scaled.src[2] = nullptr;
            scaled.src[3] = nullptr;
            ggml_cuda_op_mul(ctx, &scaled);
            return;
        }
        const bool generic_fp8_block = src0->type == GGML_TYPE_F8_E4M3 &&
            !ggml_cuda_humming_fp8_is_repacked(src0) && src1->type == GGML_TYPE_F32 &&
            dst->type == GGML_TYPE_F32 && scale->type == GGML_TYPE_F32 &&
            src0->ne[3] == 1 && src1->ne[3] == 1 && src1->ne[2] == src0->ne[2] &&
            src0->ne[0] % 128 == 0 && src0->ne[1] % 128 == 0 &&
            scale->ne[0] == src0->ne[1] * src0->ne[2] / 128 && scale->ne[1] == src0->ne[0] / 128 &&
            scale->ne[2] == 1 && scale->ne[3] == 1 && src1->ne[0] == src0->ne[0] &&
            dst->ne[0] == src0->ne[1] && dst->ne[1] == src1->ne[1] &&
            ggml_is_contiguous(src0) && src1->nb[0] == sizeof(float) &&
            ggml_is_contiguous(scale) && ggml_is_contiguous(dst);
        if (generic_fp8_block) {
            ggml_cuda_pool_alloc<nv_bfloat16> weight_bf16(ctx.pool(), ggml_nelements(src0));
            ggml_cuda_dequantize_fp8_block_bf16(src0, scale, weight_bf16.get(), ctx.stream());
            ggml_tensor ordinary_weight = *src0;
            ordinary_weight.type = GGML_TYPE_BF16;
            ordinary_weight.data = weight_bf16.get();
            ordinary_weight.nb[0] = sizeof(nv_bfloat16);
            for (int dim = 1; dim < GGML_MAX_DIMS; ++dim) {
                ordinary_weight.nb[dim] = ordinary_weight.nb[dim - 1] * ordinary_weight.ne[dim - 1];
            }
            ggml_tensor ordinary = *dst;
            ordinary.src[0] = &ordinary_weight;
            ordinary.src[2] = nullptr;
            ggml_cuda_mul_mat_cublas(ctx, &ordinary_weight, src1, &ordinary);
            return;
        }
        GGML_LOG_ERROR("unsupported block-FP8 MUL_MAT %s [n=%lld k=%lld m=%lld], scale=[%lld,%lld], src1=%s\n",
            src0->name, (long long) src0->ne[1], (long long) src0->ne[0], (long long) src1->ne[1],
            (long long) dst->src[2]->ne[0], (long long) dst->src[2]->ne[1], ggml_type_name(src1->type));
#endif
        GGML_ABORT("unsupported scale-aware MUL_MAT reached the CUDA backend");
    }

    const int32_t hint = ggml_get_op_params_i32(dst, 1);
    if (hint == GGML_HINT_SRC0_IS_HADAMARD && ggml_cuda_op_fwht(ctx, src1, dst)) {
        return;
    }

    // If src0 is a temporary compute buffer it may have some padding that needs to be cleared for mul_mat_vec_q or mul_mat_q.
    // But if src0 is also a view of another tensor then this cannot be done safely because it may overwrite valid tensor data.
    // Therefore, in such cases use cuBLAS.
    const bool bad_padding_clear = ggml_backend_buffer_get_usage(src0->buffer) == GGML_BACKEND_BUFFER_USAGE_COMPUTE
        && ggml_nbytes(src0) != ggml_backend_buffer_get_alloc_size(src0->buffer, src0) && src0->view_src;
    if (bad_padding_clear || src1->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        ggml_cuda_mul_mat_cublas(ctx, src0, src1, dst);
        return;
    }

#if !defined(GGML_USE_HIP)
    if (ggml_cuda_humming_fp8_is_repacked(src0)) {
        GGML_ABORT("repacked E4M3 tensor reached an unfused MUL_MAT");
    }
#endif

    const int cc        = ggml_cuda_info().devices[ctx.device].cc;
    const int warp_size = ggml_cuda_info().devices[ctx.device].warp_size;

#if !defined(GGML_USE_HIP)
    if (ggml_cuda_mul_mat_marlin_q8_g128(ctx, src0, src1, nullptr, dst) ||
        ggml_cuda_mul_mat_marlin_q4_a32(ctx, src0, src1, nullptr, dst)) {
        return;
    }
    // ggml_cuda_canonicalize_unserved_marlin_weights restores the canonical layout
    // before capture for every consumer the Marlin executors decline.
    if (ggml_cuda_marlin_owner_is_repacked(src0)) {
        GGML_ABORT("repacked Marlin tensor '%s' reached a canonical MUL_MAT executor", src0->name);
    }
#endif

    // A wide BF16 projection (an output head) at decode width streams faster
    // through the cuBLAS GEMM than through the vector kernels: A100 Qwen3.8-27B
    // head 1.40 ms vs 1.66 ms (mmvf) and 1.45 ms (mmf) per token.
    if (src0->type == GGML_TYPE_BF16 && ne01 >= 32768 && ne11 <= 4 &&
            GGML_CUDA_CC_IS_NVIDIA(cc) && ampere_mma_available(cc)) {
        ggml_cuda_mul_mat_cublas(ctx, src0, src1, dst);
        return;
    }
    if (ggml_cuda_should_use_mmvf(src0->type, cc, src0->ne, src0->nb, ne11)) {
        // The custom F16 vector kernel can be used over batched cuBLAS GEMM.
        // But this is only faster for GPUs without tensor cores or with a thin src0 matrix (particularly KQV in attention)
        ggml_cuda_mul_mat_vec_f(ctx, src0, src1, nullptr, dst);
        return;
    }
    // A transposed vector can still use MMVQ (i.e. ne01 == 1)
    if (ne01 == 1 && ne11 > MMVF_MAX_BATCH_SIZE && ne2 == 1 && ne3 == 1
            && src0->type == GGML_TYPE_F32
            && ggml_is_contiguous(src0) && ggml_is_contiguous(src1) && ggml_is_contiguous(dst)
            && ggml_cuda_should_use_mmvf(src1->type, cc, src1->ne, src1->nb, /*ne11 =*/ 1)) {
        ggml_tensor dst_vec = *dst;
        dst_vec.ne[0] = ne11;
        dst_vec.ne[1] = 1;
        dst_vec.nb[1] = dst_vec.nb[0]*ne11;
        dst_vec.nb[2] = dst_vec.nb[1];
        dst_vec.nb[3] = dst_vec.nb[1];
        ggml_cuda_mul_mat_vec_f(ctx, src1, src0, nullptr, &dst_vec);
        return;
    }
    if (ggml_cuda_should_use_mmf(src0->type, cc, warp_size, src0->ne, src0->nb, ne11, /*mul_mat_id =*/ false)) {
        ggml_cuda_mul_mat_f(ctx, src0, src1, nullptr, dst);
        return;
    }
    const bool force_mmq = hint == GGML_HINT_FORCE_MMQ &&
            GGML_CUDA_CC_IS_NVIDIA(cc) && cc >= GGML_CUDA_CC_AMPERE && cc < GGML_CUDA_CC_ADA_LOVELACE;
    if (!force_mmq && ggml_cuda_f8_mmvq_layout_supported(src0) &&
            ggml_cuda_should_use_mmvq(src0->type, cc, ne11)) {
        ggml_cuda_mul_mat_vec_q(ctx, src0, src1, nullptr, dst);
        return;
    }
    // MMQ serves batches up to GGML_CUDA_MMQ_MAX_BATCH rows (-1 = always);
    // larger batches dequantize and run cuBLAS. On datacenter tensor-core
    // hardware the MMQ kernels reach well under half the dense GEMM rate, so
    // the dequant pass pays for itself once the batch is large enough (A100,
    // 27B: crossover near 192 rows, 1.5-2x faster at 512-2048) -> default 128
    // there. Consumer parts have a far lower BF16 GEMM rate relative to their
    // int8 MMQ rate: RTX 3090 pp2048 is 1.27-1.55x faster on MMQ -> default -1.
    static const int64_t mmq_max_batch_env = [] {
        const char * env = std::getenv("GGML_CUDA_MMQ_MAX_BATCH");
        return env != nullptr ? std::atoll(env) : int64_t(INT64_MIN);
    }();
    const bool datacenter_bf16 = GGML_CUDA_CC_IS_NVIDIA(cc) &&
        (cc == GGML_CUDA_CC_AMPERE || cc == GGML_CUDA_CC_HOPPER || (cc >= 1000 && cc < GGML_CUDA_CC_BLACKWELL));
    const int64_t mmq_max_batch = mmq_max_batch_env != INT64_MIN ? mmq_max_batch_env : (datacenter_bf16 ? 128 : -1);
    if ((mmq_max_batch < 0 || ne11 <= mmq_max_batch) &&
            ggml_cuda_should_use_mmq(src0->type, cc, ne11, /*n_experts =*/ 0)) {
        ggml_cuda_mul_mat_q(ctx, src0, src1, nullptr, dst);
        return;
    }
    ggml_cuda_mul_mat_cublas(ctx, src0, src1, dst);
}

// returns true when ggml_cuda_mul_mat_id takes the fallback path that requires stream synchronization
// [TAG_MUL_MAT_ID_CUDA_GRAPHS]
static bool ggml_cuda_mul_mat_id_needs_sync(const ggml_tensor * dst, const int cc) {
    const ggml_tensor * src0 = dst->src[0];
    const ggml_tensor * src1 = dst->src[1];

    if (ggml_cuda_is_exl3(src0->type)) {
        return !ggml_cuda_exl3_mul_mat_id_fast(dst);
    }
    if (src1->type != GGML_TYPE_F32 || dst->type != GGML_TYPE_F32) {
        return true;
    }

    if (dst->ne[2] <= MMVQ_MAX_BATCH_SIZE) {
        if (ggml_is_quantized(src0->type)) {
            if (dst->ne[2] <= get_mmvq_mmid_max_batch(src0->type, cc)) {
                return false;
            }
        } else if (GGML_CUDA_CC_IS_AMD(cc)) {
            return false;
        }
    }

    if (ggml_cuda_should_use_mmq(src0->type, cc, src1->ne[2], /*n_experts=*/src0->ne[2])) {
        return false;
    }

    if (ggml_cuda_should_use_mmf(src0->type, cc, WARP_SIZE, src0->ne, src0->nb, src1->ne[2], /*mul_mat_id=*/true)) {
        return false;
    }

    return true;
}

static void ggml_cuda_mul_mat_id(ggml_backend_cuda_context & ctx, ggml_tensor * dst) {
    const ggml_tensor * src0 = dst->src[0];
    const ggml_tensor * src1 = dst->src[1];
    const ggml_tensor * ids  = dst->src[2];

    GGML_ASSERT(src1->type == GGML_TYPE_F32);
    GGML_ASSERT(dst->type  == GGML_TYPE_F32);

    GGML_TENSOR_BINARY_OP_LOCALS

    const int cc = ggml_cuda_info().devices[ggml_cuda_get_device()].cc;

    if (ggml_cuda_is_exl3(src0->type) && ggml_cuda_exl3_mul_mat_id_fast(dst)) {
        ggml_cuda_mul_mat_id_exl3(ctx, dst);
        return;
    }

    // [TAG_MUL_MAT_ID_CUDA_GRAPHS]
    if (src1->type == GGML_TYPE_F32 && dst->type == GGML_TYPE_F32 && !ggml_cuda_is_exl3(src0->type)) {
        static_assert(MMVQ_MAX_BATCH_SIZE == MMVF_MAX_BATCH_SIZE);
        if (ne2 <= MMVQ_MAX_BATCH_SIZE) {
            if (ggml_cuda_should_use_mmvq(src0->type, cc, ne2)) {
                const int mmvq_mmid_max = get_mmvq_mmid_max_batch(src0->type, cc);
                if (ne2 <= mmvq_mmid_max) {
                    ggml_cuda_mul_mat_vec_q(ctx, src0, src1, ids, dst);
                    return;
                }
            } else {
                if (GGML_CUDA_CC_IS_AMD(cc)) {
                    ggml_cuda_mul_mat_vec_f(ctx, src0, src1, ids, dst);
                    return;
                }
            }
        }

        if (ggml_cuda_should_use_mmq(src0->type, cc, ne12, /*n_experts=*/ne02)) {
            ggml_cuda_mul_mat_q(ctx, src0, src1, ids, dst);
            return;
        }

        if (ggml_cuda_should_use_mmf(src0->type, cc, WARP_SIZE, src0->ne, src0->nb, src1->ne[2], /*mul_mat_id=*/true)) {
            ggml_cuda_mul_mat_f(ctx, src0, src1, ids, dst);
            return;
        }
    }

    // note: this path should not be reached when recording CUDA graphs, because it requires stream synchronization
    GGML_ASSERT(ggml_cuda_mul_mat_id_needs_sync(dst, cc));
    cudaStream_t stream = ctx.stream();

    GGML_ASSERT(nb12 % nb11 == 0);
    GGML_ASSERT(nb2  % nb1  == 0);

    const ggml_type type_src1_sorted = (src0->type == GGML_TYPE_F16 && !fast_fp16_hardware_available(cc))
        || ggml_is_quantized(src0->type) ? GGML_TYPE_F32 : src0->type;
    const ggml_type type_dst_sorted  = GGML_TYPE_F32;
    const size_t ts_src1_sorted = ggml_type_size(type_src1_sorted);
    const size_t ts_dst_sorted  = ggml_type_size(type_dst_sorted);

    const int64_t n_expert_used = ids->ne[0];
    const int64_t ne_get_rows = ne12 * n_expert_used;

    std::vector<int32_t> ids_to_sorted_host;
    ids_to_sorted_host.reserve(2*ne_get_rows);
    std::vector<int32_t> ids_from_sorted_host(ne_get_rows, 0); // 0: rows of a foreign expert gather any row and are zeroed afterwards

    ggml_cuda_pool_alloc<int32_t> ids_buf_dev(ctx.pool(), 2*ne_get_rows);

    std::vector<int32_t> tokens_per_expert(ne02);

    ggml_cuda_pool_alloc<char> src1_sorted(ctx.pool(), ne12*n_expert_used*ne10*ts_src1_sorted);
    ggml_cuda_pool_alloc<char>  dst_sorted(ctx.pool(), ne2 *n_expert_used* ne0*ts_dst_sorted);

    std::vector<char> ids_host(ggml_nbytes(ids));
    CUDA_CHECK(cudaMemcpyAsync(ids_host.data(), ids->data, ggml_nbytes(ids), cudaMemcpyDeviceToHost, stream));
    CUDA_CHECK(cudaStreamSynchronize(stream));

    for (int64_t i02 = 0; i02 < ne02; ++i02) { // expert matrices
        for (int64_t i12 = 0; i12 < ne12; ++i12) { // tokens
            for (int64_t iex = 0; iex < n_expert_used; ++iex) {
                const int32_t expert_to_use = *(const int32_t *)(ids_host.data() + i12*ids->nb[1] + iex*ids->nb[0]);
                if (expert_to_use < 0) {
                    continue; // expert-parallel window: routed to another device
                }
                assert(expert_to_use < ne02);
                if (expert_to_use == i02) {
                    ids_from_sorted_host[i12*n_expert_used + iex] = ids_to_sorted_host.size();
                    ids_to_sorted_host.push_back(i12*ne11 + iex % ne11);
                    tokens_per_expert[i02]++;
                    break;
                }
            }
        }
    }
    GGML_ASSERT(ids_to_sorted_host.size() <= size_t(ne_get_rows));
    ids_to_sorted_host.resize(ne_get_rows, 0); // pad (foreign rows) so the buffer layout below stays fixed

    ids_to_sorted_host.insert(ids_to_sorted_host.end(), ids_from_sorted_host.begin(), ids_from_sorted_host.end());

    CUDA_CHECK(cudaMemcpyAsync(ids_buf_dev.ptr, ids_to_sorted_host.data(), 2*ne_get_rows*sizeof(int32_t), cudaMemcpyHostToDevice, stream));
    CUDA_CHECK(cudaStreamSynchronize(stream));

    const int32_t * ids_to_sorted   = ids_buf_dev.ptr + 0*ne_get_rows;
    const int32_t * ids_from_sorted = ids_buf_dev.ptr + 1*ne_get_rows;

    get_rows_cuda(src1->data, src1->type, ids_to_sorted, src1_sorted.ptr, type_src1_sorted,
        ne10, nb11, nb12, nb13,
        ne_get_rows, 1, 1, sizeof(int32_t), ne_get_rows*sizeof(int32_t), ne_get_rows*sizeof(int32_t),
        ne10*ts_src1_sorted, ne_get_rows*ne10*ts_src1_sorted, ne_get_rows*ne10*ts_src1_sorted, stream);
    CUDA_CHECK(cudaGetLastError());

    char * src1_data_cur = (char *) src1_sorted.ptr;
    char *  dst_data_cur = (char *)  dst_sorted.ptr;
    for (int64_t i02 = 0; i02 < ne02; ++i02) {
        if (tokens_per_expert[i02] == 0) {
            continue;
        }

        ggml_tensor src0_slice = *src0;
        src0_slice.ne[2]    = 1;
        src0_slice.nb[3]    = src0_slice.nb[2];
        src0_slice.op       = GGML_OP_VIEW;
        src0_slice.view_src = dst->src[0]; // non-const pointer to src0
        src0_slice.data     = (char *) src0->data + i02*nb02;

        ggml_tensor src1_slice;
        memset(&src1_slice, 0, sizeof(src1_slice));
        src1_slice.buffer = src1->buffer;
        src1_slice.type   = type_src1_sorted;
        src1_slice.ne[0]  = ne10;
        src1_slice.ne[1]  = tokens_per_expert[i02];
        src1_slice.ne[2]  = 1;
        src1_slice.ne[3]  = 1;
        src1_slice.nb[0]  = ts_src1_sorted;
        src1_slice.nb[1]  = src1_slice.ne[0] * src1_slice.nb[0];
        src1_slice.nb[2]  = src1_slice.ne[1] * src1_slice.nb[1];
        src1_slice.nb[3]  = src1_slice.ne[2] * src1_slice.nb[2];
        src1_slice.data   = src1_data_cur;

        ggml_tensor dst_slice;
        memset(&dst_slice, 0, sizeof(dst_slice));
        dst_slice.buffer = dst->buffer;
        dst_slice.type   = type_dst_sorted;
        dst_slice.ne[0]  = ne0;
        dst_slice.ne[1]  = tokens_per_expert[i02];
        dst_slice.ne[2]  = 1;
        dst_slice.ne[3]  = 1;
        dst_slice.nb[0]  = ts_dst_sorted;
        dst_slice.nb[1]  = dst_slice.ne[0] * dst_slice.nb[0];
        dst_slice.nb[2]  = dst_slice.ne[1] * dst_slice.nb[1];
        dst_slice.nb[3]  = dst_slice.ne[2] * dst_slice.nb[2];
        dst_slice.data   = dst_data_cur;

        // EXL3 experts: this expert's output scale / input sign columns as the mul_mat's src[2]/src[3]
        ggml_tensor svh_slice, suh_slice;
        if (ggml_cuda_is_exl3(src0->type)) {
            GGML_ASSERT(dst->src[3] != nullptr && dst->src[4] != nullptr);
            svh_slice = *dst->src[3];
            svh_slice.ne[1] = 1; svh_slice.nb[2] = svh_slice.nb[1]; svh_slice.nb[3] = svh_slice.nb[1];
            svh_slice.data  = (char *) dst->src[3]->data + i02*dst->src[3]->nb[1];
            suh_slice = *dst->src[4];
            suh_slice.ne[1] = 1; suh_slice.nb[2] = suh_slice.nb[1]; suh_slice.nb[3] = suh_slice.nb[1];
            suh_slice.data  = (char *) dst->src[4]->data + i02*dst->src[4]->nb[1];
            dst_slice.src[0] = &src0_slice;
            dst_slice.src[1] = &src1_slice;
            dst_slice.src[2] = &svh_slice;
            dst_slice.src[3] = &suh_slice;
            dst_slice.op     = GGML_OP_MUL_MAT;
        }

        ggml_cuda_mul_mat(ctx, &src0_slice, &src1_slice, &dst_slice);
        CUDA_CHECK(cudaGetLastError());

        src1_data_cur += src1_slice.nb[2];
        dst_data_cur  +=  dst_slice.nb[2];
    }

    get_rows_cuda(dst_sorted.ptr, type_dst_sorted, ids_from_sorted, dst->data, dst->type,
        ne0, ne0*ts_dst_sorted, ne_get_rows*ne0*ts_dst_sorted, ne_get_rows*ne0*ts_dst_sorted,
        ne_get_rows, 1, 1, sizeof(int32_t), ne_get_rows*sizeof(int32_t), ne_get_rows*sizeof(int32_t),
        nb1, nb2, nb3, stream);
}

// expert-parallel window: rewrite the routed ids into the local expert space once, then run the
// ordinary executors on a shadow node whose ids point at the remapped copy
static __global__ void k_mmid_remap_ids(const int32_t * __restrict__ ids, int32_t * __restrict__ out,
        const int64_t ne0, const int64_t ne1, const size_t nb1, const int32_t lo, const int32_t n_local) {
    const int64_t i = blockIdx.x * (int64_t) blockDim.x + threadIdx.x;
    if (i >= ne0 * ne1) {
        return;
    }
    const int64_t i1 = i / ne0;
    const int64_t i0 = i - i1 * ne0;
    const int32_t id    = *(const int32_t *) ((const char *) ids + i1 * nb1 + i0 * sizeof(int32_t));
    const int32_t local = id - lo; // same mapping as ggml_mmid_expert_index (host-only inline)
    out[i] = (local < 0 || local >= n_local) ? -1 : local;
}

// Rows routed to experts on other devices are skipped by every executor and zeroed here afterwards.
static __global__ void k_mmid_zero_foreign_rows(const int32_t * __restrict__ ids, float * __restrict__ dst,
        const int64_t ne0, const int64_t n_used, const int64_t n_tokens, const size_t ids_nb1,
        const size_t dst_nb1, const size_t dst_nb2, const int32_t lo, const int32_t n_local) {
    const int64_t row = blockIdx.x; // (token, slot)
    const int64_t t = row / n_used;
    const int64_t u = row - t * n_used;
    if (t >= n_tokens) {
        return;
    }
    const int32_t id = *(const int32_t *) ((const char *) ids + t * ids_nb1 + u * sizeof(int32_t));
    const int32_t local = id - lo;
    if (local >= 0 && local < n_local) {
        return;
    }
    float * d = (float *) ((char *) dst + t * dst_nb2 + u * dst_nb1);
    for (int64_t i = threadIdx.x; i < ne0; i += blockDim.x) {
        d[i] = 0.0f;
    }
}

static void ggml_cuda_mul_mat_id_windowed(ggml_backend_cuda_context & ctx, ggml_tensor * dst) {
    const ggml_tensor * ids = dst->src[2];
    GGML_ASSERT(ids->type == GGML_TYPE_I32 && ids->nb[0] == sizeof(int32_t));
    const int64_t n = ids->ne[0] * ids->ne[1];
    ggml_cuda_pool_alloc<int32_t> remapped(ctx.pool(), n);
    k_mmid_remap_ids<<<(n + 255) / 256, 256, 0, ctx.stream()>>>(
        (const int32_t *) ids->data, remapped.get(), ids->ne[0], ids->ne[1], ids->nb[1],
        ggml_mmid_window_lo(dst), ggml_mmid_window_n_local(dst));
    CUDA_CHECK(cudaGetLastError());
    ggml_tensor ids_local = *ids;
    ids_local.data  = remapped.get();
    ids_local.nb[1] = ids->ne[0] * sizeof(int32_t);
    ids_local.nb[2] = ids_local.nb[1] * ids->ne[1];
    ids_local.nb[3] = ids_local.nb[2];
    ids_local.view_src = nullptr;
    ggml_tensor shadow = *dst;
    shadow.src[2] = &ids_local;
    ggml_mul_mat_id_set_expert_window(&shadow, 0, 0);
    ggml_cuda_mul_mat_id(ctx, &shadow);
    GGML_ASSERT(dst->type == GGML_TYPE_F32);
    const int64_t n_rows = ids->ne[0] * ids->ne[1];
    k_mmid_zero_foreign_rows<<<n_rows, 256, 0, ctx.stream()>>>(
        (const int32_t *) ids->data, (float *) dst->data, dst->ne[0], ids->ne[0], ids->ne[1], ids->nb[1],
        dst->nb[1], dst->nb[2], ggml_mmid_window_lo(dst), ggml_mmid_window_n_local(dst));
    CUDA_CHECK(cudaGetLastError());
}

static bool ggml_cuda_compute_forward(ggml_backend_cuda_context & ctx, struct ggml_tensor * dst) {
    switch (dst->op) {
        case GGML_OP_ARGMAX:
            ggml_cuda_argmax(ctx, dst);
            break;
        case GGML_OP_COUNT_EQUAL:
            ggml_cuda_count_equal(ctx, dst);
            break;
        case GGML_OP_REPEAT:
            ggml_cuda_op_repeat(ctx, dst);
            break;
        case GGML_OP_REPEAT_BACK:
            ggml_cuda_op_repeat_back(ctx, dst);
            break;
        case GGML_OP_GET_ROWS:
            ggml_cuda_op_get_rows(ctx, dst);
            break;
        case GGML_OP_GET_ROWS_BACK:
            ggml_cuda_op_get_rows_back(ctx, dst);
            break;
        case GGML_OP_SET_ROWS:
            ggml_cuda_op_set_rows(ctx, dst);
            break;
        case GGML_OP_SET:
            ggml_cuda_op_set(ctx, dst);
            break;
        case GGML_OP_DUP:
            ggml_cuda_dup(ctx, dst);
            break;
        case GGML_OP_CPY:
            ggml_cuda_cpy(ctx, dst->src[0], dst->src[1]);
            break;
        case GGML_OP_CONT:
            ggml_cuda_dup(ctx, dst);
            break;
        case GGML_OP_ADD:
        case GGML_OP_ADD1: // TODO: more efficient implementation
            ggml_cuda_op_add(ctx, dst);
            break;
        case GGML_OP_ADD_ID:
            ggml_cuda_op_add_id(ctx, dst);
            break;
        case GGML_OP_SUB:
            ggml_cuda_op_sub(ctx, dst);
            break;
        case GGML_OP_ACC:
            ggml_cuda_op_acc(ctx, dst);
            break;
        case GGML_OP_MUL:
            ggml_cuda_op_mul(ctx, dst);
            break;
        case GGML_OP_DIV:
            ggml_cuda_op_div(ctx, dst);
            break;
        case GGML_OP_UNARY:
            switch (ggml_get_unary_op(dst)) {
                case GGML_UNARY_OP_ABS:
                    ggml_cuda_op_abs(ctx, dst);
                    break;
                case GGML_UNARY_OP_SGN:
                    ggml_cuda_op_sgn(ctx, dst);
                    break;
                case GGML_UNARY_OP_NEG:
                    ggml_cuda_op_neg(ctx, dst);
                    break;
                case GGML_UNARY_OP_STEP:
                    ggml_cuda_op_step(ctx, dst);
                    break;
                case GGML_UNARY_OP_GELU:
                    ggml_cuda_op_gelu(ctx, dst);
                    break;
                case GGML_UNARY_OP_SILU:
                    ggml_cuda_op_silu(ctx, dst);
                    break;
                case GGML_UNARY_OP_GELU_ERF:
                    ggml_cuda_op_gelu_erf(ctx, dst);
                    break;
                case GGML_UNARY_OP_GELU_QUICK:
                    ggml_cuda_op_gelu_quick(ctx, dst);
                    break;
                case GGML_UNARY_OP_TANH:
                    ggml_cuda_op_tanh(ctx, dst);
                    break;
                case GGML_UNARY_OP_RELU:
                    ggml_cuda_op_relu(ctx, dst);
                    break;
                case GGML_UNARY_OP_SIGMOID:
                    ggml_cuda_op_sigmoid(ctx, dst);
                    break;
                case GGML_UNARY_OP_HARDSIGMOID:
                    ggml_cuda_op_hardsigmoid(ctx, dst);
                    break;
                case GGML_UNARY_OP_HARDSWISH:
                    ggml_cuda_op_hardswish(ctx, dst);
                    break;
                case GGML_UNARY_OP_EXP:
                    ggml_cuda_op_exp(ctx, dst);
                    break;
                case GGML_UNARY_OP_ELU:
                    ggml_cuda_op_elu(ctx, dst);
                    break;
                case GGML_UNARY_OP_XIELU:
                    ggml_cuda_op_xielu(ctx, dst);
                    break;
                case GGML_UNARY_OP_FLOOR:
                    ggml_cuda_op_floor(ctx, dst);
                    break;
                case GGML_UNARY_OP_CEIL:
                    ggml_cuda_op_ceil(ctx, dst);
                    break;
                case GGML_UNARY_OP_ROUND:
                    ggml_cuda_op_round(ctx, dst);
                    break;
                case GGML_UNARY_OP_TRUNC:
                    ggml_cuda_op_trunc(ctx, dst);
                    break;
                case GGML_UNARY_OP_EXPM1:
                    ggml_cuda_op_expm1(ctx, dst);
                    break;
                case GGML_UNARY_OP_SOFTPLUS:
                    ggml_cuda_op_softplus(ctx, dst);
                    break;
                default:
                    return false;
            }
            break;
        case GGML_OP_GLU:
            switch (ggml_get_glu_op(dst)) {
                case GGML_GLU_OP_REGLU:
                    ggml_cuda_op_reglu(ctx, dst);
                    break;
                case GGML_GLU_OP_GEGLU:
                    ggml_cuda_op_geglu(ctx, dst);
                    break;
                case GGML_GLU_OP_SWIGLU:
                    ggml_cuda_op_swiglu(ctx, dst);
                    break;
                case GGML_GLU_OP_SWIGLU_OAI:
                    ggml_cuda_op_swiglu_oai(ctx, dst);
                    break;
                case GGML_GLU_OP_GEGLU_ERF:
                    ggml_cuda_op_geglu_erf(ctx, dst);
                    break;
                case GGML_GLU_OP_GEGLU_QUICK:
                    ggml_cuda_op_geglu_quick(ctx, dst);
                    break;
                case GGML_GLU_OP_SWIGLU_CLAMP:
                    ggml_cuda_op_swiglu_clamp(ctx, dst);
                    break;
                default:
                    return false;
            }
            break;
        case GGML_OP_NORM:
            ggml_cuda_op_norm(ctx, dst);
            break;
        case GGML_OP_GROUP_NORM:
            ggml_cuda_op_group_norm(ctx, dst);
            break;
        case GGML_OP_L2_NORM:
            ggml_cuda_op_l2_norm(ctx, dst);
            break;
        case GGML_OP_CONCAT:
            ggml_cuda_op_concat(ctx, dst);
            break;
        case GGML_OP_UPSCALE:
            ggml_cuda_op_upscale(ctx, dst);
            break;
        case GGML_OP_PAD:
            ggml_cuda_op_pad(ctx, dst);
            break;
        case GGML_OP_PAD_REFLECT_1D:
            ggml_cuda_op_pad_reflect_1d(ctx, dst);
            break;
        case GGML_OP_ARANGE:
            ggml_cuda_op_arange(ctx, dst);
            break;
        case GGML_OP_TIMESTEP_EMBEDDING:
            ggml_cuda_op_timestep_embedding(ctx, dst);
            break;
        case GGML_OP_LEAKY_RELU:
            ggml_cuda_op_leaky_relu(ctx, dst);
            break;
        case GGML_OP_SILU_BACK:
            ggml_cuda_op_silu_back(ctx, dst);
            break;
        case GGML_OP_RMS_NORM:
            ggml_cuda_op_rms_norm(ctx, dst);
            break;
        case GGML_OP_RMS_NORM_BACK:
            ggml_cuda_op_rms_norm_back(ctx, dst);
            break;
        case GGML_OP_MUL_MAT:
            ggml_cuda_mul_mat(ctx, dst->src[0], dst->src[1], dst);
            break;
        case GGML_OP_MUL_MAT_ID:
            if (ggml_mmid_window_n_local(dst) != 0) {
                ggml_cuda_mul_mat_id_windowed(ctx, dst);
            } else {
                ggml_cuda_mul_mat_id(ctx, dst);
            }
            break;
        case GGML_OP_OUT_PROD:
            ggml_cuda_out_prod(ctx, dst);
            break;
        case GGML_OP_SCALE:
            ggml_cuda_op_scale(ctx, dst);
            break;
        case GGML_OP_SQR:
            ggml_cuda_op_sqr(ctx, dst);
            break;
        case GGML_OP_SQRT:
            ggml_cuda_op_sqrt(ctx, dst);
            break;
        case GGML_OP_SIN:
            ggml_cuda_op_sin(ctx, dst);
            break;
        case GGML_OP_COS:
            ggml_cuda_op_cos(ctx, dst);
            break;
        case GGML_OP_CLAMP:
            ggml_cuda_op_clamp(ctx, dst);
            break;
        case GGML_OP_LOG:
            ggml_cuda_op_log(ctx, dst);
            break;
        case GGML_OP_NONE:
        case GGML_OP_RESHAPE:
        case GGML_OP_VIEW:
        case GGML_OP_PERMUTE:
        case GGML_OP_TRANSPOSE:
                break;
        case GGML_OP_DIAG:
            ggml_cuda_op_diag(ctx, dst);
            break;
        case GGML_OP_DIAG_MASK_INF:
            ggml_cuda_op_diag_mask_inf(ctx, dst);
            break;
        case GGML_OP_SOFT_MAX:
            ggml_cuda_op_soft_max(ctx, dst);
            break;
        case GGML_OP_SOFT_MAX_BACK:
            ggml_cuda_op_soft_max_back(ctx, dst);
            break;
        case GGML_OP_ROPE:
            ggml_cuda_op_rope(ctx, dst);
            break;
        case GGML_OP_ROPE_BACK:
            ggml_cuda_op_rope_back(ctx, dst);
            break;
        case GGML_OP_ROLL:
            ggml_cuda_op_roll(ctx, dst);
            break;
        case GGML_OP_IM2COL:
            ggml_cuda_op_im2col(ctx, dst);
            break;
        case GGML_OP_IM2COL_3D:
            ggml_cuda_op_im2col_3d(ctx, dst);
            break;
        case GGML_OP_CONV_2D:
            ggml_cuda_op_conv2d(ctx, dst);
            break;
        case GGML_OP_CONV_2D_DW:
            ggml_cuda_op_conv2d_dw(ctx, dst);
            break;
        case GGML_OP_CONV_TRANSPOSE_2D:
            ggml_cuda_conv_2d_transpose_p0(ctx, dst);
            break;
        case GGML_OP_CONV_TRANSPOSE_1D:
            ggml_cuda_op_conv_transpose_1d(ctx,dst);
            break;
        case GGML_OP_COL2IM_1D:
            ggml_cuda_op_col2im_1d(ctx, dst);
            break;
        case GGML_OP_POOL_2D:
            ggml_cuda_op_pool2d(ctx, dst);
            break;
        case GGML_OP_POOL_1D:
            ggml_cuda_op_pool1d(ctx, dst);
            break;
        case GGML_OP_SUM:
            ggml_cuda_op_sum(ctx, dst);
            break;
        case GGML_OP_CUMSUM:
            ggml_cuda_op_cumsum(ctx, dst);
            break;
        case GGML_OP_SUM_ROWS:
            ggml_cuda_op_sum_rows(ctx, dst);
            break;
        case GGML_OP_MEAN:
            ggml_cuda_op_mean(ctx, dst);
            break;
        case GGML_OP_SSM_CONV:
            ggml_cuda_op_ssm_conv(ctx, dst);
            break;
        case GGML_OP_SSM_SCAN:
            ggml_cuda_op_ssm_scan(ctx, dst);
            break;
        case GGML_OP_TOP_K:
            ggml_cuda_op_top_k(ctx, dst);
            break;
        case GGML_OP_KV_PAGE_SELECT:
            ggml_cuda_op_kv_page_select(ctx, dst);
            break;
        case GGML_OP_KV_PAGE_SUMMARY:
            ggml_cuda_op_kv_page_summary(ctx, dst);
            break;
        case GGML_OP_ARGSORT:
            ggml_cuda_op_argsort(ctx, dst);
            break;
        case GGML_OP_FLASH_ATTN_EXT:
            if (ggml_flash_attn_ext_is_paged_turbo4(dst)) {
                ggml_cuda_flash_attn_ext_paged_turbo4(ctx, dst);
            } else {
                ggml_cuda_flash_attn_ext(ctx, dst);
            }
            break;
        case GGML_OP_CROSS_ENTROPY_LOSS:
            ggml_cuda_cross_entropy_loss(ctx, dst);
            break;
        case GGML_OP_TRI:
            ggml_cuda_op_tri(ctx, dst);
            break;
        case GGML_OP_RWKV_WKV6:
            ggml_cuda_op_rwkv_wkv6(ctx, dst);
            break;
        case GGML_OP_GATED_LINEAR_ATTN:
            ggml_cuda_op_gated_linear_attn(ctx, dst);
            break;
        case GGML_OP_GATED_DELTA_NET:
            ggml_cuda_op_gated_delta_net(ctx, dst);
            break;
        case GGML_OP_GATED_DELTA_NET_TREE:
            ggml_cuda_op_gated_delta_net_tree(ctx, dst);
            break;
        case GGML_OP_SSM_CONV_TREE:
            ggml_cuda_op_ssm_conv_tree(ctx, dst);
            break;
        case GGML_OP_DSV4_HC_PARAMS:
            ggml_cuda_op_dsv4_hc_params(ctx, dst);
            break;
        case GGML_OP_DSV4_HC_COMB:
            ggml_cuda_op_dsv4_hc_comb(ctx, dst);
            break;
        case GGML_OP_DSV4_HC_PRE:
            ggml_cuda_op_dsv4_hc_pre(ctx, dst);
            break;
        case GGML_OP_DSV4_HC_POST:
            ggml_cuda_op_dsv4_hc_post(ctx, dst);
            break;
        case GGML_OP_DFLASH2_CONV:
            ggml_cuda_op_dflash2_conv(ctx, dst);
            break;
        case GGML_OP_RWKV_WKV7:
            ggml_cuda_op_rwkv_wkv7(ctx, dst);
            break;
        case GGML_OP_CROSS_ENTROPY_LOSS_BACK:
            ggml_cuda_cross_entropy_loss_back(ctx, dst);
            break;
        case GGML_OP_OPT_STEP_ADAMW:
            ggml_cuda_opt_step_adamw(ctx, dst);
            break;
        case GGML_OP_OPT_STEP_SGD:
            ggml_cuda_opt_step_sgd(ctx, dst);
            break;
        case GGML_OP_SOLVE_TRI:
            ggml_cuda_op_solve_tri(ctx, dst);
            break;
        case GGML_OP_TURBO_WHT:
            ggml_cuda_op_turbo_wht(ctx, dst);
            break;
        case GGML_OP_FILL:
            ggml_cuda_op_fill(ctx, dst);
            break;
        case GGML_OP_LIGHTNING_INDEXER:
            ggml_cuda_lightning_indexer(ctx, dst);
            break;
        default:
            return false;
    }

    cudaError_t err = cudaGetLastError();
    if (err != cudaSuccess) {
        GGML_LOG_ERROR("%s: %s failed\n", __func__, ggml_op_desc(dst));
        CUDA_CHECK(err);
    }

    return true;
}

////////////////////////////////////////////////////////////////////////////////

// backend

static const char * ggml_backend_cuda_get_name(ggml_backend_t backend) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *)backend->context;

    return cuda_ctx->name.c_str();
}

static void ggml_backend_cuda_free(ggml_backend_t backend) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *)backend->context;

    delete cuda_ctx;
    delete backend;
}

static void ggml_backend_cuda_set_tensor_async(ggml_backend_t backend, ggml_tensor * tensor, const void * data, size_t offset, size_t size) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    ggml_backend_buffer_t buf = tensor->view_src ? tensor->view_src->buffer : tensor->buffer;

    GGML_ASSERT(buf->buft == ggml_backend_cuda_buffer_type(cuda_ctx->device) && "unsupported buffer type");

    // Async backend calls are valid independently of whichever device the
    // calling thread most recently used. This matters for background and
    // multi-device transfers that visit backends without a graph launch.
    ggml_cuda_set_device(cuda_ctx->device);
#if !defined(GGML_USE_HIP)
    auto * buf_ctx = static_cast<ggml_backend_cuda_buffer_context *>(buf->context);
    ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    if (tensor == owner && offset == 0 && size == ggml_nbytes(owner)) {
        buf_ctx->forget_repacked(owner->data);
    } else {
        ggml_cuda_set_device(buf_ctx->device);
        ggml_cuda_canonicalize_repacked(buf_ctx, tensor);
    }
#endif
    CUDA_CHECK(cudaMemcpyAsync((char *) tensor->data + offset, data, size, cudaMemcpyHostToDevice, cuda_ctx->stream()));
}

static void ggml_backend_cuda_get_tensor_async(ggml_backend_t backend, const ggml_tensor * tensor, void * data, size_t offset, size_t size) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    ggml_backend_buffer_t buf = tensor->view_src ? tensor->view_src->buffer : tensor->buffer;

    GGML_ASSERT(buf->buft == ggml_backend_cuda_buffer_type(cuda_ctx->device) && "unsupported buffer type");

    ggml_cuda_set_device(cuda_ctx->device);
#if !defined(GGML_USE_HIP)
    auto * buf_ctx = static_cast<ggml_backend_cuda_buffer_context *>(buf->context);
    const ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    if (owner != tensor &&
        buf_ctx->repacked(owner->data)) {
        ggml_cuda_set_device(buf_ctx->device);
        ggml_cuda_canonicalize_repacked(buf_ctx, const_cast<ggml_tensor *>(tensor));
    }
    if (buf_ctx->repacked(tensor->data)) {
        ggml_backend_cuda_buffer_get_tensor(buf, tensor, data, offset, size);
        return;
    }
#endif
    CUDA_CHECK(cudaMemcpyAsync(data, (const char *) tensor->data + offset, size, cudaMemcpyDeviceToHost, cuda_ctx->stream()));
}

static void ggml_backend_cuda_set_tensor_2d_async(ggml_backend_t backend, struct ggml_tensor * tensor, const void * data,
        size_t offset, size_t size, size_t n_copies, size_t stride_tensor, size_t stride_data) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    ggml_backend_buffer_t buf = tensor->view_src ? tensor->view_src->buffer : tensor->buffer;

    GGML_ASSERT(buf->buft == ggml_backend_cuda_buffer_type(cuda_ctx->device) && "unsupported buffer type");

    ggml_cuda_set_device(cuda_ctx->device);
#if !defined(GGML_USE_HIP)
    auto * buf_ctx = static_cast<ggml_backend_cuda_buffer_context *>(buf->context);
    ggml_cuda_set_device(buf_ctx->device);
    ggml_cuda_canonicalize_repacked(buf_ctx, tensor);
#endif
    CUDA_CHECK(cudaMemcpy2DAsync(
        (char *) tensor->data + offset, stride_tensor, data, stride_data, size, n_copies, cudaMemcpyHostToDevice, cuda_ctx->stream()));
}

static void ggml_backend_cuda_get_tensor_2d_async(ggml_backend_t backend, const struct ggml_tensor * tensor, void * data,
        size_t offset, size_t size, size_t n_copies, size_t stride_tensor, size_t stride_data) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;
    ggml_backend_buffer_t buf = tensor->view_src ? tensor->view_src->buffer : tensor->buffer;

    GGML_ASSERT(buf->buft == ggml_backend_cuda_buffer_type(cuda_ctx->device) && "unsupported buffer type");

    ggml_cuda_set_device(cuda_ctx->device);
#if !defined(GGML_USE_HIP)
    auto * buf_ctx = static_cast<ggml_backend_cuda_buffer_context *>(buf->context);
    const ggml_tensor * owner = ggml_cuda_tensor_owner(tensor);
    if (owner != tensor &&
        buf_ctx->repacked(owner->data)) {
        ggml_cuda_set_device(buf_ctx->device);
        ggml_cuda_canonicalize_repacked(buf_ctx, const_cast<ggml_tensor *>(tensor));
    }
    if (buf_ctx->repacked(tensor->data)) {
        ggml_backend_cuda_buffer_get_tensor_2d(buf, tensor, data, offset, size, n_copies, stride_tensor, stride_data);
        return;
    }
#endif
    CUDA_CHECK(cudaMemcpy2DAsync(
        data, stride_data, (const char *) tensor->data + offset, stride_tensor, size, n_copies, cudaMemcpyDeviceToHost, cuda_ctx->stream()));
}

static bool ggml_backend_cuda_cpy_tensor_async(ggml_backend_t backend_src, ggml_backend_t backend_dst, const ggml_tensor * src, ggml_tensor * dst) {
    ggml_backend_buffer_t buf_src = src->view_src ? src->view_src->buffer : src->buffer;
    ggml_backend_buffer_t buf_dst = dst->view_src ? dst->view_src->buffer : dst->buffer;

    if (!ggml_backend_is_cuda(backend_src) || !ggml_backend_is_cuda(backend_dst)) {
        return false;
    }

    if (!ggml_backend_buffer_is_cuda(buf_src) || !ggml_backend_buffer_is_cuda(buf_dst)) {
        return false;
    }

    // device -> device copy
    ggml_backend_cuda_context * cuda_ctx_src = (ggml_backend_cuda_context *) backend_src->context;
    ggml_backend_cuda_context * cuda_ctx_dst = (ggml_backend_cuda_context *) backend_dst->context;
    ggml_cuda_wait_uploads(cuda_ctx_src->stream());

    ggml_backend_cuda_buffer_context * buf_ctx_src = (ggml_backend_cuda_buffer_context *) buf_src->context;
    ggml_backend_cuda_buffer_context * buf_ctx_dst = (ggml_backend_cuda_buffer_context *) buf_dst->context;

    if (cuda_ctx_src->device != buf_ctx_src->device || cuda_ctx_dst->device != buf_ctx_dst->device) {
#ifndef NDEBUG
        GGML_LOG_DEBUG("%s: backend and buffer devices do not match\n", __func__);
#endif // NDEBUG
        return false;
    }

#if !defined(GGML_USE_HIP)
    const ggml_tensor * src_owner = ggml_cuda_tensor_owner(src);
    ggml_tensor * dst_owner = ggml_cuda_tensor_owner(dst);
    if (src_owner != src &&
        buf_ctx_src->repacked(src_owner->data)) {
        ggml_cuda_set_device(buf_ctx_src->device);
        ggml_cuda_canonicalize_repacked(buf_ctx_src, const_cast<ggml_tensor *>(src));
    }
    if (dst_owner != dst) {
        ggml_cuda_set_device(buf_ctx_dst->device);
        ggml_cuda_canonicalize_repacked(buf_ctx_dst, dst);
    }
    const bool src_fp8_repacked = buf_ctx_src->humming_fp8_repacked.count(src->data) != 0;
    const bool src_marlin_q4_repacked = buf_ctx_src->marlin_q4_a32_repacked.count(src->data) != 0;
    const bool src_marlin_q8_repacked = buf_ctx_src->marlin_q8_g128_repacked.count(src->data) != 0;
    const int dst_cc = ggml_cuda_info().devices[buf_ctx_dst->device].cc;
    if (src_marlin_q4_repacked &&
        !ggml_cuda_marlin_q4_a32_supports_shape(dst->ne[1], dst->ne[0], 1, dst_cc)) {
        return false;
    }
    if (src_marlin_q8_repacked &&
        !ggml_cuda_marlin_q8_g128_supports_shape(dst->ne[1], dst->ne[0], 1, dst_cc)) {
        return false;
    }
    if ((src_fp8_repacked || src_marlin_q4_repacked || src_marlin_q8_repacked) &&
        (dst_owner != dst || src->type != dst->type || !ggml_are_same_shape(src, dst))) {
        return false;
    }
    buf_ctx_dst->forget_repacked(dst->data);
#endif

    if (backend_src != backend_dst) {
        // copy on src stream
        // compare the backing physical devices: distinct virtual devices may share one physical GPU,
        // in which case a same-device copy (not a peer copy) is required
        const int src_physical = ggml_cuda_get_physical_device(cuda_ctx_src->device);
        const int dst_physical = ggml_cuda_get_physical_device(cuda_ctx_dst->device);
        if (src_physical == dst_physical) {
            CUDA_CHECK(cudaMemcpyAsync(dst->data, src->data, ggml_nbytes(dst), cudaMemcpyDeviceToDevice, cuda_ctx_src->stream()));
        } else {
#ifdef GGML_CUDA_NO_PEER_COPY
            return false;
#else
            CUDA_CHECK(cudaMemcpyPeerAsync(dst->data, dst_physical, src->data, src_physical, ggml_nbytes(dst), cuda_ctx_src->stream()));
#endif // GGML_CUDA_NO_PEER_COPY
        }

        // record event on src stream after the copy
        if (!cuda_ctx_src->copy_event) {
            ggml_cuda_set_device(cuda_ctx_src->device);
            CUDA_CHECK(cudaEventCreateWithFlags(&cuda_ctx_src->copy_event, cudaEventDisableTiming));
        }

        CUDA_CHECK(cudaEventRecord(cuda_ctx_src->copy_event, cuda_ctx_src->stream()));

        // wait on dst stream for the copy to complete
        CUDA_CHECK(cudaStreamWaitEvent(cuda_ctx_dst->stream(), cuda_ctx_src->copy_event, 0));
    } else {
        // src and dst are on the same backend
        CUDA_CHECK(cudaMemcpyAsync(dst->data, src->data, ggml_nbytes(dst), cudaMemcpyDeviceToDevice, cuda_ctx_src->stream()));
    }
#if !defined(GGML_USE_HIP)
    if (src_fp8_repacked) {
        buf_ctx_dst->humming_fp8_repacked.insert(dst->data);
    }
    if (src_marlin_q4_repacked) {
        buf_ctx_dst->marlin_q4_a32_repacked.insert(dst->data);
    }
    if (src_marlin_q8_repacked) {
        buf_ctx_dst->marlin_q8_g128_repacked.insert(dst->data);
    }
#endif
    return true;
}

static void ggml_backend_cuda_synchronize(ggml_backend_t backend) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *)backend->context;

    CUDA_CHECK(cudaStreamSynchronize(cuda_ctx->stream()));

    GGML_UNUSED(backend);
}

static bool ggml_cuda_is_view_or_noop(const ggml_tensor * t) {
    return ggml_is_empty(t) || t->op == GGML_OP_RESHAPE || t->op == GGML_OP_TRANSPOSE ||
           t->op == GGML_OP_VIEW || t->op == GGML_OP_PERMUTE || t->op == GGML_OP_NONE;
}

#ifdef USE_CUDA_GRAPH
static bool ggml_cuda_graph_diagnostics_enabled() {
    static const bool enabled = getenv("GGML_CUDA_GRAPH_DIAGNOSTICS") != nullptr;
    return enabled;
}

static void ggml_cuda_graph_diagnostics_log(
        const ggml_cuda_graph & graph, uint64_t graph_key) {
    if (!ggml_cuda_graph_diagnostics_enabled()) {
        return;
    }
    GGML_LOG_INFO("cuda-graph: key=%" PRIu64
            " capture=%" PRIu64 " instantiate=%" PRIu64
            " update=%" PRIu64 " update_fail=%" PRIu64
            " launch=%" PRIu64 " capture_cpu_us=%" PRIu64
            " instantiate_cpu_us=%" PRIu64 " update_cpu_us=%" PRIu64
            " launch_cpu_us=%" PRIu64 "\n",
            graph_key, graph.actual_capture_count,
            graph.actual_instantiate_count, graph.actual_update_count,
            graph.actual_update_failure_count, graph.actual_launch_count,
            graph.actual_capture_cpu_us, graph.actual_instantiate_cpu_us,
            graph.actual_update_cpu_us, graph.actual_launch_cpu_us);
}

static bool ggml_cuda_graph_check_compability(ggml_cgraph * cgraph) {

    bool use_cuda_graph = true;
    // Loop over nodes in GGML graph to obtain info needed for CUDA graph

    for (int i = 0; i < cgraph->n_nodes; i++) {
        ggml_tensor * node = cgraph->nodes[i];

        if (ggml_cuda_is_view_or_noop(node)) {
            continue;
        }

        if (node->op == GGML_OP_MUL_MAT_ID) {
            // under these conditions, the mul_mat_id operation will need to synchronize the stream, so we cannot use CUDA graphs
            // TODO: figure out a way to enable for larger batch sizes, without hurting performance
            const int cc = ggml_cuda_info().devices[ggml_cuda_get_device()].cc;
            if (ggml_cuda_mul_mat_id_needs_sync(node, cc)) {
                // the mul_mat_id fallback path synchronizes the stream, so we cannot use CUDA graphs
                // ref: https://github.com/ggml-org/llama.cpp/pull/18958
                use_cuda_graph = false;
#ifndef NDEBUG
                GGML_LOG_DEBUG("%s: disabling CUDA graphs due to unsupported node type\n", __func__);
#endif
            }
        }

        if (!use_cuda_graph) {
            break;
        }
    }

    return use_cuda_graph;
}

// Captured graphs hard-code tensor shapes. Keep alternating speculative verify
// widths in separate cache entries without walking every graph node on the hot
// path. A residual collision is safe: the normal update check recaptures it.
static uint64_t ggml_cuda_graph_get_key(ggml_cgraph * cgraph) {
    return ggml_cuda_graph_shape_key(cgraph);
}

static bool ggml_cuda_graph_update_required(
        ggml_backend_cuda_context * cuda_ctx, ggml_cgraph * cgraph, uint64_t graph_key) {
    bool res = false;

    ggml_cuda_graph * graph = cuda_ctx->cuda_graph(graph_key);

    // This context's fattn scratch buffers can move without touching any node's src[]. Check the
    // context-local epoch FIRST and unconditionally — the
    // cgraph->uid fast path right below returns early without walking nodes, and a stale-address
    // graph replayed through it is exactly the hazard this fences.
    const unsigned long long scratch_epoch_now = cuda_ctx->fattn_scratch.epoch;
    if (scratch_epoch_now != graph->fattn_scratch_epoch_at_capture) {
        graph->fattn_scratch_epoch_at_capture = scratch_epoch_now;
        res = true;
    }

    if (cgraph->uid != 0 &&
        cgraph->uid == graph->uid) {
        if (!res) {
            GGML_LOG_DEBUG("CUDA Graph id %zu reused\n", cgraph->uid);
            GGML_ASSERT((int)graph->node_props.size() == cgraph->n_nodes);
            return false;
        }
        // fattn scratch moved since this uid was captured — fall through and recapture even
        // though the ggml-level graph itself is being reused verbatim.
    }

    graph->uid = cgraph->uid;


    // Check if the graph size has changed
    if ((int)graph->node_props.size() != cgraph->n_nodes) {
        res = true;
        graph->node_props.resize(cgraph->n_nodes);
    }

    for (int i = 0; i < cgraph->n_nodes; i++) {
        ggml_cuda_graph::node_properties prop = {};
        memcpy(&prop.node, cgraph->nodes[i], sizeof(ggml_tensor));

        for (int j = 0; j < GGML_MAX_SRC; ++j) {
            if (cgraph->nodes[i]->src[j]) {
                prop.node_src_data_ptrs[j] = cgraph->nodes[i]->src[j]->data;
                memcpy(prop.node_src_ne[j], cgraph->nodes[i]->src[j]->ne, sizeof(prop.node_src_ne[j]));
                memcpy(prop.node_src_nb[j], cgraph->nodes[i]->src[j]->nb, sizeof(prop.node_src_nb[j]));
            }
        }

        if (res || memcmp(&graph->node_props[i], &prop, sizeof(prop)) != 0) {
            graph->node_props[i] = prop;
            res = true;
        }
    }

    return res;
}

static void ggml_cuda_graph_update_executable(ggml_backend_cuda_context * cuda_ctx, uint64_t graph_key) {
    ggml_cuda_graph * graph = cuda_ctx->cuda_graph(graph_key);
    const int64_t start_us = ggml_time_us();

#if CUDART_VERSION >= 12000
    cudaGraphExecUpdateResultInfo result_info;
    cudaError_t stat = cudaGraphExecUpdate(graph->instance, graph->graph, &result_info);
#else
    cudaGraphNode_t errorNode;
    cudaGraphExecUpdateResult result_info;
    cudaError_t stat = cudaGraphExecUpdate(graph->instance, graph->graph, &errorNode, &result_info);
#endif // CUDART_VERSION >= 12000

    if (stat == cudaErrorGraphExecUpdateFailure) {
        ++graph->actual_update_failure_count;
#ifndef NDEBUG
        GGML_LOG_DEBUG("%s: CUDA graph update failed\n", __func__);
#endif

        // The pre-existing graph exec cannot be updated due to violated constraints
        // so instead clear error and re-instantiate
        (void)cudaGetLastError();
        CUDA_CHECK(cudaGraphExecDestroy(graph->instance));
        graph->instance = nullptr;
        CUDA_CHECK(cudaGraphInstantiate(&graph->instance, graph->graph, NULL, NULL, 0));
        ++graph->actual_instantiate_count;
    } else {
        GGML_ASSERT(stat == cudaSuccess);
    }
    ++graph->actual_update_count;
    graph->actual_update_cpu_us += uint64_t(std::max<int64_t>(0, ggml_time_us() - start_us));
    ggml_cuda_graph_diagnostics_log(*graph, graph_key);
}
#endif // USE_CUDA_GRAPH

static bool ggml_cuda_should_fuse_rope_set_rows(const ggml_tensor * rope,
                                                const ggml_tensor * view,
                                                const ggml_tensor * set_rows) {

    if (rope->op != GGML_OP_ROPE || view->op != GGML_OP_VIEW || set_rows->op != GGML_OP_SET_ROWS) {
        return false;
    }
    // ne3 not tested
    if (rope->src[0]->ne[3] != 1) {
        return false;
    }

    if (set_rows->type != GGML_TYPE_F32 && set_rows->type != GGML_TYPE_F16) {
        return false;
    }

    if (set_rows->src[1]->type != GGML_TYPE_I64) {
        return false;
    }

    // The view should flatten two dims of rope into one dim
    if (!ggml_is_contiguous(view) || view->ne[0] != rope->ne[0] * rope->ne[1]) {
        return false;
    }

    // Only the norm/neox/multi shaders have the fusion code
    const int mode = ((const int32_t *) rope->op_params)[2];
    if (mode != GGML_ROPE_TYPE_NORMAL && mode != GGML_ROPE_TYPE_NEOX &&
            mode != GGML_ROPE_TYPE_MROPE && mode != GGML_ROPE_TYPE_IMROPE) {
        return false;
    }

    return true;
}

static bool ggml_cuda_should_fuse_rms_norm_mul_rope(const ggml_tensor * rms_norm,
                                                    const ggml_tensor * mul,
                                                    const ggml_tensor * rope) {
    if (rms_norm->op != GGML_OP_RMS_NORM || mul->op != GGML_OP_MUL || rope->op != GGML_OP_ROPE) {
        return false;
    }

    if (rms_norm->src[0]->type != GGML_TYPE_F32 || rms_norm->type != GGML_TYPE_F32 ||
        mul->src[0]->type != GGML_TYPE_F32 || mul->src[1]->type != GGML_TYPE_F32 ||
        mul->type != GGML_TYPE_F32 || rope->type != GGML_TYPE_F32) {
        return false;
    }

    if (rope->src[0] != mul) {
        return false;
    }

    //if rms norm is the B operand, then we don't handle broadcast
    if (rms_norm == mul->src[1] && !ggml_are_same_shape(mul->src[0], rms_norm)) {
        return false;
    }

    if (!ggml_are_same_shape(rms_norm, mul)) {
        return false;
    }

    //rms_norm kernel assumes contiguous rows
    if (!ggml_is_contiguous_rows(rms_norm->src[0]) ||
        !ggml_is_contiguous_rows(mul->src[0]) || !ggml_is_contiguous_rows(mul->src[1])) {
        return false;
    }

    // the fused kernel handles the norm/neox/multi rope modes (offset rejected below)
    const int mode = ((const int32_t *) rope->op_params)[2];
    if (mode != GGML_ROPE_TYPE_NORMAL && mode != GGML_ROPE_TYPE_NEOX &&
            mode != GGML_ROPE_TYPE_MROPE && mode != GGML_ROPE_TYPE_IMROPE) {
        return false;
    }

    const int n_dims = ((const int32_t *) rope->op_params)[1];
    if (n_dims % 2 != 0 || rope->src[0]->ne[0] % 2 != 0) {
        return false;
    }

    // ggml_rope_set_offset is not yet supported in the fused kernel
    const int n_offs = ((const int32_t *) rope->op_params)[15];
    if (n_offs != 0) {
        return false;
    }

    return true;
}

static bool ggml_cuda_can_retain_glu_bf16(
        const ggml_cgraph * cgraph, const ggml_tensor * activation, int cc);
static const ggml_tensor * ggml_cuda_find_bf16_projection_input(
        const ggml_cgraph * cgraph, const ggml_tensor * activation, int cc);
static const ggml_tensor * ggml_cuda_find_int8_projection_input(
        const ggml_cgraph * cgraph, const ggml_tensor * activation, int cc);

// match gated_delta_net + the strided cpy that scatters its state snapshots into the cache
// (slot i -> rollback group i, slot 0 newest), so the kernel can write them and skip the cpy.
static int ggml_cuda_try_gdn_cache_fusion(
        const ggml_cgraph * cgraph, int node_idx, ggml_backend_cuda_context * cuda_ctx,
        ggml_cuda_gated_delta_net_fused_cache & fused_state_cpy) {
    const ggml_tensor * gdn = cgraph->nodes[node_idx];
    // the kernel skips the snapshot tail, so the gdn output must not be a graph output
    if (gdn->op != GGML_OP_GATED_DELTA_NET || gdn->type != GGML_TYPE_F32 ||
        (gdn->flags & GGML_TENSOR_FLAG_OUTPUT)) {
        return 0;
    }

    const ggml_tensor * src_v     = gdn->src[2];
    const int64_t       S_v       = src_v->ne[0];
    const int64_t       H         = src_v->ne[1];
    const int64_t       n_tokens  = src_v->ne[2];
    const int64_t       n_seqs    = src_v->ne[3];
    const int64_t       D         = S_v * S_v * H;
    const int64_t       K         = ggml_get_op_params_i32(gdn, 0); // snapshot slot count
    const int64_t       n_written = std::min<int64_t>(n_tokens, K); // newest n_written slots are written

    // snapshot tail starts right after the attention scores
    const size_t tail_off = ggml_row_size(GGML_TYPE_F32, S_v * H * n_tokens * n_seqs);

    // snapshot cpy is the first real node after the gdn (skip views/no-ops)
    const ggml_tensor * cpy  = nullptr;
    int                 skip = 0;
    int                 cpy_idx = -1;
    for (int j = node_idx + 1; j < cgraph->n_nodes && cpy == nullptr; ++j) {
        const ggml_tensor * n = cgraph->nodes[j];
        if (ggml_cuda_is_view_or_noop(n)) {
            continue;
        }
        if (n->op != GGML_OP_CPY || (n->flags & GGML_TENSOR_FLAG_OUTPUT)) {
            return 0;
        }
        cpy  = n;
        cpy_idx = j;
        skip = j - node_idx;
    }
    if (cpy == nullptr) {
        return 0;
    }

    const ggml_tensor * src = cpy->src[0]; // view of the gdn snapshot tail
    const ggml_tensor * dst = cpy->src[1]; // cache view the kernel writes to

    // src must be this gdn's snapshot tail (contiguous, at the tail offset)
    if (src->op != GGML_OP_VIEW || src->view_src != gdn || src->view_offs != tail_off ||
        !ggml_is_contiguous(src)) {
        return 0;
    }

    // dst is the [D, n_seqs, n_written] cache view; require nb[1] == D (the per-seq stride the kernel
    // assumes). ggml_cpy pins src to the same element count.
    const std::array<int64_t, GGML_MAX_DIMS> expected_ne = { D, n_seqs, n_written, 1 };
    if (dst->op != GGML_OP_VIEW || dst->type != GGML_TYPE_F32 || dst->data == nullptr ||
        !std::equal(expected_ne.begin(), expected_ne.end(), dst->ne) ||
        dst->nb[0] != ggml_type_size(GGML_TYPE_F32) || dst->nb[1] != (size_t) ggml_row_size(GGML_TYPE_F32, D)) {
        return 0;
    }

    fused_state_cpy.data        = (float *) dst->data; // rollback group 0 (newest)
    fused_state_cpy.slot_stride = K > 1 ? (int64_t) (dst->nb[2] / sizeof(float)) : 0;

    const ggml_tensor * rms_result = nullptr;

    // For the exact imported FLA prefill shape, fold the immediately following
    // per-head RMS norm and channel weight into the BF16->F32 output unpack.
    // The state scatter above and this normalized output are the only material
    // consumers of the GDN result in this pattern.
    const bool kda = gdn->src[3]->ne[0] == S_v;
    const int cc = ggml_cuda_info().devices[cuda_ctx->device].cc;
    if (ggml_cuda_gdn_fla_ptx_supported(
            cc, kda, K > 1, S_v, H, gdn->src[0]->ne[1], n_tokens, n_seqs)) {
        int rms_idx = -1;
        for (int j = cpy_idx + 1; j < cgraph->n_nodes; ++j) {
            if (ggml_cuda_is_view_or_noop(cgraph->nodes[j])) {
                continue;
            }
            rms_idx = j;
            break;
        }
        if (rms_idx >= 0 && rms_idx + 1 < cgraph->n_nodes) {
            const ggml_tensor * rms = cgraph->nodes[rms_idx];
            const ggml_tensor * mul = cgraph->nodes[rms_idx + 1];
            const ggml_tensor * attn_view = rms->src[0];
            const ggml_tensor * weight = mul->src[0] == rms ? mul->src[1] :
                                         mul->src[1] == rms ? mul->src[0] : nullptr;
            const auto has_exact_consumers = [&](const ggml_tensor * source,
                                                  std::initializer_list<const ggml_tensor *> allowed) {
                size_t uses = 0;
                for (int j = 0; j < cgraph->n_nodes; ++j) {
                    const ggml_tensor * consumer = cgraph->nodes[j];
                    for (int s = 0; s < GGML_MAX_SRC; ++s) {
                        if (consumer->src[s] != source) {
                            continue;
                        }
                        ++uses;
                        if (std::find(allowed.begin(), allowed.end(), consumer) == allowed.end()) {
                            return false;
                        }
                    }
                }
                return uses == allowed.size();
            };
            const bool consumers_closed = attn_view != nullptr &&
                !(src->flags & GGML_TENSOR_FLAG_OUTPUT) &&
                !(attn_view->flags & GGML_TENSOR_FLAG_OUTPUT) &&
                !(rms->flags & GGML_TENSOR_FLAG_OUTPUT) &&
                has_exact_consumers(gdn, { src, attn_view }) &&
                has_exact_consumers(src, { cpy }) &&
                has_exact_consumers(attn_view, { rms });
            const std::array<int64_t, GGML_MAX_DIMS> expected_attn = { S_v, H, n_tokens, n_seqs };
            if (consumers_closed && rms->op == GGML_OP_RMS_NORM && mul->op == GGML_OP_MUL && weight != nullptr &&
                    attn_view != nullptr && attn_view->op == GGML_OP_VIEW &&
                    attn_view->view_src == gdn && attn_view->view_offs == 0 &&
                    std::equal(expected_attn.begin(), expected_attn.end(), attn_view->ne) &&
                    rms->type == GGML_TYPE_F32 && mul->type == GGML_TYPE_F32 &&
                    weight->type == GGML_TYPE_F32 && ggml_is_contiguous(weight) &&
                    ggml_nelements(weight) == S_v && ggml_are_same_shape(rms, mul) &&
                    ggml_is_contiguous(mul) && ggml_node_get_use_count(cgraph, rms_idx) == 1) {
                fused_state_cpy.rms_weight = static_cast<const float *>(weight->data);
                fused_state_cpy.rms_output = static_cast<float *>(mul->data);
                rms_result = mul;
                memcpy(&fused_state_cpy.rms_eps, rms->op_params, sizeof(float));
                skip = rms_idx + 1 - node_idx;

                int silu_idx = rms_idx + 2;
                while (silu_idx < cgraph->n_nodes && ggml_cuda_is_view_or_noop(cgraph->nodes[silu_idx])) {
                    ++silu_idx;
                }
                const int gated_idx = silu_idx + 1;
                if (n_tokens > 1 && gated_idx < cgraph->n_nodes) {
                    const ggml_tensor * silu = cgraph->nodes[silu_idx];
                    const ggml_tensor * gated = cgraph->nodes[gated_idx];
                    const ggml_tensor * gate = silu->src[0];
                    const bool gated_inputs =
                        (gated->src[0] == mul && gated->src[1] == silu) ||
                        (gated->src[1] == mul && gated->src[0] == silu);
                    if (silu->op == GGML_OP_UNARY && ggml_get_unary_op(silu) == GGML_UNARY_OP_SILU &&
                            gated->op == GGML_OP_MUL && gated_inputs && gate != nullptr &&
                            !(mul->flags & GGML_TENSOR_FLAG_OUTPUT) &&
                            !(silu->flags & GGML_TENSOR_FLAG_OUTPUT) &&
                            gate->type == GGML_TYPE_F32 && silu->type == GGML_TYPE_F32 &&
                            gated->type == GGML_TYPE_F32 && ggml_is_contiguous(gate) &&
                            ggml_is_contiguous(silu) && ggml_is_contiguous(gated) &&
                            ggml_are_same_shape(gate, mul) && ggml_are_same_shape(silu, mul) &&
                            ggml_are_same_shape(gated, mul) &&
                            ggml_node_get_use_count(cgraph, rms_idx + 1) == 1 &&
                            ggml_node_get_use_count(cgraph, silu_idx) == 1) {
                        fused_state_cpy.rms_gate = static_cast<const float *>(gate->data);
                        fused_state_cpy.rms_gate_bf16 = false;
                        fused_state_cpy.rms_output = static_cast<float *>(gated->data);
                        rms_result = gated;
                        skip = gated_idx - node_idx;
                    }
                }
            }
        }
    }
#if !defined(GGML_USE_HIP)
    const ggml_tensor * int8_projection_input =
            rms_result != nullptr && fused_state_cpy.rms_gate != nullptr ?
        ggml_cuda_find_int8_projection_input(cgraph, rms_result, cc) : nullptr;
    const ggml_tensor * projection_input = int8_projection_input == nullptr &&
            rms_result != nullptr ?
        ggml_cuda_find_bf16_projection_input(cgraph, rms_result, cc) : nullptr;
    if (int8_projection_input != nullptr) {
        GGML_ASSERT(int8_projection_input->data == rms_result->data);
        const size_t quantized_bytes = ggml_nelements(int8_projection_input);
        GGML_ASSERT(quantized_bytes % alignof(float) == 0);
        fused_state_cpy.rms_output_int8 = true;
        fused_state_cpy.rms_output_scale = reinterpret_cast<float *>(
            static_cast<uint8_t *>(int8_projection_input->data) + quantized_bytes);
        cuda_ctx->int8_channel_activations.insert(int8_projection_input);
    } else if (projection_input != nullptr) {
        fused_state_cpy.rms_output_bf16 = true;
        cuda_ctx->humming_bf16_activations.insert(projection_input);
    }
#endif
    return skip;
}

static bool ggml_cuda_topk_moe_fusion(const struct ggml_cgraph * cgraph, int node_idx, ggml_cuda_topk_moe_args & args) {
    args.sigmoid         = false;
    args.sqrt_softplus   = false;
    args.softmax         = false;
    args.delayed_softmax = false;
    args.prob_bias       = false;
    args.norm            = false;

    const int      n_nodes = cgraph->n_nodes;
    ggml_tensor ** nodes   = cgraph->nodes;

    if (nodes[node_idx]->op == GGML_OP_SOFT_MAX) {
        args.softmax = true;
    }

    if (nodes[node_idx]->op == GGML_OP_UNARY) {
        const ggml_unary_op unary_op = ggml_get_unary_op(nodes[node_idx]);
        if (unary_op == GGML_UNARY_OP_SIGMOID) {
            args.sigmoid = true;
        } else if (unary_op == GGML_UNARY_OP_SOFTPLUS && node_idx + 1 < n_nodes &&
                   nodes[node_idx + 1]->op == GGML_OP_SQRT && nodes[node_idx + 1]->src[0] == nodes[node_idx]) {
            // sqrt(softplus(x)) scoring (DeepSeek-V4)
            args.sqrt_softplus = true;
            node_idx++;
        } else {
            return false;
        }
    }

    if (nodes[node_idx]->op == GGML_OP_ARGSORT) {
        args.delayed_softmax = true;
    }

    node_idx++;

    if (args.sigmoid || args.sqrt_softplus || args.softmax) {
        // SOFTMAX -> RESHAPE
        if (node_idx >= n_nodes || nodes[node_idx]->op != GGML_OP_RESHAPE ||
                nodes[node_idx]->src[0] != nodes[node_idx - 1]) {
            return false;
        }
        ggml_tensor * probs_reshaped = nodes[node_idx];
        node_idx++;

        if (node_idx >= n_nodes) {
            return false;
        }

        // src of bias add is the unreshaped probs (-2 instead of -1)
        if (nodes[node_idx]->op == GGML_OP_ADD && nodes[node_idx]->src[0] == nodes[node_idx - 2]) {
            args.prob_bias = true;
            node_idx++;
        }
        // RESHAPE/ADD -> ARGSORT
        if (node_idx >= n_nodes || nodes[node_idx]->op != GGML_OP_ARGSORT) {
            return false;
        }

        if (args.prob_bias && nodes[node_idx]->src[0] != nodes[node_idx - 1]) {
            return false;
        } else if (!args.prob_bias && nodes[node_idx]->src[0] != nodes[node_idx - 2]) {
            return false;
        }

        node_idx++;

        // ARGSORT-> VIEW
        if (node_idx >= n_nodes || nodes[node_idx]->op != GGML_OP_VIEW ||
                nodes[node_idx]->src[0] != nodes[node_idx - 1]) {
            return false;
        }
        node_idx++;

        if (node_idx >= n_nodes || nodes[node_idx]->op != GGML_OP_GET_ROWS) {
            return false;
        }

        // GET_ROWS
        if (nodes[node_idx]->src[0] != probs_reshaped || nodes[node_idx]->src[1] != nodes[node_idx - 1]) {
            return false;
        }
        node_idx++;
    } else if (args.delayed_softmax) {
        if (node_idx - 2 < 0) {
            return false;
        }
        ggml_tensor * probs_reshaped = nodes[node_idx - 2];

        // VIEW->ARGSORT
        if (node_idx >= n_nodes || nodes[node_idx]->op != GGML_OP_VIEW ||
            nodes[node_idx]->src[0] != nodes[node_idx - 1]) {
            return false;
        }
        node_idx++;

        // GET_ROWS
        if (node_idx >= n_nodes || nodes[node_idx]->src[1] != nodes[node_idx - 1] ||
                nodes[node_idx]->src[0] != probs_reshaped) {
            return false;
        }
        node_idx++;

        static const std::vector<ggml_op> remaining_ops = { GGML_OP_RESHAPE, GGML_OP_SOFT_MAX, GGML_OP_RESHAPE };

        for (const ggml_op op : remaining_ops) {
            if (node_idx >= n_nodes || nodes[node_idx]->op != op || nodes[node_idx]->src[0] != nodes[node_idx - 1]) {
                return false;
            }
            node_idx++;
        }
    }

    // At this point we can check for norm + scale. Everything is now at least valid till the norm
    if (node_idx >= n_nodes) {
        return true;
    }

    if (nodes[node_idx]->op == GGML_OP_RESHAPE) {
        //check RESHAPE->SUM_ROWS->CLAMP->DIV->RESHAPE
        static const std::vector<ggml_op> norm_ops = { GGML_OP_RESHAPE, GGML_OP_SUM_ROWS, GGML_OP_CLAMP };

        args.norm = true;
        for (const ggml_op op : norm_ops) {
            if (nodes[node_idx]->op == op && nodes[node_idx]->src[0] == nodes[node_idx - 1]) {
                node_idx++;
            } else {
                args.norm = false;
                return true;
            }
        }

        // DIV <- CLAMP, RESHAPE
        if (nodes[node_idx]->op != GGML_OP_DIV || nodes[node_idx]->src[1] != nodes[node_idx - 1] ||
            nodes[node_idx]->src[0] != nodes[node_idx - 3]) {
            args.norm = false;
            return true;
        }
        node_idx++;

        if (nodes[node_idx]->op != GGML_OP_RESHAPE || nodes[node_idx]->src[0] != nodes[node_idx - 1]) {
            args.norm = false;
            return true;
        }

        node_idx++;
    }

    if (nodes[node_idx]->op == GGML_OP_SCALE && nodes[node_idx]->src[0] == nodes[node_idx - 1]) {
        args.scale = true;
    }

    return true;
}

static bool ggml_cuda_tensors_overlap(const ggml_tensor * a, const ggml_tensor * b) {
    const int64_t a_start = (int64_t) a->data;
    const int64_t a_end   = a_start + ggml_backend_buft_get_alloc_size(a->buffer->buft, a);
    const int64_t b_start = (int64_t) b->data;
    const int64_t b_end   = b_start + ggml_backend_buft_get_alloc_size(b->buffer->buft, b);
    return (b_start <= a_start && a_start < b_end) ||
           (a_start <= b_start && b_start < a_end);
}

// returns whether the write (out) nodes overwrite the read nodes in operation
static bool ggml_cuda_check_fusion_memory_ranges(const ggml_cgraph * cgraph,
                                                 const int           node_idx,
                                                 const int           node_count,
                                                 const int *         out_nodes,
                                                 const int           out_count,
                                                 const bool          is_topk_moe = false) {
    bool is_ok = true;
    // one block reads all logits before it writes, so logits may alias the out nodes
    const ggml_tensor * logits_may_alias = nullptr;
    if (is_topk_moe && ggml_nrows(cgraph->nodes[node_idx]) <= TOPK_MOE_ROWS_PER_BLOCK) {
        logits_may_alias = cgraph->nodes[node_idx]->src[0];
    }

    for (int i = 0; i < out_count; ++i) {
        const ggml_tensor * dst = cgraph->nodes[out_nodes[i]];

        for (int j = node_idx; j < node_idx + node_count; ++j) {
            // Loop over all srcs of all nodes in the fusion. If the src overlaps
            // the destination and the src is not an intermediate node that's being
            // elided, then disable fusion.

            for (int src_idx = 0; src_idx < GGML_MAX_SRC; ++src_idx) {
                const ggml_tensor * src = cgraph->nodes[j]->src[src_idx];

                if (!src || src->op == GGML_OP_NONE || src == logits_may_alias) {
                    continue;
                }

                if (ggml_cuda_tensors_overlap(dst, src)) {
                    bool found = false;

                    for (int k = node_idx; k < j; ++k) {
                        if (cgraph->nodes[k] == src) {
                            found = true;
                            break;
                        }
                    }

                    if (!found) {
                        is_ok = false;
                        break;
                    }
                }
            }
        }
    }

    return is_ok;
}

static int32_t ggml_cuda_tensor_use_count(
        const ggml_cgraph * cgraph, const ggml_tensor * tensor) {
    const size_t hash_pos = ggml_hash_find(&cgraph->visited_hash_set, tensor);
    return hash_pos != GGML_HASHSET_FULL && ggml_bitset_get(cgraph->visited_hash_set.used, hash_pos)
        ? cgraph->use_counts[hash_pos]
        : 0;
}

bool ggml_cuda_match_mmvq_post_silu(
        const ggml_cgraph * cgraph, int node_idx,
        ggml_cuda_mmvq_post_silu_fusion & fusion, bool check_memory_ranges) {
    fusion = {};
    if (node_idx < 0 ||
            !ggml_can_fuse(cgraph, node_idx, { GGML_OP_MUL_MAT, GGML_OP_SCALE, GGML_OP_UNARY })) {
        return false;
    }
    ggml_tensor * mm = cgraph->nodes[node_idx];
    ggml_tensor * scale = cgraph->nodes[node_idx + 1];
    ggml_tensor * silu = cgraph->nodes[node_idx + 2];
    if (ggml_get_unary_op(silu) != GGML_UNARY_OP_SILU ||
            scale->src[0] != mm || silu->src[0] != scale) {
        return false;
    }
    const float factor = ggml_get_op_params_f32(scale, 0);
    const float bias = ggml_get_op_params_f32(scale, 1);
    uint32_t bias_bits;
    std::memcpy(&bias_bits, &bias, sizeof(bias_bits));
    if (factor != 0.25f || bias_bits != 0 || !mm->src[0] || !mm->src[1] ||
            mm->src[0]->type != GGML_TYPE_Q8_0 || mm->src[1]->type != GGML_TYPE_F32 ||
            mm->type != GGML_TYPE_F32 || scale->type != GGML_TYPE_F32 || silu->type != GGML_TYPE_F32 ||
            !ggml_is_contiguous(mm) || !ggml_is_contiguous(scale) || !ggml_is_contiguous(silu) ||
            mm->ne[1] != 1 || mm->ne[2] != 1 || mm->ne[3] != 1) {
        return false;
    }
    if (check_memory_ranges) {
        const bool mm_overlap = ggml_cuda_tensors_overlap(silu, mm);
        const bool scale_overlap = ggml_cuda_tensors_overlap(silu, scale);
        if ((mm_overlap && silu->data != mm->data) ||
                (scale_overlap && silu->data != scale->data) ||
                ggml_cuda_tensors_overlap(silu, mm->src[0]) ||
                ggml_cuda_tensors_overlap(silu, mm->src[1])) {
            return false;
        }
    }
    fusion.mm = mm;
    fusion.scale = scale;
    fusion.silu = silu;
    fusion.factor = factor;
    fusion.nodes_to_skip = 2;
    return true;
}

bool ggml_cuda_match_hc_grouped_rms(
        const ggml_cgraph * cgraph, int node_idx,
        ggml_cuda_hc_grouped_rms_fusion & fusion, bool check_memory_ranges) {
    fusion = {};
    if (node_idx < 0 || !ggml_can_fuse_subgraph(cgraph, node_idx,
            { GGML_OP_RMS_NORM, GGML_OP_RESHAPE, GGML_OP_MUL }, { node_idx + 2 })) {
        return false;
    }

    ggml_tensor * rms = cgraph->nodes[node_idx];
    ggml_tensor * reshape = cgraph->nodes[node_idx + 1];
    ggml_tensor * mul = cgraph->nodes[node_idx + 2];
    if (!rms->src[0] || reshape->src[0] != rms || reshape->view_src != rms ||
            reshape->view_offs != 0 || mul->src[0] != reshape || !mul->src[1]) {
        return false;
    }
    ggml_tensor * src = rms->src[0];
    ggml_tensor * gamma = mul->src[1];
    float eps = 0.0f;
    std::memcpy(&eps, rms->op_params, sizeof(eps));
    const int64_t ncols = src->ne[0];
    const int64_t hc = src->ne[1];
    const int64_t nt = src->ne[2];
    if (!(eps >= 0.0f) || src->type != GGML_TYPE_F32 || rms->type != GGML_TYPE_F32 ||
            reshape->type != GGML_TYPE_F32 || gamma->type != GGML_TYPE_F32 ||
            mul->type != GGML_TYPE_F32 || ncols <= 0 || hc <= 1 || nt <= 0 || src->ne[3] != 1 ||
            rms->ne[0] != ncols || rms->ne[1] != hc || rms->ne[2] != nt || rms->ne[3] != 1 ||
            reshape->ne[0] != ncols*hc || reshape->ne[1] != nt ||
            reshape->ne[2] != 1 || reshape->ne[3] != 1 ||
            gamma->ne[0] != ncols*hc || gamma->ne[1] != 1 ||
            gamma->ne[2] != 1 || gamma->ne[3] != 1 ||
            !ggml_are_same_shape(reshape, mul) ||
            !ggml_is_contiguous_rows(src) || !ggml_is_contiguous(rms) ||
            !ggml_is_contiguous(reshape) || !ggml_is_contiguous(gamma) ||
            !ggml_is_contiguous(mul)) {
        return false;
    }
    if (check_memory_ranges) {
        const bool rms_overlap = ggml_cuda_tensors_overlap(mul, rms);
        const bool reshape_overlap = ggml_cuda_tensors_overlap(mul, reshape);
        if ((rms_overlap && mul->data != rms->data) ||
                (reshape_overlap && mul->data != reshape->data) ||
                ggml_cuda_tensors_overlap(mul, src) ||
                ggml_cuda_tensors_overlap(mul, gamma)) {
            return false;
        }
    }
    fusion.rms = rms;
    fusion.reshape = reshape;
    fusion.gamma = gamma;
    fusion.dst = mul;
    fusion.nodes_to_skip = 2;
    return true;
}

#ifdef GGML_CUDA_HC_GROUPED_RMS_TEST_INSTRUMENTATION
static std::atomic<uint64_t> ggml_cuda_hc_grouped_rms_test_dispatches{0};
static std::atomic<uint64_t> ggml_cuda_hc_grouped_rms_test_nodes_skipped{0};

static void ggml_cuda_hc_grouped_rms_test_stats_reset() {
    ggml_cuda_hc_grouped_rms_test_dispatches.store(0, std::memory_order_relaxed);
    ggml_cuda_hc_grouped_rms_test_nodes_skipped.store(0, std::memory_order_relaxed);
}

static void ggml_cuda_hc_grouped_rms_test_stats_get(uint64_t * dispatches, uint64_t * nodes_skipped) {
    *dispatches = ggml_cuda_hc_grouped_rms_test_dispatches.load(std::memory_order_relaxed);
    *nodes_skipped = ggml_cuda_hc_grouped_rms_test_nodes_skipped.load(std::memory_order_relaxed);
}
#endif

#ifdef GGML_CUDA_HC_COMBINE_TEST_INSTRUMENTATION
static std::atomic<uint64_t> ggml_cuda_hc_combine_test_dispatches{0};
static std::atomic<uint64_t> ggml_cuda_hc_combine_test_nodes_skipped{0};

static void ggml_cuda_hc_combine_test_stats_reset() {
    ggml_cuda_hc_combine_test_dispatches.store(0, std::memory_order_relaxed);
    ggml_cuda_hc_combine_test_nodes_skipped.store(0, std::memory_order_relaxed);
}

static void ggml_cuda_hc_combine_test_stats_get(uint64_t * dispatches, uint64_t * nodes_skipped) {
    *dispatches = ggml_cuda_hc_combine_test_dispatches.load(std::memory_order_relaxed);
    *nodes_skipped = ggml_cuda_hc_combine_test_nodes_skipped.load(std::memory_order_relaxed);
}
#endif

#ifdef GGML_CUDA_Q8_POST_SILU_TEST_INSTRUMENTATION
static std::atomic<uint64_t> ggml_cuda_q8_post_silu_test_dispatches{0};
static std::atomic<uint64_t> ggml_cuda_q8_post_silu_test_nodes_skipped{0};

static void ggml_cuda_q8_post_silu_test_graph_stats_reset() {
    ggml_cuda_q8_post_silu_test_dispatches.store(0, std::memory_order_relaxed);
    ggml_cuda_q8_post_silu_test_nodes_skipped.store(0, std::memory_order_relaxed);
}

static void ggml_cuda_q8_post_silu_test_graph_stats_get(uint64_t * dispatches, uint64_t * nodes_skipped) {
    *dispatches = ggml_cuda_q8_post_silu_test_dispatches.load(std::memory_order_relaxed);
    *nodes_skipped = ggml_cuda_q8_post_silu_test_nodes_skipped.load(std::memory_order_relaxed);
}
#endif

#ifdef GGML_CUDA_HC_STREAM_MEAN_TEST_INSTRUMENTATION
static std::atomic<uint64_t> ggml_cuda_hc_stream_mean_test_dispatches{0};
static std::atomic<uint64_t> ggml_cuda_hc_stream_mean_test_nodes_skipped{0};

static void ggml_cuda_hc_stream_mean_test_stats_reset() {
    ggml_cuda_hc_stream_mean_test_dispatches.store(0, std::memory_order_relaxed);
    ggml_cuda_hc_stream_mean_test_nodes_skipped.store(0, std::memory_order_relaxed);
}

static void ggml_cuda_hc_stream_mean_test_stats_get(uint64_t * dispatches, uint64_t * nodes_skipped) {
    *dispatches = ggml_cuda_hc_stream_mean_test_dispatches.load(std::memory_order_relaxed);
    *nodes_skipped = ggml_cuda_hc_stream_mean_test_nodes_skipped.load(std::memory_order_relaxed);
}
#endif
bool ggml_cuda_match_hc_stream_mean(
        const ggml_cgraph * cgraph, int node_idx,
        ggml_cuda_hc_stream_mean_fusion & fusion, bool check_memory_ranges) {
    fusion = {};
    if (node_idx < 0 || node_idx >= cgraph->n_nodes || cgraph->nodes[node_idx]->op != GGML_OP_ADD) {
        return false;
    }

    // This edge is distinctive and cheap to reject. Avoid scanning ahead for
    // every unrelated ADD in the graph.
    const ggml_tensor * first_add = cgraph->nodes[node_idx];
    if (!first_add->src[0] || first_add->src[0]->op != GGML_OP_CONT ||
            !first_add->src[0]->src[0] || first_add->src[0]->src[0]->op != GGML_OP_VIEW ||
            !first_add->src[1] || first_add->src[1]->op != GGML_OP_VIEW) {
        return false;
    }

    const ggml_tensor * adds[3] = {};
    int n_adds = 0;
    ggml_tensor * scale = nullptr;
    int scale_idx = -1;
    const int end = std::min(cgraph->n_nodes, node_idx + 7);
    for (int i = node_idx; i < end; ++i) {
        ggml_tensor * tensor = cgraph->nodes[i];
        if (tensor->op == GGML_OP_ADD) {
            if (n_adds == 3 || scale) {
                return false;
            }
            adds[n_adds] = tensor;
            ++n_adds;
        } else if (tensor->op == GGML_OP_SCALE) {
            if (scale || n_adds != 3) {
                return false;
            }
            scale = tensor;
            scale_idx = i;
            break;
        } else if (tensor->op != GGML_OP_VIEW) {
            return false;
        }
    }
    if (n_adds != 3 || !scale || adds[0] != cgraph->nodes[node_idx] ||
            adds[1]->src[0] != adds[0] || adds[2]->src[0] != adds[1] || scale->src[0] != adds[2]) {
        return false;
    }

    const ggml_tensor * stream0 = adds[0]->src[0];
    const ggml_tensor * views[4] = {
        stream0 ? stream0->src[0] : nullptr,
        adds[0]->src[1], adds[1]->src[1], adds[2]->src[1],
    };
    if (!stream0 || stream0->op != GGML_OP_CONT || !views[0] || !views[0]->view_src) {
        return false;
    }
    const ggml_tensor * base = views[0]->view_src;
    const int64_t n_embd = stream0->ne[0];
    const int64_t nt = stream0->ne[1];
    const bool base_3d = base->ne[0] == n_embd && base->ne[1] == 4 && base->ne[2] == nt && base->ne[3] == 1;
    const bool base_2d = base->ne[0] == 4*n_embd && base->ne[1] == nt && base->ne[2] == 1 && base->ne[3] == 1;
    const size_t base_token_stride = base_2d ? base->nb[1] : base->nb[2];
    const float scale_bias = ggml_get_op_params_f32(scale, 1);
    uint32_t scale_bias_bits;
    static_assert(sizeof(scale_bias_bits) == sizeof(scale_bias));
    std::memcpy(&scale_bias_bits, &scale_bias, sizeof(scale_bias_bits));
    if (n_embd <= 0 || nt <= 0 || nt > 65535 || base->type != GGML_TYPE_F32 || !ggml_is_contiguous(base) ||
            (!base_3d && !base_2d) ||
            stream0->type != GGML_TYPE_F32 || !ggml_is_contiguous(stream0) ||
            stream0->ne[2] != 1 || stream0->ne[3] != 1 ||
            scale->type != GGML_TYPE_F32 || !ggml_is_contiguous(scale) ||
            !ggml_are_same_shape(stream0, scale) ||
            ggml_get_op_params_f32(scale, 0) != 0.25f || scale_bias_bits != 0) {
        return false;
    }

    for (int c = 0; c < 4; ++c) {
        const ggml_tensor * view = views[c];
        if (!view || view->op != GGML_OP_VIEW || view->view_src != base ||
                view->view_offs != (size_t) c*n_embd*sizeof(float) ||
                view->type != GGML_TYPE_F32 || view->ne[0] != n_embd || view->ne[1] != nt ||
                view->ne[2] != 1 || view->ne[3] != 1 ||
                view->nb[0] != sizeof(float) || view->nb[1] != base_token_stride ||
                (view->flags & GGML_TENSOR_FLAG_OUTPUT) != 0 ||
                ggml_cuda_tensor_use_count(cgraph, view) != 1) {
            return false;
        }
    }
    if (stream0->src[0] != views[0] || ggml_cuda_tensor_use_count(cgraph, stream0) != 1) {
        return false;
    }

    for (int a = 0; a < 3; ++a) {
        if (adds[a]->type != GGML_TYPE_F32 || !ggml_is_contiguous(adds[a]) ||
                !ggml_are_same_shape(adds[a], stream0) ||
                (adds[a]->flags & GGML_TENSOR_FLAG_COMPUTE) == 0 ||
                (adds[a]->flags & GGML_TENSOR_FLAG_OUTPUT) != 0 ||
                ggml_cuda_tensor_use_count(cgraph, adds[a]) != 1) {
            return false;
        }
    }
    if ((scale->flags & GGML_TENSOR_FLAG_COMPUTE) == 0) {
        return false;
    }
    for (int i = node_idx; i <= scale_idx; ++i) {
        const ggml_tensor * tensor = cgraph->nodes[i];
        bool known = tensor == scale;
        for (int a = 0; a < 3; ++a) {
            known |= tensor == adds[a];
        }
        for (int c = 0; c < 4; ++c) {
            known |= tensor == views[c];
        }
        if (!known || (tensor != scale && (tensor->flags & GGML_TENSOR_FLAG_OUTPUT) != 0)) {
            return false;
        }
    }

    if (check_memory_ranges) {
        const bool stream0_overlap = ggml_cuda_tensors_overlap(scale, stream0);
        if ((stream0_overlap && scale->data != stream0->data) ||
                ggml_cuda_tensors_overlap(scale, views[1]) ||
                ggml_cuda_tensors_overlap(scale, views[2]) ||
                ggml_cuda_tensors_overlap(scale, views[3])) {
            return false;
        }
    }

    fusion.streams[0] = stream0;
    fusion.streams[1] = views[1];
    fusion.streams[2] = views[2];
    fusion.streams[3] = views[3];
    fusion.dst = scale;
    fusion.nodes_to_skip = scale_idx - node_idx;
    return true;
}

bool ggml_cuda_match_hc_combine(
        const ggml_cgraph * cgraph, int node_idx,
        ggml_cuda_hc_combine_fusion & fusion, bool check_memory_ranges) {
    fusion = {};
    if (node_idx < 0 || node_idx >= cgraph->n_nodes) {
        return false;
    }

    // The two independent input branches may be scheduled in either order. Scan
    // only the bounded fusion window, then prove the topology from tensor links.
    if (cgraph->nodes[node_idx]->op != GGML_OP_SCALE) {
        return false;
    }
    const ggml_tensor * scales[2] = {};
    int scale_idx[2] = {};
    int n_scales = 0;
    const ggml_tensor * sigmoid = nullptr;
    const ggml_tensor * repeat = nullptr;
    const ggml_tensor * mul = nullptr;
    ggml_tensor * add = nullptr;
    int sigmoid_idx = -1;
    int repeat_idx = -1;
    int mul_idx = -1;
    int add_idx = -1;
    const int end = std::min(cgraph->n_nodes, node_idx + 8);
    for (int i = node_idx; i < end; ++i) {
        const ggml_tensor * tensor = cgraph->nodes[i];
        switch (tensor->op) {
            case GGML_OP_SCALE:
                if (n_scales == 2) {
                    return false;
                }
                scales[n_scales] = tensor;
                scale_idx[n_scales++] = i;
                break;
            case GGML_OP_UNARY:
                if (sigmoid) {
                    return false;
                }
                sigmoid = tensor;
                sigmoid_idx = i;
                break;
            case GGML_OP_REPEAT:
                if (repeat) {
                    return false;
                }
                repeat = tensor;
                repeat_idx = i;
                break;
            case GGML_OP_MUL:
                if (mul) {
                    return false;
                }
                mul = tensor;
                mul_idx = i;
                break;
            case GGML_OP_ADD:
                add = cgraph->nodes[i];
                add_idx = i;
                i = end;
                break;
            case GGML_OP_RESHAPE:
            case GGML_OP_VIEW:
                break;
            default:
                return false;
        }
    }
    if (n_scales != 2 || !sigmoid || !mul || !add) {
        return false;
    }

    const ggml_tensor * scale_in = nullptr;
    const ggml_tensor * scale_out = nullptr;
    int scale_in_idx = -1;
    int scale_out_idx = -1;
    for (int s = 0; s < 2; ++s) {
        if (sigmoid->src[0] == scales[s]) {
            scale_in = scales[s];
            scale_in_idx = scale_idx[s];
        }
        if (scales[s]->src[0] == sigmoid) {
            scale_out = scales[s];
            scale_out_idx = scale_idx[s];
        }
    }

    if (!scale_in || !scale_out || ggml_get_unary_op(sigmoid) != GGML_UNARY_OP_SIGMOID) {
        return false;
    }

    const ggml_tensor * weights_view = nullptr;
    const ggml_tensor * mul_repeat = nullptr;
    if (mul->src[0] && mul->src[0]->op == GGML_OP_REPEAT) {
        mul_repeat = mul->src[0];
        weights_view = mul->src[1];
    } else if (mul->src[1] && mul->src[1]->op == GGML_OP_REPEAT) {
        mul_repeat = mul->src[1];
        weights_view = mul->src[0];
    } else {
        return false;
    }
    if (repeat && repeat != mul_repeat) {
        return false;
    }
    repeat = mul_repeat;
    if (repeat_idx < 0) {
        for (int i = 0; i < cgraph->n_nodes; ++i) {
            if (cgraph->nodes[i] == repeat) {
                repeat_idx = i;
                break;
            }
        }
    }
    if (repeat_idx < 0) {
        return false;
    }
    const ggml_tensor * residual = nullptr;
    if (add->src[0] == mul) {
        residual = add->src[1];
    } else if (add->src[1] == mul) {
        residual = add->src[0];
    } else {
        return false;
    }

    const ggml_tensor * block_view = repeat->src[0];
    if (!block_view || block_view->op != GGML_OP_RESHAPE || !block_view->src[0] ||
            !weights_view || weights_view->op != GGML_OP_RESHAPE ||
            weights_view->src[0] != scale_out) {
        return false;
    }
    const ggml_tensor * block = block_view->src[0];
    const ggml_tensor * inject = scale_in->src[0];
    if (!inject) {
        return false;
    }

    const int64_t n_embd = residual->ne[0];
    const int64_t hc = residual->ne[1];
    const int64_t nt = residual->ne[2];
    if (n_embd <= 0 || hc <= 0 || hc > 65535 || nt <= 0 || nt > 65535 || residual->ne[3] != 1 ||
            inject->ne[0] != hc || inject->ne[1] != nt ||
            inject->ne[2] != 1 || inject->ne[3] != 1 ||
            block->ne[0] != n_embd || block->ne[1] != nt ||
            block->ne[2] != 1 || block->ne[3] != 1 ||
            block_view->ne[0] != n_embd || block_view->ne[1] != 1 ||
            block_view->ne[2] != nt || block_view->ne[3] != 1 ||
            weights_view->ne[0] != 1 || weights_view->ne[1] != hc ||
            weights_view->ne[2] != nt || weights_view->ne[3] != 1 ||
            !ggml_are_same_shape(repeat, residual) ||
            !ggml_are_same_shape(mul, residual) ||
            !ggml_are_same_shape(add, residual)) {
        return false;
    }

    const ggml_tensor * tensors[] = {
        residual, block, inject, scale_in, sigmoid, scale_out,
        block_view, repeat, weights_view, mul, add,
    };
    for (const ggml_tensor * tensor : tensors) {
        if (tensor->type != GGML_TYPE_F32 || !ggml_is_contiguous(tensor)) {
            return false;
        }
    }

    if (ggml_get_op_params_f32(scale_in, 0) != 1.0f / (float) hc ||
            ggml_get_op_params_f32(scale_in, 1) != 0.0f ||
            ggml_get_op_params_f32(scale_out, 0) != 2.0f ||
            ggml_get_op_params_f32(scale_out, 1) != 0.0f) {
        return false;
    }

    const int exec_idx[] = { scale_in_idx, sigmoid_idx, scale_out_idx, repeat_idx, mul_idx };
    for (const int idx : exec_idx) {
        if (idx < node_idx) {
            continue;
        }
        const ggml_tensor * tensor = cgraph->nodes[idx];
        if ((tensor->flags & GGML_TENSOR_FLAG_COMPUTE) == 0 ||
                (tensor->flags & GGML_TENSOR_FLAG_OUTPUT) != 0 ||
                ggml_node_get_use_count(cgraph, idx) != 1) {
            return false;
        }
    }
    if ((add->flags & GGML_TENSOR_FLAG_COMPUTE) == 0 ||
            ggml_cuda_tensor_use_count(cgraph, weights_view) != 1) {
        return false;
    }
    if (repeat_idx >= node_idx && ggml_cuda_tensor_use_count(cgraph, block_view) != 1) {
        return false;
    }

    for (int n = node_idx; n <= add_idx; ++n) {
        const ggml_tensor * tensor = cgraph->nodes[n];
        bool is_exec = false;
        for (const int idx : exec_idx) {
            is_exec |= n == idx;
        }
        is_exec |= n == add_idx;
        if (!is_exec) {
            if ((tensor->flags & GGML_TENSOR_FLAG_OUTPUT) != 0 ||
                    (tensor != block_view && tensor != weights_view)) {
                return false;
            }
        }
    }

    if (check_memory_ranges) {
        const bool residual_overlap = ggml_cuda_tensors_overlap(add, residual);
        // In the normal Qwen schedule REPEAT is materialized before SCALE.
        // The allocator may then reuse the compact block allocation for inject;
        // extending the compact block lifetime into this fusion would read the
        // overwritten injection values. Consume the materialized repeat there.
        const bool use_repeated_block = repeat_idx < node_idx;
        const ggml_tensor * block_input = use_repeated_block ? repeat : block;
        if ((residual_overlap && add->data != residual->data) ||
                ggml_cuda_tensors_overlap(add, block_input) ||
                ggml_cuda_tensors_overlap(add, inject) ||
                (!use_repeated_block && ggml_cuda_tensors_overlap(block, inject))) {
            return false;
        }
    }

    fusion.residual = residual;
    fusion.block = block;
    fusion.repeated = repeat;
    fusion.inject = inject;
    fusion.dst = add;
    fusion.use_repeated_block = repeat_idx < node_idx;
    fusion.nodes_to_skip = add_idx - node_idx;
    return true;
}

// The long form spans 2*k + 1 nodes. ggml_can_fuse_subgraph() accepts at most
// 31 nodes, so k <= 15; larger values use the per-operation path.
static constexpr int MOE_WEIGHTED_REDUCTION_MAX_EXPERTS = 15;

struct ggml_cuda_moe_weighted_reduction_match {
    const ggml_tensor * experts      = nullptr;
    const ggml_tensor * expert_scale = nullptr;
    const ggml_tensor * weights      = nullptr;
    ggml_tensor *       dst          = nullptr;
    int                 node_count   = 0;
};

static bool ggml_cuda_match_moe_weighted_reduction(
        const ggml_cgraph * cgraph,
        int node_idx,
        ggml_cuda_moe_weighted_reduction_match & match) {
    const ggml_tensor * first = cgraph->nodes[node_idx];
    if (first->op != GGML_OP_MUL || first->type != GGML_TYPE_F32 || !ggml_is_contiguous(first)) {
        return false;
    }

    auto split_mul = [](const ggml_tensor * mul, const ggml_tensor *& full, const ggml_tensor *& broadcast) {
        auto is_weights = [mul](const ggml_tensor * tensor) {
            return tensor && tensor->type == GGML_TYPE_F32 && ggml_is_contiguous(tensor) && tensor->ne[0] == 1 &&
                tensor->ne[1] == mul->ne[1] && tensor->ne[2] == mul->ne[2] && tensor->ne[3] == mul->ne[3];
        };
        auto is_experts = [mul](const ggml_tensor * tensor) {
            return tensor && tensor->type == GGML_TYPE_F32 && ggml_is_contiguous(tensor) &&
                ggml_are_same_shape(tensor, mul);
        };

        if (is_experts(mul->src[0]) && is_weights(mul->src[1])) {
            full      = mul->src[0];
            broadcast = mul->src[1];
            return true;
        }
        if (is_experts(mul->src[1]) && is_weights(mul->src[0])) {
            full      = mul->src[1];
            broadcast = mul->src[0];
            return true;
        }
        return false;
    };

    const ggml_tensor * weighted     = first;
    const ggml_tensor * experts      = nullptr;
    const ggml_tensor * expert_scale = nullptr;
    const ggml_tensor * weights      = nullptr;
    int                 mul_count    = 1;

    // Match both structural forms:
    //   (experts * expert_scale) * router_weight
    //   experts * router_weight
    // The matcher does not depend on the model or quantization type.
    if (node_idx + 1 < cgraph->n_nodes) {
        const ggml_tensor * second = cgraph->nodes[node_idx + 1];
        const ggml_tensor * scaled = nullptr;
        const ggml_tensor * route  = nullptr;
        const ggml_tensor * raw    = nullptr;
        const ggml_tensor * scale  = nullptr;
        if (second->op == GGML_OP_MUL && second->type == GGML_TYPE_F32 && ggml_is_contiguous(second) &&
                split_mul(second, scaled, route) && scaled == first && split_mul(first, raw, scale)) {
            weighted     = second;
            experts      = raw;
            expert_scale = scale;
            weights      = route;
            mul_count    = 2;
        }
    }

    if (experts == nullptr && !split_mul(first, experts, weights)) {
        return false;
    }

    const int     n_expert_used = (int) weighted->ne[1];
    const int64_t n_tokens      = weighted->ne[2] * weighted->ne[3];
    if (n_expert_used < 2 || n_expert_used > MOE_WEIGHTED_REDUCTION_MAX_EXPERTS || n_tokens <= 0) {
        return false;
    }

    const int node_count = 2 * n_expert_used + mul_count - 1;
    if (node_idx + node_count > cgraph->n_nodes) {
        return false;
    }

    std::vector<ggml_op> ops(node_count, GGML_OP_VIEW);
    ops[0] = GGML_OP_MUL;
    if (mul_count == 2) {
        ops[1] = GGML_OP_MUL;
    }
    std::vector<const ggml_tensor *> views;
    views.reserve(n_expert_used);
    const ggml_tensor * previous = nullptr;
    int n_adds = 0;
    for (int offset = mul_count; offset < node_count; ++offset) {
        const ggml_tensor * candidate = cgraph->nodes[node_idx + offset];
        ops[offset] = candidate->op;

        if (candidate->op == GGML_OP_VIEW) {
            const int expert = (int) views.size();
            if (expert >= n_expert_used || candidate->src[0] != weighted || candidate->view_src != weighted ||
                    candidate->type != GGML_TYPE_F32 || candidate->ne[0] != weighted->ne[0] ||
                    candidate->ne[1] != n_tokens || candidate->ne[2] != 1 || candidate->ne[3] != 1 ||
                    candidate->nb[0] != weighted->nb[0] || candidate->nb[1] != weighted->nb[2] ||
                    candidate->view_offs != (size_t) expert * weighted->nb[1]) {
                return false;
            }
            views.push_back(candidate);
            continue;
        }

        if (candidate->op != GGML_OP_ADD || views.size() < 2 || n_adds + 1 >= (int) views.size()) {
            return false;
        }
        const ggml_tensor * lhs = n_adds == 0 ? views[0] : previous;
        const ggml_tensor * rhs = views[n_adds + 1];
        if (candidate->src[0] != lhs || candidate->src[1] != rhs || candidate->type != GGML_TYPE_F32) {
            return false;
        }
        previous = candidate;
        ++n_adds;
    }

    if ((int) views.size() != n_expert_used || n_adds != n_expert_used - 1 || previous == nullptr) {
        return false;
    }
    if (!ggml_is_contiguous(previous) || previous->ne[0] != weighted->ne[0] ||
            previous->ne[1] != n_tokens || previous->ne[2] != 1 || previous->ne[3] != 1) {
        return false;
    }

    const int output_idx = node_idx + node_count - 1;
    if (!ggml_can_fuse_subgraph(cgraph, node_idx, node_count, ops.data(), &output_idx, 1)) {
        return false;
    }

    match.experts      = experts;
    match.expert_scale = expert_scale;
    match.weights      = weights;
    match.dst          = cgraph->nodes[output_idx];
    match.node_count   = node_count;
    return true;
}


static bool ggml_cuda_can_fuse(const struct ggml_cgraph *                cgraph,
                               int                                       node_idx,
                               std::initializer_list<enum ggml_op>       ops,
                               std::initializer_list<enum ggml_unary_op> unary_ops) {
#ifndef NDEBUG
    const size_t num_unary = std::count(ops.begin(), ops.end(), GGML_OP_UNARY);
    GGML_ASSERT(unary_ops.size() == num_unary);
#endif

    const auto is_equal = [](const std::initializer_list<enum ggml_op> & list1,
                             const std::initializer_list<enum ggml_op> & list2) {
        return std::equal(list1.begin(), list1.end(), list2.begin(), list2.end());
    };

    std::initializer_list<enum ggml_op> mul_mat_bias_glu_ops    = { GGML_OP_MUL_MAT,    GGML_OP_ADD,    GGML_OP_MUL_MAT,    GGML_OP_ADD,    GGML_OP_GLU };
    std::initializer_list<enum ggml_op> mul_mat_id_bias_glu_ops = { GGML_OP_MUL_MAT_ID, GGML_OP_ADD_ID, GGML_OP_MUL_MAT_ID, GGML_OP_ADD_ID, GGML_OP_GLU };

    std::initializer_list<enum ggml_op> mul_mat_id_glu_ops = { GGML_OP_MUL_MAT_ID, GGML_OP_MUL_MAT_ID, GGML_OP_GLU };
    std::initializer_list<enum ggml_op> mul_mat_glu_ops    = { GGML_OP_MUL_MAT,    GGML_OP_MUL_MAT,    GGML_OP_GLU };

    if ((is_equal(mul_mat_bias_glu_ops, ops) || is_equal(mul_mat_id_bias_glu_ops, ops)) &&
        ggml_can_fuse_subgraph(cgraph, node_idx, ops, { node_idx + 4 })) {
        const ggml_tensor * ffn_gate      = cgraph->nodes[node_idx];
        const ggml_tensor * ffn_gate_bias = cgraph->nodes[node_idx + 1];
        const ggml_tensor * ffn_up        = cgraph->nodes[node_idx + 2];
        const ggml_tensor * ffn_up_bias   = cgraph->nodes[node_idx + 3];
        const ggml_tensor * glu           = cgraph->nodes[node_idx + 4];

        if (ggml_cuda_should_fuse_mul_mat(ffn_up, ffn_gate, glu, ffn_up_bias, ffn_gate_bias)) {
            int out_nodes[] = { node_idx + 4 };
            return ggml_cuda_check_fusion_memory_ranges(cgraph, node_idx, (int)ops.size(), out_nodes, 1);
        }
    }

    if ((is_equal(mul_mat_id_glu_ops, ops) || is_equal(mul_mat_glu_ops, ops)) &&
        ggml_can_fuse_subgraph(cgraph, node_idx, ops, { node_idx + 2 })) {
        const ggml_tensor * ffn_gate = cgraph->nodes[node_idx];
        const ggml_tensor * ffn_up   = cgraph->nodes[node_idx + 1];
        const ggml_tensor * glu      = cgraph->nodes[node_idx + 2];

        if (ggml_cuda_should_fuse_mul_mat(ffn_up, ffn_gate, glu)) {
            int out_nodes[] = { node_idx + 2 };
            return ggml_cuda_check_fusion_memory_ranges(cgraph, node_idx, (int)ops.size(), out_nodes, 1);
        }
    }

    std::initializer_list<enum ggml_op> rms_norm_mul_rope_ops          = { GGML_OP_RMS_NORM, GGML_OP_MUL, GGML_OP_ROPE };
    std::initializer_list<enum ggml_op> rms_norm_mul_rope_set_rows_ops = { GGML_OP_RMS_NORM, GGML_OP_MUL, GGML_OP_ROPE, GGML_OP_VIEW, GGML_OP_SET_ROWS };

    if (is_equal(rms_norm_mul_rope_set_rows_ops, ops) && ggml_can_fuse_subgraph(cgraph, node_idx, ops, { node_idx + 4 })) {
        const ggml_tensor * rms_norm = cgraph->nodes[node_idx];
        const ggml_tensor * mul      = cgraph->nodes[node_idx + 1];
        const ggml_tensor * rope     = cgraph->nodes[node_idx + 2];
        const ggml_tensor * view     = cgraph->nodes[node_idx + 3];
        const ggml_tensor * set_rows = cgraph->nodes[node_idx + 4];

        if (ggml_check_edges(cgraph, node_idx, {{1, 0, 0}, {2, 0, 1}, {3, 0, 2}, {4, 0, 3}}) &&
            ggml_cuda_should_fuse_rms_norm_mul_rope(rms_norm, mul, rope) &&
            ggml_cuda_should_fuse_rope_set_rows(rope, view, set_rows)) {
            int out_nodes[] = { node_idx + 4 };
            return ggml_cuda_check_fusion_memory_ranges(cgraph, node_idx, (int)ops.size(), out_nodes, 1);
        }
    }

    if (is_equal(rms_norm_mul_rope_ops, ops) && ggml_can_fuse(cgraph, node_idx, ops)) {
        const ggml_tensor * rms_norm = cgraph->nodes[node_idx];
        const ggml_tensor * mul      = cgraph->nodes[node_idx + 1];
        const ggml_tensor * rope     = cgraph->nodes[node_idx + 2];

        if (ggml_cuda_should_fuse_rms_norm_mul_rope(rms_norm, mul, rope)) {
            int out_nodes[] = { node_idx + 2 };
            return ggml_cuda_check_fusion_memory_ranges(cgraph, node_idx, (int)ops.size(), out_nodes, 1);
        }
        return false;
    }

    std::initializer_list<enum ggml_op> rope_set_rows_ops = { GGML_OP_ROPE, GGML_OP_VIEW, GGML_OP_SET_ROWS };

    if (is_equal(rope_set_rows_ops, ops) && ggml_can_fuse_subgraph(cgraph, node_idx, ops, { node_idx + 2 })) {
        const ggml_tensor * rope     = cgraph->nodes[node_idx];
        const ggml_tensor * view     = cgraph->nodes[node_idx + 1];
        const ggml_tensor * set_rows = cgraph->nodes[node_idx + 2];

        if (ggml_cuda_should_fuse_rope_set_rows(rope, view, set_rows)) {
            int out_nodes[] = { node_idx + 2 };
            return ggml_cuda_check_fusion_memory_ranges(cgraph, node_idx, (int)ops.size(), out_nodes, 1);
        }
    }

    if (!ggml_can_fuse(cgraph, node_idx, ops)) {
        return false;
    }

    if ((ops.size() == 2 || ops.size() == 3) && ops.begin()[0] == GGML_OP_RMS_NORM && ops.begin()[1] == GGML_OP_MUL) {
        const ggml_tensor *rms_norm = cgraph->nodes[node_idx];
        const ggml_tensor *mul      = cgraph->nodes[node_idx+1];
        const ggml_tensor *add      = nullptr;

        if (ops.size() == 3 && ops.begin()[2] == GGML_OP_ADD) {
            add = cgraph->nodes[node_idx+2];
        }

        // fused rms_norm+mul only supports F32
        if (rms_norm->src[0]->type != GGML_TYPE_F32 ||
            rms_norm->type != GGML_TYPE_F32) {
            return false;
        }

        if (mul->src[0]->type != GGML_TYPE_F32 ||
            mul->src[1]->type != GGML_TYPE_F32 ||
            mul->type != GGML_TYPE_F32) {
            return false;
        }

        if (add && (add->src[0]->type != GGML_TYPE_F32 ||
            add->src[1]->type != GGML_TYPE_F32 ||
            add->type != GGML_TYPE_F32) ) {
            return false;
        }

        //if rms norm is the B operand, then we don't handle broadcast
        if (rms_norm == mul->src[1] && !ggml_are_same_shape(mul->src[0], rms_norm)) {
            return false;
        }

        //rms_norm kernel assumes contiguous rows
        if (!ggml_is_contiguous_rows(mul->src[0]) || !ggml_is_contiguous_rows(mul->src[1])) {
            return false;
        }

        if (add && (!ggml_is_contiguous(add->src[0]) || !ggml_is_contiguous_rows(add->src[1]))) {
            return false;
        }

        return true;
    }

    if (ops.size() == 2 && ops.begin()[0] == GGML_OP_SSM_CONV && ops.begin()[1] == GGML_OP_UNARY
     && unary_ops.size() == 1 && unary_ops.begin()[0] == GGML_UNARY_OP_SILU) {
        const ggml_tensor * ssm_conv = cgraph->nodes[node_idx];
        const ggml_tensor * silu     = cgraph->nodes[node_idx+1];
        if (ggml_get_unary_op(silu) != unary_ops.begin()[0]) {
            return false;
        }

        if (ssm_conv->type != GGML_TYPE_F32 || silu->type != GGML_TYPE_F32) {
            return false;
        }

        return true;
    }

    if (ops.size() == 3 && ops.begin()[0] == GGML_OP_SSM_CONV && ops.begin()[1] == GGML_OP_ADD
     && ops.begin()[2] == GGML_OP_UNARY && unary_ops.size() == 1 && unary_ops.begin()[0] == GGML_UNARY_OP_SILU) {
        const ggml_tensor * ssm_conv = cgraph->nodes[node_idx];
        const ggml_tensor * add      = cgraph->nodes[node_idx+1];
        const ggml_tensor * silu     = cgraph->nodes[node_idx+2];
        if (ggml_get_unary_op(silu) != unary_ops.begin()[0]) {
            return false;
        }

        if (ssm_conv->type != GGML_TYPE_F32 || add->type != GGML_TYPE_F32 || silu->type != GGML_TYPE_F32) {
            return false;
        }

        // ADD must consume ssm_conv's output and broadcast a 1-D channel-wise bias.
        const ggml_tensor * bias = (add->src[0] == ssm_conv) ? add->src[1] : add->src[0];
        if (bias->type != GGML_TYPE_F32 || !ggml_is_contiguous(bias)) {
            return false;
        }
        if (ggml_nelements(bias) != ssm_conv->ne[0] || bias->ne[0] != ssm_conv->ne[0]) {
            return false;
        }

        return true;
    }

    if (ops.size() == 2 && ops.begin()[0] == GGML_OP_UNARY && ops.begin()[1] == GGML_OP_MUL
     && unary_ops.size() == 1 && (unary_ops.begin()[0] == GGML_UNARY_OP_SILU || unary_ops.begin()[0] == GGML_UNARY_OP_SIGMOID || unary_ops.begin()[0] == GGML_UNARY_OP_SOFTPLUS)) {
        const ggml_tensor * unary = cgraph->nodes[node_idx];
        const ggml_tensor * mul   = cgraph->nodes[node_idx+1];

        if (ggml_get_unary_op(unary) != unary_ops.begin()[0]) {
            return false;
        }

        if (unary->type != GGML_TYPE_F32 && unary->type != GGML_TYPE_F16) {
            return false;
        }

        if (unary->type != mul->type) {
            return false;
        }

        const ggml_tensor * other = (mul->src[0] == unary) ? mul->src[1] : mul->src[0];
        if (other->type != unary->type) {
            return false;
        }
        const bool simple_rows = ggml_is_contiguous_1(other) && ggml_is_contiguous_1(unary->src[0]);
        const bool strided_rows = ggml_is_contiguous_rows(other) && ggml_is_contiguous_rows(unary->src[0]);
        if ((!simple_rows && !strided_rows) || !ggml_are_same_shape(other, unary)) {
            return false;
        }

        return true;
    }

    if (ops.size() == 2 && ops.begin()[0] == GGML_OP_UNARY && ops.begin()[1] == GGML_OP_SQR
     && unary_ops.size() == 1 && unary_ops.begin()[0] == GGML_UNARY_OP_RELU) {
        const ggml_tensor * unary = cgraph->nodes[node_idx];
        const ggml_tensor * sqr   = cgraph->nodes[node_idx+1];

        if (ggml_get_unary_op(unary) != GGML_UNARY_OP_RELU) {
            return false;
        }

        if (unary->type != GGML_TYPE_F32 && unary->type != GGML_TYPE_F16) {
            return false;
        }

        if (unary->type != sqr->type) {
            return false;
        }

        if (!ggml_is_contiguous(unary->src[0])) {
            return false;
        }

        return true;
    }

    if (ops.size() == 3 && ops.begin()[0] == GGML_OP_SCALE && ops.begin()[1] == GGML_OP_UNARY && ops.begin()[2] == GGML_OP_SCALE
     && unary_ops.size() == 1 && unary_ops.begin()[0] == GGML_UNARY_OP_TANH) {
        const ggml_tensor *scale  = cgraph->nodes[node_idx];
        const ggml_tensor *tanh   = cgraph->nodes[node_idx+1];
        const ggml_tensor *scale2 = cgraph->nodes[node_idx+2];

        GGML_ASSERT(scale->src[0]->type == GGML_TYPE_F32);
        GGML_ASSERT(scale->type == GGML_TYPE_F32);

        if (ggml_get_unary_op(tanh) != GGML_UNARY_OP_TANH) {
            return false;
        }

        // Check for bias
        if (ggml_get_op_params_f32(scale, 1) != 0.0f || ggml_get_op_params_f32(scale2, 1) != 0.0f) {
            return false;
        }

        return true;
    }

    return false;
}

// try and fuse nodes and return the number of nodes to skip
static bool ggml_cuda_all_consumers_use_cached_bf16(
        const ggml_cgraph * cgraph, int first_consumer, const ggml_tensor * activation, int cc) {
    if ((activation->flags & GGML_TENSOR_FLAG_OUTPUT) || activation->type != GGML_TYPE_F32 ||
            !ggml_is_contiguous(activation)) {
        return false;
    }
    bool found = false;
    for (int j = first_consumer; j < cgraph->n_nodes; ++j) {
        const ggml_tensor * consumer = cgraph->nodes[j];
        for (int s = 0; s < GGML_MAX_SRC; ++s) {
            if (consumer->src[s] != activation) {
                continue;
            }
            found = true;
            if (consumer->op != GGML_OP_MUL_MAT || s != 1 || consumer->src[0] == nullptr) {
                return false;
            }
            const ggml_tensor * weight = consumer->src[0];
            const bool bf16_cublas = consumer->src[2] == nullptr && weight->type == GGML_TYPE_BF16 &&
                ggml_is_contiguous(weight) && weight->ne[0] == activation->ne[0];
            const bool q4_marlin = consumer->src[2] == nullptr && ggml_cuda_marlin_q4_a32_enabled() &&
                weight->type == GGML_TYPE_Q4_A32 &&
                ggml_cuda_marlin_q4_a32_is_repacked(weight) &&
                ggml_cuda_marlin_q4_a32_supports_shape(
                    weight->ne[1], weight->ne[0], activation->ne[1], cc);
            const bool i8_channel = cc >= GGML_CUDA_CC_AMPERE && weight->ne[0] % 8 == 0 &&
                ggml_cuda_int8_channel_supports(
                    weight, activation, consumer->src[2], consumer, cc);
            if (!bf16_cublas && !q4_marlin && !i8_channel) {
                return false;
            }
        }
    }
    return found;
}

static bool ggml_cuda_can_retain_glu_bf16(
        const ggml_cgraph * cgraph, const ggml_tensor * activation, int cc) {
#if defined(GGML_USE_HIP)
    GGML_UNUSED(cgraph);
    GGML_UNUSED(activation);
    GGML_UNUSED(cc);
    return false;
#else
    if ((activation->flags & GGML_TENSOR_FLAG_OUTPUT) || activation->type != GGML_TYPE_F32 ||
            !ggml_is_contiguous(activation)) {
        return false;
    }

    const ggml_tensor * consumer = nullptr;
    int source_slot = -1;
    for (int j = 0; j < cgraph->n_nodes; ++j) {
        const ggml_tensor * candidate = cgraph->nodes[j];
        for (int s = 0; s < GGML_MAX_SRC; ++s) {
            if (candidate->src[s] != activation) {
                continue;
            }
            if (consumer != nullptr) {
                return false;
            }
            consumer = candidate;
            source_slot = s;
        }
    }
    if (consumer == nullptr || source_slot != 1 || consumer->op != GGML_OP_MUL_MAT ||
            consumer->src[0] == nullptr ||
            consumer->type != GGML_TYPE_F32 ||
            !ggml_is_contiguous(consumer->src[0]) || !ggml_is_contiguous(consumer) ||
            consumer->src[0]->ne[0] != activation->ne[0]) {
        return false;
    }
    const ggml_tensor * weight = consumer->src[0];
    // The BF16 GEMM and INT8 consumers are proven only at the Qwen3.8 FFN width.
    if (weight->type == GGML_TYPE_BF16) {
        return activation->ne[0] == 17408 && consumer->src[2] == nullptr;
    }
    if (weight->type == GGML_TYPE_I8) {
        return activation->ne[0] == 17408 && cc >= GGML_CUDA_CC_AMPERE && weight->ne[0] % 8 == 0 &&
            ggml_cuda_int8_channel_supports(weight, activation, consumer->src[2], consumer, cc);
    }
    // A Marlin consumer reads BF16 input for every contract it serves; the
    // same predicate gates its dispatch, so the retained activation cannot
    // reach a canonical executor.
    if (weight->type == GGML_TYPE_Q4_A32) {
        return ggml_cuda_marlin_q4_a32_is_repacked(weight) &&
            ggml_cuda_marlin_q4_a32_accepts_mul_mat(weight, activation, consumer->src[2], consumer, cc);
    }
    if (weight->type == GGML_TYPE_Q8_0_G128) {
        static const bool disable = std::getenv("GGML_CUDA_DISABLE_MARLIN_Q8_RETAIN") != nullptr;
        return !disable && ggml_cuda_marlin_q8_g128_is_repacked(weight) &&
            ggml_cuda_marlin_q8_g128_accepts_mul_mat(weight, activation, consumer->src[2], consumer, cc);
    }
    return false;
#endif
}

static const ggml_tensor * ggml_cuda_find_bf16_projection_input(
        const ggml_cgraph * cgraph, const ggml_tensor * activation, int cc) {
    const ggml_tensor * current = activation;
    for (int depth = 0; depth < 4; ++depth) {
        if (ggml_cuda_can_retain_glu_bf16(cgraph, current, cc)) {
            return current;
        }

        const ggml_tensor * consumer = nullptr;
        int source_slot = -1;
        for (int j = 0; j < cgraph->n_nodes; ++j) {
            const ggml_tensor * candidate = cgraph->nodes[j];
            for (int s = 0; s < GGML_MAX_SRC; ++s) {
                if (candidate->src[s] != current) {
                    continue;
                }
                if (consumer != nullptr) {
                    return nullptr;
                }
                consumer = candidate;
                source_slot = s;
            }
        }
        if (consumer == nullptr || source_slot != 0 ||
                consumer->op != GGML_OP_RESHAPE ||
                consumer->data != current->data ||
                consumer->type != GGML_TYPE_F32 ||
                !ggml_is_contiguous(consumer) ||
                ggml_nelements(consumer) != ggml_nelements(current)) {
            return nullptr;
        }
        current = consumer;
    }
    return nullptr;
}

static const ggml_tensor * ggml_cuda_find_int8_projection_input(
        const ggml_cgraph * cgraph, const ggml_tensor * activation, int cc) {
    const ggml_tensor * current = activation;
    for (int depth = 0; depth < 4; ++depth) {
        const ggml_tensor * consumer = nullptr;
        int source_slot = -1;
        for (int j = 0; j < cgraph->n_nodes; ++j) {
            const ggml_tensor * candidate = cgraph->nodes[j];
            for (int s = 0; s < GGML_MAX_SRC; ++s) {
                if (candidate->src[s] != current) {
                    continue;
                }
                if (consumer != nullptr) {
                    return nullptr;
                }
                consumer = candidate;
                source_slot = s;
            }
        }
        if (consumer == nullptr) {
            return nullptr;
        }
        if (source_slot == 1 && consumer->op == GGML_OP_MUL_MAT &&
                consumer->src[0] != nullptr && consumer->src[0]->type == GGML_TYPE_I8 &&
                ggml_cuda_int8_channel_supports(
                    consumer->src[0], current, consumer->src[2], consumer, cc)) {
            return current;
        }
        if (source_slot != 0 || consumer->op != GGML_OP_RESHAPE ||
                consumer->data != current->data || consumer->type != GGML_TYPE_F32 ||
                !ggml_is_contiguous(consumer) ||
                ggml_nelements(consumer) != ggml_nelements(current)) {
            return nullptr;
        }
        current = consumer;
    }
    return nullptr;
}

#if !defined(GGML_USE_HIP)
static void ggml_cuda_prepare_q8_activation_reuse(
        ggml_backend_cuda_context * cuda_ctx, const ggml_cgraph * cgraph, int node_index) {
    const ggml_tensor * node = cgraph->nodes[node_index];
    if (node->op != GGML_OP_MUL_MAT || node->src[0] == nullptr || node->src[1] == nullptr ||
            node->src[0]->type != GGML_TYPE_Q8_0_G128 || node->src[1]->type != GGML_TYPE_F32 ||
            node->src[2] != nullptr) {
        return;
    }

    const ggml_tensor * activation = node->src[1];
    if (cuda_ctx->mmq_q8_reuse_requests.count(activation) != 0) {
        return;
    }
    const int cc = ggml_cuda_info().devices[cuda_ctx->device].cc;
    if (ggml_cuda_marlin_q8_g128_enabled() &&
            ggml_cuda_marlin_q8_g128_is_repacked(node->src[0]) &&
            ggml_cuda_marlin_q8_g128_supports_shape(
                node->src[0]->ne[1], node->src[0]->ne[0], activation->ne[1], cc)) {
        return;
    }
    if (!ggml_cuda_should_use_mmq(node->src[0]->type, cc, activation->ne[1], /*n_experts=*/0)) {
        return;
    }
    std::array<int, 3> consumers{};
    int n_consumers = 0;
    for (int j = 0; j < cgraph->n_nodes; ++j) {
        const ggml_tensor * candidate = cgraph->nodes[j];
        bool uses_activation = false;
        for (int s = 0; s < GGML_MAX_SRC; ++s) {
            if (candidate->src[s] == activation) {
                if (uses_activation || s != 1 || candidate->op != GGML_OP_MUL_MAT ||
                        candidate->src[0] == nullptr || candidate->src[0]->type != GGML_TYPE_Q8_0_G128 ||
                        candidate->src[2] != nullptr || candidate->type != GGML_TYPE_F32 ||
                        candidate->src[0]->ne[0] != node->src[0]->ne[0] || n_consumers == 3) {
                    return;
                }
                uses_activation = true;
                consumers[n_consumers++] = j;
            }
        }
    }

    if (n_consumers != 3 || consumers[0] != node_index) {
        return;
    }
    if (!ggml_cuda_check_fusion_memory_ranges(
                cgraph, node_index, consumers[2] - node_index + 1, consumers.data(), n_consumers)) {
        return;
    }
    cuda_ctx->mmq_q8_reuse_requests.emplace(activation, n_consumers);
}

#endif

static int ggml_cuda_try_fuse(ggml_backend_cuda_context * cuda_ctx, ggml_cgraph * cgraph, int i) {

    static const bool disable_fusion = [] {
        const char * value = std::getenv("GGML_CUDA_DISABLE_FUSION");
        return value != nullptr && std::atoi(value) != 0;
    }();
    if (disable_fusion) {
        return 0;
    }

    ggml_tensor * node = cgraph->nodes[i];
    const ggml_op scale_add_ops[] = { GGML_OP_MUL, GGML_OP_ADD };
    const int scale_add_output = i + 1;
    if (node->op == GGML_OP_MUL &&
            ggml_cuda_info().devices[cuda_ctx->device].cc == GGML_CUDA_CC_BLACKWELL &&
            ggml_can_fuse_subgraph(cgraph, i, 2, scale_add_ops, &scale_add_output, 1)) {
        const ggml_tensor * x = node->src[0];
        const ggml_tensor * scale = node->src[1];
        ggml_tensor * add = cgraph->nodes[i + 1];
        const ggml_tensor * residual = add->src[1];
        if (add->src[0] == node && x->op == GGML_OP_MUL_MAT &&
                x->src[0]->type == GGML_TYPE_NVFP4 && x->ne[1] >= 128 &&
                x->type == GGML_TYPE_F32 && scale->type == GGML_TYPE_F32 &&
                node->type == GGML_TYPE_F32 && residual->type == GGML_TYPE_F32 &&
                add->type == GGML_TYPE_F32 && ggml_nelements(scale) == 1 &&
                ggml_are_same_shape(x, node) && ggml_are_same_shape(x, add) &&
                ggml_are_same_shape(residual, add) &&
                ggml_is_contiguous(x) && ggml_is_contiguous(scale) &&
                ggml_is_contiguous(node) && ggml_is_contiguous(residual) && ggml_is_contiguous(add) &&
                !ggml_cuda_tensors_overlap(add, scale) &&
                (!ggml_cuda_tensors_overlap(add, x) || add->data == x->data) &&
                (!ggml_cuda_tensors_overlap(add, residual) || add->data == residual->data)) {
            ggml_cuda_scale_add(*cuda_ctx, x, scale, residual, add);
            return 1;
        }
    }
    // EXL3 projections have their own executor (Hadamard + trellis gemv); no matcher applies.
    if ((node->op == GGML_OP_MUL_MAT || node->op == GGML_OP_MUL_MAT_ID) &&
            node->src[0] != nullptr && ggml_cuda_is_exl3(node->src[0]->type)) {
        return 0;
    }
#if !defined(GGML_USE_HIP)
    // No matcher below may read a private Marlin layout as canonical blocks;
    // only the gate/up/GLU and residual + RMS-norm matchers, which dispatch
    // to the Marlin executors, may see a repacked weight.
    if (node->op == GGML_OP_MUL_MAT && node->src[0] != nullptr &&
            ggml_cuda_marlin_owner_is_repacked(node->src[0])) {
        static const ggml_op residual_ops[4] = { GGML_OP_MUL_MAT, GGML_OP_ADD, GGML_OP_RMS_NORM, GGML_OP_MUL };
        static const ggml_op reshaped_ops[5] = { GGML_OP_MUL_MAT, GGML_OP_RESHAPE, GGML_OP_ADD, GGML_OP_RMS_NORM, GGML_OP_MUL };
        const int residual_out[] = { i + 1, i + 3 };
        const int reshaped_out[] = { i + 2, i + 4 };
        const bool marlin_fusion =
            (i + 2 < cgraph->n_nodes &&
             ggml_cuda_can_fuse(cgraph, i, { GGML_OP_MUL_MAT, GGML_OP_MUL_MAT, GGML_OP_GLU }, {})) ||
            ggml_can_fuse_subgraph(cgraph, i, 4, residual_ops, residual_out, 2) ||
            ggml_can_fuse_subgraph(cgraph, i, 5, reshaped_ops, reshaped_out, 2);
        if (!marlin_fusion) {
            return 0;
        }
    }

#endif
    // Input-quantized projections carry their activation contract in src[3].
    // The ordinary MUL_MAT executor implements it; legacy graph fusions do
    // not. Keep these nodes on that path until an individual fusion consumes
    // the scale/marker explicitly.
    if (node->op == GGML_OP_MUL_MAT && node->src[3] != nullptr) {
        if (ggml_cuda_can_prepare_dynamic_fp8_mmv(*cuda_ctx, node)) {
            // One-token, one-sequence DConv4. The state-slot VIEW remains an
            // output binding; the two actual writers are CPY and SiLU.
            const ggml_op conv_ops[] = { GGML_OP_MUL_MAT, GGML_OP_RESHAPE, GGML_OP_TRANSPOSE,
                GGML_OP_CONCAT, GGML_OP_VIEW, GGML_OP_VIEW, GGML_OP_CPY,
                GGML_OP_SSM_CONV, GGML_OP_UNARY };
            const int conv_outputs[] = { i + 5, i + 6, i + 8 };
            if (node->src[0]->ne[0] >= 2048 && node->src[0]->ne[0] % 128 == 0 &&
                    ggml_is_contiguous(node->src[0]) &&
                    ggml_can_fuse_subgraph(cgraph, i, 9, conv_ops, conv_outputs, 3)) {
                const ggml_tensor * reshape = cgraph->nodes[i + 1];
                const ggml_tensor * body = cgraph->nodes[i + 2];
                const ggml_tensor * concat = cgraph->nodes[i + 3];
                const ggml_tensor * tail = cgraph->nodes[i + 4];
                const ggml_tensor * state_view = cgraph->nodes[i + 5];
                ggml_tensor * state = cgraph->nodes[i + 6];
                const ggml_tensor * conv = cgraph->nodes[i + 7];
                ggml_tensor * out = cgraph->nodes[i + 8];
                const ggml_tensor * prefix = concat->src[0];
                const ggml_tensor * cw = conv->src[1];
                const ggml_tensor * scale = node->src[2];
                const int64_t rows = node->ne[0];
                if (reshape->src[0] == node && body->src[0] == reshape && concat->src[1] == body &&
                        ggml_get_op_params_i32(concat, 0) == 0 &&
                        prefix->type == GGML_TYPE_F32 && ggml_is_contiguous(prefix) &&
                        prefix->ne[0] == 3 && prefix->ne[1] == rows && prefix->ne[2] == 1 && prefix->ne[3] == 1 &&
                        body->ne[0] == 1 && body->ne[1] == rows && body->ne[2] == 1 && body->ne[3] == 1 &&
                        concat->type == GGML_TYPE_F32 && ggml_is_contiguous(concat) &&
                        concat->ne[0] == 4 && concat->ne[1] == rows && concat->ne[2] == 1 &&
                        tail->view_src == concat && tail->view_offs == sizeof(float) &&
                        ggml_are_same_shape(tail, prefix) && tail->nb[1] == concat->nb[1] &&
                        tail->nb[2] == concat->nb[2] && state->src[0] == tail && state->src[1] == state_view &&
                        state->type == GGML_TYPE_F32 && ggml_is_contiguous(state) &&
                        ggml_nelements(state) == 3 * rows &&
                        conv->src[0] == concat && cw->type == GGML_TYPE_F32 && ggml_is_contiguous(cw) &&
                        cw->ne[0] == 4 && cw->ne[1] == rows && ggml_nelements(cw) == 4 * rows &&
                        out->src[0] == conv && ggml_get_unary_op(out) == GGML_UNARY_OP_SILU &&
                        out->type == GGML_TYPE_F32 && ggml_is_contiguous(out) && ggml_nelements(out) == rows &&
                        scale && (scale->type == GGML_TYPE_F32 || scale->type == GGML_TYPE_BF16) &&
                        ggml_is_contiguous(scale) && ggml_nelements(scale) == rows) {
                    bool safe = !ggml_cuda_tensors_overlap(out, state) &&
                        !ggml_cuda_tensors_overlap(out, prefix) &&
                        (!ggml_cuda_tensors_overlap(state, prefix) || state->data == prefix->data);
                    const ggml_tensor * inputs[] = { node->src[0], node->src[1], node->src[2], node->src[3], cw };
                    for (const ggml_tensor * input : inputs) {
                        safe = safe && !ggml_cuda_tensors_overlap(out, input) &&
                            !ggml_cuda_tensors_overlap(state, input);
                    }
                    if (safe) {
                        ggml_cuda_mul_mat_vec_q_conv(*cuda_ctx, node, prefix, cw, state, out);
                        return 8;
                    }
                }
            }
            for (bool reshaped : { false, true }) {
                const ggml_op direct_ops[] = { GGML_OP_MUL_MAT, GGML_OP_ADD };
                const ggml_op reshape_ops[] = { GGML_OP_MUL_MAT, GGML_OP_RESHAPE, GGML_OP_ADD };
                const int count = reshaped ? 3 : 2;
                const int output = i + count - 1;
                if (!ggml_can_fuse_subgraph(cgraph, i, count,
                        reshaped ? reshape_ops : direct_ops, &output, 1)) continue;
                ggml_tensor * projected = cgraph->nodes[output - 1];
                ggml_tensor * add = cgraph->nodes[output];
                const ggml_tensor * residual = add->src[0] == projected ? add->src[1] :
                    add->src[1] == projected ? add->src[0] : nullptr;
                const ggml_tensor * scale = node->src[2];
                if ((reshaped && projected->src[0] != node) || !residual || !scale ||
                        (scale->type != GGML_TYPE_F32 && scale->type != GGML_TYPE_BF16) ||
                        !ggml_is_contiguous(scale) || ggml_nelements(scale) != node->ne[0] ||
                        residual->type != GGML_TYPE_F32 || add->type != GGML_TYPE_F32 ||
                        !ggml_is_contiguous(residual) || !ggml_is_contiguous(add) ||
                        !ggml_are_same_shape(residual, add) || !ggml_are_same_shape(node, add)) continue;
                // In-place residual addition is row-local. All matrix/activation
                // inputs must remain disjoint from the output; elided intermediates
                // were already checked for outside observers by the graph matcher.
                bool safe = !ggml_cuda_tensors_overlap(add, residual) || add->data == residual->data;
                for (int s = 0; s < 4; ++s) {
                    if (node->src[s] && ggml_cuda_tensors_overlap(add, node->src[s])) safe = false;
                }
                if (!safe) continue;
                ggml_cuda_mm_fusion_args_host fusion{};
                fusion.x_scale = scale;
                fusion.residual = residual;
                ggml_cuda_mul_mat_vec_q(*cuda_ctx, node->src[0], node->src[1], nullptr,
                    add, &fusion, 1.0f, false, node->src[3]);
                return count - 1;
            }
        }
        const ggml_op ops[] = { GGML_OP_MUL_MAT, GGML_OP_MUL_MAT, GGML_OP_GLU };
        const int output = i + 2;
        if (ggml_can_fuse_subgraph(cgraph, i, 3, ops, &output, 1) &&
                ggml_cuda_check_fusion_memory_ranges(cgraph, i, 3, &output, 1)) {
            ggml_tensor * glu = cgraph->nodes[output];
            ggml_tensor * gate = glu->src[0]; ggml_tensor * up = glu->src[1];
            if (((gate == node && up == cgraph->nodes[i + 1]) || (up == node && gate == cgraph->nodes[i + 1])) &&
                    ggml_cuda_fp8_channel_pair(*cuda_ctx, gate, up, glu)) return 2;
        }
        return 0;
    }

    // Consume SwiGLU directly while packing dynamic FP8 activations. Unlike
    // legacy projection fusions, this executor honors both scale sources.
    if (node->op == GGML_OP_GLU && node->type == GGML_TYPE_F32 && node->ne[1] >= 384 &&
            i + 1 < cgraph->n_nodes) {
        ggml_tensor * mm = cgraph->nodes[i + 1];
        const ggml_op ops[] = { GGML_OP_GLU, GGML_OP_MUL_MAT };
        const int output = i + 1;
        if (mm->op == GGML_OP_MUL_MAT && mm->src[1] == node && mm->src[3] &&
                ggml_can_fuse_subgraph(cgraph, i, 2, ops, &output, 1) &&
                ggml_cuda_check_fusion_memory_ranges(cgraph, i, 2, &output, 1) &&
                (ggml_cuda_mul_mat_fp8_channel_bf16(*cuda_ctx, mm, true) ||
                 ggml_cuda_mul_mat_fp8_channel_lt(*cuda_ctx, mm, true))) {
            return 1;
        }
    }

    // A Marlin-repacked weight (Q4-A32 or Q8-G128) is served only by its
    // executor: unfused through ggml_cuda_mul_mat, or by the gate/up/GLU and
    // residual + RMS-norm matchers below. Q4-A32 weights that are not repacked
    // (unsupported shapes, other devices) also stay on their ordinary graph so
    // the group-32 asymmetric contract is never reinterpreted by a fusion.
    if ((node->op == GGML_OP_MUL_MAT || node->op == GGML_OP_MUL_MAT_ID) &&
            node->src[0] != nullptr && node->src[0]->type == GGML_TYPE_Q4_A32 &&
#if !defined(GGML_USE_HIP)
            !ggml_cuda_marlin_owner_is_repacked(node->src[0])) {
#else
            true) {
#endif
        return 0;
    }

#if !defined(GGML_USE_HIP)
    if (node->op == GGML_OP_MUL_MAT && node->src[1] != nullptr &&
            node->src[1]->ne[1] > MMVQ_MAX_BATCH_SIZE) {
        ggml_cuda_prepare_q8_activation_reuse(cuda_ctx, cgraph, i);
    }
#endif

    if (i + 1 < cgraph->n_nodes && node->op == GGML_OP_MUL_MAT &&
            node->src[1] != nullptr && node->src[1]->ne[1] > MMVQ_MAX_BATCH_SIZE) {
        ggml_tensor * pair = cgraph->nodes[i + 1];
        const int cc = ggml_cuda_info().devices[cuda_ctx->device].cc;
        const int pair_outputs[] = { i, i + 1 };
        if (pair->op == GGML_OP_MUL_MAT && node->src[0] && node->src[1] &&
                node->src[2] == nullptr && pair->src[2] == nullptr &&
                node->src[0]->type == GGML_TYPE_Q8_0_G128 &&
                pair->src[0]->type == node->src[0]->type &&
                !ggml_cuda_marlin_q8_g128_is_repacked(node->src[0]) &&
                !ggml_cuda_marlin_q8_g128_is_repacked(pair->src[0]) &&
                pair->src[1] == node->src[1] &&
                ggml_are_same_shape(pair->src[0], node->src[0]) &&
                ggml_are_same_stride(pair->src[0], node->src[0]) &&
                ggml_are_same_shape(pair, node) && ggml_are_same_stride(pair, node) &&
                ggml_cuda_should_use_mmq(node->src[0]->type, cc, node->src[1]->ne[1], /*n_experts=*/0) &&
                ggml_cuda_check_fusion_memory_ranges(cgraph, i, 2, pair_outputs, 2)) {
            ggml_cuda_mul_mat_q_pair(
                *cuda_ctx, node->src[0], pair->src[0], node->src[1], nullptr, node, pair);
            return 1;
        }
    }

    // Qwen recurrent attention normalizes matching Q and K views side by side.
    // One grid preserves the ordinary per-row reduction while removing one
    // launch per recurrent layer.
    static const bool qwen35_pair_norm = std::getenv("GGML_CUDA_DISABLE_QWEN35_PAIR_NORM") == nullptr;
    if (qwen35_pair_norm &&
            i + 2 < cgraph->n_nodes && node->op == GGML_OP_L2_NORM) {
        ggml_tensor * k_view = cgraph->nodes[i + 1];
        ggml_tensor * k_norm = cgraph->nodes[i + 2];
        const ggml_tensor * q_view = node->src[0];
        float q_eps = -1.0f;
        float k_eps = -2.0f;
        memcpy(&q_eps, node->op_params, sizeof(float));
        memcpy(&k_eps, k_norm->op_params, sizeof(float));

        const bool valid = k_view->op == GGML_OP_VIEW && k_norm->op == GGML_OP_L2_NORM &&
            k_norm->src[0] == k_view && q_view && q_view->op == GGML_OP_VIEW &&
            q_view->view_src && k_view->view_src == q_view->view_src &&
            q_view->type == GGML_TYPE_F32 && k_view->type == GGML_TYPE_F32 &&
            node->type == GGML_TYPE_F32 && k_norm->type == GGML_TYPE_F32 &&
            ggml_are_same_shape(q_view, k_view) && ggml_are_same_shape(node, k_norm) &&
            q_view->ne[0] > 0 && q_view->ne[0] < 1024 &&
            q_view->nb[0] == sizeof(float) && k_view->nb[0] == sizeof(float) &&
            q_view->nb[1] == k_view->nb[1] && q_view->nb[2] == k_view->nb[2] &&
            q_view->nb[3] == k_view->nb[3] && ggml_is_contiguous(node) &&
            ggml_is_contiguous(k_norm) && q_eps == k_eps && q_eps >= 0.0f &&
            !(node->flags & GGML_TENSOR_FLAG_OUTPUT) &&
            !(k_norm->flags & GGML_TENSOR_FLAG_OUTPUT) &&
            ggml_node_get_use_count(cgraph, i + 1) == 1 &&
            (node->flags & GGML_TENSOR_FLAG_COMPUTE) &&
            (k_view->flags & GGML_TENSOR_FLAG_COMPUTE) &&
            (k_norm->flags & GGML_TENSOR_FLAG_COMPUTE);
        if (valid) {
            if (ggml_node_get_use_count(cgraph, i) == 1 &&
                    ggml_node_get_use_count(cgraph, i + 2) == 1) {
                for (int j = i + 3; j < cgraph->n_nodes; ++j) {
                    ggml_tensor * gdn = cgraph->nodes[j];
                    if (gdn->op != GGML_OP_GATED_DELTA_NET ||
                            gdn->src[0] != node || gdn->src[1] != k_norm) {
                        continue;
                    }
                    const ggml_tensor * v = gdn->src[2];
                    const bool same_conv = v && v->op == GGML_OP_VIEW &&
                        v->view_src == q_view->view_src;
                    const bool supported = same_conv &&
                        ggml_cuda_gdn_fla_ptx_supported(
                            ggml_cuda_info().devices[cuda_ctx->device].cc,
                            gdn->src[3]->ne[0] == v->ne[0],
                            ggml_get_op_params_i32(gdn, 0) > 1,
                            v->ne[0], v->ne[1], node->ne[1], v->ne[2], v->ne[3]);
#if !defined(GGML_USE_HIP)
                    // The standard kernel also normalizes q/k in place (bit-
                    // identical to l2_norm_pair) when the gate is scalar.
                    const bool standard = gdn->src[3] && gdn->src[3]->ne[0] == 1;
#else
                    const bool standard = false;
#endif
#if !defined(GGML_USE_HIP)
                    if (supported || standard) {
                        cuda_ctx->gdn_deferred_l2.insert(node->data);
                        cuda_ctx->gdn_deferred_l2.insert(k_norm->data);
                        return 2;
                    }
#endif
                    break;
                }
            }
            ggml_cuda_op_l2_norm_pair(*cuda_ctx, node, k_norm);
            return 2;
        }
    }

    // Qwen3.5/3.6 recurrent decode computes two small BF16 projections from
    // the same activation, then immediately applies their gate epilogues.
    // Pairing the projections and eliding four launch-sized epilogues is
    // worthwhile at batch one. Keep the structural and layout checks strict
    // so all other graphs retain the ordinary implementation.
    static const bool qwen35_gates = std::getenv("GGML_CUDA_DISABLE_QWEN35_GATES") == nullptr;
    if (qwen35_gates && i + 8 < cgraph->n_nodes) {
        constexpr ggml_op ops[] = {
            GGML_OP_MUL_MAT, GGML_OP_RESHAPE, GGML_OP_ADD, GGML_OP_UNARY,
            GGML_OP_MUL, GGML_OP_RESHAPE, GGML_OP_MUL_MAT, GGML_OP_RESHAPE,
            GGML_OP_UNARY,
        };
        const int out_nodes[] = { i + 5, i + 8 };
        if (ggml_can_fuse_subgraph(cgraph, i, 9, ops, out_nodes, 2)) {
            ggml_tensor * alpha_mm = cgraph->nodes[i + 0];
            ggml_tensor * alpha_reshape = cgraph->nodes[i + 1];
            ggml_tensor * alpha_add = cgraph->nodes[i + 2];
            ggml_tensor * alpha_softplus = cgraph->nodes[i + 3];
            ggml_tensor * gate_mul = cgraph->nodes[i + 4];
            ggml_tensor * gate = cgraph->nodes[i + 5];
            ggml_tensor * beta_mm = cgraph->nodes[i + 6];
            ggml_tensor * beta_reshape = cgraph->nodes[i + 7];
            ggml_tensor * beta = cgraph->nodes[i + 8];

            const ggml_tensor * dt = alpha_add->src[0] == alpha_reshape ? alpha_add->src[1] :
                                     alpha_add->src[1] == alpha_reshape ? alpha_add->src[0] : nullptr;
            const ggml_tensor * a = gate_mul->src[0] == alpha_softplus ? gate_mul->src[1] :
                                    gate_mul->src[1] == alpha_softplus ? gate_mul->src[0] : nullptr;
            const ggml_tensor * input = alpha_mm->src[1];

            const bool edges_ok = alpha_reshape->src[0] == alpha_mm &&
                alpha_softplus->src[0] == alpha_add &&
                ggml_get_unary_op(alpha_softplus) == GGML_UNARY_OP_SOFTPLUS &&
                gate->src[0] == gate_mul && beta_reshape->src[0] == beta_mm &&
                beta->src[0] == beta_reshape &&
                ggml_get_unary_op(beta) == GGML_UNARY_OP_SIGMOID &&
                beta_mm->src[1] == input;
            const bool layout_ok = edges_ok && dt && a && input &&
                alpha_mm->src[0]->type == GGML_TYPE_BF16 &&
                beta_mm->src[0]->type == GGML_TYPE_BF16 && input->type == GGML_TYPE_F32 &&
                dt->type == GGML_TYPE_F32 && a->type == GGML_TYPE_F32 &&
                alpha_mm->type == GGML_TYPE_F32 && beta_mm->type == GGML_TYPE_F32 &&
                gate->type == GGML_TYPE_F32 && beta->type == GGML_TYPE_F32 &&
                ggml_is_contiguous(alpha_mm->src[0]) && ggml_is_contiguous(beta_mm->src[0]) &&
                ggml_is_contiguous(input) && ggml_is_contiguous(dt) && ggml_is_contiguous(a) &&
                ggml_is_contiguous(gate) && ggml_is_contiguous(beta) &&
                input->ne[1] >= 1 && alpha_mm->src[0]->ne[0] % 2 == 0 &&
                alpha_mm->src[0]->ne[0] == beta_mm->src[0]->ne[0] &&
                alpha_mm->src[0]->ne[1] == beta_mm->src[0]->ne[1] &&
                ggml_nelements(alpha_mm) == alpha_mm->src[0]->ne[1] * input->ne[1] &&
                ggml_nelements(beta_mm) == alpha_mm->src[0]->ne[1] * input->ne[1] &&
                ggml_nelements(gate) == ggml_nelements(alpha_mm) &&
                ggml_nelements(beta) == ggml_nelements(alpha_mm) &&
                ggml_nelements(dt) == alpha_mm->src[0]->ne[1] &&
                ggml_nelements(a) == alpha_mm->src[0]->ne[1];
            if (layout_ok) {
                if (input->ne[1] == 1) {
                    const bool gate_direct = ggml_cuda_check_fusion_memory_ranges(cgraph, i, 9, out_nodes, 1);
                    const bool beta_direct = ggml_cuda_check_fusion_memory_ranges(cgraph, i, 9, out_nodes + 1, 1);
                    if ((!gate_direct || !beta_direct) && ggml_cuda_tensors_overlap(gate, beta)) {
                        return 0;
                    }
                    // The unfused schedule may reuse the input for a gate result.
                    // Stage only overlapping outputs until every fused block has
                    // finished reading, then copy back on the same stream.
                    ggml_cuda_pool_alloc<float> gate_scratch(cuda_ctx->pool());
                    ggml_cuda_pool_alloc<float> beta_scratch(cuda_ctx->pool());
                    ggml_tensor gate_tmp = *gate;
                    ggml_tensor beta_tmp = *beta;
                    if (!gate_direct) {
                        gate_tmp.data = gate_scratch.alloc(ggml_nelements(gate));
                    }
                    if (!beta_direct) {
                        beta_tmp.data = beta_scratch.alloc(ggml_nelements(beta));
                    }
                    ggml_cuda_op_qwen35_recurrent_gates(
                        *cuda_ctx, alpha_mm->src[0], beta_mm->src[0], input, dt, a, &gate_tmp, &beta_tmp);
                    if (!gate_direct) {
                        CUDA_CHECK(cudaMemcpyAsync(gate->data, gate_tmp.data, ggml_nbytes(gate),
                            cudaMemcpyDeviceToDevice, cuda_ctx->stream()));
                    }
                    if (!beta_direct) {
                        CUDA_CHECK(cudaMemcpyAsync(beta->data, beta_tmp.data, ggml_nbytes(beta),
                            cudaMemcpyDeviceToDevice, cuda_ctx->stream()));
                    }
                } else if (input->ne[1] > 16 &&
                        ggml_cuda_check_fusion_memory_ranges(cgraph, i, 9, out_nodes, 2)) {
                    // The ordinary graph consumes alpha before producing beta,
                    // so its planner may alias their temporary destinations.
                    // This fused schedule needs both values at once.
                    const size_t n_values = ggml_nelements(alpha_mm);
                    ggml_cuda_pool_alloc<float> alpha_scratch(cuda_ctx->pool(), n_values);
                    ggml_cuda_pool_alloc<float> beta_scratch(cuda_ctx->pool(), n_values);
                    ggml_tensor alpha_tmp = *alpha_mm;
                    ggml_tensor beta_tmp  = *beta_mm;
                    alpha_tmp.data = alpha_scratch.get();
                    beta_tmp.data  = beta_scratch.get();
                    ggml_cuda_mul_mat_cublas(*cuda_ctx, alpha_mm->src[0], input, &alpha_tmp);
                    ggml_cuda_mul_mat_cublas(*cuda_ctx, beta_mm->src[0], input, &beta_tmp);
                    ggml_cuda_op_qwen35_recurrent_gate_epilogue(
                        *cuda_ctx, &alpha_tmp, &beta_tmp, dt, a, gate, beta);
                } else {
                    return 0;
                }
                return 8;
            }
        }
    }

    // Recurrent conv state at decode width: CONCAT(saved prefix, transposed
    // projection) is followed by a VIEW of its last columns copied back into
    // the state buffer. One kernel writes both the concatenation and the state
    // slot from the two sources; SSM_CONV then reads the concatenation.
    if (node->op == GGML_OP_CONCAT && ggml_get_op_params_i32(node, 0) == 0 &&
            node->type == GGML_TYPE_F32 && i + 2 < cgraph->n_nodes) {
        const ggml_tensor * prefix = node->src[0];
        const ggml_tensor * body   = node->src[1];
        ggml_tensor * view = cgraph->nodes[i + 1];
        // The state-slot VIEW may sit between the tail VIEW and the CPY.
        const int cpy_index = cgraph->nodes[i + 2]->op == GGML_OP_VIEW && i + 3 < cgraph->n_nodes ? i + 3 : i + 2;
        ggml_tensor * cpy  = cgraph->nodes[cpy_index];
        const int64_t n_prefix = prefix->ne[0];
        const int64_t n_t      = body->ne[0];
        if (prefix->type == GGML_TYPE_F32 && body->type == GGML_TYPE_F32 &&
                n_prefix <= 16 &&
                prefix->ne[1] == body->ne[1] && prefix->ne[2] == body->ne[2] &&
                prefix->ne[3] == 1 && body->ne[3] == 1 && node->ne[0] == n_prefix + n_t &&
                ggml_is_contiguous(prefix) && ggml_is_contiguous(node) &&
                body->nb[0] % sizeof(float) == 0 && body->nb[0] >= size_t(body->ne[1]) * sizeof(float) &&
                body->nb[1] == sizeof(float) &&
                view->op == GGML_OP_VIEW && view->view_src == node &&
                view->ne[0] == n_prefix && view->ne[1] == node->ne[1] && view->ne[2] == node->ne[2] &&
                view->view_offs == size_t(n_t) * sizeof(float) &&
                view->nb[1] == node->nb[1] && view->nb[2] == node->nb[2] &&
                cpy->op == GGML_OP_CPY && cpy->src[0] == view && cpy->type == GGML_TYPE_F32 &&
                cpy->ne[0] == n_prefix * node->ne[1] && cpy->ne[1] == node->ne[2] &&
                ggml_nelements(cpy) == ggml_nelements(view) && cpy->nb[0] == sizeof(float) &&
                !ggml_cuda_tensors_overlap(node, prefix) && !ggml_cuda_tensors_overlap(node, body) &&
                !ggml_cuda_tensors_overlap(cpy, body) &&
                // In steady-state decode the saved prefix is read from the very
                // slot it is written back to; each thread owns one channel row.
                (!ggml_cuda_tensors_overlap(cpy, prefix) ||
                 (cpy->data == prefix->data && cpy->nb[1] == prefix->nb[2]))) {
            // At decode width the same kernel can also evaluate the following
            // SSM_CONV + SiLU from its register window, provided the SiLU
            // output does not alias the two sources (the allocator may reuse
            // them) — a thread only owns its own channel row.
            const ggml_tensor * conv_weight = nullptr;
            ggml_tensor * silu = nullptr;
            ggml_tensor * conv = nullptr;
            // Wide DConv4 can avoid materializing CONCAT entirely when the
            // state copy and convolution are its only observers.
            const bool prefill_conv = n_t > 32 && n_prefix == 3 &&
                ggml_node_get_use_count(cgraph, i) == 2 && ggml_node_get_use_count(cgraph, i + 1) == 1 &&
                !(node->flags & GGML_TENSOR_FLAG_OUTPUT) && !(view->flags & GGML_TENSOR_FLAG_OUTPUT);
            if (n_t <= 8 || prefill_conv) {
                for (int j = cpy_index + 1; j < cgraph->n_nodes; ++j) {
                    ggml_tensor * cand = cgraph->nodes[j];
                    if (cand->op != GGML_OP_SSM_CONV || cand->src[0] != node) {
                        continue;
                    }
                    ggml_tensor * next = j + 1 < cgraph->n_nodes ? cgraph->nodes[j + 1] : nullptr;
                    // One-token in-place SiLU owns the same channel element it
                    // loaded into its register window. No intervening operation
                    // may still observe the original projected value.
                    const bool inplace_body = next && n_t == 1 && body->ne[2] == 1 &&
                        j == cpy_index + 1 && next->data == body->data &&
                        !ggml_cuda_tensors_overlap(next, cand->src[1]);
                    if (next != nullptr && next->op == GGML_OP_UNARY && next->src[0] == cand &&
                            ggml_get_unary_op(next) == GGML_UNARY_OP_SILU &&
                            ggml_node_get_use_count(cgraph, j) == 1 &&
                            !(cand->flags & GGML_TENSOR_FLAG_OUTPUT) &&
                            cand->src[1]->type == GGML_TYPE_F32 && cand->src[1]->ne[0] == n_prefix + 1 &&
                            cand->src[1]->ne[1] == node->ne[1] && cand->src[1]->nb[0] == sizeof(float) &&
                            next->type == GGML_TYPE_F32 && ggml_is_contiguous(next) &&
                            next->ne[0] == node->ne[1] && next->ne[1] == n_t && next->ne[2] == node->ne[2] &&
                            !ggml_cuda_tensors_overlap(next, prefix) &&
                            (!ggml_cuda_tensors_overlap(next, body) || inplace_body) &&
                            !ggml_cuda_tensors_overlap(next, node) && !ggml_cuda_tensors_overlap(next, cpy) &&
                            (!prefill_conv || (ggml_is_contiguous(cand->src[1]) &&
                                cand->src[1]->op == GGML_OP_NONE))) {
                        // Prefill moves the SiLU write before any intervening
                        // state-gather nodes. It must not overwrite their live
                        // inputs or outputs, even when the allocator reuses storage.
                        // The leaf weight must also remain unchanged until conv.
                        bool safe = true;
                        if (prefill_conv) {
                            safe = !ggml_cuda_tensors_overlap(next, cand->src[1]) &&
                                !ggml_cuda_tensors_overlap(cpy, cand->src[1]);
                            for (int k = cpy_index + 1; safe && k < j; ++k) {
                                const ggml_tensor * between = cgraph->nodes[k];
                                if (ggml_cuda_tensors_overlap(next, between) ||
                                        ggml_cuda_tensors_overlap(cand->src[1], between)) {
                                    safe = false;
                                }
                                for (const ggml_tensor * src : between->src) {
                                    if (src != nullptr && ggml_cuda_tensors_overlap(next, src)) {
                                        safe = false;
                                    }
                                }
                            }
                        }
                        if (!safe) {
                            break;
                        }
                        conv_weight = cand->src[1];
                        conv = cand;
                        silu = next;
                    }
                    break;
                }
            }
            ggml_cuda_op_conv_state_concat(*cuda_ctx, prefix, body, node, cpy, conv_weight, silu);
            if (conv != nullptr) {
                cuda_ctx->precomputed_ssm_convs.insert(conv);
            }
            return cpy_index - i;
        }
    }
    if (node->op == GGML_OP_SSM_CONV && cuda_ctx->precomputed_ssm_convs.erase(node) != 0) {
        // The conv-state fusion already wrote this convolution's SiLU output.
        return 1;
    }
    ggml_cuda_hc_grouped_rms_fusion hc_grouped_rms;
    if (node->op == GGML_OP_RMS_NORM &&
            ggml_cuda_match_hc_grouped_rms(cgraph, i, hc_grouped_rms)) {
        ggml_cuda_op_rms_norm_grouped_mul(*cuda_ctx, hc_grouped_rms.rms,
            hc_grouped_rms.gamma, hc_grouped_rms.dst);
#ifdef GGML_CUDA_HC_GROUPED_RMS_TEST_INSTRUMENTATION
        ggml_cuda_hc_grouped_rms_test_dispatches.fetch_add(1, std::memory_order_relaxed);
        ggml_cuda_hc_grouped_rms_test_nodes_skipped.fetch_add(
            hc_grouped_rms.nodes_to_skip, std::memory_order_relaxed);
#endif
        return hc_grouped_rms.nodes_to_skip;
    }

    ggml_cuda_mmvq_post_silu_fusion mmvq_post_silu;
    if (node->op == GGML_OP_MUL_MAT &&
            ggml_cuda_match_mmvq_post_silu(cgraph, i, mmvq_post_silu) &&
            ggml_cuda_should_fuse_mmvq_post_silu(mmvq_post_silu.mm)) {
        ggml_cuda_mul_mat_vec_q(*cuda_ctx, mmvq_post_silu.mm->src[0], mmvq_post_silu.mm->src[1],
            nullptr, mmvq_post_silu.silu, nullptr, mmvq_post_silu.factor, true);
#ifdef GGML_CUDA_Q8_POST_SILU_TEST_INSTRUMENTATION
        ggml_cuda_q8_post_silu_test_dispatches.fetch_add(1, std::memory_order_relaxed);
        ggml_cuda_q8_post_silu_test_nodes_skipped.fetch_add(
            mmvq_post_silu.nodes_to_skip, std::memory_order_relaxed);
#endif
        return mmvq_post_silu.nodes_to_skip;
    }

    ggml_cuda_hc_combine_fusion hc_combine;
    if (node->op == GGML_OP_SCALE && ggml_cuda_match_hc_combine(cgraph, i, hc_combine)) {
        ggml_cuda_op_hc_combine_fused(*cuda_ctx, hc_combine.residual,
            hc_combine.block, hc_combine.repeated, hc_combine.inject,
            hc_combine.dst, hc_combine.use_repeated_block);
#ifdef GGML_CUDA_HC_COMBINE_TEST_INSTRUMENTATION
        ggml_cuda_hc_combine_test_dispatches.fetch_add(1, std::memory_order_relaxed);
        ggml_cuda_hc_combine_test_nodes_skipped.fetch_add(
            hc_combine.nodes_to_skip, std::memory_order_relaxed);
#endif
        return hc_combine.nodes_to_skip;
    }

    ggml_cuda_hc_stream_mean_fusion hc_stream_mean;
    if (node->op == GGML_OP_ADD && ggml_cuda_match_hc_stream_mean(cgraph, i, hc_stream_mean)) {
        ggml_cuda_op_hc_stream_mean_fused(*cuda_ctx, hc_stream_mean.streams, hc_stream_mean.dst);
#ifdef GGML_CUDA_HC_STREAM_MEAN_TEST_INSTRUMENTATION
        ggml_cuda_hc_stream_mean_test_dispatches.fetch_add(1, std::memory_order_relaxed);
        ggml_cuda_hc_stream_mean_test_nodes_skipped.fetch_add(
            hc_stream_mean.nodes_to_skip, std::memory_order_relaxed);
#endif
        return hc_stream_mean.nodes_to_skip;
    }

    if (i + 1 < cgraph->n_nodes && node->op == GGML_OP_ROPE_BACK) {
        ggml_tensor * concat = cgraph->nodes[i + 1];
        const ggml_tensor * prefix = concat->src[0];
        const ggml_tensor * rope_src = node->src[0];
        const int mode = ((int32_t *) node->op_params)[2];
        const int n_dims = ((int32_t *) node->op_params)[1];
        const int concat_dim = ((int32_t *) concat->op_params)[0];
        const enum ggml_op ops[] = { GGML_OP_ROPE_BACK, GGML_OP_CONCAT };
        const int output = i + 1;
        if (concat->op == GGML_OP_CONCAT && concat->src[1] == node &&
            prefix && rope_src && node->src[1] &&
            mode == GGML_ROPE_TYPE_NORMAL && concat_dim == 0 &&
            prefix->type == GGML_TYPE_F32 && rope_src->type == GGML_TYPE_F32 &&
            node->type == GGML_TYPE_F32 && concat->type == GGML_TYPE_F32 &&
            prefix->nb[0] == sizeof(float) &&
            prefix->ne[0] > 0 && prefix->ne[0] % 2 == 0 &&
            rope_src->ne[0] > 0 && rope_src->ne[0] % 2 == 0 &&
            n_dims == rope_src->ne[0] &&
            prefix->ne[1] == rope_src->ne[1] &&
            prefix->ne[2] == rope_src->ne[2] &&
            prefix->ne[3] == rope_src->ne[3] &&
            concat->ne[0] == prefix->ne[0] + rope_src->ne[0] &&
            concat->ne[1] == rope_src->ne[1] &&
            concat->ne[2] == rope_src->ne[2] &&
            concat->ne[3] == rope_src->ne[3] &&
            ggml_is_contiguous(concat) &&
            ggml_can_fuse_subgraph(cgraph, i, 2, ops, &output, 1)) {
            int out_nodes[] = { output };
            if (ggml_cuda_check_fusion_memory_ranges(
                    cgraph, i, 2, out_nodes, 1)) {
                ggml_cuda_op_rope_back_concat(*cuda_ctx, node, concat);
                return 1;
            }
        }
    }

    if (node->op == GGML_OP_MUL) {
        ggml_cuda_moe_weighted_reduction_match match;
        if (ggml_cuda_match_moe_weighted_reduction(cgraph, i, match)) {
            const int output_idx = i + match.node_count - 1;
            if (ggml_cuda_check_fusion_memory_ranges(cgraph, i, match.node_count, &output_idx, 1)) {
                ggml_cuda_op_moe_weighted_reduction(
                    *cuda_ctx, match.experts, match.expert_scale, match.weights, match.dst);
                return match.node_count - 1;
            }
        }
    }

    // gated_delta_net -> cpy: scatter recurrent-state snapshots into the cache
    if (node->op == GGML_OP_GATED_DELTA_NET) {
        ggml_cuda_gated_delta_net_fused_cache fused_state_cpy{};
        const int nodes_to_skip = ggml_cuda_try_gdn_cache_fusion(cgraph, i, cuda_ctx, fused_state_cpy);
        if (nodes_to_skip > 0) {
#ifdef GGML_CUDA_DEBUG
            GGML_LOG_INFO("%s: fused gated_delta_net snapshot copies for %s (skipped %d nodes)\n",
                          __func__, node->name, nodes_to_skip);
#endif
            ggml_cuda_op_gated_delta_net_fused_cache(*cuda_ctx, node, fused_state_cpy);
            return nodes_to_skip;
        }
    }

    // Clamp the up lane while evaluating SwiGLU. The gate lane is already
    // materialized because the expert projections can be assigned to
    // different backend graph segments.
    if (i + 1 < cgraph->n_nodes) {
        const int out_nodes[] = { i + 1 };
        ggml_tensor * up_clamp = cgraph->nodes[i + 0];
        ggml_tensor * glu      = cgraph->nodes[i + 1];
        const ggml_tensor * gate = glu->src[0];

        if (up_clamp->op == GGML_OP_CLAMP &&
            glu->op == GGML_OP_GLU && ggml_get_glu_op(glu) == GGML_GLU_OP_SWIGLU &&
            !ggml_get_op_params_i32(glu, 1) &&
            glu->src[1] == up_clamp && gate && up_clamp->src[0] &&
            ggml_are_same_shape(gate, up_clamp->src[0]) &&
            ggml_are_same_shape(gate, glu) &&
            gate->type == up_clamp->src[0]->type && gate->type == glu->type &&
            (glu->type == GGML_TYPE_F32 || glu->type == GGML_TYPE_F16) &&
            ggml_is_contiguous_1(gate) && ggml_is_contiguous_1(up_clamp->src[0]) &&
            ggml_is_contiguous(glu) &&
            (up_clamp->flags & GGML_TENSOR_FLAG_COMPUTE) &&
            !(up_clamp->flags & GGML_TENSOR_FLAG_OUTPUT) &&
            (glu->flags & GGML_TENSOR_FLAG_COMPUTE) &&
            ggml_node_get_use_count(cgraph, i) == 1 &&
            ggml_cuda_check_fusion_memory_ranges(cgraph, i, 2, out_nodes, 1)) {
            ggml_cuda_op_up_clamp_swiglu(*cuda_ctx, glu);
            return 1;
        }
    }

    //topk-moe
    if (cgraph->nodes[i]->op == GGML_OP_UNARY || cgraph->nodes[i]->op == GGML_OP_SOFT_MAX ||
            cgraph->nodes[i]->op == GGML_OP_ARGSORT) {
        ggml_cuda_topk_moe_args args;
        const bool              can_fuse = ggml_cuda_topk_moe_fusion(cgraph, i, args);
        std::vector<ggml_op>    ops;

        if (can_fuse) {
            const ggml_tensor * logits  = node->src[0];
            ggml_tensor *       weights = nullptr;
            ggml_tensor *       ids     = nullptr;
            const ggml_tensor * bias    = nullptr;
            const ggml_tensor * clamp   = nullptr;
            const ggml_tensor * scale   = nullptr;

            if (!args.delayed_softmax) {
                int out_nodes[2];  // nodes which can't be elided

                if (args.sigmoid) {
                    ops.insert(ops.end(), { GGML_OP_UNARY });
                } else if (args.sqrt_softplus) {
                    ops.insert(ops.end(), { GGML_OP_UNARY, GGML_OP_SQRT });
                } else {
                    ops.insert(ops.end(), { GGML_OP_SOFT_MAX });
                }
                const int i_probs = i + (int) ops.size() - 1;  // last node of the gating activation

                if (args.prob_bias) {
                    bias = cgraph->nodes[i_probs + 2]->src[1];
                    ops.insert(ops.end(), { GGML_OP_RESHAPE, GGML_OP_ADD, GGML_OP_ARGSORT, GGML_OP_VIEW,
                                            GGML_OP_GET_ROWS });
                    out_nodes[0] = i_probs + 4;
                } else {
                    ops.insert(ops.end(), { GGML_OP_RESHAPE, GGML_OP_ARGSORT, GGML_OP_VIEW, GGML_OP_GET_ROWS });
                    out_nodes[0] = i_probs + 3;
                }
                ids = cgraph->nodes[out_nodes[0]];

                if (args.norm) {
                    ops.insert(ops.end(),
                               { GGML_OP_RESHAPE, GGML_OP_SUM_ROWS, GGML_OP_CLAMP, GGML_OP_DIV, GGML_OP_RESHAPE });
                    clamp = cgraph->nodes[i + ops.size() - 3];
                }
                if (args.scale) {
                    ops.insert(ops.end(), { GGML_OP_SCALE });
                    scale = cgraph->nodes[i + ops.size() - 1];
                }

                weights      = cgraph->nodes[i + ops.size() - 1];
                out_nodes[1] = i + ops.size() - 1;

                if (ggml_can_fuse_subgraph(cgraph, i, ops.size(), ops.data(), out_nodes, 2) &&
                        ggml_cuda_should_use_topk_moe(node, logits, weights, ids) &&
                        ggml_cuda_check_fusion_memory_ranges(cgraph, i, ops.size(), out_nodes, 2, /*is_topk_moe=*/true)) {
                    ggml_cuda_op_topk_moe(*cuda_ctx, logits, weights, ids, clamp, scale, bias, args);
                    return ops.size() - 1;
                }
            } else if (!args.norm && !args.prob_bias) {
                //special case gpt-oss, no norm, no bias.
                ops.insert(ops.end(), { GGML_OP_ARGSORT, GGML_OP_VIEW, GGML_OP_GET_ROWS, GGML_OP_RESHAPE,
                                        GGML_OP_SOFT_MAX, GGML_OP_RESHAPE });
                weights                     = cgraph->nodes[i + 5];
                ids                         = cgraph->nodes[i + 1];
                const ggml_tensor * softmax = cgraph->nodes[i + 4];

                int out_nodes[2] = { i + 1, i + 5 };
                if (ggml_can_fuse_subgraph(cgraph, i, ops.size(), ops.data(), out_nodes, 2) &&
                        ggml_cuda_should_use_topk_moe(softmax, logits, weights, ids) &&
                        ggml_cuda_check_fusion_memory_ranges(cgraph, i, ops.size(), out_nodes, 2, /*is_topk_moe=*/true)) {
                    ggml_cuda_op_topk_moe(*cuda_ctx, logits, weights, ids, clamp, scale, bias, args);
                    return ops.size() - 1;
                }
            }
        }
    }

    //RoPE + view + set-rows
    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_ROPE, GGML_OP_VIEW, GGML_OP_SET_ROWS }, {})) {
        ggml_tensor * rope     = cgraph->nodes[i];
        ggml_tensor * set_rows = cgraph->nodes[i + 2];

        ggml_cuda_op_rope_fused(*cuda_ctx, rope, set_rows);
        return 2;
    }

    // Snake activation: y = x + sin(a*x)^2 * inv_b
    // Naive 5-op decomposition emitted by frontends: mul -> sin -> sqr -> mul -> add
    if (ggml_can_fuse_subgraph(cgraph, i,
            { GGML_OP_MUL, GGML_OP_SIN, GGML_OP_SQR, GGML_OP_MUL, GGML_OP_ADD },
            { i + 4 })) {
        const ggml_tensor * mul0 = cgraph->nodes[i];
        const ggml_tensor * sqr  = cgraph->nodes[i + 2];
        const ggml_tensor * mul1 = cgraph->nodes[i + 3];
        ggml_tensor *       add  = cgraph->nodes[i + 4];

        // x carries the full activation shape, a is the broadcast operand
        const ggml_tensor * x = ggml_are_same_shape(mul0, mul0->src[0]) ? mul0->src[0] : mul0->src[1];
        const ggml_tensor * a = (x == mul0->src[0]) ? mul0->src[1] : mul0->src[0];

        // mul1 reads sqr and inv_b in either operand order
        const ggml_tensor * inv_b = (mul1->src[0] == sqr) ? mul1->src[1] : mul1->src[0];

        // closure check: the trailing add must read the same x as the leading mul
        const ggml_tensor * x_in_add = (add->src[0] == mul1) ? add->src[1] : add->src[0];

        // Kernel iterates over total = T * C, so x and add must be 2D and
        // a / inv_b must collapse to [1, C, 1, 1]. Higher dims are not handled.
        const bool dim_ok   = (x->ne[2]   == 1 && x->ne[3]   == 1) &&
                              (add->ne[2] == 1 && add->ne[3] == 1) &&
                              (a->ne[2]   == 1 && a->ne[3]   == 1);
        const bool shape_ok = ggml_are_same_shape(a, inv_b) && a->ne[0] == 1 && a->ne[1] == x->ne[1];

        // x is in the supported whitelist and every chain intermediate shares
        // x's type. launch_snake reads a and inv_b as const float *, so they
        // stay F32.
        const ggml_tensor * sin1 = cgraph->nodes[i + 1];
        const bool types_ok = (x->type == GGML_TYPE_F32 || x->type == GGML_TYPE_F16 || x->type == GGML_TYPE_BF16) &&
                              (a->type    == GGML_TYPE_F32) && (inv_b->type == GGML_TYPE_F32) &&
                              (mul0->type == x->type) && (sin1->type  == x->type) &&
                              (sqr->type  == x->type) && (mul1->type  == x->type) &&
                              (add->type  == x->type);

        // kernel reads x[idx] and a[c] / inv_b[c] linearly, so every operand is contiguous
        const bool contig_ok = ggml_is_contiguous(x) && ggml_is_contiguous(add) &&
                               ggml_is_contiguous(a) && ggml_is_contiguous(inv_b);

        if (types_ok && shape_ok && dim_ok && contig_ok && x_in_add == x) {
            ggml_cuda_op_snake_fused(*cuda_ctx, x, a, inv_b, add);
            return 4;
        }
    }

    // multi-(add or mul)
    if (node->op == GGML_OP_ADD || node->op == GGML_OP_MUL) {
        int     n_fuse = 0;
        ggml_op ops[8];
        std::fill(ops, ops + 8, node->op);

        for (; n_fuse <= 6; ++n_fuse) {
            if (!ggml_can_fuse(cgraph, i + n_fuse, ops + n_fuse, 2)) {
                break;
            }
            if (cgraph->nodes[i + n_fuse] != cgraph->nodes[i + n_fuse + 1]->src[0]) {
                break;
            }
            if (!ggml_are_same_layout(cgraph->nodes[i + n_fuse]->src[1], cgraph->nodes[i + n_fuse + 1]->src[1])) {
                break;
            }
        }

        n_fuse++;

        if (n_fuse > 1) {
            ggml_tensor fused_node;
            memcpy(&fused_node, node, sizeof(ggml_tensor));
            for (int j = 0; j < n_fuse - 1; ++j) {
                fused_node.src[j + 2] = cgraph->nodes[i + j + 1]->src[1];
            }
            fused_node.data = cgraph->nodes[i + n_fuse - 1]->data;
            if (node->op == GGML_OP_ADD) {
                ggml_cuda_op_fused_add(*cuda_ctx, &fused_node, n_fuse);
            } else {
                ggml_cuda_op_fused_mul(*cuda_ctx, &fused_node, n_fuse);
            }
            return n_fuse - 1;
        }
    }

    bool fused_mul_mat_vec = false;
    int  fused_node_count  = 0;

    auto get_mul_mat_scale = [](const ggml_tensor * scale_node, const ggml_tensor * mm_node) -> const ggml_tensor * {
        const bool scale_lhs_mm = scale_node->src[0] == mm_node;
        const bool scale_rhs_mm = scale_node->src[1] == mm_node;
        if (!scale_lhs_mm && !scale_rhs_mm) {
            return nullptr;
        }

        const ggml_tensor * scale = scale_lhs_mm ? scale_node->src[1] : scale_node->src[0];
        const ggml_type weight_type = mm_node->src[0]->type;
        const bool nvfp4_scale = weight_type == GGML_TYPE_NVFP4 && scale->type == GGML_TYPE_F32 &&
                                 ggml_nelements(scale) == 1;
        const bool f8_scale = weight_type == GGML_TYPE_F8_E4M3 && scale->type == GGML_TYPE_BF16 &&
                              scale->ne[0] == mm_node->src[0]->ne[1] &&
                              scale->ne[1] == 1 && scale->ne[2] == 1 && scale->ne[3] == 1;
        if (scale_node->type != GGML_TYPE_F32 || (!nvfp4_scale && !f8_scale) || !ggml_is_contiguous(scale) ||
                !ggml_are_same_shape(scale_node, mm_node)) {
            return nullptr;
        }

        return scale;
    };

    auto get_mul_mat_id_scale = [](const ggml_tensor * reshape, const ggml_tensor * repeat, const ggml_tensor * getrows,
            const ggml_tensor * scale_node, const ggml_tensor * mm_node) -> const ggml_tensor * {
        if (repeat->src[0] != reshape || getrows->src[0] != repeat || getrows->src[1] != mm_node->src[2]) {
            return nullptr;
        }
        if (!((scale_node->src[0] == mm_node && scale_node->src[1] == getrows) ||
                (scale_node->src[0] == getrows && scale_node->src[1] == mm_node))) {
            return nullptr;
        }

        const ggml_tensor * scale = reshape->src[0];
        if (mm_node->src[0]->type != GGML_TYPE_NVFP4 || scale_node->type != GGML_TYPE_F32 ||
                scale->type != GGML_TYPE_F32 || !ggml_is_contiguous(scale) || ggml_nelements(scale) != mm_node->src[0]->ne[2] ||
                !ggml_are_same_shape(scale_node, mm_node)) {
            return nullptr;
        }

        return scale;
    };

    auto get_bias_tensor = [](const ggml_tensor * bias_node, const ggml_tensor * mul_node, ggml_op op_bias) -> const ggml_tensor * {
        if (op_bias == GGML_OP_ADD) {
            if (bias_node->src[0] == mul_node) {
                return bias_node->src[1];
            }
            if (bias_node->src[1] == mul_node) {
                return bias_node->src[0];
            }
            return nullptr;
        }
        GGML_ASSERT(op_bias == GGML_OP_ADD_ID);
        GGML_ASSERT(bias_node->src[0] == mul_node);
        return bias_node->src[1];
    };

    // gate + glu + up, with optional scale/bias on both lanes.
    for (ggml_op op : { GGML_OP_MUL_MAT, GGML_OP_MUL_MAT_ID }) {
        const ggml_op bias_op = op == GGML_OP_MUL_MAT ? GGML_OP_ADD : GGML_OP_ADD_ID;

        if (op == GGML_OP_MUL_MAT) {
            for (const bool with_bias : { false, true }) {
                const int gate_idx       = i;
                const int gate_scale_idx = i + 1;
                const int gate_bias_idx  = with_bias ? i + 2 : -1;
                const int up_idx         = with_bias ? i + 3 : i + 2;
                const int up_scale_idx   = up_idx + 1;
                const int up_bias_idx    = with_bias ? up_idx + 2 : -1;
                const int glu_idx        = with_bias ? up_idx + 3 : up_idx + 2;

                const int out_nodes[] = { glu_idx };
                ggml_op ops[7];
                if (with_bias) {
                    ops[0] = op;
                    ops[1] = GGML_OP_MUL;
                    ops[2] = bias_op;
                    ops[3] = op;
                    ops[4] = GGML_OP_MUL;
                    ops[5] = bias_op;
                    ops[6] = GGML_OP_GLU;
                } else {
                    ops[0] = op;
                    ops[1] = GGML_OP_MUL;
                    ops[2] = op;
                    ops[3] = GGML_OP_MUL;
                    ops[4] = GGML_OP_GLU;
                }
                const int n_ops = with_bias ? 7 : 5;

                if (!ggml_can_fuse_subgraph(cgraph, i, n_ops, ops, out_nodes, 1) ||
                        !ggml_cuda_check_fusion_memory_ranges(cgraph, i, n_ops, out_nodes, 1)) {
                    continue;
                }

                ggml_tensor * gate_n       = cgraph->nodes[gate_idx];
                ggml_tensor * gate_scale_n = cgraph->nodes[gate_scale_idx];
                ggml_tensor * gate_out_n   = with_bias ? cgraph->nodes[gate_bias_idx] : gate_scale_n;
                ggml_tensor * up_n         = cgraph->nodes[up_idx];
                ggml_tensor * up_scale_n   = cgraph->nodes[up_scale_idx];
                ggml_tensor * up_out_n     = with_bias ? cgraph->nodes[up_bias_idx] : up_scale_n;
                const ggml_tensor * glu = cgraph->nodes[glu_idx];

                if (!ggml_cuda_should_fuse_mul_mat(up_n, gate_n, glu,
                        with_bias ? up_out_n : nullptr, with_bias ? gate_out_n : nullptr, up_scale_n, gate_scale_n)) {
                    continue;
                }

                const ggml_tensor * gate_scale = get_mul_mat_scale(gate_scale_n, gate_n);
                const ggml_tensor * up_scale   = get_mul_mat_scale(up_scale_n, up_n);
                if (!gate_scale || !up_scale) {
                    continue;
                }

                const ggml_tensor * up_bias   = with_bias ? get_bias_tensor(up_out_n, up_scale_n, bias_op) : nullptr;
                const ggml_tensor * gate_bias = with_bias ? get_bias_tensor(gate_out_n, gate_scale_n, bias_op) : nullptr;
                if (with_bias && (!ggml_are_same_shape(gate_out_n->src[0], gate_out_n->src[1]) ||
                        !ggml_are_same_shape(up_out_n->src[0], up_out_n->src[1]))) {
                    continue;
                }

                const ggml_tensor * src0 = up_n->src[0];
                const ggml_tensor * src1 = up_n->src[1];
                const ggml_tensor * ids  = up_n->src[2];

                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.gate       = gate_n->src[0];
                fusion_data.x_bias     = up_bias;
                fusion_data.gate_bias  = gate_bias;
                fusion_data.x_scale    = up_scale;
                fusion_data.gate_scale = gate_scale;
                fusion_data.glu_op     = ggml_get_glu_op(glu);
                fusion_data.glu_limit  = ggml_get_op_params_f32(glu, 3);
                fusion_data.retain_bf16_output = ggml_cuda_can_retain_glu_bf16(
                    cgraph, glu, ggml_cuda_info().devices[cuda_ctx->device].cc);

#if !defined(GGML_USE_HIP)
                if (ggml_cuda_mul_mat_humming_fp8(*cuda_ctx, src0, src1, ids,
                        cgraph->nodes[glu_idx], &fusion_data)) {
                    fused_mul_mat_vec = true;
                    fused_node_count  = n_ops;
                    break;
                }
#endif

                if (ggml_cuda_should_fuse_mul_mat_vec_q(up_n)) {
                    ggml_cuda_mul_mat_vec_q(*cuda_ctx, src0, src1, ids, cgraph->nodes[glu_idx], &fusion_data);
                    fused_mul_mat_vec = true;
                    fused_node_count  = n_ops;
                    break;
                }

                // Keep the PP contractions unchanged, but combine their scalar
                // scales with SwiGLU instead of materializing two scaled arrays.
                if (!with_bias && src0->type == GGML_TYPE_NVFP4 &&
                        ggml_cuda_info().devices[cuda_ctx->device].cc == GGML_CUDA_CC_BLACKWELL &&
                        up_n->ne[1] >= 128 && up_n->ne[2] == 1 && up_n->ne[3] == 1 &&
                        ggml_get_glu_op(glu) == GGML_GLU_OP_SWIGLU &&
                        gate_n->type == GGML_TYPE_F32 && up_n->type == GGML_TYPE_F32 &&
                        glu->type == GGML_TYPE_F32 &&
                        ggml_is_contiguous(gate_n) && ggml_is_contiguous(up_n) &&
                        ggml_is_contiguous(gate_scale_n) && ggml_is_contiguous(up_scale_n) &&
                        ggml_is_contiguous(glu) &&
                        !ggml_cuda_tensors_overlap(gate_scale_n, up_scale_n) &&
                        !ggml_cuda_tensors_overlap(gate_scale_n, src1) &&
                        !ggml_cuda_tensors_overlap(up_scale_n, src1) &&
                        (!ggml_cuda_tensors_overlap(glu, gate_scale_n) || glu->data == gate_scale_n->data) &&
                        (!ggml_cuda_tensors_overlap(glu, up_scale_n) || glu->data == up_scale_n->data)) {
                    // The raw MM destinations may already be reusable by the
                    // other contraction. Use the scaled tensors' live storage.
                    ggml_tensor gate_tmp = *gate_n;
                    ggml_tensor up_tmp = *up_n;
                    gate_tmp.data = gate_scale_n->data;
                    up_tmp.data = up_scale_n->data;
                    ggml_cuda_mul_mat(*cuda_ctx, gate_tmp.src[0], src1, &gate_tmp);
                    ggml_cuda_mul_mat(*cuda_ctx, src0, src1, &up_tmp);
                    ggml_cuda_scaled_swiglu(*cuda_ctx,
                        static_cast<const float *>(gate_tmp.data), static_cast<const float *>(up_tmp.data),
                        static_cast<const float *>(gate_scale->data), static_cast<const float *>(up_scale->data),
                        static_cast<float *>(cgraph->nodes[glu_idx]->data), ggml_nelements(glu));
                    fused_mul_mat_vec = true;
                    fused_node_count = n_ops;
                    break;
                }
            }

            if (fused_mul_mat_vec) {
                break;
            }
        } else {
            for (const bool with_bias : { false, true }) {
                const int gate_idx       = i;
                const int gate_scale_idx = i + 4;
                const int gate_bias_idx  = with_bias ? i + 5 : -1;
                const int up_idx         = with_bias ? i + 6 : i + 5;
                const int up_scale_idx   = up_idx + 4;
                const int up_bias_idx    = with_bias ? up_idx + 5 : -1;
                const int glu_idx        = with_bias ? up_idx + 6 : up_idx + 5;

                const int out_nodes[] = { glu_idx };
                ggml_op ops[13];
                if (with_bias) {
                    ops[0]  = op;
                    ops[1]  = GGML_OP_RESHAPE;
                    ops[2]  = GGML_OP_REPEAT;
                    ops[3]  = GGML_OP_GET_ROWS;
                    ops[4]  = GGML_OP_MUL;
                    ops[5]  = bias_op;
                    ops[6]  = op;
                    ops[7]  = GGML_OP_RESHAPE;
                    ops[8]  = GGML_OP_REPEAT;
                    ops[9]  = GGML_OP_GET_ROWS;
                    ops[10] = GGML_OP_MUL;
                    ops[11] = bias_op;
                    ops[12] = GGML_OP_GLU;
                } else {
                    ops[0]  = op;
                    ops[1]  = GGML_OP_RESHAPE;
                    ops[2]  = GGML_OP_REPEAT;
                    ops[3]  = GGML_OP_GET_ROWS;
                    ops[4]  = GGML_OP_MUL;
                    ops[5]  = op;
                    ops[6]  = GGML_OP_RESHAPE;
                    ops[7]  = GGML_OP_REPEAT;
                    ops[8]  = GGML_OP_GET_ROWS;
                    ops[9]  = GGML_OP_MUL;
                    ops[10] = GGML_OP_GLU;
                }
                const int n_ops = with_bias ? 13 : 11;

                if (!ggml_can_fuse_subgraph(cgraph, i, n_ops, ops, out_nodes, 1) ||
                        !ggml_cuda_check_fusion_memory_ranges(cgraph, i, n_ops, out_nodes, 1)) {
                    continue;
                }

                ggml_tensor * gate_n       = cgraph->nodes[gate_idx];
                ggml_tensor * gate_scale_n = cgraph->nodes[gate_scale_idx];
                ggml_tensor * gate_out_n   = with_bias ? cgraph->nodes[gate_bias_idx] : gate_scale_n;
                ggml_tensor * up_n         = cgraph->nodes[up_idx];
                ggml_tensor * up_scale_n   = cgraph->nodes[up_scale_idx];
                ggml_tensor * up_out_n     = with_bias ? cgraph->nodes[up_bias_idx] : up_scale_n;
                const ggml_tensor * glu = cgraph->nodes[glu_idx];

                if (!ggml_cuda_should_fuse_mul_mat(up_n, gate_n, glu,
                        with_bias ? up_out_n : nullptr, with_bias ? gate_out_n : nullptr, up_scale_n, gate_scale_n)) {
                    continue;
                }

                const ggml_tensor * gate_scale = get_mul_mat_id_scale(cgraph->nodes[gate_idx + 1], cgraph->nodes[gate_idx + 2],
                        cgraph->nodes[gate_idx + 3], gate_scale_n, gate_n);
                const ggml_tensor * up_scale = get_mul_mat_id_scale(cgraph->nodes[up_idx + 1], cgraph->nodes[up_idx + 2],
                        cgraph->nodes[up_idx + 3], up_scale_n, up_n);
                if (!gate_scale || !up_scale) {
                    continue;
                }

                const ggml_tensor * up_bias   = with_bias ? get_bias_tensor(up_out_n, up_scale_n, bias_op) : nullptr;
                const ggml_tensor * gate_bias = with_bias ? get_bias_tensor(gate_out_n, gate_scale_n, bias_op) : nullptr;

                const ggml_tensor * src0 = up_n->src[0];
                const ggml_tensor * src1 = up_n->src[1];
                const ggml_tensor * ids  = up_n->src[2];

                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.gate       = gate_n->src[0];
                fusion_data.x_bias     = up_bias;
                fusion_data.gate_bias  = gate_bias;
                fusion_data.x_scale    = up_scale;
                fusion_data.gate_scale = gate_scale;
                fusion_data.glu_op     = ggml_get_glu_op(glu);
                fusion_data.glu_limit  = ggml_get_op_params_f32(glu, 3);

                if (ggml_cuda_should_fuse_mul_mat_vec_q(up_n)) {
                    ggml_cuda_mul_mat_vec_q(*cuda_ctx, src0, src1, ids, cgraph->nodes[glu_idx], &fusion_data);
                    fused_mul_mat_vec = true;
                    fused_node_count  = n_ops;
                    break;
                }
            }

            if (fused_mul_mat_vec) {
                break;
            }
        }

        if (ggml_cuda_can_fuse(cgraph, i, { op, bias_op, op, bias_op, GGML_OP_GLU }, {})) {
            ggml_tensor * glu         = cgraph->nodes[i + 4];
            ggml_tensor * gate_bias_n = glu->src[0];
            ggml_tensor * up_bias_n   = glu->src[1];

            //we don't assume the order for {gate, up}. Instead infer it from the bias tensor
            ggml_tensor * gate_n = nullptr;
            ggml_tensor * up_n   = nullptr;

            if (gate_bias_n->src[0] == cgraph->nodes[i] || gate_bias_n->src[1] == cgraph->nodes[i]) {
                gate_n = cgraph->nodes[i];
                up_n   = cgraph->nodes[i + 2];
            } else if (gate_bias_n->src[0] == cgraph->nodes[i + 2] || gate_bias_n->src[1] == cgraph->nodes[i + 2]) {
                gate_n = cgraph->nodes[i + 2];
                up_n   = cgraph->nodes[i];
            } else {
                continue;
            }

            const ggml_tensor * up_bias_tensor   = get_bias_tensor(up_bias_n, up_n, bias_op);
            const ggml_tensor * gate_bias_tensor = get_bias_tensor(gate_bias_n, gate_n, bias_op);

            if (!up_bias_tensor || !gate_bias_tensor) {
                continue;
            }

            // we don't support repeating adds
            if (bias_op == GGML_OP_ADD && (!ggml_are_same_shape(gate_bias_n->src[0], gate_bias_n->src[1]) ||
                                           !ggml_are_same_shape(up_bias_n->src[0], up_bias_n->src[1]))) {
                continue;
            }

            const ggml_tensor * src0 = up_n->src[0];
            const ggml_tensor * src1 = up_n->src[1];
            const ggml_tensor * ids  = up_n->src[2];

            if (ggml_cuda_should_fuse_mul_mat_vec_f(up_n)) {
                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.gate      = gate_n->src[0];
                fusion_data.x_bias    = up_bias_tensor;
                fusion_data.gate_bias = gate_bias_tensor;
                fusion_data.glu_op    = ggml_get_glu_op(glu);
                fusion_data.glu_limit = ggml_get_op_params_f32(glu, 3);

                ggml_cuda_mul_mat_vec_f(*cuda_ctx, src0, src1, ids, glu, &fusion_data);
                fused_mul_mat_vec = true;
                fused_node_count  = 5;
                break;
            }

            if (ggml_cuda_should_fuse_mul_mat_vec_q(up_n)) {
                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.gate      = gate_n->src[0];
                fusion_data.x_bias    = up_bias_tensor;
                fusion_data.gate_bias = gate_bias_tensor;
                fusion_data.glu_op    = ggml_get_glu_op(glu);
                fusion_data.glu_limit = ggml_get_op_params_f32(glu, 3);

                ggml_cuda_mul_mat_vec_q(*cuda_ctx, src0, src1, ids, glu, &fusion_data);
                fused_mul_mat_vec = true;
                fused_node_count  = 5;
                break;
            }
        } else {
            const ggml_op glu_ops[] = { op, op, GGML_OP_GLU };
            const int glu_out[] = { i + 2 };
            if (!ggml_can_fuse_subgraph(cgraph, i, 3, glu_ops, glu_out, 1) ||
                    !ggml_cuda_check_fusion_memory_ranges(cgraph, i, 3, glu_out, 1)) {
                continue;
            }

            ggml_tensor * glu  = cgraph->nodes[i + 2];
            ggml_tensor * gate = glu->src[0];
            ggml_tensor * up   = glu->src[1];

            bool ok = (gate == cgraph->nodes[i] && up == cgraph->nodes[i + 1]) ||
                      (gate == cgraph->nodes[i + 1] && up == cgraph->nodes[i]);

            if (!ok) {
                continue;
            }

            const ggml_tensor * src0 = up->src[0];
            const ggml_tensor * src1 = up->src[1];
            const ggml_tensor * ids  = up->src[2];

            const bool retain_bf16_output = ggml_cuda_can_retain_glu_bf16(
                cgraph, glu, ggml_cuda_info().devices[cuda_ctx->device].cc);
#if !defined(GGML_USE_HIP)
            if (retain_bf16_output && up->src[0]->type == GGML_TYPE_BF16 &&
                    gate->src[0]->type == GGML_TYPE_BF16) {
                cuda_ctx->bf16_glu_outputs.insert(glu);
            }
#endif
            if (ggml_cuda_mul_mat_int8_channel_swiglu(
                    *cuda_ctx, up, gate, src1, glu, retain_bf16_output)) {
                fused_mul_mat_vec = true;
                fused_node_count  = 3;
                break;
            }

            // The generic fusion contract intentionally rejects scale-aware
            // MUL_MAT nodes. The INT8 path above owns that representation;
            // retain the existing predicate for every fallback below.
            if (!ggml_cuda_can_fuse(cgraph, i, { op, op, GGML_OP_GLU }, {})) {
                continue;
            }
#if !defined(GGML_USE_HIP)
            if (ggml_cuda_mul_mat_humming_fp8_block_swiglu(
                    *cuda_ctx, up, gate, src1, glu, retain_bf16_output)) {
                fused_mul_mat_vec = true;
                fused_node_count  = 3;
                break;
            }

            ggml_cuda_mm_fusion_args_host marlin_fusion{};
            marlin_fusion.gate   = gate->src[0];
            marlin_fusion.glu_op = ggml_get_glu_op(glu);
            marlin_fusion.retain_bf16_output = retain_bf16_output;
            if (ggml_cuda_mul_mat_marlin_q4_a32(*cuda_ctx, src0, src1, ids, glu, &marlin_fusion) ||
                    ggml_cuda_mul_mat_marlin_q8_g128(*cuda_ctx, src0, src1, ids, glu, &marlin_fusion)) {
                fused_mul_mat_vec = true;
                fused_node_count  = 3;
                break;
            }

#endif
            if (ggml_cuda_should_fuse_mul_mat_vec_f(up)) {
                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.gate      = gate->src[0];
                fusion_data.glu_op    = ggml_get_glu_op(glu);
                fusion_data.glu_limit = ggml_get_op_params_f32(glu, 3);

                ggml_cuda_mul_mat_vec_f(*cuda_ctx, src0, src1, ids, glu, &fusion_data);
                fused_mul_mat_vec = true;
                fused_node_count  = 3;
                break;
            }

            if (ggml_cuda_should_fuse_mul_mat_vec_q(up)) {
                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.gate      = gate->src[0];
                fusion_data.glu_op    = ggml_get_glu_op(glu);
                fusion_data.glu_limit = ggml_get_op_params_f32(glu, 3);

                ggml_cuda_mul_mat_vec_q(*cuda_ctx, src0, src1, ids, glu, &fusion_data);
                fused_mul_mat_vec = true;
                fused_node_count  = 3;
                break;
            }

            const int cc = ggml_cuda_info().devices[cuda_ctx->device].cc;
            const int64_t n_tokens = src1->ne[2];
            const bool use_mmvq = n_tokens <= MMVQ_MAX_BATCH_SIZE &&
                n_tokens <= get_mmvq_mmid_max_batch(src0->type, cc);
            if (op == GGML_OP_MUL_MAT_ID && cc == GGML_CUDA_CC_BLACKWELL && !use_mmvq &&
                    ggml_get_glu_op(glu) == GGML_GLU_OP_SWIGLU &&
                    ggml_cuda_should_use_mmq(src0->type, cc, n_tokens, src0->ne[2])) {
                ggml_cuda_mul_mat_q_pair(
                    *cuda_ctx, up->src[0], gate->src[0], src1, ids, up, gate);
                ggml_cuda_op_swiglu(*cuda_ctx, glu);
                fused_mul_mat_vec = true;
                fused_node_count  = 3;
                break;
            }
        }
    }

    if (fused_mul_mat_vec) {
        return fused_node_count - 1;
    }

    fused_mul_mat_vec = false;
    fused_node_count  = 0;

#if !defined(GGML_USE_HIP)
    // Block-scaled FP8 stores its weight-scale grid directly on MUL_MAT, so
    // there is no post-matmul MUL node to match. Retain the Humming BF16
    // projection through the recurrent reshape and residual/RMS boundary.
    {
        constexpr int n_ops = 5;
        const ggml_op ops[n_ops] = {
            GGML_OP_MUL_MAT, GGML_OP_RESHAPE, GGML_OP_ADD,
            GGML_OP_RMS_NORM, GGML_OP_MUL,
        };
        const int out_nodes[] = { i + 2, i + 4 };
        if (ggml_can_fuse_subgraph(cgraph, i, n_ops, ops, out_nodes, 2)) {
            ggml_tensor * mm_node   = cgraph->nodes[i + 0];
            ggml_tensor * reshaped  = cgraph->nodes[i + 1];
            ggml_tensor * add_node  = cgraph->nodes[i + 2];
            ggml_tensor * rms_node  = cgraph->nodes[i + 3];
            ggml_tensor * norm_node = cgraph->nodes[i + 4];

            const ggml_tensor * residual = add_node->src[0] == reshaped ? add_node->src[1] :
                                           add_node->src[1] == reshaped ? add_node->src[0] : nullptr;
            const ggml_tensor * norm_weight = norm_node->src[0] == rms_node ? norm_node->src[1] :
                                              norm_node->src[1] == rms_node ? norm_node->src[0] : nullptr;
            const bool block_fp8 = mm_node->src[0]->type == GGML_TYPE_F8_E4M3 &&
                mm_node->src[2] != nullptr;
            // Marlin-repacked weights take the same residual + RMS epilogue.
            const bool marlin = mm_node->src[2] == nullptr &&
                ggml_cuda_marlin_owner_is_repacked(mm_node->src[0]);
            if ((block_fp8 || marlin) &&
                    reshaped->src[0] == mm_node && residual != nullptr &&
                    norm_weight != nullptr && rms_node->src[0] == add_node &&
                    residual->type == GGML_TYPE_F32 && norm_weight->type == GGML_TYPE_F32 &&
                    ggml_is_contiguous(residual) && ggml_is_contiguous(norm_weight) &&
                    ggml_is_contiguous(add_node) && ggml_is_contiguous(norm_node) &&
                    ggml_nelements(reshaped) == ggml_nelements(mm_node) &&
                    ggml_nelements(add_node) == ggml_nelements(mm_node) &&
                    ggml_nelements(rms_node) == ggml_nelements(mm_node) &&
                    ggml_nelements(norm_node) == ggml_nelements(mm_node) &&
                    ggml_nelements(norm_weight) == mm_node->src[0]->ne[1]) {
                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.residual     = residual;
                fusion_data.residual_out = add_node;
                fusion_data.rms_weight   = norm_weight;
                const int cc = ggml_cuda_info().devices[cuda_ctx->device].cc;
                const bool all_consumers_cached = ggml_cuda_all_consumers_use_cached_bf16(
                    cgraph, i + n_ops, norm_node, cc);
                // Marlin chains always write the F32 norm output: a consumer
                // outside the cached-BF16 predicate reads it (AWQ KLD 0.27
                // versus 0.009 without it), and at decode the write is tiny.
                fusion_data.materialize_rms_output = !all_consumers_cached || marlin;
                memcpy(&fusion_data.rms_eps, rms_node->op_params, sizeof(float));
                if (ggml_cuda_mul_mat_bf16_residual_rms(
                        *cuda_ctx, mm_node, residual, add_node, norm_weight,
                        norm_node, fusion_data.materialize_rms_output, fusion_data.rms_eps) ||
                    ggml_cuda_mul_mat_int8_channel_fused(
                        *cuda_ctx, mm_node->src[0], mm_node->src[1], mm_node->src[2],
                        norm_node, &fusion_data) ||
                    ggml_cuda_mul_mat_marlin_q4_a32(
                        *cuda_ctx, mm_node->src[0], mm_node->src[1], nullptr,
                        norm_node, &fusion_data) ||
                    ggml_cuda_mul_mat_marlin_q8_g128(
                        *cuda_ctx, mm_node->src[0], mm_node->src[1], nullptr,
                        norm_node, &fusion_data) ||
                    ggml_cuda_mul_mat_humming_fp8_block_fused(
                        *cuda_ctx, mm_node->src[0], mm_node->src[1], mm_node->src[2],
                        norm_node, &fusion_data)) {
                    return n_ops - 1;
                }
            }
        }
    }

    // Dense block-scaled projection + residual add + RMS norm. This mirrors
    // the channel-scaled Humming epilogue below, without a post-matmul scale.
    {
        constexpr int n_ops = 4;
        const ggml_op ops[n_ops] = {
            GGML_OP_MUL_MAT, GGML_OP_ADD, GGML_OP_RMS_NORM, GGML_OP_MUL,
        };
        const int out_nodes[] = { i + 1, i + 3 };
        if (ggml_can_fuse_subgraph(cgraph, i, n_ops, ops, out_nodes, 2)) {
            ggml_tensor * mm_node   = cgraph->nodes[i + 0];
            ggml_tensor * add_node  = cgraph->nodes[i + 1];
            ggml_tensor * rms_node  = cgraph->nodes[i + 2];
            ggml_tensor * norm_node = cgraph->nodes[i + 3];

            const ggml_tensor * residual = add_node->src[0] == mm_node ? add_node->src[1] :
                                           add_node->src[1] == mm_node ? add_node->src[0] : nullptr;
            const ggml_tensor * norm_weight = norm_node->src[0] == rms_node ? norm_node->src[1] :
                                              norm_node->src[1] == rms_node ? norm_node->src[0] : nullptr;
            const bool block_fp8 = mm_node->src[0]->type == GGML_TYPE_F8_E4M3 &&
                mm_node->src[2] != nullptr;
            // Marlin-repacked weights take the same residual + RMS epilogue.
            const bool marlin = mm_node->src[2] == nullptr &&
                ggml_cuda_marlin_owner_is_repacked(mm_node->src[0]);
            if ((block_fp8 || marlin) &&
                    residual != nullptr && norm_weight != nullptr &&
                    rms_node->src[0] == add_node && residual->type == GGML_TYPE_F32 &&
                    norm_weight->type == GGML_TYPE_F32 && ggml_is_contiguous(residual) &&
                    ggml_is_contiguous(norm_weight) && ggml_is_contiguous(add_node) &&
                    ggml_is_contiguous(norm_node) &&
                    ggml_nelements(norm_weight) == mm_node->src[0]->ne[1] &&
                    ggml_are_same_shape(mm_node, add_node) &&
                    ggml_are_same_shape(add_node, rms_node) &&
                    ggml_are_same_shape(rms_node, norm_node)) {
                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.residual     = residual;
                fusion_data.residual_out = add_node;
                fusion_data.rms_weight   = norm_weight;
                const int cc = ggml_cuda_info().devices[cuda_ctx->device].cc;
                const bool all_consumers_cached = ggml_cuda_all_consumers_use_cached_bf16(
                    cgraph, i + n_ops, norm_node, cc);
                // Marlin chains always write the F32 norm output: a consumer
                // outside the cached-BF16 predicate reads it (AWQ KLD 0.27
                // versus 0.009 without it), and at decode the write is tiny.
                fusion_data.materialize_rms_output = !all_consumers_cached || marlin;
                memcpy(&fusion_data.rms_eps, rms_node->op_params, sizeof(float));
                if (ggml_cuda_mul_mat_bf16_residual_rms(
                        *cuda_ctx, mm_node, residual, add_node, norm_weight,
                        norm_node, fusion_data.materialize_rms_output, fusion_data.rms_eps) ||
                    ggml_cuda_mul_mat_int8_channel_fused(
                        *cuda_ctx, mm_node->src[0], mm_node->src[1], mm_node->src[2],
                        norm_node, &fusion_data) ||
                    ggml_cuda_mul_mat_marlin_q4_a32(
                        *cuda_ctx, mm_node->src[0], mm_node->src[1], nullptr,
                        norm_node, &fusion_data) ||
                    ggml_cuda_mul_mat_marlin_q8_g128(
                        *cuda_ctx, mm_node->src[0], mm_node->src[1], nullptr,
                        norm_node, &fusion_data) ||
                    ggml_cuda_mul_mat_humming_fp8_block_fused(
                        *cuda_ctx, mm_node->src[0], mm_node->src[1], mm_node->src[2],
                        norm_node, &fusion_data)) {
                    return n_ops - 1;
                }
            }
        }
    }

    // Recurrent output projections reshape their scaled result before the
    // residual boundary. The reshape is metadata-only, so retain the Humming
    // BF16 result through residual+RMS just as for the adjacent dense form.
    {
        constexpr int n_ops = 6;
        const ggml_op ops[n_ops] = {
            GGML_OP_MUL_MAT, GGML_OP_MUL, GGML_OP_RESHAPE,
            GGML_OP_ADD, GGML_OP_RMS_NORM, GGML_OP_MUL,
        };
        const int out_nodes[] = { i + 3, i + 5 };
        if (ggml_can_fuse_subgraph(cgraph, i, n_ops, ops, out_nodes, 2)) {
            ggml_tensor * mm_node    = cgraph->nodes[i + 0];
            ggml_tensor * scale_node = cgraph->nodes[i + 1];
            ggml_tensor * reshaped   = cgraph->nodes[i + 2];
            ggml_tensor * add_node   = cgraph->nodes[i + 3];
            ggml_tensor * rms_node   = cgraph->nodes[i + 4];
            ggml_tensor * norm_node  = cgraph->nodes[i + 5];

            const ggml_tensor * scale = get_mul_mat_scale(scale_node, mm_node);
            const ggml_tensor * residual = add_node->src[0] == reshaped ? add_node->src[1] :
                                           add_node->src[1] == reshaped ? add_node->src[0] : nullptr;
            const ggml_tensor * norm_weight = norm_node->src[0] == rms_node ? norm_node->src[1] :
                                              norm_node->src[1] == rms_node ? norm_node->src[0] : nullptr;
            if (scale != nullptr && reshaped->src[0] == scale_node && residual != nullptr &&
                    norm_weight != nullptr && rms_node->src[0] == add_node &&
                    mm_node->src[0]->type == GGML_TYPE_F8_E4M3 &&
                    residual->type == GGML_TYPE_F32 && norm_weight->type == GGML_TYPE_F32 &&
                    ggml_is_contiguous(residual) && ggml_is_contiguous(norm_weight) &&
                    ggml_is_contiguous(add_node) && ggml_is_contiguous(norm_node) &&
                    ggml_nelements(reshaped) == ggml_nelements(scale_node) &&
                    ggml_nelements(add_node) == ggml_nelements(scale_node) &&
                    ggml_nelements(rms_node) == ggml_nelements(scale_node) &&
                    ggml_nelements(norm_node) == ggml_nelements(scale_node) &&
                    ggml_nelements(norm_weight) == mm_node->src[0]->ne[1]) {
                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.x_scale      = scale;
                fusion_data.residual     = residual;
                fusion_data.residual_out = add_node;
                fusion_data.rms_weight   = norm_weight;
                memcpy(&fusion_data.rms_eps, rms_node->op_params, sizeof(float));
                if (ggml_cuda_mul_mat_humming_fp8(*cuda_ctx, mm_node->src[0], mm_node->src[1],
                                                  nullptr, norm_node, &fusion_data)) {
                    return n_ops - 1;
                }
            }
        }
    }

    // Dense projection + scale + residual add + RMS norm + norm weight. Humming
    // can keep its BF16 accumulator output through the residual/norm epilogue,
    // while still materializing the two F32 graph outputs required by other
    // consumers. A persistent BF16 copy of the normalized output is reused by
    // all following Humming projections.
    {
        constexpr int n_ops = 5;
        const ggml_op ops[n_ops] = {
            GGML_OP_MUL_MAT, GGML_OP_MUL, GGML_OP_ADD, GGML_OP_RMS_NORM, GGML_OP_MUL,
        };
        const int out_nodes[] = { i + 2, i + 4 };
        // This fusion launches the projection and epilogue in stream order.
        // The epilogue reads each residual row, synchronizes that row's block,
        // and only then writes its normalized result, so the scheduler's usual
        // in-place reuse of residual/source storage is safe here. The generic
        // memory-range guard rejects that valid reuse because it assumes a
        // single kernel with unordered input/output access.
        if (ggml_can_fuse_subgraph(cgraph, i, n_ops, ops, out_nodes, 2)) {
            ggml_tensor * mm_node    = cgraph->nodes[i];
            ggml_tensor * scale_node = cgraph->nodes[i + 1];
            ggml_tensor * add_node   = cgraph->nodes[i + 2];
            ggml_tensor * rms_node   = cgraph->nodes[i + 3];
            ggml_tensor * norm_node  = cgraph->nodes[i + 4];

            const ggml_tensor * scale = get_mul_mat_scale(scale_node, mm_node);
            const ggml_tensor * residual = add_node->src[0] == scale_node ? add_node->src[1] :
                                           add_node->src[1] == scale_node ? add_node->src[0] : nullptr;
            const ggml_tensor * norm_weight = norm_node->src[0] == rms_node ? norm_node->src[1] :
                                              norm_node->src[1] == rms_node ? norm_node->src[0] : nullptr;
            if (scale != nullptr && residual != nullptr && norm_weight != nullptr &&
                    rms_node->src[0] == add_node &&
                    residual->type == GGML_TYPE_F32 && norm_weight->type == GGML_TYPE_F32 &&
                    ggml_is_contiguous(residual) && ggml_is_contiguous(norm_weight) &&
                    ggml_nelements(norm_weight) == mm_node->src[0]->ne[1] &&
                    ggml_are_same_shape(scale_node, add_node) &&
                    ggml_are_same_shape(add_node, rms_node) &&
                    ggml_are_same_shape(rms_node, norm_node)) {
                ggml_cuda_mm_fusion_args_host fusion_data{};
                fusion_data.x_scale      = scale;
                fusion_data.residual     = residual;
                fusion_data.residual_out = add_node;
                fusion_data.rms_weight   = norm_weight;
                memcpy(&fusion_data.rms_eps, rms_node->op_params, sizeof(float));

                const ggml_tensor * src0 = mm_node->src[0];
                const ggml_tensor * src1 = mm_node->src[1];
                if (ggml_cuda_mul_mat_humming_fp8(*cuda_ctx, src0, src1, nullptr, norm_node, &fusion_data)) {
                    return n_ops - 1;
                }
            }
        }
    }

    // Canonical NVFP4 decode can publish its scaled F32 result directly into
    // the residual. Keep the scale rounding boundary inside the MMVQ epilogue.
    if (node->op == GGML_OP_MUL_MAT && node->src[0]->type == GGML_TYPE_NVFP4 &&
            ggml_cuda_info().devices[cuda_ctx->device].cc == GGML_CUDA_CC_BLACKWELL &&
            ggml_cuda_should_fuse_mul_mat_vec_q(node)) {
        const ggml_op ops[] = { GGML_OP_MUL_MAT, GGML_OP_MUL, GGML_OP_ADD };
        const int output = i + 2;
        if (ggml_can_fuse_subgraph(cgraph, i, 3, ops, &output, 1)) {
            ggml_tensor * scaled = cgraph->nodes[i + 1];
            ggml_tensor * add = cgraph->nodes[output];
            const ggml_tensor * scale = get_mul_mat_scale(scaled, node);
            const ggml_tensor * residual = add->src[0] == scaled ? add->src[1] :
                add->src[1] == scaled ? add->src[0] : nullptr;
            if (scale && scale->type == GGML_TYPE_F32 && ggml_nelements(scale) == 1 &&
                    residual && residual->type == GGML_TYPE_F32 && add->type == GGML_TYPE_F32 &&
                    ggml_is_contiguous(residual) && ggml_is_contiguous(add) &&
                    ggml_are_same_shape(residual, add) && ggml_are_same_shape(node, add) &&
                    (!ggml_cuda_tensors_overlap(add, residual) || add->data == residual->data) &&
                    !ggml_cuda_tensors_overlap(add, node->src[0]) &&
                    !ggml_cuda_tensors_overlap(add, node->src[1]) &&
                    !ggml_cuda_tensors_overlap(add, scale)) {
                ggml_cuda_mm_fusion_args_host fusion{};
                fusion.x_scale = scale;
                fusion.residual = residual;
                ggml_cuda_mul_mat_vec_q(*cuda_ctx, node->src[0], node->src[1], nullptr, add, &fusion);
                return 2;
            }
        }
    }

#endif
    // mul_mat + scale + optional bias
    for (ggml_op op : { GGML_OP_MUL_MAT, GGML_OP_MUL_MAT_ID }) {
        const ggml_op bias_op = op == GGML_OP_MUL_MAT ? GGML_OP_ADD : GGML_OP_ADD_ID;

        for (const bool with_bias : { false, true }) {
            const int n_ops = op == GGML_OP_MUL_MAT ? (with_bias ? 3 : 2) : (with_bias ? 6 : 5);
            const int out_nodes[] = { i + n_ops - 1 };
            ggml_op ops[6];
            if (op == GGML_OP_MUL_MAT) {
                if (with_bias) {
                    ops[0] = op;
                    ops[1] = GGML_OP_MUL;
                    ops[2] = bias_op;
                } else {
                    ops[0] = op;
                    ops[1] = GGML_OP_MUL;
                }
            } else {
                if (with_bias) {
                    ops[0] = op;
                    ops[1] = GGML_OP_RESHAPE;
                    ops[2] = GGML_OP_REPEAT;
                    ops[3] = GGML_OP_GET_ROWS;
                    ops[4] = GGML_OP_MUL;
                    ops[5] = bias_op;
                } else {
                    ops[0] = op;
                    ops[1] = GGML_OP_RESHAPE;
                    ops[2] = GGML_OP_REPEAT;
                    ops[3] = GGML_OP_GET_ROWS;
                    ops[4] = GGML_OP_MUL;
                }
            }

            if (!ggml_can_fuse_subgraph(cgraph, i, n_ops, ops, out_nodes, 1) ||
                    !ggml_cuda_check_fusion_memory_ranges(cgraph, i, n_ops, out_nodes, 1)) {
                continue;
            }

            ggml_tensor * mm_node    = cgraph->nodes[i];
            ggml_tensor * scale_node = op == GGML_OP_MUL_MAT ? cgraph->nodes[i + 1] : cgraph->nodes[i + 4];
            ggml_tensor * out_node   = with_bias ? cgraph->nodes[i + n_ops - 1] : scale_node;

            const ggml_tensor * scale = nullptr;
            if (op == GGML_OP_MUL_MAT) {
                scale = get_mul_mat_scale(scale_node, mm_node);
            } else {
                scale = get_mul_mat_id_scale(cgraph->nodes[i + 1], cgraph->nodes[i + 2], cgraph->nodes[i + 3], scale_node, mm_node);
            }
            if (!scale) {
                continue;
            }

            const ggml_tensor * bias = with_bias ? get_bias_tensor(out_node, scale_node, bias_op) : nullptr;
            if (with_bias && !bias) {
                continue;
            }
            if (with_bias && bias_op == GGML_OP_ADD && !ggml_are_same_shape(out_node->src[0], out_node->src[1])) {
                continue;
            }
            if (with_bias && bias_op == GGML_OP_ADD_ID && out_node->src[2] != mm_node->src[2]) {
                continue;
            }

            const ggml_tensor * src0 = mm_node->src[0];
            const ggml_tensor * src1 = mm_node->src[1];
            const ggml_tensor * ids  = mm_node->src[2];

            ggml_cuda_mm_fusion_args_host fusion_data{};
            fusion_data.x_bias  = bias;
            fusion_data.x_scale = scale;

#if !defined(GGML_USE_HIP)
            if (ggml_cuda_mul_mat_humming_fp8(*cuda_ctx, src0, src1, ids, out_node, &fusion_data)) {
                fused_mul_mat_vec = true;
                fused_node_count  = n_ops;
                break;
            }
#endif

            if (ggml_cuda_should_fuse_mul_mat_vec_q(mm_node)) {
                ggml_cuda_mul_mat_vec_q(*cuda_ctx, src0, src1, ids, out_node, &fusion_data);
                fused_mul_mat_vec = true;
                fused_node_count  = n_ops;
                break;
            }
        }
        if (fused_mul_mat_vec) {
            break;
        }
    }

    if (fused_mul_mat_vec) {
        return fused_node_count - 1;
    }

    // mul_mat + add
    for (ggml_op op : { GGML_OP_MUL_MAT, GGML_OP_MUL_MAT_ID }) {
        const ggml_op bias_op = op == GGML_OP_MUL_MAT ? GGML_OP_ADD : GGML_OP_ADD_ID;

        if (!ggml_can_fuse(cgraph, i, { op, bias_op })) {
            continue;
        }

        ggml_tensor * mm_node   = cgraph->nodes[i];
        ggml_tensor * bias_node = cgraph->nodes[i + 1];

        ggml_tensor * bias_tensor = nullptr;
        if (bias_op == GGML_OP_ADD) {
            if (bias_node->src[0] == mm_node) {
                bias_tensor = bias_node->src[1];
            } else if (bias_node->src[1] == mm_node) {
                bias_tensor = bias_node->src[0];
            } else {
                continue;
            }
        } else {
            if (bias_node->src[0] != mm_node) {
                continue;
            }
            bias_tensor = bias_node->src[1];
        }

        const ggml_tensor * src0 = mm_node->src[0];
        const ggml_tensor * src1 = mm_node->src[1];
        const ggml_tensor * ids  = mm_node->src[2];

        if (bias_op == GGML_OP_ADD_ID && bias_node->src[2] != ids) {
            continue;
        }

        if (bias_op == GGML_OP_ADD && !ggml_are_same_shape(bias_node->src[0], bias_node->src[1])) {
            continue;
        }

        ggml_cuda_mm_fusion_args_host fusion_data{};
        fusion_data.x_bias = bias_tensor;

        if (ggml_cuda_should_fuse_mul_mat_vec_f(mm_node)) {
            ggml_cuda_mul_mat_vec_f(*cuda_ctx, src0, src1, ids, bias_node, &fusion_data);
            fused_mul_mat_vec = true;
            fused_node_count  = 2;
            break;
        }

        if (ggml_cuda_should_fuse_mul_mat_vec_q(mm_node)) {
            ggml_cuda_mul_mat_vec_q(*cuda_ctx, src0, src1, ids, bias_node, &fusion_data);
            fused_mul_mat_vec = true;
            fused_node_count  = 2;
            break;
        }
    }

    if (fused_mul_mat_vec) {
        return fused_node_count - 1;
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_RMS_NORM, GGML_OP_MUL, GGML_OP_ROPE, GGML_OP_VIEW, GGML_OP_SET_ROWS }, {})) {
        ggml_cuda_op_rms_norm_mul_rope_fused(*cuda_ctx, node, cgraph->nodes[i + 1], cgraph->nodes[i + 2], cgraph->nodes[i + 4]);
        return 4;
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_RMS_NORM, GGML_OP_MUL, GGML_OP_ROPE }, {})) {
        ggml_cuda_op_rms_norm_mul_rope_fused(*cuda_ctx, node, cgraph->nodes[i + 1], cgraph->nodes[i + 2], nullptr);
        return 2;
    }

    // Gated RMS normalization: preserve the original per-row reduction and
    // F32 roundings, but avoid materializing the two intermediate products.
    if (node->op == GGML_OP_RMS_NORM && i + 3 < cgraph->n_nodes) {
        int unary_idx = i + 2;
        while (unary_idx < cgraph->n_nodes &&
                (cgraph->nodes[unary_idx]->op == GGML_OP_VIEW ||
                 cgraph->nodes[unary_idx]->op == GGML_OP_RESHAPE)) {
            ++unary_idx;
        }
        const int indices[] = {i, i + 1, unary_idx, unary_idx + 1};
        const ggml_op ops[] = {GGML_OP_RMS_NORM, GGML_OP_MUL, GGML_OP_UNARY, GGML_OP_MUL};
        const int outputs[] = {unary_idx + 1};
        if (ggml_can_fuse_subgraph_ext(cgraph, indices, 4, ops, outputs, 1)) {
            ggml_tensor * norm = cgraph->nodes[i + 1];
            ggml_tensor * unary = cgraph->nodes[unary_idx];
            ggml_tensor * dst = cgraph->nodes[unary_idx + 1];
            const ggml_tensor * x = node->src[0];
            const ggml_tensor * gamma = norm->src[1];
            const ggml_tensor * gate = unary->src[0];
            if (norm->src[0] == node && dst->src[0] == norm && dst->src[1] == unary &&
                    ggml_get_unary_op(unary) == GGML_UNARY_OP_SILU &&
                    x->type == GGML_TYPE_F32 && gamma->type == GGML_TYPE_F32 &&
                    gate->type == GGML_TYPE_F32 && dst->type == GGML_TYPE_F32 &&
                    (x->ne[0] == 256 || x->ne[0] == 128) &&
                    x->ne[2] == 1 && x->ne[3] == 1 &&
                    ggml_are_same_shape(x, gate) && ggml_are_same_shape(x, dst) &&
                    ggml_is_contiguous(x) && ggml_is_contiguous(dst) &&
                    ggml_is_contiguous(gamma) && gamma->ne[0] == x->ne[0] &&
                    ggml_nelements(gamma) == x->ne[0] &&
                    gate->nb[0] == sizeof(float) &&
                    (!ggml_cuda_tensors_overlap(dst, x) || dst->data == x->data) &&
                    !ggml_cuda_tensors_overlap(dst, gamma) &&
                    (!ggml_cuda_tensors_overlap(dst, gate) ||
                     (dst->data == gate->data && ggml_is_contiguous(gate)))) {
                const ggml_tensor * bf16_activation = nullptr;
#if !defined(GGML_USE_HIP)
                // Unlike the separate unary kernel, this fusion reads x, not
                // the intermediate normalized tensor sharing dst's allocation.
                // Compact writes remain forbidden if they overlap a real input.
                if (!(dst->flags & GGML_TENSOR_FLAG_OUTPUT) &&
                        !ggml_cuda_tensors_overlap(dst, x) && !ggml_cuda_tensors_overlap(dst, gate)) {
                    bf16_activation = ggml_cuda_find_bf16_projection_input(
                        cgraph, dst, ggml_cuda_info().devices[cuda_ctx->device].cc);
                }
#endif
                ggml_cuda_op_rms_norm_silu(*cuda_ctx, node, gamma, gate, dst, bf16_activation);
                return unary_idx + 1 - i;
            }
        }
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_RMS_NORM, GGML_OP_MUL, GGML_OP_ADD }, {})) {
        ggml_cuda_op_rms_norm_fused_add(*cuda_ctx, node, cgraph->nodes[i + 1], cgraph->nodes[i + 2]);
        return 2;
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_RMS_NORM, GGML_OP_MUL }, {})) {
        ggml_tensor * mul = cgraph->nodes[i + 1];
        bool retain_bf16 = false;
#if !defined(GGML_USE_HIP)
        // The normalized activation is kept as BF16 when every consumer takes
        // BF16 input directly: a BF16 GEMM (prefill widths only) or a Marlin
        // executor for a contract it serves (any width, so decode skips one
        // conversion launch per projection).
        const int cc = ggml_cuda_info().devices[cuda_ctx->device].cc;
        int bf16_consumers = 0;
        bool all_consumers_bf16_mm = !(mul->flags & GGML_TENSOR_FLAG_OUTPUT) &&
            mul->type == GGML_TYPE_F32 && ggml_is_contiguous(mul) &&
            bf16_mma_hardware_available(cc);
        for (int j = i + 2; all_consumers_bf16_mm && j < cgraph->n_nodes; ++j) {
            ggml_tensor * consumer = cgraph->nodes[j];
            for (int s = 0; s < GGML_MAX_SRC; ++s) {
                if (consumer->src[s] != mul) {
                    continue;
                }
                ++bf16_consumers;
                const ggml_tensor * weight = consumer->src[0];
                if (consumer->op != GGML_OP_MUL_MAT || s != 1 || weight == nullptr) {
                    all_consumers_bf16_mm = false;
                    break;
                }
                const bool bf16_gemm = weight->type == GGML_TYPE_BF16 && ggml_is_contiguous(weight) && mul->ne[1] > 16;
                const bool marlin =
                    (weight->type == GGML_TYPE_Q4_A32 && ggml_cuda_marlin_q4_a32_is_repacked(weight) &&
                     ggml_cuda_marlin_q4_a32_accepts_mul_mat(weight, mul, consumer->src[2], consumer, cc)) ||
                    (weight->type == GGML_TYPE_Q8_0_G128 && ggml_cuda_marlin_q8_g128_is_repacked(weight) &&
                     ggml_cuda_marlin_q8_g128_accepts_mul_mat(weight, mul, consumer->src[2], consumer, cc));
                if (!bf16_gemm && !marlin) {
                    all_consumers_bf16_mm = false;
                    break;
                }
            }
        }
        retain_bf16 = all_consumers_bf16_mm && bf16_consumers > 0 &&
            bf16_consumers == ggml_node_get_use_count(cgraph, i + 1);
        if (retain_bf16) {
            const auto inserted = cuda_ctx->humming_bf16_activation_uses.emplace(mul, bf16_consumers);
            GGML_ASSERT(inserted.second);
        }
#endif
        ggml_cuda_op_rms_norm_fused(*cuda_ctx, node, mul, retain_bf16);
        return 1;
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_SSM_CONV, GGML_OP_ADD, GGML_OP_UNARY }, { GGML_UNARY_OP_SILU })) {
        ggml_cuda_op_ssm_conv(*cuda_ctx, node, cgraph->nodes[i + 1], cgraph->nodes[i + 2]);
        return 2;
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_SSM_CONV, GGML_OP_UNARY }, { GGML_UNARY_OP_SILU })) {
        ggml_cuda_op_ssm_conv(*cuda_ctx, node, /*bias_add_node=*/ nullptr, cgraph->nodes[i + 1]);
        return 1;
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_UNARY, GGML_OP_MUL }, { GGML_UNARY_OP_SILU }) ||
        ggml_cuda_can_fuse(cgraph, i, { GGML_OP_UNARY, GGML_OP_MUL }, { GGML_UNARY_OP_SIGMOID }) ||
        ggml_cuda_can_fuse(cgraph, i, { GGML_OP_UNARY, GGML_OP_MUL }, { GGML_UNARY_OP_SOFTPLUS })) {
        ggml_tensor * mul = cgraph->nodes[i + 1];
        const ggml_tensor * projection_input = ggml_cuda_find_bf16_projection_input(
            cgraph, mul, ggml_cuda_info().devices[cuda_ctx->device].cc);
        ggml_cuda_op_unary_mul(*cuda_ctx, node, mul, projection_input);
        return 1;
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_UNARY, GGML_OP_SQR }, { GGML_UNARY_OP_RELU })) {
        ggml_cuda_op_relu_sqr(*cuda_ctx, node, cgraph->nodes[i + 1]);
        return 1;
    }

    if (ggml_cuda_can_fuse(cgraph, i, { GGML_OP_SCALE, GGML_OP_UNARY, GGML_OP_SCALE }, { GGML_UNARY_OP_TANH })) {
        ggml_cuda_op_softcap(*cuda_ctx, cgraph->nodes[i + 2], node);
        return 2;
    }

    return 0;
}


static void ggml_cuda_graph_evaluate_and_capture(ggml_backend_cuda_context * cuda_ctx, ggml_cgraph * cgraph, const bool use_cuda_graph, const bool cuda_graph_update_required, uint64_t graph_key) {
    bool graph_evaluated_or_captured = false;

    // flag used to determine whether it is an integrated_gpu
    const bool integrated            = ggml_cuda_info().devices[cuda_ctx->device].integrated;

    ggml_cuda_stream_context & stream_ctx = cuda_ctx->stream_context();
    bool                         is_concurrent_event_active = false;
    ggml_cuda_concurrent_event * concurrent_event           = nullptr;
    bool                         should_launch_concurrent_events = false;

    const auto try_launch_concurrent_event = [&](const ggml_tensor * node) {
        if (stream_ctx.concurrent_events.find(node) != stream_ctx.concurrent_events.end()) {
            concurrent_event = &stream_ctx.concurrent_events[node];

            is_concurrent_event_active = true;

            GGML_LOG_DEBUG("Launching %d streams at %s\n", concurrent_event->n_streams, node->name);

            cudaStream_t main_stream = cuda_ctx->stream();  // this should be stream 0
            GGML_ASSERT(cuda_ctx->curr_stream_no == 0);
            CUDA_CHECK(cudaEventRecord(concurrent_event->fork_event, main_stream));

            for (int i = 1; i <= concurrent_event->n_streams; ++i) {
                cudaStream_t stream = cuda_ctx->stream(cuda_ctx->device, i);
                CUDA_CHECK(cudaStreamWaitEvent(stream, concurrent_event->fork_event));
            }
        }
    };

    while (!graph_evaluated_or_captured) {
        // Only perform the graph execution if CUDA graphs are not enabled, or we are capturing the graph.
        // With the use of CUDA graphs, the execution will be performed by the graph launch.
        if (!use_cuda_graph || cuda_graph_update_required) {
            [[maybe_unused]] int prev_i = 0;

            if (stream_ctx.concurrent_events.size() > 0) {
                should_launch_concurrent_events = true;
                for (const auto & [tensor, event] : stream_ctx.concurrent_events) {
                    should_launch_concurrent_events = should_launch_concurrent_events && event.is_valid();
                }
            }

            if (should_launch_concurrent_events) {
                // Restore original node order within each concurrent region to enable fusion within streams

                std::unordered_map<const ggml_tensor *, int> node_to_idx;
                node_to_idx.reserve(cgraph->n_nodes);
                for (int i = 0; i < cgraph->n_nodes; ++i) {
                    node_to_idx[cgraph->nodes[i]] = i;
                }

                for (auto & [fork_node, event] : stream_ctx.concurrent_events) {
                    // Find positions of all nodes from this event in the current graph
                    std::vector<int> positions;
                    positions.reserve(event.original_order.size());

                    bool all_found = true;
                    for (const ggml_tensor * orig_node : event.original_order) {
                        auto it = node_to_idx.find(orig_node);
                        if (it != node_to_idx.end()) {
                            positions.push_back(it->second);
                        } else {
                            all_found = false;
                            break;
                        }
                    }

                    if (!all_found || positions.size() != event.original_order.size()) {
                        continue;
                    }

                    // Sort positions to get contiguous range
                    std::vector<int> sorted_positions = positions;
                    std::sort(sorted_positions.begin(), sorted_positions.end());

                    bool is_contiguous = true;
                    for (size_t i = 1; i < sorted_positions.size(); ++i) {
                        if (sorted_positions[i] != sorted_positions[i-1] + 1) {
                            is_contiguous = false;
                            break;
                        }
                    }

                    if (!is_contiguous) {
                        continue;
                    }

                    // Restore original order at the sorted positions
                    int start_pos = sorted_positions[0];
                    for (size_t i = 0; i < event.original_order.size(); ++i) {
                        cgraph->nodes[start_pos + i] = const_cast<ggml_tensor *>(event.original_order[i]);
                    }
                }
            } else {
                stream_ctx.concurrent_events.clear();
            }

            for (int i = 0; i < cgraph->n_nodes; i++) {
                ggml_tensor * node = cgraph->nodes[i];
                if (is_concurrent_event_active) {
                    GGML_ASSERT(concurrent_event);

                    if (node == concurrent_event->join_node) {
                        cuda_ctx->curr_stream_no = 0;
                        for (int i = 1; i <= concurrent_event->n_streams; ++i) {
                            // Wait on join events of forked streams in the main stream
                            CUDA_CHECK(cudaEventRecord(concurrent_event->join_events[i - 1],
                                                       cuda_ctx->stream(cuda_ctx->device, i)));
                            CUDA_CHECK(cudaStreamWaitEvent(cuda_ctx->stream(), concurrent_event->join_events[i - 1]));
                        }

                        is_concurrent_event_active = false;
                        concurrent_event           = nullptr;
                    } else {
                        GGML_ASSERT (concurrent_event->stream_mapping.find(node) != concurrent_event->stream_mapping.end());
                        cuda_ctx->curr_stream_no = concurrent_event->stream_mapping[node];
                        GGML_LOG_DEBUG("Setting stream no to %d for node %s\n", cuda_ctx->curr_stream_no, node->name);
                    }
                } else if (i - prev_i > 1) {
                    //the previous node was fused
                    const ggml_tensor * prev_node = cgraph->nodes[i - 1];
                    try_launch_concurrent_event(prev_node);

                    if (is_concurrent_event_active) {
                        cuda_ctx->curr_stream_no = concurrent_event->stream_mapping[node];
                        GGML_LOG_DEBUG("Setting stream no to %d for node %s\n", cuda_ctx->curr_stream_no, node->name);
                    }
                }

                prev_i = i;

                if (ggml_cuda_is_view_or_noop(node)) {
                    continue;
                }

                if ((node->flags & GGML_TENSOR_FLAG_COMPUTE) == 0) {
                    continue;
                }

                int nodes_to_skip = ggml_cuda_try_fuse(cuda_ctx, cgraph, i);

                if (nodes_to_skip != 0) {
#ifdef GGML_CUDA_DEBUG
                    const int last_fused = i + nodes_to_skip;
                    GGML_LOG_INFO("nodes_fused: %d, first: %s (%s), last: %s (%s)\n",
                            nodes_to_skip + 1, ggml_op_name(node->op), node->name,
                            ggml_op_name(cgraph->nodes[last_fused]->op), cgraph->nodes[last_fused]->name);
#endif
                    i += nodes_to_skip;
                    continue;
                }
#ifndef NDEBUG
                // On integrated GPUs (APUs, e.g. RDNA3.5) the scheduler may place a
                // node's output on the host-visible buffer, which the compute path
                // handles. Allow that here, mirroring the src-tensor check below.
                assert(node->buffer->buft == ggml_backend_cuda_buffer_type(cuda_ctx->device) ||
                       (integrated && ggml_backend_buft_is_cuda_host(node->buffer->buft)));
                for (int j = 0; j < GGML_MAX_SRC; j++) {
                    if (node->src[j] != nullptr) {
                        assert(node->src[j]->buffer);
                        assert(node->src[j]->buffer->buft == ggml_backend_cuda_buffer_type(cuda_ctx->device) ||
                               (integrated && ggml_backend_buft_is_cuda_host(node->src[j]->buffer->buft)));
                    }
                }
#else
                GGML_UNUSED(integrated);
#endif  // NDEBUG

                bool ok = ggml_cuda_compute_forward(*cuda_ctx, node);
                if (!ok) {
                    GGML_LOG_ERROR("%s: op not supported %s (%s)\n", __func__, node->name, ggml_op_name(node->op));
                }
                GGML_ASSERT(ok);

                if (!is_concurrent_event_active) {
                    try_launch_concurrent_event(node);
               }
            }
        }

#ifdef USE_CUDA_GRAPH
        ggml_cuda_graph * graph = cuda_ctx->cuda_graph(graph_key);
        if (use_cuda_graph && cuda_graph_update_required) { // End CUDA graph capture
            if (graph->graph != nullptr) {
                CUDA_CHECK(cudaGraphDestroy(graph->graph));
                graph->graph = nullptr;
            }

            CUDA_CHECK(cudaStreamEndCapture(cuda_ctx->stream(), &graph->graph));
            ++graph->actual_capture_count;
            if (graph->actual_capture_start_us != 0) {
                graph->actual_capture_cpu_us += uint64_t(std::max<int64_t>(
                        0, ggml_time_us() - int64_t(graph->actual_capture_start_us)));
                graph->actual_capture_start_us = 0;
            }
            graph_evaluated_or_captured = true; // CUDA graph has been captured

            std::lock_guard<std::mutex> lock(ggml_cuda_lock);
            if (ggml_cuda_lock_counter.fetch_sub(1, std::memory_order_relaxed) == 1) {
                ggml_cuda_lock_cv.notify_all();
            }
        } else {
            graph_evaluated_or_captured = true; // ggml graph has been directly evaluated
        }
    }

    if (use_cuda_graph) {
        ggml_cuda_graph * graph = cuda_ctx->cuda_graph(graph_key);
        if (graph->instance == nullptr) { // Create executable graph from captured graph.
            const int64_t start_us = ggml_time_us();
            CUDA_CHECK(cudaGraphInstantiate(&graph->instance, graph->graph, NULL, NULL, 0));
            ++graph->actual_instantiate_count;
            graph->actual_instantiate_cpu_us += uint64_t(std::max<int64_t>(
                    0, ggml_time_us() - start_us));
        }
        if (cuda_graph_update_required) { // Update graph executable
            ggml_cuda_graph_update_executable(cuda_ctx, graph_key);
        }
        // Launch graph
        const int64_t start_us = ggml_time_us();
        CUDA_CHECK(cudaGraphLaunch(graph->instance, cuda_ctx->stream()));
        ++graph->actual_launch_count;
        graph->actual_launch_cpu_us += uint64_t(std::max<int64_t>(
                0, ggml_time_us() - start_us));
        ggml_cuda_graph_diagnostics_log(*graph, graph_key);
#else
        GGML_UNUSED(graph_key);
        graph_evaluated_or_captured = true;
#endif  // USE_CUDA_GRAPH
    }
}

#ifdef USE_CUDA_GRAPH
static bool ggml_cuda_graph_set_enabled(ggml_backend_cuda_context * cuda_ctx, uint64_t graph_key) {
    ggml_cuda_graph * graph = cuda_ctx->cuda_graph(graph_key);

    if (graph->graph == nullptr) {
        if (ggml_cuda_info().devices[cuda_ctx->device].cc < GGML_CUDA_CC_VOLTA) {
            // is_enabled() honors GGML_CUDA_FORCE_GRAPHS over this flag — don't log "disabling"
            // when the override is active (it fires per graph key and reads as the flag not
            // working; P100 A/B nearly misfiled over exactly that).
            static const bool force_cuda_graphs = (getenv("GGML_CUDA_FORCE_GRAPHS") != nullptr);
            if (!graph->disable_due_to_gpu_arch && !force_cuda_graphs) {
                GGML_LOG_DEBUG("%s: disabling CUDA graphs due to GPU architecture "
                               "(set GGML_CUDA_FORCE_GRAPHS=1 to override)\n", __func__);
            }
            graph->disable_due_to_gpu_arch = true;
        }
    }

    return graph->is_enabled();
}
#endif // USE_CUDA_GRAPH

static enum ggml_status ggml_backend_cuda_graph_compute(ggml_backend_t backend, ggml_cgraph * cgraph) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;

    ggml_cuda_set_device(cuda_ctx->device);
    if (!cuda_ctx->external_capture) {
        ggml_cuda_wait_uploads(cuda_ctx->stream());
    }

#if !defined(GGML_USE_HIP)
    // Humming projections in one graph can consume the same activation (for
    // example QKV and its gate). Reset the per-evaluation identity cache here;
    // a captured graph still contains the one required conversion on replay.
    for (auto & input : cuda_ctx->humming_inputs) {
        input.source = nullptr;
        input.source_count = 0;
    }
    for (auto & q8 : cuda_ctx->mmq_q8_activations) {
        q8.source = nullptr;
    }
    cuda_ctx->mmq_q8_reuse_requests.clear();
    cuda_ctx->humming_bf16_activations.clear();
    cuda_ctx->humming_bf16_activation_uses.clear();
    cuda_ctx->int8_channel_activations.clear();
    cuda_ctx->bf16_glu_outputs.clear();
    cuda_ctx->humming_prepared_active.clear();

    ggml_cuda_canonicalize_unserved_marlin_weights(cuda_ctx, cgraph);
#endif
    cuda_ctx->precomputed_ssm_convs.clear();

    // VBR S5: if a KV degrade wave is in flight on the side stream, GPU-wait on it here (before
    // any capture/launch) so this graph reads the flipped tensors post-transcode. Host never blocks.
    ggml_cuda_vbr_fence_consume(cuda_ctx->device, cuda_ctx->stream());

    bool use_cuda_graph             = false;
    bool cuda_graph_update_required = false;
    uint64_t graph_key = 0;

    if (cuda_ctx->external_capture) {
        // The meta backend is recording the whole step on our stream: plain launches only.
        try {
            ggml_cuda_graph_evaluate_and_capture(cuda_ctx, cgraph, /*use_cuda_graph =*/ false, /*cuda_graph_update_required =*/ false, 0);
        } catch (const ggml_cuda_pool_alloc_failure &) {
            GGML_LOG_ERROR("%s: CUDA pool allocation failed (out of VRAM) during step capture\n", __func__);
            return GGML_STATUS_ALLOC_FAILED;
        }
        return GGML_STATUS_SUCCESS;
    }

#ifdef USE_CUDA_GRAPH
    graph_key = ggml_cuda_graph_get_key(cgraph);

    ggml_cuda_graph_set_enabled(cuda_ctx, graph_key);

    ggml_cuda_graph * graph = cuda_ctx->cuda_graph(graph_key);
    if (graph->is_enabled()) {
        const bool graph_compatible = ggml_cuda_graph_check_compability(cgraph);
        if (graph_compatible) {
            const bool properties_changed = ggml_cuda_graph_update_required(cuda_ctx, cgraph, graph_key);

            if (!graph->warmup_complete) {
                // Warmup: need at least 2 calls with no property change on the 2nd call
                if (!properties_changed) {
                    graph->warmup_complete = true;
                    GGML_LOG_DEBUG("%s: CUDA graph warmup complete\n", __func__);
                    use_cuda_graph = true;
                    cuda_graph_update_required = true;
                }
                // else: properties changed or first call - execute directly (use_cuda_graph stays false)
            } else {
                // Post-warmup: normal CUDA graph operation
                if (properties_changed) {
                    // Properties changed - reset warmup, execute directly until stable again
                    graph->warmup_complete = false;
                    GGML_LOG_DEBUG("%s: CUDA graph warmup reset\n", __func__);
                } else {
                    use_cuda_graph = true;
                    cuda_graph_update_required = graph->instance == nullptr;
                }
            }
        }
    }
#endif // USE_CUDA_GRAPH

    if (use_cuda_graph && cuda_graph_update_required) {
        // Start CUDA graph capture
        {
            std::lock_guard<std::mutex> lock(ggml_cuda_lock);
            ggml_cuda_lock_counter.fetch_add(1, std::memory_order_relaxed);
        }

        CUDA_CHECK(cudaStreamBeginCapture(cuda_ctx->stream(), cudaStreamCaptureModeRelaxed));
        cuda_ctx->cuda_graph(graph_key)->actual_capture_start_us = uint64_t(ggml_time_us());
    }

    try {
        ggml_cuda_graph_evaluate_and_capture(cuda_ctx, cgraph, use_cuda_graph, cuda_graph_update_required, graph_key);
    } catch (const ggml_cuda_pool_alloc_failure &) {
#ifdef USE_CUDA_GRAPH
        if (use_cuda_graph && cuda_graph_update_required) {
            // A capture owns one global CUDA-pool lock count until EndCapture. The
            // normal evaluator releases it; the exceptional path must do the same.
            cudaGraph_t captured_graph = nullptr;
            const cudaError_t err = cudaStreamEndCapture(cuda_ctx->stream(), &captured_graph);
            if (err == cudaSuccess && captured_graph != nullptr) {
                // This is already a recoverable allocation-failure path. Do not
                // turn a secondary graph-cleanup failure into a process abort.
                (void) cudaGraphDestroy(captured_graph);
            } else if (err != cudaSuccess) {
                (void) cudaGetLastError();
            }

            std::lock_guard<std::mutex> lock(ggml_cuda_lock);
            if (ggml_cuda_lock_counter.fetch_sub(1, std::memory_order_relaxed) == 1) {
                ggml_cuda_lock_cv.notify_all();
            }
        }
#endif
        GGML_LOG_ERROR("%s: CUDA pool allocation failed (out of VRAM), failing graph compute\n", __func__);
        return GGML_STATUS_ALLOC_FAILED;
    }

    return GGML_STATUS_SUCCESS;
}

static void ggml_backend_cuda_event_record(ggml_backend_t backend, ggml_backend_event_t event) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *)backend->context;

    ggml_cuda_set_device(cuda_ctx->device);
    CUDA_CHECK(cudaEventRecord((cudaEvent_t)event->context, cuda_ctx->stream()));
}

static void ggml_backend_cuda_event_wait(ggml_backend_t backend, ggml_backend_event_t event) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *)backend->context;

    if (ggml_backend_is_cuda(backend)) {
        // ROCm requires current device to match the stream's device for hipStreamWaitEvent.
        // In pipeline-parallel multi-GPU, the scheduler alternates between devices and may
        // call event_wait with a stale current device from the previous split.
        ggml_cuda_set_device(cuda_ctx->device);
        CUDA_CHECK(cudaStreamWaitEvent(cuda_ctx->stream(), (cudaEvent_t)event->context, 0));
    } else {
#if 0
        // untested
        auto wait_fn = [](void * user_data) {
            ggml_backend_event_t event = (ggml_backend_event_t)user_data;
            ggml_backend_event_synchronize(event);
        };

        CUDA_CHECK(cudaLaunchHostFunc(cuda_ctx->stream(), wait_fn, event));
#endif
        GGML_ABORT("fatal error");
    }
}

static void ggml_backend_cuda_graph_optimize(ggml_backend_t backend, ggml_cgraph * cgraph, ggml_backend_graph_optimize_params * params) {
    ggml_backend_cuda_context * cuda_ctx = (ggml_backend_cuda_context *) backend->context;

    static const bool disable_fusion = getenv("GGML_CUDA_DISABLE_FUSION") != nullptr && std::atoi(getenv("GGML_CUDA_DISABLE_FUSION"));
    if (!disable_fusion) {
        for (int i = 0; i < cgraph->n_nodes; ++i) {
            if (cgraph->nodes[i]->op != GGML_OP_MUL) {
                continue;
            }

            ggml_cuda_moe_weighted_reduction_match match;
            if (!ggml_cuda_match_moe_weighted_reduction(cgraph, i, match)) {
                continue;
            }

            params->add_alloc_dep(params->user_data, const_cast<ggml_tensor *>(match.experts), match.dst);
            params->add_alloc_dep(params->user_data, const_cast<ggml_tensor *>(match.weights), match.dst);
            if (match.expert_scale != nullptr) {
                params->add_alloc_dep(
                    params->user_data, const_cast<ggml_tensor *>(match.expert_scale), match.dst);
            }
            i += match.node_count - 1;
        }
    }

#ifdef USE_CUDA_GRAPH
    const uint64_t graph_key = ggml_cuda_graph_get_key(cgraph);
    const bool use_cuda_graph = ggml_cuda_graph_set_enabled(cuda_ctx, graph_key);
#else
    const bool use_cuda_graph = false;
    GGML_UNUSED(cuda_ctx);
    GGML_UNUSED(cgraph);
#endif

    static bool enable_graph_optimization = [] {
        const char * env     = getenv("GGML_CUDA_GRAPH_OPT");
        return env != nullptr && atoi(env) == 1;
    }();

    if (!enable_graph_optimization) {
        return;
    }

    ggml_cuda_stream_context & stream_context = cuda_ctx->stream_context();
    stream_context.reset();

    if (!use_cuda_graph || ggml_backend_cuda_get_device_count() != 1) {
        return;
    }

    // number of out-degrees for a particular node
    std::unordered_map<const ggml_tensor *, int> fan_out;
    // reverse mapping of node to index in the cgraph
    std::unordered_map<const ggml_tensor *, int> node_indices;

    const auto & is_noop = [](const ggml_tensor * node) -> bool {
        return ggml_is_empty(node) || node->op == GGML_OP_NONE || node->op == GGML_OP_RESHAPE ||
               node->op == GGML_OP_TRANSPOSE || node->op == GGML_OP_VIEW || node->op == GGML_OP_PERMUTE;
    };

    const auto & depends_on = [](const ggml_tensor * dst, const ggml_tensor * src) -> bool {
        for (uint32_t s = 0; s < GGML_MAX_SRC; ++s) {
            if (dst->src[s] == src) {
                return true;
            }
        }
        // implicit dependency if they view the same tensor
        const ggml_tensor * dst2 = dst->view_src ? dst->view_src : dst;
        const ggml_tensor * src2 = src->view_src ? src->view_src : src;
        if (dst2 == src2) {
            return true;
        }
        return false;
    };

    for (int node_idx = 0; node_idx < cgraph->n_nodes; node_idx++) {
        const ggml_tensor * node = cgraph->nodes[node_idx];
        node_indices[node]       = node_idx;

        if (is_noop(node)) {
            continue;
        }
        for (int src_idx = 0; src_idx < GGML_MAX_SRC; ++src_idx) {
            const ggml_tensor * src = cgraph->nodes[node_idx]->src[src_idx];
            //TODO: check why nrows > 1 fails
            if (node && !is_noop(node) && ggml_nrows(node) <= 1) {
                fan_out[src] += 1;
            }
        }
    }

    // Target Q, K, V for concurrency
    // this is a more general way to find nodes which can be candidates for concurrency (although it has not been tested for anything else):
    // 1. find fan-out (fork) nodes where the same input is used at least N times (in QKV, it would be "attn-norm")
    // 2. find the join node, where 2 or more of the outputs are required (in QKV, this would "KQ" or "flash-attn")
    // 3. account for all branches from the fork to the join
    // 4. To extend lifetimes of the tensors, we interleave the branches (see below for more details)
    // 5. save the original cgraph and restore it in graph_compute, to enable fusion within streams
    // See discussion: https://github.com/ggml-org/llama.cpp/pull/16991#issuecomment-3522620030

    const int min_fan_out = 3;
    const int max_fan_out = 3;

    // store {fork_idx, join_idx}
    std::vector<std::pair<int, int>> concurrent_node_ranges;

    for (const auto & [root_node, count] : fan_out) {
        if (count >= min_fan_out && count <= max_fan_out) {
            const int root_node_idx = node_indices[root_node];

            // only optimize for attn_norm
            // TODO: make this more generic
            if (!strstr(root_node->name, "attn_norm")) {
                continue;
            }

            bool is_part_of_event = false;
            for (const auto & [start, end] : concurrent_node_ranges) {
                if (root_node_idx >= start && root_node_idx <= end) {
                    is_part_of_event = true;
                }
            }

            if (is_part_of_event) {
                continue;
            }

            std::vector<std::vector<const ggml_tensor *>> nodes_per_branch;
            for (int i = root_node_idx + 1; i < cgraph->n_nodes; ++i) {
                const ggml_tensor * node = cgraph->nodes[i];
                if (!is_noop(node) && depends_on(node, root_node)) {
                    nodes_per_branch.push_back({ node });
                }
            }

            GGML_ASSERT(nodes_per_branch.size() == (size_t) count);

            //find the join point
            const ggml_tensor * join_node = nullptr;

            const auto & belongs_to_branch = [&](const ggml_tensor *                      node,
                                                 const std::vector<const ggml_tensor *> & branch) -> bool {
                for (const ggml_tensor * n : branch) {
                    if (depends_on(node, n)) {
                        return true;
                    }
                }
                return false;
            };

            for (int i = root_node_idx + 1; i < cgraph->n_nodes; ++i) {
                const ggml_tensor * curr_node = cgraph->nodes[i];

                int num_joins = 0;
                for (size_t branch_idx = 0; branch_idx < nodes_per_branch.size(); branch_idx++) {
                    if (belongs_to_branch(curr_node, nodes_per_branch[branch_idx])) {
                        num_joins++;
                    }
                }

                if (num_joins >= 2) {
                    join_node = curr_node;
                    break;
                }

                bool found_branch = false;
                for (size_t branch_idx = 0; branch_idx < nodes_per_branch.size(); branch_idx++) {
                    std::vector<const ggml_tensor *> & branch_vec = nodes_per_branch[branch_idx];
                    if (belongs_to_branch(curr_node, branch_vec)) {
                        //continue accumulating
                        if (std::find(branch_vec.begin(), branch_vec.end(), curr_node) == branch_vec.end()) {
                            branch_vec.push_back(curr_node);
                        }
                        found_branch = true;
                    }
                }

                if (!found_branch && is_noop(curr_node)) {
                    // we can put it in any branch because it will be ignored
                    nodes_per_branch[0].push_back({ curr_node });
                }
            }

            if (join_node) {
                //Create ggml_cuda_concurrent_event
                ggml_cuda_concurrent_event concurrent_event(nodes_per_branch.size());
                concurrent_event.join_node = join_node;

                for (size_t branch_idx = 0; branch_idx < nodes_per_branch.size(); branch_idx++) {
                    for (const ggml_tensor * n : nodes_per_branch[branch_idx]) {
                        concurrent_event.stream_mapping[n] = branch_idx + 1;
                    }
                }

                int fork_node_idx = node_indices[root_node];
                int join_node_idx = node_indices[join_node];

                int       current_branch_idx = 0;
                int       current_node_idx   = fork_node_idx + 1;
                const int n_branches         = nodes_per_branch.size();

                int total_branch_nodes = 0;
                for (std::vector<const ggml_tensor *> branch_nodes : nodes_per_branch) {
                    total_branch_nodes += branch_nodes.size();
                }

                // there are other nodes in the middle which are unaccounted for
                // usually (cpy) nodes, then ignore this fork
                if (join_node_idx - fork_node_idx - 1 != total_branch_nodes) {
                    GGML_LOG_DEBUG(
                        "Skipping %s because the number of nodes in the middle is not equal to the total number of "
                        "branch nodes %d != %d\n",
                        root_node->name, join_node_idx - fork_node_idx - 1, total_branch_nodes);
                    continue;
                }

                // Save the original order of nodes in this region before interleaving
                // This is used later to restore grouping for fusion within streams
                concurrent_event.original_order.reserve(total_branch_nodes);
                for (int i = fork_node_idx + 1; i < join_node_idx; ++i) {
                    concurrent_event.original_order.push_back(cgraph->nodes[i]);
                }

                std::unordered_map<const ggml_tensor *, ggml_cuda_concurrent_event> & concurrent_events = cuda_ctx->stream_context().concurrent_events;
                GGML_ASSERT(concurrent_events.find(root_node) == concurrent_events.end());
                concurrent_events.emplace(root_node, std::move(concurrent_event));
                GGML_LOG_DEBUG("Adding stream at node %s %p\n", root_node->name, root_node);
                concurrent_node_ranges.emplace_back(fork_node_idx, join_node_idx);

                // interleave tensors to extend lifetimes so that ggml graph doesn't recycle them
                // example transformation:
                // [attn-norm, QMul, QNorm, QRope, KMul, KNorm, KRope, VMul, attn] ->
                // [attn-norm, QMul, KMul, VMul, QNorm, VNorm, QRope, KRope, attn]
                while (current_node_idx < join_node_idx) {
                    std::vector<const ggml_tensor *> & branch_nodes = nodes_per_branch[current_branch_idx];

                    bool has_node = false;
                    for (std::vector<const ggml_tensor *> branch_node : nodes_per_branch) {
                        has_node |= branch_node.size() > 0;
                    }

                    GGML_ASSERT(has_node);

                    if (branch_nodes.empty()) {
                        current_branch_idx = (current_branch_idx + 1) % n_branches;
                        continue;
                    }

                    cgraph->nodes[current_node_idx] = const_cast<ggml_tensor *>(branch_nodes.front());
                    current_node_idx++;
                    branch_nodes.erase(branch_nodes.begin());

                    // append all empty nodes
                    while (!branch_nodes.empty() && is_noop(branch_nodes.front())) {
                        cgraph->nodes[current_node_idx] = const_cast<ggml_tensor *>(branch_nodes.front());
                        current_node_idx++;
                        branch_nodes.erase(branch_nodes.begin());
                    }

                    current_branch_idx = (current_branch_idx + 1) % n_branches;
                }
            }
        }
    }
}

static const ggml_backend_i ggml_backend_cuda_interface = {
    /* .get_name                = */ ggml_backend_cuda_get_name,
    /* .free                    = */ ggml_backend_cuda_free,
    /* .set_tensor_async        = */ ggml_backend_cuda_set_tensor_async,
    /* .get_tensor_async        = */ ggml_backend_cuda_get_tensor_async,
    /* .set_tensor_2d_async     = */ ggml_backend_cuda_set_tensor_2d_async,
    /* .get_tensor_2d_async     = */ ggml_backend_cuda_get_tensor_2d_async,
    /* .cpy_tensor_async        = */ ggml_backend_cuda_cpy_tensor_async,
    /* .synchronize             = */ ggml_backend_cuda_synchronize,
    /* .graph_plan_create       = */ NULL,
    /* .graph_plan_free         = */ NULL,
    /* .graph_plan_update       = */ NULL,
    /* .graph_plan_compute      = */ NULL,
    /* .graph_compute           = */ ggml_backend_cuda_graph_compute,
    /* .event_record            = */ ggml_backend_cuda_event_record,
    /* .event_wait              = */ ggml_backend_cuda_event_wait,
    /* .graph_optimize          = */ ggml_backend_cuda_graph_optimize,
};

static ggml_guid_t ggml_backend_cuda_guid() {
    static ggml_guid guid = { 0x2c, 0xdd, 0xe8, 0x1c, 0x65, 0xb3, 0x65, 0x73, 0x6a, 0x12, 0x88, 0x61, 0x1c, 0xc9, 0xdc, 0x25 };
    return &guid;
}

bool ggml_backend_is_cuda(ggml_backend_t backend) {
    return backend != NULL && ggml_guid_matches(backend->guid, ggml_backend_cuda_guid());
}

int ggml_backend_cuda_get_device_count() {
    return ggml_cuda_info().device_count;
}

static std::string ggml_cuda_device_description(int device) {
    cudaDeviceProp prop;
    CUDA_CHECK(cudaGetDeviceProperties(&prop, ggml_cuda_get_physical_device(device)));

    const ggml_cuda_device_info & info = ggml_cuda_info();
    std::string description = prop.name;
    if (info.device_count > info.physical_device_count) {
        description += " (dev p" + std::to_string(info.devices[device].physical_device) +
                       "/v" + std::to_string(info.devices[device].virtual_index) + ")";
    }
    return description;
}

void ggml_backend_cuda_get_device_description(int device, char * description, size_t description_size) {
    snprintf(description, description_size, "%s", ggml_cuda_device_description(device).c_str());
}

static int ggml_cuda_physical_device_share_count(int device) {
    const ggml_cuda_device_info & info = ggml_cuda_info();
    GGML_ASSERT(device >= 0 && device < info.device_count);
    return info.devices[device].physical_share_count;
}

void ggml_backend_cuda_get_device_memory(int device, size_t * free, size_t * total) {
    ggml_cuda_set_device(device);

    CUDA_CHECK(cudaMemGetInfo(free, total));

    // virtual devices sharing one physical GPU share its memory pool; split it between them
    const int share_count = ggml_cuda_physical_device_share_count(device);
    *free  /= share_count;
    *total /= share_count;
}

bool ggml_backend_cuda_register_host_buffer(void * buffer, size_t size) {
    if (getenv("GGML_CUDA_REGISTER_HOST") == nullptr) {
        return false;
    }

#if CUDART_VERSION >= 11010 || defined(GGML_USE_MUSA) || defined(GGML_USE_HIP)
    cudaError_t err = cudaHostRegister(buffer, size, cudaHostRegisterPortable | cudaHostRegisterReadOnly);
    if (err != cudaSuccess) {
        // clear the error
        (void)cudaGetLastError();

        GGML_LOG_DEBUG("%s: failed to register %.2f MiB of pinned memory: %s\n", __func__,
                           size / 1024.0 / 1024.0, cudaGetErrorString(err));
        return false;
    }
    return true;
#else
    GGML_UNUSED(buffer);
    GGML_UNUSED(size);
    return false;
#endif // CUDART_VERSION >= 11010 || defined(GGML_USE_MUSA)
}

void ggml_backend_cuda_unregister_host_buffer(void * buffer) {
    if (getenv("GGML_CUDA_REGISTER_HOST") == nullptr) {
        return;
    }

    cudaError_t err = cudaHostUnregister(buffer);
    if (err != cudaSuccess) {
        // clear the error
        (void)cudaGetLastError();
    }
}


// backend device

struct ggml_backend_cuda_device_context {
    int device;
    std::string name;
    std::string description;
    std::string pci_bus_id;
    int op_offload_min_batch_size;
};

static const char * ggml_backend_cuda_device_get_name(ggml_backend_dev_t dev) {
    ggml_backend_cuda_device_context * ctx = (ggml_backend_cuda_device_context *)dev->context;
    return ctx->name.c_str();
}

static const char * ggml_backend_cuda_device_get_description(ggml_backend_dev_t dev) {
    ggml_backend_cuda_device_context * ctx = (ggml_backend_cuda_device_context *)dev->context;
    return ctx->description.c_str();
}

#if defined(__linux__)
// Helper function to get available memory from /proc/meminfo for UMA systems
static bool ggml_backend_cuda_get_available_uma_memory(long * available_memory_kb, long * free_swap_kb) {
    FILE * meminfo_file = nullptr;
    // 2KB buffer for reading /proc/meminfo since it does not report size info, should be enough
    const size_t BUFFER_SIZE = 2048;
    auto file_buffer = std::make_unique<char[]>(BUFFER_SIZE);
    size_t bytes_read = 0;
    long huge_tlb_total_pages = -1;
    long huge_tlb_free_pages = -1;
    long huge_tlb_page_size = -1;

    if (available_memory_kb == nullptr || free_swap_kb == nullptr) {
        return false;
    }

    meminfo_file = fopen("/proc/meminfo", "r");
    if (meminfo_file == nullptr) {
        GGML_LOG_ERROR("%s: failed to open /proc/meminfo\n", __func__);
        return false;
    }

    // Read file into buffer
    bytes_read = fread(file_buffer.get(), 1, BUFFER_SIZE - 1, meminfo_file);
    fclose(meminfo_file);

    if (bytes_read == 0) {
        GGML_LOG_ERROR("%s: failed to read from /proc/meminfo\n", __func__);
        return false;
    }
    file_buffer[bytes_read] = '\0';

    *available_memory_kb = -1;
    *free_swap_kb = -1;

    // Parse the file buffer line by line
    char * line = file_buffer.get();
    char * line_next;
    while (line < file_buffer.get() + bytes_read) {
        // Find the end of the current line
        line_next = strchr(line, '\n');
        if (line_next != nullptr) {
            *line_next = '\0';
            line_next++;
        } else {
            line_next = file_buffer.get() + bytes_read;
        }

        long value;
        if (sscanf(line, "MemAvailable: %ld kB", &value) == 1) {
            *available_memory_kb = value;
        } else if (sscanf(line, "SwapFree: %ld kB", &value) == 1) {
            *free_swap_kb = value;
        } else if (sscanf(line, "HugePages_Total: %ld", &value) == 1) {
            huge_tlb_total_pages = value;
        } else if (sscanf(line, "HugePages_Free: %ld", &value) == 1) {
            huge_tlb_free_pages = value;
        } else if (sscanf(line, "Hugepagesize: %ld kB", &value) == 1) {
            huge_tlb_page_size = value;
        }

        line = line_next;
    }

    if (huge_tlb_total_pages != 0 && huge_tlb_total_pages != -1) {
        *available_memory_kb = huge_tlb_free_pages * huge_tlb_page_size;

        // Hugetlbfs pages are not swappable.
        *free_swap_kb = 0;
    }

    GGML_LOG_DEBUG("%s: final available_memory_kb: %ld\n", __func__, *available_memory_kb);
    return true;
}
#endif // defined(__linux__)

static void ggml_backend_cuda_device_get_memory(ggml_backend_dev_t dev, size_t * free, size_t * total) {
    ggml_backend_cuda_device_context * ctx = (ggml_backend_cuda_device_context *)dev->context;
    ggml_cuda_set_device(ctx->device);
    // a memory query must never kill the process: on a device squeezed below the CUDA
    // context floor (~300-500 MiB), cudaMemGetInfo returns OOM for a NEW process before
    // it has allocated a single byte — report 0 free so the caller's normal failure path
    // produces an honest error instead of an abort (co-tenancy race loser)
    const cudaError_t err = cudaMemGetInfo(free, total);
    if (err != cudaSuccess) {
        GGML_LOG_WARN("%s: cudaMemGetInfo failed on device %d (%s) — reporting 0 free\n",
                __func__, ctx->device, cudaGetErrorString(err));
        (void) cudaGetLastError(); // clear the sticky error
        *free  = 0;
        *total = 0;
        return;
    }

// ref: https://github.com/ggml-org/llama.cpp/pull/17368
#if defined(__linux__) && !defined(GGML_USE_HIP)
    // Check if this is a UMA (Unified Memory Architecture) system
    cudaDeviceProp prop;
    CUDA_CHECK(cudaGetDeviceProperties(&prop, ggml_cuda_get_physical_device(ctx->device)));

    // Check if UMA is explicitly enabled via environment variable
    bool uma_env = getenv("GGML_CUDA_ENABLE_UNIFIED_MEMORY") != nullptr;
    bool is_uma = prop.integrated > 0 || uma_env;

    if (is_uma) {
        // For UMA systems (like DGX Spark), use system memory info
        long available_memory_kb = 0;
        long free_swap_kb = 0;

        if (ggml_backend_cuda_get_available_uma_memory(&available_memory_kb, &free_swap_kb) && available_memory_kb > 0) {
            *free = (size_t)available_memory_kb * 1024;
        } else {
            GGML_LOG_ERROR("%s: /proc/meminfo reading failed, using cudaMemGetInfo\n", __func__);
        }
    }
#endif // defined(__linux__) && !defined(GGML_USE_HIP)

    // virtual devices sharing one physical GPU share its memory pool; split it between them
    const int share_count = ggml_cuda_physical_device_share_count(ctx->device);
    *free  /= share_count;
    *total /= share_count;
}

static enum ggml_backend_dev_type ggml_backend_cuda_device_get_type(ggml_backend_dev_t dev) {
    ggml_backend_cuda_device_context * ctx = (ggml_backend_cuda_device_context *) dev->context;

    cudaDeviceProp prop;
    CUDA_CHECK(cudaGetDeviceProperties(&prop, ggml_cuda_get_physical_device(ctx->device)));

    return prop.integrated
        ? GGML_BACKEND_DEVICE_TYPE_IGPU
        : GGML_BACKEND_DEVICE_TYPE_GPU;
}

static void ggml_backend_cuda_device_get_props(ggml_backend_dev_t dev, ggml_backend_dev_props * props) {
    ggml_backend_cuda_device_context * ctx = (ggml_backend_cuda_device_context *)dev->context;

    props->name        = ggml_backend_cuda_device_get_name(dev);
    props->description = ggml_backend_cuda_device_get_description(dev);
    props->type        = ggml_backend_cuda_device_get_type(dev);
    props->device_id   = ctx->pci_bus_id.empty() ? nullptr : ctx->pci_bus_id.c_str();
    ggml_backend_cuda_device_get_memory(dev, &props->memory_free, &props->memory_total);

    bool host_buffer = getenv("GGML_CUDA_NO_PINNED") == nullptr;
#ifdef GGML_CUDA_NO_PEER_COPY
    bool events = false;
#else
    bool events = true;
#endif

    props->caps = {
        /* .async                 = */ true,
        /* .host_buffer           = */ host_buffer,
        /* .buffer_from_host_ptr  = */ false,
        /* .events                = */ events,
        /* .mmap_support          = */ props->type != GGML_BACKEND_DEVICE_TYPE_IGPU,
    };
}

static ggml_backend_t ggml_backend_cuda_device_init_backend(ggml_backend_dev_t dev, const char * params) {
    GGML_UNUSED(params);
    ggml_backend_cuda_device_context * ctx = (ggml_backend_cuda_device_context *)dev->context;
    return ggml_backend_cuda_init(ctx->device);
}

static ggml_backend_buffer_type_t ggml_backend_cuda_device_get_buffer_type(ggml_backend_dev_t dev) {
    ggml_backend_cuda_device_context * ctx = (ggml_backend_cuda_device_context *)dev->context;
    return ggml_backend_cuda_buffer_type(ctx->device);
}

static ggml_backend_buffer_type_t ggml_backend_cuda_device_get_host_buffer_type(ggml_backend_dev_t dev) {
    GGML_UNUSED(dev);
    return ggml_backend_cuda_host_buffer_type();
}

// TODO: move these functions here
static bool ggml_backend_cuda_device_supports_op(ggml_backend_dev_t dev, const ggml_tensor * op) {
    ggml_backend_cuda_device_context * dev_ctx = (ggml_backend_cuda_device_context *) dev->context;

    // check if all the sources are allocated on this device
    for (int i = 0; i < GGML_MAX_SRC; i++) {
        if (op->src[i] && op->src[i]->buffer && ggml_backend_buft_is_cuda(op->src[i]->buffer->buft)) {
            ggml_backend_cuda_buffer_type_context * buft_ctx = (ggml_backend_cuda_buffer_type_context *)op->src[i]->buffer->buft->context;
            if (buft_ctx->device != dev_ctx->device) {
                return false;
            }
        }
    }

    switch (op->op) {
        case GGML_OP_UNARY:
            switch (ggml_get_unary_op(op)) {
                case GGML_UNARY_OP_ABS:
                case GGML_UNARY_OP_SGN:
                case GGML_UNARY_OP_NEG:
                case GGML_UNARY_OP_STEP:
                case GGML_UNARY_OP_GELU:
                case GGML_UNARY_OP_SILU:
                case GGML_UNARY_OP_RELU:
                case GGML_UNARY_OP_SIGMOID:
                case GGML_UNARY_OP_HARDSIGMOID:
                case GGML_UNARY_OP_HARDSWISH:
                case GGML_UNARY_OP_GELU_ERF:
                case GGML_UNARY_OP_GELU_QUICK:
                case GGML_UNARY_OP_TANH:
                case GGML_UNARY_OP_EXP:
                case GGML_UNARY_OP_EXPM1:
                case GGML_UNARY_OP_SOFTPLUS:
                case GGML_UNARY_OP_ELU:
                case GGML_UNARY_OP_XIELU:
                case GGML_UNARY_OP_FLOOR:
                case GGML_UNARY_OP_CEIL:
                case GGML_UNARY_OP_ROUND:
                case GGML_UNARY_OP_TRUNC:
                    return (op->src[0]->type == GGML_TYPE_F32 || op->src[0]->type == GGML_TYPE_F16) &&
                        ggml_is_contiguous_rows(op->src[0]);
                default:
                    return false;
            }
            break;
        case GGML_OP_GLU:
            switch (ggml_get_glu_op(op)) {
                case GGML_GLU_OP_REGLU:
                case GGML_GLU_OP_GEGLU:
                case GGML_GLU_OP_SWIGLU:
                case GGML_GLU_OP_SWIGLU_OAI:
                case GGML_GLU_OP_GEGLU_ERF:
                case GGML_GLU_OP_GEGLU_QUICK:
                case GGML_GLU_OP_SWIGLU_CLAMP:
                    return ggml_is_contiguous_1(op->src[0]);
                default:
                    return false;
            }
            break;
        case GGML_OP_MUL_MAT:
        case GGML_OP_MUL_MAT_ID:
            {
                struct ggml_tensor * a = op->src[0];
                struct ggml_tensor * b = op->src[1];
                if (ggml_cuda_is_exl3(a->type)) {
#if defined(GGML_USE_HIP)
                    // The shared EXL3 executor uses 32-lane transforms. Wave64
                    // devices retain the independent CPU expert-cache bridge.
                    if (ggml_cuda_info().devices[dev_ctx->device].warp_size != 32) {
                        return false;
                    }
#endif
                    if (op->op == GGML_OP_MUL_MAT_ID) {
                        // per-expert dispatch through the EXL3 mul_mat; scales are src[3]/src[4]
                        return op->src[1]->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                            a->ne[0] % 128 == 0 && a->ne[1] % 128 == 0;
                    }
                    return op->op == GGML_OP_MUL_MAT && ggml_cuda_exl3_supports_mul_mat(op);
                }
                if (op->op == GGML_OP_MUL_MAT && op->src[3] != nullptr) {
#if defined(GGML_USE_HIP)
                    return false;
#else
                    const ggml_tensor * input_scale = op->src[3];
                    const bool mxfp8 = a->type == GGML_TYPE_F8_E4M3 && op->src[2] != nullptr &&
                        op->src[2]->type == GGML_TYPE_I8 && input_scale->type == GGML_TYPE_I32 &&
                        a->ne[2] == 1 && a->ne[3] == 1 && b->ne[2] == 1 && b->ne[3] == 1 &&
                        a->ne[0] % 32 == 0 && op->src[2]->ne[0] == a->ne[0] / 32 &&
                        op->src[2]->ne[1] == a->ne[1];
                    const bool grouped_fp8 = a->type == GGML_TYPE_F8_E4M3 && op->src[2] != nullptr &&
                        op->src[2]->type == GGML_TYPE_BF16 && input_scale->type == GGML_TYPE_I16 &&
                        a->ne[2] == 1 && a->ne[3] == 1 && b->ne[2] == 1 && b->ne[3] == 1 &&
                        a->ne[0] % 32 == 0 && op->src[2]->ne[0] == a->ne[0] / 32 &&
                        op->src[2]->ne[1] == a->ne[1];
                    const bool static_fp8 = op->src[2] == nullptr && a->type == GGML_TYPE_F8_E4M3;
                    const bool channel_fp8 = a->type == GGML_TYPE_F8_E4M3 && op->src[2] != nullptr &&
                        (op->src[2]->type == GGML_TYPE_BF16 || op->src[2]->type == GGML_TYPE_F32) &&
                        ggml_is_contiguous(op->src[2]) &&
                        op->src[2]->ne[0] == a->ne[1] && op->src[2]->ne[1] == 1 &&
                        op->src[2]->ne[2] == 1 && op->src[2]->ne[3] == 1;
                    const bool static_i8 = op->src[2] != nullptr && a->type == GGML_TYPE_I8;
                    const bool quantized_i4 = op->src[2] == nullptr && a->type == GGML_TYPE_Q4_A32;
                    const bool dynamic_mxfp4 = op->src[2] == nullptr && a->type == GGML_TYPE_MXFP4 &&
                        input_scale->type == GGML_TYPE_I32;
                    const bool valid_weight_scale = static_i8 &&
                        ggml_is_contiguous(op->src[2]) && op->src[2]->ne[0] == a->ne[1] &&
                        op->src[2]->ne[1] == 1 && op->src[2]->ne[2] == 1 && op->src[2]->ne[3] == 1 &&
                        (op->src[2]->type == GGML_TYPE_F32 || op->src[2]->type == GGML_TYPE_F16 ||
                         op->src[2]->type == GGML_TYPE_BF16);
                    return (mxfp8 || grouped_fp8 || static_fp8 || channel_fp8 || quantized_i4 ||
                               dynamic_mxfp4 || valid_weight_scale) &&
                           b->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                           ggml_is_contiguous(a) && ggml_is_contiguous(b) && ggml_is_contiguous(op) &&
                           (input_scale->type == GGML_TYPE_F32 || input_scale->type == GGML_TYPE_I32 ||
                            (grouped_fp8 && input_scale->type == GGML_TYPE_I16) ||
                            (static_i8 && (input_scale->type == GGML_TYPE_I16 ||
                                           input_scale->type == GGML_TYPE_I64)) ||
                            (quantized_i4 && input_scale->type == GGML_TYPE_I16)) &&
                           ggml_is_contiguous(input_scale) &&
                           ggml_nelements(input_scale) == 1 && b->ne[0] == a->ne[0] &&
                           op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1];
#endif
                }
                if (op->op == GGML_OP_MUL_MAT && op->src[2] != nullptr) {
#if defined(GGML_USE_HIP)
                    return false;
#else
                    const ggml_tensor * scale = op->src[2];
                    const bool bnb4 = (a->type == GGML_TYPE_BNB_NF4 || a->type == GGML_TYPE_BNB_FP4) &&
                        b->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                        scale->type == GGML_TYPE_I8 && a->ne[2] == 1 && a->ne[3] == 1 &&
                        b->ne[2] == 1 && b->ne[3] == 1 && a->ne[0] % 64 == 0 &&
                        b->ne[0] == a->ne[0] && op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1] &&
                        ggml_is_contiguous(a) && ggml_is_contiguous(b) &&
                        ggml_is_contiguous(scale) && ggml_is_contiguous(op);
                    if (bnb4) {
                        return true;
                    }
                    const bool gptq_ao = a->type == GGML_TYPE_GPTQ_AO &&
                        b->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                        scale->type == GGML_TYPE_I8 && a->ne[2] == 1 && a->ne[3] == 1 &&
                        b->ne[2] == 1 && b->ne[3] == 1 && a->ne[0] % 8 == 0 &&
                        b->ne[0] == a->ne[0] && op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1] &&
                        ggml_is_contiguous(a) && ggml_is_contiguous(b) &&
                        ggml_is_contiguous(scale) && ggml_is_contiguous(op);
                    if (gptq_ao) {
                        return true;
                    }
                    const bool w8a16 = (a->type == GGML_TYPE_I8 || a->type == GGML_TYPE_F8_E4M3) &&
                        b->type == GGML_TYPE_F32 &&
                        op->type == GGML_TYPE_F32 && scale->type == GGML_TYPE_I8 &&
                        scale->ne[0] == static_cast<int64_t>(sizeof(ggml_w8a16_scale_header) +
                            a->ne[1] * sizeof(uint16_t)) &&
                        ggml_is_contiguous(a) && ggml_is_contiguous(b) &&
                        ggml_is_contiguous(scale) && ggml_is_contiguous(op) &&
                        b->ne[0] == a->ne[0] && op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1];
                    if (w8a16) {
                        return true;
                    }
                    const int cc = ggml_cuda_info().devices[dev_ctx->device].cc;
                    const bool i8_channel = a->type == GGML_TYPE_I8 && b->type == GGML_TYPE_F32 &&
                        op->type == GGML_TYPE_F32 && cc >= GGML_CUDA_CC_VOLTA &&
                        ggml_is_contiguous(a) && ggml_is_contiguous(b) &&
                        ggml_is_contiguous(scale) && ggml_is_contiguous(op) &&
                        a->ne[0] % 4 == 0 && a->ne[1] % 4 == 0 &&
                        scale->ne[0] == a->ne[1] && scale->ne[1] == 1 &&
                        scale->ne[2] == 1 && scale->ne[3] == 1 &&
                        (scale->type == GGML_TYPE_F32 ||
                         scale->type == GGML_TYPE_F16 || scale->type == GGML_TYPE_BF16) &&
                        b->ne[0] == a->ne[0] && op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1];
                    if (i8_channel) {
                        return true;
                    }
                    // Generic scale-aware fallbacks also work on Volta, without native FP8 MMA.
                    const bool f8_channel = a->type == GGML_TYPE_F8_E4M3 &&
                        b->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                        cc >= GGML_CUDA_CC_VOLTA && ggml_is_contiguous(a) &&
                        ggml_is_contiguous(b) && ggml_is_contiguous(scale) &&
                        ggml_is_contiguous(op) && (scale->type == GGML_TYPE_BF16 || scale->type == GGML_TYPE_F32) &&
                        scale->ne[0] == a->ne[1] && scale->ne[1] == 1 &&
                        scale->ne[2] == 1 && scale->ne[3] == 1 &&
                        b->ne[0] == a->ne[0] && op->ne[0] == a->ne[1] &&
                        op->ne[1] == b->ne[1];
                    if (f8_channel) {
                        return true;
                    }
                    return a->type == GGML_TYPE_F8_E4M3 && b->type == GGML_TYPE_F32 &&
                           op->type == GGML_TYPE_F32 && ggml_is_contiguous(a) &&
                           b->nb[0] == sizeof(float) && ggml_is_contiguous(scale) &&
                           ggml_is_contiguous(op) && a->ne[0] % 128 == 0 && a->ne[1] % 128 == 0 &&
                           scale->type == GGML_TYPE_F32 && scale->ne[0] == a->ne[1] * a->ne[2] / 128 &&
                           scale->ne[1] == a->ne[0] / 128 && scale->ne[2] == 1 && scale->ne[3] == 1 &&
                           b->ne[0] == a->ne[0] && op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1] &&
                           a->ne[3] == 1 && b->ne[2] == a->ne[2] && b->ne[3] == 1 &&
                           cc >= GGML_CUDA_CC_VOLTA;
#endif
                }
                // Model placement probes MUL_MAT before the graph attaches the
                // per-output-channel scale. Raw I8 weights are executable on
                // CUDA only through that scale-aware graph contract, but they
                // still need a CUDA buffer selected here.
#if !defined(GGML_USE_HIP)
                if (op->op == GGML_OP_MUL_MAT && a->type == GGML_TYPE_I8 &&
                        b->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                        ggml_is_contiguous(a) && ggml_is_contiguous(b) && ggml_is_contiguous(op) &&
                        a->ne[0] % 4 == 0 && a->ne[1] % 4 == 0 && b->ne[0] == a->ne[0] &&
                        op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1]) {
                    return true;
                }
                if (op->op == GGML_OP_MUL_MAT &&
                        (a->type == GGML_TYPE_BNB_NF4 || a->type == GGML_TYPE_BNB_FP4) &&
                        b->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                        ggml_is_contiguous(a) && ggml_is_contiguous(b) && ggml_is_contiguous(op) &&
                        a->ne[0] % 64 == 0 && b->ne[0] == a->ne[0] &&
                        op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1]) {
                    return true;
                }
                if (op->op == GGML_OP_MUL_MAT && a->type == GGML_TYPE_GPTQ_AO &&
                        b->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                        ggml_is_contiguous(a) && ggml_is_contiguous(b) && ggml_is_contiguous(op) &&
                        a->ne[0] % 8 == 0 && b->ne[0] == a->ne[0] &&
                        op->ne[0] == a->ne[1] && op->ne[1] == b->ne[1]) {
                    return true;
                }
#endif
                if (a->nb[0] != ggml_element_size(a) || b->nb[0] != ggml_element_size(b)) {
                    return false; // TODO this could in principle be implemented though currently there is no use case.
                }
                if (b->type == GGML_TYPE_F16 && a->type != GGML_TYPE_F16) {
                    return false;
                }
#ifdef GGML_USE_MUSA
                const int cc = ggml_cuda_info().devices[dev_ctx->device].cc;
                if (b->ne[2]*b->ne[3] > 1 && !ggml_is_transposed(a) && !ggml_is_transposed(b)) {
                    if (GGML_CUDA_CC_IS_QY1(cc) && op->op == GGML_OP_MUL_MAT &&
                            a->type == GGML_TYPE_F16 && b->type == GGML_TYPE_F16) {
                        return false;
                    }
                    if (GGML_CUDA_CC_IS_QY2(cc) && op->op == GGML_OP_MUL_MAT_ID &&
                            a->type == GGML_TYPE_Q2_K && b->type == GGML_TYPE_F32) {
                        return false;
                    }
                }
#endif // GGML_USE_MUSA
                switch (a->type) {
                    case GGML_TYPE_F32:
                    case GGML_TYPE_F16:
                    case GGML_TYPE_Q1_0:
                    case GGML_TYPE_Q2_0:
                    case GGML_TYPE_Q2_0_G128:
                    case GGML_TYPE_Q4_0:
                    case GGML_TYPE_Q4_1:
                    case GGML_TYPE_Q4_A32:
                    case GGML_TYPE_Q5_0:
                    case GGML_TYPE_Q5_1:
                    case GGML_TYPE_Q8_0:
                    case GGML_TYPE_Q8_0_G128:
                    case GGML_TYPE_MXFP4:
                    case GGML_TYPE_NVFP4:
                    case GGML_TYPE_F8_E4M3:
                    case GGML_TYPE_Q2_K:
                    case GGML_TYPE_Q3_K:
                    case GGML_TYPE_Q4_K:
                    case GGML_TYPE_Q5_K:
                    case GGML_TYPE_Q6_K:
                    case GGML_TYPE_Q8_K:
                    case GGML_TYPE_IQ1_M:
                    case GGML_TYPE_IQ1_S:
                    case GGML_TYPE_IQ2_S:
                    case GGML_TYPE_IQ2_XS:
                    case GGML_TYPE_IQ2_XXS:
                    case GGML_TYPE_IQ3_S:
                    case GGML_TYPE_IQ3_XXS:
                    case GGML_TYPE_IQ4_NL:
                    case GGML_TYPE_IQ4_XS:
                    case GGML_TYPE_BF16:
                        return true;
                    default:
                        return false;
                }
            } break;
        case GGML_OP_OUT_PROD:
            return op->type == GGML_TYPE_F32 && op->src[0]->type == GGML_TYPE_F32 && op->src[1]->type == GGML_TYPE_F32;
        case GGML_OP_GET_ROWS:
            {
                switch (op->src[0]->type) {
                    case GGML_TYPE_F16:
                    case GGML_TYPE_F32:
                    case GGML_TYPE_BF16:
                    case GGML_TYPE_F8_E4M3:
                    case GGML_TYPE_I32:
                    case GGML_TYPE_Q1_0:
                    case GGML_TYPE_Q2_0:
                    case GGML_TYPE_Q2_0_G128:
                    case GGML_TYPE_Q4_0:
                    case GGML_TYPE_Q4_1:
                    case GGML_TYPE_Q5_0:
                    case GGML_TYPE_Q5_1:
                    case GGML_TYPE_Q8_0:
                    case GGML_TYPE_TURBO2_0:
                    case GGML_TYPE_TURBO3_0:
                    case GGML_TYPE_TURBO4_0:
                    case GGML_TYPE_TURBO8_0:
                    case GGML_TYPE_TURBO3_TCQ:
                    case GGML_TYPE_TURBO2_TCQ:
                    case GGML_TYPE_TURBO1_TCQ:
                    case GGML_TYPE_Q2_K:
                    case GGML_TYPE_Q3_K:
                    case GGML_TYPE_Q4_K:
                    case GGML_TYPE_Q5_K:
                    case GGML_TYPE_Q6_K:
                    case GGML_TYPE_IQ2_XXS:
                    case GGML_TYPE_IQ2_XS:
                    case GGML_TYPE_IQ2_S:
                    case GGML_TYPE_IQ3_XXS:
                    case GGML_TYPE_IQ3_S:
                    case GGML_TYPE_IQ1_S:
                    case GGML_TYPE_IQ1_M:
                    case GGML_TYPE_IQ4_XS:
                        return true;
                    case GGML_TYPE_IQ4_NL:
                    case GGML_TYPE_MXFP4:
                        // 32-value sub-blocks, the row size does not guarantee
                        // the QK_K super-blocks the get_rows kernel iterates on
                        return op->src[0]->ne[0] % QK_K == 0;
                    default:
                        return false;
                }
            } break;
        case GGML_OP_GET_ROWS_BACK:
            {
                return op->type == GGML_TYPE_F32 && op->src[0]->type == GGML_TYPE_F32 && op->ne[2] == 1 && op->ne[3] == 1;
            } break;
        case GGML_OP_SET_ROWS:
            {
                return (
                           (
                               (op->type == GGML_TYPE_F32 || op->type == GGML_TYPE_F16 || op->type == GGML_TYPE_BF16 ||
                               op->type == GGML_TYPE_Q4_0 || op->type == GGML_TYPE_Q4_1 || op->type == GGML_TYPE_Q5_0 ||
                               op->type == GGML_TYPE_Q5_1 || op->type == GGML_TYPE_Q8_0 || op->type == GGML_TYPE_IQ4_NL ||
                               op->type == GGML_TYPE_TURBO2_0 || op->type == GGML_TYPE_TURBO3_0 || op->type == GGML_TYPE_TURBO4_0 ||
                               op->type == GGML_TYPE_TURBO8_0 ||
                               op->type == GGML_TYPE_TURBO3_TCQ ||
                               op->type == GGML_TYPE_TURBO2_TCQ ||
                               op->type == GGML_TYPE_TURBO1_TCQ) &&
                               op->src[0]->type == GGML_TYPE_F32
                           ) || (
                               op->type == GGML_TYPE_F16 && op->src[0]->type == GGML_TYPE_F16
                           )
                       ) &&
                       (op->src[1]->type == GGML_TYPE_I64 || op->src[1]->type == GGML_TYPE_I32);
            } break;
        case GGML_OP_SET:
            {
                const ggml_type t = op->type;
                return (t == GGML_TYPE_F32 || t == GGML_TYPE_I32) &&
                    t == op->src[0]->type &&
                    t == op->src[1]->type;
            } break;
        case GGML_OP_CPY:
            {
                ggml_type src0_type = op->src[0]->type;
                ggml_type src1_type = op->src[1]->type;
                if ((src0_type == GGML_TYPE_F32 || src0_type == GGML_TYPE_BF16 || src0_type == GGML_TYPE_F16) &&
                    (src1_type == GGML_TYPE_F32 || src1_type == GGML_TYPE_BF16 || src1_type == GGML_TYPE_F16)
                ) {
                    return true;
                }
                if (src0_type == GGML_TYPE_F32 && src1_type == GGML_TYPE_Q8_0) {
                    return true;
                }
                if (src0_type == GGML_TYPE_Q8_0 && src1_type == GGML_TYPE_F32) {
                    return true;
                }
                if (src0_type == GGML_TYPE_F32 && src1_type == GGML_TYPE_Q4_0) {
                    return true;
                }
                if (src0_type == GGML_TYPE_Q4_0 && src1_type == GGML_TYPE_F32) {
                    return true;
                }
                if (src0_type == GGML_TYPE_F32 && src1_type == GGML_TYPE_Q4_1) {
                    return true;
                }
                if (src0_type == GGML_TYPE_Q4_1 && src1_type == GGML_TYPE_F32) {
                    return true;
                }
                if (src0_type == GGML_TYPE_F32 && src1_type == GGML_TYPE_Q5_0) {
                    return true;
                }
                if (src0_type == GGML_TYPE_Q5_0 && src1_type == GGML_TYPE_F32) {
                    return true;
                }
                if (src0_type == GGML_TYPE_F32 && src1_type == GGML_TYPE_Q5_1) {
                    return true;
                }
                if (src0_type == GGML_TYPE_Q5_1 && src1_type == GGML_TYPE_F32) {
                    return true;
                }
                if (src0_type == GGML_TYPE_F32 && src1_type == GGML_TYPE_IQ4_NL) {
                    return true;
                }
                if (src0_type == GGML_TYPE_F32 && src1_type == GGML_TYPE_I32) {
                    return true;
                }
                if (src0_type == GGML_TYPE_I32 && src1_type == GGML_TYPE_F32) {
                    return true;
                }
                if (src0_type == GGML_TYPE_I32 && src1_type == GGML_TYPE_I32) {
                    return true;
                }
                const bool raw_quantized_3d = src0_type == src1_type &&
                    ggml_is_quantized(src0_type) && op->src[0]->ne[3] == 1 &&
                    op->src[1]->ne[3] == 1 && op->src[0]->ne[0] == op->src[1]->ne[0] &&
                    op->src[0]->ne[1] == op->src[1]->ne[1] &&
                    op->src[0]->ne[2] == op->src[1]->ne[2] &&
                    op->src[0]->nb[1] == ggml_row_size(src0_type, op->src[0]->ne[0]) &&
                    op->src[0]->nb[2] == op->src[0]->nb[1] * op->src[0]->ne[1] &&
                    op->src[1]->nb[1] == ggml_row_size(src1_type, op->src[1]->ne[0]) &&
                    op->src[1]->nb[2] == op->src[1]->nb[1] * op->src[1]->ne[1];
                if (raw_quantized_3d ||
                    (src0_type == src1_type && ggml_is_contiguous(op->src[0]) &&
                     ggml_is_contiguous(op->src[1]))) {
                    return true;
                }
                return false;
            } break;
        case GGML_OP_DUP:
            {
                ggml_type src0_type = op->src[0]->type;
                return src0_type != GGML_TYPE_I32 && src0_type != GGML_TYPE_I16;
            } break;
        case GGML_OP_ARGMAX:
        case GGML_OP_COUNT_EQUAL:
            {
                return true;
            } break;
        case GGML_OP_KV_PAGE_SELECT:
            return op->type == GGML_TYPE_I32 && op->src[0]->type == GGML_TYPE_F32 &&
                op->src[1]->type == GGML_TYPE_F16 && op->src[2]->type == GGML_TYPE_I64 &&
                op->src[3]->type == GGML_TYPE_I32 && op->src[4]->type == GGML_TYPE_I64;
        case GGML_OP_KV_PAGE_SUMMARY:
            return op->type == GGML_TYPE_F16 && op->src[0]->type == GGML_TYPE_TURBO4_0 &&
                op->src[1]->type == GGML_TYPE_I64 && op->src[2]->type == GGML_TYPE_F16;
        case GGML_OP_REPEAT:
            {
                // the CUDA REPEAT path only implements F32/F16; other types assert at runtime
                ggml_type src0_type = op->src[0]->type;
                return src0_type == GGML_TYPE_F32 || src0_type == GGML_TYPE_F16;
            } break;
        case GGML_OP_REPEAT_BACK:
                return op->type == GGML_TYPE_F32 && (op->src[0]->ne[2]*op->src[0]->ne[3]) <= (1 << 15);
        case GGML_OP_CONCAT:
            {
                ggml_type src0_type = op->src[0]->type;
                ggml_type src1_type = op->src[1]->type;
                const int32_t dim = op->op_params[0];
                return src0_type == src1_type &&
                       src0_type == op->type &&
                       (
                           (
                               ggml_is_quantized(src0_type) &&
                               (
                                   (
                                       dim == 3 &&
                                       ggml_is_contiguous(op->src[0]) &&
                                       ggml_is_contiguous(op->src[1])
                                   ) || (
                                       dim != 3 &&
                                       ggml_is_contiguous_to_3(op->src[0]) &&
                                       ggml_is_contiguous_to_3(op->src[1])
                                   )
                               ) &&
                               op->src[0]->ne[0] % ggml_blck_size(src0_type) == 0 &&
                               op->src[1]->ne[0] % ggml_blck_size(src0_type) == 0
                           ) || (
                               !ggml_is_quantized(src0_type) &&
                               ggml_blck_size(src0_type) == 1 &&
                               (
                                   ggml_type_size(src0_type) == 1 ||
                                   ggml_type_size(src0_type) == 2 ||
                                   ggml_type_size(src0_type) == 4 ||
                                   ggml_type_size(src0_type) == 8
                               )
                           )
                       );
            } break;
        case GGML_OP_CONV_TRANSPOSE_1D:
            {
                ggml_type src0_type = op->src[0]->type;
                ggml_type src1_type = op->src[1]->type;
                if (src0_type == GGML_TYPE_F32 && src1_type == GGML_TYPE_F32) {
                    return true;
                }
                return false;
            } break;
        case GGML_OP_COL2IM_1D:
            {
                ggml_type src0_type = op->src[0]->type;
                return (src0_type == GGML_TYPE_F32 || src0_type == GGML_TYPE_F16 || src0_type == GGML_TYPE_BF16) &&
                    op->type == src0_type &&
                    ggml_is_contiguous(op->src[0]) &&
                    ggml_is_contiguous(op);
            } break;
        case GGML_OP_SILU_BACK:
            return ggml_is_contiguous(op->src[0]) && op->src[0]->type == GGML_TYPE_F32;
            break;
        case GGML_OP_NORM:
        case GGML_OP_RMS_NORM:
        case GGML_OP_L2_NORM:
            return ggml_is_contiguous_rows(op->src[0]);
        case GGML_OP_RMS_NORM_BACK:
            return ggml_is_contiguous(op->src[0]);
            break;
        case GGML_OP_NONE:
        case GGML_OP_RESHAPE:
        case GGML_OP_VIEW:
        case GGML_OP_PERMUTE:
        case GGML_OP_TRANSPOSE:
        case GGML_OP_ADD_ID:
        case GGML_OP_ADD1:
        case GGML_OP_SCALE:
        case GGML_OP_SQR:
        case GGML_OP_SQRT:
        case GGML_OP_SIN:
        case GGML_OP_COS:
        case GGML_OP_CLAMP:
        case GGML_OP_LOG:
            return true;
        case GGML_OP_ADD:
        case GGML_OP_SUB:
        case GGML_OP_MUL:
        case GGML_OP_DIV:
            if (op->op == GGML_OP_MUL && op->src[0]->type == GGML_TYPE_F32 && op->src[1]->type == GGML_TYPE_BF16 &&
                    op->type == GGML_TYPE_F32) {
                return true;
            }
            return (op->src[0]->type == GGML_TYPE_F32 || op->src[0]->type == GGML_TYPE_F16) &&
                   (op->src[1]->type == GGML_TYPE_F32 || op->src[1]->type == GGML_TYPE_F16) &&
                   (op->type         == GGML_TYPE_F32 || op->type         == GGML_TYPE_F16);
        case GGML_OP_SSM_SCAN: {
            const int32_t K = ggml_get_op_params_i32(op, 0);

            if (op->src[3]->ne[0] == 1) {
                // Mamba2
                // (kernel only supports (d_state == 128 || d_state == 256) && d_head % 16 == 0)
                return (op->src[0]->ne[0] == 128 || op->src[0]->ne[0] == 256) && op->src[0]->ne[1] % 16 == 0;
            } else {
                if (K > 1) {
                    return false;
                }

                // Mamba
                // (kernel only supports d_state == 16, d_head == 1, n_head % 128 == 0, n_group == 1)
                return op->src[0]->ne[0] == 16 && op->src[0]->ne[1] == 1 && op->src[0]->ne[2] % 128 == 0 && op->src[4]->ne[1] == 1;
            }
        }
        case GGML_OP_SSM_CONV: {
            // assumes d_inner % threads == 0
            return op->src[0]->ne[1] % 128 == 0;
        }
        case GGML_OP_SSM_CONV_TREE: {
            return op->src[0]->ne[1] % 128 == 0;
        }
        case GGML_OP_CONT:
            return true;
        case GGML_OP_DIAG_MASK_INF:
            return true;
        case GGML_OP_SOFT_MAX:
            return true;
        case GGML_OP_SOFT_MAX_BACK: {
            float max_bias = 0.0f;
            memcpy(&max_bias, (const float *) op->op_params + 1, sizeof(float));
            return max_bias == 0.0f;
        }
        case GGML_OP_ROLL:
            if(op->src[0]->type == GGML_TYPE_F32 && ggml_is_contiguous(op->src[0])) {
                return true;
            }
            return false;
        case GGML_OP_ROPE:
        case GGML_OP_ROPE_BACK: {
            return op->src[0]->nb[0] == ggml_type_size(op->src[0]->type) && ggml_is_contiguous_2(op->src[0]);
        }
        case GGML_OP_IM2COL:
        case GGML_OP_IM2COL_3D:
        case GGML_OP_CONV_2D:
            return (ggml_is_contiguous(op->src[0]) && ggml_is_contiguous(op->src[1]));
        case GGML_OP_CONV_2D_DW:
            return op->src[0]->type == GGML_TYPE_F32;
        case GGML_OP_CONV_TRANSPOSE_2D:
        case GGML_OP_POOL_1D:
        case GGML_OP_POOL_2D:
            return true;
        case GGML_OP_ACC:
            // TODO: extend support like so:
            //return ggml_is_contiguous_rows(op->src[0]) && ggml_is_contiguous_rows(op->src[1]);
            return ggml_is_contiguous(op->src[0]) && ggml_is_contiguous(op->src[1]);
        case GGML_OP_SUM:
            return ggml_is_contiguous_rows(op->src[0]);
        case GGML_OP_TOP_K:
#if defined(GGML_USE_HIP) || defined(GGML_CUDA_USE_CUB)
            return true;
#else
            return op->src[0]->ne[0] <= 1024;
#endif // defined(GGML_USE_HIP) || defined(GGML_CUDA_USE_CUB)
        case GGML_OP_ARGSORT:
#ifndef GGML_CUDA_USE_CUB
            return op->src[0]->ne[0] <= 1024;
#else
            return true;
#endif
        case GGML_OP_SUM_ROWS:
        case GGML_OP_MEAN:
        case GGML_OP_GROUP_NORM:
            return ggml_is_contiguous(op->src[0]);
        case GGML_OP_PAD:
            return true;
        case GGML_OP_UPSCALE:
        case GGML_OP_PAD_REFLECT_1D:
        case GGML_OP_ARANGE:
        case GGML_OP_TIMESTEP_EMBEDDING:
        case GGML_OP_LEAKY_RELU:
        case GGML_OP_RWKV_WKV6:
        case GGML_OP_GATED_LINEAR_ATTN:
        case GGML_OP_RWKV_WKV7:
            return true;
        case GGML_OP_GATED_DELTA_NET:
        case GGML_OP_GATED_DELTA_NET_TREE:
            //TODO: enable once MUSA compiler is solved https://github.com/ggml-org/llama.cpp/pull/19504#issuecomment-4018634327
#ifdef GGML_USE_MUSA
            return false;
#else
            return true;
#endif // GGML_USE_MUSA
        case GGML_OP_DSV4_HC_PARAMS:
            return op->src[0]->type == GGML_TYPE_F32 && op->src[1]->type == GGML_TYPE_F32 &&
                op->src[2]->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                op->ne[0] == 24;
        case GGML_OP_DSV4_HC_COMB:
            return op->src[0]->type == GGML_TYPE_F32 && op->src[1]->type == GGML_TYPE_F32 &&
                op->src[2]->type == GGML_TYPE_F32 && op->type == GGML_TYPE_F32 &&
                op->ne[0] == 4 && op->ne[1] == 4;
        case GGML_OP_DSV4_HC_PRE:
            return op->src[0]->type == GGML_TYPE_F32 && op->src[1]->type == GGML_TYPE_F32 &&
                op->type == GGML_TYPE_F32;
        case GGML_OP_DSV4_HC_POST:
            return op->src[0]->type == GGML_TYPE_F32 && op->src[1]->type == GGML_TYPE_F32 &&
                op->src[2]->type == GGML_TYPE_F32 && op->src[3]->type == GGML_TYPE_F32 &&
                op->type == GGML_TYPE_F32;
        case GGML_OP_DFLASH2_CONV:
            return op->src[0]->type == GGML_TYPE_F32 && op->src[1]->type == GGML_TYPE_F32 &&
                (op->src[2]->type == GGML_TYPE_F16 || op->src[2]->type == GGML_TYPE_F32) &&
                op->type == GGML_TYPE_F32 && ggml_is_contiguous(op->src[0]) &&
                ggml_is_contiguous(op->src[1]) && ggml_is_contiguous(op->src[2]);
        case GGML_OP_FLASH_ATTN_EXT:
            return ggml_flash_attn_ext_is_paged_turbo4(op)
                ? ggml_cuda_flash_attn_ext_paged_turbo4_supported(dev_ctx->device, op)
                : ggml_cuda_flash_attn_ext_supported(dev_ctx->device, op);
        case GGML_OP_CROSS_ENTROPY_LOSS:
        case GGML_OP_CROSS_ENTROPY_LOSS_BACK:
        case GGML_OP_OPT_STEP_ADAMW:
        case GGML_OP_OPT_STEP_SGD:
        case GGML_OP_FILL:
        case GGML_OP_CUMSUM:
        case GGML_OP_TRI:
        case GGML_OP_DIAG:
        case GGML_OP_SOLVE_TRI:
        case GGML_OP_TURBO_WHT:
            return true;
        case GGML_OP_LIGHTNING_INDEXER:
            return ggml_cuda_lightning_indexer_supported(dev_ctx->device, op);

        default:
            return false;
    }
}

static bool ggml_backend_cuda_device_supports_buft(ggml_backend_dev_t dev, ggml_backend_buffer_type_t buft) {
    ggml_backend_cuda_device_context * dev_ctx = (ggml_backend_cuda_device_context *) dev->context;
    const bool integrated = ggml_cuda_info().devices[dev_ctx->device].integrated;
    return (ggml_backend_buft_is_cuda(buft) && buft->device == dev) || (integrated && ggml_backend_buft_is_cuda_host(buft));
}

static int64_t get_op_batch_size(const ggml_tensor * op) {
    switch (op->op) {
        case GGML_OP_GET_ROWS:
            return 0;
        case GGML_OP_MUL_MAT:
            return op->ne[1];
        case GGML_OP_MUL_MAT_ID:
        case GGML_OP_ROPE:
        case GGML_OP_ROPE_BACK:
            return op->ne[2];
        default:
            return ggml_nrows(op);
    }
}

static bool ggml_backend_cuda_device_offload_op(ggml_backend_dev_t dev, const ggml_tensor * op) {
    ggml_backend_cuda_device_context * dev_ctx = (ggml_backend_cuda_device_context *) dev->context;

    return get_op_batch_size(op) >= dev_ctx->op_offload_min_batch_size;
}

static ggml_backend_event_t ggml_backend_cuda_device_event_new(ggml_backend_dev_t dev) {
#ifdef GGML_CUDA_NO_PEER_COPY
    GGML_UNUSED(dev);
    return nullptr;
#else
    ggml_backend_cuda_device_context * dev_ctx = (ggml_backend_cuda_device_context *)dev->context;

    ggml_cuda_set_device(dev_ctx->device);

    cudaEvent_t event;
    CUDA_CHECK(cudaEventCreateWithFlags(&event, cudaEventDisableTiming));

    return new ggml_backend_event {
        /* .device  = */ dev,
        /* .context = */ event,
    };
#endif
}

static void ggml_backend_cuda_device_event_free(ggml_backend_dev_t dev, ggml_backend_event_t event) {
    GGML_UNUSED(dev);

    CUDA_CHECK(cudaEventDestroy((cudaEvent_t)event->context));
    delete event;
}

static void ggml_backend_cuda_device_event_synchronize(ggml_backend_dev_t dev, ggml_backend_event_t event) {
    GGML_UNUSED(dev);
    CUDA_CHECK(cudaEventSynchronize((cudaEvent_t)event->context));
}

static const ggml_backend_device_i ggml_backend_cuda_device_interface = {
    /* .get_name                = */ ggml_backend_cuda_device_get_name,
    /* .get_description         = */ ggml_backend_cuda_device_get_description,
    /* .get_memory              = */ ggml_backend_cuda_device_get_memory,
    /* .get_type                = */ ggml_backend_cuda_device_get_type,
    /* .get_props               = */ ggml_backend_cuda_device_get_props,
    /* .init_backend            = */ ggml_backend_cuda_device_init_backend,
    /* .get_buffer_type         = */ ggml_backend_cuda_device_get_buffer_type,
    /* .get_host_buffer_type    = */ ggml_backend_cuda_device_get_host_buffer_type,
    /* .buffer_from_host_ptr    = */ NULL,
    /* .supports_op             = */ ggml_backend_cuda_device_supports_op,
    /* .supports_buft           = */ ggml_backend_cuda_device_supports_buft,
    /* .offload_op              = */ ggml_backend_cuda_device_offload_op,
    /* .event_new               = */ ggml_backend_cuda_device_event_new,
    /* .event_free              = */ ggml_backend_cuda_device_event_free,
    /* .event_synchronize       = */ ggml_backend_cuda_device_event_synchronize,
};

// backend reg

struct ggml_backend_cuda_reg_context {
    std::vector<ggml_backend_dev_t> devices;
};

static const char * ggml_backend_cuda_reg_get_name(ggml_backend_reg_t reg) {
    GGML_UNUSED(reg);
    return GGML_CUDA_NAME;
}

static size_t ggml_backend_cuda_reg_get_device_count(ggml_backend_reg_t reg) {
    ggml_backend_cuda_reg_context * ctx = (ggml_backend_cuda_reg_context *)reg->context;
    return ctx->devices.size();
}

static ggml_backend_dev_t ggml_backend_cuda_reg_get_device(ggml_backend_reg_t reg, size_t index) {
    ggml_backend_cuda_reg_context * ctx = (ggml_backend_cuda_reg_context *)reg->context;
    GGML_ASSERT(index < ctx->devices.size());
    return ctx->devices[index];
}

static ggml_backend_feature * ggml_backend_cuda_get_features(ggml_backend_reg_t reg) {
    static std::vector<ggml_backend_feature> features = []() {
        std::vector<ggml_backend_feature> features;
    #define _STRINGIFY(...) #__VA_ARGS__
    #define STRINGIFY(...) _STRINGIFY(__VA_ARGS__)

    #ifdef __CUDA_ARCH_LIST__
        features.push_back({ "ARCHS", STRINGIFY(__CUDA_ARCH_LIST__) });
    #endif

    #ifdef GGML_CUDA_FORCE_MMQ
        features.push_back({ "FORCE_MMQ", "1" });
    #endif

    #ifdef GGML_CUDA_FORCE_CUBLAS
        features.push_back({ "FORCE_CUBLAS", "1" });
    #endif

    #ifndef GGML_USE_VMM
        features.push_back({ "NO_VMM", "1" });
    #endif

    #ifdef GGML_CUDA_NO_PEER_COPY
        features.push_back({ "NO_PEER_COPY", "1" });
    #endif

    #ifdef GGML_CUDA_USE_GRAPHS
        features.push_back({ "USE_GRAPHS", "1" });
    #endif

    #ifdef GGML_CUDA_FA_ALL_QUANTS
        features.push_back({ "FA_ALL_QUANTS", "1" });
    #endif

    #ifdef GGML_CUDA_TURBO_FA
        features.push_back({ "TURBO_FA", "1" });
    #endif

    {
        const auto & info = ggml_cuda_info();
        for (int id = 0; id < info.device_count; ++id) {
            if (blackwell_mma_available(info.devices[id].cc)) {
                features.push_back({ "BLACKWELL_NATIVE_FP4", "1"});
                break;
            }
        }
    }

    #undef _STRINGIFY
    #undef STRINGIFY

        features.push_back({ nullptr, nullptr });

        return features;
    }();

    return features.data();

    GGML_UNUSED(reg);
}

// DFlash GPU cross-attention ring (cross-ring-interleave.cu)
extern "C" void * dflash_cross_ring_gpu_alloc(int, int, int);
extern "C" void   dflash_cross_ring_gpu_free(void *);
extern "C" void   dflash_cross_ring_gpu_write(void *, int, int, const float *, int, int);
extern "C" void   dflash_cross_ring_gpu_write_d2d(void *, int, int, const void *, int, int);
extern "C" void   dflash_cross_ring_gpu_read(void *, int, int, float *, int, int);
extern "C" const float * dflash_cross_ring_gpu_interleave(void *, int, int, int);
extern "C" void   dflash_cross_ring_gpu_set_tensor(void *, const void *, size_t, size_t);
extern "C" void * dflash_crosskv_alloc(int, int64_t, int64_t, int, int);
extern "C" void   dflash_crosskv_free(void *);
extern "C" void   dflash_crosskv_write(void *, int, int, int, const void *, int);
extern "C" void   dflash_crosskv_read_window(void *, int, int, int, int, void *, size_t);
extern "C" void   dflash_crosskv_sync(void);

// TurboQuant/VBR KV-cache backend interface (ggml-vbr.h): every slot filled — libllama
// resolves this vtable via GGML_VBR_BACKEND_IFACE_PROC instead of linking CUDA symbols.
const ggml_vbr_backend_iface * ggml_backend_cuda_vbr_iface(void) {
    static const auto tensor_memset_async = [](
            ggml_backend_t backend, ggml_tensor * tensor,
            size_t offset, size_t size) {
        ggml_backend_cuda_context * cuda_ctx =
            (ggml_backend_cuda_context *) backend->context;
        ggml_backend_buffer_t buf = tensor->view_src
            ? tensor->view_src->buffer : tensor->buffer;
        GGML_ASSERT(buf->buft == ggml_backend_cuda_buffer_type(cuda_ctx->device));
        CUDA_CHECK(cudaMemsetAsync(
            (char *) tensor->data + offset, 0, size, cuda_ctx->stream()));
    };
    static const ggml_vbr_backend_iface iface = {
        /* .get_device_count  = */ ggml_backend_cuda_get_device_count,
        /* .buffer_type       = */ ggml_backend_cuda_buffer_type,
        /* .get_device_memory = */ ggml_backend_cuda_get_device_memory,
        /* .backend_init      = */ ggml_backend_cuda_init,
        /* .sync_device       = */ ggml_backend_cuda_sync_device,
        /* .vmm_available     = */ ggml_backend_cuda_vmm_available,
        /* .vmm_granularity   = */ ggml_backend_cuda_vmm_granularity,
        /* .vmm_pool_init     = */ ggml_backend_cuda_vmm_pool_init,
        /* .vmm_pool_free     = */ ggml_backend_cuda_vmm_pool_free,
        /* .vmm_pool_base     = */ ggml_backend_cuda_vmm_pool_base,
        /* .vmm_pool_mapped   = */ ggml_backend_cuda_vmm_pool_mapped,
        /* .vmm_pool_residency_epoch = */ ggml_backend_cuda_vmm_pool_residency_epoch,
        /* .vmm_pool_mapped_in_range = */ ggml_backend_cuda_vmm_pool_mapped_in_range,
        /* .vmm_pool_map      = */ ggml_backend_cuda_vmm_pool_map,
        /* .vmm_pool_unmap    = */ ggml_backend_cuda_vmm_pool_unmap,
        /* .vmm_pool_clear    = */ ggml_backend_cuda_vmm_pool_clear,
        /* .buffer_from_ptr   = */ ggml_backend_cuda_buffer_from_ptr,
        /* .kv_transcode      = */ ggml_backend_cuda_kv_transcode,
        /* .kv_stash_capture  = */ ggml_backend_cuda_kv_stash_capture,
        /* .fence_arm         = */ ggml_backend_cuda_vbr_fence_arm,
        /* .kv_dequant_scratch_reserve = */ ggml_backend_cuda_kv_dequant_scratch_reserve,
        /* .kv_dequant_scratch_memory  = */ ggml_backend_cuda_kv_dequant_scratch_memory,
        /* .kv_transcode_workspace_memory  = */ ggml_backend_cuda_kv_transcode_workspace_memory,
        /* .kv_transcode_workspace_reserve = */ ggml_backend_cuda_kv_transcode_workspace_reserve,
        /* .tensor_memset_async = */ tensor_memset_async,
    };
    return &iface;
}

const ggml_vbr_cross_domain_iface_v1 * ggml_backend_cuda_vbr_cross_domain_iface_v1(void) {
    static const ggml_vbr_cross_domain_iface_v1 iface = {
        /* .abi_version = */ GGML_VBR_CROSS_DOMAIN_IFACE_V1_VERSION,
        /* .struct_size = */ sizeof(ggml_vbr_cross_domain_iface_v1),
        /* .kv_cross_domain_reconstruct = */ ggml_backend_cuda_kv_cross_domain_reconstruct,
        /* .kv_transcode_workspace_memory_v2 = */ ggml_backend_cuda_kv_transcode_workspace_memory_v2,
        /* .kv_transcode_workspace_reserve_v2 = */ ggml_backend_cuda_kv_transcode_workspace_reserve_v2,
    };
    return &iface;
}

static void * ggml_backend_cuda_reg_get_proc_address(ggml_backend_reg_t reg, const char * name) {
    GGML_UNUSED(reg);
    if (strcmp(name, GGML_VBR_BACKEND_IFACE_PROC) == 0) {
        return (void *)ggml_backend_cuda_vbr_iface;
    }
    if (strcmp(name, GGML_VBR_CROSS_DOMAIN_IFACE_V1_PROC) == 0) {
        return (void *)ggml_backend_cuda_vbr_cross_domain_iface_v1;
    }
#ifdef GGML_CUDA_Q8_MMV_TEST_INSTRUMENTATION
    if (strcmp(name, "ggml_cuda_q8_0_mmv_test_stats_reset") == 0) {
        return (void *) ggml_cuda_q8_0_mmv_test_stats_reset;
    }
    if (strcmp(name, "ggml_cuda_q8_0_mmv_test_stats_get") == 0) {
        return (void *) ggml_cuda_q8_0_mmv_test_stats_get;
    }
    if (strcmp(name, "ggml_cuda_q8_0_mmv_test_compute_capability") == 0) {
        return (void *) ggml_cuda_q8_0_mmv_test_compute_capability;
    }
#endif
#ifdef GGML_CUDA_MOE_CACHE_FLAT_HITS_TEST_INSTRUMENTATION
    if (strcmp(name, "ggml_cuda_moe_cache_flat_hits_test_stats_reset") == 0) {
        return (void *) ggml_cuda_moe_cache_flat_hits_test_stats_reset;
    }
    if (strcmp(name, "ggml_cuda_moe_cache_flat_hits_test_stats_get") == 0) {
        return (void *) ggml_cuda_moe_cache_flat_hits_test_stats_get;
    }
#endif
#ifdef GGML_CUDA_Q8_POST_SILU_TEST_INSTRUMENTATION
    if (strcmp(name, "ggml_cuda_q8_post_silu_test_graph_stats_reset") == 0) {
        return (void *) ggml_cuda_q8_post_silu_test_graph_stats_reset;
    }
    if (strcmp(name, "ggml_cuda_q8_post_silu_test_graph_stats_get") == 0) {
        return (void *) ggml_cuda_q8_post_silu_test_graph_stats_get;
    }
    if (strcmp(name, "ggml_cuda_q8_post_silu_test_kernel_stats_reset") == 0) {
        return (void *) ggml_cuda_q8_post_silu_test_kernel_stats_reset;
    }
    if (strcmp(name, "ggml_cuda_q8_post_silu_test_kernel_stats_get") == 0) {
        return (void *) ggml_cuda_q8_post_silu_test_kernel_stats_get;
    }
    if (strcmp(name, "ggml_cuda_q8_post_silu_test_compute_capability") == 0) {
        return (void *) ggml_cuda_q8_post_silu_test_compute_capability;
    }
#endif
#ifdef GGML_CUDA_HC_COMBINE_TEST_INSTRUMENTATION
    if (strcmp(name, "ggml_cuda_hc_combine_test_stats_reset") == 0) {
        return (void *) ggml_cuda_hc_combine_test_stats_reset;
    }
    if (strcmp(name, "ggml_cuda_hc_combine_test_stats_get") == 0) {
        return (void *) ggml_cuda_hc_combine_test_stats_get;
    }
#endif
#ifdef GGML_CUDA_HC_STREAM_MEAN_TEST_INSTRUMENTATION
    if (strcmp(name, "ggml_cuda_hc_stream_mean_test_stats_reset") == 0) {
        return (void *) ggml_cuda_hc_stream_mean_test_stats_reset;
    }
    if (strcmp(name, "ggml_cuda_hc_stream_mean_test_stats_get") == 0) {
        return (void *) ggml_cuda_hc_stream_mean_test_stats_get;
    }
#endif
#ifdef GGML_CUDA_HC_GROUPED_RMS_TEST_INSTRUMENTATION
    if (strcmp(name, "ggml_cuda_hc_grouped_rms_test_stats_reset") == 0) {
        return (void *) ggml_cuda_hc_grouped_rms_test_stats_reset;
    }
    if (strcmp(name, "ggml_cuda_hc_grouped_rms_test_stats_get") == 0) {
        return (void *) ggml_cuda_hc_grouped_rms_test_stats_get;
    }
#endif
    if (strcmp(name, "ggml_backend_step_capturable") == 0) {
        return (void *)ggml_backend_cuda_step_capturable;
    }
    if (strcmp(name, "ggml_backend_step_epoch") == 0) {
        return (void *)ggml_backend_cuda_step_epoch;
    }
    if (strcmp(name, "ggml_backend_step_wait_uploads") == 0) {
        return (void *)ggml_backend_cuda_step_wait_uploads;
    }
    if (strcmp(name, "ggml_backend_step_capture_begin") == 0) {
        return (void *)ggml_backend_cuda_step_capture_begin;
    }
    if (strcmp(name, "ggml_backend_step_capture_end") == 0) {
        return (void *)ggml_backend_cuda_step_capture_end;
    }
    if (strcmp(name, "ggml_backend_step_launch") == 0) {
        return (void *)ggml_backend_cuda_step_launch;
    }
    if (strcmp(name, "ggml_backend_step_free") == 0) {
        return (void *)ggml_backend_cuda_step_free;
    }
    if (strcmp(name, "ggml_backend_comm_init") == 0) {
        return (void *)ggml_backend_cuda_comm_init;
    }
    if (strcmp(name, "ggml_backend_comm_free") == 0) {
        return (void *)ggml_backend_cuda_comm_free;
    }
    if (strcmp(name, "ggml_backend_comm_allreduce_tensor") == 0) {
        return (void *)ggml_backend_cuda_comm_allreduce_tensor;
    }
    if (strcmp(name, "ggml_backend_comm_allreduce_tensor_rank") == 0) {
        return (void *)ggml_backend_cuda_comm_allreduce_tensor_rank;
    }
    if (strcmp(name, "ggml_backend_register_host_buffer") == 0) {
        return (void *)ggml_backend_cuda_register_host_buffer;
    }
    if (strcmp(name, "ggml_backend_unregister_host_buffer") == 0) {
        return (void *)ggml_backend_cuda_unregister_host_buffer;
    }
    if (strcmp(name, "ggml_backend_get_features") == 0) {
        return (void *)ggml_backend_cuda_get_features;
    }
    if (strcmp(name, "dflash_cross_ring_gpu_alloc") == 0) {
        return (void *)dflash_cross_ring_gpu_alloc;
    }
    if (strcmp(name, "dflash_cross_ring_gpu_free") == 0) {
        return (void *)dflash_cross_ring_gpu_free;
    }
    if (strcmp(name, "dflash_cross_ring_gpu_write") == 0) {
        return (void *)dflash_cross_ring_gpu_write;
    }
    if (strcmp(name, "dflash_cross_ring_gpu_write_d2d") == 0) {
        return (void *)dflash_cross_ring_gpu_write_d2d;
    }
    if (strcmp(name, "dflash_cross_ring_gpu_read") == 0) {
        return (void *)dflash_cross_ring_gpu_read;
    }
    if (strcmp(name, "dflash_cross_ring_gpu_interleave") == 0) {
        return (void *)dflash_cross_ring_gpu_interleave;
    }
    if (strcmp(name, "dflash_cross_ring_gpu_set_tensor") == 0) {
        return (void *)dflash_cross_ring_gpu_set_tensor;
    }
    if (strcmp(name, "dflash_crosskv_alloc") == 0) {
        return (void *)dflash_crosskv_alloc;
    }
    if (strcmp(name, "dflash_crosskv_free") == 0) {
        return (void *)dflash_crosskv_free;
    }
    if (strcmp(name, "dflash_crosskv_write") == 0) {
        return (void *)dflash_crosskv_write;
    }
    if (strcmp(name, "dflash_crosskv_read_window") == 0) {
        return (void *)dflash_crosskv_read_window;
    }
    if (strcmp(name, "dflash_crosskv_sync") == 0) {
        return (void *)dflash_crosskv_sync;
    }
    return nullptr;
}

static const ggml_backend_reg_i ggml_backend_cuda_reg_interface = {
    /* .get_name          = */ ggml_backend_cuda_reg_get_name,
    /* .get_device_count  = */ ggml_backend_cuda_reg_get_device_count,
    /* .get_device        = */ ggml_backend_cuda_reg_get_device,
    /* .get_proc_address  = */ ggml_backend_cuda_reg_get_proc_address,
};

// backend registry
ggml_backend_reg_t ggml_backend_cuda_reg() {
    static ggml_backend_reg reg;
    static bool initialized = false;

    {
        static std::mutex mutex;
        std::lock_guard<std::mutex> lock(mutex);
        if (!initialized) {
            ggml_backend_cuda_reg_context * ctx = new ggml_backend_cuda_reg_context;
            const int min_batch_size = getenv("GGML_OP_OFFLOAD_MIN_BATCH") ? atoi(getenv("GGML_OP_OFFLOAD_MIN_BATCH")) : 32;

            const ggml_cuda_device_info & info = ggml_cuda_info();
            const bool virtual_devices = info.device_count > info.physical_device_count;

            for (int i = 0; i < info.device_count; i++) {
                const int physical_id = info.devices[i].physical_device;

                ggml_backend_cuda_device_context * dev_ctx = new ggml_backend_cuda_device_context;
                dev_ctx->device = i;
                dev_ctx->name = GGML_CUDA_NAME + std::to_string(i);
                dev_ctx->description = ggml_cuda_device_description(i);

                char pci_bus_id[32] = {};
                CUDA_CHECK(cudaDeviceGetPCIBusId(pci_bus_id, sizeof(pci_bus_id), physical_id));
                dev_ctx->pci_bus_id = pci_bus_id;
                if (virtual_devices) {
                    // make the pci bus id unique for virtual devices
                    dev_ctx->pci_bus_id += "-v" + std::to_string(i);
                }
                for (char & c : dev_ctx->pci_bus_id) {
                    c = std::tolower(c);
                }
                dev_ctx->op_offload_min_batch_size = min_batch_size;

                ggml_backend_dev_t dev = new ggml_backend_device {
                    /* .iface   = */ ggml_backend_cuda_device_interface,
                    /* .reg     = */ &reg,
                    /* .context = */ dev_ctx
                };
                ctx->devices.push_back(dev);
            }

            reg = ggml_backend_reg {
                /* .api_version = */ GGML_BACKEND_API_VERSION,
                /* .iface       = */ ggml_backend_cuda_reg_interface,
                /* .context     = */ ctx
            };
        }

        initialized = true;
#if !defined(GGML_USE_MUSA)
        ggml_moe_cache_register(&reg);
#endif
    }

    return &reg;
}

ggml_backend_t ggml_backend_cuda_init(int device) {
    if (device < 0 || device >= ggml_backend_cuda_get_device_count()) {
        GGML_LOG_ERROR("%s: invalid device %d\n", __func__, device);
        return nullptr;
    }

    ggml_backend_cuda_context * ctx = new ggml_backend_cuda_context(device);
    if (ctx == nullptr) {
        GGML_LOG_ERROR("%s: failed to allocate context\n", __func__);
        return nullptr;
    }

    ggml_backend_t cuda_backend = new ggml_backend {
        /* .guid    = */ ggml_backend_cuda_guid(),
        /* .iface   = */ ggml_backend_cuda_interface,
        /* .device  = */ ggml_backend_reg_dev_get(ggml_backend_cuda_reg(), device),
        /* .context = */ ctx,
    };

    return cuda_backend;
}

GGML_BACKEND_DL_IMPL(ggml_backend_cuda_reg)
