

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_2'
================================================================
* Date:           Sun Jun  6 15:19:19 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  137029|  137029|  137029|  137029|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+-----+-----+-----+-----+----------+
        |                     |                  |  Latency  |  Interval | Pipeline |
        |       Instance      |      Module      | min | max | min | max |   Type   |
        +---------------------+------------------+-----+-----+-----+-----+----------+
        |dataflow_in_loop_U0  |dataflow_in_loop  |  164|  164|  137|  137| dataflow |
        +---------------------+------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  137028|  137028|       166|          -|          -|  1000|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      49|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       29|     69|     1909|    5932|    0|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      18|    -|
|Register         |        -|      -|       20|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       29|     69|     1929|    5999|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        1|      3|    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+------+------+-----+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------+------------------+---------+-------+------+------+-----+
    |dataflow_in_loop_U0  |dataflow_in_loop  |       29|     69|  1909|  5932|    0|
    +---------------------+------------------+---------+-------+------+------+-----+
    |Total                |                  |       29|     69|  1909|  5932|    0|
    +---------------------+------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  17|          10|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  17|          10|           1|
    |bound_minus_1               |     -    |      0|  0|  15|           6|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  49|          26|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   10|         20|
    |loop_dataflow_output_count  |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   20|         40|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  10|   0|   10|          0|
    |loop_dataflow_output_count  |  10|   0|   10|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  20|   0|   20|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+------+------------+------------------------+--------------+
|input_V_address0      | out |     4|  ap_memory |         input_V        |     array    |
|input_V_ce0           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_d0            | out |  1024|  ap_memory |         input_V        |     array    |
|input_V_q0            |  in |  1024|  ap_memory |         input_V        |     array    |
|input_V_we0           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_address1      | out |     4|  ap_memory |         input_V        |     array    |
|input_V_ce1           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_d1            | out |  1024|  ap_memory |         input_V        |     array    |
|input_V_q1            |  in |  1024|  ap_memory |         input_V        |     array    |
|input_V_we1           | out |     1|  ap_memory |         input_V        |     array    |
|output_r_address0     | out |    10|  ap_memory |        output_r        |     array    |
|output_r_ce0          | out |     1|  ap_memory |        output_r        |     array    |
|output_r_d0           | out |    32|  ap_memory |        output_r        |     array    |
|output_r_q0           |  in |    32|  ap_memory |        output_r        |     array    |
|output_r_we0          | out |     1|  ap_memory |        output_r        |     array    |
|m_axi_ddr_V_AWVALID   | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWREADY   |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWADDR    | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWID      | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWLEN     | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWSIZE    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWBURST   | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWLOCK    | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWCACHE   | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWPROT    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWQOS     | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWREGION  | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWUSER    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WVALID    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WREADY    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WDATA     | out |   128|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WSTRB     | out |    16|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WLAST     | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WID       | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WUSER     | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARVALID   | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARREADY   |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARADDR    | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARID      | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARLEN     | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARSIZE    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARBURST   | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARLOCK    | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARCACHE   | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARPROT    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARQOS     | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARREGION  | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARUSER    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RVALID    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RREADY    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RDATA     |  in |   128|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RLAST     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RID       |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RUSER     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RRESP     |  in |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BVALID    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BREADY    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BRESP     |  in |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BID       |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BUSER     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|bias_address0         | out |    10|  ap_memory |          bias          |     array    |
|bias_ce0              | out |     1|  ap_memory |          bias          |     array    |
|bias_d0               | out |    32|  ap_memory |          bias          |     array    |
|bias_q0               |  in |    32|  ap_memory |          bias          |     array    |
|bias_we0              | out |     1|  ap_memory |          bias          |     array    |
|bias_address1         | out |    10|  ap_memory |          bias          |     array    |
|bias_ce1              | out |     1|  ap_memory |          bias          |     array    |
|bias_d1               | out |    32|  ap_memory |          bias          |     array    |
|bias_q1               |  in |    32|  ap_memory |          bias          |     array    |
|bias_we1              | out |     1|  ap_memory |          bias          |     array    |
|scale_address0        | out |    10|  ap_memory |          scale         |     array    |
|scale_ce0             | out |     1|  ap_memory |          scale         |     array    |
|scale_d0              | out |    32|  ap_memory |          scale         |     array    |
|scale_q0              |  in |    32|  ap_memory |          scale         |     array    |
|scale_we0             | out |     1|  ap_memory |          scale         |     array    |
|scale_address1        | out |    10|  ap_memory |          scale         |     array    |
|scale_ce1             | out |     1|  ap_memory |          scale         |     array    |
|scale_d1              | out |    32|  ap_memory |          scale         |     array    |
|scale_q1              |  in |    32|  ap_memory |          scale         |     array    |
|scale_we1             | out |     1|  ap_memory |          scale         |     array    |
|ap_clk                |  in |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_rst                |  in |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_start              |  in |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_done               | out |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_ready              | out |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_idle               | out |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_continue           |  in |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
+----------------------+-----+------+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([16 x i1024]* %input_V)"   --->   Operation 4 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1000 x float]* %output_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([1000 x float]* %bias)"   --->   Operation 6 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([1000 x float]* %scale)"   --->   Operation 7 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1000 x float]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1000 x float]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i1024]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str44, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %.preheader"   --->   Operation 12 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%och_0 = phi i10 [ %och, %hls_label_30 ], [ 0, %newFuncRoot ]"   --->   Operation 13 'phi' 'och_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.91ns)   --->   "%icmp_ln330 = icmp eq i10 %och_0, -24" [resnet50_3.cpp:330]   --->   Operation 14 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [21 x i8]* @dataflow_parent_loop, i10 %och_0, i10 -24)" [resnet50_3.cpp:330]   --->   Operation 16 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.78ns)   --->   "%och = add i10 %och_0, 1" [resnet50_3.cpp:330]   --->   Operation 17 'add' 'och' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln330, label %.exitStub, label %hls_label_30" [resnet50_3.cpp:330]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.83ns)   --->   "call fastcc void @dataflow_in_loop(i128* %ddr_V, i10 %och_0, [16 x i1024]* %input_V, [1000 x float]* %bias, [1000 x float]* %scale, [1000 x float]* %output_r)" [resnet50_3.cpp:330]   --->   Operation 19 'call' <Predicate = (!icmp_ln330)> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (icmp_ln330)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [resnet50_3.cpp:330]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([16 x i1024]* %input_V) nounwind"   --->   Operation 22 'specstablecontent' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([1000 x float]* %output_r) nounwind" [resnet50_3.cpp:335]   --->   Operation 23 'specstablecontent' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop(i128* %ddr_V, i10 %och_0, [16 x i1024]* %input_V, [1000 x float]* %bias, [1000 x float]* %scale, [1000 x float]* %output_r)" [resnet50_3.cpp:330]   --->   Operation 24 'call' <Predicate = (!icmp_ln330)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp)" [resnet50_3.cpp:342]   --->   Operation 25 'specregionend' 'empty' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.preheader" [resnet50_3.cpp:330]   --->   Operation 26 'br' <Predicate = (!icmp_ln330)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ ddr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specstablecontent_ln0      (specstablecontent     ) [ 0000]
specstablecontent_ln0      (specstablecontent     ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specmemcore_ln0            (specmemcore           ) [ 0000]
specinterface_ln0          (specinterface         ) [ 0000]
br_ln0                     (br                    ) [ 0111]
och_0                      (phi                   ) [ 0011]
icmp_ln330                 (icmp                  ) [ 0011]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000]
specdataflowpipeline_ln330 (specdataflowpipeline  ) [ 0000]
och                        (add                   ) [ 0111]
br_ln330                   (br                    ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
tmp                        (specregionbegin       ) [ 0000]
specstablecontent_ln0      (specstablecontent     ) [ 0000]
specstablecontent_ln335    (specstablecontent     ) [ 0000]
call_ln330                 (call                  ) [ 0000]
empty                      (specregionend         ) [ 0000]
br_ln330                   (br                    ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ddr_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="scale">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1005" name="och_0_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="1"/>
<pin id="60" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="och_0 (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="och_0_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="1" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="och_0/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_dataflow_in_loop_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="0" index="3" bw="1024" slack="0"/>
<pin id="75" dir="0" index="4" bw="32" slack="0"/>
<pin id="76" dir="0" index="5" bw="32" slack="0"/>
<pin id="77" dir="0" index="6" bw="32" slack="0"/>
<pin id="78" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln330/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln330_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="och_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="och/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="icmp_ln330_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="102" class="1005" name="och_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="och "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="69"><net_src comp="62" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="79"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="62" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="90"><net_src comp="62" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="62" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="86" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: output_r | {2 3 }
	Port: ddr_V | {}
 - Input state : 
	Port: dataflow_parent_loop.2 : input_V | {2 3 }
	Port: dataflow_parent_loop.2 : output_r | {}
	Port: dataflow_parent_loop.2 : ddr_V | {2 3 }
	Port: dataflow_parent_loop.2 : bias | {2 3 }
	Port: dataflow_parent_loop.2 : scale | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln330 : 1
		specdataflowpipeline_ln330 : 1
		och : 1
		br_ln330 : 2
		call_ln330 : 1
	State 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_fu_70 |    29   |    69   |  8.148  |   2080  |   5118  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|    add   |          och_fu_92         |    0    |    0    |    0    |    0    |    17   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |      icmp_ln330_fu_86      |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    29   |    69   |  8.148  |   2080  |   5148  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln330_reg_98|    1   |
|   och_0_reg_58  |   10   |
|   och_reg_102   |   10   |
+-----------------+--------+
|      Total      |   21   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| och_0_reg_58 |  p0  |   2  |  10  |   20   ||    9    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   20   ||  0.656  ||    9    |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   29   |   69   |    8   |  2080  |  5148  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   21   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   29   |   69   |    8   |  2101  |  5157  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
