
*** Running vivado
    with args -log system_scb_testmaster_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_scb_testmaster_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_scb_testmaster_0_0.tcl -notrace
Command: synth_design -top system_scb_testmaster_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1408.066 ; gain = 86.992 ; free physical = 3370 ; free virtual = 25153
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_scb_testmaster_0_0' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ip/system_scb_testmaster_0_0/synth/system_scb_testmaster_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'scb_testmaster' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/scb_testmaster_struct.v:13]
INFO: [Synth 8-638] synthesizing module 'hc_generator' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/hc_generator.v:13]
INFO: [Synth 8-256] done synthesizing module 'hc_generator' (1#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/hc_generator.v:13]
INFO: [Synth 8-638] synthesizing module 'axi_control_unit' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/axi_control_unit.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/axi_control_unit.v:269]
INFO: [Synth 8-256] done synthesizing module 'axi_control_unit' (2#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/axi_control_unit.v:13]
INFO: [Synth 8-638] synthesizing module 'bit_counter' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/bit_counter.v:3]
INFO: [Synth 8-256] done synthesizing module 'bit_counter' (3#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/bit_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'byte_counter' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/byte_counter.v:3]
INFO: [Synth 8-256] done synthesizing module 'byte_counter' (4#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/byte_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/clock_divider.v:13]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (5#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/clock_divider.v:13]
INFO: [Synth 8-638] synthesizing module 'clock_domain_crossing' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/clock_domain_crossing.v:13]
INFO: [Synth 8-256] done synthesizing module 'clock_domain_crossing' (6#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/clock_domain_crossing.v:13]
INFO: [Synth 8-638] synthesizing module 'master_fsm' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/master_fsm_fsm.v:12]
	Parameter IDLE bound to: 5'b00000 
	Parameter WAIT_START bound to: 5'b00001 
	Parameter START bound to: 5'b00010 
	Parameter ADDRW_LD bound to: 5'b00011 
	Parameter ADDRW_TX bound to: 5'b00100 
	Parameter ADDRW_WAIT_ACK bound to: 5'b00101 
	Parameter ADDRW_CHECK_ACK bound to: 5'b00110 
	Parameter STOP bound to: 5'b00111 
	Parameter LOAD_STOP bound to: 5'b01000 
	Parameter TX_LD bound to: 5'b01001 
	Parameter ADDRR_LD bound to: 5'b01010 
	Parameter ADDRR_TX bound to: 5'b01011 
	Parameter ADDRR_WAIT_ACK bound to: 5'b01100 
	Parameter ADDRR_CHECK_ACK bound to: 5'b01101 
	Parameter TX bound to: 5'b01110 
	Parameter TX_WAIT_ACK bound to: 5'b01111 
	Parameter TX_CHECK_ACK bound to: 5'b10000 
	Parameter RX_START bound to: 5'b10001 
	Parameter RX bound to: 5'b10010 
	Parameter RX_SENDACK bound to: 5'b10011 
	Parameter RX_PREP_ACK bound to: 5'b10100 
	Parameter RX_SENDNACK bound to: 5'b10101 
	Parameter LOAD_START bound to: 5'b10110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/master_fsm_fsm.v:246]
INFO: [Synth 8-256] done synthesizing module 'master_fsm' (7#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/master_fsm_fsm.v:12]
INFO: [Synth 8-638] synthesizing module 'master_manchester_dec' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/master_manchester_dec.v:13]
INFO: [Synth 8-256] done synthesizing module 'master_manchester_dec' (8#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/master_manchester_dec.v:13]
INFO: [Synth 8-638] synthesizing module 'rx_shift_reg' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/rx_shift_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'rx_shift_reg' (9#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/rx_shift_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'tx_shift_reg' [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/tx_shift_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'tx_shift_reg' (10#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/tx_shift_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'scb_testmaster' (11#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/scb_testmaster_struct.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_scb_testmaster_0_0' (12#1) [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ip/system_scb_testmaster_0_0/synth/system_scb_testmaster_0_0.v:56]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1450.605 ; gain = 129.531 ; free physical = 3194 ; free virtual = 24978
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1450.605 ; gain = 129.531 ; free physical = 3158 ; free virtual = 24942
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1802.133 ; gain = 0.000 ; free physical = 2235 ; free virtual = 24013
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:14 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 1933 ; free virtual = 23712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:14 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 1932 ; free virtual = 23711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:14 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 1941 ; free virtual = 23720
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_byte_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/bit_counter.v:31]
WARNING: [Synth 8-6014] Unused sequential element number_reg was removed.  [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/byte_counter.v:39]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/clock_divider.v:30]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'master_fsm'
INFO: [Synth 8-5546] ROM "rx_shift_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "load_counter" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_tx_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_syndrom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_rx_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00000 |                            00000
              WAIT_START |                            00001 |                            00001
              LOAD_START |                            00010 |                            10110
                   START |                            00011 |                            00010
                ADDRW_LD |                            00100 |                            00011
                ADDRW_TX |                            00101 |                            00100
          ADDRW_WAIT_ACK |                            00110 |                            00101
         ADDRW_CHECK_ACK |                            00111 |                            00110
                   TX_LD |                            01000 |                            01001
                      TX |                            01001 |                            01110
             TX_WAIT_ACK |                            01010 |                            01111
            TX_CHECK_ACK |                            01011 |                            10000
                ADDRR_LD |                            01100 |                            01010
                ADDRR_TX |                            01101 |                            01011
          ADDRR_WAIT_ACK |                            01110 |                            01100
         ADDRR_CHECK_ACK |                            01111 |                            01101
                RX_START |                            10000 |                            10001
                      RX |                            10001 |                            10010
             RX_PREP_ACK |                            10010 |                            10100
              RX_SENDACK |                            10011 |                            10011
             RX_SENDNACK |                            10100 |                            10101
               LOAD_STOP |                            10101 |                            01000
                    STOP |                            10110 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'master_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:15 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 1973 ; free virtual = 23752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 48    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
	  18 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_control_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	  18 Input      1 Bit        Muxes := 16    
Module bit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module byte_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module clock_domain_crossing 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 48    
	                8 Bit    Registers := 48    
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 15    
+---Muxes : 
	  16 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2     
Module master_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      8 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
Module master_manchester_dec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rx_shift_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module scb_testmaster 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bit_counter_inst/counter_reg was removed.  [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/bit_counter.v:31]
WARNING: [Synth 8-6014] Unused sequential element rx_byte_counter_inst/number_reg was removed.  [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/byte_counter.v:39]
WARNING: [Synth 8-6014] Unused sequential element tx_byte_counter_inst/number_reg was removed.  [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/byte_counter.v:39]
WARNING: [Synth 8-6014] Unused sequential element clock_divider_inst/cnt_reg was removed.  [/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.srcs/sources_1/bd/system/ipshared/be3b/clock_divider.v:30]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_control_unit has unconnected port S_AXI_WSTRB[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[20]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[21]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[22]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[23]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[24]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[25]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[26]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[27]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[28]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[29]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[30]' (FDCE) to 'inst/axi_control_unit_inst/S_AXI_RDATA_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_control_unit_inst/S_AXI_RDATA_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/axi_control_unit_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_scb_testmaster_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_control_unit_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_scb_testmaster_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_control_unit_inst/axi_araddr_reg[1]) is unused and will be removed from module system_scb_testmaster_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_control_unit_inst/axi_araddr_reg[0]) is unused and will be removed from module system_scb_testmaster_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_control_unit_inst/S_AXI_RDATA_reg[31]) is unused and will be removed from module system_scb_testmaster_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:18 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 2758 ; free virtual = 24547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|hc_generator | hc_dataIn  | 256x12        | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:37 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3199 ; free virtual = 24977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:37 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3165 ; free virtual = 24944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:38 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3137 ; free virtual = 24914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3054 ; free virtual = 24830
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3051 ; free virtual = 24828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3025 ; free virtual = 24802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3022 ; free virtual = 24799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3083 ; free virtual = 24859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3083 ; free virtual = 24860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    13|
|2     |LUT2  |    20|
|3     |LUT3  |    32|
|4     |LUT4  |    48|
|5     |LUT5  |    43|
|6     |LUT6  |   224|
|7     |MUXF7 |    49|
|8     |MUXF8 |    20|
|9     |FDCE  |  1336|
|10    |FDPE  |    16|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  1801|
|2     |  inst                         |scb_testmaster        |  1801|
|3     |    axi_control_unit_inst      |axi_control_unit      |   350|
|4     |    bit_counter_inst           |bit_counter           |     9|
|5     |    clock_divider_inst         |clock_divider         |    25|
|6     |    clock_domain_crossing_inst |clock_domain_crossing |  1217|
|7     |    hc_generator_inst          |hc_generator          |     6|
|8     |    master_fsm_inst            |master_fsm            |   106|
|9     |    master_manchester_dec_inst |master_manchester_dec |     1|
|10    |    rx_byte_counter_inst       |byte_counter          |    26|
|11    |    rx_shift_reg_inst          |rx_shift_reg          |    21|
|12    |    tx_byte_counter_inst       |byte_counter_0        |    11|
|13    |    tx_shift_reg_inst          |tx_shift_reg          |    27|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3083 ; free virtual = 24860
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1802.133 ; gain = 129.531 ; free physical = 3129 ; free virtual = 24906
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.133 ; gain = 481.059 ; free physical = 3137 ; free virtual = 24914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:42 . Memory (MB): peak = 1810.141 ; gain = 513.895 ; free physical = 3026 ; free virtual = 24805
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub-seu-test/work/TestSetup/TestSetup.runs/system_scb_testmaster_0_0_synth_1/system_scb_testmaster_0_0.dcp' has been generated.
