Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne15.ecn.purdue.edu, pid 7681
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/ns_l_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/ns_l_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc33436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc334c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3354710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc335e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3366710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32f1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32f9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3303710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc330b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3314710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc331e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3326710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32b0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32b8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32d4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32dd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32e6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc326f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3277710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3281710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3289710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3294710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc329c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc32a6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc322f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3238710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3241710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc324b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3254710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc325c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3266710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31ee710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31f7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3200710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3209710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3213710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc321c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3225710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31ae710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31b8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31c0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31c9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31d2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31db710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31e4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc316e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3177710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3180710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3188710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3193710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc319b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc31a5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc312e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3137710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3140710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3149710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3152710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc315a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc3164710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc316c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc30f6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcdc30fe710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3107400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3107e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc31128d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc311a358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc311ada0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3123828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc312c2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc312ccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30b5780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30bd208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30bdc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30c66d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30cf160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30cfba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30d8630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30e20b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30e2b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30eb588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30ebfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3074a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc307c4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc307cf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30859b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc308e438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc308ee80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3098908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30a0390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30a0dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30aa860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30332e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3033d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc303c7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3045240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3045c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc304e710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3057198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3057be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc305f668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30680f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3068b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2ff25c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2ffc048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2ffca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3005518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3005f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc300d9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3016470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3016eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc301f940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc30283c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc3028e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2fb1898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2fb9320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2fb9d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2fc37f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2fcc278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2fcccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2fd5748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc408a0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc408aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2fe4630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2f6e0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2f6eb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcdc2f76588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f76eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f7e128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f7e358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f7e588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f7e7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f7e9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f7ec18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f7ee48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f8b0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f8b2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f8b518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f8b748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f8b978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f8bba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f8bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcdc2f96048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fcdc2f3df28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fcdc2f46588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41175636548500 because a thread reached the max instruction count
