(window.webpackJsonp=window.webpackJsonp||[]).push([[8],{211:function(n,e,i){"use strict";i.r(e);var a=i(0),t=Object(a.a)({},(function(){var n=this,e=n.$createElement,i=n._self._c||e;return i("ContentSlotsDistributor",{attrs:{"slot-key":n.$parent.slotKey}},[i("h1",{attrs:{id:"publications"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#publications"}},[n._v("#")]),n._v(" Publications")]),n._v(" "),i("p",{staticStyle:{"text-align":"justify"}},[n._v('\n[1] Wang, Ying, et al. "DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family." Proceedings of the 53rd Annual Design Automation Conference. ACM, 2016.')]),n._v(" "),i("p",{staticStyle:{"text-align":"justify"}},[n._v('\n[2] Song, Lili, Ying Wang, Yinhe Han, Xin Zhao, Bosheng Liu, and Xiaowei Li. "C-brain: A deep learning accelerator that tames the diversity of cnns through adaptive data-level parallelization." In 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 1-6. IEEE, 2016. ')]),n._v(" "),i("p",{staticStyle:{"text-align":"justify"}},[n._v('\n[3] Wang, Ying, Huawei Li, Long Cheng, and Xiaowei Li. "A QoS-QoR Aware CNN Accelerator Design Approach." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2018). ')]),n._v(" "),i("p",{staticStyle:{"text-align":"justify"}},[n._v('\n[4] Xu, Dawen, Kaijie Tu, Ying Wang, Cheng Liu, Bingsheng He, and Huawei Li. "Fcn-engine: Accelerating deconvolutional layers in classic cnn processors." In Proceedings of the International Conference on Computer-Aided Design, p. 22. ACM, 2018. ')]),n._v(" "),i("p",{staticStyle:{"text-align":"justify"}},[n._v('\n[5] Wang, Ying, Shengwen Liang, Huawei Li, and Xiaowei Li. "A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs." In Proceedings of the 56th Annual Design Automation Conference 2019, p. 202. ACM, 2019. ')]),n._v(" "),i("p",{staticStyle:{"text-align":"justify"}},[n._v("\n[6] Chen, Weiwei, Ying Wang, Shuang Yang, Lei Zhang, Cheng Liu, You Only Search Once: A Fast Automation Framework for Single-Stage DNN/Accelerator Co-design, IEEE/ACM Proceedings of Design, Automation and Test in Europe conference (DATE), 2020 (to appear) ")]),n._v(" "),i("p",{staticStyle:{"text-align":"justify"}},[n._v("\n[7] Liang, Shengwen, Ying Wang, Cheng Liu, Huawei Li and Xiaowei Li, InS-DLA: An In-SSD Deep Learning Accelerator for Near-Data Processing, The International Conference on Field-Programmable Logic and Applications (FPL), Sep 9-11, 2019. ")]),n._v(" "),i("p",{staticStyle:{"text-align":"justify"}},[n._v('\n[8] Xiandong Zhao, Ying Wang, Xuyi Cai, Cheng Liu, Lei Zhang. "Linear Symmetric Quantization of Neural Networks for Low-precision Integer Hardware." In International Conference on Learning Representations (ICLR), 2020 (to appear). ')])])}),[],!1,null,null,null);e.default=t.exports}}]);