{"vcs1":{"timestamp_begin":1762576998.091158273, "rt":1.45, "ut":1.17, "st":0.09}}
{"vcselab":{"timestamp_begin":1762576999.616752702, "rt":0.35, "ut":0.19, "st":0.07}}
{"link":{"timestamp_begin":1762577000.017135198, "rt":0.29, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762576997.582470562}
{"VCS_COMP_START_TIME": 1762576997.582470562}
{"VCS_COMP_END_TIME": 1762577162.695452819}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 809940}}
{"stitch_vcselab": {"peak_mem": 810773}}
