M. Amde, T. Felicijan, A. Efthymiou, D. Edwards, and L. Lavagno. 2005. Asynchronous on-chip networks. IEE Proc. Comput. Digital Techniq. 152, 2, 273--283.
Wayne P. Burleson , Maciej Ciesielski , Fabian Klass , Wentai Liu, Wave-pipelining: a tutorial and research survey, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.3, p.464-474, September 1998[doi>10.1109/92.711317]
William J. Dally, Performance Analysis of k-ary n-cube Interconnection Networks, IEEE Transactions on Computers, v.39 n.6, p.775-785, June 1990[doi>10.1109/12.53599]
William J. Dally, Express Cubes: Improving the Performance of k-ary n-cube Interconnection Networks, IEEE Transactions on Computers, v.40 n.9, p.1016-1023, September 1991[doi>10.1109/12.83652]
William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Monica Donno , Enrico Macii , Luca Mazzoni, Power-aware clock tree planning, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981097]
Gennette Gill , Sumedh S. Attarde , Geoffray Lacourba , Steven M. Nowick, A low-latency adaptive asynchronous interconnection network using bi-modal router nodes, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999977]
P. Gratz and S. W. Keckler. 2010. Realistic workload characterization and analysis for networks-on-chip design. In Proceedings of the 4<sup>th</sup> Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI'10).
P. Gratz, C. Kim, R. Mcdonald, S. W. Keckler, and D. Burger. 2006. Implementation and evaluation of on-chip network architectures. In Proceedings of the IEEE International Conference on Computer Design (ICCD'06).
B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu. 2009. Express cube topologies for on-chip interconnects. In Proceedings of the International Symposium on High Performance Computer Architecture. 163--174.
A. Hatakeyama, H. Mochizuki, T. Aikawa, M. Takiia, Y. Ishii, H. Tsuboi, S. Fujioka, S. Yamaguchi, M. Koga, Y. Serizawa, K. Nishimura, K. Kawabata, Y. Okajima, M. Kawano, H. Kojima, K. Mizutani, T. Anezaki, M. Hasegawa, and M. Taguchi. 1997. A 256 mb sdram using a register-controlled digital dll. In Proceedings of the International Solid-State Circuits Conference. 72--73.
A. Hemani , T. Meincke , S. Kumar , A. Postula , T. Olsson , P. Nilsson , J. Oberg , P. Ellervee , D. Lundqvist, Lowering power consumption in clock by using globally asynchronous locally synchronous design style, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.873-878, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310091]
Simon J. Hollis , Chris Jackson, Skip the Analysis: Self-Optimising Networks-on-Chip (Invited Paper), Proceedings of the 2010 International Symposium on Electronic System Design, p.14-19, December 20-22, 2010[doi>10.1109/ISED.2010.12]
M. N. Horak , S. M. Nowick , M. Carlberg , U. Vishkin, A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.494-507, April 2011[doi>10.1109/TCAD.2011.2114970]
International Technology Roadmap for Semiconductors. 2012. http://www.itrs.net/Links/2012ITRS/Home2012.htm.
Tushar N.  K. Jain , Paul V. Gratz , Alex Sprintson , Gwan Choi, Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.51-58, May 03-06, 2010[doi>10.1109/NOCS.2010.15]
John Kim, Low-cost router microarchitecture for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669145]
John Kim , William J. Dally , Brian Towles , Amit K. Gupta, Microarchitecture of a High-Radix Router, Proceedings of the 32nd annual international symposium on Computer Architecture, p.420-431, June 04-08, 2005[doi>10.1109/ISCA.2005.35]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Tushar Krishna , Amit Kumar , Patrick Chiang , Mattan Erez , Li-Shiuan Peh, NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.11-20, August 26-28, 2008[doi>10.1109/HOTI.2008.22]
Reeshav Kumar , Yoon Seok Yang , Gwan Choi, Intra-Flit Skew Reduction for Asynchronous Bypass Channel in NoCs, Proceedings of the 2011 24th International Conference on VLSI Design, p.238-243, January 02-07, 2011[doi>10.1109/VLSID.2011.73]
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, MÃ¼nchen, Germany
U. Y. Ogras , R. Marculescu, Application-specific network-on-chip architecture customization via long-range link insertion, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.246-253, November 06-10, 2005, San Jose, CA
Ivan Miro Panades , Alain Greiner, Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures, Proceedings of the First International Symposium on Networks-on-Chip, p.83-94, May 07-09, 2007[doi>10.1109/NOCS.2007.14]
T. Saeki, K. Minami, H. Yoshida, and H. Suzuki. 1998. The direct skew detect synchronous mirror delay (direct smd) for asics. In Proceedings of the Custom Integrated Circuits Conference. 511--514.
Synopsys. 2012. RTL synthesis and test. http://www.synopsys.com/tools/implementation/rtlsynthesis/pages/default.aspx.
A. T. Tran, D. N. Truong, and B. M. Baas. 2009. A low-cost high-speed source-synchronous interconnection technique for gals chip multiprocessors. In Proceedings of the International Symposium on Circuits and Systems. 996--999.
S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, Iyer, P., A. Singh, A., T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. 2007. An 80-tile 1.28tflops network-on-chip in 65nm cmos. In Proceedings of the Solid-State Circuits Conference. 98--589.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Xilinx. 2009. Power consumption at 40 and 45nm. http://www.xilinx.com/support/documentation/white_papers/wp298.pdf.
