# OpenFile test_bcd2.v 
vsim test
# vsim test 
# Loading work.test
# Loading work.bcd2
# Loading work.bcd1
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 2000ns
add wave -position end  sim:/test/bcd2a/bcd1a/bcd1_out
add wave -position end  sim:/test/bcd2a/bcd1b/clk
add wave -position end  sim:/test/bcd2a/bcd1b/reset
add wave -position end  sim:/test/bcd2a/bcd1b/x
add wave -position end  sim:/test/bcd2a/bcd1b/bcd1_out
add wave -position end  sim:/test/bcd2a/bcd1b/count_reg
quit -sim
vsim test
# vsim test 
# Loading work.test
# Loading work.bcd2
# Loading work.bcd1
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
add wave -position end  sim:/test/bcd2a/bcd1a/clk
add wave -position end  sim:/test/bcd2a/bcd1a/reset
add wave -position end  sim:/test/bcd2a/bcd1a/x
add wave -position end  sim:/test/bcd2a/bcd1a/bcd1_out
add wave -position end  sim:/test/bcd2a/bcd1a/count_reg
add wave -position end  sim:/test/bcd2a/bcd1b/clk
add wave -position end  sim:/test/bcd2a/bcd1b/reset
add wave -position end  sim:/test/bcd2a/bcd1b/x
add wave -position end  sim:/test/bcd2a/bcd1b/bcd1_out
add wave -position end  sim:/test/bcd2a/bcd1b/count_reg
run 2000ns
quit -sim
log test_bcd2.v
# Active logfile is not in simulation mode
vlog test_bcd2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd1
# -- Compiling module bcd2
# -- Compiling module test
# 
# Top level modules:
# 	test
vsim test
# vsim test 
# Loading work.test
# Loading work.bcd2
# Loading work.bcd1
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 2000ns
quit -sim
vlog test_bcd2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd1
# -- Compiling module bcd2
# -- Compiling module test
# 
# Top level modules:
# 	test
vsim test
# vsim test 
# Loading work.test
# Loading work.bcd2
# Loading work.bcd1
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 2000ns
quit -sim
vlog test_bcd2.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd1
# -- Compiling module bcd2
# -- Compiling module test
# 
# Top level modules:
# 	test
vsim test
# vsim test 
# Loading work.test
# Loading work.bcd2
# Loading work.bcd1
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 2000ns
radix hexadecimal
# hexadecimal
