Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80833eb287d643e78d6adf338a1f62fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test0_behav xil_defaultlib.test0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'red' [E:/Verilog/ELock/ELock.srcs/sim_1/new/test0.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.enterPw
Compiling module xil_defaultlib.stateLight
Compiling module xil_defaultlib.displaySingle
Compiling module xil_defaultlib.displayDigits
Compiling module xil_defaultlib.keyNormalize
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test0
Compiling module xil_defaultlib.glbl
Built simulation snapshot test0_behav
