full_adder.v,verilog,xil_defaultlib,S:/Verilog/2x1_mux behavioral/2x1_mux behavioral.srcs/sources_1/new/full_adder.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
half_adder.v,verilog,xil_defaultlib,S:/Verilog/2x1_mux behavioral/2x1_mux behavioral.srcs/sources_1/new/half_adder.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
tb_full_adder.v,verilog,xil_defaultlib,S:/Verilog/2x1_mux behavioral/2x1_mux behavioral.srcs/sim_1/new/tb_full_adder.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
