DECL|STM32F4X_CLOCK_BUS_AHB1|enumerator|STM32F4X_CLOCK_BUS_AHB1,
DECL|STM32F4X_CLOCK_BUS_AHB2|enumerator|STM32F4X_CLOCK_BUS_AHB2,
DECL|STM32F4X_CLOCK_BUS_APB1|enumerator|STM32F4X_CLOCK_BUS_APB1,
DECL|STM32F4X_CLOCK_BUS_APB2|enumerator|STM32F4X_CLOCK_BUS_APB2,
DECL|STM32F4X_CLOCK_ENABLE_ADC|enumerator|STM32F4X_CLOCK_ENABLE_ADC = 1 << 8,
DECL|STM32F4X_CLOCK_ENABLE_BKPSRAM|enumerator|STM32F4X_CLOCK_ENABLE_BKPSRAM = 1 << 14,
DECL|STM32F4X_CLOCK_ENABLE_CAN1|enumerator|STM32F4X_CLOCK_ENABLE_CAN1 = 1 << 25,
DECL|STM32F4X_CLOCK_ENABLE_CAN2|enumerator|STM32F4X_CLOCK_ENABLE_CAN2 = 1 << 26,
DECL|STM32F4X_CLOCK_ENABLE_CCMDATARAM|enumerator|STM32F4X_CLOCK_ENABLE_CCMDATARAM = 1 << 16,
DECL|STM32F4X_CLOCK_ENABLE_CRC|enumerator|STM32F4X_CLOCK_ENABLE_CRC = 1 << 12,
DECL|STM32F4X_CLOCK_ENABLE_CRYP|enumerator|STM32F4X_CLOCK_ENABLE_CRYP = 1 << 4,
DECL|STM32F4X_CLOCK_ENABLE_DAC|enumerator|STM32F4X_CLOCK_ENABLE_DAC = 1 << 29,
DECL|STM32F4X_CLOCK_ENABLE_DCMI|enumerator|STM32F4X_CLOCK_ENABLE_DCMI = 1 << 0,
DECL|STM32F4X_CLOCK_ENABLE_DMA1|enumerator|STM32F4X_CLOCK_ENABLE_DMA1 = 1 << 21,
DECL|STM32F4X_CLOCK_ENABLE_DMA2|enumerator|STM32F4X_CLOCK_ENABLE_DMA2 = 1 << 22,
DECL|STM32F4X_CLOCK_ENABLE_DSI|enumerator|STM32F4X_CLOCK_ENABLE_DSI = 1 << 27,
DECL|STM32F4X_CLOCK_ENABLE_ETHMACPTP|enumerator|STM32F4X_CLOCK_ENABLE_ETHMACPTP = 1 << 28,
DECL|STM32F4X_CLOCK_ENABLE_ETHMACRX|enumerator|STM32F4X_CLOCK_ENABLE_ETHMACRX = 1 << 27,
DECL|STM32F4X_CLOCK_ENABLE_ETHMACTX|enumerator|STM32F4X_CLOCK_ENABLE_ETHMACTX = 1 << 26,
DECL|STM32F4X_CLOCK_ENABLE_ETHMAC|enumerator|STM32F4X_CLOCK_ENABLE_ETHMAC = 1 << 25,
DECL|STM32F4X_CLOCK_ENABLE_GPIOA|enumerator|STM32F4X_CLOCK_ENABLE_GPIOA = 1 << 0,
DECL|STM32F4X_CLOCK_ENABLE_GPIOB|enumerator|STM32F4X_CLOCK_ENABLE_GPIOB = 1 << 1,
DECL|STM32F4X_CLOCK_ENABLE_GPIOC|enumerator|STM32F4X_CLOCK_ENABLE_GPIOC = 1 << 2,
DECL|STM32F4X_CLOCK_ENABLE_GPIOD|enumerator|STM32F4X_CLOCK_ENABLE_GPIOD = 1 << 3,
DECL|STM32F4X_CLOCK_ENABLE_GPIOE|enumerator|STM32F4X_CLOCK_ENABLE_GPIOE = 1 << 4,
DECL|STM32F4X_CLOCK_ENABLE_GPIOF|enumerator|STM32F4X_CLOCK_ENABLE_GPIOF = 1 << 5,
DECL|STM32F4X_CLOCK_ENABLE_GPIOG|enumerator|STM32F4X_CLOCK_ENABLE_GPIOG = 1 << 6,
DECL|STM32F4X_CLOCK_ENABLE_GPIOH|enumerator|STM32F4X_CLOCK_ENABLE_GPIOH = 1 << 7,
DECL|STM32F4X_CLOCK_ENABLE_GPIOI|enumerator|STM32F4X_CLOCK_ENABLE_GPIOI = 1 << 8,
DECL|STM32F4X_CLOCK_ENABLE_GPIOJ|enumerator|STM32F4X_CLOCK_ENABLE_GPIOJ = 1 << 9,
DECL|STM32F4X_CLOCK_ENABLE_GPIOK|enumerator|STM32F4X_CLOCK_ENABLE_GPIOK = 1 << 10,
DECL|STM32F4X_CLOCK_ENABLE_HASH|enumerator|STM32F4X_CLOCK_ENABLE_HASH = 1 << 5,
DECL|STM32F4X_CLOCK_ENABLE_I2C1|enumerator|STM32F4X_CLOCK_ENABLE_I2C1 = 1 << 21,
DECL|STM32F4X_CLOCK_ENABLE_I2C2|enumerator|STM32F4X_CLOCK_ENABLE_I2C2 = 1 << 22,
DECL|STM32F4X_CLOCK_ENABLE_I2C3|enumerator|STM32F4X_CLOCK_ENABLE_I2C3 = 1 << 23,
DECL|STM32F4X_CLOCK_ENABLE_LTDC|enumerator|STM32F4X_CLOCK_ENABLE_LTDC = 1 << 26,
DECL|STM32F4X_CLOCK_ENABLE_OTGFS|enumerator|STM32F4X_CLOCK_ENABLE_OTGFS = 1 << 7,
DECL|STM32F4X_CLOCK_ENABLE_OTGHSULPI|enumerator|STM32F4X_CLOCK_ENABLE_OTGHSULPI = 1 << 30,
DECL|STM32F4X_CLOCK_ENABLE_OTGHS|enumerator|STM32F4X_CLOCK_ENABLE_OTGHS = 1 << 29,
DECL|STM32F4X_CLOCK_ENABLE_PWR|enumerator|STM32F4X_CLOCK_ENABLE_PWR = 1 << 28,
DECL|STM32F4X_CLOCK_ENABLE_RNG|enumerator|STM32F4X_CLOCK_ENABLE_RNG = 1 << 6,
DECL|STM32F4X_CLOCK_ENABLE_SAI1|enumerator|STM32F4X_CLOCK_ENABLE_SAI1 = 1 << 22,
DECL|STM32F4X_CLOCK_ENABLE_SDIO|enumerator|STM32F4X_CLOCK_ENABLE_SDIO = 1 << 11,
DECL|STM32F4X_CLOCK_ENABLE_SPI1|enumerator|STM32F4X_CLOCK_ENABLE_SPI1 = 1 << 12,
DECL|STM32F4X_CLOCK_ENABLE_SPI2|enumerator|STM32F4X_CLOCK_ENABLE_SPI2 = 1 << 14,
DECL|STM32F4X_CLOCK_ENABLE_SPI3|enumerator|STM32F4X_CLOCK_ENABLE_SPI3 = 1 << 15,
DECL|STM32F4X_CLOCK_ENABLE_SPI4|enumerator|STM32F4X_CLOCK_ENABLE_SPI4 = 1 << 13,
DECL|STM32F4X_CLOCK_ENABLE_SPI5|enumerator|STM32F4X_CLOCK_ENABLE_SPI5 = 1 << 20,
DECL|STM32F4X_CLOCK_ENABLE_SPI6|enumerator|STM32F4X_CLOCK_ENABLE_SPI6 = 1 << 21,
DECL|STM32F4X_CLOCK_ENABLE_SYSCFG|enumerator|STM32F4X_CLOCK_ENABLE_SYSCFG = 1 << 14,
DECL|STM32F4X_CLOCK_ENABLE_TIM10|enumerator|STM32F4X_CLOCK_ENABLE_TIM10 = 1 << 17,
DECL|STM32F4X_CLOCK_ENABLE_TIM11|enumerator|STM32F4X_CLOCK_ENABLE_TIM11 = 1 << 18,
DECL|STM32F4X_CLOCK_ENABLE_TIM12|enumerator|STM32F4X_CLOCK_ENABLE_TIM12 = 1 << 6,
DECL|STM32F4X_CLOCK_ENABLE_TIM13|enumerator|STM32F4X_CLOCK_ENABLE_TIM13 = 1 << 7,
DECL|STM32F4X_CLOCK_ENABLE_TIM14|enumerator|STM32F4X_CLOCK_ENABLE_TIM14 = 1 << 8,
DECL|STM32F4X_CLOCK_ENABLE_TIM1|enumerator|STM32F4X_CLOCK_ENABLE_TIM1 = 1 << 0,
DECL|STM32F4X_CLOCK_ENABLE_TIM2|enumerator|STM32F4X_CLOCK_ENABLE_TIM2 = 1 << 0,
DECL|STM32F4X_CLOCK_ENABLE_TIM3|enumerator|STM32F4X_CLOCK_ENABLE_TIM3 = 1 << 1,
DECL|STM32F4X_CLOCK_ENABLE_TIM4|enumerator|STM32F4X_CLOCK_ENABLE_TIM4 = 1 << 2,
DECL|STM32F4X_CLOCK_ENABLE_TIM5|enumerator|STM32F4X_CLOCK_ENABLE_TIM5 = 1 << 3,
DECL|STM32F4X_CLOCK_ENABLE_TIM6|enumerator|STM32F4X_CLOCK_ENABLE_TIM6 = 1 << 4,
DECL|STM32F4X_CLOCK_ENABLE_TIM7|enumerator|STM32F4X_CLOCK_ENABLE_TIM7 = 1 << 5,
DECL|STM32F4X_CLOCK_ENABLE_TIM8|enumerator|STM32F4X_CLOCK_ENABLE_TIM8 = 1 << 1,
DECL|STM32F4X_CLOCK_ENABLE_TIM9|enumerator|STM32F4X_CLOCK_ENABLE_TIM9 = 1 << 16,
DECL|STM32F4X_CLOCK_ENABLE_UART4|enumerator|STM32F4X_CLOCK_ENABLE_UART4 = 1 << 19,
DECL|STM32F4X_CLOCK_ENABLE_UART5|enumerator|STM32F4X_CLOCK_ENABLE_UART5 = 1 << 20,
DECL|STM32F4X_CLOCK_ENABLE_UART7|enumerator|STM32F4X_CLOCK_ENABLE_UART7 = 1 << 30,
DECL|STM32F4X_CLOCK_ENABLE_UART8|enumerator|STM32F4X_CLOCK_ENABLE_UART8 = 1 << 31,
DECL|STM32F4X_CLOCK_ENABLE_USART1|enumerator|STM32F4X_CLOCK_ENABLE_USART1 = 1 << 4,
DECL|STM32F4X_CLOCK_ENABLE_USART2|enumerator|STM32F4X_CLOCK_ENABLE_USART2 = 1 << 17,
DECL|STM32F4X_CLOCK_ENABLE_USART3|enumerator|STM32F4X_CLOCK_ENABLE_USART3 = 1 << 18,
DECL|STM32F4X_CLOCK_ENABLE_USART6|enumerator|STM32F4X_CLOCK_ENABLE_USART6 = 1 << 5,
DECL|STM32F4X_CLOCK_ENABLE_WWDG|enumerator|STM32F4X_CLOCK_ENABLE_WWDG = 1 << 11,
DECL|_STM32F4_CLOCK_CONTROL_H_|macro|_STM32F4_CLOCK_CONTROL_H_
DECL|bus|member|uint32_t bus;
DECL|enr|member|uint32_t enr;
DECL|stm32f4x_pclken|struct|struct stm32f4x_pclken {
