# ðŸ“† Course Schedule

```{note}
This schedule is subject to change as appropriate.
```
**Last Updated: 12 December 2025**


| Lsn    | Topic                                               | Reading Assignment   | Homework: default due BOC        | Handouts                                                 |
|:------:|-----------------------------------------------------|----------------------|--------------------------|---------------------------------------------------------|
| 1   | Course Introduction                                    | 1.1 - 1.5            | [Skills Review](skillsreview.md) (due lsn 4) | <ul><li>Slides on Team's Site</li><li>[Syllabus](syllabus.md)</li></ul>              |      
| 2   | Skill Review Day [Single-Cycle RISC-V architecture]    | [Microarchitecture](skills_review/Microarchitecture.pdf)         | CPH1  | <ul><li> [R and I](skills_review/RandI.pdf) </li><li>[Registers](skills_review/Registers.pdf) </li><li>[Branching](skills_review/Branching.pdf) </li><li>[Microarchitecture](skills_review/Microarchitecture.pdf) </li></ul>   |
| 3   | Trends in Computer Technology                                       | 1.6 - 1.7                                  | CPH2                                                                                          |                                                         |                                          |
| 4   | Price vs Performance                                                | 1.8 - 1.9                                  | [skills Review](skillsreview.md)                                                                                  |                                                         |                                          |
| 5   | Performance, Metrics, Benchmarks, Amdahl's Law    | 1.10-1.12; benchmarking articles in CPH4   | CPH4     | <ul><li> [SingleNumber](benchmark/PerformanceSingleNumber.pdf) </li><li>[MeasuringPerformance](benchmark/MeasuringPerformance.pdf) </li><li>[BenchmarkDescriptions](benchmark/BenchmarkDescriptions.pdf)  </li></ul>  |           
| 6   | Metrics and Benchmarks                     | 1.10-1.12; Quiz Today?                   | CPH5                  |                                   |
| 7   | Instruction Set design, memory addressing, operations, operands     | A.1 - A.9    | CPH6                  |  [CaseforRISC](handouts/CaseforRISC.pdf)     |
| 8   | CISC vs RISC Debate                        |                                      | CPH7                   | [RISCvsCISCDebate](handouts/RISCvsCISCDebate.docx)                                    |     
| 9   | Compiler Technology, RISC-V architecture                            | A.8 - A.9   | Sorry, no CPH8 this year   |                                                         |  
| 10  | Pipeline Introduction & Hazards                                     | C.1 - C.5, C.8   | CPH9                  |                                                         |   
| 11  | Data Hazards, Control Hazards, Pipeline Implementation, ILP         | C.3 - C.5, C.8, 3.1 | CPH10              | [L10_Worksheet](handouts/L10_Worksheet.docx)                                    |    
| 12  | Overcoming Hazards: forwarding and branch fix                       | C.3 - C.5, C.8, 3.1  | CPH11             | <ul><li> [RISCV_Assignment](RISCV_Exercise/RISCV_assignment.md) due lesson 13 </li><li> [L11_Worksheet](handouts/L11_Worksheet.docx)</li></ul> | 
| 13  | Work on RISC-V Exercise (due lesson 13)                             |                      | CPH12             | [RISCV_Assignment](RISCV_Exercise/RISCV_assignment.md) due lesson 13            |     
| 14  | Dependencies: Data, Name, Control                                   | C.7, 3.4             | Sorry, no CPH13 this year | <ul><li> [PipelineAndSuperscalar](handouts/PipeliningandSuperscalarExecution.docx) </li><li> [L12_Worksheet](handouts/L12_Worksheet.docx)</li></ul> |       
| 15  | Overcoming Hazards - Dynamic Scheduling & Tomasulo's Algorithm      | <ul><li> 3.5 </li><li> [Efficient Multiple Arithmetic Units](handouts/MultipleArithmeticUnits.pdf)  </li></ul> | CPH14    | <ul><li> [L14_Worksheet](handouts/L14_Worksheet.docx) </li><li> [L15_Worksheet](handouts/L15_Worksheet.docx) </li><li> [TomasuloExample](handouts/TomasuloExample.pdf) </li><li> [AFIT_Tomasulo](handouts/AFIT_Tomasulo.ppt) </li></ul> |                                     
| 16  | Tomasulo's Algorithm & Dynamic Branch Prediction                    | 3.3, 3.6             | CPH16; Sorry, no CPH15 this year   |          |   
| 17  | Branch Target Buffers, Speculation                                  | 3.7 - 3.9, 3.12-3.14, 5.8  | CPH17       | [L17_Worksheet](handouts/L17_Worksheet.docx)       |   
| 18  | GR#1                                                                 |                      |                                    |         |
| 19  | Final Project Stage 1                                               |                      |                   |   put link here                           |
| 20  | Final Project Stage 1                                               |                      | Final Project Stage 1, due lesson 21  |     put link here                           |
| 21  | VLIW & Superscalar, SIMD?                                           | <ul><li> 4.3 </li><li> [MultiscalarProcessors](handouts/MultiscalarProcessors.pdf)  </li></ul> |                     |
| skip | Data-Level Parallelism in Vector, SIMD, GPU Architectures          | <ul><li> 4.1, 4.2, 4.3, (skim 4.4) </li><li> [MorphologyVLIW_MAP1000](handouts/MorphologyVLIW_MAP1000.pdf)  </li></ul> |   
| 22  | Memory Hierarchy Design: Cache Memory                               | 2.1, B.1, B.2       | CPH20              | [L20_Worksheet](handouts/L20_Worksheet.docx)       |
| 23  | Memory Hierarchy Design: Cache Memory                               | 2.1, B.1, B.2       | CPH21              | [L21_Worksheet](handouts/L21_Worksheet.docx)       |    
| 24  | Improving Cache Performance; QUIZ TODAY!                            | 2.1, B.1, B.2, B.3, B.4  | CPH22         |                                                    |
| 25  | Improving Cache Performance; Main Memory                            | 2.2, B.3, B.4      | CPH25              | [L22_Worksheet](handouts/L22_Worksheet.docx)       |
| 26  | Final Project Stage 2                                               |                    |                      |    put link here                           |
| 27  | Final Project Stage 2                                               |                    | Final Project Stage 2, due lesson 27  |     put link here                           |
| 28  | Virtual Memory                                                      | 2.4                | CPH26                |                                                         |       
| 29  | Storage Devices: RAID                                               | D.1 - D.3; skim D.4, D.7                   | CPH27                                                                                         |                                                         |                                          |
| 30  | I/O Interfacing & Performance, Interconnection Networks             | F.1, F.2; skim F.5, F.6                    | CPH29                                                                                         | Online Appendices                                      |                                          |
| 31  | LAN Topologies, Routers/Gateways, Flynn's Taxonomy                 | F.1, F.2; skim F.5, F.6                    | CPH30                                                                                         | L29 Worksheet                                          |                                          |
| 32  | Introduction to Multiprocessors                                     | page 10; 5.1                               |                                                                                                | L30 Worksheet; IEEE word paper template                |                                          |
| 33  | Symmetric Shared Memory Architectures                               | 5.2                                        | CPH31                                                                                         | L31 Worksheet                                          |                                          |
| 34  | Distributed Memory Coherence                                        | 5.4 (maybe 5.5, 5.6)                       | CPH32                                                                                         | L32 Worksheet                                          |                                          |
| 35  | GR#2; Lead a 6-minute discussion on computing laws                  | Moore's Law, Metcalfe's Law, etc.          |                                                                                                | IEEE Spectrum; 11 Myths About AI Processors            |                                          |
| 36  | Final Project Stage 3                                               |                                             |                                                                                                |                                                         |                                          |
| 37  | Final Project Stage 3                                               |                                             | Final Project Stage 3, due lesson 38                                                          |                                                         |                                          |
| 38  | Final Project Stage 4                                               |                                             |                                                                                                |                                                         |                                          |
| 39  | Final Project Stage 4                                               |                                             |                                                                                                |                                                         |                                          |
| 40  | Final Project Quiz (worth 2 quiz grades)                            |                                             | Final Project Stage 4, due lesson 40                                                          |                                                         |                                         

