//////////////////////////////////////////////////////////////////////////
// Homemade GPS Receiver
// Copyright (C) 2013 Andrew Holme
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
//
// http://www.aholme.co.uk/GPS/Main.htm
//////////////////////////////////////////////////////////////////////////

// Copyright (c) 2015-2025 John Seamons, ZL4VO/KF6VO

#include "types.h"
#include "config.h"
#include "kiwi.h"
#include "misc.h"
#include "peri.h"
#include "spi.h"
#include "coroutines.h"

#include <errno.h>
#include <fcntl.h>
#include <sys/mman.h>
#include <stdio.h>
#include <unistd.h>
#include <stdlib.h>
#include <string.h>

// debugging
//#define SHOW_IO_SETUP
//#define SHOW_CHECK_PMUX
//#define SHOW_GPIO_STATE

static volatile u4_t *prcm_m, *pmux_m[NPMUX];
volatile u4_t *spi_m, *gpio_m[NGPIO];
static bool init;

#ifdef CPU_AM3359
 static u4_t pmux_base[NPMUX] = { PMUX_BASE };
 static u4_t gpio_base[NGPIO] = { GPIO0_BASE, GPIO1_BASE, GPIO2_BASE, GPIO3_BASE };

 static u4_t gpio_pmux_reg_off[NGPIO][GPIO_NPINS] = {
 //                0      1      2      3      4      5      6      7      8      9     10     11     12     13     14     15     16     17     18     19     20     21     22     23     24     25     26     27     28     29     30     31
 /* gpio0 */	{ 0x000, 0x000, 0x950, 0x954, 0x958, 0x95c, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x980, 0x984, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x820, 0x824, 0x000, 0x000, 0x828, 0x82c, 0x000, 0x000, 0x870, 0x874 },
 /* gpio1 */	{ 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x830, 0x834, 0x838, 0x83c, 0x840, 0x844, 0x848, 0x84c, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x878, 0x87c, 0x000, 0x000 },
 /* gpio2 */	{ 0x000, 0x88c, 0x890, 0x894, 0x898, 0x89c, 0x000, 0x000, 0x8a8, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000 },
 /* gpio3 */	{ 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000, 0x000 },
 };
#endif

#ifdef CPU_AM5729
 static u4_t pmux_base[NPMUX] = { PMUX_BASE };
 static u4_t gpio_base[NGPIO] = { GPIO1_BASE, GPIO2_BASE, GPIO3_BASE, GPIO4_BASE, GPIO5_BASE, GPIO6_BASE, GPIO7_BASE, GPIO8_BASE };

 // NB: when both non-zero first entry is ball with GPIO, second should be set "driver off" (mode 15)
 static u4_t gpio_pmux_reg_off[NGPIO * NBALL][GPIO_NPINS] = {
 //                0       1       2       3       4       5       6       7       8       9      10      11      12      13      14      15      16      17      18      19      20      21      22      23      24      25      26      27      28      29      30      31
 /* gpio1 */	{ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },
                { 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },

 /* gpio2 */	{ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },
                { 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },

 /* gpio3 */	{ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x150c, 0x1510, 0x1514, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },
                { 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },

 /* gpio4 */	{ 0x0000, 0x0000, 0x0000, 0x1570, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1588, 0x158c, 0x1590, 0x0000, 0x1598, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x15ac, 0x15B0, 0x0000, 0x15b8, 0x15bc, 0x0000, 0x0000 },
                { 0x0000, 0x0000, 0x0000, 0x15b4, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },

 /* gpio5 */	{ 0x16ac, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },
                { 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },

 /* gpio6 */	{ 0x0000, 0x0000, 0x0000, 0x0000, 0x16e8, 0x16ec, 0x16f0, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1680, 0x0000, 0x1688, 0x168c, 0x0000, 0x1694, 0x1698, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },
                { 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1730, 0x0000, 0x1544, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },

 /* gpio7 */	{ 0x0000, 0x0000, 0x0000, 0x1440, 0x1444, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x17b4, 0x0000, 0x0000, 0x17c0, 0x17c4, 0x17c8, 0x17cc, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },
                { 0x0000, 0x0000, 0x0000, 0x157c, 0x1578, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x169c, 0x14f0, 0x16b4, 0x16b8, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },

 /* gpio8 */	{ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1620, 0x1624, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },
                { 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x172c, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000 },
 };
#endif

#ifdef CPU_TDA4VM
 static u4_t pmux_base[NPMUX] = { PMUX_BASE };
 static u4_t gpio_base[NGPIO] = { GPIO0_BASE };

 // currently ignores second ball assignments since not needed by kiwi
 static u4_t gpio_pmux_reg_off[NGPIO][GPIO_NPINS];      // initialized via loop below
#endif

#ifdef CPU_AM67
 static u4_t pmux_base[NPMUX] = { PMUX01_BASE, PMUX01_BASE, PMUX2_BASE };
 static u4_t gpio_base[NGPIO] = { GPIO0_BASE,  GPIO1_BASE,  GPIO2_BASE };

 // currently ignores second ball assignments since not needed by kiwi
 static u4_t gpio_pmux_reg_off[NGPIO][GPIO_NPINS];      // initialized via loop below
#endif

pin_t eeprom_pins[EE_NPINS];

//					  { bank, bit,  pin,  eeprom_offset }
gpio_t GPIO_NONE	= { 0xff, 0xff, 0xff, 0xff };


// P9 connector

#ifdef CPU_AM3359
//                        { bank, bit, pin,          eeprom_offset }
    gpio_t SPIn_SCLK	= { GPIO0,  2, PIN(P9, 22),  88 };
    gpio_t SPIn_MISO	= { GPIO0,  3, PIN(P9, 21),  90 };
    gpio_t SPIn_MOSI	= { GPIO0,  4, PIN(P9, 18),  92 };
    gpio_t SPIn_CS0		= { GPIO0,  5, PIN(P9, 17),  94 };
    gpio_t SPIn_CS1		= { GPIO1, 19, PIN(P9, 16), 158 };	// not the actual spi_cs1 from hardware, but our PIO emulation

    gpio_t FPGA_PGM		= { GPIO1, 28, PIN(P9, 12), 160 };
    gpio_t FPGA_INIT	= { GPIO1, 18, PIN(P9, 14), 156 };

    gpio_t P911 		= { GPIO0, 30, PIN(P9, 11), 124 };
    gpio_t P913 		= { GPIO0, 31, PIN(P9, 13), 118 };
    gpio_t P915 		= { GPIO1, 16, PIN(P9, 15), 152 };
    gpio_t CMD_READY    = { GPIO1, 17, PIN(P9, 23), 154 };
    gpio_t SND_INTR		= { GPIO0, 15, PIN(P9, 24), 112 };
    gpio_t WF_INTR 		= { GPIO0, 14, PIN(P9, 26), 110 };
#endif

#ifdef CPU_AM5729
//                        { bank, bit, pin,          eeprom_offset }
    gpio_t SPIn_SCLK	= { GPIO7, 14, PIN(P9, 22),  88 };  // second ball
    gpio_t SPIn_MISO	= { GPIO7, 15, PIN(P9, 21),  90 };  // second ball
    gpio_t SPIn_MOSI	= { GPIO7, 16, PIN(P9, 18),  92 };
    gpio_t SPIn_CS0		= { GPIO7, 17, PIN(P9, 17),  94 };
    gpio_t SPIn_CS1		= { GPIO4, 26, PIN(P9, 16), 158 };	// not the actual spi_cs1 from hardware, but our PIO emulation

    gpio_t FPGA_PGM		= { GPIO5,  0, PIN(P9, 12), 160 };
    gpio_t FPGA_INIT	= { GPIO4, 25, PIN(P9, 14), 156 };

    gpio_t P911 		= { GPIO8, 17, PIN(P9, 11), 124 };
    gpio_t P913 		= { GPIO6, 12, PIN(P9, 13), 118 };
    gpio_t P915 		= { GPIO3, 12, PIN(P9, 15), 152 };
    gpio_t CMD_READY    = { GPIO7, 11, PIN(P9, 23), 154 };
    gpio_t SND_INTR		= { GPIO6, 15, PIN(P9, 24), 112 };
    gpio_t WF_INTR 		= { GPIO6, 14, PIN(P9, 26), 110 };
#endif

#ifdef CPU_TDA4VM
//                        { bank,  bit, pin,          eeprom_offset }
    gpio_t SPIn_SCLK	= { GPIO0,  38, PIN(P9, 22),  88 };
    gpio_t SPIn_MISO	= { GPIO0,  39, PIN(P9, 21),  90 }; // d0
    gpio_t SPIn_MOSI	= { GPIO0,  40, PIN(P9, 18),  92 }; // d1
    gpio_t SPIn_CS0		= { GPIO0,  28, PIN(P9, 17),  94 };
    gpio_t SPIn_CS1		= { GPIO0,  94, PIN(P9, 16), 158 }; // not the actual spi_cs1 from hardware, but our PIO emulation

    gpio_t FPGA_PGM		= { GPIO0,  45, PIN(P9, 12), 160 };
    gpio_t FPGA_INIT	= { GPIO0,  93, PIN(P9, 14), 156 };

    gpio_t P911 		= { GPIO0,   1, PIN(P9, 11), 124 };
    gpio_t P913 		= { GPIO0,   2, PIN(P9, 13), 118 };
    gpio_t P915 		= { GPIO0,  47, PIN(P9, 15), 152 };
    gpio_t CMD_READY    = { GPIO0,  10, PIN(P9, 23), 154 };
    gpio_t SND_INTR		= { GPIO0, 119, PIN(P9, 24), 112 };
    gpio_t WF_INTR 		= { GPIO0, 118, PIN(P9, 26), 110 };
#endif


// P8 connector

#ifdef CPU_AM3359
//                        { bank, bit, pin,         eeprom_offset }
    gpio_t JTAG_TCK		= { GPIO2,  5, PIN(P8,  9), 172 };
    gpio_t JTAG_TMS		= { GPIO2,  4, PIN(P8, 10), 174 };
    gpio_t JTAG_TDI		= { GPIO2,  2, PIN(P8,  7), 170 };
    gpio_t JTAG_TDO		= { GPIO2,  3, PIN(P8,  8), 176 };
    gpio_t P811			= { GPIO1, 13, PIN(P8, 11), 146 };
    gpio_t P812			= { GPIO1, 12, PIN(P8, 12), 144 };
    gpio_t P813			= { GPIO0, 23, PIN(P8, 13), 118 };
    gpio_t P814			= { GPIO0, 26, PIN(P8, 14), 120 };
    gpio_t P815			= { GPIO1, 15, PIN(P8, 15), 150 };
    gpio_t P816			= { GPIO1, 14, PIN(P8, 16), 148 };
    gpio_t P817			= { GPIO0, 27, PIN(P8, 17), 122 };
    gpio_t P818			= { GPIO2,  1, PIN(P8, 18), 168 };
    gpio_t P819			= { GPIO0, 22, PIN(P8, 19), 116 };
    gpio_t P826			= { GPIO1, 29, PIN(P8, 26), 162 };

    gpio_t BOOT_BTN     = { GPIO2,  8, PIN(P8, 43), 182 };
#endif

#ifdef CPU_AM5729
//                        { bank, bit, pin,         eeprom_offset }
    gpio_t JTAG_TDI		= { GPIO6,  5, PIN(P8,  7), 170 };
    gpio_t JTAG_TDO		= { GPIO6,  6, PIN(P8,  8), 176 };
    gpio_t JTAG_TCK		= { GPIO6, 18, PIN(P8,  9), 172 };
    gpio_t JTAG_TMS		= { GPIO6,  4, PIN(P8, 10), 174 };
    gpio_t P811			= { GPIO3, 11, PIN(P8, 11), 146 };
    gpio_t P812			= { GPIO3, 10, PIN(P8, 12), 144 };
    gpio_t P813			= { GPIO4, 11, PIN(P8, 13), 118 };
    gpio_t P814			= { GPIO4, 13, PIN(P8, 14), 120 };
    gpio_t P815			= { GPIO4,  3, PIN(P8, 15), 150 };
    gpio_t P816			= { GPIO4, 29, PIN(P8, 16), 148 };
    gpio_t P817			= { GPIO8, 18, PIN(P8, 17), 122 };
    gpio_t P818			= { GPIO4,  9, PIN(P8, 18), 168 };
    gpio_t P819			= { GPIO4, 10, PIN(P8, 19), 116 };
    gpio_t P826			= { GPIO4, 28, PIN(P8, 26), 162 };
#endif

#ifdef CPU_TDA4VM
//                        { bank,  bit, pin,         eeprom_offset }
    gpio_t JTAG_TCK		= { GPIO0,  17, PIN(P8,  9), 172 };
    gpio_t JTAG_TMS		= { GPIO0,  16, PIN(P8, 10), 174 };
    gpio_t JTAG_TDI		= { GPIO0,  15, PIN(P8,  7), 170 };
    gpio_t JTAG_TDO		= { GPIO0,  14, PIN(P8,  8), 176 };
    gpio_t P811			= { GPIO0,  60, PIN(P8, 11), 146 };
    gpio_t P812			= { GPIO0,  59, PIN(P8, 12), 144 };
    gpio_t P813			= { GPIO0,  89, PIN(P8, 13), 118 };
    gpio_t P814			= { GPIO0,  75, PIN(P8, 14), 120 };
    gpio_t P815			= { GPIO0,  61, PIN(P8, 15), 150 };
    gpio_t P816			= { GPIO0,  62, PIN(P8, 16), 148 };
    gpio_t P817			= { GPIO0,   3, PIN(P8, 17), 122 };
    gpio_t P818			= { GPIO0,   4, PIN(P8, 18), 168 };
    gpio_t P819			= { GPIO0,  88, PIN(P8, 19), 116 };
    gpio_t P826			= { GPIO0,  51, PIN(P8, 26), 162 };
#endif


// BYAI HAT connector

#ifdef GPIO_HAT
//                        { bank,  bit, pin,           eeprom_offset }
    gpio_t SPIn_SCLK	= { GPIO1,  14, PIN(HAT,  8),  88 };
    gpio_t SPIn_MISO	= { GPIO1,   7, PIN(HAT, 36),  90 }; // d0
    gpio_t SPIn_MOSI	= { GPIO1,   8, PIN(HAT, 11),  92 }; // d1
    gpio_t SPIn_CS0		= { GPIO1,  13, PIN(HAT, 10),  94 };
    gpio_t SPIn_CS1		= { GPIO0,  33, PIN(HAT, 13), 158 }; // not the actual spi_cs1 from hardware, but our PIO emulation

    gpio_t FPGA_PGM		= { GPIO0,  36, PIN(HAT, 37), 160 };
    gpio_t FPGA_INIT	= { GPIO0,  38, PIN(HAT,  7), 156 };

    gpio_t CMD_READY    = { GPIO0,  41, PIN(HAT, 15), 154 };
    gpio_t SND_INTR		= { GPIO0,  42, PIN(HAT, 22), 112 };
    #error missing WF_INTR definition

    gpio_t G5	        = { GPIO1,  15, PIN(HAT, 29), 170 };
    gpio_t G6	        = { GPIO1,  17, PIN(HAT, 31), 176 };
    gpio_t G7	        = { GPIO2,   9, PIN(HAT, 26), 146 };
    gpio_t G8	        = { GPIO2,   0, PIN(HAT, 24), 144 };
    gpio_t G9		    = { GPIO2,   4, PIN(HAT, 21), 118 };
    gpio_t G10	        = { GPIO2,   3, PIN(HAT, 19), 120 };
    gpio_t G11	        = { GPIO2,   2, PIN(HAT, 23), 150 };
    gpio_t G12	        = { GPIO1,  16, PIN(HAT, 32), 148 };
    gpio_t G13	        = { GPIO1,  18, PIN(HAT, 33), 122 };
    gpio_t G18	        = { GPIO1,  11, PIN(HAT, 12), 168 };
    gpio_t G19	        = { GPIO1,  12, PIN(HAT, 35), 116 };
    gpio_t G20	        = { GPIO1,  10, PIN(HAT, 38), 162 };
    gpio_t G21	        = { GPIO1,   9, PIN(HAT, 40), 124 };
    gpio_t G23	        = { GPIO2,   7, PIN(HAT, 16), 118 };
    gpio_t G24	        = { GPIO2,  10, PIN(HAT, 18), 152 };
#endif

static char pmux_deco_s[4][128];

static char *pmux_deco(int i, u4_t pmux, gpio_t gpio)
{
    #if defined(CPU_TDA4VM) || defined(CPU_AM67)
        int drive = pmux & PMUX_DRIVE;
        kiwi_snprintf_buf(pmux_deco_s[i], "<%s, %s, %s, %s, m%-2d>",
            (drive == PMUX_NOM)? " NOM" : ((drive == PMUX_FAST)? "FAST" : "SLOW"),
            (pmux & PMUX_RXEN)? "RX":"  ", (!(pmux & PMUX_TXDIS))? "TX":"  ",
            (pmux & PMUX_PDIS)? "Px" : ((pmux & PMUX_PU)? "PU":"PD"), pmux & PMUX_MODE);
    #else
        kiwi_snprintf_buf(pmux_deco_s[i], "<%s, %s, %s, %s, m%-2d>",
            (pmux & PMUX_SLOW)? "SLOW":"FAST", (pmux & PMUX_RXEN)? "RX":"  ", GPIO_isOE(gpio)? "OE":"  ",
            (pmux & PMUX_PDIS)? "Px" : ((pmux & PMUX_PU)? "PU":"PD"), pmux & PMUX_MODE);
    #endif
    return pmux_deco_s[i];
}

static bool check_pmux(const char *name, gpio_t gpio, gpio_dir_e dir, u4_t pmux_val1, u4_t pmux_val2)
{
    u4_t _pmux, pmux_reg_off, mode, pmux_pin_attr;
    bool val1_ok, val2_ok;
    bool bad = false;
    
#ifdef CPU_AM3359
    pmux_reg_off = gpio_pmux_reg_off[gpio.bank][gpio.bit];
    check(pmux_reg_off != 0);
    _pmux = PMUX(gpio, pmux_reg_off);
    
    val1_ok = val2_ok = true;
    if (pmux_val1 && _pmux != pmux_val1) val1_ok = false;
    if (pmux_val2 == PMUX_NONE || _pmux != pmux_val2) val2_ok = false;

    if (val1_ok || val2_ok) {
        #ifdef SHOW_CHECK_PMUX
            printf("PMUX %d_%-2d %s.%-2d %-9s 0x%04x OK  got 0x%02x%s want %s0x%02x%s ",
                GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg_off,
                _pmux, pmux_deco(0, _pmux, gpio), val1_ok? "*":" ", pmux_val1, pmux_deco(1, pmux_val1, gpio));
            if (pmux_val2 != PMUX_NONE)
                printf("or %s0x%02x%s ", val2_ok? "*":" ", pmux_val2, pmux_deco(0, pmux_val2, gpio));
            printf("\n");
        #endif
    } else {
        printf("PMUX %d_%-2d %s.%-2d %-9s 0x%04x NOTE got 0x%02x%s want  0x%02x%s ",
            GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg_off,
            _pmux, pmux_deco(0, _pmux, gpio), pmux_val1, pmux_deco(1, pmux_val1, gpio));
        if (pmux_val2 != PMUX_NONE)
            printf("or  0x%02x%s ", pmux_val2, pmux_deco(0, pmux_val2, gpio));
        printf("\n");
        //bad = true;
    }

    #ifdef SHOW_CHECK_PMUX
        printf("\tPMUX check %-9s GPIO %d_%-2d %s.%-2d eeprom %3d/0x%02x has attr 0x%02x %s\n",
            name, gpio.bank, gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, gpio.eeprom_off, gpio.eeprom_off,
            _pmux, pmux_deco(0, _pmux, gpio));
    #endif
    
    pmux_pin_attr = _pmux & PMUX_BITS;
#endif

#ifdef CPU_AM5729
    int p_bank = gpio.bank*2;
    u4_t _pmux2, pmux_reg2_off;

    pmux_reg_off = gpio_pmux_reg_off[p_bank][gpio.bit];
    pmux_reg2_off = gpio_pmux_reg_off[p_bank+1][gpio.bit];

    if (pmux_reg_off == 0 || pmux_reg_off >= MMAP_SIZE) {
        lprintf("PMUX %d_%-2d %s.%-2d %-9s 0x%04x BAD PMUX REG OFFSET\n",
            GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg_off);
        panic("pmux_reg_off");
    }

    if (pmux_reg2_off >= MMAP_SIZE) {
        lprintf("PMUX      %s.%-2d %-9s 0x%04x BAD PMUX2 REG OFFSET\n",
            HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg2_off);
        panic("pmux_reg2_off");
    }

    _pmux = PMUX(gpio, pmux_reg_off);
    mode = _pmux & PMUX_MODE;
    val1_ok = val2_ok = true;
    if (pmux_val1 && _pmux != pmux_val1) val1_ok = false;
    if (pmux_val2 == PMUX_NONE || _pmux != pmux_val2) val2_ok = false;
    
    /*
    lprintf("PMUX %d_%-2d %s.%-2d %-9s pmux_regs 0x%08x 0x%08x gpio_reg_base 0x%08x gpio_OE 0x%08x\n",
        GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name,
        pmux_reg_off, pmux_reg2_off, &GPIO_REVISION(gpio), &GPIO_OE(gpio));
    */

    if (val1_ok || val2_ok) {
        #ifdef SHOW_CHECK_PMUX
            lprintf("PMUX %d_%-2d %s.%-2d %-9s 0x%04x OK  got 0x%08x%s want %s0x%08x%s ",
                GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg_off,
                _pmux, pmux_deco(0, _pmux, gpio), val1_ok? "*":" ", pmux_val1, pmux_deco(1, pmux_val1, gpio));
            if (pmux_val2 != PMUX_NONE)
                lprintf("or %s0x%08x%s ", val2_ok? "*":" ", pmux_val2, pmux_deco(0, pmux_val2, gpio));
            lprintf("\n");
        #endif
    } else {
        //lprintf("PMUX %d_%-2d %s.%-2d %-9s 0x%04x 0x%04x %p %p BAD got 0x%08x%s want 0x%08x%s ",
        //    GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg_off, (&pmux_m[pmux_reg_off>>2] - pmux)*4, &pmux_m[pmux_reg_off>>2], pmux,
        lprintf("PMUX %d_%-2d %s.%-2d %-9s 0x%04x BAD got 0x%08x%s want  0x%08x%s ",
            GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg_off,
            _pmux, pmux_deco(0, _pmux, gpio), pmux_val1, pmux_deco(1, pmux_val1, gpio));
        if (pmux_val2 != PMUX_NONE)
            lprintf("or  0x%08x%s ", pmux_val2, pmux_deco(0, pmux_val2, gpio));
        lprintf("\n");
        bad = true;
    }
    
    // check for second ball (if applicable) being disabled so as not to conflict
    /*
    if (pmux_reg2_off != 0) {
        _pmux2 = pmux_m[pmux_reg2_off>>2];
        if (mode != PMUX_OFF) {
            lprintf("\tPMUX %d_%-2d ball_1 %04x=%08x ball_2 %04x=%08x, WAS EXPECTING ball_2 mode PMUX_OFF=15 got=%d\n",
                GPIO_BANK(gpio), gpio.bit, pmux_reg_off, _pmux, pmux_reg2_off, _pmux2, mode);
        }
    }
    */

    #ifdef SHOW_CHECK_PMUX
        lprintf("\tPMUX %d_%-2d %s.%-2d %-9s eeprom %3d/0x%02x has attr 0x%08x%s\n",
            GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name,
            gpio.eeprom_off, gpio.eeprom_off,
            _pmux, pmux_deco(0, _pmux, gpio));
    #endif
    
    pmux_pin_attr = 0;
#endif

#if defined(CPU_TDA4VM) || defined(CPU_AM67)
    pmux_reg_off = gpio_pmux_reg_off[gpio.bank][gpio.bit];
    if (
        #ifdef CPU_AM67
            !GPIO_EQ(gpio, G8) &&   // CPU_AM67 G8 has pmux_reg_off == 0
        #endif
        pmux_reg_off == 0) {
        lprintf("PMUX %d_%-3d %s.%-2d %-9s ZERO PMUX_REG_OFF\n",
            GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name);
        check(pmux_reg_off != 0);
    }
    _pmux = PMUX(gpio, pmux_reg_off);
    val1_ok = val2_ok = true;
    if (pmux_val1 && _pmux != pmux_val1) val1_ok = false;
    if (pmux_val2 == PMUX_NONE || _pmux != pmux_val2) val2_ok = false;
    
    if (val1_ok || val2_ok) {
        #ifdef SHOW_CHECK_PMUX
            lprintf("PMUX %d_%-3d %s.%-2d %-9s 0x%03x OK  got 0x%06x%s want %s0x%06x%s ",
                GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg_off,
                _pmux, pmux_deco(0, _pmux, gpio), val1_ok? "*":" ", pmux_val1, pmux_deco(1, pmux_val1, gpio));
            if (pmux_val2 != PMUX_NONE)
                lprintf("or %s0x%06x%s ", val2_ok? "*":" ", pmux_val2, pmux_deco(0, pmux_val2, gpio));
            lprintf("\n");
        #endif
    } else {
        lprintf("PMUX %d_%-3d %s.%-2d %-9s 0x%03x BAD got 0x%06x%s want  0x%06x%s ",
            GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, name, pmux_reg_off,
            _pmux, pmux_deco(0, _pmux, gpio), pmux_val1, pmux_deco(1, pmux_val1, gpio));
        if (pmux_val2 != PMUX_NONE)
            lprintf("or  0x%06x%s ", pmux_val2, pmux_deco(0, pmux_val2, gpio));
        lprintf("\n");
        bad = true;
    }

    #ifdef SHOW_CHECK_PMUX
        lprintf("\tPMUX check %-9s GPIO %d_%-2d %s.%-2d eeprom %3d/0x%02x has attr 0x%02x %s\n",
            name, gpio.bank, gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS, gpio.eeprom_off, gpio.eeprom_off,
            _pmux, pmux_deco(0, _pmux, gpio));
    #endif
    
    pmux_pin_attr = 0;
#endif

    // generate the per-pin info used by eeprom_write()
    u4_t pin = (gpio.eeprom_off - EE_PINS_OFFSET_BASE)/2;
    check(pin < EE_NPINS);
    pin_t *p = &eeprom_pins[pin];
    p->gpio = gpio;
    p->attrs = PIN_USED | (pmux_pin_attr & PIN_PMUX_BITS);
    p->attrs |= (dir == GPIO_DIR_IN)? PIN_DIR_IN : ( (dir == GPIO_DIR_OUT)? PIN_DIR_OUT : PIN_DIR_BIDIR );
    
    return bad;
}

const char *dir_name[] = { "INPUT", "OUTPUT", "BIDIR" };
static bool any_bad;

void _devio_check(const char *name, gpio_t gpio, gpio_dir_e dir, u4_t pmux_val1, u4_t pmux_val2)
{
    #ifdef SHOW_IO_SETUP
        printf("\n");
	    lprintf("DEVIO setup %s %d_%-2d %s\n", name, GPIO_BANK(gpio), gpio.bit, dir_name[dir]);
	#endif
	any_bad |= check_pmux(name, gpio, dir, pmux_val1, pmux_val2);
}

void _gpio_setup(const char *name, gpio_t *gpio_p, gpio_dir_e dir, u4_t initial, u4_t pmux_val1, u4_t pmux_val2)
{
    gpio_t gpio = *gpio_p;
	if (!isGPIO(gpio)) return;

    #ifdef SHOW_IO_SETUP
        printf("\n");
	    lprintf("GPIO setup %s %d_%-2d %s\n", name, GPIO_BANK(gpio), gpio.bit, dir_name[dir]);
	#endif
	any_bad |= check_pmux(name, gpio, dir, pmux_val1 | PMUX_GPIO, (pmux_val2 != PMUX_NONE)? (pmux_val2 | PMUX_GPIO) : PMUX_NONE);

	GPIO_CLR_IRQ0(gpio);
	GPIO_CLR_IRQ1(gpio);
	
	if (dir == GPIO_DIR_IN) {
		#ifdef SHOW_GPIO_STATE
		    lprintf("GPIO setup %-9s %d_%-2d %s.%-2d INPUT\n", name,
                    GPIO_BANK(gpio), gpio.bit, HDR_CONN_S(gpio), gpio.pin & PIN_BITS);
		#endif
		GPIO_INPUT(gpio);
	} else {    // GPIO_DIR_OUT, GPIO_DIR_BIDIR
	    gpio_p->isOutput = (dir == GPIO_DIR_OUT);
	    
		if (initial != GPIO_HIZ) {
		    #ifdef SHOW_GPIO_STATE
                lprintf("GPIO setup %-9s %d_%-2d %08x:%08x %s.%-2d %-6s initial=%d isOutput=%d\n", name,
                    GPIO_BANK(gpio), gpio.bit, _GPIO_ADDR(gpio,0), _GPIO_BIT(gpio), HDR_CONN_S(gpio), gpio.pin & PIN_BITS,
                    (dir == GPIO_DIR_OUT)? "OUTPUT":"BIDIR", initial, gpio_p->isOutput);
			#endif
            GPIO_OUTPUT(gpio);
            GPIO_WRITE_BIT(gpio, initial);
		} else {
		    #ifdef SHOW_GPIO_STATE
			    lprintf("GPIO setup %-9s %d_%-2d %08x:%08x %s.%-2d %-6s initial=Z isOutput=%d\n", name,
                    GPIO_BANK(gpio), gpio.bit, _GPIO_ADDR(gpio,0), _GPIO_BIT(gpio), HDR_CONN_S(gpio), gpio.pin & PIN_BITS,
                    (dir == GPIO_DIR_OUT)? "OUTPUT":"BIDIR", gpio_p->isOutput);
            #endif
			GPIO_INPUT(gpio);
		}
	}

	spin_ms(10);
}

void peri_init()
{
    int i, mem_fd;

    scall("/dev/mem", mem_fd = open("/dev/mem", O_RDWR|O_SYNC));
    
    if (PRCM_BASE) {
        prcm_m = (volatile u4_t *) mmap(
            NULL,
            MMAP_SIZE,
            PROT_READ|PROT_WRITE,
            MAP_SHARED,
            mem_fd,
            PRCM_BASE
        );
        if (prcm_m == MAP_FAILED) sys_panic("mmap prcm");
    }

	for (i = 0; i < NGPIO; i++) {
		gpio_m[i] = (volatile u4_t *) mmap(
			NULL,
			MMAP_SIZE,
			PROT_READ|PROT_WRITE,
			MAP_SHARED,
			mem_fd,
			gpio_base[i]
		);
        if (gpio_m[i] == MAP_FAILED) sys_panic("mmap gpio");
        
        #ifdef SHOW_GPIO_STATE
            lprintf("GPIO%d 0x%x => 0x%x\n", i, gpio_base[i], gpio_m[i]);
        #endif
	}

	for (i = 0; i < NPMUX; i++) {
        pmux_m[i] = (volatile u4_t *) mmap(
            NULL,
            MMAP_SIZE,
            PROT_READ|PROT_WRITE,
            MAP_SHARED,
            mem_fd,
            pmux_base[i]
        );
        if (pmux_m[i] == MAP_FAILED) sys_panic("mmap pmux");
    }

#ifdef CPU_AM3359
	if (!use_spidev || debian_ver >= 9) {
#endif
#ifdef CPU_AM5729
    if (1) {
#endif
#if defined(CPU_TDA4VM) || defined(CPU_AM67)
    if (0) {
#endif
		spi_m = (volatile u4_t *) mmap(
			NULL,
			MMAP_SIZE,
			PROT_READ|PROT_WRITE,
			MAP_SHARED,
			mem_fd,
			SPI_BASE
		);
        if (spi_m == MAP_FAILED) sys_panic("mmap spi");
	}

    close(mem_fd);

	// power-up the device logic
#ifdef CPU_AM3359
	PRCM_GPIO0 = PRCM_GPIO1 = PRCM_GPIO2 = PRCM_GPIO3 = PRCM_SPI0 = MODMODE_ENA;
#endif
	
#ifdef CPU_AM5729
    // on boot gpio4, gpio8 and spi2 blocks are powered down.
    PRCM_GPIO2 = PRCM_GPIO3 = PRCM_GPIO4 = PRCM_GPIO5 = PRCM_GPIO6 = PRCM_GPIO7 = PRCM_GPIO8 = MODMODE_GPIO_ENA;
    PRCM_SPI2 = MODMODE_SPI_ENA;
    spin_ms(10);
#endif
	
#ifdef CPU_TDA4VM
    u4_t pin, reg;
    for (pin = reg = 0; pin < GPIO_NPINS; pin++, reg += 4) {
        // skip PADCONFIG18 0x48, see data sheet table 6-125 pdfpg 139
        // i.e. PADCONFIG17 @0x44 = GPIO0_17, but PADCONFIG19 @0x4c = GPIO0_18
        if (reg == 0x48) reg += 4;
        gpio_pmux_reg_off[GPIO0][pin] = reg;
    }
#endif
    
#ifdef CPU_AM67
    // all kinds of holes in the PADCONFIG address space
    // data sheet 5.3.11
    u4_t pin, reg;
    for (pin = reg = 0; pin <= 86; pin++, reg += 4) {   // GPIO0 0..86
        if (reg == 0x80 || reg == 0x11c) reg += 4;
        gpio_pmux_reg_off[GPIO0][pin] = reg;
    }
    for (pin = 7, reg = 0x194; pin <= 72; pin++, reg += 4) {    // GPIO1 7..31, 42..72
        if (pin == 32) { pin = 42; reg = 0x224; }
        if (pin == 47) reg  = 0x23c;
        if (pin == 50) reg = 0x254;
        gpio_pmux_reg_off[GPIO1][pin] = reg;
    }
    for (pin = reg = 0; pin <= 23; pin++, reg += 4) {   // MCU_GPIO0 0..23
        if (pin == 21) reg = 0x5c;
        if (pin == 22) reg = 0x80;
        gpio_pmux_reg_off[GPIO2][pin] = reg;
    }
#endif
    
    SPIn_SCLK.init();
    SPIn_MISO.init();
    SPIn_MOSI.init();
    SPIn_CS0.init();
    SPIn_CS1.init();

    FPGA_PGM.init();
    FPGA_INIT.init();
    CMD_READY.init();
    SND_INTR.init();
    WF_INTR.init();

    #ifdef GPIO_HAT
        G5.init();
        G6.init();
        G7.init();
        G8.init();
        G9.init();
        G10.init();
        G11.init();
        G12.init();
        G13.init();
        G18.init();
        G19.init();
        G20.init();
        G21.init();
        G23.init();
        G24.init();
    #else
        P911.init();
        P913.init();
        P915.init();
    
        JTAG_TCK.init();
        JTAG_TMS.init();
        JTAG_TDI.init();
        JTAG_TDO.init();
        P811.init();
        P812.init();
        P813.init();
        P814.init();
        P815.init();
        P816.init();
        P817.init();
        P818.init();
        P819.init();
        P826.init();
    #endif
	
	// Can't set pmux via mmap in a user-mode program.
	// So instead use device tree (dts) mechanism and check expected pmux values here.
	
	// P9 connector
#ifdef CPU_AM3359
    // like BBAI, SPI pmux must be setup for Debian >= 9
	if (!use_spidev || debian_ver >= 9) {
	    lprintf("checking SPI pmux settings..\n");
		devio_check(SPIn_SCLK, GPIO_DIR_OUT, PMUX_IO_PU  | PMUX_SPI, PMUX_SLOW | PMUX_IO_PU  | PMUX_SPI);
		devio_check(SPIn_MISO, GPIO_DIR_IN,  PMUX_IN_PU  | PMUX_SPI, PMUX_SLOW | PMUX_IN_PU  | PMUX_SPI);
		devio_check(SPIn_MOSI, GPIO_DIR_OUT, PMUX_OUT_PU | PMUX_SPI, PMUX_SLOW | PMUX_OUT_PU | PMUX_SPI);
		devio_check(SPIn_CS0,  GPIO_DIR_OUT, PMUX_OUT_PU | PMUX_SPI, PMUX_SLOW | PMUX_OUT_PU | PMUX_SPI);
	}
#endif
	
    if (debian_ver >= 9)
        lprintf("checking GPIO pmux settings..\n");

#if defined(CPU_AM5729) || defined(CPU_TDA4VM)
    // BBAI has always used Debian >= 9
    // BBAI-64 has always used Debian >= 11
    devio_check(SPIn_SCLK, GPIO_DIR_OUT, PMUX_IO_PU  | PMUX_SPI, PMUX_SLOW | PMUX_IO_PU  | PMUX_SPI);
    //devio_check(SPIn_MISO, GPIO_DIR_IN,  PMUX_IN_PD  | PMUX_SPI, PMUX_NONE);
    //devio_check(SPIn_MOSI, GPIO_DIR_OUT, PMUX_OUT_PD | PMUX_SPI, PMUX_SLOW | PMUX_OUT_PD | PMUX_SPI);
    devio_check(SPIn_MISO, GPIO_DIR_IN,  PMUX_IN_PU  | PMUX_SPI, PMUX_NONE);
    devio_check(SPIn_MOSI, GPIO_DIR_OUT, PMUX_OUT_PU | PMUX_SPI, PMUX_SLOW | PMUX_OUT_PD | PMUX_SPI);
    devio_check(SPIn_CS0,  GPIO_DIR_OUT, PMUX_OUT_PU | PMUX_SPI, PMUX_SLOW | PMUX_OUT_PU | PMUX_SPI);
#endif

#ifdef PLATFORM_beagleY_ai
    // BYAI has always used Debian >= 12
    devio_check(SPIn_SCLK, GPIO_DIR_OUT, PMUX_OUT_PU | PMUX_SPI, PMUX_OUT | PMUX_SPI);
    devio_check(SPIn_MISO, GPIO_DIR_IN,  PMUX_IO_PU  | PMUX_SPI, PMUX_IO  | PMUX_SPI);
    devio_check(SPIn_MOSI, GPIO_DIR_OUT, PMUX_IO_PU  | PMUX_SPI, PMUX_IO  | PMUX_SPI);
    devio_check(SPIn_CS0,  GPIO_DIR_OUT, PMUX_OUT_PU | PMUX_SPI, PMUX_OUT | PMUX_SPI);
#endif

	gpio_setup(SPIn_CS1,  GPIO_DIR_OUT, 1, PMUX_OUT_PU, PMUX_IO_PD);

	gpio_setup(FPGA_PGM,  GPIO_DIR_OUT, 1, PMUX_OUT_PU, 0);		// i.e. FPGA_PGM is an OUTPUT, active LOW
	gpio_setup(FPGA_INIT, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, 0);
	gpio_setup(CMD_READY, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO, PMUX_IO_PU);
	gpio_setup(SND_INTR,  GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO, PMUX_IO_PU);
	gpio_setup(WF_INTR,   GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO, PMUX_IO_PU);

#ifdef GPIO_HAT
    gpio_setup(G5 , GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G6 , GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G7 , GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G8 , GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G9 , GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G10, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G11, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G12, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G13, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G18, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G19, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G20, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G21, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G23, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(G24, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
#else
	gpio_setup(P911, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO, PMUX_IO_PD);
	gpio_setup(P913, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO, PMUX_IO_PD);
	gpio_setup(P915, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO, PMUX_IO_PU);
	
	// P8 connector
	gpio_setup(JTAG_TDI, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
	gpio_setup(JTAG_TDO, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);	// FIXME: define as JTAG output
	gpio_setup(JTAG_TCK, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
	gpio_setup(JTAG_TMS, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);

    gpio_setup(P811, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P812, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P813, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P814, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P815, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P816, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P817, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P818, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P819, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
    gpio_setup(P826, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
#endif
	
#ifdef CPU_AM3359
    gpio_setup(BOOT_BTN, GPIO_DIR_BIDIR, GPIO_HIZ, PMUX_IO_PU, PMUX_IO);
#endif

	//if (any_bad) panic("devio_check() or gpio_setup() FAILED");

	init = TRUE;
}

void gpio_setup_ant_switch()
{
	#ifdef GPIO_HAT
	#else
        GPIO_OUTPUT(P811); GPIO_WRITE_BIT(P811, 0);
        GPIO_OUTPUT(P812); GPIO_WRITE_BIT(P812, 0);
        GPIO_OUTPUT(P813); GPIO_WRITE_BIT(P813, 0);
        GPIO_OUTPUT(P814); GPIO_WRITE_BIT(P814, 0);
        GPIO_OUTPUT(P815); GPIO_WRITE_BIT(P815, 0);
        GPIO_OUTPUT(P816); GPIO_WRITE_BIT(P816, 0);
        GPIO_OUTPUT(P817); GPIO_WRITE_BIT(P817, 0);
        GPIO_OUTPUT(P818); GPIO_WRITE_BIT(P818, 0);
        GPIO_OUTPUT(P819); GPIO_WRITE_BIT(P819, 0);
        GPIO_OUTPUT(P826); GPIO_WRITE_BIT(P826, 0);
    #endif
}

#ifdef GPIO_HAT
    static gpio_t *idx_HAT_2_gpio[] = {
        NULL,       NULL,       NULL,       NULL,       NULL,       NULL,       &FPGA_INIT, NULL,   // hat 1-8
        NULL,       NULL,       NULL,       NULL,       &SPIn_CS1,  NULL,       &CMD_READY, NULL,   // hat 9-16
        NULL,       NULL,       NULL,       NULL,       NULL,       &SND_INTR,  NULL,       NULL,   // hat 17-24
        NULL,       NULL,       NULL,       NULL,       NULL,       NULL,       NULL,       NULL,   // hat 25-32
        NULL,       NULL,       NULL,       NULL,       &FPGA_PGM,  NULL,       NULL,       NULL    // hat 33-40
    };
#else
    static gpio_t *idx_P8_2_gpio[] = {
        &P811,      &P812,      &P813,      &P814,      &P815,      &P816,      &P817,      &P818,
        &P819,      NULL,       NULL,       NULL,       NULL,       NULL,       NULL,       &P826
    };

    static gpio_t *idx_P9_2_gpio[] = {
        &P911,      &FPGA_PGM,  &P913,      &FPGA_INIT, &P915,      &SPIn_CS1,  NULL,       NULL,
        NULL,       NULL,       NULL,       NULL,       &CMD_READY, &SND_INTR,  NULL,       &WF_INTR
    };
#endif

void gpio_test(int gpio_test_pin) {
    gpio_t *gpio_p = NULL;
    
    #ifdef GPIO_HAT
        const char *conn_s = "HAT";
        if (gpio_test_pin >= 1 && gpio_test_pin <= 40) {
            gpio_p = idx_HAT_2_gpio[gpio_test_pin - 1];
        }
    #else
        const char *conn_s = "P";
        if (gpio_test_pin >= 811 && gpio_test_pin <= 826) {
            gpio_p = idx_P8_2_gpio[gpio_test_pin - 811];
        } else
        if (gpio_test_pin >= 911 && gpio_test_pin <= 926) {
            gpio_p = idx_P9_2_gpio[gpio_test_pin - 911];
        }
    #endif

    if (gpio_p != NULL) {
        printf("testing GPIO pin %s%d\n", conn_s, gpio_test_pin);
        gpio_t gpio = *gpio_p;
        printf("\tGPIO %d_%-2d %08x:%08x %s.%-2d isOutput=%d\n",
            gpio.bank, gpio.bit, _GPIO_ADDR(gpio,0), _GPIO_BIT(gpio), HDR_CONN_S(gpio), gpio.pin & PIN_BITS, gpio.isOutput);
        GPIO_OUTPUT(gpio);
        while (1) {
            if (gpio.isOutput) {
                printf("GPIO %s%d=0\n", conn_s, gpio_test_pin);
                GPIO_WRITE_BIT(gpio, 0);
                TaskSleepMsec(500);
                printf("GPIO %s%d=1\n", conn_s, gpio_test_pin);
                GPIO_WRITE_BIT(gpio, 1);
            } else {
                printf("GPIO %s%d=%d\n", conn_s, gpio_test_pin, GPIO_READ_BIT(gpio));
            }
            TaskSleepMsec(500);
        }
    } else {
        printf("RANGE -gpio %d\n", gpio_test_pin);
        panic("GPIO test");
    }
}

void peri_free() {
	assert(init);
    if (prcm_m != NULL) munmap((void *) prcm_m, MMAP_SIZE);
    if (spi_m != NULL) munmap((void *) spi_m,  MMAP_SIZE);
    prcm_m = spi_m = NULL;

    int i;
    for (i = 0; i < NPMUX; i++) {
    	munmap((void *) pmux_m[i], MMAP_SIZE);
    	pmux_m[i] = NULL;
    }
    for (i = 0; i < NGPIO; i++) {
    	munmap((void *) gpio_m[i], MMAP_SIZE);
    	gpio_m[i] = NULL;
    }
}
